/* Generated by Yosys 0.39 (git sha1 00338082b, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* src = "./src/top1.sv:5.1-51.10" *)
module top1(clk, nrst, zero, negative, regWrite, aluSrc, d_ready, i_ready, memWrite, memRead, aluOP, regsel1, regsel2, w_reg, cuOP, imm, memload, aluIn, aluOut, immOut, pc
, writeData, regData1, regData2, instruction_out);
  (* hdlname = "DUT clk" *)
  (* src = "./src/register_file.sv:34.17-34.20" *)
  wire \DUT.clk ;
  (* hdlname = "DUT nRST" *)
  (* src = "./src/register_file.sv:34.22-34.26" *)
  wire \DUT.nRST ;
  (* hdlname = "DUT read_data1" *)
  (* src = "./src/register_file.sv:37.25-37.35" *)
  wire [31:0] \DUT.read_data1 ;
  (* hdlname = "DUT read_data2" *)
  (* src = "./src/register_file.sv:37.37-37.47" *)
  wire [31:0] \DUT.read_data2 ;
  (* hdlname = "DUT read_index1" *)
  (* src = "./src/register_file.sv:35.36-35.47" *)
  wire [4:0] \DUT.read_index1 ;
  (* hdlname = "DUT read_index2" *)
  (* src = "./src/register_file.sv:35.49-35.60" *)
  wire [4:0] \DUT.read_index2 ;
  (* hdlname = "DUT reg_write" *)
  (* src = "./src/register_file.sv:34.28-34.37" *)
  wire \DUT.reg_write ;
  (* hdlname = "DUT register[0]" *)
  (* src = "./src/register_file.sv:40.18-40.26" *)
  wire [31:0] \DUT.register[0] ;
  (* hdlname = "DUT write_data" *)
  (* src = "./src/register_file.sv:36.24-36.34" *)
  wire [31:0] \DUT.write_data ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_10_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_10_I1_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_11_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_11_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_12_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_12_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_14_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_15_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \DUT.write_data_SB_LUT4_O_15_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_16_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1 ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3 ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_17_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_17_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_18_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_19_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_19_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_1_I2_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_20_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_20_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_22_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_23_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_23_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_24_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_24_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_25_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_26_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_28_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_29_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_2_I2_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_30_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \DUT.write_data_SB_LUT4_O_30_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_3_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_3_I2_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_4_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_4_I2_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_5_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_6_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_6_I2_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_7_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_7_I1_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_8_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_8_I1_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_9_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_9_I1_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2 ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0 ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3 ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3 ;
  (* hdlname = "DUT write_index" *)
  (* src = "./src/register_file.sv:35.23-35.34" *)
  wire [4:0] \DUT.write_index ;
  (* src = "./src/top1.sv:24.31-24.36" *)
  output [31:0] aluIn;
  wire [31:0] aluIn;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluIn_SB_LUT4_O_10_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluIn_SB_LUT4_O_11_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluIn_SB_LUT4_O_12_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluIn_SB_LUT4_O_13_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluIn_SB_LUT4_O_14_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluIn_SB_LUT4_O_15_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluIn_SB_LUT4_O_16_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluIn_SB_LUT4_O_17_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluIn_SB_LUT4_O_18_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluIn_SB_LUT4_O_19_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluIn_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluIn_SB_LUT4_O_20_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_23_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_24_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_E;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluIn_SB_LUT4_O_3_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluIn_SB_LUT4_O_4_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluIn_SB_LUT4_O_5_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluIn_SB_LUT4_O_6_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluIn_SB_LUT4_O_7_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluIn_SB_LUT4_O_8_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluIn_SB_LUT4_O_9_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluIn_SB_LUT4_O_I3;
  (* hdlname = "aluMux en" *)
  (* src = "./src/mux.sv:3.14-3.16" *)
  wire \aluMux.en ;
  (* hdlname = "aluMux in1" *)
  (* src = "./src/mux.sv:2.21-2.24" *)
  wire [31:0] \aluMux.in1 ;
  (* hdlname = "aluMux in2" *)
  (* src = "./src/mux.sv:2.26-2.29" *)
  wire [31:0] \aluMux.in2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_10_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0 ;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1_E ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1_E_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_11_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_12_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_13_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_14_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_15_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_16_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_17_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_18_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_19_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I0_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_20_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_21_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I0_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_22_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_23_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_24_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_25_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_I1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_1_O_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_26_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_3_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_27_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1 ;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E_SB_LUT4_O_I3 ;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_28_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1 ;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire \aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_1_E ;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire \aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_E_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_29_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0 ;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0 ;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire \aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_30_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1 ;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q_E_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_2_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_31_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_3_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_4_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_4_I0_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_5_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_6_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_7_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0 ;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_E_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_8_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0 ;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1_E ;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I0_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_9_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_1_O_SB_LUT4_O_2_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2 ;
  (* hdlname = "aluMux out" *)
  (* src = "./src/mux.sv:4.22-4.25" *)
  wire [31:0] \aluMux.out ;
  (* src = "./src/top1.sv:20.21-20.26" *)
  output [3:0] aluOP;
  wire [3:0] aluOP;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOP_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOP_SB_LUT4_O_3_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOP_SB_LUT4_O_3_I1_SB_LUT4_O_I3;
  (* src = "./src/top1.sv:24.38-24.44" *)
  output [31:0] aluOut;
  wire [31:0] aluOut;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_11_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_11_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_12_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_13_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_14_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_15_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_16_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_17_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_18_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_19_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_19_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_19_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_20_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_21_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_22_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_23_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_24_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_28_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_3_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_LUT4_I1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_4_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_5_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_6_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_6_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_7_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_8_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_I2_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_9_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_9_I2_SB_LUT4_O_2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_9_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_9_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_9_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_9_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* src = "./src/top1.sv:19.41-19.47" *)
  output aluSrc;
  wire aluSrc;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] aluSrc_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O;
  (* hdlname = "arith ALUResult" *)
  (* src = "./src/alu.sv:4.23-4.32" *)
  wire [31:0] \arith.ALUResult ;
  (* hdlname = "arith aluOP" *)
  (* src = "./src/alu.sv:3.22-3.27" *)
  wire [3:0] \arith.aluOP ;
  (* hdlname = "arith inputA" *)
  (* src = "./src/alu.sv:2.29-2.35" *)
  wire [31:0] \arith.inputA ;
  (* hdlname = "arith inputB" *)
  (* src = "./src/alu.sv:2.37-2.43" *)
  wire [31:0] \arith.inputB ;
  (* hdlname = "arith negative" *)
  (* src = "./src/alu.sv:5.18-5.26" *)
  wire \arith.negative ;
  (* hdlname = "arith unsignedA" *)
  (* src = "./src/alu.sv:21.14-21.23" *)
  wire [31:0] \arith.unsignedA ;
  (* hdlname = "arith unsignedB" *)
  (* src = "./src/alu.sv:21.25-21.34" *)
  wire [31:0] \arith.unsignedB ;
  (* hdlname = "arith zero" *)
  (* src = "./src/alu.sv:5.28-5.32" *)
  wire \arith.zero ;
  (* src = "./src/top1.sv:18.14-18.17" *)
  input clk;
  wire clk;
  (* hdlname = "controller aluOP" *)
  (* src = "./src/control.sv:5.21-5.26" *)
  wire [3:0] \controller.aluOP ;
  (* hdlname = "controller aluSrc" *)
  (* src = "./src/control.sv:7.44-7.50" *)
  wire \controller.aluSrc ;
  (* hdlname = "controller cuOP" *)
  (* src = "./src/control.sv:6.21-6.25" *)
  wire [5:0] \controller.cuOP ;
  (* hdlname = "controller imm" *)
  (* src = "./src/control.sv:4.22-4.25" *)
  wire [19:0] \controller.imm ;
  (* hdlname = "controller instruction" *)
  (* src = "./src/control.sv:2.21-2.32" *)
  wire [31:0] \controller.instruction ;
  (* hdlname = "controller memRead" *)
  (* src = "./src/control.sv:7.35-7.42" *)
  wire \controller.memRead ;
  (* hdlname = "controller memWrite" *)
  (* src = "./src/control.sv:7.25-7.33" *)
  wire \controller.memWrite ;
  (* hdlname = "controller rd" *)
  (* src = "./src/control.sv:3.35-3.37" *)
  wire [4:0] \controller.rd ;
  (* hdlname = "controller regWrite" *)
  (* src = "./src/control.sv:7.15-7.23" *)
  wire \controller.regWrite ;
  (* hdlname = "controller reg_1" *)
  (* src = "./src/control.sv:3.21-3.26" *)
  wire [4:0] \controller.reg_1 ;
  (* hdlname = "controller reg_2" *)
  (* src = "./src/control.sv:3.28-3.33" *)
  wire [4:0] \controller.reg_2 ;
  (* src = "./src/top1.sv:22.21-22.25" *)
  output [5:0] cuOP;
  wire [5:0] cuOP;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] cuOP_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/pc.sv:32.13-36.35|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] cuOP_SB_LUT4_O_3_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] cuOP_SB_LUT4_O_3_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] cuOP_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] cuOP_SB_LUT4_O_4_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] cuOP_SB_LUT4_O_4_I3_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] cuOP_SB_LUT4_O_4_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] cuOP_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] cuOP_SB_LUT4_O_5_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O;
  (* src = "./src/top1.sv:19.49-19.56" *)
  output d_ready;
  wire d_ready;
  (* src = "./src/top1.sv:19.58-19.65" *)
  output i_ready;
  wire i_ready;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] i_ready_SB_LUT4_O_I3;
  (* src = "./src/top1.sv:23.22-23.25" *)
  output [19:0] imm;
  wire [19:0] imm;
  (* src = "./src/top1.sv:24.46-24.52" *)
  output [31:0] immOut;
  wire [31:0] immOut;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] immOut_SB_LUT4_O_11_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] immOut_SB_LUT4_O_12_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] immOut_SB_LUT4_O_14_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immOut_SB_LUT4_O_14_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] immOut_SB_LUT4_O_15_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immOut_SB_LUT4_O_15_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] immOut_SB_LUT4_O_16_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immOut_SB_LUT4_O_16_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] immOut_SB_LUT4_O_21_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immOut_SB_LUT4_O_21_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] immOut_SB_LUT4_O_22_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] immOut_SB_LUT4_O_22_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] immOut_SB_LUT4_O_23_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] immOut_SB_LUT4_O_24_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] immOut_SB_LUT4_O_25_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] immOut_SB_LUT4_O_26_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] immOut_SB_LUT4_O_27_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] immOut_SB_LUT4_O_28_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] immOut_SB_LUT4_O_29_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] immOut_SB_LUT4_O_2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* force_downto = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* force_downto = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] immOut_SB_LUT4_O_30_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] immOut_SB_LUT4_O_31_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] immOut_SB_LUT4_O_4_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] immOut_SB_LUT4_O_5_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] immOut_SB_LUT4_O_7_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] immOut_SB_LUT4_O_8_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] immOut_SB_LUT4_O_9_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] immOut_SB_LUT4_O_9_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] immOut_SB_LUT4_O_9_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immOut_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] immOut_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_SB_LUT4_O_3_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_SB_LUT4_O_3_I3_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_SB_LUT4_O_4_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] imm_SB_LUT4_O_5_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] imm_SB_LUT4_O_6_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO;
  (* force_downto = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  wire imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] imm_SB_LUT4_O_7_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] imm_SB_LUT4_O_I3;
  (* src = "./src/top1.sv:29.14-29.25" *)
  wire [31:0] instruction;
  (* src = "./src/top1.sv:24.89-24.104" *)
  output [31:0] instruction_out;
  wire [31:0] instruction_out;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_10_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_3_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_11_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_11_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] instruction_out_SB_LUT4_O_12_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_13_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_13_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] instruction_out_SB_LUT4_O_14_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_14_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_14_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_15_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_16_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] instruction_out_SB_LUT4_O_17_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_17_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_17_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_18_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_18_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] instruction_out_SB_LUT4_O_19_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_19_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] instruction_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_20_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_I0_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] instruction_out_SB_LUT4_O_21_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] instruction_out_SB_LUT4_O_22_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_22_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_22_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_22_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_23_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_24_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] instruction_out_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_24_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] instruction_out_SB_LUT4_O_25_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] instruction_out_SB_LUT4_O_26_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_27_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] instruction_out_SB_LUT4_O_28_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] instruction_out_SB_LUT4_O_29_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_31_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_3_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] instruction_out_SB_LUT4_O_4_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_4_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_5_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_5_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_6_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] instruction_out_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] instruction_out_SB_LUT4_O_6_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] instruction_out_SB_LUT4_O_7_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_7_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_8_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_9_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] instruction_out_SB_LUT4_O_I0_SB_LUT4_O_3_I0;
  (* src = "./src/top1.sv:19.77-19.84" *)
  output memRead;
  wire memRead;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memRead_SB_LUT4_I3_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] memRead_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] memRead_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] memRead_SB_LUT4_I3_O_SB_LUT4_O_I3;
  (* src = "./src/top1.sv:19.67-19.75" *)
  output memWrite;
  wire memWrite;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memWrite_SB_LUT4_I0_O;
  (* src = "./src/top1.sv:24.22-24.29" *)
  output [31:0] memload;
  wire [31:0] memload;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_10_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memload_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memload_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memload_SB_LUT4_O_10_I0_SB_LUT4_O_3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_10_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_10_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_10_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_10_I0_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_11_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_11_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_11_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_11_I0_SB_LUT4_O_I1_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_12_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_12_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memload_SB_LUT4_O_12_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_12_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_12_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_12_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] memload_SB_LUT4_O_13_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] memload_SB_LUT4_O_14_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_14_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memload_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_15_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_15_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_15_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_15_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_15_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_15_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_15_I0_SB_LUT4_O_I1_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_16_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_16_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memload_SB_LUT4_O_16_I0_SB_LUT4_O_3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_16_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_16_I0_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memload_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_17_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_17_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_17_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_18_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_18_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_18_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_18_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_18_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memload_SB_LUT4_O_18_I0_SB_LUT4_O_3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_18_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_18_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_18_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_18_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_18_I0_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_19_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_19_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_19_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memload_SB_LUT4_O_19_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_19_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_19_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_19_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memload_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memload_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_1_I0_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_20_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_20_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_20_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_20_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_21_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_21_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_21_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_21_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_22_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_23_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_23_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_23_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_23_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_23_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_23_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_23_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_23_I0_SB_LUT4_O_I1_SB_LUT4_I0_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_23_I0_SB_LUT4_O_I1_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_24_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_24_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_24_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_25_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_25_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_25_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_25_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_25_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_26_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_26_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_26_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_26_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_26_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memload_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_27_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_27_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_27_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_27_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_28_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_28_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_28_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_28_I0_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memload_SB_LUT4_O_28_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_28_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_28_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memload_SB_LUT4_O_28_I0_SB_LUT4_O_3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_28_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_28_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_28_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_28_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_28_I0_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_28_I0_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_29_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_29_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_29_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memload_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memload_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memload_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_2_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_2_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_2_I0_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_31_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_31_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_3_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_4_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I0_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_4_I0_SB_LUT4_O_3_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_4_I0_SB_LUT4_O_3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memload_SB_LUT4_O_4_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_4_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_4_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] memload_SB_LUT4_O_4_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_5_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memload_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memload_SB_LUT4_O_5_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_5_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memload_SB_LUT4_O_5_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_5_I0_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memload_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_6_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_7_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_7_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_7_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_7_I0_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_8_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_8_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memload_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_8_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_8_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_9_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memload_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memload_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_9_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_9_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_I0_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memload_SB_LUT4_O_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] memload_SB_LUT4_O_I0_SB_LUT4_O_3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_I0_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2;
  (* src = "./src/top1.sv:19.21-19.29" *)
  output negative;
  wire negative;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] negative_SB_LUT4_I3_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "./src/pc.sv:0.0-0.0|./src/pc.sv:41.17-51.24|/home/shay/a/ece270/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [31:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_11_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_12_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_13_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_14_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_15_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_I3_O;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_I3_O_SB_LUT4_O_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_17_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_17_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_17_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_I3_O;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_I3_O_SB_LUT4_O_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O_SB_LUT4_O_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_21_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O_SB_LUT4_O_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_24_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_25_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_26_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_27_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_28_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_29_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_29_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_29_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_29_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_I3_O;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_I3_O_SB_LUT4_O_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_5_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_6_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_7_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_I3_O;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_9_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_9_I0_SB_LUT4_I3_O;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_9_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_9_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_9_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] negative_SB_LUT4_I3_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_I3_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire negative_SB_LUT4_I3_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] negative_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] negative_SB_LUT4_O_I3_SB_LUT4_O_I1;
  (* src = "./src/top1.sv:18.19-18.23" *)
  input nrst;
  wire nrst;
  wire nrst_SB_LUT4_I3_O;
  (* src = "./src/top1.sv:24.54-24.56" *)
  output [31:0] pc;
  wire [31:0] pc;
  (* force_downto = 32'd1 *)
  (* src = "./src/pc.sv:0.0-0.0|./src/pc.sv:41.17-51.24|/home/shay/a/ece270/bin/../share/yosys/techmap.v:583.28-583.35" *)
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191" *)
  wire [191:0] pc_SB_DFFER_Q_1_D;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/pc.sv:32.13-36.35|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire pc_SB_DFFER_Q_E;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] pc_SB_DFFER_Q_E_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O;
  (* hdlname = "ra CUOp" *)
  (* src = "./src/ram.sv:5.19-5.23" *)
  wire [5:0] \ra.CUOp ;
  (* hdlname = "ra address_DM" *)
  (* src = "./src/ram.sv:3.20-3.30" *)
  wire [11:0] \ra.address_DM ;
  (* hdlname = "ra address_IM" *)
  (* src = "./src/ram.sv:3.32-3.42" *)
  wire [11:0] \ra.address_IM ;
  (* hdlname = "ra clk" *)
  (* src = "./src/ram.sv:2.13-2.16" *)
  wire \ra.clk ;
  (* hdlname = "ra data_in" *)
  (* src = "./src/ram.sv:4.20-4.27" *)
  wire [31:0] \ra.data_in ;
  (* hdlname = "ra data_out" *)
  (* src = "./src/ram.sv:6.19-6.27" *)
  wire [31:0] \ra.data_out ;
  (* hdlname = "ra instr_out" *)
  (* src = "./src/ram.sv:7.19-7.28" *)
  wire [31:0] \ra.instr_out ;
  (* hdlname = "ra nRst" *)
  (* src = "./src/ram.sv:2.18-2.22" *)
  wire \ra.nRst ;
  (* enum_type = "$enum8" *)
  (* enum_value_0 = "\\IDLE" *)
  (* enum_value_1 = "\\WAIT" *)
  (* hdlname = "ra next_state" *)
  (* src = "./src/ram.sv:24.18-24.28" *)
  (* wiretype = "\\StateType" *)
  wire \ra.next_state ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \ra.next_state_SB_DFFR_D_Q ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O ;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:797.8-797.9" *)
  wire \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q ;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_11_O ;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q ;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:797.8-797.9" *)
  wire \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_13_O ;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:797.8-797.9" *)
  wire \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_14_O ;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_15_O ;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:797.8-797.9" *)
  wire \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q ;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:797.8-797.9" *)
  wire \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_2_O ;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:797.8-797.9" *)
  wire \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q ;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:797.8-797.9" *)
  wire \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q ;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q ;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:797.8-797.9" *)
  wire \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_6_O ;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:797.8-797.9" *)
  wire \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q ;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_8_O ;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:797.8-797.9" *)
  wire \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q ;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:797.8-797.9" *)
  wire \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q ;
  (* hdlname = "ra nxt_memory[0]" *)
  (* src = "./src/ram.sv:21.12-21.22" *)
  wire [31:0] \ra.nxt_memory[0] ;
  (* hdlname = "ra nxt_memory[10]" *)
  (* src = "./src/ram.sv:21.12-21.22" *)
  wire [31:0] \ra.nxt_memory[10] ;
  (* hdlname = "ra nxt_memory[11]" *)
  (* src = "./src/ram.sv:21.12-21.22" *)
  wire [31:0] \ra.nxt_memory[11] ;
  (* hdlname = "ra nxt_memory[12]" *)
  (* src = "./src/ram.sv:21.12-21.22" *)
  wire [31:0] \ra.nxt_memory[12] ;
  (* hdlname = "ra nxt_memory[13]" *)
  (* src = "./src/ram.sv:21.12-21.22" *)
  wire [31:0] \ra.nxt_memory[13] ;
  (* hdlname = "ra nxt_memory[14]" *)
  (* src = "./src/ram.sv:21.12-21.22" *)
  wire [31:0] \ra.nxt_memory[14] ;
  (* hdlname = "ra nxt_memory[15]" *)
  (* src = "./src/ram.sv:21.12-21.22" *)
  wire [31:0] \ra.nxt_memory[15] ;
  (* hdlname = "ra nxt_memory[1]" *)
  (* src = "./src/ram.sv:21.12-21.22" *)
  wire [31:0] \ra.nxt_memory[1] ;
  (* hdlname = "ra nxt_memory[2]" *)
  (* src = "./src/ram.sv:21.12-21.22" *)
  wire [31:0] \ra.nxt_memory[2] ;
  (* hdlname = "ra nxt_memory[3]" *)
  (* src = "./src/ram.sv:21.12-21.22" *)
  wire [31:0] \ra.nxt_memory[3] ;
  (* hdlname = "ra nxt_memory[4]" *)
  (* src = "./src/ram.sv:21.12-21.22" *)
  wire [31:0] \ra.nxt_memory[4] ;
  (* hdlname = "ra nxt_memory[5]" *)
  (* src = "./src/ram.sv:21.12-21.22" *)
  wire [31:0] \ra.nxt_memory[5] ;
  (* hdlname = "ra nxt_memory[6]" *)
  (* src = "./src/ram.sv:21.12-21.22" *)
  wire [31:0] \ra.nxt_memory[6] ;
  (* hdlname = "ra nxt_memory[7]" *)
  (* src = "./src/ram.sv:21.12-21.22" *)
  wire [31:0] \ra.nxt_memory[7] ;
  (* hdlname = "ra nxt_memory[8]" *)
  (* src = "./src/ram.sv:21.12-21.22" *)
  wire [31:0] \ra.nxt_memory[8] ;
  (* hdlname = "ra nxt_memory[9]" *)
  (* src = "./src/ram.sv:21.12-21.22" *)
  wire [31:0] \ra.nxt_memory[9] ;
  (* hdlname = "ra pc_enable" *)
  (* src = "./src/ram.sv:10.14-10.23" *)
  wire \ra.pc_enable ;
  (* hdlname = "ra read_enable" *)
  (* src = "./src/ram.sv:2.38-2.49" *)
  wire \ra.read_enable ;
  (* hdlname = "ra write_enable" *)
  (* src = "./src/ram.sv:2.24-2.36" *)
  wire \ra.write_enable ;
  (* src = "./src/top1.sv:24.69-24.77" *)
  output [31:0] regData1;
  wire [31:0] regData1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_10_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_11_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regData1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFER_Q_E;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_12_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_13_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_13_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_13_I0_SB_LUT4_O_3_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_13_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_14_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_15_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q_E;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_16_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q_E;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_17_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_18_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_19_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_20_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_E;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_E_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_21_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_21_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_22_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_22_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_23_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_23_I0_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_24_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_25_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_25_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_26_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_26_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_27_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_28_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_28_I1_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_29_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E_SB_LUT4_O_I3_SB_LUT4_O_I3;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_1_O_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_30_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_30_I1_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_31_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_3_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_3_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q_E;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q_1_E;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_4_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_4_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_4_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q_E;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_5_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_5_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_6_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_7_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_7_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_7_I0_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_7_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_8_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_9_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q_E;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_I0_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O;
  (* src = "./src/top1.sv:24.79-24.87" *)
  output [31:0] regData2;
  wire [31:0] regData2;
  (* src = "./src/top1.sv:19.31-19.39" *)
  output regWrite;
  wire regWrite;
  (* src = "./src/top1.sv:21.21-21.28" *)
  output [4:0] regsel1;
  wire [4:0] regsel1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regsel1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regsel1_SB_LUT4_O_I1_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regsel1_SB_LUT4_O_I1_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regsel1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O;
  (* src = "./src/top1.sv:21.30-21.37" *)
  output [4:0] regsel2;
  wire [4:0] regsel2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regsel2_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_DFFER_Q_E;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O;
  (* defaultvalue = 1'h1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] regsel2_SB_LUT4_O_I1_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] regsel2_SB_LUT4_O_I3;
  (* hdlname = "signex CUOp" *)
  (* src = "./src/signExtender.sv:5.18-5.22" *)
  wire [5:0] \signex.CUOp ;
  (* hdlname = "signex imm" *)
  (* src = "./src/signExtender.sv:4.19-4.22" *)
  wire [19:0] \signex.imm ;
  (* hdlname = "signex immOut" *)
  (* src = "./src/signExtender.sv:6.20-6.26" *)
  wire [31:0] \signex.immOut ;
  (* hdlname = "testpc ALUneg" *)
  (* src = "./src/pc.sv:8.13-8.19" *)
  wire \testpc.ALUneg ;
  (* hdlname = "testpc PC" *)
  (* src = "./src/pc.sv:18.34-18.36" *)
  wire [31:0] \testpc.PC ;
  (* hdlname = "testpc PCaddr" *)
  (* src = "./src/pc.sv:7.15-7.21" *)
  wire [31:0] \testpc.PCaddr ;
  (* hdlname = "testpc Zero" *)
  (* src = "./src/pc.sv:8.21-8.25" *)
  wire \testpc.Zero ;
  (* hdlname = "testpc clk" *)
  (* src = "./src/pc.sv:8.35-8.38" *)
  wire \testpc.clk ;
  (* hdlname = "testpc cuOP" *)
  (* src = "./src/pc.sv:5.19-5.23" *)
  wire [5:0] \testpc.cuOP ;
  (* hdlname = "testpc iready" *)
  (* src = "./src/pc.sv:8.27-8.33" *)
  wire \testpc.iready ;
  (* hdlname = "testpc nRST" *)
  (* src = "./src/pc.sv:8.40-8.44" *)
  wire \testpc.nRST ;
  (* hdlname = "testpc rs1Read" *)
  (* src = "./src/pc.sv:6.20-6.27" *)
  wire [31:0] \testpc.rs1Read ;
  (* hdlname = "testpc signExtend" *)
  (* src = "./src/pc.sv:6.29-6.39" *)
  wire [31:0] \testpc.signExtend ;
  (* src = "./src/top1.sv:21.39-21.44" *)
  output [4:0] w_reg;
  wire [4:0] w_reg;
  (* hdlname = "write aluOut" *)
  (* src = "./src/writeToReg.sv:3.37-3.43" *)
  wire [31:0] \write.aluOut ;
  (* hdlname = "write cuOP" *)
  (* src = "./src/writeToReg.sv:5.23-5.27" *)
  wire [5:0] \write.cuOP ;
  (* hdlname = "write imm" *)
  (* src = "./src/writeToReg.sv:3.45-3.48" *)
  wire [31:0] \write.imm ;
  (* hdlname = "write memload" *)
  (* src = "./src/writeToReg.sv:3.24-3.31" *)
  wire [31:0] \write.memload ;
  (* hdlname = "write negative" *)
  (* src = "./src/writeToReg.sv:4.17-4.25" *)
  wire \write.negative ;
  (* hdlname = "write pc" *)
  (* src = "./src/writeToReg.sv:3.33-3.35" *)
  wire [31:0] \write.pc ;
  (* hdlname = "write writeData" *)
  (* src = "./src/writeToReg.sv:6.25-6.34" *)
  wire [31:0] \write.writeData ;
  (* src = "./src/top1.sv:24.58-24.67" *)
  output [31:0] writeData;
  wire [31:0] writeData;
  (* src = "./src/top1.sv:19.15-19.19" *)
  output zero;
  wire zero;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] zero_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] zero_SB_LUT4_O_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] zero_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] zero_SB_LUT4_O_I1_SB_LUT4_O_I3;
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f0f)
  ) \DUT.write_data_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\DUT.write_data_SB_LUT4_O_I1 [2]),
    .I2(\DUT.write_data_SB_LUT4_O_I2 [1]),
    .I3(memload[1]),
    .O(\DUT.write_data [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f0f)
  ) \DUT.write_data_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\DUT.write_data_SB_LUT4_O_I1 [2]),
    .I2(\DUT.write_data_SB_LUT4_O_1_I2 [1]),
    .I3(memload[2]),
    .O(\DUT.write_data [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff73)
  ) \DUT.write_data_SB_LUT4_O_10  (
    .I0(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_10_I1 [1]),
    .I2(memload[11]),
    .I3(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [3]),
    .O(\DUT.write_data [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ccc)
  ) \DUT.write_data_SB_LUT4_O_10_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\DUT.write_data_SB_LUT4_O_10_I1_SB_LUT4_O_I1 [0]),
    .I2(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I3(aluOut[11]),
    .O(\DUT.write_data_SB_LUT4_O_10_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5f13)
  ) \DUT.write_data_SB_LUT4_O_10_I1_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(pc[11]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I2(negative_SB_LUT4_I3_I0[0]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]),
    .O(\DUT.write_data_SB_LUT4_O_10_I1_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff73)
  ) \DUT.write_data_SB_LUT4_O_11  (
    .I0(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_11_I1 [1]),
    .I2(memload[12]),
    .I3(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [3]),
    .O(\DUT.write_data [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) \DUT.write_data_SB_LUT4_O_11_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I2(\DUT.write_data_SB_LUT4_O_11_I1_SB_LUT4_O_I2 [1]),
    .I3(aluOut[12]),
    .O(\DUT.write_data_SB_LUT4_O_11_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \DUT.write_data_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(negative_SB_LUT4_I3_I0[1]),
    .I2(immOut[12]),
    .I3(\DUT.write_data_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [2]),
    .O(\DUT.write_data_SB_LUT4_O_11_I1_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h31f5)
  ) \DUT.write_data_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I1(negative_SB_LUT4_I3_I0[0]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]),
    .O(\DUT.write_data_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff73)
  ) \DUT.write_data_SB_LUT4_O_12  (
    .I0(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_12_I1 [1]),
    .I2(memload[13]),
    .I3(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [3]),
    .O(\DUT.write_data [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) \DUT.write_data_SB_LUT4_O_12_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I2(\DUT.write_data_SB_LUT4_O_12_I1_SB_LUT4_O_I2 [1]),
    .I3(aluOut[13]),
    .O(\DUT.write_data_SB_LUT4_O_12_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \DUT.write_data_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(negative_SB_LUT4_I3_I0[0]),
    .I2(\DUT.write_data_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I3(\DUT.write_data_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .O(\DUT.write_data_SB_LUT4_O_12_I1_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \DUT.write_data_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(pc[13]),
    .I2(immOut[13]),
    .I3(\DUT.write_data_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 ),
    .O(\DUT.write_data_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h31f5)
  ) \DUT.write_data_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I1(negative_SB_LUT4_I3_I0[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]),
    .I3(immOut[13]),
    .O(\DUT.write_data_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 [2])
  );
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI  (
    .CI(\DUT.write_data_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 ),
    .CO(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI ),
    .I0(pc[13]),
    .I1(immOut[13])
  );
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(1'h0),
    .CO(\DUT.write_data_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 ),
    .I0(pc[12]),
    .I1(immOut[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff73)
  ) \DUT.write_data_SB_LUT4_O_13  (
    .I0(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [1]),
    .I2(memload[14]),
    .I3(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [3]),
    .O(\DUT.write_data [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff73)
  ) \DUT.write_data_SB_LUT4_O_14  (
    .I0(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_14_I1 [1]),
    .I2(memload[15]),
    .I3(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [3]),
    .O(\DUT.write_data [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I2(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2 [1]),
    .I3(aluOut[15]),
    .O(\DUT.write_data_SB_LUT4_O_14_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(negative_SB_LUT4_I3_I0[0]),
    .I2(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I3(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 [2]),
    .O(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(pc[15]),
    .I2(immOut[15]),
    .I3(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 ),
    .O(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h31f5)
  ) \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I1(negative_SB_LUT4_I3_I0[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]),
    .I3(immOut[15]),
    .O(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 [1])
  );
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI ),
    .CO(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 ),
    .I0(pc[14]),
    .I1(immOut[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(pc[14]),
    .I2(immOut[14]),
    .I3(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI ),
    .O(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h31f5)
  ) \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3  (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(negative_SB_LUT4_I3_I0[0]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]),
    .I3(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O [3]),
    .O(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(negative_SB_LUT4_I3_I0[1]),
    .I2(immOut[14]),
    .I3(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .O(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]),
    .I2(immOut_SB_LUT4_O_9_I2[0]),
    .I3(\DUT.write_data_SB_LUT4_O_I1 [2]),
    .O(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffb3)
  ) \DUT.write_data_SB_LUT4_O_15  (
    .I0(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_15_I1 [1]),
    .I2(memload[16]),
    .I3(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\DUT.write_data [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \DUT.write_data_SB_LUT4_O_15_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\DUT.write_data_SB_LUT4_O_15_I1_SB_LUT4_O_I2 [0]),
    .I3(\DUT.write_data_SB_LUT4_O_15_I1_SB_LUT4_O_I2 [1]),
    .O(\DUT.write_data_SB_LUT4_O_15_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \DUT.write_data_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(negative_SB_LUT4_I3_I0[0]),
    .I1(negative_SB_LUT4_I3_I0[1]),
    .I2(immOut[16]),
    .I3(\DUT.write_data_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [3]),
    .O(\DUT.write_data_SB_LUT4_O_15_I1_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ddd)
  ) \DUT.write_data_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]),
    .I2(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I3(aluOut[16]),
    .O(\DUT.write_data_SB_LUT4_O_15_I1_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \DUT.write_data_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(pc[16]),
    .I2(immOut[16]),
    .I3(\DUT.write_data_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 ),
    .O(\DUT.write_data_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [3])
  );
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3 ),
    .CO(\DUT.write_data_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 ),
    .I0(pc[15]),
    .I1(immOut[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffb3)
  ) \DUT.write_data_SB_LUT4_O_16  (
    .I0(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_16_I1 [1]),
    .I2(memload[17]),
    .I3(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\DUT.write_data [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2 [0]),
    .I3(\DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2 [1]),
    .O(\DUT.write_data_SB_LUT4_O_16_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h31f5)
  ) \DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I1(negative_SB_LUT4_I3_I0[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]),
    .I3(immOut[17]),
    .O(\DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) \DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(negative_SB_LUT4_I3_I0[0]),
    .I1(\DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [1]),
    .I2(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I3(aluOut[17]),
    .O(\DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(pc[17]),
    .I2(immOut[17]),
    .I3(\DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3 ),
    .O(\DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [1])
  );
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI  (
    .CI(\DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3 ),
    .CO(\DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO ),
    .I0(pc[17]),
    .I1(immOut[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(pc[18]),
    .I2(immOut[18]),
    .I3(\DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO ),
    .O(\DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(pc[18]),
    .I3(\DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 ),
    .O(\DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O [0])
  );
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI  (
    .CI(\DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 ),
    .CO(\DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO ),
    .I0(1'h0),
    .I1(pc[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(pc[19]),
    .I3(\DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO ),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0])
  );
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI ),
    .CO(\DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 ),
    .I0(1'h0),
    .I1(pc[17])
  );
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI ),
    .I0(1'h0),
    .I1(pc[16])
  );
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(1'h0),
    .I1(pc[15])
  );
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .CO(\DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(1'h0),
    .I1(pc[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(pc[15]),
    .I3(\DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(pc[16]),
    .I3(\DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(pc[17]),
    .I3(\DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI ),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0])
  );
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 ),
    .CO(\DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3 ),
    .I0(pc[16]),
    .I1(immOut[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffb3)
  ) \DUT.write_data_SB_LUT4_O_17  (
    .I0(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_17_I1 [1]),
    .I2(memload[18]),
    .I3(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\DUT.write_data [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) \DUT.write_data_SB_LUT4_O_17_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I2(\DUT.write_data_SB_LUT4_O_17_I1_SB_LUT4_O_I2 [1]),
    .I3(aluOut[18]),
    .O(\DUT.write_data_SB_LUT4_O_17_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \DUT.write_data_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(negative_SB_LUT4_I3_I0[1]),
    .I2(immOut[18]),
    .I3(\DUT.write_data_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [2]),
    .O(\DUT.write_data_SB_LUT4_O_17_I1_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h31f5)
  ) \DUT.write_data_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O [0]),
    .I1(negative_SB_LUT4_I3_I0[0]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]),
    .I3(\DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O [3]),
    .O(\DUT.write_data_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffb3)
  ) \DUT.write_data_SB_LUT4_O_18  (
    .I0(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_18_I1 [1]),
    .I2(memload[19]),
    .I3(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\DUT.write_data [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) \DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I2(\DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2 [1]),
    .I3(aluOut[19]),
    .O(\DUT.write_data_SB_LUT4_O_18_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(negative_SB_LUT4_I3_I0[1]),
    .I2(immOut[19]),
    .I3(\DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [2]),
    .O(\DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h31f5)
  ) \DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I1(negative_SB_LUT4_I3_I0[0]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]),
    .I3(\DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 [3]),
    .O(\DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(pc[19]),
    .I2(immOut[19]),
    .I3(\DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 ),
    .O(\DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 [3])
  );
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI  (
    .CI(\DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 ),
    .CO(\DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO ),
    .I0(pc[19]),
    .I1(immOut[19])
  );
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI  (
    .CI(\DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO ),
    .CO(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(pc[20]),
    .I1(immOut[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(pc[20]),
    .I2(immOut[20]),
    .I3(\DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO ),
    .O(\DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(pc[20]),
    .I3(\DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 ),
    .O(\DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O [0])
  );
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI  (
    .CI(\DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 ),
    .CO(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 ),
    .I0(1'h0),
    .I1(pc[20])
  );
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO ),
    .CO(\DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3 ),
    .I0(1'h0),
    .I1(pc[19])
  );
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO ),
    .CO(\DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 ),
    .I0(pc[18]),
    .I1(immOut[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffb3)
  ) \DUT.write_data_SB_LUT4_O_19  (
    .I0(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_19_I1 [1]),
    .I2(memload[20]),
    .I3(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\DUT.write_data [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) \DUT.write_data_SB_LUT4_O_19_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I2(\DUT.write_data_SB_LUT4_O_19_I1_SB_LUT4_O_I2 [1]),
    .I3(aluOut[20]),
    .O(\DUT.write_data_SB_LUT4_O_19_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \DUT.write_data_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(negative_SB_LUT4_I3_I0[1]),
    .I2(immOut[20]),
    .I3(\DUT.write_data_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [2]),
    .O(\DUT.write_data_SB_LUT4_O_19_I1_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h31f5)
  ) \DUT.write_data_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O [0]),
    .I1(negative_SB_LUT4_I3_I0[0]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]),
    .I3(\DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O [3]),
    .O(\DUT.write_data_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0333)
  ) \DUT.write_data_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\DUT.write_data_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [0]),
    .I2(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I3(aluOut[2]),
    .O(\DUT.write_data_SB_LUT4_O_1_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0f3)
  ) \DUT.write_data_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(pc[2]),
    .I2(negative_SB_LUT4_I3_I0[0]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]),
    .O(\DUT.write_data_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f0f)
  ) \DUT.write_data_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\DUT.write_data_SB_LUT4_O_I1 [2]),
    .I2(\DUT.write_data_SB_LUT4_O_2_I2 [1]),
    .I3(memload[3]),
    .O(\DUT.write_data [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffb3)
  ) \DUT.write_data_SB_LUT4_O_20  (
    .I0(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_20_I1 [1]),
    .I2(memload[21]),
    .I3(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\DUT.write_data [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) \DUT.write_data_SB_LUT4_O_20_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I2(\DUT.write_data_SB_LUT4_O_20_I1_SB_LUT4_O_I2 [1]),
    .I3(aluOut[21]),
    .O(\DUT.write_data_SB_LUT4_O_20_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \DUT.write_data_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(negative_SB_LUT4_I3_I0[1]),
    .I2(immOut[21]),
    .I3(\DUT.write_data_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [2]),
    .O(\DUT.write_data_SB_LUT4_O_20_I1_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h31f5)
  ) \DUT.write_data_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O [0]),
    .I1(negative_SB_LUT4_I3_I0[0]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]),
    .I3(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O [3]),
    .O(\DUT.write_data_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffb3)
  ) \DUT.write_data_SB_LUT4_O_21  (
    .I0(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O [1]),
    .I2(memload[22]),
    .I3(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\DUT.write_data [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffb3)
  ) \DUT.write_data_SB_LUT4_O_22  (
    .I0(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_22_I1 [1]),
    .I2(memload[23]),
    .I3(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\DUT.write_data [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I2(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2 [1]),
    .I3(aluOut[23]),
    .O(\DUT.write_data_SB_LUT4_O_22_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(negative_SB_LUT4_I3_I0[1]),
    .I2(immOut[23]),
    .I3(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [2]),
    .O(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h31f5)
  ) \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I1(negative_SB_LUT4_I3_I0[0]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]),
    .I3(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 [3]),
    .O(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(pc[23]),
    .I2(immOut[23]),
    .I3(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 ),
    .O(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 [3])
  );
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI ),
    .CO(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 ),
    .I0(pc[22]),
    .I1(immOut[22])
  );
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI ),
    .I0(pc[21]),
    .I1(immOut[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(pc[21]),
    .I2(immOut[21]),
    .I3(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .O(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(pc[21]),
    .I3(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 ),
    .O(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O [0])
  );
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI  (
    .CI(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 ),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .I0(1'h0),
    .I1(pc[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(pc[22]),
    .I2(immOut[22]),
    .I3(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI ),
    .O(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h31f5)
  ) \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3  (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(negative_SB_LUT4_I3_I0[0]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]),
    .I3(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O [3]),
    .O(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1050)
  ) \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0  (
    .I0(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I2(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I3(aluOut[22]),
    .O(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2 [3]),
    .I3(memload[7]),
    .O(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00d5)
  ) \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I0  (
    .I0(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2 [0]),
    .I1(cuOP[0]),
    .I2(cuOP[1]),
    .I3(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2 [3]),
    .O(\DUT.write_data_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2 [0]),
    .I3(cuOP[0]),
    .O(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_1  (
    .I0(1'h0),
    .I1(cuOP[0]),
    .I2(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2 [3]),
    .I3(memload[7]),
    .O(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(cuOP[1]),
    .I3(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .O(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]),
    .I1(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3]),
    .I2(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2 [2]),
    .I3(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2 [3]),
    .O(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]),
    .I2(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2 [2]),
    .I3(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2 [3]),
    .O(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I3(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]),
    .O(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0[1]),
    .I1(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_2_O[3]),
    .O(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_2  (
    .I0(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]),
    .I1(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]),
    .I2(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]),
    .I3(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]),
    .O(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I3(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I2[2]),
    .O(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0[1]),
    .I1(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0[0]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .O(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFER_Q  (
    .C(clk),
    .D(\aluMux.in2 [28]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O ),
    .Q(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFES_Q  (
    .C(clk),
    .D(\aluMux.in2 [28]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030f)
  ) \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(cuOP[0]),
    .I2(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O [1]),
    .I3(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2 [3]),
    .O(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I2(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I3(aluOut[14]),
    .O(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(cuOP[3]),
    .I2(cuOP[2]),
    .I3(cuOP[4]),
    .O(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0200)
  ) \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(cuOP[3]),
    .I1(cuOP[2]),
    .I2(cuOP[4]),
    .I3(cuOP[1]),
    .O(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(negative_SB_LUT4_I3_I0[1]),
    .I3(immOut[22]),
    .O(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffb3)
  ) \DUT.write_data_SB_LUT4_O_23  (
    .I0(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_23_I1 [1]),
    .I2(memload[24]),
    .I3(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\DUT.write_data [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) \DUT.write_data_SB_LUT4_O_23_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I2(\DUT.write_data_SB_LUT4_O_23_I1_SB_LUT4_O_I2 [1]),
    .I3(aluOut[24]),
    .O(\DUT.write_data_SB_LUT4_O_23_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \DUT.write_data_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(negative_SB_LUT4_I3_I0[1]),
    .I2(immOut[24]),
    .I3(\DUT.write_data_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [2]),
    .O(\DUT.write_data_SB_LUT4_O_23_I1_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h31f5)
  ) \DUT.write_data_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I1(negative_SB_LUT4_I3_I0[0]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]),
    .I3(\DUT.write_data_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 [3]),
    .O(\DUT.write_data_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \DUT.write_data_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(pc[24]),
    .I2(immOut[24]),
    .I3(\DUT.write_data_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 ),
    .O(\DUT.write_data_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 [3])
  );
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI  (
    .CI(\DUT.write_data_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 ),
    .CO(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(pc[24]),
    .I1(immOut[24])
  );
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 ),
    .CO(\DUT.write_data_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3 ),
    .I0(pc[23]),
    .I1(immOut[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffb3)
  ) \DUT.write_data_SB_LUT4_O_24  (
    .I0(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_24_I1 [1]),
    .I2(memload[25]),
    .I3(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\DUT.write_data [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) \DUT.write_data_SB_LUT4_O_24_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I2(\DUT.write_data_SB_LUT4_O_24_I1_SB_LUT4_O_I2 [1]),
    .I3(aluOut[25]),
    .O(\DUT.write_data_SB_LUT4_O_24_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \DUT.write_data_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(negative_SB_LUT4_I3_I0[1]),
    .I2(immOut[25]),
    .I3(\DUT.write_data_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [2]),
    .O(\DUT.write_data_SB_LUT4_O_24_I1_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h31f5)
  ) \DUT.write_data_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O [0]),
    .I1(negative_SB_LUT4_I3_I0[0]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]),
    .I3(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O [3]),
    .O(\DUT.write_data_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffb3)
  ) \DUT.write_data_SB_LUT4_O_25  (
    .I0(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_25_I1 [1]),
    .I2(memload[26]),
    .I3(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\DUT.write_data [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4c44)
  ) \DUT.write_data_SB_LUT4_O_25_I1_SB_LUT4_O  (
    .I0(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I2(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I3(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .O(\DUT.write_data_SB_LUT4_O_25_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffb3)
  ) \DUT.write_data_SB_LUT4_O_26  (
    .I0(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_26_I1 [1]),
    .I2(memload[27]),
    .I3(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\DUT.write_data [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2 [0]),
    .I3(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2 [1]),
    .O(\DUT.write_data_SB_LUT4_O_26_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h31f5)
  ) \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(negative_SB_LUT4_I3_I0[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]),
    .I3(immOut[27]),
    .O(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(negative_SB_LUT4_I3_I0[0]),
    .I1(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I2(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2]),
    .I3(aluOut[27]),
    .O(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(pc[27]),
    .I2(immOut[27]),
    .I3(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 ),
    .O(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2])
  );
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI  (
    .CI(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 ),
    .CO(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO ),
    .I0(pc[27]),
    .I1(immOut[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(pc[28]),
    .I2(immOut[28]),
    .I3(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO ),
    .O(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2  (
    .I0(negative_SB_LUT4_I3_I0[0]),
    .I1(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I2(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O [2]),
    .I3(aluOut[28]),
    .O(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h31f5)
  ) \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(negative_SB_LUT4_I3_I0[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]),
    .I3(immOut[28]),
    .O(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2aaa)
  ) \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I2(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [2]),
    .I3(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [3]),
    .O(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O [2])
  );
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI ),
    .CO(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 ),
    .I0(pc[26]),
    .I1(immOut[26])
  );
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI ),
    .I0(pc[25]),
    .I1(immOut[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(pc[25]),
    .I2(immOut[25]),
    .I3(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .O(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(pc[25]),
    .I3(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 ),
    .O(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O [0])
  );
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI  (
    .CI(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 ),
    .CO(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO ),
    .I0(1'h0),
    .I1(pc[25])
  );
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI  (
    .CI(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO ),
    .CO(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO ),
    .I0(1'h0),
    .I1(pc[26])
  );
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI  (
    .CI(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO ),
    .CO(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO ),
    .I0(1'h0),
    .I1(pc[27])
  );
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI  (
    .CI(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO ),
    .CO(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO ),
    .I0(1'h0),
    .I1(pc[28])
  );
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI  (
    .CI(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO ),
    .CO(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO ),
    .I0(1'h0),
    .I1(pc[29])
  );
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI  (
    .CI(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO ),
    .CO(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO ),
    .I0(1'h0),
    .I1(pc[30])
  );
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI ),
    .CO(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3 ),
    .I0(1'h0),
    .I1(pc[24])
  );
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI ),
    .I0(1'h0),
    .I1(pc[23])
  );
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .CO(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(1'h0),
    .I1(pc[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(pc[26]),
    .I2(immOut[26]),
    .I3(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI ),
    .O(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h31f5)
  ) \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3  (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(negative_SB_LUT4_I3_I0[0]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]),
    .I3(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O [3]),
    .O(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(negative_SB_LUT4_I3_I0[1]),
    .I2(immOut[26]),
    .I3(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .O(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]),
    .O(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(aluOut_SB_LUT4_O_19_I1[0]),
    .I2(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2 [3]),
    .I3(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3 [2]),
    .O(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0023)
  ) \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3  (
    .I0(aluIn[4]),
    .I1(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]),
    .I2(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2 [3]),
    .O(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I0  (
    .I0(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O [1]),
    .I2(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O [2]),
    .I3(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O [3]),
    .O(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0203)
  ) \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(aluIn[4]),
    .I1(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]),
    .I2(aluOut_SB_LUT4_O_11_I1[2]),
    .I3(aluOut_SB_LUT4_O_11_I1[3]),
    .O(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0d00)
  ) \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(aluIn[4]),
    .I1(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[3]),
    .O(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_2  (
    .I0(aluIn[4]),
    .I1(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]),
    .I2(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]),
    .O(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3130)
  ) \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(aluIn[3]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]),
    .I3(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]),
    .O(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]),
    .I1(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]),
    .O(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff7)
  ) \DUT.write_data_SB_LUT4_O_27  (
    .I0(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O [1]),
    .I2(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .I3(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\DUT.write_data [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffb3)
  ) \DUT.write_data_SB_LUT4_O_28  (
    .I0(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_28_I1 [1]),
    .I2(memload[29]),
    .I3(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\DUT.write_data [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7050)
  ) \DUT.write_data_SB_LUT4_O_28_I1_SB_LUT4_O  (
    .I0(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I2(\DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I3(\DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .O(\DUT.write_data_SB_LUT4_O_28_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffb3)
  ) \DUT.write_data_SB_LUT4_O_29  (
    .I0(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_29_I1 [1]),
    .I2(memload[30]),
    .I3(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\DUT.write_data [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2 [0]),
    .I3(\DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2 [1]),
    .O(\DUT.write_data_SB_LUT4_O_29_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h31f5)
  ) \DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I1(negative_SB_LUT4_I3_I0[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]),
    .I3(immOut[30]),
    .O(\DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(negative_SB_LUT4_I3_I0[0]),
    .I1(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I2(\DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2]),
    .I3(aluOut[30]),
    .O(\DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(pc[30]),
    .I2(immOut[30]),
    .I3(\DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 ),
    .O(\DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [2])
  );
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI ),
    .CO(\DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 ),
    .I0(pc[29]),
    .I1(immOut[29])
  );
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO ),
    .CO(\DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI ),
    .I0(pc[28]),
    .I1(immOut[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(pc[29]),
    .I2(immOut[29]),
    .I3(\DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI ),
    .O(\DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h31f5)
  ) \DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3  (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(negative_SB_LUT4_I3_I0[0]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]),
    .I3(\DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O [3]),
    .O(\DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(negative_SB_LUT4_I3_I0[1]),
    .I2(immOut[29]),
    .I3(\DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .O(\DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_19_I1[0]),
    .I3(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[3]),
    .O(\DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(\DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3 [2]),
    .O(\DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0010)
  ) \DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [0]),
    .I1(\DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [1]),
    .I2(\DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [2]),
    .I3(\DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [3]),
    .O(\DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0eec)
  ) \DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [1]),
    .I2(regData1_SB_LUT4_O_28_I1_SB_LUT4_I1_O[1]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[1]),
    .O(\DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ccc)
  ) \DUT.write_data_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\DUT.write_data_SB_LUT4_O_2_I2_SB_LUT4_O_I1 [0]),
    .I2(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I3(aluOut[3]),
    .O(\DUT.write_data_SB_LUT4_O_2_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5f13)
  ) \DUT.write_data_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(pc[3]),
    .I1(\DUT.write_data_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 [1]),
    .I2(negative_SB_LUT4_I3_I0[0]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]),
    .O(\DUT.write_data_SB_LUT4_O_2_I2_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \DUT.write_data_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(pc[3]),
    .I3(pc[2]),
    .O(\DUT.write_data_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f0f)
  ) \DUT.write_data_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\DUT.write_data_SB_LUT4_O_I1 [2]),
    .I2(\DUT.write_data_SB_LUT4_O_3_I2 [1]),
    .I3(memload[4]),
    .O(\DUT.write_data [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffb3)
  ) \DUT.write_data_SB_LUT4_O_30  (
    .I0(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_30_I1 [1]),
    .I2(memload[31]),
    .I3(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3]),
    .O(\DUT.write_data [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \DUT.write_data_SB_LUT4_O_30_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\DUT.write_data_SB_LUT4_O_30_I1_SB_LUT4_O_I2 [0]),
    .I3(\DUT.write_data_SB_LUT4_O_30_I1_SB_LUT4_O_I2 [1]),
    .O(\DUT.write_data_SB_LUT4_O_30_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h51f3)
  ) \DUT.write_data_SB_LUT4_O_30_I1_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(negative_SB_LUT4_I3_I0[1]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]),
    .I3(immOut[31]),
    .O(\DUT.write_data_SB_LUT4_O_30_I1_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8aff)
  ) \DUT.write_data_SB_LUT4_O_31  (
    .I0(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I2(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .I3(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O [3]),
    .O(\DUT.write_data [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ccc)
  ) \DUT.write_data_SB_LUT4_O_3_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\DUT.write_data_SB_LUT4_O_3_I2_SB_LUT4_O_I1 [0]),
    .I2(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I3(aluOut[4]),
    .O(\DUT.write_data_SB_LUT4_O_3_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5f13)
  ) \DUT.write_data_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(pc[4]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I2(negative_SB_LUT4_I3_I0[0]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]),
    .O(\DUT.write_data_SB_LUT4_O_3_I2_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f0f)
  ) \DUT.write_data_SB_LUT4_O_4  (
    .I0(1'h0),
    .I1(\DUT.write_data_SB_LUT4_O_I1 [2]),
    .I2(\DUT.write_data_SB_LUT4_O_4_I2 [1]),
    .I3(memload[5]),
    .O(\DUT.write_data [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ccc)
  ) \DUT.write_data_SB_LUT4_O_4_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\DUT.write_data_SB_LUT4_O_4_I2_SB_LUT4_O_I1 [0]),
    .I2(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I3(aluOut[5]),
    .O(\DUT.write_data_SB_LUT4_O_4_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5f13)
  ) \DUT.write_data_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(pc[5]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I2(negative_SB_LUT4_I3_I0[0]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]),
    .O(\DUT.write_data_SB_LUT4_O_4_I2_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf7f5)
  ) \DUT.write_data_SB_LUT4_O_5  (
    .I0(\DUT.write_data_SB_LUT4_O_5_I0 [0]),
    .I1(\DUT.write_data_SB_LUT4_O_I1 [2]),
    .I2(\DUT.write_data_SB_LUT4_O_5_I0 [2]),
    .I3(memload[6]),
    .O(\DUT.write_data [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5f13)
  ) \DUT.write_data_SB_LUT4_O_5_I0_SB_LUT4_O  (
    .I0(pc[6]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .I2(negative_SB_LUT4_I3_I0[0]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]),
    .O(\DUT.write_data_SB_LUT4_O_5_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \DUT.write_data_SB_LUT4_O_5_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I3(aluOut[6]),
    .O(\DUT.write_data_SB_LUT4_O_5_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f0f)
  ) \DUT.write_data_SB_LUT4_O_6  (
    .I0(1'h0),
    .I1(\DUT.write_data_SB_LUT4_O_I1 [2]),
    .I2(\DUT.write_data_SB_LUT4_O_6_I2 [1]),
    .I3(memload[7]),
    .O(\DUT.write_data [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ccc)
  ) \DUT.write_data_SB_LUT4_O_6_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\DUT.write_data_SB_LUT4_O_6_I2_SB_LUT4_O_I1 [0]),
    .I2(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I3(aluOut[7]),
    .O(\DUT.write_data_SB_LUT4_O_6_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5f13)
  ) \DUT.write_data_SB_LUT4_O_6_I2_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(pc[7]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I2(negative_SB_LUT4_I3_I0[0]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]),
    .O(\DUT.write_data_SB_LUT4_O_6_I2_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff73)
  ) \DUT.write_data_SB_LUT4_O_7  (
    .I0(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_7_I1 [1]),
    .I2(memload[8]),
    .I3(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [3]),
    .O(\DUT.write_data [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ccc)
  ) \DUT.write_data_SB_LUT4_O_7_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\DUT.write_data_SB_LUT4_O_7_I1_SB_LUT4_O_I1 [0]),
    .I2(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I3(aluOut[8]),
    .O(\DUT.write_data_SB_LUT4_O_7_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5f13)
  ) \DUT.write_data_SB_LUT4_O_7_I1_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(pc[8]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I2(negative_SB_LUT4_I3_I0[0]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]),
    .O(\DUT.write_data_SB_LUT4_O_7_I1_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff73)
  ) \DUT.write_data_SB_LUT4_O_8  (
    .I0(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_8_I1 [1]),
    .I2(memload[9]),
    .I3(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [3]),
    .O(\DUT.write_data [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ccc)
  ) \DUT.write_data_SB_LUT4_O_8_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\DUT.write_data_SB_LUT4_O_8_I1_SB_LUT4_O_I1 [0]),
    .I2(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I3(aluOut[9]),
    .O(\DUT.write_data_SB_LUT4_O_8_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5f13)
  ) \DUT.write_data_SB_LUT4_O_8_I1_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(pc[9]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I2(negative_SB_LUT4_I3_I0[0]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]),
    .O(\DUT.write_data_SB_LUT4_O_8_I1_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff73)
  ) \DUT.write_data_SB_LUT4_O_9  (
    .I0(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_9_I1 [1]),
    .I2(memload[10]),
    .I3(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [3]),
    .O(\DUT.write_data [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ccc)
  ) \DUT.write_data_SB_LUT4_O_9_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\DUT.write_data_SB_LUT4_O_9_I1_SB_LUT4_O_I1 [0]),
    .I2(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I3(aluOut[10]),
    .O(\DUT.write_data_SB_LUT4_O_9_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5f13)
  ) \DUT.write_data_SB_LUT4_O_9_I1_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(pc[10]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I2(negative_SB_LUT4_I3_I0[0]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]),
    .O(\DUT.write_data_SB_LUT4_O_9_I1_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ddd)
  ) \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(pc[1]),
    .I1(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I2(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I3(aluOut[1]),
    .O(\DUT.write_data_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd0dd)
  ) \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1  (
    .I0(pc[0]),
    .I1(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I2(\DUT.write_data_SB_LUT4_O_I1 [2]),
    .I3(memload[0]),
    .O(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0080)
  ) \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(aluOP[3]),
    .I1(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3[1]),
    .I2(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2 [2]),
    .I3(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3 [1]),
    .O(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0004)
  ) \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O [1]),
    .I2(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6969)
  ) \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0 ),
    .I1(aluIn[31]),
    .I2(regData1_SB_LUT4_O_30_I1_SB_LUT4_I1_O[1]),
    .I3(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3 ),
    .O(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2 [2])
  );
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3 ),
    .CO(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0 ),
    .I0(aluIn[31]),
    .I1(regData1_SB_LUT4_O_30_I1_SB_LUT4_I1_O[1])
  );
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI ),
    .CO(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3 ),
    .I0(aluIn[30]),
    .I1(regData1_SB_LUT4_O_30_I1_SB_LUT4_I1_O[2])
  );
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI ),
    .I0(aluIn[29]),
    .I1(regData1_SB_LUT4_O_28_I1_SB_LUT4_I1_O[1])
  );
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(aluIn[28]),
    .I1(regData1_SB_LUT4_O_28_I1_SB_LUT4_I1_O[2])
  );
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(aluIn[27]),
    .I1(regData1_SB_LUT4_O_26_I0_SB_LUT4_I0_O[2])
  );
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(aluIn[26]),
    .I1(regData1_SB_LUT4_O_26_I0_SB_LUT4_I0_O[1])
  );
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(aluIn[25]),
    .I1(regData1_SB_LUT4_O_25_I0_SB_LUT4_I0_O[1])
  );
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(aluIn[24]),
    .I1(regData1_SB_LUT4_O_25_I0_SB_LUT4_I0_O[2])
  );
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(aluIn[23]),
    .I1(regData1_SB_LUT4_O_22_I0_SB_LUT4_I0_O[2])
  );
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(aluIn[22]),
    .I1(regData1_SB_LUT4_O_22_I0_SB_LUT4_I0_O[1])
  );
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(aluIn[21]),
    .I1(regData1_SB_LUT4_O_21_I0_SB_LUT4_I0_O[2])
  );
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(aluIn[20]),
    .I1(regData1_SB_LUT4_O_21_I0_SB_LUT4_I0_O[1])
  );
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(aluIn[19]),
    .I1(aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(aluIn[18]),
    .I1(aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1])
  );
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(aluIn[17]),
    .I1(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1])
  );
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(aluIn[16]),
    .I1(aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1])
  );
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(aluIn[15]),
    .I1(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1 [1])
  );
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(aluIn[14]),
    .I1(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1])
  );
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(aluIn[13]),
    .I1(regData1_SB_LUT4_O_13_I0_SB_LUT4_I0_O[2])
  );
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(aluIn[12]),
    .I1(regData1_SB_LUT4_O_13_I0_SB_LUT4_I0_O[1])
  );
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(aluIn[11]),
    .I1(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1])
  );
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(aluIn[10]),
    .I1(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1])
  );
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(aluIn[9]),
    .I1(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1])
  );
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(aluIn[8]),
    .I1(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1])
  );
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(aluIn[7]),
    .I1(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1])
  );
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(aluIn[6]),
    .I1(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1])
  );
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(aluIn[5]),
    .I1(regData1_SB_LUT4_O_5_I0_SB_LUT4_I0_O[2])
  );
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(aluIn[4]),
    .I1(regData1_SB_LUT4_O_5_I0_SB_LUT4_I0_O[1])
  );
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(aluIn[3]),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_I0_O[1])
  );
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(aluIn[2]),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_I0_O[2])
  );
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .CO(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(aluIn[1]),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1])
  );
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO  (
    .CI(1'h1),
    .CO(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .I0(aluIn[0]),
    .I1(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[0]),
    .I3(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1 [1]),
    .O(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O  (
    .I0(regData1_SB_LUT4_O_15_I0[0]),
    .I1(regData1_SB_LUT4_O_15_I0[1]),
    .I2(regData1_SB_LUT4_O_15_I0[2]),
    .I3(regData1_SB_LUT4_O_15_I0[3]),
    .O(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]),
    .I2(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3 [1]),
    .I3(pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .O(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0080)
  ) \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3  (
    .I0(aluOP[2]),
    .I1(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1 [1]),
    .I2(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I0 ),
    .I3(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3 [1]),
    .O(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1 [0]),
    .I3(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1 [1]),
    .O(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOP[1]),
    .I3(aluOP[0]),
    .O(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1 [0]),
    .I2(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2 [1]),
    .I3(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .O(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd0f0)
  ) \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I1(aluIn[4]),
    .I2(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2 [2]),
    .I3(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3 [2]),
    .O(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h31f3)
  ) \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]),
    .I1(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [1]),
    .I2(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0]),
    .I3(aluIn[0]),
    .O(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0]),
    .I3(aluIn[0]),
    .O(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0]),
    .I3(aluIn[0]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(regData1_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_I0[1]),
    .I2(regData1_SB_LUT4_O_I0[2]),
    .I3(regData1_SB_LUT4_O_I0[3]),
    .O(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[3]),
    .I3(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [1]),
    .O(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[3]),
    .I3(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3 [1]),
    .O(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[2]),
    .I3(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[2]),
    .I3(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .O(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fc)
  ) \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I3(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3 [3]),
    .O(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_I3  (
    .I0(aluIn[4]),
    .I1(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I2(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .I3(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3 [3]),
    .O(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I0  (
    .I0(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O [1]),
    .I2(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O [2]),
    .I3(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O [3]),
    .O(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]),
    .I1(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .I2(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]),
    .I3(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[3]),
    .O(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]),
    .I1(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]),
    .O(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2 [0]),
    .I3(aluOut_SB_LUT4_O_28_I1[2]),
    .O(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0002)
  ) \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_I2_SB_LUT4_I2_O[0]),
    .I1(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_I2_SB_LUT4_I2_O[1]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_I2_SB_LUT4_I2_O[3]),
    .O(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h54fe)
  ) \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(aluIn[4]),
    .I1(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1 [1]),
    .I2(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1 [2]),
    .I3(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1 [3]),
    .O(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h084c)
  ) \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(aluIn[2]),
    .I1(aluIn[3]),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1[3]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2]),
    .O(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0123)
  ) \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1  (
    .I0(aluIn[2]),
    .I1(aluIn[3]),
    .I2(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [2]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]),
    .O(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe54)
  ) \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(aluIn[1]),
    .I1(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I2(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [2]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I2[2]),
    .O(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[0]),
    .I3(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]),
    .O(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(aluIn[3]),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2]),
    .O(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOP[3]),
    .I3(aluOP[2]),
    .O(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1 [0]),
    .I3(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2 [1]),
    .O(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOP[1]),
    .I3(aluOP[0]),
    .O(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]),
    .I1(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I2(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]),
    .I3(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [3]),
    .O(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .O(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(negative_SB_LUT4_I3_I0[0]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]),
    .O(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0fc)
  ) aluIn_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(aluIn_SB_LUT4_O_I3[2]),
    .O(aluIn[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0fc)
  ) aluIn_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(aluIn_SB_LUT4_O_1_I3[2]),
    .O(aluIn[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0fc)
  ) aluIn_SB_LUT4_O_10 (
    .I0(1'h0),
    .I1(aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(aluIn_SB_LUT4_O_10_I3[2]),
    .O(aluIn[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluIn_SB_LUT4_O_10_I3_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_18_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_18_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_18_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_18_I0 [3]),
    .O(aluIn_SB_LUT4_O_10_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0fc)
  ) aluIn_SB_LUT4_O_11 (
    .I0(1'h0),
    .I1(aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(aluIn_SB_LUT4_O_11_I3[2]),
    .O(aluIn[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) aluIn_SB_LUT4_O_11_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1 [0]),
    .I2(\aluMux.in2_SB_LUT4_O_17_I1 [1]),
    .I3(\aluMux.in2_SB_LUT4_O_17_I1 [2]),
    .O(aluIn_SB_LUT4_O_11_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0fc)
  ) aluIn_SB_LUT4_O_12 (
    .I0(1'h0),
    .I1(aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(aluIn_SB_LUT4_O_12_I3[2]),
    .O(aluIn[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) aluIn_SB_LUT4_O_12_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_16_I1 [0]),
    .I2(\aluMux.in2_SB_LUT4_O_16_I1 [1]),
    .I3(\aluMux.in2_SB_LUT4_O_16_I1 [2]),
    .O(aluIn_SB_LUT4_O_12_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0fc)
  ) aluIn_SB_LUT4_O_13 (
    .I0(1'h0),
    .I1(aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(aluIn_SB_LUT4_O_13_I3[2]),
    .O(aluIn[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluIn_SB_LUT4_O_13_I3_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_15_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_15_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_15_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_15_I0 [3]),
    .O(aluIn_SB_LUT4_O_13_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0fc)
  ) aluIn_SB_LUT4_O_14 (
    .I0(1'h0),
    .I1(aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(aluIn_SB_LUT4_O_14_I3[2]),
    .O(aluIn[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) aluIn_SB_LUT4_O_14_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_14_I1 [0]),
    .I2(\aluMux.in2_SB_LUT4_O_14_I1 [1]),
    .I3(\aluMux.in2_SB_LUT4_O_14_I1 [2]),
    .O(aluIn_SB_LUT4_O_14_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0fc)
  ) aluIn_SB_LUT4_O_15 (
    .I0(1'h0),
    .I1(aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(aluIn_SB_LUT4_O_15_I3[2]),
    .O(aluIn[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluIn_SB_LUT4_O_15_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_13_I2 [0]),
    .I3(\aluMux.in2_SB_LUT4_O_13_I2 [1]),
    .O(aluIn_SB_LUT4_O_15_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0fc)
  ) aluIn_SB_LUT4_O_16 (
    .I0(1'h0),
    .I1(aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(aluIn_SB_LUT4_O_16_I3[2]),
    .O(aluIn[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluIn_SB_LUT4_O_16_I3_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_12_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_12_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_12_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_12_I0 [3]),
    .O(aluIn_SB_LUT4_O_16_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0fc)
  ) aluIn_SB_LUT4_O_17 (
    .I0(1'h0),
    .I1(aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(aluIn_SB_LUT4_O_17_I3[2]),
    .O(aluIn[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluIn_SB_LUT4_O_17_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_11_I2 [0]),
    .I3(\aluMux.in2_SB_LUT4_O_11_I2 [1]),
    .O(aluIn_SB_LUT4_O_17_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0fc)
  ) aluIn_SB_LUT4_O_18 (
    .I0(1'h0),
    .I1(aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(aluIn_SB_LUT4_O_18_I3[2]),
    .O(aluIn[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluIn_SB_LUT4_O_18_I3_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_10_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_10_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_10_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_10_I0 [3]),
    .O(aluIn_SB_LUT4_O_18_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0fc)
  ) aluIn_SB_LUT4_O_19 (
    .I0(1'h0),
    .I1(aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(aluIn_SB_LUT4_O_19_I3[2]),
    .O(aluIn[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluIn_SB_LUT4_O_19_I3_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_9_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_9_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_9_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_9_I0 [3]),
    .O(aluIn_SB_LUT4_O_19_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluIn_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_27_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_27_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_27_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_27_I0 [3]),
    .O(aluIn_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0fc)
  ) aluIn_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [2]),
    .O(aluIn[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0fc)
  ) aluIn_SB_LUT4_O_20 (
    .I0(1'h0),
    .I1(aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(aluIn_SB_LUT4_O_20_I3[2]),
    .O(aluIn[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) aluIn_SB_LUT4_O_20_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_8_I1 [0]),
    .I2(\aluMux.in2_SB_LUT4_O_8_I1 [1]),
    .I3(\aluMux.in2_SB_LUT4_O_8_I1 [2]),
    .O(aluIn_SB_LUT4_O_20_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluIn_SB_LUT4_O_21 (
    .I0(1'h0),
    .I1(aluSrc),
    .I2(immOut[9]),
    .I3(\aluMux.in2 [9]),
    .O(aluIn[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluIn_SB_LUT4_O_22 (
    .I0(1'h0),
    .I1(aluSrc),
    .I2(immOut[8]),
    .I3(\aluMux.in2 [8]),
    .O(aluIn[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf15)
  ) aluIn_SB_LUT4_O_23 (
    .I0(aluSrc),
    .I1(aluIn_SB_LUT4_O_23_I1[1]),
    .I2(aluIn_SB_LUT4_O_23_I1[2]),
    .I3(immOut[7]),
    .O(aluIn[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluIn_SB_LUT4_O_23_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2[0]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2[1]),
    .O(aluIn_SB_LUT4_O_23_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1 (
    .I0(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0[0]),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0[1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0[2]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0[3]),
    .O(aluIn_SB_LUT4_O_23_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_3_O[1]),
    .O(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [7]),
    .E(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O[0]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[1]),
    .O(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O[0]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[1]),
    .O(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[1]),
    .O(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [13]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [13]),
    .E(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [12]),
    .E(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [12]),
    .E(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[19]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3[1]),
    .O(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [7]),
    .E(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [7]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]),
    .O(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [7]),
    .E(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [7]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I0 (
    .I0(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1]),
    .O(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[0]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[2]),
    .O(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[1]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .O(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [7]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E ),
    .Q(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3 (
    .I0(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]),
    .I1(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[2]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[3]),
    .O(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [7]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[1]),
    .O(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O (
    .I0(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]),
    .O(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1 (
    .I0(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]),
    .I1(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3]),
    .O(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[3]),
    .O(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [7]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [7]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [7]),
    .E(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [7]),
    .E(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1_E ),
    .Q(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_I0 (
    .I0(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[0]),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[1]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .O(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [7]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [7]),
    .E(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E ),
    .Q(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [7]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E ),
    .Q(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O[1]),
    .O(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0]),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3]),
    .O(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]),
    .O(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[3]),
    .O(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [7]),
    .E(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O[0]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O [1]),
    .O(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]),
    .O(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3 (
    .I0(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [7]),
    .E(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O (
    .I0(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .O(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [7]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E),
    .Q(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]),
    .I2(regsel1[4]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[1]),
    .O(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O[1]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O [1]),
    .O(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .O(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[2]),
    .O(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [7]),
    .E(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E ),
    .Q(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O[1]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3[1]),
    .O(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [7]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E ),
    .Q(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [7]),
    .E(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [7]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0 (
    .I0(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0]),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[1]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0]),
    .O(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [7]),
    .E(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [7]),
    .E(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [7]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q_1_E),
    .Q(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O [1]),
    .O(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3 (
    .I0(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]),
    .O(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [7]),
    .E(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [7]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1_E ),
    .Q(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [7]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_1_E ),
    .Q(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3]),
    .O(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [7]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [7]),
    .E(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_E ),
    .Q(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3]),
    .O(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [7]),
    .E(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [7]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf15)
  ) aluIn_SB_LUT4_O_24 (
    .I0(aluSrc),
    .I1(aluIn_SB_LUT4_O_24_I1[1]),
    .I2(aluIn_SB_LUT4_O_24_I1[2]),
    .I3(immOut[6]),
    .O(aluIn[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1[0]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1[1]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1[2]),
    .O(aluIn_SB_LUT4_O_24_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_1 (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[3]),
    .O(aluIn_SB_LUT4_O_24_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[3]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [6]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [6]),
    .E(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(w_reg[4]),
    .I3(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_E_SB_LUT4_O_I3 [1]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_I0 (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]),
    .O(regData1_SB_LUT4_O_6_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1]),
    .I3(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [6]),
    .E(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [6]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[2]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[1]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[3]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [6]),
    .E(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_E ),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [6]),
    .E(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [6]),
    .E(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [6]),
    .E(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E ),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[1]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [6]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [6]),
    .E(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E ),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_3_O[1]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_1 (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_I0_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [6]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E ),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [6]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1_E ),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I0 (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]),
    .I1(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_1 (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[3]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [6]),
    .E(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [13]),
    .E(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]),
    .O(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O[0]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [12]),
    .E(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [12]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q_1_E),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [12]),
    .E(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [12]),
    .E(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[19]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3[1]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3[1]),
    .I3(regsel1[4]),
    .O(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction_out[19]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3[1]),
    .O(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(instruction_out[19]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3[1]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [13]),
    .E(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_E ),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [13]),
    .E(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[1]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2 (
    .I0(1'h0),
    .I1(instruction_out[19]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O[1]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3[1]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [13]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [13]),
    .E(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O[1]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3 (
    .I0(1'h0),
    .I1(instruction_out[19]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3[1]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [13]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q_1_E),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [13]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O [1]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [6]),
    .E(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1 (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_1 (
    .I0(1'h0),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[0]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]),
    .I1(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [6]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [6]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_E_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E_SB_LUT4_O_I2[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E_SB_LUT4_O_I3[1]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_I0 (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3]),
    .I3(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_I0_O_SB_LUT4_I0 (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_I0_O[0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_I0_O[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_I0_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_I0_O[3]),
    .O(regData1_SB_LUT4_O_6_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[1]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .I1(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [6]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [6]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q_1_E),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[3]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_1 (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[2]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [6]),
    .E(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I0_O[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [6]),
    .E(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [6]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_1_E ),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [6]),
    .E(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1_E ),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [6]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E ),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [6]),
    .E(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [6]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I0 (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0 (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I0_O[0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I0_O[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I0_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I0_O[3]),
    .O(regData1_SB_LUT4_O_6_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[1]),
    .I2(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [6]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [6]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E ),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(w_reg[4]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E_SB_LUT4_O_I3[1]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[1]),
    .I2(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0 (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3]),
    .O(regData1_SB_LUT4_O_6_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [2]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[1]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[3]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [6]),
    .E(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [6]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [6]),
    .E(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [6]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0070)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0 (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_1 (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) aluIn_SB_LUT4_O_25 (
    .I0(1'h0),
    .I1(aluSrc),
    .I2(\aluMux.in2 [5]),
    .I3(immOut[5]),
    .O(aluIn[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) aluIn_SB_LUT4_O_26 (
    .I0(1'h0),
    .I1(aluSrc),
    .I2(\aluMux.in2 [4]),
    .I3(immOut[4]),
    .O(aluIn[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluIn_SB_LUT4_O_27 (
    .I0(1'h0),
    .I1(aluSrc),
    .I2(immOut[3]),
    .I3(\aluMux.in2 [3]),
    .O(aluIn[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluIn_SB_LUT4_O_28 (
    .I0(1'h0),
    .I1(aluSrc),
    .I2(immOut[2]),
    .I3(\aluMux.in2 [2]),
    .O(aluIn[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluIn_SB_LUT4_O_29 (
    .I0(1'h0),
    .I1(aluSrc),
    .I2(immOut[1]),
    .I3(\aluMux.in2 [1]),
    .O(aluIn[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0fc)
  ) aluIn_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(aluIn_SB_LUT4_O_3_I3[2]),
    .O(aluIn[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) aluIn_SB_LUT4_O_30 (
    .I0(1'h0),
    .I1(aluSrc),
    .I2(\aluMux.in2 [10]),
    .I3(immOut[10]),
    .O(aluIn[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluIn_SB_LUT4_O_31 (
    .I0(1'h0),
    .I1(aluSrc),
    .I2(immOut[0]),
    .I3(\aluMux.in2 [0]),
    .O(aluIn[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluIn_SB_LUT4_O_3_I3_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_25_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_25_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_25_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_25_I0 [3]),
    .O(aluIn_SB_LUT4_O_3_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0fc)
  ) aluIn_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(aluIn_SB_LUT4_O_4_I3[2]),
    .O(aluIn[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluIn_SB_LUT4_O_4_I3_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_24_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_24_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_24_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_24_I0 [3]),
    .O(aluIn_SB_LUT4_O_4_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0fc)
  ) aluIn_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(aluIn_SB_LUT4_O_5_I3[2]),
    .O(aluIn[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) aluIn_SB_LUT4_O_5_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1 [0]),
    .I2(\aluMux.in2_SB_LUT4_O_23_I1 [1]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1 [2]),
    .O(aluIn_SB_LUT4_O_5_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0fc)
  ) aluIn_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(aluIn_SB_LUT4_O_6_I3[2]),
    .O(aluIn[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluIn_SB_LUT4_O_6_I3_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_22_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_22_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_22_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_22_I0 [3]),
    .O(aluIn_SB_LUT4_O_6_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0fc)
  ) aluIn_SB_LUT4_O_7 (
    .I0(1'h0),
    .I1(aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(aluIn_SB_LUT4_O_7_I3[2]),
    .O(aluIn[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) aluIn_SB_LUT4_O_7_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_21_I1 [0]),
    .I2(\aluMux.in2_SB_LUT4_O_21_I1 [1]),
    .I3(\aluMux.in2_SB_LUT4_O_21_I1 [2]),
    .O(aluIn_SB_LUT4_O_7_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0fc)
  ) aluIn_SB_LUT4_O_8 (
    .I0(1'h0),
    .I1(aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(aluIn_SB_LUT4_O_8_I3[2]),
    .O(aluIn[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluIn_SB_LUT4_O_8_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_20_I2 [0]),
    .I3(\aluMux.in2_SB_LUT4_O_20_I2 [1]),
    .O(aluIn_SB_LUT4_O_8_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0fc)
  ) aluIn_SB_LUT4_O_9 (
    .I0(1'h0),
    .I1(aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(aluIn_SB_LUT4_O_9_I3[2]),
    .O(aluIn[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluIn_SB_LUT4_O_9_I3_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_19_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_19_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_19_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_19_I0 [3]),
    .O(aluIn_SB_LUT4_O_9_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluIn_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_28_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_28_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_28_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_28_I0 [3]),
    .O(aluIn_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) \aluMux.in2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn_SB_LUT4_O_24_I1[1]),
    .I3(aluIn_SB_LUT4_O_24_I1[2]),
    .O(\aluMux.in2 [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) \aluMux.in2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn_SB_LUT4_O_23_I1[1]),
    .I3(aluIn_SB_LUT4_O_23_I1[2]),
    .O(\aluMux.in2 [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) \aluMux.in2_SB_LUT4_O_10  (
    .I0(\aluMux.in2_SB_LUT4_O_10_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_10_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_10_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_10_I0 [3]),
    .O(\aluMux.in2 [29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_I2 [0]),
    .I3(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_I2 [1]),
    .O(\aluMux.in2_SB_LUT4_O_10_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2 [0]),
    .I3(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2 [1]),
    .O(\aluMux.in2_SB_LUT4_O_10_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [29]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [29]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1  (
    .I0(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [29]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [29]),
    .E(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O [0]),
    .I3(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O [1]),
    .O(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [29]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [29]),
    .E(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0 [1]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]),
    .I2(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2 [3]),
    .O(\aluMux.in2_SB_LUT4_O_10_I0 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [29]),
    .E(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [29]),
    .E(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(w_reg[4]),
    .I2(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E ),
    .I3(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1_E_SB_LUT4_O_I3 [2]),
    .O(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1_E_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[8]),
    .I3(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E_SB_LUT4_O_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1_E_SB_LUT4_O_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0 [1]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .I3(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_I1  (
    .I0(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [29]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [29]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[1]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [29]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [29]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1 [0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [0]),
    .I1(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0]),
    .I2(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2 [3]),
    .O(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [29]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q_1_E),
    .Q(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [29]),
    .E(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1 [1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [29]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [29]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [29]),
    .E(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [29]),
    .E(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [29]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [29]),
    .E(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .O(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_1  (
    .I0(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I1 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[3]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [29]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [29]),
    .E(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [29]),
    .E(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0070)
  ) \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O [0]),
    .I1(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .I2(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [29]),
    .E(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I1 [0]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [29]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I0 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2]),
    .O(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [29]),
    .E(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [29]),
    .E(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1 [1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_3  (
    .I0(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_10_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]),
    .O(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_I2 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [29]),
    .E(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [29]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_1  (
    .I0(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [29]),
    .E(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [29]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E),
    .Q(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1]),
    .I3(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) \aluMux.in2_SB_LUT4_O_11  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_11_I2 [0]),
    .I3(\aluMux.in2_SB_LUT4_O_11_I2 [1]),
    .O(\aluMux.in2 [28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0 [3]),
    .O(\aluMux.in2_SB_LUT4_O_11_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_1_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_1_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_1_I0 [3]),
    .O(\aluMux.in2_SB_LUT4_O_11_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]),
    .I1(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1  (
    .I0(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_1_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]),
    .I3(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3 [2]),
    .O(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_1_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3  (
    .I0(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O[0]),
    .I1(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O[1]),
    .I2(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O[2]),
    .I3(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_1_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]),
    .I1(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]),
    .I2(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2 [3]),
    .O(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2 [0]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1  (
    .I0(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1[0]),
    .I1(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[3]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [28]),
    .E(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [28]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_3  (
    .I0(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[0]),
    .I1(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[1]),
    .I2(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]),
    .I3(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [28]),
    .E(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [28]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1  (
    .I0(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0[0]),
    .I1(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]),
    .O(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [28]),
    .E(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [28]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0[0]),
    .I1(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) \aluMux.in2_SB_LUT4_O_12  (
    .I0(\aluMux.in2_SB_LUT4_O_12_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_12_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_12_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_12_I0 [3]),
    .O(\aluMux.in2 [27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_12_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1 [0]),
    .I2(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1 [1]),
    .I3(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1 [2]),
    .O(\aluMux.in2_SB_LUT4_O_12_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 [1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [27]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [27]),
    .E(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[2]),
    .I3(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3 [2]),
    .O(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1 [0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [27]),
    .E(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [27]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I0_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [27]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I0_O [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_I1 [0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O [1]),
    .O(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I0_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [27]),
    .E(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [27]),
    .E(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [27]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I0_O [0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]),
    .I2(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I0_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1 [0]),
    .I2(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1 [1]),
    .I3(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1 [2]),
    .O(\aluMux.in2_SB_LUT4_O_12_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]),
    .O(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [27]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [27]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I1  (
    .I0(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[3]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [27]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [27]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_I1 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[3]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0]),
    .O(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_1  (
    .I0(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3]),
    .I3(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [27]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q_1_E),
    .Q(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0070)
  ) \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2 [3]),
    .O(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [27]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [27]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2 [0]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [27]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [27]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2 [1]),
    .I2(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [27]),
    .E(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [27]),
    .E(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [27]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [27]),
    .E(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1 [0]),
    .I2(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1 [1]),
    .I3(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1 [2]),
    .O(\aluMux.in2_SB_LUT4_O_12_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0 [0]),
    .I1(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I2(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2 [3]),
    .O(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [27]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [27]),
    .E(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2 [1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I0_O [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [27]),
    .E(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [27]),
    .E(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [1]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1  (
    .I0(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [27]),
    .E(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [27]),
    .E(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1 [1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I0_1  (
    .I0(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [27]),
    .E(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [27]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E),
    .Q(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [27]),
    .E(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [27]),
    .E(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1 [1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) \aluMux.in2_SB_LUT4_O_13  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_13_I2 [0]),
    .I3(\aluMux.in2_SB_LUT4_O_13_I2 [1]),
    .O(\aluMux.in2 [26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0 [3]),
    .O(\aluMux.in2_SB_LUT4_O_13_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0 [3]),
    .O(\aluMux.in2_SB_LUT4_O_13_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [26]),
    .E(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1 [1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .I3(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3 [2]),
    .O(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [26]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [26]),
    .E(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I3(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I1  (
    .I0(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1 [0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I1 [0]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [26]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [26]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3  (
    .I0(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]),
    .I1(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]),
    .I2(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]),
    .I3(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [26]),
    .E(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030f)
  ) \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [0]),
    .I2(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [1]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O[0]),
    .I1(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1]),
    .I2(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .I3(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [26]),
    .E(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I1 [0]),
    .I2(regsel1[4]),
    .I3(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3 [1]),
    .O(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [0]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2 [0]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2]),
    .O(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [26]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I2 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[1]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[3]),
    .O(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]),
    .I1(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [0]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [26]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [26]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]),
    .I3(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [26]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [26]),
    .E(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3]),
    .I3(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]),
    .O(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I2 [0]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1]),
    .O(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0103)
  ) \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1_O[0]),
    .I1(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1]),
    .I2(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1_O[2]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [26]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I2 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2 [0]),
    .I3(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2 [1]),
    .O(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[3]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [26]),
    .E(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [26]),
    .E(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [26]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [26]),
    .E(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [26]),
    .E(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1 [0]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .I3(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1 [2]),
    .O(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1 [0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_3  (
    .I0(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0]),
    .I1(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[1]),
    .I2(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2]),
    .I3(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [26]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030f)
  ) \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I2(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [1]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_I0[0]),
    .I1(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_I0[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0 [0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O[1]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3fff)
  ) \aluMux.in2_SB_LUT4_O_14  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_14_I1 [0]),
    .I2(\aluMux.in2_SB_LUT4_O_14_I1 [1]),
    .I3(\aluMux.in2_SB_LUT4_O_14_I1 [2]),
    .O(\aluMux.in2 [25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0 [3]),
    .O(\aluMux.in2_SB_LUT4_O_14_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0 [3]),
    .O(\aluMux.in2_SB_LUT4_O_14_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [25]),
    .E(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [25]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [25]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [25]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1]),
    .O(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3  (
    .I0(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1 [0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [25]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [25]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0 [1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]),
    .I3(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [25]),
    .E(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [25]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [25]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [25]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [25]),
    .E(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0 [3]),
    .O(\aluMux.in2_SB_LUT4_O_14_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1 [1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [25]),
    .E(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [25]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E),
    .Q(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0]),
    .I3(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3 [2]),
    .O(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [25]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q_1_E),
    .Q(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [25]),
    .E(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I1  (
    .I0(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [25]),
    .E(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [25]),
    .E(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]),
    .O(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [25]),
    .E(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [25]),
    .E(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_LUT4_I1  (
    .I0(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3  (
    .I0(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [25]),
    .E(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [25]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1 [1]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1]),
    .I3(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [25]),
    .E(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [25]),
    .E(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1  (
    .I0(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_3  (
    .I0(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1 [1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [25]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [25]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [25]),
    .E(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [25]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [25]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [25]),
    .E(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [25]),
    .E(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [25]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1 [1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_1  (
    .I0(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 [1]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) \aluMux.in2_SB_LUT4_O_15  (
    .I0(\aluMux.in2_SB_LUT4_O_15_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_15_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_15_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_15_I0 [3]),
    .O(\aluMux.in2 [24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_15_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1 [0]),
    .I2(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1 [1]),
    .I3(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1 [2]),
    .O(\aluMux.in2_SB_LUT4_O_15_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .O(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [24]),
    .E(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [24]),
    .E(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0 [1]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0 [0]),
    .I1(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]),
    .I2(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2 [3]),
    .O(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [24]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [24]),
    .E(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]),
    .I3(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0 [1]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1 [0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [24]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [24]),
    .E(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_1  (
    .I0(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [24]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [24]),
    .E(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1 [0]),
    .I2(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1 [1]),
    .I3(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1 [2]),
    .O(\aluMux.in2_SB_LUT4_O_15_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1 [0]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [24]),
    .E(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [24]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1 [1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [0]),
    .I1(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[3]),
    .I2(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2 [3]),
    .O(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [24]),
    .E(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [24]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .O(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0 [1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0 [1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [24]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [24]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [1]),
    .I2(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1]),
    .O(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [24]),
    .E(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [24]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0 [1]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [24]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O [0]),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .I2(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1 [0]),
    .I2(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1 [1]),
    .I3(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1 [2]),
    .O(\aluMux.in2_SB_LUT4_O_15_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1 [0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [24]),
    .E(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [24]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q_1_E),
    .Q(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_I1  (
    .I0(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[3]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [24]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1 [1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .I3(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3 [2]),
    .O(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [24]),
    .E(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [24]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [24]),
    .E(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_I0 [0]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2]),
    .O(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [24]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [24]),
    .E(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [24]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [24]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]),
    .O(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_1  (
    .I0(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 [1]),
    .I2(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [24]),
    .E(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [24]),
    .E(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [24]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E),
    .Q(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [24]),
    .E(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3fff)
  ) \aluMux.in2_SB_LUT4_O_16  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_16_I1 [0]),
    .I2(\aluMux.in2_SB_LUT4_O_16_I1 [1]),
    .I3(\aluMux.in2_SB_LUT4_O_16_I1 [2]),
    .O(\aluMux.in2 [23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0 [3]),
    .O(\aluMux.in2_SB_LUT4_O_16_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0 [3]),
    .O(\aluMux.in2_SB_LUT4_O_16_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1 [0]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [23]),
    .E(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [23]),
    .E(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1 [1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1  (
    .I0(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1 [1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [23]),
    .E(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [23]),
    .E(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [23]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [23]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3  (
    .I0(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [23]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [23]),
    .E(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I0_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [23]),
    .E(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [23]),
    .E(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0 [3]),
    .O(\aluMux.in2_SB_LUT4_O_16_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[3]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [23]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [23]),
    .E(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [23]),
    .E(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [23]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [23]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O [0]),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .I2(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .I3(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3 [2]),
    .O(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1 [1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3  (
    .I0(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [23]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [0]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2]),
    .O(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I2_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [23]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I2_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [23]),
    .E(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [23]),
    .E(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0]),
    .O(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0_1  (
    .I0(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I1 [0]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [23]),
    .E(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I1 [0]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [23]),
    .E(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [23]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E),
    .Q(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [23]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]),
    .O(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [23]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q_1_E),
    .Q(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [23]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_3  (
    .I0(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1 [1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [23]),
    .E(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [23]),
    .E(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O [0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_I0_1  (
    .I0(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I0_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [23]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [23]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [23]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [23]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 [1]),
    .I2(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .I3(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3fff)
  ) \aluMux.in2_SB_LUT4_O_17  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1 [0]),
    .I2(\aluMux.in2_SB_LUT4_O_17_I1 [1]),
    .I3(\aluMux.in2_SB_LUT4_O_17_I1 [2]),
    .O(\aluMux.in2 [22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0 [3]),
    .O(\aluMux.in2_SB_LUT4_O_17_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0 [3]),
    .O(\aluMux.in2_SB_LUT4_O_17_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0]),
    .O(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1 [1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [22]),
    .E(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [22]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1 [1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]),
    .O(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3  (
    .I0(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1 [0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [22]),
    .E(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0 [0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [22]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O_SB_LUT4_I1  (
    .I0(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O [0]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O_SB_LUT4_I1_1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O [0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3]),
    .I3(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O [2]),
    .O(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [22]),
    .E(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [22]),
    .E(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I0_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [22]),
    .E(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [22]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E),
    .Q(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [22]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q_1_E),
    .Q(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [22]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0 [3]),
    .O(\aluMux.in2_SB_LUT4_O_17_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[3]),
    .I3(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3 [2]),
    .O(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [22]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [22]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1]),
    .I3(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I1  (
    .I0(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[1]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [22]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [22]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3  (
    .I0(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [22]),
    .E(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [22]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 [1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [22]),
    .E(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [22]),
    .E(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [1]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1 [0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [22]),
    .E(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [22]),
    .E(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [22]),
    .E(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [22]),
    .E(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1 [1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I0 [1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]),
    .I3(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_3  (
    .I0(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1 [0]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [22]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [22]),
    .E(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_1  (
    .I0(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I0_O [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [22]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [22]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [22]),
    .E(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [22]),
    .E(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1  (
    .I0(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [22]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [22]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [22]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 [1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0 [0]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2]),
    .O(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) \aluMux.in2_SB_LUT4_O_18  (
    .I0(\aluMux.in2_SB_LUT4_O_18_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_18_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_18_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_18_I0 [3]),
    .O(\aluMux.in2 [21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2 [0]),
    .I3(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2 [1]),
    .O(\aluMux.in2_SB_LUT4_O_18_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2 [0]),
    .I3(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2 [1]),
    .O(\aluMux.in2_SB_LUT4_O_18_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [21]),
    .E(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [21]),
    .E(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1  (
    .I0(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [0]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[3]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [21]),
    .E(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [21]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_1  (
    .I0(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [21]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [21]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E),
    .Q(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [0]),
    .I3(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [1]),
    .O(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O [0]),
    .I2(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I3(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .O(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [21]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [21]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_I1 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_1  (
    .I0(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3]),
    .I3(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [21]),
    .E(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [21]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_18_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_3  (
    .I0(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_18_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [21]),
    .E(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [21]),
    .E(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 [1]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [21]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [21]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_I0 [1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .I3(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 [0]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1  (
    .I0(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [21]),
    .E(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [21]),
    .E(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [21]),
    .E(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [21]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q_1_E),
    .Q(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [21]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [21]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [21]),
    .E(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [21]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1  (
    .I0(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0]),
    .O(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [21]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [21]),
    .E(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 [0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I0 [1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [21]),
    .E(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [21]),
    .E(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [21]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 [1]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_I1 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1 [1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1]),
    .O(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 [0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[1]),
    .I3(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3 [2]),
    .O(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [21]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [21]),
    .E(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]),
    .O(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [21]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [21]),
    .E(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) \aluMux.in2_SB_LUT4_O_19  (
    .I0(\aluMux.in2_SB_LUT4_O_19_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_19_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_19_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_19_I0 [3]),
    .O(\aluMux.in2 [20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O  (
    .I0(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]),
    .I1(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]),
    .I2(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]),
    .I3(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_19_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_19_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1 [0]),
    .I2(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1 [1]),
    .I3(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1 [2]),
    .O(\aluMux.in2_SB_LUT4_O_19_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 [0]),
    .I1(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [20]),
    .E(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 [0]),
    .I2(regsel1[4]),
    .I3(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3 [1]),
    .O(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1 [0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [20]),
    .E(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1 [0]),
    .I1(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0[0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I2 [0]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [20]),
    .E(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I2 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I2 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I0_I1 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[3]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I0_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [20]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I0_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [0]),
    .I1(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I2(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2 [3]),
    .O(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [20]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [0]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 [1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1 [0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [20]),
    .E(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [20]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2]),
    .O(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [20]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O [0]),
    .I1(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]),
    .I2(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I0 [0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O[1]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [20]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030f)
  ) \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1 [0]),
    .I2(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1 [1]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I0[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [20]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [20]),
    .E(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2]),
    .I3(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [20]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [20]),
    .E(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I1  (
    .I0(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [20]),
    .E(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O [0]),
    .I1(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1_O[0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .O(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1 [0]),
    .I2(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1 [1]),
    .I3(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1 [2]),
    .O(\aluMux.in2_SB_LUT4_O_19_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1 [1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [20]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [20]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0 [1]),
    .I2(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [20]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [20]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E),
    .Q(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1 [1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1]),
    .O(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [0]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .I3(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3 [2]),
    .O(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [20]),
    .E(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [20]),
    .E(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [20]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1 [0]),
    .I2(regsel1[4]),
    .I3(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3 [1]),
    .O(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel1[4]),
    .I3(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3 [1]),
    .O(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [20]),
    .E(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) \aluMux.in2_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_2_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_2_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_2_I0 [3]),
    .O(\aluMux.in2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) \aluMux.in2_SB_LUT4_O_20  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_20_I2 [0]),
    .I3(\aluMux.in2_SB_LUT4_O_20_I2 [1]),
    .O(\aluMux.in2 [19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0 [3]),
    .O(\aluMux.in2_SB_LUT4_O_20_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [3]),
    .O(\aluMux.in2_SB_LUT4_O_20_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [19]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [19]),
    .E(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [1]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [19]),
    .E(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [19]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1  (
    .I0(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [0]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .I3(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3 [2]),
    .O(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I1 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [19]),
    .E(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I1 [0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3  (
    .I0(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [19]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [19]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [19]),
    .E(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [19]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1  (
    .I0(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I2_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]),
    .O(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [19]),
    .E(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [19]),
    .E(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [19]),
    .E(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [19]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I0 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1  (
    .I0(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [19]),
    .E(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [19]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2 [0]),
    .I3(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2 [1]),
    .O(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1 [0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[3]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [19]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [19]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [19]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [19]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q_1_E),
    .Q(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1 [1]),
    .I2(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [19]),
    .E(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [19]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[3]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0]),
    .O(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_1  (
    .I0(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2]),
    .O(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [19]),
    .E(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1 [0]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I2_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [19]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I2_O [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_3  (
    .I0(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [19]),
    .E(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [19]),
    .E(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .O(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [19]),
    .E(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [19]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1  (
    .I0(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .O(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 [0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [19]),
    .E(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [19]),
    .E(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1  (
    .I0(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [19]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [19]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E),
    .Q(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3fff)
  ) \aluMux.in2_SB_LUT4_O_21  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_21_I1 [0]),
    .I2(\aluMux.in2_SB_LUT4_O_21_I1 [1]),
    .I3(\aluMux.in2_SB_LUT4_O_21_I1 [2]),
    .O(\aluMux.in2 [18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0 [3]),
    .O(\aluMux.in2_SB_LUT4_O_21_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0 [3]),
    .O(\aluMux.in2_SB_LUT4_O_21_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [18]),
    .E(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [18]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3  (
    .I0(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1 [0]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [18]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [18]),
    .E(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_I1  (
    .I0(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I0_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [18]),
    .E(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [18]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1  (
    .I0(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [18]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [18]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [18]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [18]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I0_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I0_I1 [1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0 [3]),
    .O(\aluMux.in2_SB_LUT4_O_21_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1 [0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[1]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .O(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1 [1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [18]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [18]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E),
    .Q(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I1  (
    .I0(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[2]),
    .I3(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3 [2]),
    .O(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [18]),
    .E(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [18]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q_1_E),
    .Q(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [1]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0]),
    .O(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3  (
    .I0(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [18]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [18]),
    .E(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [18]),
    .E(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [18]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[1]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[3]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [18]),
    .E(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [18]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2]),
    .O(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1 [1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [18]),
    .E(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [18]),
    .E(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [18]),
    .E(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [18]),
    .E(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I0_I1 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I0_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [18]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I0_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I0_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [18]),
    .E(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I0_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_3  (
    .I0(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1 [0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [18]),
    .E(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [18]),
    .E(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [18]),
    .E(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1 [0]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_I2_O_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_I2_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [18]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [18]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1]),
    .I3(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .I3(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) \aluMux.in2_SB_LUT4_O_22  (
    .I0(\aluMux.in2_SB_LUT4_O_22_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_22_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_22_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_22_I0 [3]),
    .O(\aluMux.in2 [17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2 [0]),
    .I3(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2 [1]),
    .O(\aluMux.in2_SB_LUT4_O_22_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2 [0]),
    .I3(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2 [1]),
    .O(\aluMux.in2_SB_LUT4_O_22_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]),
    .O(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O [0]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [17]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [17]),
    .E(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [17]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O[1]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O [1]),
    .O(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [17]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [17]),
    .E(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1 [0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O [1]),
    .O(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [17]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q_1_E),
    .Q(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1 [0]),
    .I2(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1 [1]),
    .I3(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1 [2]),
    .O(\aluMux.in2_SB_LUT4_O_22_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [17]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 [0]),
    .I2(regsel1[4]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3 [1]),
    .O(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [17]),
    .E(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1 [0]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [17]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [1]),
    .I1(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]),
    .I2(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2 [3]),
    .O(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [17]),
    .E(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [17]),
    .E(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2 [0]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1 [0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [17]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [17]),
    .E(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0 [0]),
    .I2(regsel1[4]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[1]),
    .O(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [17]),
    .E(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [17]),
    .E(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2 [0]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [17]),
    .E(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_I1 [0]),
    .I2(regsel1[4]),
    .I3(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3 [1]),
    .O(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [17]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_3  (
    .I0(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_22_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 [0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [17]),
    .E(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [17]),
    .E(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_I1 [0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]),
    .O(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [17]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [17]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E),
    .Q(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [17]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0103)
  ) \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [2]),
    .I3(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]),
    .O(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0103)
  ) \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .I3(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1  (
    .I0(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]),
    .I1(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[3]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .O(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1 [0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]),
    .I3(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I3 [2]),
    .O(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [17]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1 [0]),
    .I3(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]),
    .I3(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .O(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 [0]),
    .I2(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 [2]),
    .O(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I1(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1[1]),
    .I2(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I3 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [17]),
    .E(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [17]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2  (
    .I0(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]),
    .I1(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .I2(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]),
    .I3(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [17]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [17]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [17]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 [0]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1 [0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O[1]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3fff)
  ) \aluMux.in2_SB_LUT4_O_23  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1 [0]),
    .I2(\aluMux.in2_SB_LUT4_O_23_I1 [1]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1 [2]),
    .O(\aluMux.in2 [16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0 [3]),
    .O(\aluMux.in2_SB_LUT4_O_23_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0 [3]),
    .O(\aluMux.in2_SB_LUT4_O_23_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [16]),
    .E(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [0]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [16]),
    .E(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I1 [0]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 [1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [16]),
    .E(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0 [0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3  (
    .I0(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1 [0]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_3_O[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [16]),
    .E(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1 [0]),
    .I2(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1 [2]),
    .O(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [16]),
    .E(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [16]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q_1_E),
    .Q(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [16]),
    .E(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [16]),
    .E(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I3(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [16]),
    .E(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0 [3]),
    .O(\aluMux.in2_SB_LUT4_O_23_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [16]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0 [0]),
    .I2(regsel1[4]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3 [1]),
    .O(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel1[4]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3 [1]),
    .O(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [13]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [13]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O[1]),
    .I3(regsel1[4]),
    .O(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O[1]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0]),
    .O(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [16]),
    .E(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 [0]),
    .I2(regsel1[4]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[1]),
    .O(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [16]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E),
    .Q(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1  (
    .I0(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]),
    .O(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O [0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3 [2]),
    .O(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I1 [0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [16]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3  (
    .I0(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I2(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .I3(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [16]),
    .E(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O[1]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 [0]),
    .I2(regsel1[4]),
    .I3(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3 [1]),
    .O(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I2 [0]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [16]),
    .E(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I2 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_I1  (
    .I0(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I2 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]),
    .O(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [16]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1  (
    .I0(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]),
    .O(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [16]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1 [0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O[1]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [16]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[3]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .O(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [16]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [16]),
    .E(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [1]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1 [0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]),
    .O(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [16]),
    .E(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [16]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [16]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1 [0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_3  (
    .I0(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [16]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [16]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3]),
    .I3(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [16]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [16]),
    .E(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2]),
    .I3(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]),
    .O(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O [0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I2(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0103)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .I3(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) \aluMux.in2_SB_LUT4_O_24  (
    .I0(\aluMux.in2_SB_LUT4_O_24_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_24_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_24_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_24_I0 [3]),
    .O(\aluMux.in2 [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2 [0]),
    .I3(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2 [1]),
    .O(\aluMux.in2_SB_LUT4_O_24_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2 [0]),
    .I3(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2 [1]),
    .O(\aluMux.in2_SB_LUT4_O_24_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [15]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [15]),
    .E(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1  (
    .I0(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [15]),
    .E(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [15]),
    .E(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [15]),
    .E(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [15]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E),
    .Q(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_1  (
    .I0(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]),
    .I1(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I0 [1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]),
    .O(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0 [0]),
    .I1(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [15]),
    .E(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0 [0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I1_O [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [15]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [15]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0 [1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [15]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [15]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [15]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [15]),
    .E(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_24_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_3  (
    .I0(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_24_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 [0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0]),
    .O(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[1]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [15]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [15]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3]),
    .I3(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [15]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [15]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [15]),
    .E(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [15]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [0]),
    .I1(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1 [0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[3]),
    .I3(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [2]),
    .O(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2  (
    .I0(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[0]),
    .I1(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]),
    .I2(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[2]),
    .I3(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [15]),
    .E(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I1_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [15]),
    .E(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1 [0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O[0]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O [1]),
    .O(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I1_I0[0]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I1_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [15]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 [0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [15]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [15]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q_1_E),
    .Q(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 [0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O [1]),
    .O(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) \aluMux.in2_SB_LUT4_O_25  (
    .I0(\aluMux.in2_SB_LUT4_O_25_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_25_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_25_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_25_I0 [3]),
    .O(\aluMux.in2 [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_25_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_25_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1 [0]),
    .I2(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1 [1]),
    .I3(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1 [2]),
    .O(\aluMux.in2_SB_LUT4_O_25_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1 [1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[1]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [14]),
    .E(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [14]),
    .E(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1300)
  ) \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1 [1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .I3(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1 [3]),
    .O(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [14]),
    .E(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [14]),
    .E(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_I1  (
    .I0(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_I1_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_I1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [14]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_I1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_I1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [14]),
    .E(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_I1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2 [0]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1 [0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [14]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [14]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I2 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[3]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1  (
    .I0(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_1_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [14]),
    .E(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [14]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [14]),
    .E(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [14]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_1_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_1_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_1_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [14]),
    .E(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [14]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_1  (
    .I0(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [1]),
    .I2(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_I1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]),
    .O(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_1_O_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_1_O_SB_LUT4_O_I0 [1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1 [0]),
    .I2(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1 [1]),
    .I3(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1 [2]),
    .O(\aluMux.in2_SB_LUT4_O_25_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1 [0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1 [0]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [14]),
    .E(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [14]),
    .E(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [14]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E),
    .Q(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I2 [0]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [14]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I2 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_I1  (
    .I0(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0 [1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [14]),
    .E(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [14]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [14]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]),
    .I3(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3 [2]),
    .O(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [14]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [14]),
    .E(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1 [1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1 [0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [14]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q_1_E),
    .Q(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1 [0]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3]),
    .I3(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1 [2]),
    .O(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [14]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [14]),
    .E(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[1]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_1  (
    .I0(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2]),
    .I3(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_1_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_1_O_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_1_O_SB_LUT4_O_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_1_O [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_1_O_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [14]),
    .E(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_1_O_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_1_O_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [14]),
    .E(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_1_O_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O [0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .O(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [14]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [14]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [14]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_I1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_I1_I0 [1]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) \aluMux.in2_SB_LUT4_O_26  (
    .I0(\aluMux.in2_SB_LUT4_O_26_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_26_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_26_I0 [3]),
    .O(\aluMux.in2 [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_26_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_26_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_26_I0 [3]),
    .O(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluSrc),
    .I3(immOut[11]),
    .O(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_I2 [0]),
    .I3(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_I2 [1]),
    .O(\aluMux.in2_SB_LUT4_O_26_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_26_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_2_I2 [0]),
    .I3(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_2_I2 [1]),
    .O(\aluMux.in2_SB_LUT4_O_26_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [0]),
    .I1(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1[0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_2_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [0]),
    .I1(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_2_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_3  (
    .I0(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_3_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_3_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_3_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_3_I0 [3]),
    .O(\aluMux.in2_SB_LUT4_O_26_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_3_I0_SB_LUT4_O  (
    .I0(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .I1(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_3_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]),
    .O(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_3_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .I3(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3 [2]),
    .O(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_3_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[0]),
    .I1(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3  (
    .I0(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0 [3]),
    .O(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_3_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1  (
    .I0(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2  (
    .I0(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[0]),
    .I1(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3  (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[0]),
    .I1(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]),
    .I1(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) \aluMux.in2_SB_LUT4_O_27  (
    .I0(\aluMux.in2_SB_LUT4_O_27_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_27_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_27_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_27_I0 [3]),
    .O(\aluMux.in2 [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2 [0]),
    .I3(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2 [1]),
    .O(\aluMux.in2_SB_LUT4_O_27_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[1]),
    .I3(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3 [2]),
    .O(\aluMux.in2_SB_LUT4_O_27_I0 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [12]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [12]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E_SB_LUT4_O_I2[1]),
    .I3(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E_SB_LUT4_O_I3 [1]),
    .O(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(w_reg[4]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(w_reg[4]),
    .I3(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E_SB_LUT4_O_I3 [1]),
    .O(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E_SB_LUT4_O_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1]),
    .I3(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [12]),
    .E(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [12]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E),
    .Q(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1  (
    .I0(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[0]),
    .I1(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[3]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_1  (
    .I0(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]),
    .I1(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]),
    .I1(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1  (
    .I0(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0 [0]),
    .I1(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .I2(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I1_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I1_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [12]),
    .E(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [12]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0 [1]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_1  (
    .I0(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_1_O_SB_LUT4_O  (
    .I0(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[0]),
    .I1(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_1_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_1_O_SB_LUT4_O_2  (
    .I0(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]),
    .I1(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[1]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]),
    .I1(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2  (
    .I0(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[1]),
    .I1(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [12]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .O(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [12]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [12]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I1  (
    .I0(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]),
    .I1(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[0]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_27_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_3  (
    .I0(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_27_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 [0]),
    .I1(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]),
    .I1(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [12]),
    .E(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [12]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [1]),
    .I2(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .O(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2  (
    .I0(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[0]),
    .I1(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1  (
    .I0(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [12]),
    .E(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [12]),
    .E(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 [1]),
    .I1(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [12]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [12]),
    .E(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .I3(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[0]),
    .I1(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2]),
    .O(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[0]),
    .I1(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[1]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) \aluMux.in2_SB_LUT4_O_28  (
    .I0(\aluMux.in2_SB_LUT4_O_28_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_28_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_28_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_28_I0 [3]),
    .O(\aluMux.in2 [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1 [1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]),
    .I3(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I3 [2]),
    .O(\aluMux.in2_SB_LUT4_O_28_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_1_I2 [0]),
    .I3(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_1_I2 [1]),
    .O(\aluMux.in2_SB_LUT4_O_28_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]),
    .I1(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_1_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]),
    .I1(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1 [0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_1_I2 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [11]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [11]),
    .E(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_28_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_3  (
    .I0(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[0]),
    .I1(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[1]),
    .I2(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[2]),
    .I3(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_28_I0 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [11]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [11]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_1_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(w_reg[4]),
    .I3(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q_E_SB_LUT4_O_I3 [1]),
    .O(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_1_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(w_reg[4]),
    .I3(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_E_SB_LUT4_O_I3 [1]),
    .O(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E_SB_LUT4_O_I3_SB_LUT4_O_I2[0]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E_SB_LUT4_O_I2[1]),
    .O(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_E_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_LUT4_I1  (
    .I0(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]),
    .I1(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1 [0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[3]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I3 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [11]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [11]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1]),
    .I3(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I1(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]),
    .I1(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .I2(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2  (
    .I0(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]),
    .I1(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [11]),
    .E(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [11]),
    .E(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) \aluMux.in2_SB_LUT4_O_29  (
    .I0(\aluMux.in2_SB_LUT4_O_29_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_29_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_29_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_29_I0 [3]),
    .O(\aluMux.in2 [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_29_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_29_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1 [0]),
    .I2(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1 [1]),
    .I3(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1 [2]),
    .O(\aluMux.in2_SB_LUT4_O_29_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1 [0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [10]),
    .E(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [10]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 [1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [10]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E),
    .Q(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [10]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1 [1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0070)
  ) \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [1]),
    .I1(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I2(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2 [3]),
    .O(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [10]),
    .E(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [10]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [0]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [10]),
    .E(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [10]),
    .E(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [10]),
    .E(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [10]),
    .E(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0 [1]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [10]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [10]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_1  (
    .I0(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [1]),
    .I2(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .I3(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_1_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .O(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_1_O_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_1_O_SB_LUT4_O_2  (
    .I0(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]),
    .I1(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_I1 [0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0 [1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I1 [1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [10]),
    .E(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [10]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [10]),
    .E(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [10]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3  (
    .I0(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0 [0]),
    .I1(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[3]),
    .I2(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2 [3]),
    .O(\aluMux.in2_SB_LUT4_O_29_I0 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [10]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [10]),
    .E(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(w_reg[4]),
    .I3(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E_SB_LUT4_O_I3 [1]),
    .O(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E_SB_LUT4_O_I2[0]),
    .I3(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E_SB_LUT4_O_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_I1 [1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]),
    .O(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_1  (
    .I0(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_1_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_1_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [10]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q_1_E),
    .Q(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [10]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0 [1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I1 [0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [10]),
    .E(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [10]),
    .E(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O_SB_LUT4_O_2  (
    .I0(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]),
    .I1(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_3_O[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0 [0]),
    .I1(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[2]),
    .I2(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2 [3]),
    .O(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [10]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [10]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1 [0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [10]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [10]),
    .E(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [10]),
    .E(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_1_O [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [10]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [10]),
    .E(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0 [1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I1 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_I1 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) \aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [3]),
    .O(\aluMux.in2_SB_LUT4_O_2_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0 [3]),
    .O(\aluMux.in2_SB_LUT4_O_2_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[0]),
    .I1(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1  (
    .I0(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[0]),
    .I1(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) \aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O[1]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0 [3]),
    .O(\aluMux.in2_SB_LUT4_O_2_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) \aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O  (
    .I0(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]),
    .I1(regsel2[4]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[0]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2  (
    .I0(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3  (
    .I0(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]),
    .I1(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_3  (
    .I0(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0 [3]),
    .O(\aluMux.in2_SB_LUT4_O_2_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_O  (
    .I0(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[0]),
    .I1(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1  (
    .I0(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[0]),
    .I1(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2  (
    .I0(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1[0]),
    .I1(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1[1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1[3]),
    .O(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3  (
    .I0(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1[0]),
    .I1(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1[1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1[3]),
    .O(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_3_I0 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [0]),
    .E(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(w_reg[4]),
    .I3(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O_I3 [1]),
    .O(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[0]),
    .O(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(regsel2[4]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_3_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[0]),
    .I1(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]),
    .I1(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) \aluMux.in2_SB_LUT4_O_3  (
    .I0(\aluMux.in2_SB_LUT4_O_3_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_3_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_3_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0 [3]),
    .O(\aluMux.in2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) \aluMux.in2_SB_LUT4_O_30  (
    .I0(\aluMux.in2_SB_LUT4_O_30_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_30_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_30_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_30_I0 [3]),
    .O(\aluMux.in2 [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1 [0]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3 [2]),
    .O(\aluMux.in2_SB_LUT4_O_30_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2 [0]),
    .I3(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2 [1]),
    .O(\aluMux.in2_SB_LUT4_O_30_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1 [0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [9]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [9]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1  (
    .I0(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]),
    .O(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0]),
    .I1(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1 [0]),
    .I1(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0[1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [9]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [9]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1  (
    .I0(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0 [0]),
    .I1(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O [0]),
    .I3(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .O(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [9]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0 [0]),
    .I2(regsel1[4]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3 [1]),
    .O(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [9]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [9]),
    .E(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [9]),
    .E(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [9]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E),
    .Q(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [0]),
    .I2(regsel1[4]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[1]),
    .O(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1 [0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1 [0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O[1]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [9]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1 [0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]),
    .O(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [9]),
    .E(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [9]),
    .E(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_30_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_3  (
    .I0(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_30_I0 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [9]),
    .E(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(w_reg[4]),
    .I3(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q_E_SB_LUT4_O_I3 [1]),
    .O(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[0]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E_SB_LUT4_O_I2[0]),
    .O(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q_E_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1 [0]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1 [0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1 [0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [9]),
    .E(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .I1(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0]),
    .O(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1 [0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2  (
    .I0(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]),
    .I1(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [9]),
    .E(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 [0]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [9]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1  (
    .I0(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]),
    .I1(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1 [0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0[0]),
    .I1(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[1]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[3]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [9]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 [0]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2]),
    .O(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1 [0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O[0]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1 [0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [9]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [0]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [9]),
    .E(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [9]),
    .E(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [9]),
    .E(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3fff)
  ) \aluMux.in2_SB_LUT4_O_31  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_31_I1 [0]),
    .I2(\aluMux.in2_SB_LUT4_O_31_I1 [1]),
    .I3(\aluMux.in2_SB_LUT4_O_31_I1 [2]),
    .O(\aluMux.in2 [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0 [3]),
    .O(\aluMux.in2_SB_LUT4_O_31_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0 [3]),
    .O(\aluMux.in2_SB_LUT4_O_31_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1 [1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [8]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [8]),
    .E(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [1]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1 [0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [8]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [8]),
    .E(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1 [1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_I0_1  (
    .I0(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1 [1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3  (
    .I0(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1 [0]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [8]),
    .E(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [8]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [8]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E),
    .Q(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [8]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q_1_E),
    .Q(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [8]),
    .E(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [8]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0 [3]),
    .O(\aluMux.in2_SB_LUT4_O_31_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1 [1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .I3(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3 [2]),
    .O(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [8]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [8]),
    .E(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3  (
    .I0(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [8]),
    .E(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [8]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I1  (
    .I0(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [8]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [8]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 [1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [8]),
    .E(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [8]),
    .E(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .O(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [8]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [8]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1]),
    .I3(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 [0]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1  (
    .I0(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [8]),
    .E(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[3]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [8]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [8]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [8]),
    .E(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [8]),
    .E(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_3  (
    .I0(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [0]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [8]),
    .E(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [8]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [8]),
    .E(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [8]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1  (
    .I0(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]),
    .O(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [8]),
    .E(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [8]),
    .E(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2 [0]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2 [1]),
    .O(\aluMux.in2_SB_LUT4_O_3_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_1  (
    .I0(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_3_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_3_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_3  (
    .I0(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_I2_O[0]),
    .I1(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_I2_O[1]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_I2_O[2]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_3_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[1]),
    .I3(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [1]),
    .O(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]),
    .I1(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [1]),
    .E(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [1]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0080)
  ) \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 [1]),
    .I1(instruction_out[19]),
    .I2(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2 [1]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[19]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2 [1]),
    .O(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[19]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2 [1]),
    .O(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O[1]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O [1]),
    .O(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [13]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [13]),
    .E(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .I1(instruction_out[19]),
    .I2(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2 [1]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0]),
    .O(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0008)
  ) \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]),
    .I1(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O[1]),
    .I3(regsel1[4]),
    .O(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0008)
  ) \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2  (
    .I0(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]),
    .I1(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O[1]),
    .I3(regsel1[4]),
    .O(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [1]),
    .E(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[3]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [2]),
    .O(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2 [0]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]),
    .I1(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1[1]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[3]),
    .O(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2  (
    .I0(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[0]),
    .I1(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1[1]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [1]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hca00)
  ) \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .I2(regsel2[4]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[2]),
    .O(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [1]),
    .E(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [1]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1  (
    .I0(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]),
    .I1(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_1  (
    .I0(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]),
    .I1(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I1[0]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]),
    .I1(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) \aluMux.in2_SB_LUT4_O_4  (
    .I0(\aluMux.in2_SB_LUT4_O_4_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_4_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_4_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_4_I0 [3]),
    .O(\aluMux.in2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_4_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_4_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_4_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_4_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_4_I0 [3]),
    .O(aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_4_I0_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_4_I0_SB_LUT4_O_I2 [0]),
    .I3(\aluMux.in2_SB_LUT4_O_4_I0_SB_LUT4_O_I2 [1]),
    .O(\aluMux.in2_SB_LUT4_O_4_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) \aluMux.in2_SB_LUT4_O_4_I0_SB_LUT4_O_1  (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I0_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_4_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) \aluMux.in2_SB_LUT4_O_4_I0_SB_LUT4_O_2  (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_4_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_4_I0_SB_LUT4_O_3  (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_1_O[0]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_1_O[1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_1_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_4_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[1]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_4_I0_SB_LUT4_O_I2 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_4_I0_SB_LUT4_O_I2 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [2]),
    .E(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [2]),
    .E(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1  (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0]),
    .I1(\aluMux.in2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(\aluMux.in2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 [0]),
    .I2(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0[1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_2  (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_1_O_SB_LUT4_O_I0[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2]),
    .I3(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [2]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) \aluMux.in2_SB_LUT4_O_5  (
    .I0(\aluMux.in2_SB_LUT4_O_5_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_5_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_5_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_5_I0 [3]),
    .O(\aluMux.in2 [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_I0_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_I0_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1 [0]),
    .I2(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1 [1]),
    .I3(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1 [2]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1  (
    .I0(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]),
    .I1(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_3_O[0]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_3_O[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [4]),
    .E(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [4]),
    .E(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 [0]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_I1 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1]),
    .I3(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [2]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [4]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [4]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_I1 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[1]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_I0_O_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0 [1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_I0_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [4]),
    .E(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [4]),
    .E(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O[1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]),
    .I3(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3 [1]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_1  (
    .I0(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[1]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0]),
    .I2(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_I1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_I1_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_I1_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_I1_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [13]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1  (
    .I0(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]),
    .I1(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3 [0]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [1]),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[1]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3[0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2  (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3 [0]),
    .I3(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3 [1]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [13]),
    .E(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel1[4]),
    .I3(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3 [1]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 [1]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2  (
    .I0(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0 [0]),
    .I1(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .I2(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [4]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [4]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[3]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[0]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_I0_O_SB_LUT4_O_2  (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_3_O[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_I1_O_SB_LUT4_O_2  (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O[1]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_I1 [0]),
    .I1(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [4]),
    .E(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [4]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0 [1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [1]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [4]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [4]),
    .E(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[0]),
    .I1(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) \aluMux.in2_SB_LUT4_O_6  (
    .I0(\aluMux.in2_SB_LUT4_O_6_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_6_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_6_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_6_I0 [3]),
    .O(\aluMux.in2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_6_I0_SB_LUT4_O  (
    .I0(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0]),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1]),
    .I2(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[2]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_6_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_6_I0_SB_LUT4_O_1  (
    .I0(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I2(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_6_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_6_I0_SB_LUT4_O_2  (
    .I0(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I2(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_6_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) \aluMux.in2_SB_LUT4_O_6_I0_SB_LUT4_O_3  (
    .I0(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I2(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_6_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) \aluMux.in2_SB_LUT4_O_7  (
    .I0(\aluMux.in2_SB_LUT4_O_7_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_7_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_7_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_7_I0 [3]),
    .O(\aluMux.in2 [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O  (
    .I0(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0]),
    .I1(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1]),
    .I2(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .I3(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_7_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_7_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_7_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3  (
    .I0(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0 [0]),
    .I1(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .I2(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2 [3]),
    .O(\aluMux.in2_SB_LUT4_O_7_I0 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [5]),
    .E(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(w_reg[4]),
    .I3(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_E_SB_LUT4_O_I3 [1]),
    .O(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E_SB_LUT4_O_I3_SB_LUT4_O_I2[0]),
    .I3(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E_SB_LUT4_O_I2[1]),
    .O(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_E_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0 [0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [5]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 [0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O[1]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O [1]),
    .O(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [5]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I1_O [0]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_3_O[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0 [1]),
    .I1(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]),
    .I2(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2 [3]),
    .O(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [5]),
    .E(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [5]),
    .E(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0]),
    .I1(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I1 [0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [5]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I1 [0]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [5]),
    .E(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O [0]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [5]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [5]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0 [1]),
    .I2(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030f)
  ) \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .I2(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [1]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I0_O_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I1 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I0_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [5]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1 [0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O[1]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I1_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [5]),
    .E(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I1_O [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 [0]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [5]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [5]),
    .E(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2]),
    .O(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0103)
  ) \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O [2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0013)
  ) \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1]),
    .I3(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2  (
    .I0(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]),
    .I1(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1]),
    .I2(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2]),
    .I3(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1  (
    .I0(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1 [0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[3]),
    .O(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [5]),
    .E(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [5]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0 [0]),
    .I3(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [5]),
    .E(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]),
    .O(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [5]),
    .E(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [5]),
    .E(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0 [1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I1 [0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]),
    .I1(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0 [1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I1 [1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [5]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [5]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [5]),
    .E(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [5]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [5]),
    .E(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3fff)
  ) \aluMux.in2_SB_LUT4_O_8  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_8_I1 [0]),
    .I2(\aluMux.in2_SB_LUT4_O_8_I1 [1]),
    .I3(\aluMux.in2_SB_LUT4_O_8_I1 [2]),
    .O(\aluMux.in2 [31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I0_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_8_I1 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0 [0]),
    .I1(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[3]),
    .I2(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 [3]),
    .O(\aluMux.in2_SB_LUT4_O_8_I1 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [31]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [31]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(w_reg[4]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(w_reg[4]),
    .I3(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E_SB_LUT4_O_I3 [1]),
    .O(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E_SB_LUT4_O_I3_SB_LUT4_O_I2[0]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E_SB_LUT4_O_I2[0]),
    .O(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [31]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [31]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q_1_E),
    .Q(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [31]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [31]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1  (
    .I0(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0 [1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]),
    .O(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [31]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [31]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0 [1]),
    .I1(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]),
    .I2(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [31]),
    .E(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [31]),
    .E(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [31]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [31]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[3]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [0]),
    .I1(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[1]),
    .I2(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3]),
    .O(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [31]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E),
    .Q(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [31]),
    .E(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1  (
    .I0(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [31]),
    .E(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [31]),
    .E(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0 [0]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [31]),
    .E(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [31]),
    .E(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I0 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O [0]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .I3(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O [2]),
    .O(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I0_1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I0_1_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I0_1_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I0_1_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [31]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [31]),
    .E(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I0_1  (
    .I0(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1]),
    .I3(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I0_1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I0_1_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I0_1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I0_1_O_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_I0 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1]),
    .O(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I0_1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I0_1_O_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 [1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I0_1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I0_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [31]),
    .E(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [31]),
    .E(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [31]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [31]),
    .E(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [31]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [31]),
    .E(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1  (
    .I0(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 [0]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I0 [1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [31]),
    .E(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [31]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [31]),
    .E(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [31]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [31]),
    .E(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_8_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) \aluMux.in2_SB_LUT4_O_9  (
    .I0(\aluMux.in2_SB_LUT4_O_9_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_9_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_9_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_9_I0 [3]),
    .O(\aluMux.in2 [30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O [3]),
    .O(\aluMux.in2_SB_LUT4_O_9_I0 [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_1  (
    .I0(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I2(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .I3(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_9_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_2  (
    .I0(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[0]),
    .I1(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[1]),
    .I2(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[2]),
    .I3(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_9_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3  (
    .I0(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0 [1]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_3_O[1]),
    .I2(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2 [3]),
    .O(\aluMux.in2_SB_LUT4_O_9_I0 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [30]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [30]),
    .E(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0  (
    .I0(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0 [0]),
    .I1(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]),
    .O(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_1  (
    .I0(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_1_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_1_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_1_O_SB_LUT4_O_1  (
    .I0(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O_SB_LUT4_O_I1 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_1_O_SB_LUT4_O_2  (
    .I0(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_1_O_SB_LUT4_O_2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_1_O_SB_LUT4_O_2_I0 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_1_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_1_O_SB_LUT4_O_2_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [30]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_1_O_SB_LUT4_O_2_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_1_O_SB_LUT4_O_2_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [30]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_1_O_SB_LUT4_O_2_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O_SB_LUT4_O_I1 [1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0]),
    .O(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [30]),
    .E(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [30]),
    .E(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [30]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q_1_E),
    .Q(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O_SB_LUT4_O_I1 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [30]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O_SB_LUT4_O_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O  (
    .I0(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0[0]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1300)
  ) \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1  (
    .I0(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1 [1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .I3(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1 [3]),
    .O(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [0]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1  (
    .I0(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]),
    .I1(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1 [0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [30]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1 [0]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [30]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_E),
    .Q(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O  (
    .I0(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [1]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q  (
    .C(clk),
    .D(\DUT.write_data [30]),
    .E(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1_E ),
    .Q(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_DFFER_Q_1  (
    .C(clk),
    .D(\DUT.write_data [30]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E),
    .Q(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) aluOP_SB_LUT4_O (
    .I0(1'h0),
    .I1(regsel1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]),
    .I2(cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1]),
    .I3(cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]),
    .O(aluOP[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) aluOP_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]),
    .O(aluOP[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) aluOP_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOP_SB_LUT4_O_2_I2[0]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]),
    .O(aluOP[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOP_SB_LUT4_O_2_I2[0]),
    .I3(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3[1]),
    .O(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOP[2]),
    .I3(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3[1]),
    .O(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0]),
    .I1(aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]),
    .I2(aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]),
    .I1(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1]),
    .I2(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2]),
    .I3(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3]),
    .O(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOP[1]),
    .I3(aluOP[0]),
    .O(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he0ce)
  ) aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [1]),
    .I2(aluIn[2]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_I0_O[2]),
    .O(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[2]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_I0_O[2]),
    .O(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h23af)
  ) aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O_SB_LUT4_O_2 (
    .I0(cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]),
    .I3(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]),
    .O(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOP_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(cuOP_SB_LUT4_O_4_I3_SB_LUT4_O_I0[0]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]),
    .O(aluOP_SB_LUT4_O_2_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0e0)
  ) aluOP_SB_LUT4_O_3 (
    .I0(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O[0]),
    .I1(aluOP_SB_LUT4_O_3_I1[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O[2]),
    .O(aluOP[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOP_SB_LUT4_O_3_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[13]),
    .I3(aluOP_SB_LUT4_O_3_I1_SB_LUT4_O_I3[1]),
    .O(aluOP_SB_LUT4_O_3_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOP_SB_LUT4_O_3_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[12]),
    .I3(instruction_out[14]),
    .O(aluOP_SB_LUT4_O_3_I1_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff3)
  ) aluOut_SB_LUT4_O (
    .I0(1'h0),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]),
    .I2(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]),
    .I3(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[2]),
    .O(aluOut[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff3)
  ) aluOut_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluOut_SB_LUT4_O_1_I1[0]),
    .I2(aluOut_SB_LUT4_O_1_I1[1]),
    .I3(aluOut_SB_LUT4_O_1_I1[2]),
    .O(aluOut[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) aluOut_SB_LUT4_O_10 (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I1(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1]),
    .I2(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]),
    .I3(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O[3]),
    .O(aluOut[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) aluOut_SB_LUT4_O_11 (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]),
    .I1(aluOut_SB_LUT4_O_11_I1[2]),
    .I2(aluOut_SB_LUT4_O_11_I2[2]),
    .I3(aluOut_SB_LUT4_O_11_I2[3]),
    .O(aluOut[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3210)
  ) aluOut_SB_LUT4_O_11_I1_SB_LUT4_O (
    .I0(aluIn[3]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_9_I2_SB_LUT4_O_I3[2]),
    .I3(aluOut_SB_LUT4_O_9_I2_SB_LUT4_O_I3[3]),
    .O(aluOut_SB_LUT4_O_11_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) aluOut_SB_LUT4_O_11_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[3]),
    .I2(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[2]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[3]),
    .O(aluOut_SB_LUT4_O_11_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa80)
  ) aluOut_SB_LUT4_O_11_I2_SB_LUT4_O (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2_SB_LUT4_I3_O[2]),
    .I3(aluOut_SB_LUT4_O_11_I1[2]),
    .O(aluOut_SB_LUT4_O_11_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1300)
  ) aluOut_SB_LUT4_O_11_I2_SB_LUT4_O_1 (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I1(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]),
    .I2(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3[0]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]),
    .O(aluOut_SB_LUT4_O_11_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hefcf)
  ) aluOut_SB_LUT4_O_12 (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I1(aluOut_SB_LUT4_O_12_I1[1]),
    .I2(aluOut_SB_LUT4_O_12_I1[2]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]),
    .O(aluOut[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heee0)
  ) aluOut_SB_LUT4_O_12_I1_SB_LUT4_O (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]),
    .I1(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]),
    .I3(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0]),
    .O(aluOut_SB_LUT4_O_12_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1300)
  ) aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1 (
    .I0(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]),
    .I1(aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1[1]),
    .I2(aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0]),
    .I3(aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1[3]),
    .O(aluOut_SB_LUT4_O_12_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0eec)
  ) aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [1]),
    .I2(aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h23af)
  ) aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .O(aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[0]),
    .I3(aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_16_I0[0]),
    .I1(regData1_SB_LUT4_O_16_I0[1]),
    .I2(regData1_SB_LUT4_O_16_I0[2]),
    .I3(regData1_SB_LUT4_O_16_I0[3]),
    .O(aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I0 (
    .I0(aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0]),
    .I1(aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]),
    .I2(aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0 (
    .I0(aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I1(aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0f)
  ) aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluSrc),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(\aluMux.in2 [16]),
    .O(aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) aluOut_SB_LUT4_O_13 (
    .I0(1'h0),
    .I1(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[2]),
    .I3(aluOut_SB_LUT4_O_13_I3[2]),
    .O(aluOut[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) aluOut_SB_LUT4_O_13_I3_SB_LUT4_O (
    .I0(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2_SB_LUT4_I3_O[0]),
    .I1(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(aluOut_SB_LUT4_O_13_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) aluOut_SB_LUT4_O_14 (
    .I0(1'h0),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(aluOut_SB_LUT4_O_14_I3[2]),
    .O(aluOut[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1300)
  ) aluOut_SB_LUT4_O_14_I3_SB_LUT4_O (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I1(aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1[1]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]),
    .I3(aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1[3]),
    .O(aluOut_SB_LUT4_O_14_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .O(aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004c)
  ) aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]),
    .I1(aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I2(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3]),
    .O(aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0013)
  ) aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]),
    .I1(aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]),
    .O(aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2_SB_LUT4_I3_O[0]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]),
    .O(aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0eea)
  ) aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [1]),
    .I1(aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0]),
    .I2(aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[0]),
    .I3(aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_18_I0[0]),
    .I1(regData1_SB_LUT4_O_18_I0[1]),
    .I2(regData1_SB_LUT4_O_18_I0[2]),
    .I3(regData1_SB_LUT4_O_18_I0[3]),
    .O(aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0f)
  ) aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluSrc),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(\aluMux.in2 [18]),
    .O(aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) aluOut_SB_LUT4_O_15 (
    .I0(1'h0),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .I3(aluOut_SB_LUT4_O_15_I3[2]),
    .O(aluOut[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) aluOut_SB_LUT4_O_15_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .I3(aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_15_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[0]),
    .I3(aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c04)
  ) aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]),
    .I1(aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[1]),
    .I2(aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .I3(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[3]),
    .O(aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030f)
  ) aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]),
    .I2(aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .O(aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2_SB_LUT4_I3_O[0]),
    .I3(aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]),
    .O(aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfda8)
  ) aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(aluIn[3]),
    .I1(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I2(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]),
    .O(aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2031)
  ) aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1 (
    .I0(aluIn[3]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[2]),
    .I3(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[3]),
    .O(aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0eea)
  ) aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [1]),
    .I1(aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0]),
    .I2(aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[0]),
    .I3(aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_19_I0[0]),
    .I1(regData1_SB_LUT4_O_19_I0[1]),
    .I2(regData1_SB_LUT4_O_19_I0[2]),
    .I3(regData1_SB_LUT4_O_19_I0[3]),
    .O(aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0f)
  ) aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluSrc),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(\aluMux.in2 [19]),
    .O(aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf8ff)
  ) aluOut_SB_LUT4_O_16 (
    .I0(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I1(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I2(aluOut_SB_LUT4_O_16_I2[2]),
    .I3(aluOut_SB_LUT4_O_16_I2[3]),
    .O(aluOut[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluOut_SB_LUT4_O_16_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .O(aluOut_SB_LUT4_O_16_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h040c)
  ) aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1 (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I1(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1[1]),
    .I2(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1[2]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(aluOut_SB_LUT4_O_16_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf030)
  ) aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2_SB_LUT4_I3_O[0]),
    .I2(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]),
    .I2(aluIn[4]),
    .I3(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .O(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfda8)
  ) aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(aluIn[3]),
    .I1(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]),
    .O(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3320)
  ) aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1 (
    .I0(aluIn[3]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]),
    .O(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0013)
  ) aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]),
    .I1(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]),
    .O(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0eea)
  ) aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [1]),
    .I1(aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0]),
    .I2(regData1_SB_LUT4_O_21_I0_SB_LUT4_I0_O[1]),
    .I3(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_21_I0_SB_LUT4_I0_O[1]),
    .I3(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_21_I0_SB_LUT4_I0_O[1]),
    .I3(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0f)
  ) aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluSrc),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(\aluMux.in2 [20]),
    .O(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa08)
  ) aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2 (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2]),
    .I3(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]),
    .O(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(aluOut_SB_LUT4_O_6_I2[0]),
    .I2(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .I3(aluOut_SB_LUT4_O_6_I2[2]),
    .O(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[0]),
    .I1(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1]),
    .I2(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[2]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[3]),
    .O(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd0f0)
  ) aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[3]),
    .O(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .I3(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2]),
    .O(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1300)
  ) aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]),
    .I1(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2[1]),
    .I2(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2[2]),
    .I3(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2[3]),
    .O(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[3]),
    .I3(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .O(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c3f)
  ) aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[3]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]),
    .O(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0cff)
  ) aluOut_SB_LUT4_O_17 (
    .I0(1'h0),
    .I1(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I2(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .I3(aluOut_SB_LUT4_O_17_I3[2]),
    .O(aluOut[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0d00)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O (
    .I0(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2_SB_LUT4_I3_O[0]),
    .I1(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1[2]),
    .I2(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2[3]),
    .O(aluOut_SB_LUT4_O_17_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa08)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_I2 (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1[2]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1300)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]),
    .I1(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0200)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I1(aluIn[3]),
    .I2(aluIn[4]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[3]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hec0e)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [1]),
    .I2(regData1_SB_LUT4_O_5_I0_SB_LUT4_I0_O[2]),
    .I3(aluIn[5]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_5_I0_SB_LUT4_I0_O[2]),
    .I3(aluIn[5]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8cbf)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(aluIn[2]),
    .I1(aluIn[3]),
    .I2(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(aluIn[3]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0 (
    .I0(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]),
    .I1(aluOut_SB_LUT4_O_9_I2[1]),
    .I2(aluOut_SB_LUT4_O_9_I2[2]),
    .I3(aluOut_SB_LUT4_O_9_I2[3]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h080d)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(aluIn[4]),
    .I1(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_I2[1]),
    .I2(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]),
    .I2(aluOut_SB_LUT4_O_19_I2[1]),
    .I3(aluOut_SB_LUT4_O_19_I2[2]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2 (
    .I0(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]),
    .I1(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa80)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2 (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]),
    .O(aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2_SB_LUT4_I3_O[0]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]),
    .O(\DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3120)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(aluIn[3]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[3]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[2]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[1]),
    .I2(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[3]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf5e4)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1 (
    .I0(aluIn[1]),
    .I1(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I2(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2[2]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3[3]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h03cf)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(regData1_SB_LUT4_O_28_I1_SB_LUT4_I1_O[1]),
    .I3(regData1_SB_LUT4_O_28_I1_SB_LUT4_I1_O[2]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[0]),
    .I3(regData1_SB_LUT4_O_30_I1_SB_LUT4_I1_O[2]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(aluIn[1]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3330)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfda8)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(aluIn[2]),
    .I1(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]),
    .I2(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]),
    .I3(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[0]),
    .I3(regData1_SB_LUT4_O_30_I1_SB_LUT4_I1_O[1]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1504)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(aluIn[2]),
    .I1(aluIn[1]),
    .I2(regData1_SB_LUT4_O_30_I1_SB_LUT4_I1_O[1]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[3]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[1]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[3]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfad8)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3 (
    .I0(aluIn[2]),
    .I1(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[1]),
    .I2(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[1]),
    .I2(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h03cf)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(regData1_SB_LUT4_O_13_I0_SB_LUT4_I0_O[2]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(aluIn[1]),
    .I2(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0213)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(aluIn[0]),
    .I1(aluIn[1]),
    .I2(regData1_SB_LUT4_O_13_I0_SB_LUT4_I0_O[1]),
    .I3(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h048c)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(aluIn[0]),
    .I1(aluIn[1]),
    .I2(regData1_SB_LUT4_O_13_I0_SB_LUT4_I0_O[2]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c3f)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c3f)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1 [1]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfda8)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2 (
    .I0(aluIn[3]),
    .I1(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1 (
    .I0(1'h0),
    .I1(aluIn[3]),
    .I2(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_I2[2]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[4]),
    .I3(regData1_SB_LUT4_O_30_I1_SB_LUT4_I1_O[1]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h03cf)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(regData1_SB_LUT4_O_28_I1_SB_LUT4_I1_O[1]),
    .I3(regData1_SB_LUT4_O_30_I1_SB_LUT4_I1_O[2]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha2a0)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1300)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]),
    .I1(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0eec)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [1]),
    .I2(regData1_SB_LUT4_O_21_I0_SB_LUT4_I0_O[2]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h23af)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_21_I0_SB_LUT4_I0_O[2]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_21_I0_SB_LUT4_I0_O[2]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0 (
    .I0(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I1(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0f)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluSrc),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(\aluMux.in2 [21]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3210)
  ) aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(aluIn[3]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[2]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[3]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hecff)
  ) aluOut_SB_LUT4_O_18 (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I1(aluOut_SB_LUT4_O_18_I1[1]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[3]),
    .I3(aluOut_SB_LUT4_O_18_I1[3]),
    .O(aluOut[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_18_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]),
    .I3(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[1]),
    .O(aluOut_SB_LUT4_O_18_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1300)
  ) aluOut_SB_LUT4_O_18_I1_SB_LUT4_O_1 (
    .I0(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2_SB_LUT4_I3_O[0]),
    .I1(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1]),
    .I2(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]),
    .I3(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3]),
    .O(aluOut_SB_LUT4_O_18_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) aluOut_SB_LUT4_O_19 (
    .I0(1'h0),
    .I1(aluOut_SB_LUT4_O_19_I1[0]),
    .I2(aluOut_SB_LUT4_O_19_I2[2]),
    .I3(aluOut_SB_LUT4_O_19_I1[2]),
    .O(aluOut[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) aluOut_SB_LUT4_O_19_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O[2]),
    .O(aluOut_SB_LUT4_O_19_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) aluOut_SB_LUT4_O_19_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I2(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]),
    .I3(aluOut_SB_LUT4_O_19_I1_SB_LUT4_O_1_I3[2]),
    .O(aluOut_SB_LUT4_O_19_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1300)
  ) aluOut_SB_LUT4_O_19_I1_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2_SB_LUT4_I3_O[0]),
    .I1(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I2(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .I3(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]),
    .O(aluOut_SB_LUT4_O_19_I1_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1f0e)
  ) aluOut_SB_LUT4_O_19_I2_SB_LUT4_O (
    .I0(aluIn[3]),
    .I1(aluIn[4]),
    .I2(regData1_SB_LUT4_O_30_I1_SB_LUT4_I1_O[1]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_19_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3130)
  ) aluOut_SB_LUT4_O_19_I2_SB_LUT4_O_1 (
    .I0(aluIn[3]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]),
    .I3(aluOut_SB_LUT4_O_9_I2_SB_LUT4_O_I3[3]),
    .O(aluOut_SB_LUT4_O_19_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0002)
  ) aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0 (
    .I0(aluOut_SB_LUT4_O_1_I1[0]),
    .I1(aluOut_SB_LUT4_O_1_I1[1]),
    .I2(aluOut_SB_LUT4_O_1_I1[2]),
    .I3(aluOut[3]),
    .O(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut[5]),
    .I3(aluOut[4]),
    .O(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) aluOut_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]),
    .O(aluOut_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa80)
  ) aluOut_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[3]),
    .O(aluOut_SB_LUT4_O_1_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) aluOut_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_2_I2[0]),
    .I3(aluOut_SB_LUT4_O_2_I2[1]),
    .O(aluOut[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) aluOut_SB_LUT4_O_20 (
    .I0(1'h0),
    .I1(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I2(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]),
    .I3(aluOut_SB_LUT4_O_20_I3[2]),
    .O(aluOut[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O (
    .I0(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2_SB_LUT4_I3_O[0]),
    .I1(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1[2]),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2[3]),
    .O(aluOut_SB_LUT4_O_20_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccc0)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1[2]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(aluIn[3]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[2]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[3]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3230)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(aluIn[3]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3210)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(aluIn[2]),
    .I1(aluIn[3]),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[2]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe54)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(aluIn[1]),
    .I1(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h03cf)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(regData1_SB_LUT4_O_3_I0_SB_LUT4_I0_O[1]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_I0_O[2]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0]),
    .I3(aluIn[0]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[0]),
    .I3(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[0]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_I0_O[2]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5410)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2 (
    .I0(aluIn[2]),
    .I1(aluIn[1]),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[1]),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c3f)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(regData1_SB_LUT4_O_5_I0_SB_LUT4_I0_O[1]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_I0_O[1]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c3f)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(regData1_SB_LUT4_O_5_I0_SB_LUT4_I0_O[2]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[1]),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[3]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfad8)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(aluIn[1]),
    .I1(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1]),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c3f)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c3f)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3120)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2 (
    .I0(aluIn[3]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1[3]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8fd)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(aluIn[1]),
    .I1(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]),
    .I2(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[3]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30fc)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[1]),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I2[3]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c3f)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(regData1_SB_LUT4_O_3_I0_SB_LUT4_I0_O[1]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_I0_O[2]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h03cf)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(regData1_SB_LUT4_O_5_I0_SB_LUT4_I0_O[1]),
    .I3(regData1_SB_LUT4_O_5_I0_SB_LUT4_I0_O[2]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[3]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfda8)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(aluIn[2]),
    .I1(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe54)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(aluIn[2]),
    .I1(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1[1]),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1[2]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccc0)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[1]),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I2[1]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I2[2]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3330)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[1]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfad8)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_2 (
    .I0(aluIn[1]),
    .I1(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I1[1]),
    .I2(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .I3(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I1[2]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0213)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(aluIn[0]),
    .I1(aluIn[1]),
    .I2(regData1_SB_LUT4_O_28_I1_SB_LUT4_I1_O[1]),
    .I3(regData1_SB_LUT4_O_28_I1_SB_LUT4_I1_O[2]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h084c)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(aluIn[0]),
    .I1(aluIn[1]),
    .I2(regData1_SB_LUT4_O_30_I1_SB_LUT4_I1_O[1]),
    .I3(regData1_SB_LUT4_O_30_I1_SB_LUT4_I1_O[2]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[1]),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[1]),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I2[3]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h03cf)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(regData1_SB_LUT4_O_21_I0_SB_LUT4_I0_O[1]),
    .I3(regData1_SB_LUT4_O_21_I0_SB_LUT4_I0_O[2]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h03cf)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(regData1_SB_LUT4_O_26_I0_SB_LUT4_I0_O[1]),
    .I3(regData1_SB_LUT4_O_26_I0_SB_LUT4_I0_O[2]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c3f)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(regData1_SB_LUT4_O_28_I1_SB_LUT4_I1_O[1]),
    .I3(regData1_SB_LUT4_O_28_I1_SB_LUT4_I1_O[2]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c3f)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(regData1_SB_LUT4_O_25_I0_SB_LUT4_I0_O[1]),
    .I3(regData1_SB_LUT4_O_25_I0_SB_LUT4_I0_O[2]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h03cf)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(regData1_SB_LUT4_O_22_I0_SB_LUT4_I0_O[1]),
    .I3(regData1_SB_LUT4_O_22_I0_SB_LUT4_I0_O[2]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]),
    .I3(aluOut_SB_LUT4_O_19_I2[1]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1300)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]),
    .I1(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0eec)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [1]),
    .I2(regData1_SB_LUT4_O_25_I0_SB_LUT4_I0_O[2]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h23af)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_25_I0_SB_LUT4_I0_O[2]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_25_I0_SB_LUT4_I0_O[2]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0 (
    .I0(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I1(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0f)
  ) aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluSrc),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(\aluMux.in2 [24]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) aluOut_SB_LUT4_O_21 (
    .I0(1'h0),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I3(aluOut_SB_LUT4_O_21_I3[2]),
    .O(aluOut[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) aluOut_SB_LUT4_O_21_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I3(aluOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_21_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) aluOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I2(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .I3(aluOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
  ) aluOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]),
    .I2(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]),
    .I3(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]),
    .O(aluOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) aluOut_SB_LUT4_O_22 (
    .I0(1'h0),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .I3(aluOut_SB_LUT4_O_22_I3[2]),
    .O(aluOut[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h008c)
  ) aluOut_SB_LUT4_O_22_I3_SB_LUT4_O (
    .I0(cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]),
    .I1(aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .I3(aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1[3]),
    .O(aluOut_SB_LUT4_O_22_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004c)
  ) aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]),
    .I1(aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_I2_SB_LUT4_I2_O[3]),
    .I3(aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[3]),
    .O(aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .O(aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0013)
  ) aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]),
    .I1(aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]),
    .O(aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2_SB_LUT4_I3_O[0]),
    .I3(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .O(aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0eea)
  ) aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [1]),
    .I1(aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0]),
    .I2(regData1_SB_LUT4_O_26_I0_SB_LUT4_I0_O[2]),
    .I3(aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f03)
  ) aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]),
    .I2(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [1]),
    .I3(regData1_SB_LUT4_O_30_I1_SB_LUT4_I1_O[1]),
    .O(aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_26_I0_SB_LUT4_I0_O[2]),
    .I3(aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_26_I0_SB_LUT4_I0_O[2]),
    .I3(aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I0 (
    .I0(aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I1(aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_28_I1_SB_LUT4_I1_O[1]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[1]),
    .O(aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0f)
  ) aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluSrc),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(\aluMux.in2 [27]),
    .O(aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) aluOut_SB_LUT4_O_23 (
    .I0(1'h0),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I3(aluOut_SB_LUT4_O_23_I3[2]),
    .O(aluOut[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h008c)
  ) aluOut_SB_LUT4_O_23_I3_SB_LUT4_O (
    .I0(cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]),
    .I1(aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I3(aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1[3]),
    .O(aluOut_SB_LUT4_O_23_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004c)
  ) aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]),
    .I1(aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_I2_SB_LUT4_I2_O[2]),
    .I3(aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[3]),
    .O(aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .O(aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0013)
  ) aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]),
    .I1(aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]),
    .O(aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2_SB_LUT4_I3_O[0]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .O(aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0eea)
  ) aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [1]),
    .I1(aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0]),
    .I2(regData1_SB_LUT4_O_28_I1_SB_LUT4_I1_O[2]),
    .I3(aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_28_I1_SB_LUT4_I1_O[2]),
    .I3(aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_28_I1_SB_LUT4_I1_O[2]),
    .I3(aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_28_I1_SB_LUT4_I1_O[1]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[1]),
    .O(aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0f)
  ) aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluSrc),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(\aluMux.in2 [28]),
    .O(aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) aluOut_SB_LUT4_O_24 (
    .I0(1'h0),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I3(aluOut_SB_LUT4_O_24_I3[2]),
    .O(aluOut[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h008c)
  ) aluOut_SB_LUT4_O_24_I3_SB_LUT4_O (
    .I0(cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]),
    .I1(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I3(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1[3]),
    .O(aluOut_SB_LUT4_O_24_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004c)
  ) aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]),
    .I1(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_I2_SB_LUT4_I2_O[1]),
    .I3(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[3]),
    .O(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .O(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0013)
  ) aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]),
    .I1(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]),
    .O(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[3]),
    .I2(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2_SB_LUT4_I3_O[0]),
    .I3(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]),
    .O(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00bf)
  ) aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2 (
    .I0(aluIn[3]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]),
    .I3(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .O(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa08)
  ) aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I3(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .O(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I2(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1300)
  ) aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I1(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3]),
    .O(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0eec)
  ) aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [1]),
    .I2(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2a3f)
  ) aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]),
    .I1(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]),
    .I2(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .O(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0f)
  ) aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluSrc),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(\aluMux.in2 [14]),
    .O(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(aluIn[3]),
    .I2(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2[3]),
    .I3(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]),
    .O(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3120)
  ) aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3 (
    .I0(aluIn[3]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]),
    .I3(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2[3]),
    .O(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3120)
  ) aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(aluIn[3]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3130)
  ) aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(aluIn[3]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[3]),
    .O(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f0c)
  ) aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]),
    .O(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .O(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]),
    .O(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfad8)
  ) aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(aluIn[2]),
    .I1(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe54)
  ) aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(aluIn[1]),
    .I1(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I2[1]),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I2[2]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I2[3]),
    .O(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[1]),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0eec)
  ) aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [1]),
    .I2(regData1_SB_LUT4_O_22_I0_SB_LUT4_I0_O[1]),
    .I3(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]),
    .I1(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]),
    .I3(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]),
    .O(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h23af)
  ) aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .O(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_22_I0_SB_LUT4_I0_O[1]),
    .I3(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_22_I0_SB_LUT4_I0_O[1]),
    .I3(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0f)
  ) aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluSrc),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(\aluMux.in2 [22]),
    .O(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[2]),
    .I3(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0eea)
  ) aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [1]),
    .I1(aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0]),
    .I2(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I3(regData1_SB_LUT4_O_30_I1_SB_LUT4_I1_O[2]),
    .O(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I3(regData1_SB_LUT4_O_30_I1_SB_LUT4_I1_O[2]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I3(regData1_SB_LUT4_O_30_I1_SB_LUT4_I1_O[2]),
    .O(aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0f)
  ) aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluSrc),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(\aluMux.in2 [30]),
    .O(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) aluOut_SB_LUT4_O_25 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I3(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .O(aluOut[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) aluOut_SB_LUT4_O_26 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [2]),
    .I3(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .O(aluOut[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) aluOut_SB_LUT4_O_27 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I3(\DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [3]),
    .O(aluOut[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff3b)
  ) aluOut_SB_LUT4_O_28 (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]),
    .I1(aluOut_SB_LUT4_O_28_I1[1]),
    .I2(aluOut_SB_LUT4_O_28_I1[2]),
    .I3(aluOut_SB_LUT4_O_28_I1[3]),
    .O(aluOut[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) aluOut_SB_LUT4_O_28_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]),
    .I3(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]),
    .O(aluOut_SB_LUT4_O_28_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h020f)
  ) aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1 (
    .I0(aluIn[3]),
    .I1(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[2]),
    .I2(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[2]),
    .I3(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[3]),
    .O(aluOut_SB_LUT4_O_28_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe54)
  ) aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(aluIn[2]),
    .I1(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]),
    .O(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4c08)
  ) aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(aluIn[3]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]),
    .O(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3332)
  ) aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(aluIn[3]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]),
    .I3(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[3]),
    .O(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[2]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .O(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[3]),
    .I3(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .O(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2223)
  ) aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2 (
    .I0(aluIn[4]),
    .I1(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]),
    .I2(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]),
    .I3(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]),
    .O(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0f)
  ) aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[3]),
    .I2(aluOut_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]),
    .I3(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]),
    .O(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3120)
  ) aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(aluIn[3]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2[3]),
    .I3(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2[2]),
    .O(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[3]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]),
    .O(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2223)
  ) aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(aluIn[2]),
    .I1(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[2]),
    .I3(regData1_SB_LUT4_O_30_I1_SB_LUT4_I1_O[1]),
    .O(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0123)
  ) aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(aluIn[0]),
    .I1(aluIn[1]),
    .I2(regData1_SB_LUT4_O_26_I0_SB_LUT4_I0_O[2]),
    .I3(regData1_SB_LUT4_O_28_I1_SB_LUT4_I1_O[2]),
    .O(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h048c)
  ) aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(aluIn[0]),
    .I1(aluIn[1]),
    .I2(regData1_SB_LUT4_O_28_I1_SB_LUT4_I1_O[1]),
    .I3(regData1_SB_LUT4_O_30_I1_SB_LUT4_I1_O[2]),
    .O(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa80)
  ) aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_2 (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2]),
    .I3(aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]),
    .O(aluOut_SB_LUT4_O_28_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3fb)
  ) aluOut_SB_LUT4_O_29 (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]),
    .I1(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[2]),
    .I3(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(aluOut[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa80)
  ) aluOut_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]),
    .O(aluOut_SB_LUT4_O_2_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004c)
  ) aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I1(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]),
    .I2(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[3]),
    .O(aluOut_SB_LUT4_O_2_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1300)
  ) aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]),
    .I1(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]),
    .I3(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]),
    .O(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa80)
  ) aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O[2]),
    .I3(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3]),
    .O(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hec0e)
  ) aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [1]),
    .I2(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(aluIn[6]),
    .O(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h23af)
  ) aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .O(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0 (
    .I0(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I1(aluIn[6]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[0]),
    .I3(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_6_I0[0]),
    .I1(regData1_SB_LUT4_O_6_I0[1]),
    .I2(regData1_SB_LUT4_O_6_I0[2]),
    .I3(regData1_SB_LUT4_O_6_I0[3]),
    .O(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[3]),
    .I2(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]),
    .I3(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2[3]),
    .O(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3210)
  ) aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(aluIn[3]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]),
    .I3(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]),
    .O(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3120)
  ) aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2 (
    .I0(aluIn[3]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2[2]),
    .I3(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2[3]),
    .O(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]),
    .I3(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2]),
    .O(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c3f)
  ) aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[1]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]),
    .O(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf5e4)
  ) aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(aluIn[1]),
    .I1(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]),
    .I2(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .I3(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[3]),
    .O(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h54fe)
  ) aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(aluIn[1]),
    .I1(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I1[1]),
    .I2(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I1[2]),
    .I3(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I1[3]),
    .O(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[0]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]),
    .O(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h03cf)
  ) aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(regData1_SB_LUT4_O_13_I0_SB_LUT4_I0_O[1]),
    .I3(regData1_SB_LUT4_O_13_I0_SB_LUT4_I0_O[2]),
    .O(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1f0e)
  ) aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(aluIn[2]),
    .I1(aluIn[1]),
    .I2(regData1_SB_LUT4_O_30_I1_SB_LUT4_I1_O[1]),
    .I3(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[1]),
    .I3(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[1]),
    .I3(regData1_SB_LUT4_O_30_I1_SB_LUT4_I1_O[1]),
    .O(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[1]),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .O(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c3f)
  ) aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(regData1_SB_LUT4_O_30_I1_SB_LUT4_I1_O[1]),
    .I3(regData1_SB_LUT4_O_30_I1_SB_LUT4_I1_O[2]),
    .O(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8ff)
  ) aluOut_SB_LUT4_O_3 (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]),
    .I1(aluOut_SB_LUT4_O_9_I2[1]),
    .I2(aluOut_SB_LUT4_O_9_I2[3]),
    .I3(aluOut_SB_LUT4_O_3_I3[3]),
    .O(aluOut[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hceff)
  ) aluOut_SB_LUT4_O_30 (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]),
    .I1(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[1]),
    .I2(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[3]),
    .O(aluOut[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004c)
  ) aluOut_SB_LUT4_O_3_I3_SB_LUT4_O (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I1(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1[1]),
    .I2(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1[3]),
    .O(aluOut_SB_LUT4_O_3_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2300)
  ) aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]),
    .I1(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]),
    .I3(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[3]),
    .O(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa80)
  ) aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .I3(aluOut_SB_LUT4_O_9_I2[3]),
    .O(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0eec)
  ) aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [1]),
    .I2(regData1_SB_LUT4_O_22_I0_SB_LUT4_I0_O[2]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]),
    .O(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]),
    .I1(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]),
    .I3(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[3]),
    .O(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h23af)
  ) aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .O(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(aluIn[3]),
    .I2(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2[1]),
    .I3(aluOut_SB_LUT4_O_9_I2_SB_LUT4_O_I3[3]),
    .O(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[3]),
    .I3(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2[1]),
    .O(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I3(aluIn[4]),
    .O(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]),
    .I2(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]),
    .O(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h283f)
  ) aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0]),
    .I1(regData1_SB_LUT4_O_30_I1_SB_LUT4_I1_O[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[3]),
    .O(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(aluIn[1]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hec0e)
  ) aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [1]),
    .I2(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(aluIn[7]),
    .O(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .O(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(aluIn[7]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[0]),
    .I3(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_7_I0[0]),
    .I1(regData1_SB_LUT4_O_7_I0[1]),
    .I2(regData1_SB_LUT4_O_7_I0[2]),
    .I3(regData1_SB_LUT4_O_7_I0[3]),
    .O(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2[0]),
    .I2(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2[2]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1110)
  ) aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(aluIn[3]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[3]),
    .O(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[3]),
    .I2(aluIn[4]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]),
    .O(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[4]),
    .I3(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_2_I3[1]),
    .O(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hddd8)
  ) aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_LUT4_I1 (
    .I0(aluIn[4]),
    .I1(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_2_I3[1]),
    .I2(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_LUT4_I1_I2[2]),
    .I3(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_LUT4_I1_I2[3]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_LUT4_I1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[3]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]),
    .O(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_LUT4_I1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_LUT4_I1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[3]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_LUT4_I1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[3]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .O(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_2_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[1]),
    .I3(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8ff)
  ) aluOut_SB_LUT4_O_4 (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]),
    .I1(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3]),
    .I3(aluOut_SB_LUT4_O_4_I3[3]),
    .O(aluOut[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h040c)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I1(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1[1]),
    .I2(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1[2]),
    .I3(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3[3]),
    .O(aluOut_SB_LUT4_O_4_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2300)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]),
    .I1(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I3(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[3]),
    .O(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa80)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1[2]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[2]),
    .O(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hec0e)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [1]),
    .I2(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(aluIn[8]),
    .O(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .O(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1 (
    .I0(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .I1(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I2(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2]),
    .I3(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3]),
    .O(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(aluIn[7]),
    .O(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(aluIn[10]),
    .O(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(aluIn[6]),
    .O(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[1]),
    .I3(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(aluIn[8]),
    .O(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(aluIn[8]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_8_I0[0]),
    .I1(regData1_SB_LUT4_O_8_I0[1]),
    .I2(regData1_SB_LUT4_O_8_I0[2]),
    .I3(regData1_SB_LUT4_O_8_I0[3]),
    .O(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3210)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(aluIn[3]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]),
    .O(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[4]),
    .I3(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3[1]),
    .O(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe54)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3 (
    .I0(aluIn[4]),
    .I1(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[1]),
    .I2(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[2]),
    .I3(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3[1]),
    .O(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3120)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O (
    .I0(aluIn[2]),
    .I1(aluIn[3]),
    .I2(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2[2]),
    .O(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[3]),
    .I3(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_1_I3[1]),
    .O(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_1_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[1]),
    .I2(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfad8)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(aluIn[1]),
    .I1(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .I3(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]),
    .O(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[0]),
    .I3(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1 [1]),
    .O(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[0]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c3f)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(regData1_SB_LUT4_O_22_I0_SB_LUT4_I0_O[1]),
    .I3(regData1_SB_LUT4_O_22_I0_SB_LUT4_I0_O[2]),
    .O(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c3f)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(regData1_SB_LUT4_O_21_I0_SB_LUT4_I0_O[1]),
    .I3(regData1_SB_LUT4_O_21_I0_SB_LUT4_I0_O[2]),
    .O(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h03cf)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .O(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h03cf)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .O(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[3]),
    .I2(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]),
    .I3(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3 [1]),
    .O(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[3]),
    .I3(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf5e4)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(aluIn[1]),
    .I1(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[1]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]),
    .O(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[4]),
    .I3(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]),
    .O(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe54)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3 (
    .I0(aluIn[4]),
    .I1(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1[1]),
    .I2(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1[2]),
    .I3(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]),
    .O(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3210)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O (
    .I0(aluIn[2]),
    .I1(aluIn[3]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .O(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_1 (
    .I0(aluIn[2]),
    .I1(aluIn[3]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]),
    .O(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0008)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I0 (
    .I0(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]),
    .I1(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .I2(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .I3(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbf8c)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(aluIn[3]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]),
    .I3(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[3]),
    .O(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8cbf)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(aluIn[3]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[3]),
    .I3(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3]),
    .O(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h03cf)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[3]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]),
    .O(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[3]),
    .I2(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [1]),
    .I3(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(aluIn[3]),
    .I2(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2]),
    .I3(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3210)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O (
    .I0(aluIn[2]),
    .I1(aluIn[3]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]),
    .O(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .O(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8ff)
  ) aluOut_SB_LUT4_O_5 (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]),
    .I1(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]),
    .I3(aluOut_SB_LUT4_O_5_I3[3]),
    .O(aluOut[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h004c)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I1(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1[1]),
    .I2(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3[1]),
    .I3(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1[3]),
    .O(aluOut_SB_LUT4_O_5_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1300)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]),
    .I1(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[3]),
    .I3(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[3]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa80)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2_SB_LUT4_I3_O[0]),
    .I3(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0013)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]),
    .I1(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1]),
    .I2(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]),
    .I3(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_I3_O[2]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0eea)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [1]),
    .I1(aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0]),
    .I2(regData1_SB_LUT4_O_25_I0_SB_LUT4_I0_O[1]),
    .I3(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_25_I0_SB_LUT4_I0_O[1]),
    .I3(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0f)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluSrc),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(\aluMux.in2 [25]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_25_I0_SB_LUT4_I0_O[1]),
    .I3(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_26_I0_SB_LUT4_I0_O[1]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_30_I1_SB_LUT4_I1_O[1]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[1]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[3]),
    .I3(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(aluIn[3]),
    .I2(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[2]),
    .I3(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha2a0)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]),
    .I3(aluOut_SB_LUT4_O_11_I1[3]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2300)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]),
    .I1(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I3(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0eec)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [1]),
    .I2(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[0]),
    .I3(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_17_I0[0]),
    .I1(regData1_SB_LUT4_O_17_I0[1]),
    .I2(regData1_SB_LUT4_O_17_I0[2]),
    .I3(regData1_SB_LUT4_O_17_I0[3]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0f)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluSrc),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(\aluMux.in2 [17]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[1]),
    .I2(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[1]),
    .I2(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[1]),
    .I3(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h54fe)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1 (
    .I0(aluIn[2]),
    .I1(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]),
    .I2(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]),
    .I3(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_I3[3]),
    .O(aluOut_SB_LUT4_O_9_I2_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(aluOut_SB_LUT4_O_9_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0213)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(aluIn[0]),
    .I1(aluIn[1]),
    .I2(regData1_SB_LUT4_O_25_I0_SB_LUT4_I0_O[2]),
    .I3(regData1_SB_LUT4_O_22_I0_SB_LUT4_I0_O[2]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[1]),
    .I2(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c3f)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(regData1_SB_LUT4_O_26_I0_SB_LUT4_I0_O[1]),
    .I3(regData1_SB_LUT4_O_25_I0_SB_LUT4_I0_O[1]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h03cf)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(regData1_SB_LUT4_O_26_I0_SB_LUT4_I0_O[2]),
    .I3(regData1_SB_LUT4_O_28_I1_SB_LUT4_I1_O[2]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c3f)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(regData1_SB_LUT4_O_21_I0_SB_LUT4_I0_O[1]),
    .I3(aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h03cf)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(regData1_SB_LUT4_O_21_I0_SB_LUT4_I0_O[2]),
    .I3(regData1_SB_LUT4_O_22_I0_SB_LUT4_I0_O[1]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c3f)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(regData1_SB_LUT4_O_25_I0_SB_LUT4_I0_O[2]),
    .I3(regData1_SB_LUT4_O_22_I0_SB_LUT4_I0_O[2]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hec0e)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [1]),
    .I2(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(aluIn[9]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h23af)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(aluIn[9]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_9_I0[0]),
    .I1(regData1_SB_LUT4_O_9_I0[1]),
    .I2(regData1_SB_LUT4_O_9_I0[2]),
    .I3(regData1_SB_LUT4_O_9_I0[3]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3 (
    .I0(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[2]),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]),
    .I2(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2[2]),
    .I3(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[3]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hec0e)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O (
    .I0(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [1]),
    .I2(regData1_SB_LUT4_O_5_I0_SB_LUT4_I0_O[1]),
    .I3(aluIn[4]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_5_I0_SB_LUT4_I0_O[1]),
    .I3(aluIn[4]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I2(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I3(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I2(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1]),
    .I3(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[2]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .I1(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]),
    .I2(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]),
    .I3(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1 (
    .I0(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]),
    .I1(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1]),
    .I2(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2]),
    .I3(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2 (
    .I0(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[0]),
    .I1(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[1]),
    .I2(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .I3(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_O[3]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .I1(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1]),
    .I2(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2]),
    .I3(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1 (
    .I0(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [1]),
    .I1(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]),
    .I2(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]),
    .I3(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[3]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I1(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]),
    .I1(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]),
    .I2(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]),
    .I3(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(aluIn[2]),
    .I1(aluIn[3]),
    .I2(regData1_SB_LUT4_O_3_I0_SB_LUT4_I0_O[1]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_I0_O[2]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0008)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_5_I0_SB_LUT4_I0_O[1]),
    .I1(regData1_SB_LUT4_O_5_I0_SB_LUT4_I0_O[2]),
    .I2(aluIn[5]),
    .I3(aluIn[4]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I1(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1]),
    .I2(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2]),
    .I3(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[0]),
    .I1(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]),
    .I2(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2]),
    .I3(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[3]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0]),
    .I1(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]),
    .I2(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[2]),
    .I3(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[3]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(aluIn[9]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0cff)
  ) aluOut_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]),
    .I2(aluOut_SB_LUT4_O_6_I2[0]),
    .I3(aluOut_SB_LUT4_O_6_I3[2]),
    .O(aluOut[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_6_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(aluOut_SB_LUT4_O_6_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) aluOut_SB_LUT4_O_6_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[3]),
    .O(aluOut_SB_LUT4_O_6_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h040c)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I1(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1[1]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1[2]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3[3]),
    .O(aluOut_SB_LUT4_O_6_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2300)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]),
    .I1(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[3]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa80)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2_SB_LUT4_I3_O[0]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0eec)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [1]),
    .I2(regData1_SB_LUT4_O_26_I0_SB_LUT4_I0_O[1]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0013)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I1(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]),
    .I3(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_26_I0_SB_LUT4_I0_O[1]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0f)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluSrc),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(\aluMux.in2 [26]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[3]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbbb1)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2 (
    .I0(aluIn[3]),
    .I1(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa08)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0 (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[3]),
    .O(aluOut_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOP[3]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[2]),
    .I3(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[2]),
    .I3(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc4c0)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(aluIn[3]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]),
    .I3(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3120)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1 (
    .I0(aluIn[3]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3[2]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3320)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2 (
    .I0(aluIn[3]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3[2]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3[3]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[3]),
    .I2(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1]),
    .I3(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O[2]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1]),
    .I3(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[3]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_O_1_I2[1]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_O_1_I2[2]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0145)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(aluIn[2]),
    .I1(aluIn[1]),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I2[2]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I2[3]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha280)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(aluIn[2]),
    .I1(aluIn[1]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hec0e)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [1]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(aluIn[10]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[1]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(aluIn[10]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[0]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .O(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_10_I0[0]),
    .I1(regData1_SB_LUT4_O_10_I0[1]),
    .I2(regData1_SB_LUT4_O_10_I0[2]),
    .I3(regData1_SB_LUT4_O_10_I0[3]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0010)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_I0 (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3[0]),
    .I1(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3[2]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3[3]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[4]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h888a)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I1(aluIn[4]),
    .I2(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3 [2]),
    .I3(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3 [3]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[4]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf03)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I2[1]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030f)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[3]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2[1]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2[2]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0010)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I0 (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0]),
    .I1(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[4]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[1]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1300)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]),
    .I1(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[1]),
    .I2(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[2]),
    .I3(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[3]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOP[2]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOP[1]),
    .I3(aluOP[0]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[3]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[3]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I2[1]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[2]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f0c)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c3f)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[1]),
    .I2(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(aluIn[3]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2[2]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3120)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O (
    .I0(aluIn[2]),
    .I1(aluIn[3]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf5e4)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(aluIn[1]),
    .I1(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(aluIn[1]),
    .I2(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h03cf)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(regData1_SB_LUT4_O_5_I0_SB_LUT4_I0_O[1]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_I0_O[1]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8fd)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2 (
    .I0(aluIn[1]),
    .I1(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h54fe)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(aluIn[1]),
    .I1(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[1]),
    .I2(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[3]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[3]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[0]),
    .I3(regData1_SB_LUT4_O_5_I0_SB_LUT4_I0_O[2]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2[0]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2[0]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2[1]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[0]),
    .I3(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[0]),
    .I3(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfda8)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(aluIn[1]),
    .I1(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[1]),
    .I2(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[3]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c3f)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[1]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[3]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[3]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[0]),
    .I3(regData1_SB_LUT4_O_13_I0_SB_LUT4_I0_O[1]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2[1]),
    .I3(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[1]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0f3)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(aluIn[1]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30fc)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[1]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c3f)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(regData1_SB_LUT4_O_13_I0_SB_LUT4_I0_O[2]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_14_I0[0]),
    .I1(regData1_SB_LUT4_O_14_I0[1]),
    .I2(regData1_SB_LUT4_O_14_I0[2]),
    .I3(regData1_SB_LUT4_O_14_I0[3]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hddd8)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1 (
    .I0(aluIn[4]),
    .I1(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_I2[2]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_I2[3]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[3]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0004)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0 (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[0]),
    .I1(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[1]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[2]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[3]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[0]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[1]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe54)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_1 (
    .I0(aluIn[4]),
    .I1(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]),
    .I3(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3 [3]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[3]),
    .I3(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_1_I3[1]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3120)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(aluIn[3]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc840)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(aluIn[3]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[2]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[3]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[3]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) aluOut_SB_LUT4_O_7 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_7_I2[0]),
    .I3(aluOut_SB_LUT4_O_7_I2[1]),
    .O(aluOut[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa08)
  ) aluOut_SB_LUT4_O_7_I2_SB_LUT4_O (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_I2[2]),
    .O(aluOut_SB_LUT4_O_7_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h040c)
  ) aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1 (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I1(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1[1]),
    .I2(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1[2]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3[0]),
    .O(aluOut_SB_LUT4_O_7_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1300)
  ) aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]),
    .I1(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]),
    .I3(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3]),
    .O(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa80)
  ) aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1]),
    .I3(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_I2[2]),
    .O(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3330)
  ) aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[3]),
    .I2(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]),
    .O(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0eec)
  ) aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [1]),
    .I2(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I3(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h23af)
  ) aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .O(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I3(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I3(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O_SB_LUT4_I0 (
    .I0(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0]),
    .I1(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[1]),
    .I2(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[2]),
    .I3(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3]),
    .O(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0f)
  ) aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluSrc),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(\aluMux.in2 [11]),
    .O(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[0]),
    .I3(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_11_I1[0]),
    .I2(regData1_SB_LUT4_O_11_I1[1]),
    .I3(regData1_SB_LUT4_O_11_I1[2]),
    .O(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0f0)
  ) aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[3]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_I2[2]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]),
    .O(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3120)
  ) aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(aluIn[3]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3]),
    .I3(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[2]),
    .O(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8ff)
  ) aluOut_SB_LUT4_O_8 (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]),
    .I1(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2]),
    .I3(aluOut_SB_LUT4_O_8_I3[3]),
    .O(aluOut[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h040c)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I1(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1[1]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1[2]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_8_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1300)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]),
    .I1(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[3]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa80)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc0c)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_I2[2]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1303)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_I2_SB_LUT4_I2 (
    .I0(aluIn[3]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_I2[2]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_I2_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1303)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_I2_SB_LUT4_I2_1 (
    .I0(aluIn[3]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_I2[2]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_I2_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc00)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I3(regData1_SB_LUT4_O_30_I1_SB_LUT4_I1_O[1]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_I2_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3130)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_I2_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(aluIn[3]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]),
    .I3(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_I2_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]),
    .I3(aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc4c0)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(aluIn[3]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[3]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3120)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(aluIn[3]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfda8)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(aluIn[2]),
    .I1(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1[1]),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1[2]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1[3]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3120)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_1 (
    .I0(aluIn[2]),
    .I1(aluIn[3]),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3120)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_2 (
    .I0(aluIn[3]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[2]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[3]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3330)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[1]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0eec)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [1]),
    .I2(regData1_SB_LUT4_O_13_I0_SB_LUT4_I0_O[1]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h23af)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_13_I0_SB_LUT4_I0_O[1]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_13_I0_SB_LUT4_I0_O[1]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I0 (
    .I0(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0]),
    .I1(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_22_I0_SB_LUT4_I0_O[2]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_22_I0_SB_LUT4_I0_O[2]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0f)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluSrc),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(\aluMux.in2 [12]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3[0]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3[1]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[4]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[4]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3[1]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h03cf)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2[1]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3[1]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe54)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O (
    .I0(aluIn[3]),
    .I1(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1[1]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1[2]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0051)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(aluIn[2]),
    .I1(aluIn[1]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[2]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[1]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c3f)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(regData1_SB_LUT4_O_26_I0_SB_LUT4_I0_O[2]),
    .I3(regData1_SB_LUT4_O_28_I1_SB_LUT4_I1_O[2]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3120)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(aluIn[0]),
    .I1(aluIn[1]),
    .I2(regData1_SB_LUT4_O_28_I1_SB_LUT4_I1_O[1]),
    .I3(regData1_SB_LUT4_O_30_I1_SB_LUT4_I1_O[2]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[1]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h03cf)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[1]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0]),
    .I3(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I1[1]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h03cf)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(regData1_SB_LUT4_O_21_I0_SB_LUT4_I0_O[1]),
    .I3(aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I2[1]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[3]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[4]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe54)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3 (
    .I0(aluIn[4]),
    .I1(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1[1]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1[2]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3120)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O (
    .I0(aluIn[2]),
    .I1(aluIn[3]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3[3]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[3]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_1_I3[1]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_1_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[1]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c3f)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(regData1_SB_LUT4_O_21_I0_SB_LUT4_I0_O[2]),
    .I3(regData1_SB_LUT4_O_22_I0_SB_LUT4_I0_O[1]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h03cf)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(regData1_SB_LUT4_O_25_I0_SB_LUT4_I0_O[2]),
    .I3(regData1_SB_LUT4_O_22_I0_SB_LUT4_I0_O[2]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[1]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[2]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h03cf)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(regData1_SB_LUT4_O_26_I0_SB_LUT4_I0_O[1]),
    .I3(regData1_SB_LUT4_O_25_I0_SB_LUT4_I0_O[1]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[3]),
    .I2(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[3]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f0c)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3[2]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30fc)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[3]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2[2]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h03cf)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[1]),
    .I2(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf5e4)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(aluIn[1]),
    .I1(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]),
    .I3(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[1]),
    .I2(aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[1]),
    .I2(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0002)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I0 (
    .I0(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0f3)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[4]),
    .I2(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3 [2]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hddd8)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(aluIn[4]),
    .I1(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[3]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[3]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[3]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_1_I3[1]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[3]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[3]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1054)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(aluIn[2]),
    .I1(aluIn[1]),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[3]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30fc)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3[2]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf03)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[1]),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfad8)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(aluIn[1]),
    .I1(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[3]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf5e4)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(aluIn[1]),
    .I1(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[0]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c3f)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(regData1_SB_LUT4_O_13_I0_SB_LUT4_I0_O[1]),
    .I3(regData1_SB_LUT4_O_13_I0_SB_LUT4_I0_O[2]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[0]),
    .I3(regData1_SB_LUT4_O_13_I0_SB_LUT4_I0_O[1]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[0]),
    .I3(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[0]),
    .I3(regData1_SB_LUT4_O_5_I0_SB_LUT4_I0_O[1]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[0]),
    .I3(regData1_SB_LUT4_O_5_I0_SB_LUT4_I0_O[2]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c3f)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c3f)
  ) aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha8ff)
  ) aluOut_SB_LUT4_O_9 (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]),
    .I1(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3]),
    .I2(aluOut_SB_LUT4_O_9_I2[2]),
    .I3(aluOut_SB_LUT4_O_9_I3[3]),
    .O(aluOut[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc4c0)
  ) aluOut_SB_LUT4_O_9_I2_SB_LUT4_O (
    .I0(aluIn[3]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0]),
    .I3(aluOut_SB_LUT4_O_9_I2_SB_LUT4_O_I3[3]),
    .O(aluOut_SB_LUT4_O_9_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) aluOut_SB_LUT4_O_9_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[4]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2]),
    .O(aluOut_SB_LUT4_O_9_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3320)
  ) aluOut_SB_LUT4_O_9_I2_SB_LUT4_O_2 (
    .I0(aluIn[3]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_9_I2_SB_LUT4_O_I3[2]),
    .I3(aluOut_SB_LUT4_O_9_I2_SB_LUT4_O_2_I3[3]),
    .O(aluOut_SB_LUT4_O_9_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1032)
  ) aluOut_SB_LUT4_O_9_I2_SB_LUT4_O_2_I3_SB_LUT4_O (
    .I0(aluIn[2]),
    .I1(aluIn[3]),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(aluOut_SB_LUT4_O_9_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]),
    .O(aluOut_SB_LUT4_O_9_I2_SB_LUT4_O_2_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluOut_SB_LUT4_O_9_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2]),
    .O(aluOut_SB_LUT4_O_9_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) aluOut_SB_LUT4_O_9_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[3]),
    .I3(regData1_SB_LUT4_O_30_I1_SB_LUT4_I1_O[1]),
    .O(aluOut_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h040c)
  ) aluOut_SB_LUT4_O_9_I3_SB_LUT4_O (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I1(aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1[1]),
    .I2(aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1[2]),
    .I3(aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1[3]),
    .O(aluOut_SB_LUT4_O_9_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_I2 (
    .I0(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3[0]),
    .I1(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3[1]),
    .I2(aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1[3]),
    .I3(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3[3]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1300)
  ) aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]),
    .I1(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[3]),
    .O(aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[4]),
    .I3(aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe54)
  ) aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3 (
    .I0(aluIn[4]),
    .I1(aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[1]),
    .I2(aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[2]),
    .I3(aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3120)
  ) aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O (
    .I0(aluIn[2]),
    .I1(aluIn[3]),
    .I2(aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2[3]),
    .O(aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[3]),
    .I3(aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[1]),
    .O(aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[1]),
    .I2(aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[1]),
    .I2(aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2[2]),
    .O(aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h03cf)
  ) aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(regData1_SB_LUT4_O_25_I0_SB_LUT4_I0_O[1]),
    .I3(regData1_SB_LUT4_O_25_I0_SB_LUT4_I0_O[2]),
    .O(aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c3f)
  ) aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(regData1_SB_LUT4_O_26_I0_SB_LUT4_I0_O[1]),
    .I3(regData1_SB_LUT4_O_26_I0_SB_LUT4_I0_O[2]),
    .O(aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[3]),
    .I2(aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[3]),
    .O(aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(aluIn[3]),
    .I2(aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[1]),
    .I3(aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]),
    .O(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2[2]),
    .O(aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[1]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfad8)
  ) aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(aluIn[1]),
    .I1(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3]),
    .O(aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) aluSrc_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[3]),
    .I3(aluSrc_SB_LUT4_O_I3[3]),
    .O(aluSrc)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) aluSrc_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[3]),
    .I3(aluSrc_SB_LUT4_O_I3[3]),
    .O(aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc00)
  ) aluSrc_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction_out[12]),
    .I2(instruction_out[14]),
    .I3(instruction_out[13]),
    .O(aluSrc_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) aluSrc_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(regsel2_SB_LUT4_O_I3[2]),
    .O(aluSrc_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8fff)
  ) cuOP_SB_LUT4_O (
    .I0(memWrite_SB_LUT4_I0_O[0]),
    .I1(memWrite_SB_LUT4_I0_O[1]),
    .I2(memWrite_SB_LUT4_I0_O[2]),
    .I3(memWrite_SB_LUT4_I0_O[3]),
    .O(cuOP[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfffe)
  ) cuOP_SB_LUT4_O_1 (
    .I0(cuOP_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I1(cuOP_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]),
    .I2(cuOP_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]),
    .I3(cuOP_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]),
    .O(cuOP[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfeee)
  ) cuOP_SB_LUT4_O_2 (
    .I0(cuOP_SB_LUT4_O_2_I0[0]),
    .I1(cuOP_SB_LUT4_O_2_I0[1]),
    .I2(memWrite_SB_LUT4_I0_O[0]),
    .I3(memWrite_SB_LUT4_I0_O[1]),
    .O(cuOP[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) cuOP_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction_out[4]),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]),
    .I3(aluSrc_SB_LUT4_O_I3[1]),
    .O(cuOP_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf080)
  ) cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1]),
    .I2(regsel2_SB_LUT4_O_I3[2]),
    .I3(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[3]),
    .O(cuOP_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]),
    .I3(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[2]),
    .O(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_1 (
    .I0(instruction_out[3]),
    .I1(instruction_out[2]),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2]),
    .I3(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[1]),
    .O(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc3cf)
  ) cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction_out[12]),
    .I2(instruction_out[14]),
    .I3(instruction_out[13]),
    .O(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030c)
  ) cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction_out[12]),
    .I2(instruction_out[14]),
    .I3(instruction_out[13]),
    .O(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2 (
    .I0(instruction_out[3]),
    .I1(instruction_out[2]),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2]),
    .I3(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]),
    .O(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[1]),
    .I3(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[2]),
    .O(negative_SB_LUT4_I3_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O_SB_LUT4_I2_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[0]),
    .I3(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[2]),
    .O(negative_SB_LUT4_I3_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction_out[5]),
    .I2(instruction_out[6]),
    .I3(instruction_out[4]),
    .O(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction_out[5]),
    .I2(instruction_out[6]),
    .I3(instruction_out[4]),
    .O(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O_SB_LUT4_O_2 (
    .I0(instruction_out[0]),
    .I1(instruction_out[3]),
    .I2(instruction_out[1]),
    .I3(instruction_out[2]),
    .O(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction_out[5]),
    .I2(instruction_out[6]),
    .I3(instruction_out[4]),
    .O(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(instruction_out[12]),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1]),
    .I3(cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1[0]),
    .O(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3ccf)
  ) cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction_out[12]),
    .I2(instruction_out[14]),
    .I3(instruction_out[13]),
    .O(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(negative_SB_LUT4_I3_I0[0]),
    .I3(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O),
    .O(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[14]),
    .I3(instruction_out[13]),
    .O(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hec00)
  ) cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(instruction_out[12]),
    .I1(instruction_out[14]),
    .I2(instruction_out[13]),
    .I3(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]),
    .O(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[5]),
    .I3(instruction_out[6]),
    .O(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he400)
  ) cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I1 (
    .I0(instruction_out[2]),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_O_I1[3]),
    .O(regsel2_SB_LUT4_O_I1_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(instruction_out[4]),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1]),
    .I3(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_I2[2]),
    .O(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf30f)
  ) cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction_out[12]),
    .I2(instruction_out[14]),
    .I3(instruction_out[13]),
    .O(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]),
    .I2(regsel2_SB_LUT4_O_I3[1]),
    .I3(regsel2_SB_LUT4_O_I3[2]),
    .O(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[0]),
    .I3(regsel2_SB_LUT4_O_I3[2]),
    .O(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[12]),
    .I3(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_I2[2]),
    .O(aluSrc_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[14]),
    .I3(instruction_out[13]),
    .O(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[5]),
    .I3(instruction_out[6]),
    .O(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) cuOP_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[2]),
    .I2(memWrite),
    .I3(cuOP_SB_LUT4_O_3_I3[2]),
    .O(cuOP[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hec00)
  ) cuOP_SB_LUT4_O_3_I3_SB_LUT4_O (
    .I0(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[0]),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[1]),
    .I2(cuOP_SB_LUT4_O_3_I3_SB_LUT4_O_I2[1]),
    .I3(regsel2_SB_LUT4_O_I3[2]),
    .O(cuOP_SB_LUT4_O_3_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) cuOP_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[0]),
    .I2(cuOP_SB_LUT4_O_3_I3_SB_LUT4_O_I2[1]),
    .I3(regsel2_SB_LUT4_O_I3[2]),
    .O(cuOP_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) cuOP_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]),
    .I2(regsel2_SB_LUT4_O_I3[1]),
    .I3(regsel2_SB_LUT4_O_I3[2]),
    .O(cuOP_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) cuOP_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction_out[12]),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1]),
    .I3(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[3]),
    .O(cuOP_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3100)
  ) cuOP_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2 (
    .I0(instruction_out[5]),
    .I1(aluSrc_SB_LUT4_O_I3[1]),
    .I2(aluSrc_SB_LUT4_O_I3[2]),
    .I3(aluSrc_SB_LUT4_O_I3[3]),
    .O(cuOP_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030f)
  ) cuOP_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction_out[12]),
    .I2(instruction_out[14]),
    .I3(instruction_out[13]),
    .O(cuOP_SB_LUT4_O_3_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) cuOP_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(memWrite_SB_LUT4_I0_O[0]),
    .I2(memWrite_SB_LUT4_I0_O[1]),
    .I3(cuOP_SB_LUT4_O_4_I3[2]),
    .O(cuOP[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb000)
  ) cuOP_SB_LUT4_O_4_I3_SB_LUT4_O (
    .I0(cuOP_SB_LUT4_O_4_I3_SB_LUT4_O_I0[0]),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[3]),
    .I2(cuOP_SB_LUT4_O_4_I3_SB_LUT4_O_I2[2]),
    .I3(cuOP_SB_LUT4_O_4_I3_SB_LUT4_O_I2[3]),
    .O(cuOP_SB_LUT4_O_4_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) cuOP_SB_LUT4_O_4_I3_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[12]),
    .I3(memRead_SB_LUT4_I3_1_I1[1]),
    .O(cuOP_SB_LUT4_O_4_I3_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0b00)
  ) cuOP_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[2]),
    .I1(memWrite),
    .I2(cuOP_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]),
    .O(cuOP_SB_LUT4_O_4_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00cf)
  ) cuOP_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_I2[2]),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[2]),
    .I3(memRead_SB_LUT4_I3_1_O[2]),
    .O(cuOP_SB_LUT4_O_4_I3_SB_LUT4_O_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he200)
  ) cuOP_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(instruction_out[12]),
    .I1(instruction_out[13]),
    .I2(aluOP_SB_LUT4_O_3_I1_SB_LUT4_O_I3[1]),
    .I3(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[3]),
    .O(cuOP_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcfff)
  ) cuOP_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]),
    .I2(cuOP_SB_LUT4_O_5_I2[1]),
    .I3(cuOP_SB_LUT4_O_5_I2[2]),
    .O(cuOP[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0b00)
  ) cuOP_SB_LUT4_O_5_I2_SB_LUT4_O (
    .I0(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[3]),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]),
    .I3(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[3]),
    .O(cuOP_SB_LUT4_O_5_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1[1]),
    .I2(memRead_SB_LUT4_I3_O[1]),
    .I3(memRead_SB_LUT4_I3_O[2]),
    .O(cuOP_SB_LUT4_O_5_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1[0]),
    .I3(cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1[1]),
    .O(cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h262e)
  ) cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(instruction_out[12]),
    .I1(instruction_out[14]),
    .I2(instruction_out[13]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O[2]),
    .O(cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]),
    .I3(regsel2_SB_LUT4_O_I3[2]),
    .O(cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluSrc_SB_LUT4_O_I3[2]),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[3]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O[2]),
    .O(cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) i_ready_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\ra.next_state_SB_DFFR_D_Q [0]),
    .I3(i_ready_SB_LUT4_O_I3[1]),
    .O(i_ready)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1f00)
  ) i_ready_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[2]),
    .I1(aluSrc_SB_LUT4_O_I3[2]),
    .I2(memWrite),
    .I3(\DUT.write_data_SB_LUT4_O_I1 [2]),
    .O(i_ready_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h350f)
  ) immOut_SB_LUT4_O (
    .I0(immOut_SB_LUT4_O_I0[0]),
    .I1(imm_SB_LUT4_O_6_I3[2]),
    .I2(immOut_SB_LUT4_O_I0[2]),
    .I3(immOut_SB_LUT4_O_I3[3]),
    .O(immOut[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h303f)
  ) immOut_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(immOut_SB_LUT4_O_7_I1[0]),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I3(immOut_SB_LUT4_O_7_I1[2]),
    .O(immOut[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff03)
  ) immOut_SB_LUT4_O_10 (
    .I0(1'h0),
    .I1(immOut_SB_LUT4_O_4_I1[0]),
    .I2(immOut_SB_LUT4_O_9_I2[0]),
    .I3(immOut_SB_LUT4_O_9_I3[2]),
    .O(immOut[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff03)
  ) immOut_SB_LUT4_O_11 (
    .I0(1'h0),
    .I1(immOut_SB_LUT4_O_11_I1[0]),
    .I2(immOut_SB_LUT4_O_9_I2[0]),
    .I3(immOut_SB_LUT4_O_9_I3[2]),
    .O(immOut[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) immOut_SB_LUT4_O_11_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out_SB_LUT4_O_26_I2[0]),
    .I3(instruction_out_SB_LUT4_O_26_I2[1]),
    .O(immOut_SB_LUT4_O_11_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff03)
  ) immOut_SB_LUT4_O_12 (
    .I0(1'h0),
    .I1(immOut_SB_LUT4_O_12_I1[0]),
    .I2(immOut_SB_LUT4_O_9_I2[0]),
    .I3(immOut_SB_LUT4_O_9_I3[2]),
    .O(immOut[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) immOut_SB_LUT4_O_12_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out_SB_LUT4_O_25_I2[0]),
    .I3(instruction_out_SB_LUT4_O_25_I2[1]),
    .O(immOut_SB_LUT4_O_12_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) immOut_SB_LUT4_O_13 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(imm[19]),
    .I3(imm_SB_LUT4_O_5_I3[2]),
    .O(immOut[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00cf)
  ) immOut_SB_LUT4_O_14 (
    .I0(1'h0),
    .I1(instruction_out[30]),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I3(immOut_SB_LUT4_O_14_I3[2]),
    .O(immOut[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) immOut_SB_LUT4_O_14_I3_SB_LUT4_O (
    .I0(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I1(imm[8]),
    .I2(immOut_SB_LUT4_O_14_I3_SB_LUT4_O_I2[2]),
    .I3(immOut_SB_LUT4_O_I3[3]),
    .O(immOut_SB_LUT4_O_14_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) immOut_SB_LUT4_O_14_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(immOut_SB_LUT4_O_9_I2[0]),
    .I3(imm[9]),
    .O(immOut_SB_LUT4_O_14_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00cf)
  ) immOut_SB_LUT4_O_15 (
    .I0(1'h0),
    .I1(instruction_out[29]),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I3(immOut_SB_LUT4_O_15_I3[2]),
    .O(immOut[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0511)
  ) immOut_SB_LUT4_O_15_I3_SB_LUT4_O (
    .I0(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I1(imm[7]),
    .I2(immOut_SB_LUT4_O_15_I3_SB_LUT4_O_I2[2]),
    .I3(immOut_SB_LUT4_O_I3[3]),
    .O(immOut_SB_LUT4_O_15_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) immOut_SB_LUT4_O_15_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(immOut_SB_LUT4_O_9_I2[0]),
    .I3(imm[8]),
    .O(immOut_SB_LUT4_O_15_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) immOut_SB_LUT4_O_16 (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(imm[11]),
    .I3(immOut_SB_LUT4_O_16_I3[2]),
    .O(immOut[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccd8)
  ) immOut_SB_LUT4_O_16_I3_SB_LUT4_O (
    .I0(cuOP_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I1(imm[1]),
    .I2(immOut_SB_LUT4_O_16_I3_SB_LUT4_O_I2[2]),
    .I3(imm_SB_LUT4_O_3_I3[3]),
    .O(immOut_SB_LUT4_O_16_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) immOut_SB_LUT4_O_16_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(immOut_SB_LUT4_O_9_I2[0]),
    .I3(imm[2]),
    .O(immOut_SB_LUT4_O_16_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f0c)
  ) immOut_SB_LUT4_O_17 (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(immOut_SB_LUT4_O_22_I0[1]),
    .I3(imm[11]),
    .O(immOut[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5510)
  ) immOut_SB_LUT4_O_18 (
    .I0(immOut_SB_LUT4_O_22_I0[1]),
    .I1(immOut_SB_LUT4_O_9_I2[0]),
    .I2(imm[10]),
    .I3(immOut_SB_LUT4_O_22_I3[2]),
    .O(immOut[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5510)
  ) immOut_SB_LUT4_O_19 (
    .I0(immOut_SB_LUT4_O_22_I0[1]),
    .I1(immOut_SB_LUT4_O_9_I2[0]),
    .I2(imm[9]),
    .I3(immOut_SB_LUT4_O_22_I3[2]),
    .O(immOut[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h303f)
  ) immOut_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(immOut_SB_LUT4_O_8_I1[0]),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I3(immOut_SB_LUT4_O_2_I3[2]),
    .O(immOut[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5510)
  ) immOut_SB_LUT4_O_20 (
    .I0(immOut_SB_LUT4_O_22_I0[1]),
    .I1(immOut_SB_LUT4_O_9_I2[0]),
    .I2(imm[8]),
    .I3(immOut_SB_LUT4_O_22_I3[2]),
    .O(immOut[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) immOut_SB_LUT4_O_21 (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(imm[10]),
    .I3(immOut_SB_LUT4_O_21_I3[2]),
    .O(immOut[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccd8)
  ) immOut_SB_LUT4_O_21_I3_SB_LUT4_O (
    .I0(cuOP_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I1(imm[0]),
    .I2(immOut_SB_LUT4_O_21_I3_SB_LUT4_O_I2[2]),
    .I3(imm_SB_LUT4_O_3_I3[3]),
    .O(immOut_SB_LUT4_O_21_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) immOut_SB_LUT4_O_21_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(immOut_SB_LUT4_O_9_I2[0]),
    .I3(imm[1]),
    .O(immOut_SB_LUT4_O_21_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5510)
  ) immOut_SB_LUT4_O_22 (
    .I0(immOut_SB_LUT4_O_22_I0[1]),
    .I1(immOut_SB_LUT4_O_9_I2[0]),
    .I2(imm[7]),
    .I3(immOut_SB_LUT4_O_22_I3[2]),
    .O(immOut[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) immOut_SB_LUT4_O_22_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[31]),
    .I3(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .O(immOut_SB_LUT4_O_22_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0c0)
  ) immOut_SB_LUT4_O_22_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(immOut_SB_LUT4_O_9_I2[0]),
    .I3(imm[11]),
    .O(immOut_SB_LUT4_O_22_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) immOut_SB_LUT4_O_23 (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(imm[7]),
    .I3(immOut_SB_LUT4_O_23_I3[2]),
    .O(immOut[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00cf)
  ) immOut_SB_LUT4_O_23_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(immOut_SB_LUT4_O_9_I2[0]),
    .I2(imm[6]),
    .I3(immOut_SB_LUT4_O_22_I3[2]),
    .O(immOut_SB_LUT4_O_23_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) immOut_SB_LUT4_O_24 (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(imm[6]),
    .I3(immOut_SB_LUT4_O_24_I3[2]),
    .O(immOut[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00cf)
  ) immOut_SB_LUT4_O_24_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(immOut_SB_LUT4_O_9_I2[0]),
    .I2(imm[5]),
    .I3(immOut_SB_LUT4_O_22_I3[2]),
    .O(immOut_SB_LUT4_O_24_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) immOut_SB_LUT4_O_25 (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(imm[5]),
    .I3(immOut_SB_LUT4_O_25_I3[2]),
    .O(immOut[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00cf)
  ) immOut_SB_LUT4_O_25_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(immOut_SB_LUT4_O_9_I2[0]),
    .I2(imm[4]),
    .I3(immOut_SB_LUT4_O_22_I3[2]),
    .O(immOut_SB_LUT4_O_25_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) immOut_SB_LUT4_O_26 (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(imm[4]),
    .I3(immOut_SB_LUT4_O_26_I3[2]),
    .O(immOut[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00cf)
  ) immOut_SB_LUT4_O_26_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(immOut_SB_LUT4_O_9_I2[0]),
    .I2(imm[3]),
    .I3(immOut_SB_LUT4_O_22_I3[2]),
    .O(immOut_SB_LUT4_O_26_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) immOut_SB_LUT4_O_27 (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(imm[3]),
    .I3(immOut_SB_LUT4_O_27_I3[2]),
    .O(immOut[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00cf)
  ) immOut_SB_LUT4_O_27_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(immOut_SB_LUT4_O_9_I2[0]),
    .I2(imm[2]),
    .I3(immOut_SB_LUT4_O_22_I3[2]),
    .O(immOut_SB_LUT4_O_27_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) immOut_SB_LUT4_O_28 (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(imm[2]),
    .I3(immOut_SB_LUT4_O_28_I3[2]),
    .O(immOut[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00cf)
  ) immOut_SB_LUT4_O_28_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(immOut_SB_LUT4_O_9_I2[0]),
    .I2(imm[1]),
    .I3(immOut_SB_LUT4_O_22_I3[2]),
    .O(immOut_SB_LUT4_O_28_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f3)
  ) immOut_SB_LUT4_O_29 (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(imm[1]),
    .I3(immOut_SB_LUT4_O_29_I3[2]),
    .O(immOut[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00cf)
  ) immOut_SB_LUT4_O_29_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(immOut_SB_LUT4_O_9_I2[0]),
    .I2(imm[0]),
    .I3(immOut_SB_LUT4_O_22_I3[2]),
    .O(immOut_SB_LUT4_O_29_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f30)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(instruction_out[26]),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I3(immOut_SB_LUT4_O_2_I3[2]),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2])
  );
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1 (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_I3),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO),
    .I0(regData1[5]),
    .I1(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2])
  );
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO),
    .I0(regData1[6]),
    .I1(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_I2[2])
  );
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(regData1[7]),
    .I1(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[2])
  );
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(regData1[8]),
    .I1(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2])
  );
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3),
    .I0(regData1[9]),
    .I1(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(regData1[8]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf03)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(immOut[8]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3[2]),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_31_I1 [0]),
    .I2(\aluMux.in2_SB_LUT4_O_31_I1 [1]),
    .I3(\aluMux.in2_SB_LUT4_O_31_I1 [2]),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1[9]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[2]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(regData1[10]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0f3)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(immOut[10]),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_29_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_29_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_29_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_29_I0 [3]),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(regData1[11]),
    .I2(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3])
  );
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO),
    .I0(regData1[11]),
    .I1(aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0])
  );
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(regData1[12]),
    .I1(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1])
  );
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .I0(regData1[13]),
    .I1(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(regData1[13]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_13_I0_SB_LUT4_I0_O[2]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0f)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluSrc),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(\aluMux.in2 [13]),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I1 (
    .I0(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h23af)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2 (
    .I0(cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3 (
    .I0(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0]),
    .I1(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[1]),
    .I2(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .O(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0eec)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [1]),
    .I2(regData1_SB_LUT4_O_13_I0_SB_LUT4_I0_O[2]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_13_I0_SB_LUT4_I0_O[2]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2[2]),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[13]),
    .I2(regData1[13]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3])
  );
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .I0(aluIn[13]),
    .I1(regData1[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(regData1[12]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h23af)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2 (
    .I0(cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1300)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1 (
    .I0(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]),
    .I1(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[3]),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]),
    .I3(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0eec)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [1]),
    .I2(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1 [1]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1[14]),
    .I2(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(regData1[15]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1 [1]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1 [1]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1]),
    .O(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0f)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluSrc),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(\aluMux.in2 [15]),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1])
  );
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO),
    .I0(regData1[15]),
    .I1(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1])
  );
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(regData1[16]),
    .I1(aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1])
  );
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3),
    .I0(regData1[17]),
    .I1(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(regData1[16]),
    .I2(aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1[17]),
    .I2(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(regData1[18]),
    .I2(aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(regData1[19]),
    .I2(aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3])
  );
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO),
    .I0(regData1[19]),
    .I1(aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1])
  );
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(regData1[20]),
    .I1(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1])
  );
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3),
    .I0(regData1[21]),
    .I1(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(regData1[20]),
    .I2(aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1[21]),
    .I2(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(regData1[22]),
    .I2(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(regData1[23]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0f)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluSrc),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(\aluMux.in2 [23]),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1])
  );
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO),
    .I0(regData1[23]),
    .I1(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2[1])
  );
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(regData1[24]),
    .I1(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1])
  );
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3),
    .I0(regData1[25]),
    .I1(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(regData1[24]),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1[25]),
    .I2(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(regData1[26]),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(regData1[27]),
    .I2(aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3])
  );
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO),
    .I0(regData1[27]),
    .I1(aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1])
  );
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(regData1[28]),
    .I1(aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1])
  );
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(regData1[29]),
    .I1(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[1])
  );
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(regData1[30]),
    .I1(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(regData1[30]),
    .I2(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1[31]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[1]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2 (
    .I0(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_30_I1_SB_LUT4_I1_O[1]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[1]),
    .O(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0f)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluSrc),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(\aluMux.in2 [31]),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(regData1[28]),
    .I2(aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2a3f)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3 (
    .I0(cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]),
    .I1(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]),
    .I2(aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .O(\DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1[29]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[1]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0f)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluSrc),
    .I2(\aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1]),
    .I3(\aluMux.in2 [29]),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[1])
  );
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3),
    .I0(regData1[26]),
    .I1(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1])
  );
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3),
    .I0(regData1[22]),
    .I1(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1])
  );
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3),
    .I0(regData1[18]),
    .I1(aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1])
  );
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3),
    .I0(regData1[14]),
    .I1(aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[0])
  );
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3),
    .I0(regData1[10]),
    .I1(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf03)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(immOut[9]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_30_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_30_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_30_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_30_I0 [3]),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(regData1[6]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_I2[2]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd580)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_LUT4_O (
    .I0(aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I1(aluIn_SB_LUT4_O_24_I1[1]),
    .I2(aluIn_SB_LUT4_O_24_I1[2]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3[3]),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f30)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction_out[27]),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I3(immOut_SB_LUT4_O_9_I1[2]),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1[7]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[2]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd580)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I1(aluIn_SB_LUT4_O_23_I1[1]),
    .I2(aluIn_SB_LUT4_O_23_I1[2]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[3]),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f30)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction_out[28]),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I3(immOut_SB_LUT4_O_4_I1[2]),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(regData1[5]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_I3),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1 (
    .I0(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]),
    .I1(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h23af)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I2 (
    .I0(cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]),
    .O(aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[5]),
    .I2(regData1[5]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3])
  );
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO),
    .I0(aluIn[5]),
    .I1(regData1[5])
  );
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(aluIn[6]),
    .I1(regData1[6])
  );
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(aluIn[7]),
    .I1(regData1[7])
  );
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(aluIn[8]),
    .I1(regData1[8])
  );
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3),
    .I0(aluIn[9]),
    .I1(regData1[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(aluIn[8]),
    .I2(regData1[8]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[9]),
    .I2(regData1[9]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[10]),
    .I2(regData1[10]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(aluIn[11]),
    .I2(regData1[11]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3])
  );
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO),
    .I0(aluIn[11]),
    .I1(regData1[11])
  );
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .I0(aluIn[12]),
    .I1(regData1[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(aluIn[12]),
    .I2(regData1[12]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[14]),
    .I2(regData1[14]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[15]),
    .I2(regData1[15]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3])
  );
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO),
    .I0(aluIn[15]),
    .I1(regData1[15])
  );
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(aluIn[16]),
    .I1(regData1[16])
  );
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3),
    .I0(aluIn[17]),
    .I1(regData1[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(aluIn[16]),
    .I2(regData1[16]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[17]),
    .I2(regData1[17]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[18]),
    .I2(regData1[18]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(aluIn[19]),
    .I2(regData1[19]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3])
  );
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO),
    .I0(aluIn[19]),
    .I1(regData1[19])
  );
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(aluIn[20]),
    .I1(regData1[20])
  );
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3),
    .I0(aluIn[21]),
    .I1(regData1[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(aluIn[20]),
    .I2(regData1[20]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[21]),
    .I2(regData1[21]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[22]),
    .I2(regData1[22]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(aluIn[23]),
    .I2(regData1[23]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3])
  );
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO),
    .I0(aluIn[23]),
    .I1(regData1[23])
  );
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(aluIn[24]),
    .I1(regData1[24])
  );
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3),
    .I0(aluIn[25]),
    .I1(regData1[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(aluIn[24]),
    .I2(regData1[24]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[25]),
    .I2(regData1[25]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(aluIn[26]),
    .I2(regData1[26]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(aluIn[27]),
    .I2(regData1[27]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3])
  );
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO),
    .I0(aluIn[27]),
    .I1(regData1[27])
  );
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(aluIn[28]),
    .I1(regData1[28])
  );
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(aluIn[29]),
    .I1(regData1[29])
  );
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(aluIn[30]),
    .I1(regData1[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(aluIn[30]),
    .I2(regData1[30]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[31]),
    .I2(regData1[31]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2 (
    .I0(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(aluIn[28]),
    .I2(regData1[28]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .O(\DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[29]),
    .I2(regData1[29]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1])
  );
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3),
    .I0(aluIn[26]),
    .I1(regData1[26])
  );
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3),
    .I0(aluIn[22]),
    .I1(regData1[22])
  );
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3),
    .I0(aluIn[18]),
    .I1(regData1[18])
  );
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CO (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3),
    .I0(aluIn[14]),
    .I1(regData1[14])
  );
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO (
    .CI(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3),
    .I0(aluIn[10]),
    .I1(regData1[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(aluIn[6]),
    .I2(regData1[6]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[7]),
    .I2(regData1[7]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3])
  );
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3),
    .I0(aluIn[4]),
    .I1(regData1[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_7_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_7_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_7_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_7_I0 [3]),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h770f)
  ) immOut_SB_LUT4_O_2_I3_SB_LUT4_O (
    .I0(immOut_SB_LUT4_O_9_I2[0]),
    .I1(imm[5]),
    .I2(imm[4]),
    .I3(immOut_SB_LUT4_O_I3[3]),
    .O(immOut_SB_LUT4_O_2_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h303f)
  ) immOut_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(immOut_SB_LUT4_O_9_I1[0]),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I3(immOut_SB_LUT4_O_9_I1[2]),
    .O(immOut[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0f3)
  ) immOut_SB_LUT4_O_30 (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(imm[8]),
    .I3(immOut_SB_LUT4_O_30_I3[2]),
    .O(immOut[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5f33)
  ) immOut_SB_LUT4_O_30_I3_SB_LUT4_O (
    .I0(immOut_SB_LUT4_O_9_I2[0]),
    .I1(imm[9]),
    .I2(imm[10]),
    .I3(immOut_SB_LUT4_O_I3[3]),
    .O(immOut_SB_LUT4_O_30_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) immOut_SB_LUT4_O_31 (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(imm[9]),
    .I3(immOut_SB_LUT4_O_31_I3[2]),
    .O(immOut[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0d1)
  ) immOut_SB_LUT4_O_31_I3_SB_LUT4_O (
    .I0(imm_SB_LUT4_O_3_I3[0]),
    .I1(cuOP_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I2(imm[10]),
    .I3(imm_SB_LUT4_O_3_I3[3]),
    .O(immOut_SB_LUT4_O_31_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h303f)
  ) immOut_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(immOut_SB_LUT4_O_4_I1[0]),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I3(immOut_SB_LUT4_O_4_I1[2]),
    .O(immOut[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h770f)
  ) immOut_SB_LUT4_O_4_I1_SB_LUT4_O (
    .I0(immOut_SB_LUT4_O_9_I2[0]),
    .I1(imm[7]),
    .I2(imm[6]),
    .I3(immOut_SB_LUT4_O_I3[3]),
    .O(immOut_SB_LUT4_O_4_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) immOut_SB_LUT4_O_4_I1_SB_LUT4_O_1 (
    .I0(instruction_out_SB_LUT4_O_31_I0[0]),
    .I1(instruction_out_SB_LUT4_O_31_I0[1]),
    .I2(instruction_out_SB_LUT4_O_31_I0[2]),
    .I3(instruction_out_SB_LUT4_O_31_I0[3]),
    .O(immOut_SB_LUT4_O_4_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0fc)
  ) immOut_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(imm_SB_LUT4_O_5_I3[2]),
    .I3(immOut_SB_LUT4_O_5_I3[2]),
    .O(immOut[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf300)
  ) immOut_SB_LUT4_O_5_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction_out[12]),
    .I2(memWrite_SB_LUT4_I0_O[0]),
    .I3(imm_SB_LUT4_O_3_I3[0]),
    .O(immOut_SB_LUT4_O_5_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff03)
  ) immOut_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(immOut_SB_LUT4_O_I0[0]),
    .I2(immOut_SB_LUT4_O_9_I2[0]),
    .I3(immOut_SB_LUT4_O_9_I3[2]),
    .O(immOut[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff03)
  ) immOut_SB_LUT4_O_7 (
    .I0(1'h0),
    .I1(immOut_SB_LUT4_O_7_I1[0]),
    .I2(immOut_SB_LUT4_O_9_I2[0]),
    .I3(immOut_SB_LUT4_O_9_I3[2]),
    .O(immOut[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) immOut_SB_LUT4_O_7_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out_SB_LUT4_O_28_I2[0]),
    .I3(instruction_out_SB_LUT4_O_28_I2[1]),
    .O(immOut_SB_LUT4_O_7_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h770f)
  ) immOut_SB_LUT4_O_7_I1_SB_LUT4_O_1 (
    .I0(immOut_SB_LUT4_O_9_I2[0]),
    .I1(imm[4]),
    .I2(imm[3]),
    .I3(immOut_SB_LUT4_O_I3[3]),
    .O(immOut_SB_LUT4_O_7_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff03)
  ) immOut_SB_LUT4_O_8 (
    .I0(1'h0),
    .I1(immOut_SB_LUT4_O_8_I1[0]),
    .I2(immOut_SB_LUT4_O_9_I2[0]),
    .I3(immOut_SB_LUT4_O_9_I3[2]),
    .O(immOut[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) immOut_SB_LUT4_O_8_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out_SB_LUT4_O_29_I2[0]),
    .I3(instruction_out_SB_LUT4_O_29_I2[1]),
    .O(immOut_SB_LUT4_O_8_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff03)
  ) immOut_SB_LUT4_O_9 (
    .I0(1'h0),
    .I1(immOut_SB_LUT4_O_9_I1[0]),
    .I2(immOut_SB_LUT4_O_9_I2[0]),
    .I3(immOut_SB_LUT4_O_9_I3[2]),
    .O(immOut[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h770f)
  ) immOut_SB_LUT4_O_9_I1_SB_LUT4_O (
    .I0(immOut_SB_LUT4_O_9_I2[0]),
    .I1(imm[6]),
    .I2(imm[5]),
    .I3(immOut_SB_LUT4_O_I3[3]),
    .O(immOut_SB_LUT4_O_9_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) immOut_SB_LUT4_O_9_I1_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_26_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]),
    .I1(memload_SB_LUT4_O_26_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .I2(memload_SB_LUT4_O_26_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]),
    .I3(memload_SB_LUT4_O_26_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[3]),
    .O(immOut_SB_LUT4_O_9_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) immOut_SB_LUT4_O_9_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(negative_SB_LUT4_I3_I0[0]),
    .I3(negative_SB_LUT4_I3_I0[1]),
    .O(immOut_SB_LUT4_O_9_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0cc)
  ) immOut_SB_LUT4_O_9_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction_out[31]),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I3(imm_SB_LUT4_O_I3[3]),
    .O(immOut_SB_LUT4_O_9_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0515)
  ) immOut_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I1(cuOP_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I2(imm[2]),
    .I3(imm_SB_LUT4_O_3_I3[3]),
    .O(immOut_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) immOut_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out_SB_LUT4_O_21_I2[0]),
    .I3(instruction_out_SB_LUT4_O_21_I2[1]),
    .O(immOut_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) immOut_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(cuOP_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I3(imm_SB_LUT4_O_3_I3[3]),
    .O(immOut_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0cae)
  ) imm_SB_LUT4_O (
    .I0(instruction_out[30]),
    .I1(instruction_out[22]),
    .I2(memWrite_SB_LUT4_I0_O[0]),
    .I3(imm_SB_LUT4_O_I3[3]),
    .O(imm[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0cae)
  ) imm_SB_LUT4_O_1 (
    .I0(instruction_out[29]),
    .I1(instruction_out[21]),
    .I2(memWrite_SB_LUT4_I0_O[0]),
    .I3(imm_SB_LUT4_O_I3[3]),
    .O(imm[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0cae)
  ) imm_SB_LUT4_O_10 (
    .I0(instruction_out[27]),
    .I1(instruction_out[19]),
    .I2(memWrite_SB_LUT4_I0_O[0]),
    .I3(imm_SB_LUT4_O_I3[3]),
    .O(imm[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ace)
  ) imm_SB_LUT4_O_11 (
    .I0(instruction_out[18]),
    .I1(instruction_out[26]),
    .I2(memWrite_SB_LUT4_I0_O[0]),
    .I3(imm_SB_LUT4_O_I3[3]),
    .O(imm[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) imm_SB_LUT4_O_12 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[31]),
    .I3(memWrite_SB_LUT4_I0_O[0]),
    .O(imm[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) imm_SB_LUT4_O_13 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[30]),
    .I3(memWrite_SB_LUT4_I0_O[0]),
    .O(imm[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) imm_SB_LUT4_O_14 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[29]),
    .I3(memWrite_SB_LUT4_I0_O[0]),
    .O(imm[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) imm_SB_LUT4_O_15 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[28]),
    .I3(memWrite_SB_LUT4_I0_O[0]),
    .O(imm[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) imm_SB_LUT4_O_16 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[27]),
    .I3(memWrite_SB_LUT4_I0_O[0]),
    .O(imm[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) imm_SB_LUT4_O_17 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[26]),
    .I3(memWrite_SB_LUT4_I0_O[0]),
    .O(imm[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) imm_SB_LUT4_O_18 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[25]),
    .I3(memWrite_SB_LUT4_I0_O[0]),
    .O(imm[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) imm_SB_LUT4_O_19 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[24]),
    .I3(memWrite_SB_LUT4_I0_O[0]),
    .O(imm[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff2)
  ) imm_SB_LUT4_O_2 (
    .I0(instruction_out[13]),
    .I1(memWrite_SB_LUT4_I0_O[0]),
    .I2(imm_SB_LUT4_O_2_I2[2]),
    .I3(imm_SB_LUT4_O_2_I2[3]),
    .O(imm[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) imm_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[21]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .O(imm_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) imm_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[8]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]),
    .O(imm_SB_LUT4_O_2_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0cff)
  ) imm_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(instruction_out[12]),
    .I2(memWrite_SB_LUT4_I0_O[0]),
    .I3(imm_SB_LUT4_O_3_I3[0]),
    .O(imm[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
  ) imm_SB_LUT4_O_3_I3_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(imm_SB_LUT4_O_3_I3[3]),
    .I2(cuOP[0]),
    .I3(cuOP[1]),
    .O(imm_SB_LUT4_O_3_I3_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) imm_SB_LUT4_O_3_I3_SB_LUT4_O (
    .I0(instruction_out[7]),
    .I1(instruction_out[20]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]),
    .O(imm_SB_LUT4_O_3_I3[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) imm_SB_LUT4_O_3_I3_SB_LUT4_O_1 (
    .I0(cuOP[4]),
    .I1(cuOP[5]),
    .I2(cuOP[3]),
    .I3(cuOP[2]),
    .O(imm_SB_LUT4_O_3_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff2)
  ) imm_SB_LUT4_O_4 (
    .I0(instruction_out[14]),
    .I1(memWrite_SB_LUT4_I0_O[0]),
    .I2(imm_SB_LUT4_O_4_I2[2]),
    .I3(imm_SB_LUT4_O_4_I2[3]),
    .O(imm[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) imm_SB_LUT4_O_4_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[22]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .O(imm_SB_LUT4_O_4_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) imm_SB_LUT4_O_4_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[9]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]),
    .O(imm_SB_LUT4_O_4_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff0c)
  ) imm_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(instruction_out[23]),
    .I2(memWrite_SB_LUT4_I0_O[0]),
    .I3(imm_SB_LUT4_O_5_I3[2]),
    .O(imm[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) imm_SB_LUT4_O_5_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[31]),
    .I3(imm_SB_LUT4_O_I3[3]),
    .O(imm_SB_LUT4_O_5_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0cff)
  ) imm_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(instruction_out[15]),
    .I2(memWrite_SB_LUT4_I0_O[0]),
    .I3(imm_SB_LUT4_O_6_I3[2]),
    .O(imm[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc5f0)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1 (
    .I0(instruction_out[24]),
    .I1(imm_SB_LUT4_O_6_I3[2]),
    .I2(immOut_SB_LUT4_O_I0[2]),
    .I3(immOut_SB_LUT4_O_I3[3]),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O[1]),
    .I3(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O[2]),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[2])
  );
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1 (
    .CI(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3),
    .CO(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO),
    .I0(regData1[3]),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[2])
  );
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI (
    .CI(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO),
    .CO(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_I3),
    .I0(regData1[4]),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(regData1[4]),
    .I2(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_I2[2]),
    .I3(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3c0)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_LUT4_O_I2[1]),
    .I3(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_LUT4_O_I2[2]),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_5_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_5_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_5_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_5_I0 [3]),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f30)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction_out[25]),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I3(immOut_SB_LUT4_O_7_I1[2]),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h23af)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_I2 (
    .I0(cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]),
    .I3(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]),
    .O(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[4]),
    .I2(regData1[4]),
    .I3(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O[3])
  );
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .CO(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .I0(aluIn[3]),
    .I1(regData1[3])
  );
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3),
    .CO(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .I0(aluIn[2]),
    .I1(regData1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(aluIn[3]),
    .I2(regData1[3]),
    .I3(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3 (
    .I0(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .I2(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]),
    .I3(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]),
    .O(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[3]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_I0_O[1]),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(regData1[3]),
    .I2(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[2]),
    .I3(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2])
  );
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO (
    .CI(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI),
    .CO(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3),
    .I0(regData1[2]),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1[2])
  );
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI),
    .I0(regData1[1]),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2])
  );
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(1'h1),
    .CO(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(regData1[0]),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf03)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(immOut[0]),
    .I3(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_2_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_2_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_2_I0 [3]),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(regData1[1]),
    .I2(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2]),
    .I3(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1 (
    .I0(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2]),
    .I3(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0 (
    .I0(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[0]),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[1]),
    .I2(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2]),
    .I3(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[3]),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOP[1]),
    .I3(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]),
    .O(aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1 [0]),
    .I3(aluOP[0]),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]),
    .I3(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[1]),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]),
    .I1(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O[2]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O[3]),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1 (
    .I0(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2 (
    .I0(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h23af)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2 (
    .I0(cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I3(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1300)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1 (
    .I0(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1]),
    .I2(aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[3]),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd0f0)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2 (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I1(aluIn[4]),
    .I2(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]),
    .I3(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3 [3]),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccc0)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0]),
    .I2(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[0]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haa80)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I1(aluIn[4]),
    .I2(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I3(aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he0ce)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [1]),
    .I2(aluIn[1]),
    .I3(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c3f)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_I0_O[2]),
    .O(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn[1]),
    .I3(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1]),
    .O(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_1_I0[0]),
    .I1(regData1_SB_LUT4_O_1_I0[1]),
    .I2(regData1_SB_LUT4_O_1_I0[2]),
    .I3(regData1_SB_LUT4_O_1_I0[3]),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf03)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(immOut[1]),
    .I3(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3[2]),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_3_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_3_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_3_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0 [3]),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:61.21-61.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(regData1[2]),
    .I2(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1[2]),
    .I3(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[2]),
    .I2(regData1[2]),
    .I3(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1 [0]),
    .I3(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3[1]),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1])
  );
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .CO(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3),
    .I0(aluIn[1]),
    .I1(regData1[1])
  );
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(1'h0),
    .CO(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .I0(aluIn[0]),
    .I1(regData1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:53.21-53.36|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(aluIn[1]),
    .I2(regData1[1]),
    .I3(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/alu.sv:93.13-93.28|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn[0]),
    .I2(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [0]),
    .I3(1'h1),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf03)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I2(immOut[2]),
    .I3(aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2300)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1 (
    .I0(cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1]),
    .I2(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2]),
    .I3(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3]),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0200)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I1(aluIn[3]),
    .I2(aluIn[4]),
    .I3(aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[3]),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he0ce)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [0]),
    .I1(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [1]),
    .I2(aluIn[3]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_I0_O[1]),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0]),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]),
    .I3(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_6_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_6_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_6_I0 [2]),
    .I3(\aluMux.in2_SB_LUT4_O_6_I0 [3]),
    .O(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) imm_SB_LUT4_O_6_I3_SB_LUT4_O (
    .I0(instruction_out[10]),
    .I1(instruction_out[23]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]),
    .O(imm_SB_LUT4_O_6_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0cff)
  ) imm_SB_LUT4_O_7 (
    .I0(1'h0),
    .I1(instruction_out[16]),
    .I2(memWrite_SB_LUT4_I0_O[0]),
    .I3(imm_SB_LUT4_O_7_I3[2]),
    .O(imm[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) imm_SB_LUT4_O_7_I3_SB_LUT4_O (
    .I0(instruction_out[11]),
    .I1(instruction_out[24]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]),
    .O(imm_SB_LUT4_O_7_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0ace)
  ) imm_SB_LUT4_O_8 (
    .I0(instruction_out[17]),
    .I1(instruction_out[25]),
    .I2(memWrite_SB_LUT4_I0_O[0]),
    .I3(imm_SB_LUT4_O_I3[3]),
    .O(imm[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0cae)
  ) imm_SB_LUT4_O_9 (
    .I0(instruction_out[28]),
    .I1(instruction_out[20]),
    .I2(memWrite_SB_LUT4_I0_O[0]),
    .I3(imm_SB_LUT4_O_I3[3]),
    .O(imm[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) imm_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]),
    .O(imm_SB_LUT4_O_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) instruction_out_SB_LUT4_O (
    .I0(instruction_out_SB_LUT4_O_I0[0]),
    .I1(instruction_out_SB_LUT4_O_I0[1]),
    .I2(instruction_out_SB_LUT4_O_I0[2]),
    .I3(instruction_out_SB_LUT4_O_I0[3]),
    .O(instruction_out[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) instruction_out_SB_LUT4_O_1 (
    .I0(instruction_out_SB_LUT4_O_1_I0[0]),
    .I1(instruction_out_SB_LUT4_O_1_I0[1]),
    .I2(instruction_out_SB_LUT4_O_1_I0[2]),
    .I3(instruction_out_SB_LUT4_O_1_I0[3]),
    .O(instruction_out[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) instruction_out_SB_LUT4_O_10 (
    .I0(instruction_out_SB_LUT4_O_10_I0[0]),
    .I1(instruction_out_SB_LUT4_O_10_I0[1]),
    .I2(instruction_out_SB_LUT4_O_10_I0[2]),
    .I3(instruction_out_SB_LUT4_O_10_I0[3]),
    .O(instruction_out[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O (
    .I0(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]),
    .I1(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2]),
    .O(instruction_out_SB_LUT4_O_10_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1 (
    .I0(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[0]),
    .I1(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_10_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [7]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_15_O ),
    .Q(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [7]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_6_O ),
    .Q(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[1]),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[2]),
    .O(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_1 (
    .I0(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[0]),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[2]),
    .O(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O_SB_LUT4_O (
    .I0(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O_SB_LUT4_O_I0[0]),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0200)
  ) instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O_SB_LUT4_O_1 (
    .I0(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O_SB_LUT4_O_1_I0[0]),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[2]),
    .O(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [7]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O ),
    .Q(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [7]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O ),
    .Q(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O_SB_LUT4_O_1_I0[0]),
    .I1(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1]),
    .O(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_3_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O_SB_LUT4_O_1_I0_SB_LUT4_I0_1 (
    .I0(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O_SB_LUT4_O_1_I0[1]),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[2]),
    .O(memload_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0800)
  ) instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O_SB_LUT4_O_2 (
    .I0(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O_SB_LUT4_O_I0[1]),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .O(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [7]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O ),
    .Q(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O_SB_LUT4_O_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [7]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_8_O ),
    .Q(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O_SB_LUT4_O_I0[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O_SB_LUT4_O_I0[0]),
    .I1(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1]),
    .O(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_3_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_2 (
    .I0(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0[0]),
    .I1(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3]),
    .I2(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0[2]),
    .I3(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0[3]),
    .O(instruction_out_SB_LUT4_O_10_I0[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [7]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_14_O ),
    .Q(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[0]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_3 (
    .I0(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_3_I0[0]),
    .I1(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_3_I0[1]),
    .I2(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_3_I0[2]),
    .I3(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_3_I0[3]),
    .O(instruction_out_SB_LUT4_O_10_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_3_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2]),
    .O(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_3_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_3_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [7]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [7]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O ),
    .Q(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0200)
  ) instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .O(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_I0_1 (
    .I0(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .O(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [7]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_13_O ),
    .Q(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [7]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O ),
    .Q(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]),
    .I1(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0800)
  ) instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I0_1 (
    .I0(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) instruction_out_SB_LUT4_O_11 (
    .I0(instruction_out_SB_LUT4_O_11_I0[0]),
    .I1(instruction_out_SB_LUT4_O_11_I0[1]),
    .I2(instruction_out_SB_LUT4_O_11_I0[2]),
    .I3(instruction_out_SB_LUT4_O_11_I0[3]),
    .O(instruction_out[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_11_I0_SB_LUT4_O (
    .I0(instruction_out_SB_LUT4_O_11_I0_SB_LUT4_O_I0[0]),
    .I1(instruction_out_SB_LUT4_O_11_I0_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1]),
    .O(instruction_out_SB_LUT4_O_11_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_11_I0_SB_LUT4_O_1 (
    .I0(instruction_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[0]),
    .I1(instruction_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_11_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [11]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_6_O ),
    .Q(instruction_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [11]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_2_O ),
    .Q(instruction_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) instruction_out_SB_LUT4_O_11_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]),
    .I1(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3]),
    .I2(memload_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(memload_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]),
    .O(instruction_out_SB_LUT4_O_11_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_11_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(memload_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I2(memload_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .I3(memload_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]),
    .O(instruction_out_SB_LUT4_O_11_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [11]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O ),
    .Q(instruction_out_SB_LUT4_O_11_I0_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [11]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O ),
    .Q(instruction_out_SB_LUT4_O_11_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) instruction_out_SB_LUT4_O_12 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out_SB_LUT4_O_12_I2[0]),
    .I3(instruction_out_SB_LUT4_O_12_I2[1]),
    .O(instruction_out[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O (
    .I0(instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_I0[0]),
    .I1(instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_I0[1]),
    .I2(instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_I0[2]),
    .I3(instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_I0[3]),
    .O(instruction_out_SB_LUT4_O_12_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_1 (
    .I0(instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_1_I0[0]),
    .I1(instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_1_I0[1]),
    .I2(instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_1_I0[2]),
    .I3(instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_1_I0[3]),
    .O(instruction_out_SB_LUT4_O_12_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_15_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_15_I0_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1]),
    .O(instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2]),
    .O(instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[0]),
    .I1(memload_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2]),
    .O(instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_15_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_15_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2]),
    .O(instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_1_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_15_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]),
    .I1(memload_SB_LUT4_O_15_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [16]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O ),
    .Q(instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_DFFES_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [16]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_2_O ),
    .Q(instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I1(instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I2[2]),
    .O(memload_SB_LUT4_O_15_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_I0[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [16]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_14_O ),
    .Q(instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [16]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_6_O ),
    .Q(instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_15_I0_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_15_I0_SB_LUT4_O_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1]),
    .O(instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) instruction_out_SB_LUT4_O_13 (
    .I0(instruction_out_SB_LUT4_O_13_I0[0]),
    .I1(instruction_out_SB_LUT4_O_13_I0[1]),
    .I2(instruction_out_SB_LUT4_O_13_I0[2]),
    .I3(instruction_out_SB_LUT4_O_13_I0[3]),
    .O(instruction_out[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_13_I0_SB_LUT4_O (
    .I0(instruction_out_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]),
    .I1(instruction_out_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_13_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_13_I0_SB_LUT4_O_1 (
    .I0(instruction_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0[0]),
    .I1(instruction_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1]),
    .O(instruction_out_SB_LUT4_O_13_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [15]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O ),
    .Q(instruction_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [15]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O ),
    .Q(instruction_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(instruction_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .O(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) instruction_out_SB_LUT4_O_13_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]),
    .I1(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3]),
    .I2(memload_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]),
    .I3(memload_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3]),
    .O(instruction_out_SB_LUT4_O_13_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_13_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]),
    .I1(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]),
    .I2(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]),
    .I3(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]),
    .O(instruction_out_SB_LUT4_O_13_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_13_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [15]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_8_O ),
    .Q(instruction_out_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_13_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [15]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O ),
    .Q(instruction_out_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_13_I0_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(instruction_out_SB_LUT4_O_13_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]),
    .O(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) instruction_out_SB_LUT4_O_14 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out_SB_LUT4_O_14_I2[0]),
    .I3(instruction_out_SB_LUT4_O_14_I2[1]),
    .O(instruction_out[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_14_I2_SB_LUT4_O (
    .I0(instruction_out_SB_LUT4_O_14_I2_SB_LUT4_O_I0[0]),
    .I1(instruction_out_SB_LUT4_O_14_I2_SB_LUT4_O_I0[1]),
    .I2(instruction_out_SB_LUT4_O_14_I2_SB_LUT4_O_I0[2]),
    .I3(instruction_out_SB_LUT4_O_14_I2_SB_LUT4_O_I0[3]),
    .O(instruction_out_SB_LUT4_O_14_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_14_I2_SB_LUT4_O_1 (
    .I0(instruction_out_SB_LUT4_O_14_I2_SB_LUT4_O_1_I0[0]),
    .I1(instruction_out_SB_LUT4_O_14_I2_SB_LUT4_O_1_I0[1]),
    .I2(instruction_out_SB_LUT4_O_14_I2_SB_LUT4_O_1_I0[2]),
    .I3(instruction_out_SB_LUT4_O_14_I2_SB_LUT4_O_1_I0[3]),
    .O(instruction_out_SB_LUT4_O_14_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_14_I2_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_18_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1[0]),
    .I1(memload_SB_LUT4_O_18_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_14_I2_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_14_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_18_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2]),
    .O(instruction_out_SB_LUT4_O_14_I2_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_14_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_14_I2_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_14_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_18_I0_SB_LUT4_O_2_I0[0]),
    .I1(memload_SB_LUT4_O_18_I0_SB_LUT4_O_2_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_14_I2_SB_LUT4_O_1_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_18_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_18_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2]),
    .O(instruction_out_SB_LUT4_O_14_I2_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_18_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]),
    .I1(memload_SB_LUT4_O_18_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1]),
    .O(instruction_out_SB_LUT4_O_14_I2_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_18_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_18_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_14_I2_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_14_I2_SB_LUT4_O_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_18_I0_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_18_I0_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_14_I2_SB_LUT4_O_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) instruction_out_SB_LUT4_O_15 (
    .I0(instruction_out_SB_LUT4_O_15_I0[0]),
    .I1(instruction_out_SB_LUT4_O_15_I0[1]),
    .I2(instruction_out_SB_LUT4_O_15_I0[2]),
    .I3(instruction_out_SB_LUT4_O_15_I0[3]),
    .O(instruction_out[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_15_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_16_I0_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_16_I0_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2]),
    .O(instruction_out_SB_LUT4_O_15_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_15_I0_SB_LUT4_O_1 (
    .I0(instruction_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0[0]),
    .I1(instruction_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_15_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [17]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_14_O ),
    .Q(instruction_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [17]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_8_O ),
    .Q(instruction_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) instruction_out_SB_LUT4_O_15_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I1(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2]),
    .I2(memload_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]),
    .I3(memload_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]),
    .O(instruction_out_SB_LUT4_O_15_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_15_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[0]),
    .I1(memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[1]),
    .I2(memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[2]),
    .I3(memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[3]),
    .O(instruction_out_SB_LUT4_O_15_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) instruction_out_SB_LUT4_O_16 (
    .I0(instruction_out_SB_LUT4_O_16_I0[0]),
    .I1(instruction_out_SB_LUT4_O_16_I0[1]),
    .I2(instruction_out_SB_LUT4_O_16_I0[2]),
    .I3(instruction_out_SB_LUT4_O_16_I0[3]),
    .O(instruction_out[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_16_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_17_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_17_I0_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2]),
    .O(instruction_out_SB_LUT4_O_16_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_16_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_17_I0_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_17_I0_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_16_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) instruction_out_SB_LUT4_O_16_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]),
    .I1(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1]),
    .I2(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]),
    .I3(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[3]),
    .O(instruction_out_SB_LUT4_O_16_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_16_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[0]),
    .I1(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[1]),
    .I2(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[2]),
    .I3(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[3]),
    .O(instruction_out_SB_LUT4_O_16_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) instruction_out_SB_LUT4_O_17 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out_SB_LUT4_O_17_I2[0]),
    .I3(instruction_out_SB_LUT4_O_17_I2[1]),
    .O(instruction_out[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_17_I2_SB_LUT4_O (
    .I0(instruction_out_SB_LUT4_O_17_I2_SB_LUT4_O_I0[0]),
    .I1(instruction_out_SB_LUT4_O_17_I2_SB_LUT4_O_I0[1]),
    .I2(instruction_out_SB_LUT4_O_17_I2_SB_LUT4_O_I0[2]),
    .I3(instruction_out_SB_LUT4_O_17_I2_SB_LUT4_O_I0[3]),
    .O(instruction_out_SB_LUT4_O_17_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_17_I2_SB_LUT4_O_1 (
    .I0(instruction_out_SB_LUT4_O_17_I2_SB_LUT4_O_1_I0[0]),
    .I1(instruction_out_SB_LUT4_O_17_I2_SB_LUT4_O_1_I0[1]),
    .I2(instruction_out_SB_LUT4_O_17_I2_SB_LUT4_O_1_I0[2]),
    .I3(instruction_out_SB_LUT4_O_17_I2_SB_LUT4_O_1_I0[3]),
    .O(instruction_out_SB_LUT4_O_17_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_17_I2_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_20_I0_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_20_I0_SB_LUT4_O_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_17_I2_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_17_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_20_I0_SB_LUT4_O_2_I0[0]),
    .I1(memload_SB_LUT4_O_20_I0_SB_LUT4_O_2_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2]),
    .O(instruction_out_SB_LUT4_O_17_I2_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_17_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_17_I2_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_17_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]),
    .I1(memload_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2]),
    .O(instruction_out_SB_LUT4_O_17_I2_SB_LUT4_O_1_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_20_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_17_I2_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1[0]),
    .I1(memload_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_17_I2_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_17_I2_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_3 (
    .I0(instruction_out_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]),
    .I1(instruction_out_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1]),
    .O(instruction_out_SB_LUT4_O_17_I2_SB_LUT4_O_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [21]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O ),
    .Q(instruction_out_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [21]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O ),
    .Q(instruction_out_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) instruction_out_SB_LUT4_O_18 (
    .I0(instruction_out_SB_LUT4_O_18_I0[0]),
    .I1(instruction_out_SB_LUT4_O_18_I0[1]),
    .I2(instruction_out_SB_LUT4_O_18_I0[2]),
    .I3(instruction_out_SB_LUT4_O_18_I0[3]),
    .O(instruction_out[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_18_I0_SB_LUT4_O (
    .I0(instruction_out_SB_LUT4_O_18_I0_SB_LUT4_O_I0[0]),
    .I1(instruction_out_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1]),
    .O(instruction_out_SB_LUT4_O_18_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_18_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I1[0]),
    .I1(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_18_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) instruction_out_SB_LUT4_O_18_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]),
    .I1(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3]),
    .I2(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]),
    .I3(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[3]),
    .O(instruction_out_SB_LUT4_O_18_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_18_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[0]),
    .I1(memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[1]),
    .I2(memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[2]),
    .I3(memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[3]),
    .O(instruction_out_SB_LUT4_O_18_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [23]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O ),
    .Q(instruction_out_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [23]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O ),
    .Q(instruction_out_SB_LUT4_O_18_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(instruction_out_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]),
    .I1(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I0[1]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) instruction_out_SB_LUT4_O_19 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out_SB_LUT4_O_19_I2[0]),
    .I3(instruction_out_SB_LUT4_O_19_I2[1]),
    .O(instruction_out[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_19_I2_SB_LUT4_O (
    .I0(instruction_out_SB_LUT4_O_19_I2_SB_LUT4_O_I0[0]),
    .I1(instruction_out_SB_LUT4_O_19_I2_SB_LUT4_O_I0[1]),
    .I2(instruction_out_SB_LUT4_O_19_I2_SB_LUT4_O_I0[2]),
    .I3(instruction_out_SB_LUT4_O_19_I2_SB_LUT4_O_I0[3]),
    .O(instruction_out_SB_LUT4_O_19_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_19_I2_SB_LUT4_O_1 (
    .I0(instruction_out_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0[0]),
    .I1(instruction_out_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0[1]),
    .I2(instruction_out_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0[2]),
    .I3(instruction_out_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0[3]),
    .O(instruction_out_SB_LUT4_O_19_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_21_I0_SB_LUT4_O_1_I1[0]),
    .I1(memload_SB_LUT4_O_21_I0_SB_LUT4_O_1_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(instruction_out_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .I1(instruction_out_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [22]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O ),
    .Q(instruction_out_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [22]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_6_O ),
    .Q(instruction_out_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]),
    .I1(memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2]),
    .O(instruction_out_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_19_I2_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_21_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2]),
    .O(instruction_out_SB_LUT4_O_19_I2_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_19_I2_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0]),
    .I1(memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_19_I2_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_19_I2_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I0[0]),
    .I1(memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2]),
    .O(instruction_out_SB_LUT4_O_19_I2_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_19_I2_SB_LUT4_O_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_21_I0_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_21_I0_SB_LUT4_O_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_19_I2_SB_LUT4_O_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(instruction_out_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(instruction_out_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2]),
    .O(instruction_out_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) instruction_out_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3]),
    .I3(instruction_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .O(instruction_out_SB_LUT4_O_1_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [6]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_11_O ),
    .Q(instruction_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) instruction_out_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]),
    .I1(memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1]),
    .I2(memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[2]),
    .I3(memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[3]),
    .O(instruction_out_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) instruction_out_SB_LUT4_O_1_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]),
    .I1(memload_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]),
    .I2(memload_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[2]),
    .I3(memload_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]),
    .O(instruction_out_SB_LUT4_O_1_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [6]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O ),
    .Q(instruction_out_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [6]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(instruction_out_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) instruction_out_SB_LUT4_O_2 (
    .I0(instruction_out_SB_LUT4_O_2_I0[0]),
    .I1(instruction_out_SB_LUT4_O_2_I0[1]),
    .I2(instruction_out_SB_LUT4_O_2_I0[2]),
    .I3(instruction_out_SB_LUT4_O_2_I0[3]),
    .O(instruction_out[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) instruction_out_SB_LUT4_O_20 (
    .I0(instruction_out_SB_LUT4_O_20_I0[0]),
    .I1(instruction_out_SB_LUT4_O_20_I0[1]),
    .I2(instruction_out_SB_LUT4_O_20_I0[2]),
    .I3(instruction_out_SB_LUT4_O_20_I0[3]),
    .O(instruction_out[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O (
    .I0(instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0[0]),
    .I1(instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1]),
    .O(instruction_out_SB_LUT4_O_20_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_1 (
    .I0(instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0[0]),
    .I1(instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_20_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [20]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_2_O ),
    .Q(instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [20]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O ),
    .Q(instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0[0]),
    .I1(instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[3]),
    .O(instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_19_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]),
    .I1(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3]),
    .I2(memload_SB_LUT4_O_19_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]),
    .I3(memload_SB_LUT4_O_19_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3]),
    .O(instruction_out_SB_LUT4_O_20_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]),
    .I1(memload_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]),
    .I2(memload_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[2]),
    .I3(memload_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[3]),
    .O(instruction_out_SB_LUT4_O_20_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [20]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O ),
    .Q(instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [20]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O ),
    .Q(instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0[0]),
    .I1(instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]),
    .O(instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_I0_1 (
    .I0(instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1]),
    .I1(instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_I0_1_I1[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_I0_1_I1_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [20]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_8_O ),
    .Q(instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_I0_1_I1[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_I0_1_I1_SB_DFFES_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [20]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O ),
    .Q(instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_I0_1_I1[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [20]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O ),
    .Q(instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [20]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_15_O ),
    .Q(instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1[0]),
    .I1(instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_I0_1_I1[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]),
    .O(instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) instruction_out_SB_LUT4_O_21 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out_SB_LUT4_O_21_I2[0]),
    .I3(instruction_out_SB_LUT4_O_21_I2[1]),
    .O(instruction_out[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_21_I2_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]),
    .I1(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]),
    .I2(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[2]),
    .I3(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[3]),
    .O(instruction_out_SB_LUT4_O_21_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_21_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I2(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .I3(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]),
    .O(instruction_out_SB_LUT4_O_21_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) instruction_out_SB_LUT4_O_22 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out_SB_LUT4_O_22_I2[0]),
    .I3(instruction_out_SB_LUT4_O_22_I2[1]),
    .O(instruction_out[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_22_I2_SB_LUT4_O (
    .I0(instruction_out_SB_LUT4_O_22_I2_SB_LUT4_O_I0[0]),
    .I1(instruction_out_SB_LUT4_O_22_I2_SB_LUT4_O_I0[1]),
    .I2(instruction_out_SB_LUT4_O_22_I2_SB_LUT4_O_I0[2]),
    .I3(instruction_out_SB_LUT4_O_22_I2_SB_LUT4_O_I0[3]),
    .O(instruction_out_SB_LUT4_O_22_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_22_I2_SB_LUT4_O_1 (
    .I0(instruction_out_SB_LUT4_O_22_I2_SB_LUT4_O_1_I0[0]),
    .I1(instruction_out_SB_LUT4_O_22_I2_SB_LUT4_O_1_I0[1]),
    .I2(instruction_out_SB_LUT4_O_22_I2_SB_LUT4_O_1_I0[2]),
    .I3(instruction_out_SB_LUT4_O_22_I2_SB_LUT4_O_1_I0[3]),
    .O(instruction_out_SB_LUT4_O_22_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_22_I2_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1[0]),
    .I1(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_22_I2_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_22_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1]),
    .O(instruction_out_SB_LUT4_O_22_I2_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_22_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_12_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_12_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_22_I2_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_22_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_12_I0_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_12_I0_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_22_I2_SB_LUT4_O_1_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_22_I2_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_12_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_12_I0_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2]),
    .O(instruction_out_SB_LUT4_O_22_I2_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_22_I2_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2]),
    .O(instruction_out_SB_LUT4_O_22_I2_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_22_I2_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_12_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_12_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_22_I2_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_22_I2_SB_LUT4_O_I0_SB_LUT4_O_3 (
    .I0(instruction_out_SB_LUT4_O_22_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]),
    .I1(instruction_out_SB_LUT4_O_22_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2]),
    .O(instruction_out_SB_LUT4_O_22_I2_SB_LUT4_O_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_22_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [13]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O ),
    .Q(instruction_out_SB_LUT4_O_22_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_22_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [13]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O ),
    .Q(instruction_out_SB_LUT4_O_22_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_22_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_I0 (
    .I0(instruction_out_SB_LUT4_O_22_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]),
    .I1(instruction_out_SB_LUT4_O_22_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[3]),
    .O(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) instruction_out_SB_LUT4_O_23 (
    .I0(instruction_out_SB_LUT4_O_23_I0[0]),
    .I1(instruction_out_SB_LUT4_O_23_I0[1]),
    .I2(instruction_out_SB_LUT4_O_23_I0[2]),
    .I3(instruction_out_SB_LUT4_O_23_I0[3]),
    .O(instruction_out[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O (
    .I0(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0[0]),
    .I1(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_23_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_1 (
    .I0(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0[0]),
    .I1(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_23_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [14]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_6_O ),
    .Q(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [14]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_15_O ),
    .Q(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0_SB_LUT4_I1 (
    .I0(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0[1]),
    .I1(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]),
    .O(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_1 (
    .I0(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]),
    .I1(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_2 (
    .I0(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]),
    .I1(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1]),
    .I2(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]),
    .I3(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3]),
    .O(instruction_out_SB_LUT4_O_23_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .I3(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3]),
    .O(instruction_out_SB_LUT4_O_23_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [14]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_11_O ),
    .Q(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [14]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O ),
    .Q(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1 (
    .I0(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0[0]),
    .I1(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_2_O[3]),
    .O(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [14]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O ),
    .Q(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [14]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O ),
    .Q(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .I1(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[3]),
    .O(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1 (
    .I0(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [14]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_8_O ),
    .Q(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2]),
    .O(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [14]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O ),
    .Q(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .I1(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [14]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_2_O ),
    .Q(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [14]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O ),
    .Q(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) instruction_out_SB_LUT4_O_24 (
    .I0(instruction_out_SB_LUT4_O_24_I0[0]),
    .I1(instruction_out_SB_LUT4_O_24_I0[1]),
    .I2(instruction_out_SB_LUT4_O_24_I0[2]),
    .I3(instruction_out_SB_LUT4_O_24_I0[3]),
    .O(instruction_out[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_24_I0_SB_LUT4_O (
    .I0(instruction_out_SB_LUT4_O_24_I0_SB_LUT4_O_I0[0]),
    .I1(instruction_out_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_24_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_24_I0_SB_LUT4_O_1 (
    .I0(instruction_out_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0[0]),
    .I1(instruction_out_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_24_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [12]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_14_O ),
    .Q(instruction_out_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [12]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_8_O ),
    .Q(instruction_out_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(instruction_out_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0[0]),
    .I1(instruction_out_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[0]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_11_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [12]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O ),
    .Q(instruction_out_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) instruction_out_SB_LUT4_O_24_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]),
    .I1(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2]),
    .I2(memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]),
    .I3(memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[3]),
    .O(instruction_out_SB_LUT4_O_24_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_24_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(memload_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I2(memload_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .I3(memload_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]),
    .O(instruction_out_SB_LUT4_O_24_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [12]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O ),
    .Q(instruction_out_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [12]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(instruction_out_SB_LUT4_O_24_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) instruction_out_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out_SB_LUT4_O_24_I0_SB_LUT4_O_I0[0]),
    .I3(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]),
    .O(memload_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) instruction_out_SB_LUT4_O_25 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out_SB_LUT4_O_25_I2[0]),
    .I3(instruction_out_SB_LUT4_O_25_I2[1]),
    .O(instruction_out[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_25_I2_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(memload_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I2(memload_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .I3(memload_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]),
    .O(instruction_out_SB_LUT4_O_25_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_25_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_28_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]),
    .I1(memload_SB_LUT4_O_28_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]),
    .I2(memload_SB_LUT4_O_28_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]),
    .I3(memload_SB_LUT4_O_28_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]),
    .O(instruction_out_SB_LUT4_O_25_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) instruction_out_SB_LUT4_O_26 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out_SB_LUT4_O_26_I2[0]),
    .I3(instruction_out_SB_LUT4_O_26_I2[1]),
    .O(instruction_out[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_26_I2_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I2(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .I3(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]),
    .O(instruction_out_SB_LUT4_O_26_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_26_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]),
    .I1(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]),
    .I2(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[2]),
    .I3(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[3]),
    .O(instruction_out_SB_LUT4_O_26_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) instruction_out_SB_LUT4_O_27 (
    .I0(instruction_out_SB_LUT4_O_27_I0[0]),
    .I1(instruction_out_SB_LUT4_O_27_I0[1]),
    .I2(instruction_out_SB_LUT4_O_27_I0[2]),
    .I3(instruction_out_SB_LUT4_O_27_I0[3]),
    .O(instruction_out[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_27_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_29_I0_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_29_I0_SB_LUT4_O_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_27_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_27_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I0[0]),
    .I1(memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_27_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) instruction_out_SB_LUT4_O_27_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]),
    .I1(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2]),
    .I2(memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I3(memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3]),
    .O(instruction_out_SB_LUT4_O_27_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_27_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I2(memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .I3(memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]),
    .O(instruction_out_SB_LUT4_O_27_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) instruction_out_SB_LUT4_O_28 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out_SB_LUT4_O_28_I2[0]),
    .I3(instruction_out_SB_LUT4_O_28_I2[1]),
    .O(instruction_out[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_28_I2_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I2(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .I3(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]),
    .O(instruction_out_SB_LUT4_O_28_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_28_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]),
    .I1(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]),
    .I2(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[2]),
    .I3(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[3]),
    .O(instruction_out_SB_LUT4_O_28_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) instruction_out_SB_LUT4_O_29 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out_SB_LUT4_O_29_I2[0]),
    .I3(instruction_out_SB_LUT4_O_29_I2[1]),
    .O(instruction_out[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_29_I2_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[0]),
    .I1(memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[1]),
    .I2(memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[2]),
    .I3(memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[3]),
    .O(instruction_out_SB_LUT4_O_29_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_29_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(memload_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I2(memload_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .I3(memload_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]),
    .O(instruction_out_SB_LUT4_O_29_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) instruction_out_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I2_O[0]),
    .I1(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2]),
    .I2(memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I2_O[2]),
    .I3(memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I2_O[3]),
    .O(instruction_out_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) instruction_out_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_4_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]),
    .I1(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2]),
    .I2(memload_SB_LUT4_O_4_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[2]),
    .I3(memload_SB_LUT4_O_4_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[3]),
    .O(instruction_out_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) instruction_out_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I0_SB_LUT4_I2_O[0]),
    .I1(memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I0_SB_LUT4_I2_O[1]),
    .I2(memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I0_SB_LUT4_I2_O[2]),
    .I3(memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I0_SB_LUT4_I2_O[3]),
    .O(instruction_out_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) instruction_out_SB_LUT4_O_2_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]),
    .I1(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3]),
    .I2(memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]),
    .I3(memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[3]),
    .O(instruction_out_SB_LUT4_O_2_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) instruction_out_SB_LUT4_O_3 (
    .I0(instruction_out_SB_LUT4_O_3_I0[0]),
    .I1(instruction_out_SB_LUT4_O_3_I0[1]),
    .I2(instruction_out_SB_LUT4_O_3_I0[2]),
    .I3(instruction_out_SB_LUT4_O_3_I0[3]),
    .O(instruction_out[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) instruction_out_SB_LUT4_O_30 (
    .I0(memload_SB_LUT4_O_26_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]),
    .I1(memload_SB_LUT4_O_26_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .I2(memload_SB_LUT4_O_26_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]),
    .I3(memload_SB_LUT4_O_26_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[3]),
    .O(instruction_out[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) instruction_out_SB_LUT4_O_31 (
    .I0(instruction_out_SB_LUT4_O_31_I0[0]),
    .I1(instruction_out_SB_LUT4_O_31_I0[1]),
    .I2(instruction_out_SB_LUT4_O_31_I0[2]),
    .I3(instruction_out_SB_LUT4_O_31_I0[3]),
    .O(instruction_out[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O (
    .I0(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0[0]),
    .I1(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_31_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1 (
    .I0(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0[0]),
    .I1(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_31_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [28]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_6_O ),
    .Q(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [28]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O ),
    .Q(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0[0]),
    .I1(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I2_O[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]),
    .I1(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]),
    .O(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]),
    .I1(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]),
    .O(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [28]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O ),
    .Q(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFES_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [28]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_2_O ),
    .Q(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]),
    .I1(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [28]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_13_O ),
    .Q(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [28]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_15_O ),
    .Q(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I0 (
    .I0(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]),
    .I1(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2 (
    .I0(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]),
    .I1(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[3]),
    .O(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [28]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O ),
    .Q(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2]),
    .O(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [28]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_8_O ),
    .Q(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I2_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]),
    .I1(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I2_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [28]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_14_O ),
    .Q(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [28]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O ),
    .Q(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [28]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O ),
    .Q(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [28]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O ),
    .Q(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]),
    .I1(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1]),
    .O(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2 [0]),
    .I1(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2 [1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_2 (
    .I0(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I2_O[0]),
    .I1(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2]),
    .I2(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I2_O[2]),
    .I3(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I2_O[3]),
    .O(instruction_out_SB_LUT4_O_31_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_3 (
    .I0(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I2(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .I3(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I0_O[3]),
    .O(instruction_out_SB_LUT4_O_31_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [28]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_11_O ),
    .Q(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [28]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O ),
    .Q(instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O (
    .I0(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_I0[0]),
    .I1(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1]),
    .O(instruction_out_SB_LUT4_O_3_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1 (
    .I0(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[0]),
    .I1(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_3_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [0]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_6_O ),
    .Q(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_DFFES_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [0]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_15_O ),
    .Q(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[0]),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[2]),
    .O(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_1 (
    .I0(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[1]),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[2]),
    .O(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0800)
  ) instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[2]),
    .O(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [0]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O ),
    .Q(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFES_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [0]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O ),
    .Q(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .O(memload_SB_LUT4_O_31_I0_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_1 (
    .I0(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]),
    .I1(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2]),
    .O(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [0]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_13_O ),
    .Q(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFES_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [0]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0200)
  ) instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .O(memload_SB_LUT4_O_31_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I0_1 (
    .I0(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]),
    .I1(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2]),
    .O(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[0]),
    .I3(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1]),
    .O(instruction_out_SB_LUT4_O_3_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]),
    .I1(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]),
    .I1(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [0]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_8_O ),
    .Q(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFES_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [0]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O ),
    .Q(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0800)
  ) instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .O(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_1 (
    .I0(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[2]),
    .O(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .O(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0200)
  ) instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [0]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_2_O ),
    .Q(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFES_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [0]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O ),
    .Q(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0200)
  ) instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[2]),
    .O(memload_SB_LUT4_O_31_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_1 (
    .I0(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]),
    .I1(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [0]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O ),
    .Q(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFES_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [0]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_11_O ),
    .Q(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0800)
  ) instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[2]),
    .O(memload_SB_LUT4_O_31_I0_SB_LUT4_O_2_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I0_1 (
    .I0(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]),
    .I1(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [0]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_14_O ),
    .Q(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_DFFES_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [0]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O ),
    .Q(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0800)
  ) instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_1 (
    .I0(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[2]),
    .O(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_3 (
    .I0(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[0]),
    .I1(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[1]),
    .I2(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[2]),
    .I3(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[3]),
    .O(instruction_out_SB_LUT4_O_3_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [0]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O ),
    .Q(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_DFFES_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [0]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O ),
    .Q(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0200)
  ) instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_I0[0]),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[2]),
    .O(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_I0_1 (
    .I0(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) instruction_out_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out_SB_LUT4_O_4_I2[0]),
    .I3(instruction_out_SB_LUT4_O_4_I2[1]),
    .O(instruction_out[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_4_I2_SB_LUT4_O (
    .I0(instruction_out_SB_LUT4_O_4_I2_SB_LUT4_O_I0[0]),
    .I1(instruction_out_SB_LUT4_O_4_I2_SB_LUT4_O_I0[1]),
    .I2(instruction_out_SB_LUT4_O_4_I2_SB_LUT4_O_I0[2]),
    .I3(instruction_out_SB_LUT4_O_4_I2_SB_LUT4_O_I0[3]),
    .O(instruction_out_SB_LUT4_O_4_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_4_I2_SB_LUT4_O_1 (
    .I0(instruction_out_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[0]),
    .I1(instruction_out_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[1]),
    .I2(instruction_out_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[2]),
    .I3(instruction_out_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[3]),
    .O(instruction_out_SB_LUT4_O_4_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]),
    .I1(memload_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2]),
    .O(instruction_out_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_4_I2_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2]),
    .O(instruction_out_SB_LUT4_O_4_I2_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_4_I2_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]),
    .I1(memload_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_4_I2_SB_LUT4_O_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) instruction_out_SB_LUT4_O_5 (
    .I0(instruction_out_SB_LUT4_O_5_I0[0]),
    .I1(instruction_out_SB_LUT4_O_5_I0[1]),
    .I2(instruction_out_SB_LUT4_O_5_I0[2]),
    .I3(instruction_out_SB_LUT4_O_5_I0[3]),
    .O(instruction_out[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_5_I0_SB_LUT4_O (
    .I0(instruction_out_SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]),
    .I1(instruction_out_SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_5_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_5_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2]),
    .O(instruction_out_SB_LUT4_O_5_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) instruction_out_SB_LUT4_O_5_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I1(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2]),
    .I2(memload_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2]),
    .I3(memload_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3]),
    .O(instruction_out_SB_LUT4_O_5_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_5_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I2(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .I3(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]),
    .O(instruction_out_SB_LUT4_O_5_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [3]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O ),
    .Q(instruction_out_SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [3]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_15_O ),
    .Q(instruction_out_SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3fff)
  ) instruction_out_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(instruction_out_SB_LUT4_O_6_I1[0]),
    .I2(instruction_out_SB_LUT4_O_6_I1[1]),
    .I3(instruction_out_SB_LUT4_O_6_I1[2]),
    .O(instruction_out[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f00)
  ) instruction_out_SB_LUT4_O_6_I1_SB_LUT4_I0 (
    .I0(instruction_out_SB_LUT4_O_6_I1[0]),
    .I1(instruction_out_SB_LUT4_O_6_I1[1]),
    .I2(instruction_out_SB_LUT4_O_6_I1[2]),
    .I3(instruction_out[0]),
    .O(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) instruction_out_SB_LUT4_O_6_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out_SB_LUT4_O_6_I1_SB_LUT4_O_I2[0]),
    .I3(instruction_out_SB_LUT4_O_6_I1_SB_LUT4_O_I2[1]),
    .O(instruction_out_SB_LUT4_O_6_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) instruction_out_SB_LUT4_O_6_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[0]),
    .I3(instruction_out_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[1]),
    .O(instruction_out_SB_LUT4_O_6_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_6_I1_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_6_I1_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]),
    .I1(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]),
    .I2(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]),
    .I3(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]),
    .O(instruction_out_SB_LUT4_O_6_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_6_I1_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_6_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_6_I1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) instruction_out_SB_LUT4_O_7 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out_SB_LUT4_O_7_I2[0]),
    .I3(instruction_out_SB_LUT4_O_7_I2[1]),
    .O(instruction_out[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_7_I2_SB_LUT4_O (
    .I0(instruction_out_SB_LUT4_O_7_I2_SB_LUT4_O_I0[0]),
    .I1(instruction_out_SB_LUT4_O_7_I2_SB_LUT4_O_I0[1]),
    .I2(instruction_out_SB_LUT4_O_7_I2_SB_LUT4_O_I0[2]),
    .I3(instruction_out_SB_LUT4_O_7_I2_SB_LUT4_O_I0[3]),
    .O(instruction_out_SB_LUT4_O_7_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_7_I2_SB_LUT4_O_1 (
    .I0(instruction_out_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0[0]),
    .I1(instruction_out_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0[1]),
    .I2(instruction_out_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0[2]),
    .I3(instruction_out_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0[3]),
    .O(instruction_out_SB_LUT4_O_7_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2]),
    .O(instruction_out_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(instruction_out_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .I1(instruction_out_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [9]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O ),
    .Q(instruction_out_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [9]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_2_O ),
    .Q(instruction_out_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_8_I0_SB_LUT4_O_1_I1[0]),
    .I1(memload_SB_LUT4_O_8_I0_SB_LUT4_O_1_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0]),
    .I1(memload_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_7_I2_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_8_I0_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_8_I0_SB_LUT4_O_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2]),
    .O(instruction_out_SB_LUT4_O_7_I2_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_7_I2_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_7_I2_SB_LUT4_O_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_7_I2_SB_LUT4_O_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) instruction_out_SB_LUT4_O_8 (
    .I0(instruction_out_SB_LUT4_O_8_I0[0]),
    .I1(instruction_out_SB_LUT4_O_8_I0[1]),
    .I2(instruction_out_SB_LUT4_O_8_I0[2]),
    .I3(instruction_out_SB_LUT4_O_8_I0[3]),
    .O(instruction_out[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O (
    .I0(instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]),
    .I1(instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1]),
    .O(instruction_out_SB_LUT4_O_8_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_1 (
    .I0(instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0[0]),
    .I1(instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_8_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [10]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_6_O ),
    .Q(instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [10]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O ),
    .Q(instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0[0]),
    .I1(instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[3]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [10]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_8_O ),
    .Q(instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [10]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O ),
    .Q(instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]),
    .I1(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2]),
    .I2(memload_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]),
    .I3(memload_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[3]),
    .O(instruction_out_SB_LUT4_O_8_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]),
    .I1(memload_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]),
    .I2(memload_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[2]),
    .I3(memload_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[3]),
    .O(instruction_out_SB_LUT4_O_8_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [10]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O ),
    .Q(instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [10]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O ),
    .Q(instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]),
    .I1(instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I1 (
    .I0(memload_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]),
    .I1(instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[2]),
    .I3(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]),
    .O(instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) instruction_out_SB_LUT4_O_9 (
    .I0(instruction_out_SB_LUT4_O_9_I0[0]),
    .I1(instruction_out_SB_LUT4_O_9_I0[1]),
    .I2(instruction_out_SB_LUT4_O_9_I0[2]),
    .I3(instruction_out_SB_LUT4_O_9_I0[3]),
    .O(instruction_out[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_9_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_9_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_9_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_9_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) instruction_out_SB_LUT4_O_9_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]),
    .I1(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1]),
    .I2(memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]),
    .I3(memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3]),
    .O(instruction_out_SB_LUT4_O_9_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_9_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I2(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .I3(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]),
    .O(instruction_out_SB_LUT4_O_9_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [0]),
    .I1(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [0]),
    .I1(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) instruction_out_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [0]),
    .I1(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) instruction_out_SB_LUT4_O_I0_SB_LUT4_O_3 (
    .I0(instruction_out_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]),
    .I1(instruction_out_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]),
    .I2(instruction_out_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]),
    .I3(instruction_out_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]),
    .O(instruction_out_SB_LUT4_O_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O (
    .I0(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [0]),
    .I1(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1 (
    .I0(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [0]),
    .I1(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) instruction_out_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2 (
    .I0(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [0]),
    .I1(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) instruction_out_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3 (
    .I0(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [0]),
    .I1(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3]),
    .O(instruction_out_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0600)
  ) memRead_SB_LUT4_I3 (
    .I0(instruction_out[12]),
    .I1(instruction_out[14]),
    .I2(instruction_out[13]),
    .I3(memRead),
    .O(memRead_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0b00)
  ) memRead_SB_LUT4_I3_1 (
    .I0(instruction_out[12]),
    .I1(memRead_SB_LUT4_I3_1_I1[1]),
    .I2(aluOP_SB_LUT4_O_3_I1[1]),
    .I3(memRead),
    .O(memRead_SB_LUT4_I3_1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[12]),
    .I3(memRead_SB_LUT4_I3_1_I1[1]),
    .O(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[1]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[2]),
    .O(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[1]),
    .I2(regsel2[4]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]),
    .O(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1 (
    .I0(instruction_out[20]),
    .I1(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[1]),
    .I2(regsel2[1]),
    .I3(regsel2[4]),
    .O(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [0]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [0]),
    .E(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0400)
  ) memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O_SB_LUT4_O (
    .I0(instruction_out[21]),
    .I1(regsel2[0]),
    .I2(regsel2[4]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_3_O[1]),
    .O(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0800)
  ) memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_2 (
    .I0(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_2_I0[0]),
    .I1(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[1]),
    .I2(regsel2[4]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]),
    .O(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0 [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_2_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [0]),
    .E(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E),
    .Q(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_2_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0040)
  ) memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3 (
    .I0(instruction_out[20]),
    .I1(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[1]),
    .I2(regsel2[1]),
    .I3(regsel2[4]),
    .O(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [0]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [0]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E ),
    .Q(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O_SB_LUT4_O (
    .I0(instruction_out[21]),
    .I1(regsel2[0]),
    .I2(regsel2[4]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[2]),
    .O(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4 (
    .I0(instruction_out[21]),
    .I1(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[1]),
    .I2(regsel2[0]),
    .I3(regsel2[4]),
    .O(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [0]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E ),
    .Q(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [0]),
    .E(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1_E ),
    .Q(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction_out[22]),
    .I2(regsel2[3]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O[1]),
    .O(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5 (
    .I0(instruction_out[20]),
    .I1(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[1]),
    .I2(regsel2[1]),
    .I3(regsel2[4]),
    .O(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [0]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E ),
    .Q(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O_SB_LUT4_O (
    .I0(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]),
    .I1(instruction_out[23]),
    .I2(regsel2[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]),
    .O(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O_SB_LUT4_O_1 (
    .I0(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O_SB_LUT4_O_1_I0[0]),
    .I1(regsel2[4]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]),
    .O(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [0]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_E),
    .Q(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [4]),
    .E(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E),
    .Q(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [4]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E),
    .Q(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(regsel2[4]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[3]),
    .O(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[23]),
    .I3(instruction_out[22]),
    .O(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(instruction_out[28]),
    .I1(instruction_out[27]),
    .I2(instruction_out[26]),
    .I3(instruction_out[25]),
    .O(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(instruction_out[31]),
    .I1(instruction_out[29]),
    .I2(instruction_out[30]),
    .I3(instruction_out[24]),
    .O(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) memRead_SB_LUT4_I3_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[14]),
    .I3(instruction_out[13]),
    .O(memRead_SB_LUT4_I3_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) memRead_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluOP_SB_LUT4_O_3_I1_SB_LUT4_O_I3[1]),
    .I2(memWrite),
    .I3(memRead_SB_LUT4_I3_O_SB_LUT4_O_I3[2]),
    .O(memRead_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'he400)
  ) memRead_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(instruction_out[12]),
    .I1(instruction_out[13]),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_I2[2]),
    .I3(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[3]),
    .O(memRead_SB_LUT4_I3_O_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) memRead_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[5]),
    .I3(aluSrc_SB_LUT4_O_I3[3]),
    .O(memRead)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf5)
  ) memWrite_SB_LUT4_I0 (
    .I0(memWrite),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[1]),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[2]),
    .I3(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[3]),
    .O(memWrite_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h001f)
  ) memWrite_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[0]),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[1]),
    .I2(regsel2_SB_LUT4_O_I3[2]),
    .I3(regsel1_SB_LUT4_O_I1[3]),
    .O(memWrite_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0103)
  ) memWrite_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[1]),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[2]),
    .I3(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[3]),
    .O(memWrite_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h001f)
  ) memWrite_SB_LUT4_I0_O_SB_LUT4_O_2 (
    .I0(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[0]),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[1]),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[2]),
    .I3(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .O(memWrite_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) memWrite_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction_out[6]),
    .I2(regsel2_SB_LUT4_O_I1[1]),
    .I3(regsel2_SB_LUT4_O_I3[2]),
    .O(memWrite)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) memload_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_I0[1]),
    .I2(memload_SB_LUT4_O_I0[2]),
    .I3(memload_SB_LUT4_O_I0[3]),
    .O(memload[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) memload_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_1_I0[1]),
    .I2(memload_SB_LUT4_O_1_I0[2]),
    .I3(memload_SB_LUT4_O_1_I0[3]),
    .O(memload[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) memload_SB_LUT4_O_10 (
    .I0(memload_SB_LUT4_O_10_I0[0]),
    .I1(memload_SB_LUT4_O_10_I0[1]),
    .I2(memload_SB_LUT4_O_10_I0[2]),
    .I3(memload_SB_LUT4_O_10_I0[3]),
    .O(memload[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) memload_SB_LUT4_O_10_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I2[2]),
    .I2(memload_SB_LUT4_O_10_I0_SB_LUT4_O_I2[2]),
    .I3(memload_SB_LUT4_O_10_I0_SB_LUT4_O_I2[3]),
    .O(memload_SB_LUT4_O_10_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) memload_SB_LUT4_O_10_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[1]),
    .I1(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I2(memload_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2[2]),
    .I3(memload_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2[3]),
    .O(memload_SB_LUT4_O_10_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [11]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_14_O ),
    .Q(memload_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [11]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O ),
    .Q(memload_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) memload_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(memload_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I2(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .I3(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]),
    .O(memload_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(instruction_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[1]),
    .I1(memload_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .O(memload_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [11]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O ),
    .Q(memload_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2]),
    .O(memload_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [11]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_15_O ),
    .Q(memload_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_10_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_10_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2]),
    .O(memload_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_10_I0_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2[0]),
    .I3(memload_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2[1]),
    .O(memload_SB_LUT4_O_10_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_10_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(instruction_out_SB_LUT4_O_11_I0_SB_LUT4_O_I0[1]),
    .I1(memload_SB_LUT4_O_10_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(memload_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_10_I0_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_10_I0_SB_LUT4_O_3_I2[0]),
    .I3(memload_SB_LUT4_O_10_I0_SB_LUT4_O_3_I2[1]),
    .O(memload_SB_LUT4_O_10_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_10_I0_SB_LUT4_O_3_I2_SB_LUT4_O (
    .I0(instruction_out_SB_LUT4_O_11_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_10_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[2]),
    .I3(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[1]),
    .O(memload_SB_LUT4_O_10_I0_SB_LUT4_O_3_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_10_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_10_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[0]),
    .I1(instruction_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[3]),
    .O(memload_SB_LUT4_O_10_I0_SB_LUT4_O_3_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_10_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [11]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O ),
    .Q(memload_SB_LUT4_O_10_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_10_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [11]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O ),
    .Q(memload_SB_LUT4_O_10_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_10_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_10_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_10_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2]),
    .O(memload_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_10_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [11]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O ),
    .Q(memload_SB_LUT4_O_10_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_10_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [11]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_8_O ),
    .Q(memload_SB_LUT4_O_10_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [11]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_11_O ),
    .Q(memload_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [11]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O ),
    .Q(memload_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3]),
    .O(memload_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) memload_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(memload_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]),
    .O(memload_SB_LUT4_O_10_I0_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_10_I0_SB_LUT4_O_I0[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_2_O[3]),
    .I3(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]),
    .O(memload_SB_LUT4_O_10_I0_SB_LUT4_O_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [11]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_13_O ),
    .Q(memload_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [11]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(memload_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2]),
    .O(memload_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) memload_SB_LUT4_O_11 (
    .I0(memload_SB_LUT4_O_11_I0[0]),
    .I1(memload_SB_LUT4_O_11_I0[1]),
    .I2(memload_SB_LUT4_O_11_I0[2]),
    .I3(memload_SB_LUT4_O_11_I0[3]),
    .O(memload[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_11_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_11_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_11_I0_SB_LUT4_O_I1[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .O(memload_SB_LUT4_O_11_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_11_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[3]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(memload_SB_LUT4_O_11_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [12]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O ),
    .Q(memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [12]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O ),
    .Q(memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2]),
    .O(memload_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_1 (
    .I0(memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[1]),
    .I1(instruction_out_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]),
    .O(memload_SB_LUT4_O_11_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [12]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_6_O ),
    .Q(memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [12]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O ),
    .Q(memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1[0]),
    .I1(memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [12]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O ),
    .Q(memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[0]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2]),
    .O(memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1_SB_LUT4_I1 (
    .I0(memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I0[0]),
    .I1(memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1[1]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .O(memload_SB_LUT4_O_11_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [12]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_13_O ),
    .Q(memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [12]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O ),
    .Q(memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) memload_SB_LUT4_O_11_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0]),
    .I1(memload_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1]),
    .I2(memload_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[2]),
    .I3(memload_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3]),
    .O(memload_SB_LUT4_O_11_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) memload_SB_LUT4_O_11_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_11_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[0]),
    .I1(memload_SB_LUT4_O_11_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]),
    .I2(memload_SB_LUT4_O_11_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .I3(memload_SB_LUT4_O_11_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[3]),
    .O(memload_SB_LUT4_O_11_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [12]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_2_O ),
    .Q(memload_SB_LUT4_O_11_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [12]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_15_O ),
    .Q(memload_SB_LUT4_O_11_I0_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_11_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_11_I0_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I0[0]),
    .I1(memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2]),
    .O(memload_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_11_I0_SB_LUT4_O_I0[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .O(memload_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) memload_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]),
    .I2(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .I3(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]),
    .O(memload_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) memload_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I0[1]),
    .I2(memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]),
    .O(memload_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_11_I0_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [12]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_11_O ),
    .Q(memload_SB_LUT4_O_11_I0_SB_LUT4_O_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_11_I0_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [12]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O ),
    .Q(memload_SB_LUT4_O_11_I0_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_11_I0_SB_LUT4_O_I1_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_11_I0_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_11_I0_SB_LUT4_O_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1]),
    .O(memload_SB_LUT4_O_11_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_11_I0_SB_LUT4_O_I1_SB_LUT4_I1 (
    .I0(instruction_out_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]),
    .I1(memload_SB_LUT4_O_11_I0_SB_LUT4_O_I1[1]),
    .I2(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I2[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_11_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) memload_SB_LUT4_O_12 (
    .I0(memload_SB_LUT4_O_12_I0[0]),
    .I1(memload_SB_LUT4_O_12_I0[1]),
    .I2(memload_SB_LUT4_O_12_I0[2]),
    .I3(memload_SB_LUT4_O_12_I0[3]),
    .O(memload[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) memload_SB_LUT4_O_12_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_12_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]),
    .I2(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]),
    .I3(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]),
    .O(memload_SB_LUT4_O_12_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) memload_SB_LUT4_O_12_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_12_I0_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I2(memload_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[2]),
    .I3(memload_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[3]),
    .O(memload_SB_LUT4_O_12_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_12_I0_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [13]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_14_O ),
    .Q(memload_SB_LUT4_O_12_I0_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_12_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [13]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_2_O ),
    .Q(memload_SB_LUT4_O_12_I0_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) memload_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(memload_SB_LUT4_O_12_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]),
    .I2(memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]),
    .O(memload_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1]),
    .I1(memload_SB_LUT4_O_12_I0_SB_LUT4_O_1_I0[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_12_I0_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_12_I0_SB_LUT4_O_2_I2[0]),
    .I3(memload_SB_LUT4_O_12_I0_SB_LUT4_O_2_I2[1]),
    .O(memload_SB_LUT4_O_12_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_12_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_12_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_12_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]),
    .O(memload_SB_LUT4_O_12_I0_SB_LUT4_O_2_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_12_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_12_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]),
    .I1(memload_SB_LUT4_O_12_I0_SB_LUT4_O_I0[1]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[1]),
    .I3(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I2[2]),
    .O(memload_SB_LUT4_O_12_I0_SB_LUT4_O_2_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_12_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [13]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O ),
    .Q(memload_SB_LUT4_O_12_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_12_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_DFFES_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [13]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O ),
    .Q(memload_SB_LUT4_O_12_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_12_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [13]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_13_O ),
    .Q(memload_SB_LUT4_O_12_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_12_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_DFFES_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [13]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_15_O ),
    .Q(memload_SB_LUT4_O_12_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_12_I0_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2[0]),
    .I3(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2[1]),
    .O(memload_SB_LUT4_O_12_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[1]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [13]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O ),
    .Q(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [13]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_6_O ),
    .Q(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1[1]),
    .I2(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .I3(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]),
    .O(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .O(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [13]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_8_O ),
    .Q(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [13]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O ),
    .Q(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [13]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O ),
    .Q(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [13]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_11_O ),
    .Q(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [13]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O ),
    .Q(memload_SB_LUT4_O_12_I0_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_12_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [13]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(memload_SB_LUT4_O_12_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3fff)
  ) memload_SB_LUT4_O_13 (
    .I0(1'h0),
    .I1(memload_SB_LUT4_O_13_I1[0]),
    .I2(memload_SB_LUT4_O_13_I1[1]),
    .I3(memload_SB_LUT4_O_13_I1[2]),
    .O(memload[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) memload_SB_LUT4_O_13_I1_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[1]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[2]),
    .I3(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[3]),
    .O(memload_SB_LUT4_O_13_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) memload_SB_LUT4_O_13_I1_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0[1]),
    .I1(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[2]),
    .I3(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[3]),
    .O(memload_SB_LUT4_O_13_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [14]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O ),
    .Q(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [14]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2]),
    .O(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1 (
    .I0(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0[0]),
    .I1(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0[0]),
    .I2(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I2[2]),
    .I3(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]),
    .O(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[2]),
    .O(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]),
    .I2(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .I3(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]),
    .O(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) memload_SB_LUT4_O_13_I1_SB_LUT4_O_2 (
    .I0(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[0]),
    .I1(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[1]),
    .I2(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]),
    .I3(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[3]),
    .O(memload_SB_LUT4_O_13_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [14]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_13_O ),
    .Q(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [14]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O ),
    .Q(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2]),
    .O(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0[0]),
    .I1(instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1]),
    .O(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [14]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_14_O ),
    .Q(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [14]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O ),
    .Q(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0[1]),
    .I2(memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]),
    .O(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .O(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3fff)
  ) memload_SB_LUT4_O_14 (
    .I0(1'h0),
    .I1(memload_SB_LUT4_O_14_I1[0]),
    .I2(memload_SB_LUT4_O_14_I1[1]),
    .I3(memload_SB_LUT4_O_14_I1[2]),
    .O(memload[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) memload_SB_LUT4_O_14_I1_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]),
    .I1(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .I2(memload_SB_LUT4_O_14_I1_SB_LUT4_O_I2[2]),
    .I3(memload_SB_LUT4_O_14_I1_SB_LUT4_O_I2[3]),
    .O(memload_SB_LUT4_O_14_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) memload_SB_LUT4_O_14_I1_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]),
    .I2(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2[2]),
    .I3(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2[3]),
    .O(memload_SB_LUT4_O_14_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [15]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_14_O ),
    .Q(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [15]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_I1 (
    .I0(instruction_out_SB_LUT4_O_13_I0_SB_LUT4_O_I0[1]),
    .I1(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]),
    .O(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[3]),
    .O(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [15]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_6_O ),
    .Q(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [15]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O ),
    .Q(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [15]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O ),
    .Q(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [15]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O ),
    .Q(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]),
    .I1(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2]),
    .O(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [15]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_13_O ),
    .Q(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [15]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_11_O ),
    .Q(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) memload_SB_LUT4_O_14_I1_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]),
    .I1(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]),
    .I2(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]),
    .I3(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]),
    .O(memload_SB_LUT4_O_14_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) memload_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(memload_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .I3(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]),
    .O(memload_SB_LUT4_O_14_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]),
    .I1(instruction_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(memload_SB_LUT4_O_14_I1_SB_LUT4_O_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [15]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_2_O ),
    .Q(memload_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [15]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_15_O ),
    .Q(memload_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2]),
    .O(memload_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [15]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O ),
    .Q(memload_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [15]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O ),
    .Q(memload_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3]),
    .O(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_1 (
    .I0(memload_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I2(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I2[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) memload_SB_LUT4_O_15 (
    .I0(memload_SB_LUT4_O_15_I0[0]),
    .I1(memload_SB_LUT4_O_15_I0[1]),
    .I2(memload_SB_LUT4_O_15_I0[2]),
    .I3(memload_SB_LUT4_O_15_I0[3]),
    .O(memload[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_15_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_15_I0_SB_LUT4_O_I0[1]),
    .I1(memload_SB_LUT4_O_15_I0_SB_LUT4_O_I1[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_2_O[3]),
    .I3(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3]),
    .O(memload_SB_LUT4_O_15_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_15_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0[1]),
    .I2(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]),
    .I3(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]),
    .O(memload_SB_LUT4_O_15_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [16]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O ),
    .Q(memload_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [16]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(memload_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) memload_SB_LUT4_O_15_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[0]),
    .I1(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .I2(memload_SB_LUT4_O_15_I0_SB_LUT4_O_2_I2[2]),
    .I3(memload_SB_LUT4_O_15_I0_SB_LUT4_O_2_I2[3]),
    .O(memload_SB_LUT4_O_15_I0[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [16]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O ),
    .Q(memload_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [16]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_8_O ),
    .Q(memload_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0_SB_LUT4_I1 (
    .I0(instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(memload_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[1]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .O(memload_SB_LUT4_O_15_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_15_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_15_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]),
    .O(memload_SB_LUT4_O_15_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_15_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_15_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .I1(memload_SB_LUT4_O_15_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]),
    .O(memload_SB_LUT4_O_15_I0_SB_LUT4_O_2_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_15_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [16]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O ),
    .Q(memload_SB_LUT4_O_15_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_15_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFES_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [16]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O ),
    .Q(memload_SB_LUT4_O_15_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_15_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_15_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]),
    .I1(instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[3]),
    .O(memload_SB_LUT4_O_15_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_15_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [16]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O ),
    .Q(memload_SB_LUT4_O_15_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_15_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_DFFES_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [16]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_15_O ),
    .Q(memload_SB_LUT4_O_15_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) memload_SB_LUT4_O_15_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_15_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]),
    .I1(memload_SB_LUT4_O_15_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]),
    .I2(memload_SB_LUT4_O_15_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[2]),
    .I3(memload_SB_LUT4_O_15_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[3]),
    .O(memload_SB_LUT4_O_15_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [16]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O ),
    .Q(memload_SB_LUT4_O_15_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_15_I0_SB_LUT4_O_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [16]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_11_O ),
    .Q(memload_SB_LUT4_O_15_I0_SB_LUT4_O_I0[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_15_I0_SB_LUT4_O_I1_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [16]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_13_O ),
    .Q(memload_SB_LUT4_O_15_I0_SB_LUT4_O_I1[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_15_I0_SB_LUT4_O_I1_SB_DFFES_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [16]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O ),
    .Q(memload_SB_LUT4_O_15_I0_SB_LUT4_O_I1[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_15_I0_SB_LUT4_O_I1_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_15_I0_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_15_I0_SB_LUT4_O_I0[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(memload_SB_LUT4_O_15_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) memload_SB_LUT4_O_16 (
    .I0(memload_SB_LUT4_O_16_I0[0]),
    .I1(memload_SB_LUT4_O_16_I0[1]),
    .I2(memload_SB_LUT4_O_16_I0[2]),
    .I3(memload_SB_LUT4_O_16_I0[3]),
    .O(memload[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) memload_SB_LUT4_O_16_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[2]),
    .I2(memload_SB_LUT4_O_16_I0_SB_LUT4_O_I2[2]),
    .I3(memload_SB_LUT4_O_16_I0_SB_LUT4_O_I2[3]),
    .O(memload_SB_LUT4_O_16_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) memload_SB_LUT4_O_16_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_16_I0_SB_LUT4_O_1_I0[1]),
    .I1(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .I2(memload_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2[2]),
    .I3(memload_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2[3]),
    .O(memload_SB_LUT4_O_16_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_16_I0_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [17]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O ),
    .Q(memload_SB_LUT4_O_16_I0_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_16_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [17]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O ),
    .Q(memload_SB_LUT4_O_16_I0_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) memload_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .I2(memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]),
    .O(memload_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I0[0]),
    .I1(memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0]),
    .I2(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I2[2]),
    .I3(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]),
    .O(memload_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) memload_SB_LUT4_O_16_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I0[1]),
    .I1(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .I2(memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2[2]),
    .I3(memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2[3]),
    .O(memload_SB_LUT4_O_16_I0[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [17]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [17]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_15_O ),
    .Q(memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I0[0]),
    .I1(memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]),
    .I2(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .I3(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]),
    .O(memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(instruction_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_2_O[3]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [17]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_11_O ),
    .Q(memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [17]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O ),
    .Q(memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0]),
    .I1(memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3]),
    .O(memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [17]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_13_O ),
    .Q(memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [17]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O ),
    .Q(memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2]),
    .O(memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_16_I0_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_16_I0_SB_LUT4_O_3_I2[0]),
    .I3(memload_SB_LUT4_O_16_I0_SB_LUT4_O_3_I2[1]),
    .O(memload_SB_LUT4_O_16_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_16_I0_SB_LUT4_O_3_I2_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I1(memload_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .O(memload_SB_LUT4_O_16_I0_SB_LUT4_O_3_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_16_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_16_I0_SB_LUT4_O_1_I0[0]),
    .I1(instruction_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[3]),
    .O(memload_SB_LUT4_O_16_I0_SB_LUT4_O_3_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [17]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_6_O ),
    .Q(memload_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_16_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [17]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O ),
    .Q(memload_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .O(memload_SB_LUT4_O_16_I0_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]),
    .O(memload_SB_LUT4_O_16_I0_SB_LUT4_O_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [17]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O ),
    .Q(memload_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [17]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O ),
    .Q(memload_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3]),
    .O(memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [17]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_2_O ),
    .Q(memload_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [17]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O ),
    .Q(memload_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_16_I0_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) memload_SB_LUT4_O_17 (
    .I0(memload_SB_LUT4_O_17_I0[0]),
    .I1(memload_SB_LUT4_O_17_I0[1]),
    .I2(memload_SB_LUT4_O_17_I0[2]),
    .I3(memload_SB_LUT4_O_17_I0[3]),
    .O(memload[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_17_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_17_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_17_I0_SB_LUT4_O_I0[1]),
    .I2(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]),
    .I3(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3]),
    .O(memload_SB_LUT4_O_17_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_17_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_17_I0_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_17_I0_SB_LUT4_O_1_I0[1]),
    .I2(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I2[2]),
    .I3(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]),
    .O(memload_SB_LUT4_O_17_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_17_I0_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [18]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O ),
    .Q(memload_SB_LUT4_O_17_I0_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_17_I0_SB_LUT4_O_1_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [18]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O ),
    .Q(memload_SB_LUT4_O_17_I0_SB_LUT4_O_1_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) memload_SB_LUT4_O_17_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0[0]),
    .I1(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[3]),
    .I2(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2[2]),
    .I3(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2[3]),
    .O(memload_SB_LUT4_O_17_I0[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [18]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_2_O ),
    .Q(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [18]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O ),
    .Q(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0[0]),
    .I1(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_1 (
    .I0(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0[1]),
    .I1(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .O(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_1_O_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_1_O_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]),
    .I1(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .O(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_1_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [18]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_6_O ),
    .Q(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [18]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_11_O ),
    .Q(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFES_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [18]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_15_O ),
    .Q(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]),
    .O(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [18]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O ),
    .Q(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [18]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O ),
    .Q(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3]),
    .O(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [18]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_14_O ),
    .Q(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [18]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_8_O ),
    .Q(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0]),
    .I1(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [18]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O ),
    .Q(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1[0]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [18]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O ),
    .Q(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [18]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O ),
    .Q(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]),
    .I1(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1]),
    .O(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I0_1 (
    .I0(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]),
    .I1(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) memload_SB_LUT4_O_17_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_1_O[0]),
    .I1(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_1_O[1]),
    .I2(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_1_O[2]),
    .I3(memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_1_O[3]),
    .O(memload_SB_LUT4_O_17_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [18]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(memload_SB_LUT4_O_17_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_17_I0_SB_LUT4_O_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [18]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_13_O ),
    .Q(memload_SB_LUT4_O_17_I0_SB_LUT4_O_I0[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) memload_SB_LUT4_O_18 (
    .I0(memload_SB_LUT4_O_18_I0[0]),
    .I1(memload_SB_LUT4_O_18_I0[1]),
    .I2(memload_SB_LUT4_O_18_I0[2]),
    .I3(memload_SB_LUT4_O_18_I0[3]),
    .O(memload[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) memload_SB_LUT4_O_18_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_18_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[3]),
    .I2(memload_SB_LUT4_O_18_I0_SB_LUT4_O_I2[2]),
    .I3(memload_SB_LUT4_O_18_I0_SB_LUT4_O_I2[3]),
    .O(memload_SB_LUT4_O_18_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) memload_SB_LUT4_O_18_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_18_I0_SB_LUT4_O_1_I0[1]),
    .I1(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I2[2]),
    .I2(memload_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2[2]),
    .I3(memload_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2[3]),
    .O(memload_SB_LUT4_O_18_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_18_I0_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [19]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O ),
    .Q(memload_SB_LUT4_O_18_I0_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_18_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [19]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O ),
    .Q(memload_SB_LUT4_O_18_I0_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) memload_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(memload_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]),
    .I2(memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]),
    .O(memload_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_18_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1[1]),
    .I1(memload_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .O(memload_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) memload_SB_LUT4_O_18_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_18_I0_SB_LUT4_O_2_I0[1]),
    .I1(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[1]),
    .I2(memload_SB_LUT4_O_18_I0_SB_LUT4_O_2_I2[2]),
    .I3(memload_SB_LUT4_O_18_I0_SB_LUT4_O_2_I2[3]),
    .O(memload_SB_LUT4_O_18_I0[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_18_I0_SB_LUT4_O_2_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [19]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O ),
    .Q(memload_SB_LUT4_O_18_I0_SB_LUT4_O_2_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_18_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [19]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O ),
    .Q(memload_SB_LUT4_O_18_I0_SB_LUT4_O_2_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_18_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_18_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_18_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_18_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_18_I0_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_18_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(memload_SB_LUT4_O_18_I0_SB_LUT4_O_2_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_18_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [19]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_11_O ),
    .Q(memload_SB_LUT4_O_18_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_18_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [19]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O ),
    .Q(memload_SB_LUT4_O_18_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_18_I0_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_18_I0_SB_LUT4_O_3_I2[0]),
    .I3(memload_SB_LUT4_O_18_I0_SB_LUT4_O_3_I2[1]),
    .O(memload_SB_LUT4_O_18_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_18_I0_SB_LUT4_O_3_I2_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_18_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_18_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1]),
    .I2(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_18_I0_SB_LUT4_O_3_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_18_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_18_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_18_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .O(memload_SB_LUT4_O_18_I0_SB_LUT4_O_3_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_18_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [19]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O ),
    .Q(memload_SB_LUT4_O_18_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_18_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [19]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_2_O ),
    .Q(memload_SB_LUT4_O_18_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_18_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [19]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_14_O ),
    .Q(memload_SB_LUT4_O_18_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_18_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [19]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_6_O ),
    .Q(memload_SB_LUT4_O_18_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_18_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [19]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_8_O ),
    .Q(memload_SB_LUT4_O_18_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_18_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [19]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(memload_SB_LUT4_O_18_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [19]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_13_O ),
    .Q(memload_SB_LUT4_O_18_I0_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_18_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [19]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O ),
    .Q(memload_SB_LUT4_O_18_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) memload_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(memload_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .I2(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .I3(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]),
    .O(memload_SB_LUT4_O_18_I0_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_18_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]),
    .I1(memload_SB_LUT4_O_18_I0_SB_LUT4_O_2_I0[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]),
    .O(memload_SB_LUT4_O_18_I0_SB_LUT4_O_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [19]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O ),
    .Q(memload_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [19]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_15_O ),
    .Q(memload_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) memload_SB_LUT4_O_19 (
    .I0(memload_SB_LUT4_O_19_I0[0]),
    .I1(memload_SB_LUT4_O_19_I0[1]),
    .I2(memload_SB_LUT4_O_19_I0[2]),
    .I3(memload_SB_LUT4_O_19_I0[3]),
    .O(memload[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_19_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1]),
    .I1(memload_SB_LUT4_O_19_I0_SB_LUT4_O_I1[0]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .O(memload_SB_LUT4_O_19_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_19_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_19_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]),
    .I1(memload_SB_LUT4_O_19_I0_SB_LUT4_O_2_I0[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_2_O[3]),
    .I3(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]),
    .O(memload_SB_LUT4_O_19_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) memload_SB_LUT4_O_19_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_19_I0_SB_LUT4_O_2_I0[1]),
    .I1(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3]),
    .I2(memload_SB_LUT4_O_19_I0_SB_LUT4_O_2_I2[2]),
    .I3(memload_SB_LUT4_O_19_I0_SB_LUT4_O_2_I2[3]),
    .O(memload_SB_LUT4_O_19_I0[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_19_I0_SB_LUT4_O_2_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [20]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O ),
    .Q(memload_SB_LUT4_O_19_I0_SB_LUT4_O_2_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_19_I0_SB_LUT4_O_2_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [20]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_13_O ),
    .Q(memload_SB_LUT4_O_19_I0_SB_LUT4_O_2_I0[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_19_I0_SB_LUT4_O_2_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_19_I0_SB_LUT4_O_2_I0[0]),
    .I1(memload_SB_LUT4_O_19_I0_SB_LUT4_O_2_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2]),
    .O(memload_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_19_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_19_I0_SB_LUT4_O_I0[0]),
    .I3(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]),
    .O(memload_SB_LUT4_O_19_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_19_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_19_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_19_I0_SB_LUT4_O_I1[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I2[2]),
    .O(memload_SB_LUT4_O_19_I0_SB_LUT4_O_2_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_19_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [20]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O ),
    .Q(memload_SB_LUT4_O_19_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_19_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_19_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3]),
    .O(memload_SB_LUT4_O_19_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_19_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [20]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_11_O ),
    .Q(memload_SB_LUT4_O_19_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_19_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_19_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_19_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) memload_SB_LUT4_O_19_I0_SB_LUT4_O_3 (
    .I0(instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I2(instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .I3(instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]),
    .O(memload_SB_LUT4_O_19_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [20]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(memload_SB_LUT4_O_19_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_19_I0_SB_LUT4_O_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [20]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_6_O ),
    .Q(memload_SB_LUT4_O_19_I0_SB_LUT4_O_I0[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [20]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_14_O ),
    .Q(memload_SB_LUT4_O_19_I0_SB_LUT4_O_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [20]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O ),
    .Q(memload_SB_LUT4_O_19_I0_SB_LUT4_O_I1[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_19_I0_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_19_I0_SB_LUT4_O_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_I0_1_I1[0]),
    .I1(instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_I0_1_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3]),
    .O(memload_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1[0]),
    .I1(instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) memload_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I1(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .I2(memload_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2]),
    .I3(memload_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3]),
    .O(memload_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) memload_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .I1(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]),
    .I2(memload_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2]),
    .I3(memload_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3]),
    .O(memload_SB_LUT4_O_1_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [2]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O ),
    .Q(memload_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [2]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_11_O ),
    .Q(memload_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .O(memload_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]),
    .I1(memload_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[2]),
    .I3(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]),
    .O(memload_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [2]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_6_O ),
    .Q(memload_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [2]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O ),
    .Q(memload_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0]),
    .I3(memload_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1]),
    .O(memload_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .I2(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I2[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]),
    .O(memload_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]),
    .O(memload_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [2]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O ),
    .Q(memload_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [2]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(memload_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [2]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O ),
    .Q(memload_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [2]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O ),
    .Q(memload_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_1_I0_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0]),
    .I3(memload_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]),
    .O(memload_SB_LUT4_O_1_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1]),
    .I1(memload_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [2]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_8_O ),
    .Q(memload_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [2]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O ),
    .Q(memload_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [2]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_14_O ),
    .Q(memload_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [2]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_15_O ),
    .Q(memload_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) memload_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(memload_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]),
    .O(memload_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[3]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(memload_SB_LUT4_O_1_I0_SB_LUT4_O_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [2]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O ),
    .Q(memload_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [2]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_2_O ),
    .Q(memload_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [2]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_13_O ),
    .Q(memload_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [2]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O ),
    .Q(memload_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) memload_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_2_I0[0]),
    .I1(memload_SB_LUT4_O_2_I0[1]),
    .I2(memload_SB_LUT4_O_2_I0[2]),
    .I3(memload_SB_LUT4_O_2_I0[3]),
    .O(memload[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) memload_SB_LUT4_O_20 (
    .I0(memload_SB_LUT4_O_20_I0[0]),
    .I1(memload_SB_LUT4_O_20_I0[1]),
    .I2(memload_SB_LUT4_O_20_I0[2]),
    .I3(memload_SB_LUT4_O_20_I0[3]),
    .O(memload[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_20_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_20_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_20_I0_SB_LUT4_O_I1[1]),
    .I2(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .O(memload_SB_LUT4_O_20_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_20_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0[1]),
    .I1(memload_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1[0]),
    .I2(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I2[2]),
    .I3(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3]),
    .O(memload_SB_LUT4_O_20_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [21]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O ),
    .Q(memload_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [21]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O ),
    .Q(memload_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_LUT4_I1 (
    .I0(instruction_out_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]),
    .I1(memload_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]),
    .I3(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]),
    .O(memload_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [21]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_13_O ),
    .Q(memload_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [21]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_15_O ),
    .Q(memload_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) memload_SB_LUT4_O_20_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_20_I0_SB_LUT4_O_2_I0[1]),
    .I1(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]),
    .I2(memload_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2[2]),
    .I3(memload_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2[3]),
    .O(memload_SB_LUT4_O_20_I0[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_20_I0_SB_LUT4_O_2_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [21]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O ),
    .Q(memload_SB_LUT4_O_20_I0_SB_LUT4_O_2_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_20_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [21]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_8_O ),
    .Q(memload_SB_LUT4_O_20_I0_SB_LUT4_O_2_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_20_I0_SB_LUT4_O_2_I0_SB_LUT4_I1 (
    .I0(instruction_out_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]),
    .I1(memload_SB_LUT4_O_20_I0_SB_LUT4_O_2_I0[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[1]),
    .O(memload_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [21]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_14_O ),
    .Q(memload_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFES_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [21]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O ),
    .Q(memload_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [21]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_11_O ),
    .Q(memload_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [21]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O ),
    .Q(memload_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) memload_SB_LUT4_O_20_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]),
    .I1(memload_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]),
    .I2(memload_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[2]),
    .I3(memload_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[3]),
    .O(memload_SB_LUT4_O_20_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [21]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_2_O ),
    .Q(memload_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [21]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(memload_SB_LUT4_O_20_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_I1 (
    .I0(memload_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]),
    .I1(memload_SB_LUT4_O_20_I0_SB_LUT4_O_I0[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[3]),
    .O(memload_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [21]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_6_O ),
    .Q(memload_SB_LUT4_O_20_I0_SB_LUT4_O_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [21]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O ),
    .Q(memload_SB_LUT4_O_20_I0_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_20_I0_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[2]),
    .O(memload_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) memload_SB_LUT4_O_21 (
    .I0(memload_SB_LUT4_O_21_I0[0]),
    .I1(memload_SB_LUT4_O_21_I0[1]),
    .I2(memload_SB_LUT4_O_21_I0[2]),
    .I3(memload_SB_LUT4_O_21_I0[3]),
    .O(memload[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_21_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]),
    .I1(memload_SB_LUT4_O_21_I0_SB_LUT4_O_I1[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_21_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_21_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_21_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_21_I0_SB_LUT4_O_1_I1[1]),
    .I2(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]),
    .I3(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]),
    .O(memload_SB_LUT4_O_21_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_21_I0_SB_LUT4_O_1_I1_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [22]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O ),
    .Q(memload_SB_LUT4_O_21_I0_SB_LUT4_O_1_I1[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_21_I0_SB_LUT4_O_1_I1_SB_DFFES_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [22]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_11_O ),
    .Q(memload_SB_LUT4_O_21_I0_SB_LUT4_O_1_I1[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) memload_SB_LUT4_O_21_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I0[1]),
    .I1(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3]),
    .I2(memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I2[2]),
    .I3(memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I2[3]),
    .O(memload_SB_LUT4_O_21_I0[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [22]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O ),
    .Q(memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [22]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_13_O ),
    .Q(memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I0[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I0[0]),
    .I1(memload_SB_LUT4_O_21_I0_SB_LUT4_O_1_I1[0]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[3]),
    .O(memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .O(memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [22]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_2_O ),
    .Q(memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [22]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_15_O ),
    .Q(memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [22]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O ),
    .Q(memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [22]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O ),
    .Q(memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]),
    .I1(instruction_out_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[1]),
    .I3(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I2[2]),
    .O(memload_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [22]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O ),
    .Q(memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [22]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O ),
    .Q(memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]),
    .I1(instruction_out_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(memload_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) memload_SB_LUT4_O_21_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]),
    .I1(memload_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]),
    .I2(memload_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[2]),
    .I3(memload_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[3]),
    .O(memload_SB_LUT4_O_21_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [22]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(memload_SB_LUT4_O_21_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_21_I0_SB_LUT4_O_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [22]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_8_O ),
    .Q(memload_SB_LUT4_O_21_I0_SB_LUT4_O_I0[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [22]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_14_O ),
    .Q(memload_SB_LUT4_O_21_I0_SB_LUT4_O_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [22]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O ),
    .Q(memload_SB_LUT4_O_21_I0_SB_LUT4_O_I1[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_21_I0_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]),
    .O(memload_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hbfff)
  ) memload_SB_LUT4_O_22 (
    .I0(memload_SB_LUT4_O_22_I0[0]),
    .I1(memload_SB_LUT4_O_22_I0[1]),
    .I2(memload_SB_LUT4_O_22_I0[2]),
    .I3(memload_SB_LUT4_O_22_I0[3]),
    .O(memload[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_22_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2[0]),
    .I3(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]),
    .O(memload_SB_LUT4_O_22_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_22_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I1[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]),
    .O(memload_SB_LUT4_O_22_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [23]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O ),
    .Q(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [23]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O ),
    .Q(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3]),
    .O(memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1 (
    .I0(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I0[0]),
    .I1(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0[1]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[1]),
    .I3(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I2[2]),
    .O(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [23]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_11_O ),
    .Q(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [23]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O ),
    .Q(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[1]),
    .I1(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[3]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [23]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_8_O ),
    .Q(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2]),
    .O(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [23]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_6_O ),
    .Q(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2]),
    .O(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [23]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O ),
    .Q(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [23]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O ),
    .Q(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [23]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_2_O ),
    .Q(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I1_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [23]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_14_O ),
    .Q(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I1[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I1_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I1[0]),
    .I1(instruction_out_SB_LUT4_O_18_I0_SB_LUT4_O_I0[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .O(memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) memload_SB_LUT4_O_22_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[0]),
    .I1(memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[1]),
    .I2(memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[2]),
    .I3(memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[3]),
    .O(memload_SB_LUT4_O_22_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) memload_SB_LUT4_O_22_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]),
    .I1(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]),
    .I2(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]),
    .I3(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]),
    .O(memload_SB_LUT4_O_22_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [23]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_13_O ),
    .Q(memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [23]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2[0]),
    .I1(memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2]),
    .O(memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I0[0]),
    .I1(memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3]),
    .O(memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2[1]),
    .I2(memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]),
    .O(memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[0]),
    .I2(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .I3(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]),
    .O(memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .O(memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_I1_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [23]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O ),
    .Q(memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [23]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_15_O ),
    .Q(memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) memload_SB_LUT4_O_23 (
    .I0(memload_SB_LUT4_O_23_I0[0]),
    .I1(memload_SB_LUT4_O_23_I0[1]),
    .I2(memload_SB_LUT4_O_23_I0[2]),
    .I3(memload_SB_LUT4_O_23_I0[3]),
    .O(memload[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_23_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I1[1]),
    .I2(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]),
    .I3(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3]),
    .O(memload_SB_LUT4_O_23_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_23_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0[1]),
    .I1(memload_SB_LUT4_O_23_I0_SB_LUT4_O_1_I1[1]),
    .I2(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I2[2]),
    .I3(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]),
    .O(memload_SB_LUT4_O_23_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [24]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O ),
    .Q(memload_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [24]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_8_O ),
    .Q(memload_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3]),
    .O(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0_SB_LUT4_I1 (
    .I0(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0[0]),
    .I1(memload_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_23_I0_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [24]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O ),
    .Q(memload_SB_LUT4_O_23_I0_SB_LUT4_O_1_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_23_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [24]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_11_O ),
    .Q(memload_SB_LUT4_O_23_I0_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_23_I0_SB_LUT4_O_1_I1_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_23_I0_SB_LUT4_O_1_I1[0]),
    .I1(memload_SB_LUT4_O_23_I0_SB_LUT4_O_1_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) memload_SB_LUT4_O_23_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_23_I0_SB_LUT4_O_2_I0[0]),
    .I1(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I2(memload_SB_LUT4_O_23_I0_SB_LUT4_O_2_I2[2]),
    .I3(memload_SB_LUT4_O_23_I0_SB_LUT4_O_2_I2[3]),
    .O(memload_SB_LUT4_O_23_I0[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_23_I0_SB_LUT4_O_2_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [24]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_15_O ),
    .Q(memload_SB_LUT4_O_23_I0_SB_LUT4_O_2_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_23_I0_SB_LUT4_O_2_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [24]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_2_O ),
    .Q(memload_SB_LUT4_O_23_I0_SB_LUT4_O_2_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_23_I0_SB_LUT4_O_2_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_23_I0_SB_LUT4_O_2_I0[0]),
    .I1(memload_SB_LUT4_O_23_I0_SB_LUT4_O_2_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_23_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_23_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]),
    .I3(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[1]),
    .O(memload_SB_LUT4_O_23_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_23_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_23_I0_SB_LUT4_O_1_I1[0]),
    .I1(memload_SB_LUT4_O_23_I0_SB_LUT4_O_2_I0[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_23_I0_SB_LUT4_O_2_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_23_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [24]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O ),
    .Q(memload_SB_LUT4_O_23_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_23_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [24]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O ),
    .Q(memload_SB_LUT4_O_23_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_23_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_23_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]),
    .I1(memload_SB_LUT4_O_23_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3]),
    .O(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_23_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I0_1 (
    .I0(memload_SB_LUT4_O_23_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]),
    .I1(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I1_SB_LUT4_I0_1_I1[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]),
    .O(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) memload_SB_LUT4_O_23_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[0]),
    .I1(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[1]),
    .I2(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]),
    .I3(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[3]),
    .O(memload_SB_LUT4_O_23_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [24]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_6_O ),
    .Q(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_DFFES_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [24]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0[0]),
    .I1(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1]),
    .O(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1 (
    .I0(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0[1]),
    .I1(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .O(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [24]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O ),
    .Q(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0_SB_DFFES_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [24]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O ),
    .Q(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_23_I0_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [24]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_13_O ),
    .Q(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_23_I0_SB_LUT4_O_I1_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [24]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O ),
    .Q(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I1[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_23_I0_SB_LUT4_O_I1_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2]),
    .O(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_23_I0_SB_LUT4_O_I1_SB_LUT4_I0_1 (
    .I0(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I1_SB_LUT4_I0_1_I1[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[3]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_23_I0_SB_LUT4_O_I1_SB_LUT4_I0_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [24]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_14_O ),
    .Q(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I1_SB_LUT4_I0_1_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_23_I0_SB_LUT4_O_I1_SB_LUT4_I0_1_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [24]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O ),
    .Q(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I1_SB_LUT4_I0_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_23_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I1_SB_LUT4_I0_1_I1[0]),
    .I1(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I1_SB_LUT4_I0_1_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_23_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) memload_SB_LUT4_O_24 (
    .I0(memload_SB_LUT4_O_24_I0[0]),
    .I1(memload_SB_LUT4_O_24_I0[1]),
    .I2(memload_SB_LUT4_O_24_I0[2]),
    .I3(memload_SB_LUT4_O_24_I0[3]),
    .O(memload[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_24_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1[0]),
    .I2(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .O(memload_SB_LUT4_O_24_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_24_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1[1]),
    .I1(memload_SB_LUT4_O_24_I0_SB_LUT4_O_1_I1[1]),
    .I2(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I2[2]),
    .I3(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3]),
    .O(memload_SB_LUT4_O_24_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_24_I0_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [25]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_13_O ),
    .Q(memload_SB_LUT4_O_24_I0_SB_LUT4_O_1_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_24_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [25]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_11_O ),
    .Q(memload_SB_LUT4_O_24_I0_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_24_I0_SB_LUT4_O_1_I1_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_24_I0_SB_LUT4_O_1_I1[0]),
    .I1(memload_SB_LUT4_O_24_I0_SB_LUT4_O_1_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2]),
    .O(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) memload_SB_LUT4_O_24_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]),
    .I1(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]),
    .I2(memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2[2]),
    .I3(memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2[3]),
    .O(memload_SB_LUT4_O_24_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_24_I0_SB_LUT4_O_1_I1[0]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .I1(memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[1]),
    .O(memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [25]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O ),
    .Q(memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [25]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O ),
    .Q(memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2]),
    .O(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_1 (
    .I0(memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[3]),
    .O(memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [25]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_14_O ),
    .Q(memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [25]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O ),
    .Q(memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0]),
    .I1(memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I1 (
    .I0(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[1]),
    .I1(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]),
    .O(memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) memload_SB_LUT4_O_24_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]),
    .I1(memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]),
    .I2(memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]),
    .I3(memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]),
    .O(memload_SB_LUT4_O_24_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [25]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O ),
    .Q(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [25]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2]),
    .O(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [25]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_8_O ),
    .Q(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [25]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_2_O ),
    .Q(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [25]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O ),
    .Q(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [25]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_6_O ),
    .Q(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1]),
    .O(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [25]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O ),
    .Q(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [25]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_15_O ),
    .Q(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [25]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O ),
    .Q(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [25]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O ),
    .Q(memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) memload_SB_LUT4_O_25 (
    .I0(memload_SB_LUT4_O_25_I0[0]),
    .I1(memload_SB_LUT4_O_25_I0[1]),
    .I2(memload_SB_LUT4_O_25_I0[2]),
    .I3(memload_SB_LUT4_O_25_I0[3]),
    .O(memload[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_25_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_25_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_25_I0_SB_LUT4_O_I1[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]),
    .O(memload_SB_LUT4_O_25_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_25_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_25_I0_SB_LUT4_O_1_I0[1]),
    .I1(memload_SB_LUT4_O_25_I0_SB_LUT4_O_1_I1[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]),
    .O(memload_SB_LUT4_O_25_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_25_I0_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [26]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O ),
    .Q(memload_SB_LUT4_O_25_I0_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_25_I0_SB_LUT4_O_1_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [26]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O ),
    .Q(memload_SB_LUT4_O_25_I0_SB_LUT4_O_1_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_25_I0_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_25_I0_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_25_I0_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2]),
    .O(memload_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_25_I0_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [26]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O ),
    .Q(memload_SB_LUT4_O_25_I0_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_25_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [26]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_15_O ),
    .Q(memload_SB_LUT4_O_25_I0_SB_LUT4_O_1_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_25_I0_SB_LUT4_O_1_I1_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_25_I0_SB_LUT4_O_1_I1[0]),
    .I1(memload_SB_LUT4_O_25_I0_SB_LUT4_O_1_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) memload_SB_LUT4_O_25_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I0[1]),
    .I1(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3]),
    .I2(memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I2[2]),
    .I3(memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I2[3]),
    .O(memload_SB_LUT4_O_25_I0[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [26]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_13_O ),
    .Q(memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [26]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_11_O ),
    .Q(memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I0[0]),
    .I1(memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2]),
    .O(memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3]),
    .O(memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I0_SB_LUT4_I1 (
    .I0(memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]),
    .I1(memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I0[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .O(memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .I1(memload_SB_LUT4_O_25_I0_SB_LUT4_O_1_I0[0]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[3]),
    .O(memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [26]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O ),
    .Q(memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFES_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [26]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2]),
    .O(memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [26]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O ),
    .Q(memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_DFFES_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [26]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_2_O ),
    .Q(memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]),
    .I1(memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) memload_SB_LUT4_O_25_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[0]),
    .I1(memload_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]),
    .I2(memload_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .I3(memload_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[3]),
    .O(memload_SB_LUT4_O_25_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [26]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_8_O ),
    .Q(memload_SB_LUT4_O_25_I0_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [26]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O ),
    .Q(memload_SB_LUT4_O_25_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_25_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_25_I0_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3]),
    .O(memload_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_I1 (
    .I0(memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_25_I0_SB_LUT4_O_I0[1]),
    .I2(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [26]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_14_O ),
    .Q(memload_SB_LUT4_O_25_I0_SB_LUT4_O_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [26]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_6_O ),
    .Q(memload_SB_LUT4_O_25_I0_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_25_I0_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_25_I0_SB_LUT4_O_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_25_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_I1 (
    .I0(memload_SB_LUT4_O_25_I0_SB_LUT4_O_1_I1[0]),
    .I1(memload_SB_LUT4_O_25_I0_SB_LUT4_O_I1[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(memload_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[1]),
    .I3(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I2[2]),
    .O(memload_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [26]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O ),
    .Q(memload_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [26]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O ),
    .Q(memload_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) memload_SB_LUT4_O_26 (
    .I0(memload_SB_LUT4_O_26_I0[0]),
    .I1(memload_SB_LUT4_O_26_I0[1]),
    .I2(memload_SB_LUT4_O_26_I0[2]),
    .I3(memload_SB_LUT4_O_26_I0[3]),
    .O(memload[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_26_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_26_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_26_I0_SB_LUT4_O_I1[0]),
    .I2(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]),
    .I3(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3]),
    .O(memload_SB_LUT4_O_26_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_26_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_26_I0_SB_LUT4_O_I0[1]),
    .I1(memload_SB_LUT4_O_26_I0_SB_LUT4_O_1_I1[1]),
    .I2(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I2[2]),
    .I3(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]),
    .O(memload_SB_LUT4_O_26_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_26_I0_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [27]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O ),
    .Q(memload_SB_LUT4_O_26_I0_SB_LUT4_O_1_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_26_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [27]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O ),
    .Q(memload_SB_LUT4_O_26_I0_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_26_I0_SB_LUT4_O_1_I1_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_26_I0_SB_LUT4_O_1_I1[0]),
    .I1(memload_SB_LUT4_O_26_I0_SB_LUT4_O_1_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2]),
    .O(memload_SB_LUT4_O_26_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_26_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_26_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) memload_SB_LUT4_O_26_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[0]),
    .I1(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2]),
    .I2(memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[2]),
    .I3(memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[3]),
    .O(memload_SB_LUT4_O_26_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) memload_SB_LUT4_O_26_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(memload_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I2(memload_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .I3(memload_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]),
    .O(memload_SB_LUT4_O_26_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_26_I0_SB_LUT4_O_1_I1_SB_LUT4_I1 (
    .I0(memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0]),
    .I1(memload_SB_LUT4_O_26_I0_SB_LUT4_O_1_I1[0]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]),
    .O(memload_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) memload_SB_LUT4_O_26_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I0[0]),
    .I1(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]),
    .I2(memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I2[2]),
    .I3(memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I2[3]),
    .O(memload_SB_LUT4_O_26_I0[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [27]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_11_O ),
    .Q(memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [27]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O ),
    .Q(memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I0[0]),
    .I1(memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [27]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O ),
    .Q(memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[0]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2]),
    .O(memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[2]),
    .O(memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]),
    .I1(memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .O(memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [27]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_14_O ),
    .Q(memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [27]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O ),
    .Q(memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0]),
    .I1(memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [27]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O ),
    .Q(memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_DFFES_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [27]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_2_O ),
    .Q(memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0]),
    .I1(memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) memload_SB_LUT4_O_26_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[0]),
    .I1(memload_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]),
    .I2(memload_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .I3(memload_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[3]),
    .O(memload_SB_LUT4_O_26_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [27]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O ),
    .Q(memload_SB_LUT4_O_26_I0_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [27]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(memload_SB_LUT4_O_26_I0_SB_LUT4_O_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_26_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_26_I0_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3]),
    .O(memload_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [27]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_13_O ),
    .Q(memload_SB_LUT4_O_26_I0_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [27]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_15_O ),
    .Q(memload_SB_LUT4_O_26_I0_SB_LUT4_O_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_26_I0_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_26_I0_SB_LUT4_O_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_26_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_I1 (
    .I0(memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I0[1]),
    .I1(memload_SB_LUT4_O_26_I0_SB_LUT4_O_I1[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[0]),
    .I1(memload_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[3]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .O(memload_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [27]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_6_O ),
    .Q(memload_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [27]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O ),
    .Q(memload_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [27]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_8_O ),
    .Q(memload_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) memload_SB_LUT4_O_27 (
    .I0(memload_SB_LUT4_O_27_I0[0]),
    .I1(memload_SB_LUT4_O_27_I0[1]),
    .I2(memload_SB_LUT4_O_27_I0[2]),
    .I3(memload_SB_LUT4_O_27_I0[3]),
    .O(memload[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_27_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I0[1]),
    .I1(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I1[1]),
    .I2(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I2[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_27_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_27_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_27_I0_SB_LUT4_O_1_I0[1]),
    .I1(memload_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1[1]),
    .I2(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]),
    .I3(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3]),
    .O(memload_SB_LUT4_O_27_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_27_I0_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [29]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O ),
    .Q(memload_SB_LUT4_O_27_I0_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_27_I0_SB_LUT4_O_1_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [29]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O ),
    .Q(memload_SB_LUT4_O_27_I0_SB_LUT4_O_1_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_27_I0_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_27_I0_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_27_I0_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2]),
    .O(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [29]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_13_O ),
    .Q(memload_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [29]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_2_O ),
    .Q(memload_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1[0]),
    .I1(memload_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_1 (
    .I0(memload_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1[0]),
    .I1(memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) memload_SB_LUT4_O_27_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I0[0]),
    .I1(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[3]),
    .I2(memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I2[2]),
    .I3(memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I2[3]),
    .O(memload_SB_LUT4_O_27_I0[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [29]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O ),
    .Q(memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I0[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I0_SB_DFFES_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [29]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O ),
    .Q(memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I0[0]),
    .I1(memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2]),
    .O(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I0[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[2]),
    .O(memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [29]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_8_O ),
    .Q(memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [29]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_15_O ),
    .Q(memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1 (
    .I0(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]),
    .I1(memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]),
    .O(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [29]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_14_O ),
    .Q(memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [29]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O ),
    .Q(memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0]),
    .I1(memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) memload_SB_LUT4_O_27_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[0]),
    .I1(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[1]),
    .I2(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]),
    .I3(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[3]),
    .O(memload_SB_LUT4_O_27_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [29]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O ),
    .Q(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [29]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_6_O ),
    .Q(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_I1 (
    .I0(memload_SB_LUT4_O_27_I0_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I0[0]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .O(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [29]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_11_O ),
    .Q(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [29]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O ),
    .Q(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]),
    .I1(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2]),
    .O(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I1 (
    .I0(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I1_I0[1]),
    .I1(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I1[0]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]),
    .O(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [29]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O ),
    .Q(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [29]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(memload_SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) memload_SB_LUT4_O_28 (
    .I0(memload_SB_LUT4_O_28_I0[0]),
    .I1(memload_SB_LUT4_O_28_I0[1]),
    .I2(memload_SB_LUT4_O_28_I0[2]),
    .I3(memload_SB_LUT4_O_28_I0[3]),
    .O(memload[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) memload_SB_LUT4_O_28_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_28_I0_SB_LUT4_O_I0[1]),
    .I1(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3]),
    .I2(memload_SB_LUT4_O_28_I0_SB_LUT4_O_I2[2]),
    .I3(memload_SB_LUT4_O_28_I0_SB_LUT4_O_I2[3]),
    .O(memload_SB_LUT4_O_28_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) memload_SB_LUT4_O_28_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_28_I0_SB_LUT4_O_1_I0[1]),
    .I1(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]),
    .I2(memload_SB_LUT4_O_28_I0_SB_LUT4_O_1_I2[2]),
    .I3(memload_SB_LUT4_O_28_I0_SB_LUT4_O_1_I2[3]),
    .O(memload_SB_LUT4_O_28_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_28_I0_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [30]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O ),
    .Q(memload_SB_LUT4_O_28_I0_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_28_I0_SB_LUT4_O_1_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [30]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O ),
    .Q(memload_SB_LUT4_O_28_I0_SB_LUT4_O_1_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_28_I0_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_28_I0_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_28_I0_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1]),
    .O(memload_SB_LUT4_O_28_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_28_I0_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_28_I0_SB_LUT4_O_1_I0[0]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[2]),
    .O(memload_SB_LUT4_O_28_I0_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_28_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_28_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_28_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[3]),
    .I3(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]),
    .O(memload_SB_LUT4_O_28_I0_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_28_I0_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_28_I0_SB_LUT4_O_2_I2[0]),
    .I3(memload_SB_LUT4_O_28_I0_SB_LUT4_O_2_I2[1]),
    .O(memload_SB_LUT4_O_28_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_28_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_28_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]),
    .I1(memload_SB_LUT4_O_28_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_28_I0_SB_LUT4_O_2_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_28_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_28_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_28_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]),
    .O(memload_SB_LUT4_O_28_I0_SB_LUT4_O_2_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_28_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [30]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_8_O ),
    .Q(memload_SB_LUT4_O_28_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_28_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [30]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(memload_SB_LUT4_O_28_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_28_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_28_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_28_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2]),
    .O(memload_SB_LUT4_O_28_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_28_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [30]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_15_O ),
    .Q(memload_SB_LUT4_O_28_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_28_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [30]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O ),
    .Q(memload_SB_LUT4_O_28_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_28_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_28_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_28_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_28_I0_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_28_I0_SB_LUT4_O_3_I2[0]),
    .I3(memload_SB_LUT4_O_28_I0_SB_LUT4_O_3_I2[1]),
    .O(memload_SB_LUT4_O_28_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_28_I0_SB_LUT4_O_3_I2_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_28_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_28_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[0]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .O(memload_SB_LUT4_O_28_I0_SB_LUT4_O_3_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_28_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_28_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_28_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]),
    .I2(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I2[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(memload_SB_LUT4_O_28_I0_SB_LUT4_O_3_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_28_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [30]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O ),
    .Q(memload_SB_LUT4_O_28_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_28_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [30]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O ),
    .Q(memload_SB_LUT4_O_28_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_28_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_28_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_28_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3]),
    .O(memload_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_28_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [30]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_14_O ),
    .Q(memload_SB_LUT4_O_28_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_28_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [30]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_2_O ),
    .Q(memload_SB_LUT4_O_28_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_28_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_28_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_28_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_28_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_28_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [30]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_11_O ),
    .Q(memload_SB_LUT4_O_28_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_28_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [30]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O ),
    .Q(memload_SB_LUT4_O_28_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_28_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_28_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_28_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [30]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_13_O ),
    .Q(memload_SB_LUT4_O_28_I0_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [30]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O ),
    .Q(memload_SB_LUT4_O_28_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_28_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_28_I0_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2]),
    .O(memload_SB_LUT4_O_28_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_28_I0_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_28_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .O(memload_SB_LUT4_O_28_I0_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_28_I0_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_28_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I1(memload_SB_LUT4_O_28_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[1]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_28_I0_SB_LUT4_O_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_28_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [30]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O ),
    .Q(memload_SB_LUT4_O_28_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_28_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [30]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_6_O ),
    .Q(memload_SB_LUT4_O_28_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_28_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_28_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .I1(memload_SB_LUT4_O_28_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_28_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) memload_SB_LUT4_O_29 (
    .I0(memload_SB_LUT4_O_29_I0[0]),
    .I1(memload_SB_LUT4_O_29_I0[1]),
    .I2(memload_SB_LUT4_O_29_I0[2]),
    .I3(memload_SB_LUT4_O_29_I0[3]),
    .O(memload[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_29_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_29_I0_SB_LUT4_O_I1[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[2]),
    .O(memload_SB_LUT4_O_29_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_29_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_29_I0_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_29_I0_SB_LUT4_O_1_I0[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3]),
    .O(memload_SB_LUT4_O_29_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_29_I0_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [31]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_13_O ),
    .Q(memload_SB_LUT4_O_29_I0_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_29_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [31]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_2_O ),
    .Q(memload_SB_LUT4_O_29_I0_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_29_I0_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_29_I0_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_29_I0_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) memload_SB_LUT4_O_29_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I0[0]),
    .I1(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]),
    .I2(memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I2[2]),
    .I3(memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I2[3]),
    .O(memload_SB_LUT4_O_29_I0[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [31]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O ),
    .Q(memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [31]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O ),
    .Q(memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I0[1]),
    .I1(memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]),
    .O(memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]),
    .I2(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .I3(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]),
    .O(memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_29_I0_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[3]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [31]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_14_O ),
    .Q(memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [31]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_8_O ),
    .Q(memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [31]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O ),
    .Q(memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2]),
    .O(memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [31]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0]),
    .I1(memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) memload_SB_LUT4_O_29_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[0]),
    .I1(memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[1]),
    .I2(memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2]),
    .I3(memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[3]),
    .O(memload_SB_LUT4_O_29_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [31]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_11_O ),
    .Q(memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [31]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O ),
    .Q(memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1]),
    .O(memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0[0]),
    .I1(memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3]),
    .O(memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I1 (
    .I0(memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0[1]),
    .I1(memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0[1]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [31]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O ),
    .Q(memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [31]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O ),
    .Q(memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[0]),
    .I1(memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0[0]),
    .I2(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I2[2]),
    .I3(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]),
    .O(memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [31]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_6_O ),
    .Q(memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [31]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O ),
    .Q(memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_29_I0_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [31]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O ),
    .Q(memload_SB_LUT4_O_29_I0_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_29_I0_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [31]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_15_O ),
    .Q(memload_SB_LUT4_O_29_I0_SB_LUT4_O_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) memload_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]),
    .I1(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3]),
    .I2(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I2[2]),
    .I3(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I2[3]),
    .O(memload_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) memload_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]),
    .I1(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]),
    .I2(memload_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[2]),
    .I3(memload_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[3]),
    .O(memload_SB_LUT4_O_2_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [3]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O ),
    .Q(memload_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [3]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O ),
    .Q(memload_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[1]),
    .I1(memload_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .O(memload_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [3]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_11_O ),
    .Q(memload_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [3]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O ),
    .Q(memload_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(memload_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]),
    .O(memload_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(instruction_out_SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1[1]),
    .I1(instruction_out_SB_LUT4_O_5_I0_SB_LUT4_O_I0[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[2]),
    .O(memload_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [3]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_14_O ),
    .Q(memload_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [3]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_8_O ),
    .Q(memload_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_2_I0_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[0]),
    .I3(memload_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[1]),
    .O(memload_SB_LUT4_O_2_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[0]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(memload_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[3]),
    .O(memload_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [3]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O ),
    .Q(memload_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [3]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_2_O ),
    .Q(memload_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1[0]),
    .I1(memload_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [3]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_6_O ),
    .Q(memload_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [3]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O ),
    .Q(memload_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [3]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_13_O ),
    .Q(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [3]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O ),
    .Q(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2]),
    .O(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]),
    .O(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I3(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I2[2]),
    .O(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .I1(memload_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]),
    .O(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [3]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O ),
    .Q(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [3]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[0]),
    .I1(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3]),
    .O(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) memload_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_3_I0[0]),
    .I1(memload_SB_LUT4_O_3_I0[1]),
    .I2(memload_SB_LUT4_O_3_I0[2]),
    .I3(memload_SB_LUT4_O_3_I0[3]),
    .O(memload[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3fff)
  ) memload_SB_LUT4_O_30 (
    .I0(1'h0),
    .I1(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [1]),
    .I2(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [2]),
    .I3(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [3]),
    .O(memload[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) memload_SB_LUT4_O_31 (
    .I0(memload_SB_LUT4_O_31_I0[0]),
    .I1(memload_SB_LUT4_O_31_I0[1]),
    .I2(memload_SB_LUT4_O_31_I0[2]),
    .I3(memload_SB_LUT4_O_31_I0[3]),
    .O(memload[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) memload_SB_LUT4_O_31_I0_SB_LUT4_O (
    .I0(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]),
    .I1(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]),
    .I2(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]),
    .I3(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]),
    .O(memload_SB_LUT4_O_31_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) memload_SB_LUT4_O_31_I0_SB_LUT4_O_1 (
    .I0(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]),
    .I1(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]),
    .I2(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]),
    .I3(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]),
    .O(memload_SB_LUT4_O_31_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) memload_SB_LUT4_O_31_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_31_I0_SB_LUT4_O_2_I0[0]),
    .I1(memload_SB_LUT4_O_31_I0_SB_LUT4_O_2_I0[1]),
    .I2(memload_SB_LUT4_O_31_I0_SB_LUT4_O_2_I0[2]),
    .I3(memload_SB_LUT4_O_31_I0_SB_LUT4_O_2_I0[3]),
    .O(memload_SB_LUT4_O_31_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) memload_SB_LUT4_O_31_I0_SB_LUT4_O_3 (
    .I0(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I2(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .I3(instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]),
    .O(memload_SB_LUT4_O_31_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_3_I0_SB_LUT4_O (
    .I0(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [0]),
    .I1(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[3]),
    .O(memload_SB_LUT4_O_3_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_3_I0_SB_LUT4_O_1 (
    .I0(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [0]),
    .I1(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[2]),
    .I3(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3]),
    .O(memload_SB_LUT4_O_3_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) memload_SB_LUT4_O_3_I0_SB_LUT4_O_2 (
    .I0(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [0]),
    .I1(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]),
    .I2(memload_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[2]),
    .I3(memload_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[3]),
    .O(memload_SB_LUT4_O_3_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [0]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(memload_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [0]),
    .I1(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [0]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[1]),
    .I3(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]),
    .O(memload_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) memload_SB_LUT4_O_3_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[0]),
    .I1(memload_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[1]),
    .I2(memload_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[2]),
    .I3(memload_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[3]),
    .O(memload_SB_LUT4_O_3_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0_SB_LUT4_O (
    .I0(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [0]),
    .I1(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]),
    .O(memload_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1 (
    .I0(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [1]),
    .I1(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2 (
    .I0(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [0]),
    .I1(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [1]),
    .I2(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I2[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3 (
    .I0(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [0]),
    .I1(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [1]),
    .I2(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .O(memload_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) memload_SB_LUT4_O_4 (
    .I0(memload_SB_LUT4_O_4_I0[0]),
    .I1(memload_SB_LUT4_O_4_I0[1]),
    .I2(memload_SB_LUT4_O_4_I0[2]),
    .I3(memload_SB_LUT4_O_4_I0[3]),
    .O(memload[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) memload_SB_LUT4_O_4_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(memload_SB_LUT4_O_4_I0_SB_LUT4_O_I1[0]),
    .I2(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]),
    .I3(memload_SB_LUT4_O_4_I0_SB_LUT4_O_I3[2]),
    .O(memload_SB_LUT4_O_4_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) memload_SB_LUT4_O_4_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[2]),
    .O(memload_SB_LUT4_O_4_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [5]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_6_O ),
    .Q(memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [5]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_15_O ),
    .Q(memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1[0]),
    .I1(memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [5]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_14_O ),
    .Q(memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]),
    .I3(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]),
    .O(memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [5]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O ),
    .Q(memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0[0]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2]),
    .O(memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I2_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [5]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I2_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [5]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O ),
    .Q(memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) memload_SB_LUT4_O_4_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I0[0]),
    .I1(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I2[2]),
    .I2(memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[2]),
    .I3(memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[3]),
    .O(memload_SB_LUT4_O_4_I0[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [5]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O ),
    .Q(memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I0_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I0[0]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3]),
    .O(memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I0_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3]),
    .I3(memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]),
    .O(memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I0_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_4_I0_SB_LUT4_O_I1[0]),
    .I1(pc[5]),
    .I2(pc[4]),
    .I3(memload_SB_LUT4_O_4_I0_SB_LUT4_O_I1[3]),
    .O(memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I0_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_4_I0_SB_LUT4_O_3_I0[0]),
    .I1(memload_SB_LUT4_O_4_I0_SB_LUT4_O_3_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2]),
    .O(memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I0_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I2_O[0]),
    .I1(memload_SB_LUT4_O_4_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[3]),
    .I3(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]),
    .O(memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [5]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O ),
    .Q(memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]),
    .I1(pc[3]),
    .I2(pc[2]),
    .I3(memload_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0[3]),
    .O(memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [5]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_8_O ),
    .Q(memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0800)
  ) memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0]),
    .I1(pc[5]),
    .I2(pc[4]),
    .I3(memload_SB_LUT4_O_4_I0_SB_LUT4_O_I1[3]),
    .O(memload_SB_LUT4_O_4_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) memload_SB_LUT4_O_4_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_4_I0_SB_LUT4_O_3_I0[1]),
    .I1(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3]),
    .I2(memload_SB_LUT4_O_4_I0_SB_LUT4_O_3_I2[2]),
    .I3(memload_SB_LUT4_O_4_I0_SB_LUT4_O_3_I2[3]),
    .O(memload_SB_LUT4_O_4_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_4_I0_SB_LUT4_O_3_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [5]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_13_O ),
    .Q(memload_SB_LUT4_O_4_I0_SB_LUT4_O_3_I0[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_4_I0_SB_LUT4_O_3_I0_SB_DFFES_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [5]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_11_O ),
    .Q(memload_SB_LUT4_O_4_I0_SB_LUT4_O_3_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_4_I0_SB_LUT4_O_3_I2_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_4_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .O(memload_SB_LUT4_O_4_I0_SB_LUT4_O_3_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_4_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_4_I0_SB_LUT4_O_3_I0[0]),
    .I1(memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_4_I0_SB_LUT4_O_3_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_4_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [5]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_2_O ),
    .Q(memload_SB_LUT4_O_4_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_4_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_4_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_4_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_4_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [5]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O ),
    .Q(memload_SB_LUT4_O_4_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_4_I0_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [5]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O ),
    .Q(memload_SB_LUT4_O_4_I0_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) memload_SB_LUT4_O_4_I0_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(pc[3]),
    .I3(pc[2]),
    .O(memload_SB_LUT4_O_4_I0_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(memload_SB_LUT4_O_4_I0_SB_LUT4_O_I3[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [5]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O ),
    .Q(memload_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [5]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O ),
    .Q(memload_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1]),
    .O(memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) memload_SB_LUT4_O_5 (
    .I0(memload_SB_LUT4_O_5_I0[0]),
    .I1(memload_SB_LUT4_O_5_I0[1]),
    .I2(memload_SB_LUT4_O_5_I0[2]),
    .I3(memload_SB_LUT4_O_5_I0[3]),
    .O(memload[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) memload_SB_LUT4_O_5_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[2]),
    .I2(memload_SB_LUT4_O_5_I0_SB_LUT4_O_I2[2]),
    .I3(memload_SB_LUT4_O_5_I0_SB_LUT4_O_I2[3]),
    .O(memload_SB_LUT4_O_5_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) memload_SB_LUT4_O_5_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I2(memload_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2[2]),
    .I3(memload_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2[3]),
    .O(memload_SB_LUT4_O_5_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [6]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_2_O ),
    .Q(memload_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) memload_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(pc[5]),
    .I3(pc[4]),
    .O(memload_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) memload_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[1]),
    .I2(memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]),
    .O(memload_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]),
    .I1(instruction_out_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[1]),
    .I3(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I2[2]),
    .O(memload_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [6]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O ),
    .Q(memload_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_5_I0_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_5_I0_SB_LUT4_O_2_I2[0]),
    .I3(memload_SB_LUT4_O_5_I0_SB_LUT4_O_2_I2[1]),
    .O(memload_SB_LUT4_O_5_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_5_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(instruction_out_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_5_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .I2(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_5_I0_SB_LUT4_O_2_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_5_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_5_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[0]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(memload_SB_LUT4_O_5_I0_SB_LUT4_O_2_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_5_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [6]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_8_O ),
    .Q(memload_SB_LUT4_O_5_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_5_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [6]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O ),
    .Q(memload_SB_LUT4_O_5_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_5_I0_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2[0]),
    .I3(memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2[1]),
    .O(memload_SB_LUT4_O_5_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[3]),
    .O(memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]),
    .I1(instruction_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_2_O[3]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .O(memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [6]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_6_O ),
    .Q(memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [6]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O ),
    .Q(memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [6]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O ),
    .Q(memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2]),
    .O(memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0800)
  ) memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0[0]),
    .I1(pc[3]),
    .I2(pc[2]),
    .I3(memload_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0[3]),
    .O(memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2]),
    .O(memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [6]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_13_O ),
    .Q(memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [6]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O ),
    .Q(memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [6]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O ),
    .Q(memload_SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_5_I0_SB_LUT4_O_I0[0]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1]),
    .O(memload_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3]),
    .O(memload_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_5_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_5_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2]),
    .O(memload_SB_LUT4_O_5_I0_SB_LUT4_O_I0_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) memload_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(memload_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .I2(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .I3(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]),
    .O(memload_SB_LUT4_O_5_I0_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I1(memload_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .O(memload_SB_LUT4_O_5_I0_SB_LUT4_O_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [6]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_15_O ),
    .Q(memload_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [6]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_14_O ),
    .Q(memload_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [6]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O ),
    .Q(memload_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) memload_SB_LUT4_O_6 (
    .I0(memload_SB_LUT4_O_6_I0[0]),
    .I1(memload_SB_LUT4_O_6_I0[1]),
    .I2(memload_SB_LUT4_O_6_I0[2]),
    .I3(memload_SB_LUT4_O_6_I0[3]),
    .O(memload[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) memload_SB_LUT4_O_6_I0_SB_LUT4_O (
    .I0(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I2(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .I3(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]),
    .O(memload_SB_LUT4_O_6_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) memload_SB_LUT4_O_6_I0_SB_LUT4_O_1 (
    .I0(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[0]),
    .I1(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[1]),
    .I2(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[2]),
    .I3(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[3]),
    .O(memload_SB_LUT4_O_6_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) memload_SB_LUT4_O_6_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0[0]),
    .I1(memload_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0[3]),
    .O(memload_SB_LUT4_O_6_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0200)
  ) memload_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(memload_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) memload_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0[0]),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .O(memload_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) memload_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0[0]),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[2]),
    .O(memload_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [7]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_2_O ),
    .Q(memload_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [7]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O ),
    .Q(memload_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) memload_SB_LUT4_O_6_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0[0]),
    .I1(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0[3]),
    .O(memload_SB_LUT4_O_6_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0800)
  ) memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[2]),
    .O(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0200)
  ) memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[2]),
    .O(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0800)
  ) memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2 (
    .I0(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[0]),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[2]),
    .O(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [7]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_11_O ),
    .Q(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[2]),
    .O(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[2]),
    .O(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_2 (
    .I0(1'h0),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[2]),
    .O(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3 (
    .I0(1'h0),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[2]),
    .O(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfd00)
  ) memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_O (
    .I0(aluOut_SB_LUT4_O_1_I1[0]),
    .I1(aluOut_SB_LUT4_O_1_I1[1]),
    .I2(aluOut_SB_LUT4_O_1_I1[2]),
    .I3(aluOut[3]),
    .O(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [7]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O ),
    .Q(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [7]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O ),
    .Q(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[2]),
    .O(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[2]),
    .O(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2 (
    .I0(1'h0),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[2]),
    .O(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .O(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0200)
  ) memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(aluOut_SB_LUT4_O_1_I1[0]),
    .I1(aluOut_SB_LUT4_O_1_I1[1]),
    .I2(aluOut_SB_LUT4_O_1_I1[2]),
    .I3(aluOut[3]),
    .O(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) memload_SB_LUT4_O_7 (
    .I0(memload_SB_LUT4_O_7_I0[0]),
    .I1(memload_SB_LUT4_O_7_I0[1]),
    .I2(memload_SB_LUT4_O_7_I0[2]),
    .I3(memload_SB_LUT4_O_7_I0[3]),
    .O(memload[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_7_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I1[1]),
    .I2(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I2[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_7_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_7_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]),
    .I2(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]),
    .I3(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3]),
    .O(memload_SB_LUT4_O_7_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [8]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_14_O ),
    .Q(memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [8]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O ),
    .Q(memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_I1 (
    .I0(memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I0[1]),
    .I1(memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [8]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_8_O ),
    .Q(memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [8]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O ),
    .Q(memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[3]),
    .O(memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[1]),
    .I1(memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I0[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [8]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_2_O ),
    .Q(memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFES_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [8]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O ),
    .Q(memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_7_I0_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2[0]),
    .I3(memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2[1]),
    .O(memload_SB_LUT4_O_7_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]),
    .O(memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I1[0]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]),
    .O(memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [8]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O ),
    .Q(memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3]),
    .O(memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [8]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O ),
    .Q(memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2]),
    .O(memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [8]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O ),
    .Q(memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_DFFES_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [8]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]),
    .I1(memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .O(memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [8]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_6_O ),
    .Q(memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [8]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_15_O ),
    .Q(memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) memload_SB_LUT4_O_7_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]),
    .I1(memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]),
    .I2(memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]),
    .I3(memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]),
    .O(memload_SB_LUT4_O_7_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [8]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_13_O ),
    .Q(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [8]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O ),
    .Q(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3]),
    .O(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I0[0]),
    .I1(memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1]),
    .O(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [8]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_11_O ),
    .Q(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [8]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O ),
    .Q(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) memload_SB_LUT4_O_8 (
    .I0(memload_SB_LUT4_O_8_I0[0]),
    .I1(memload_SB_LUT4_O_8_I0[1]),
    .I2(memload_SB_LUT4_O_8_I0[2]),
    .I3(memload_SB_LUT4_O_8_I0[3]),
    .O(memload[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_8_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]),
    .I1(memload_SB_LUT4_O_8_I0_SB_LUT4_O_I1[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_2_O[3]),
    .I3(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3]),
    .O(memload_SB_LUT4_O_8_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_8_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0[1]),
    .I1(memload_SB_LUT4_O_8_I0_SB_LUT4_O_1_I1[0]),
    .I2(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I2[2]),
    .I3(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]),
    .O(memload_SB_LUT4_O_8_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [9]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O ),
    .Q(memload_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [9]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O ),
    .Q(memload_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_8_I0_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [9]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_15_O ),
    .Q(memload_SB_LUT4_O_8_I0_SB_LUT4_O_1_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_8_I0_SB_LUT4_O_1_I1_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [9]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O ),
    .Q(memload_SB_LUT4_O_8_I0_SB_LUT4_O_1_I1[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_8_I0_SB_LUT4_O_1_I1_SB_LUT4_I1 (
    .I0(memload_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0]),
    .I1(memload_SB_LUT4_O_8_I0_SB_LUT4_O_1_I1[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]),
    .O(memload_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_8_I0_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2[0]),
    .I3(memload_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2[1]),
    .O(memload_SB_LUT4_O_8_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[3]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(memload_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]),
    .O(memload_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [9]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(memload_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [9]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_14_O ),
    .Q(memload_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [9]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O ),
    .Q(memload_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [9]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O ),
    .Q(memload_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I1 (
    .I0(instruction_out_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .I1(memload_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[2]),
    .I3(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]),
    .O(memload_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [9]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O ),
    .Q(memload_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [9]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_6_O ),
    .Q(memload_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I1 (
    .I0(instruction_out_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .I1(memload_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .O(memload_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) memload_SB_LUT4_O_8_I0_SB_LUT4_O_3 (
    .I0(memload_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0]),
    .I1(memload_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1]),
    .I2(memload_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[2]),
    .I3(memload_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[3]),
    .O(memload_SB_LUT4_O_8_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [9]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_11_O ),
    .Q(memload_SB_LUT4_O_8_I0_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [9]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O ),
    .Q(memload_SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [9]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_13_O ),
    .Q(memload_SB_LUT4_O_8_I0_SB_LUT4_O_I1[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_DFFES_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [9]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_8_O ),
    .Q(memload_SB_LUT4_O_8_I0_SB_LUT4_O_I1[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_8_I0_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_8_I0_SB_LUT4_O_I0[0]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[1]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_8_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) memload_SB_LUT4_O_9 (
    .I0(memload_SB_LUT4_O_9_I0[0]),
    .I1(memload_SB_LUT4_O_9_I0[1]),
    .I2(memload_SB_LUT4_O_9_I0[2]),
    .I3(memload_SB_LUT4_O_9_I0[3]),
    .O(memload[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_9_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_9_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_9_I0_SB_LUT4_O_I1[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3]),
    .O(memload_SB_LUT4_O_9_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_9_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_9_I0_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]),
    .O(memload_SB_LUT4_O_9_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [10]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_15_O ),
    .Q(memload_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1[0]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [10]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(memload_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_9_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_9_I0_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_9_I0_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2[0]),
    .I3(memload_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2[1]),
    .O(memload_SB_LUT4_O_9_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_9_I0_SB_LUT4_O_I0[1]),
    .I2(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[1]),
    .I3(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I2[2]),
    .O(memload_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]),
    .I1(memload_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [10]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_14_O ),
    .Q(memload_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [10]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O ),
    .Q(memload_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0]),
    .I1(memload_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I1 (
    .I0(instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[0]),
    .I1(memload_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]),
    .I3(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]),
    .O(instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [10]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O ),
    .Q(memload_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [10]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_11_O ),
    .Q(memload_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3]),
    .O(memload_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) memload_SB_LUT4_O_9_I0_SB_LUT4_O_3 (
    .I0(instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I2(instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .I3(instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]),
    .O(memload_SB_LUT4_O_9_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [10]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O ),
    .Q(memload_SB_LUT4_O_9_I0_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_9_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [10]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_2_O ),
    .Q(memload_SB_LUT4_O_9_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER memload_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\aluMux.in2 [10]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O ),
    .Q(memload_SB_LUT4_O_9_I0_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [10]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_13_O ),
    .Q(memload_SB_LUT4_O_9_I0_SB_LUT4_O_I1[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_9_I0_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_9_I0_SB_LUT4_O_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2]),
    .O(memload_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[0]),
    .I1(instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2]),
    .O(memload_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) memload_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]),
    .I2(memload_SB_LUT4_O_I0_SB_LUT4_O_I2[2]),
    .I3(memload_SB_LUT4_O_I0_SB_LUT4_O_I2[3]),
    .O(memload_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) memload_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I1(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]),
    .I2(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2]),
    .I3(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3]),
    .O(memload_SB_LUT4_O_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [1]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O ),
    .Q(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_DFFES_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [1]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O ),
    .Q(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2]),
    .O(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .I3(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]),
    .O(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]),
    .I3(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]),
    .O(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]),
    .I1(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[2]),
    .I3(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[1]),
    .O(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [1]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O ),
    .Q(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_DFFES_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [1]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0]),
    .I1(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2]),
    .O(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]),
    .I3(memload_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]),
    .O(memload_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[3]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1]),
    .I1(memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]),
    .O(memload_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) memload_SB_LUT4_O_I0_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memload_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]),
    .I3(memload_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]),
    .O(memload_SB_LUT4_O_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O (
    .I0(memload_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1]),
    .I1(memload_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[1]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .O(memload_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]),
    .I2(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(memload_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [1]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O ),
    .Q(memload_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_DFFES_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [1]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_2_O ),
    .Q(memload_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [1]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_6_O ),
    .Q(memload_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_DFFES_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [1]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O ),
    .Q(memload_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [1]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_14_O ),
    .Q(memload_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1_SB_DFFES_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [1]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_8_O ),
    .Q(memload_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [1]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_11_O ),
    .Q(memload_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFES_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [1]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O ),
    .Q(memload_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .I3(aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2]),
    .O(memload_SB_LUT4_O_I0_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I2[2]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_2_O[3]),
    .O(memload_SB_LUT4_O_I0_SB_LUT4_O_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [1]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O ),
    .Q(memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFES_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [1]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_15_O ),
    .Q(memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]),
    .I1(memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3]),
    .O(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFES_Q (
    .C(clk),
    .D(\aluMux.in2 [1]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_13_O ),
    .Q(memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFES_Q_1 (
    .C(clk),
    .D(\aluMux.in2 [1]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O ),
    .Q(memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0 (
    .I0(memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .I1(memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2]),
    .O(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(aluOut[5]),
    .I2(aluOut[4]),
    .I3(memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2]),
    .O(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00fd)
  ) memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(aluOut_SB_LUT4_O_1_I1[0]),
    .I1(aluOut_SB_LUT4_O_1_I1[1]),
    .I2(aluOut_SB_LUT4_O_1_I1[2]),
    .I3(aluOut[3]),
    .O(memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) negative_SB_LUT4_I3 (
    .I0(negative_SB_LUT4_I3_I0[0]),
    .I1(\DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0]),
    .I2(negative_SB_LUT4_I3_I2[2]),
    .I3(negative),
    .O(\DUT.write_data_SB_LUT4_O_30_I1_SB_LUT4_O_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030c)
  ) negative_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(cuOP[0]),
    .I2(negative_SB_LUT4_I3_1_I2[1]),
    .I3(negative),
    .O(negative_SB_LUT4_I3_1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0333)
  ) negative_SB_LUT4_I3_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .I2(imm_SB_LUT4_O_3_I3[3]),
    .I3(cuOP[1]),
    .O(negative_SB_LUT4_I3_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0d0f)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2 (
    .I0(pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I1(pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .I2(negative_SB_LUT4_I3_1_O[2]),
    .I3(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O [3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc044)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(pc[2]),
    .I1(imm_SB_LUT4_O_3_I3_SB_LUT4_I1_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]),
    .I3(zero),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h888c)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(pc[2]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1]),
    .I2(negative_SB_LUT4_I3_2_O[2]),
    .I3(negative_SB_LUT4_I3_2_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1[2]),
    .I2(immOut[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2])
  );
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO),
    .I0(regData1[2]),
    .I1(immOut[2])
  );
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(regData1[3]),
    .I1(immOut[3])
  );
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .I0(regData1[4]),
    .I1(immOut[4])
  );
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .I0(regData1[1]),
    .I1(immOut[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcf0)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[1]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[2]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0[3]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I2[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I2[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(pc[12]),
    .I2(immOut[11]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0[3])
  );
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO),
    .I0(pc[12]),
    .I1(immOut[11])
  );
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(pc[13]),
    .I1(immOut[12])
  );
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(pc[14]),
    .I1(immOut[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(pc[14]),
    .I2(immOut[13]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(pc[14]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0])
  );
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .I0(1'h0),
    .I1(pc[13])
  );
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .I0(1'h0),
    .I1(pc[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(pc[12]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(pc[12]),
    .I2(immOut[12]),
    .I3(1'h0),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(pc[13]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I3(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(pc[13]),
    .I2(immOut[12]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]),
    .I3(immOut_SB_LUT4_O_I3[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2])
  );
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_9_I0_SB_LUT4_O_I3),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3),
    .I0(pc[11]),
    .I1(immOut[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc088)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I2_SB_LUT4_O (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I1(imm_SB_LUT4_O_3_I3_SB_LUT4_I1_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0[3]),
    .I3(zero),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h444c)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I2_SB_LUT4_O_1 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1[1]),
    .I2(negative_SB_LUT4_I3_2_O[2]),
    .I3(negative_SB_LUT4_I3_2_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_11 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_11_I2[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_11_I2[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc088)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_11_I2_SB_LUT4_O (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I1(imm_SB_LUT4_O_3_I3_SB_LUT4_I1_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .I3(zero),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_11_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h444c)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_11_I2_SB_LUT4_O_1 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I1(negative_SB_LUT4_I3_2_O[1]),
    .I2(negative_SB_LUT4_I3_2_O[2]),
    .I3(negative_SB_LUT4_I3_2_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_11_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_12 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_12_I2[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_12_I2[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc088)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_12_I2_SB_LUT4_O (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(imm_SB_LUT4_O_3_I3_SB_LUT4_I1_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .I3(zero),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_12_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h444c)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_12_I2_SB_LUT4_O_1 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1[1]),
    .I2(negative_SB_LUT4_I3_2_O[2]),
    .I3(negative_SB_LUT4_I3_2_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_12_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_13 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_13_I2[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_13_I2[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc088)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_13_I2_SB_LUT4_O (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I1(imm_SB_LUT4_O_3_I3_SB_LUT4_I1_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]),
    .I3(zero),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_13_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h444c)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_13_I2_SB_LUT4_O_1 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1[1]),
    .I2(negative_SB_LUT4_I3_2_O[2]),
    .I3(negative_SB_LUT4_I3_2_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_13_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O),
    .I2(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I3(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_14 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_14_I2[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_14_I2[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc088)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_14_I2_SB_LUT4_O (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I1(imm_SB_LUT4_O_3_I3_SB_LUT4_I1_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]),
    .I3(zero),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_14_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h444c)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_14_I2_SB_LUT4_O_1 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1[1]),
    .I2(negative_SB_LUT4_I3_2_O[2]),
    .I3(negative_SB_LUT4_I3_2_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_14_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_15 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_15_I2[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_15_I2[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc088)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_15_I2_SB_LUT4_O (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I1(imm_SB_LUT4_O_3_I3_SB_LUT4_I1_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]),
    .I3(zero),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_15_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h444c)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_15_I2_SB_LUT4_O_1 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1[1]),
    .I2(negative_SB_LUT4_I3_2_O[2]),
    .I3(negative_SB_LUT4_I3_2_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_15_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1[17]),
    .I2(immOut[17]),
    .I3(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0[3]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I2[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I2[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_I3 (
    .I0(\DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O [0]),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1[18]),
    .I2(immOut[18]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_I3_O[2])
  );
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .I0(regData1[18]),
    .I1(immOut[18])
  );
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .I0(regData1[17]),
    .I1(immOut[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(pc[18]),
    .I2(immOut[17]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0[3])
  );
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CI (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .I0(pc[18]),
    .I1(immOut[17])
  );
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3),
    .I0(pc[17]),
    .I1(immOut[16])
  );
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .I0(pc[16]),
    .I1(immOut[15])
  );
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(pc[15]),
    .I1(immOut[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(pc[15]),
    .I2(immOut[14]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(pc[16]),
    .I2(immOut[15]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(pc[17]),
    .I2(immOut[16]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc088)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I2_SB_LUT4_O (
    .I0(\DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O [0]),
    .I1(imm_SB_LUT4_O_3_I3_SB_LUT4_I1_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0[3]),
    .I3(zero),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h444c)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I2_SB_LUT4_O_1 (
    .I0(\DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O [0]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1[1]),
    .I2(negative_SB_LUT4_I3_2_O[2]),
    .I3(negative_SB_LUT4_I3_2_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_I3_O[1]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_I3_O[2]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_17 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_17_I2[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_17_I2[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc088)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_17_I2_SB_LUT4_O (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I1(imm_SB_LUT4_O_3_I3_SB_LUT4_I1_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]),
    .I3(zero),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_17_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h444c)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_17_I2_SB_LUT4_O_1 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_17_I2_SB_LUT4_O_1_I1[1]),
    .I2(negative_SB_LUT4_I3_2_O[2]),
    .I3(negative_SB_LUT4_I3_2_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_17_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_17_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_17_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_17_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_17_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_17_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1[19]),
    .I2(immOut[19]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_17_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_17_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_17_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0[3]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I2[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I2[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_I3 (
    .I0(\DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O [0]),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1[20]),
    .I2(immOut[20]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_I3_O[2])
  );
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .I0(regData1[19]),
    .I1(immOut[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(pc[20]),
    .I2(immOut[19]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I3),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0[3])
  );
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I3),
    .I0(pc[19]),
    .I1(immOut[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(pc[19]),
    .I2(immOut[18]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc088)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I2_SB_LUT4_O (
    .I0(\DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O [0]),
    .I1(imm_SB_LUT4_O_3_I3_SB_LUT4_I1_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0[3]),
    .I3(zero),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h444c)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I2_SB_LUT4_O_1 (
    .I0(\DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O [0]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I2_SB_LUT4_O_1_I1[1]),
    .I2(negative_SB_LUT4_I3_2_O[2]),
    .I3(negative_SB_LUT4_I3_2_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_I3_O[1]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_I3_O[2]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0[3]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I2[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I2[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3 (
    .I0(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O [0]),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1[21]),
    .I2(immOut[21]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O[2])
  );
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO),
    .I0(regData1[21]),
    .I1(immOut[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(regData1[22]),
    .I2(immOut[22]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h444c)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(negative_SB_LUT4_I3_2_O[2]),
    .I3(negative_SB_LUT4_I3_2_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc8cc)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I2(pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .I3(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O [3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f07)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .I3(zero),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1])
  );
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .I0(regData1[20]),
    .I1(immOut[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(pc[21]),
    .I2(immOut[20]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I3),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0[3])
  );
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I3_SB_CARRY_CI (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I3),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO),
    .I0(pc[21]),
    .I1(immOut[20])
  );
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(pc[22]),
    .I1(immOut[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(pc[22]),
    .I2(immOut[21]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(pc[22]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0])
  );
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I3),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I3),
    .I0(pc[20]),
    .I1(immOut[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc088)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I2_SB_LUT4_O (
    .I0(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O [0]),
    .I1(imm_SB_LUT4_O_3_I3_SB_LUT4_I1_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0[3]),
    .I3(zero),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h444c)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I2_SB_LUT4_O_1 (
    .I0(\DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O [0]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I2_SB_LUT4_O_1_I1[1]),
    .I2(negative_SB_LUT4_I3_2_O[2]),
    .I3(negative_SB_LUT4_I3_2_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O[1]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O[2]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3 (
    .I0(\DUT.write_data_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 [1]),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1[3]),
    .I2(immOut[3]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(pc[3]),
    .I2(immOut[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc088)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(\DUT.write_data_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 [1]),
    .I1(imm_SB_LUT4_O_3_I3_SB_LUT4_I1_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]),
    .I3(zero),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h444c)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(\DUT.write_data_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 [1]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(negative_SB_LUT4_I3_2_O[2]),
    .I3(negative_SB_LUT4_I3_2_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O[1]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O[2]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_2 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_2_I2[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_2_I2[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bff)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_20 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_21 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_21_I2[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_21_I2[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc088)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_21_I2_SB_LUT4_O (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I1(imm_SB_LUT4_O_3_I3_SB_LUT4_I1_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]),
    .I3(zero),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_21_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h444c)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_21_I2_SB_LUT4_O_1 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1[1]),
    .I2(negative_SB_LUT4_I3_2_O[2]),
    .I3(negative_SB_LUT4_I3_2_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_21_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1[23]),
    .I2(immOut[23]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1])
  );
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .I0(regData1[22]),
    .I1(immOut[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bff)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_22 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0[3]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I2[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I2[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3 (
    .I0(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O [0]),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1[25]),
    .I2(immOut[25]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O[2])
  );
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .I0(regData1[25]),
    .I1(immOut[25])
  );
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .I0(regData1[24]),
    .I1(immOut[24])
  );
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .I0(regData1[23]),
    .I1(immOut[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(regData1[24]),
    .I2(immOut[24]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h444c)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .I2(negative_SB_LUT4_I3_2_O[2]),
    .I3(negative_SB_LUT4_I3_2_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc8cc)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I1(pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I2(pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .I3(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O [3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f07)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I1(pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]),
    .I3(zero),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(pc[25]),
    .I2(immOut[24]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0[3])
  );
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO),
    .I0(pc[25]),
    .I1(immOut[24])
  );
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(pc[26]),
    .I1(immOut[25])
  );
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(pc[27]),
    .I1(immOut[26])
  );
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(pc[28]),
    .I1(immOut[27])
  );
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(pc[29]),
    .I1(immOut[28])
  );
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(pc[30]),
    .I1(immOut[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(pc[31]),
    .I2(immOut[30]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(pc[31]),
    .I3(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO ),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(pc[30]),
    .I2(immOut[29]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(pc[30]),
    .I3(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO ),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(pc[29]),
    .I2(immOut[28]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(pc[29]),
    .I3(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO ),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(pc[28]),
    .I2(immOut[27]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(pc[28]),
    .I3(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO ),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(pc[27]),
    .I2(immOut[26]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(pc[27]),
    .I3(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO ),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(pc[26]),
    .I2(immOut[25]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(pc[26]),
    .I3(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO ),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0])
  );
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3),
    .I0(pc[24]),
    .I1(immOut[23])
  );
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .I0(pc[23]),
    .I1(immOut[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(pc[23]),
    .I2(immOut[22]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(pc[23]),
    .I3(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI ),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(pc[24]),
    .I2(immOut[23]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(pc[24]),
    .I3(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI ),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc088)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I2_SB_LUT4_O (
    .I0(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O [0]),
    .I1(imm_SB_LUT4_O_3_I3_SB_LUT4_I1_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0[3]),
    .I3(zero),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h444c)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I2_SB_LUT4_O_1 (
    .I0(\DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O [0]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1[1]),
    .I2(negative_SB_LUT4_I3_2_O[2]),
    .I3(negative_SB_LUT4_I3_2_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O[1]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O[2]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_24 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_24_I2[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_24_I2[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc088)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_24_I2_SB_LUT4_O (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(imm_SB_LUT4_O_3_I3_SB_LUT4_I1_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .I3(zero),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_24_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h444c)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_24_I2_SB_LUT4_O_1 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1[1]),
    .I2(negative_SB_LUT4_I3_2_O[2]),
    .I3(negative_SB_LUT4_I3_2_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_24_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1[26]),
    .I2(immOut[26]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_25 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_25_I2[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_25_I2[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc088)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(imm_SB_LUT4_O_3_I3_SB_LUT4_I1_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .I3(zero),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_25_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h444c)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1[1]),
    .I2(negative_SB_LUT4_I3_2_O[2]),
    .I3(negative_SB_LUT4_I3_2_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_25_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1[27]),
    .I2(immOut[27]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1])
  );
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .I0(regData1[26]),
    .I1(immOut[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_26 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_26_I2[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_26_I2[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc088)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(imm_SB_LUT4_O_3_I3_SB_LUT4_I1_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .I3(zero),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_26_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h444c)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I1[1]),
    .I2(negative_SB_LUT4_I3_2_O[2]),
    .I3(negative_SB_LUT4_I3_2_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_26_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1[28]),
    .I2(immOut[28]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1])
  );
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .I0(regData1[27]),
    .I1(immOut[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_27 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_27_I2[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_27_I2[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc088)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_27_I2_SB_LUT4_O (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(imm_SB_LUT4_O_3_I3_SB_LUT4_I1_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .I3(zero),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_27_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h444c)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_27_I2_SB_LUT4_O_1 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I1[1]),
    .I2(negative_SB_LUT4_I3_2_O[2]),
    .I3(negative_SB_LUT4_I3_2_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_27_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1[29]),
    .I2(immOut[29]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1])
  );
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .I0(regData1[28]),
    .I1(immOut[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_28 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_28_I2[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_28_I2[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc088)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_28_I2_SB_LUT4_O (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I1(imm_SB_LUT4_O_3_I3_SB_LUT4_I1_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .I3(zero),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_28_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h444c)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_28_I2_SB_LUT4_O_1 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1[1]),
    .I2(negative_SB_LUT4_I3_2_O[2]),
    .I3(negative_SB_LUT4_I3_2_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_28_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1[30]),
    .I2(immOut[30]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1])
  );
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .I0(regData1[29]),
    .I1(immOut[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_29 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_29_I2[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_29_I2[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc088)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_29_I2_SB_LUT4_O (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I1(imm_SB_LUT4_O_3_I3_SB_LUT4_I1_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .I3(zero),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_29_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h444c)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_29_I2_SB_LUT4_O_1 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_29_I2_SB_LUT4_O_1_I1[1]),
    .I2(negative_SB_LUT4_I3_2_O[2]),
    .I3(negative_SB_LUT4_I3_2_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_29_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_29_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_29_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_29_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_29_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_29_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1[31]),
    .I2(immOut[31]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_29_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_29_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_29_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_29_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1])
  );
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_29_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_29_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .I0(regData1[30]),
    .I1(immOut[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc088)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(imm_SB_LUT4_O_3_I3_SB_LUT4_I1_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .I3(zero),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h444c)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1]),
    .I2(negative_SB_LUT4_I3_2_O[2]),
    .I3(negative_SB_LUT4_I3_2_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_2_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1[4]),
    .I2(immOut[4]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0bff)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_3 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O[0]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0[3]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I2[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I2[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_I3 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1[6]),
    .I2(immOut[6]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_I3_O[2])
  );
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .I0(regData1[6]),
    .I1(immOut[6])
  );
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .I0(regData1[5]),
    .I1(immOut[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(regData1[5]),
    .I2(immOut[5]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(pc[6]),
    .I2(immOut[5]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0[3])
  );
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO),
    .I0(pc[6]),
    .I1(immOut[5])
  );
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(pc[7]),
    .I1(immOut[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(pc[7]),
    .I2(immOut[6]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(pc[7]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0])
  );
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .I0(1'h0),
    .I1(pc[7])
  );
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .I0(1'h0),
    .I1(pc[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(pc[6]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1])
  );
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3),
    .I0(pc[5]),
    .I1(immOut[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(pc[5]),
    .I2(immOut[4]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3313)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]),
    .I2(pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(zero),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc8cc)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I1(pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I2(pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .I3(\DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O [3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h444c)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]),
    .I2(negative_SB_LUT4_I3_2_O[2]),
    .I3(negative_SB_LUT4_I3_2_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O[1]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O[2]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc088)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .I1(imm_SB_LUT4_O_3_I3_SB_LUT4_I1_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0[3]),
    .I3(zero),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h444c)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_1 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I1[1]),
    .I2(negative_SB_LUT4_I3_2_O[2]),
    .I3(negative_SB_LUT4_I3_2_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_I3_O[1]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_I3_O[2]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_5 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_5_I2[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_5_I2[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc088)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_5_I2_SB_LUT4_O (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(imm_SB_LUT4_O_3_I3_SB_LUT4_I1_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .I3(zero),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_5_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h444c)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_5_I2_SB_LUT4_O_1 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1[1]),
    .I2(negative_SB_LUT4_I3_2_O[2]),
    .I3(negative_SB_LUT4_I3_2_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_5_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1[7]),
    .I2(immOut[7]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_6 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_6_I2[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_6_I2[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc088)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_O (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I1(imm_SB_LUT4_O_3_I3_SB_LUT4_I1_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]),
    .I3(zero),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_6_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h444c)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_O_1 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I1[1]),
    .I2(negative_SB_LUT4_I3_2_O[2]),
    .I3(negative_SB_LUT4_I3_2_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_6_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1[8]),
    .I2(immOut[8]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1])
  );
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .I0(regData1[7]),
    .I1(immOut[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_7 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_7_I2[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_7_I2[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc088)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_7_I2_SB_LUT4_O (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I1(imm_SB_LUT4_O_3_I3_SB_LUT4_I1_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]),
    .I3(zero),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_7_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h444c)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_7_I2_SB_LUT4_O_1 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1[1]),
    .I2(negative_SB_LUT4_I3_2_O[2]),
    .I3(negative_SB_LUT4_I3_2_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_7_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1[9]),
    .I2(immOut[9]),
    .I3(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0[3]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I2[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I2[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_I3 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1[10]),
    .I2(immOut[10]),
    .I3(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(pc[10]),
    .I2(immOut[9]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0[3])
  );
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3),
    .I0(pc[9]),
    .I1(immOut[8])
  );
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .I0(pc[8]),
    .I1(immOut[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(pc[8]),
    .I2(immOut[7]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(pc[8]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(pc[9]),
    .I2(immOut[8]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(pc[9]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0])
  );
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO),
    .I0(1'h0),
    .I1(pc[9])
  );
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(1'h0),
    .I1(pc[10])
  );
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(1'h0),
    .I1(pc[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(pc[11]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(pc[10]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1])
  );
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .I0(1'h0),
    .I1(pc[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc088)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I2_SB_LUT4_O (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I1(imm_SB_LUT4_O_3_I3_SB_LUT4_I1_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0[3]),
    .I3(zero),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h444c)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I2_SB_LUT4_O_1 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I1[1]),
    .I2(negative_SB_LUT4_I3_2_O[2]),
    .I3(negative_SB_LUT4_I3_2_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_I3_O[1]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_I3_O[2]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf2ff)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_9 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_9_I0[3]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_9_I2[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_9_I2[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_9_I0_SB_LUT4_I3 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_9_I0[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_9_I0_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_9_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(pc[11]),
    .I2(immOut[10]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_9_I0_SB_LUT4_O_I3),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_9_I0[3])
  );
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_9_I0_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_9_I0_SB_LUT4_O_I3),
    .I0(pc[10]),
    .I1(immOut[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc088)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_9_I2_SB_LUT4_O (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I1(imm_SB_LUT4_O_3_I3_SB_LUT4_I1_O[1]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_9_I0[3]),
    .I3(zero),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_9_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h444c)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_9_I2_SB_LUT4_O_1 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_9_I2_SB_LUT4_O_1_I1[1]),
    .I2(negative_SB_LUT4_I3_2_O[2]),
    .I3(negative_SB_LUT4_I3_2_O[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_9_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_9_I2_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_9_I0_SB_LUT4_I3_O[1]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_9_I0_SB_LUT4_I3_O[2]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_9_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1[1]),
    .I2(immOut[1]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(immOut_SB_LUT4_O_I3[3]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(pc[1]),
    .I2(immOut[0]),
    .I3(1'h0),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2])
  );
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(1'h0),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .I0(regData1[0]),
    .I1(immOut[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h23af)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3 (
    .I0(pc[2]),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(pc[2]),
    .I2(immOut[1]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3])
  );
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO),
    .I0(pc[2]),
    .I1(immOut[1])
  );
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(pc[3]),
    .I1(immOut[2])
  );
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .I0(pc[4]),
    .I1(immOut[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(pc[4]),
    .I2(immOut[3]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(pc[4]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0])
  );
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO),
    .I0(1'h0),
    .I1(pc[4])
  );
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .I0(1'h0),
    .I1(pc[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(pc[5]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1])
  );
  (* src = "./src/pc.sv:44.70-44.76|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(pc[2]),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .I0(1'h0),
    .I1(pc[3])
  );
  (* src = "./src/pc.sv:43.39-43.61|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(1'h0),
    .CO(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .I0(pc[1]),
    .I1(immOut[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c03)
  ) negative_SB_LUT4_I3_2 (
    .I0(1'h0),
    .I1(cuOP[0]),
    .I2(negative_SB_LUT4_I3_1_I2[1]),
    .I3(negative),
    .O(negative_SB_LUT4_I3_2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) negative_SB_LUT4_I3_2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O),
    .I2(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2[1]),
    .I3(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2[2]),
    .O(negative_SB_LUT4_I3_2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haaa2)
  ) negative_SB_LUT4_I3_2_O_SB_LUT4_O_1 (
    .I0(pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .I1(pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .I3(pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(negative_SB_LUT4_I3_2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1[13]),
    .I2(immOut[13]),
    .I3(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .O(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .O(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2[1])
  );
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI (
    .CI(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .CO(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO),
    .I0(regData1[13]),
    .I1(immOut[13])
  );
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO),
    .CO(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(regData1[14]),
    .I1(immOut[14])
  );
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(regData1[15]),
    .I1(immOut[15])
  );
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(regData1[16]),
    .I1(immOut[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(regData1[16]),
    .I2(immOut[16]),
    .I3(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(regData1[15]),
    .I2(immOut[15]),
    .I3(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .O(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3]),
    .O(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(regData1[14]),
    .I2(immOut[14]),
    .I3(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO),
    .O(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O),
    .I2(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I3(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .O(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1])
  );
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .CO(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .I0(regData1[12]),
    .I1(immOut[12])
  );
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .I0(regData1[11]),
    .I1(immOut[11])
  );
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(regData1[10]),
    .I1(immOut[10])
  );
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(regData1[9]),
    .I1(immOut[9])
  );
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I3),
    .CO(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(regData1[8]),
    .I1(immOut[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(regData1[11]),
    .I2(immOut[11]),
    .I3(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_9_I0_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(regData1[12]),
    .I2(immOut[12]),
    .I3(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI),
    .O(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O),
    .I2(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1]),
    .I3(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2]),
    .O(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0]),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3]),
    .I2(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0[3]),
    .O(negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) negative_SB_LUT4_I3_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(pc[31]),
    .I2(immOut[31]),
    .I3(negative_SB_LUT4_I3_I2_SB_LUT4_O_I3),
    .O(negative_SB_LUT4_I3_I2[2])
  );
  (* src = "./src/writeToReg.sv:24.31-24.55|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY negative_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(\DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3 ),
    .CO(negative_SB_LUT4_I3_I2_SB_LUT4_O_I3),
    .I0(pc[30]),
    .I1(immOut[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) negative_SB_LUT4_O (
    .I0(1'h0),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I3(negative_SB_LUT4_O_I3[2]),
    .O(negative)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h080c)
  ) negative_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2]),
    .I1(negative_SB_LUT4_O_I3_SB_LUT4_O_I1[1]),
    .I2(negative_SB_LUT4_O_I3_SB_LUT4_O_I1[2]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .O(negative_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30f0)
  ) negative_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2_SB_LUT4_I3_O[0]),
    .I2(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2_SB_LUT4_I3_O[1]),
    .I3(aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2_SB_LUT4_I3_O[2]),
    .O(negative_SB_LUT4_O_I3_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) negative_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0]),
    .I3(aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[1]),
    .O(negative_SB_LUT4_O_I3_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) nrst_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(nrst),
    .O(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:32.13-36.35|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER pc_SB_DFFER_Q (
    .C(clk),
    .D(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[1]),
    .E(pc_SB_DFFER_Q_E),
    .Q(pc[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:32.13-36.35|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER pc_SB_DFFER_Q_1 (
    .C(clk),
    .D(pc_SB_DFFER_Q_1_D[160]),
    .E(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O),
    .Q(pc[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:32.13-36.35|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER pc_SB_DFFER_Q_10 (
    .C(clk),
    .D(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[23]),
    .E(i_ready),
    .Q(pc[23]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:32.13-36.35|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER pc_SB_DFFER_Q_11 (
    .C(clk),
    .D(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[22]),
    .E(i_ready),
    .Q(pc[22]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:32.13-36.35|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER pc_SB_DFFER_Q_12 (
    .C(clk),
    .D(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[21]),
    .E(i_ready),
    .Q(pc[21]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:32.13-36.35|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER pc_SB_DFFER_Q_13 (
    .C(clk),
    .D(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[20]),
    .E(i_ready),
    .Q(pc[20]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:32.13-36.35|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER pc_SB_DFFER_Q_14 (
    .C(clk),
    .D(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[19]),
    .E(i_ready),
    .Q(pc[19]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:32.13-36.35|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER pc_SB_DFFER_Q_15 (
    .C(clk),
    .D(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[18]),
    .E(i_ready),
    .Q(pc[18]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:32.13-36.35|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER pc_SB_DFFER_Q_16 (
    .C(clk),
    .D(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[17]),
    .E(i_ready),
    .Q(pc[17]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:32.13-36.35|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER pc_SB_DFFER_Q_17 (
    .C(clk),
    .D(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[16]),
    .E(i_ready),
    .Q(pc[16]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:32.13-36.35|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER pc_SB_DFFER_Q_18 (
    .C(clk),
    .D(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[15]),
    .E(i_ready),
    .Q(pc[15]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:32.13-36.35|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER pc_SB_DFFER_Q_19 (
    .C(clk),
    .D(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[14]),
    .E(i_ready),
    .Q(pc[14]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:42.40-42.60|/home/shay/a/ece270/bin/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2828)
  ) pc_SB_DFFER_Q_1_D_SB_LUT4_O (
    .I0(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O),
    .I1(regData1[0]),
    .I2(immOut[0]),
    .I3(1'h0),
    .O(pc_SB_DFFER_Q_1_D[160])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:32.13-36.35|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER pc_SB_DFFER_Q_2 (
    .C(clk),
    .D(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[31]),
    .E(i_ready),
    .Q(pc[31]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:32.13-36.35|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER pc_SB_DFFER_Q_20 (
    .C(clk),
    .D(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[13]),
    .E(i_ready),
    .Q(pc[13]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:32.13-36.35|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER pc_SB_DFFER_Q_21 (
    .C(clk),
    .D(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[12]),
    .E(i_ready),
    .Q(pc[12]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:32.13-36.35|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER pc_SB_DFFER_Q_22 (
    .C(clk),
    .D(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[11]),
    .E(i_ready),
    .Q(pc[11]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:32.13-36.35|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER pc_SB_DFFER_Q_23 (
    .C(clk),
    .D(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[10]),
    .E(i_ready),
    .Q(pc[10]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:32.13-36.35|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER pc_SB_DFFER_Q_24 (
    .C(clk),
    .D(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[9]),
    .E(i_ready),
    .Q(pc[9]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:32.13-36.35|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER pc_SB_DFFER_Q_25 (
    .C(clk),
    .D(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[8]),
    .E(i_ready),
    .Q(pc[8]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:32.13-36.35|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER pc_SB_DFFER_Q_26 (
    .C(clk),
    .D(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[7]),
    .E(i_ready),
    .Q(pc[7]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:32.13-36.35|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER pc_SB_DFFER_Q_27 (
    .C(clk),
    .D(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[6]),
    .E(i_ready),
    .Q(pc[6]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:32.13-36.35|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER pc_SB_DFFER_Q_28 (
    .C(clk),
    .D(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[5]),
    .E(i_ready),
    .Q(pc[5]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:32.13-36.35|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER pc_SB_DFFER_Q_29 (
    .C(clk),
    .D(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[4]),
    .E(i_ready),
    .Q(pc[4]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:32.13-36.35|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER pc_SB_DFFER_Q_3 (
    .C(clk),
    .D(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[30]),
    .E(i_ready),
    .Q(pc[30]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:32.13-36.35|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER pc_SB_DFFER_Q_30 (
    .C(clk),
    .D(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[3]),
    .E(i_ready),
    .Q(pc[3]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:32.13-36.35|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER pc_SB_DFFER_Q_31 (
    .C(clk),
    .D(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[2]),
    .E(i_ready),
    .Q(pc[2]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:32.13-36.35|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER pc_SB_DFFER_Q_4 (
    .C(clk),
    .D(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[29]),
    .E(i_ready),
    .Q(pc[29]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:32.13-36.35|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER pc_SB_DFFER_Q_5 (
    .C(clk),
    .D(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[28]),
    .E(i_ready),
    .Q(pc[28]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:32.13-36.35|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER pc_SB_DFFER_Q_6 (
    .C(clk),
    .D(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[27]),
    .E(i_ready),
    .Q(pc[27]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:32.13-36.35|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER pc_SB_DFFER_Q_7 (
    .C(clk),
    .D(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[26]),
    .E(i_ready),
    .Q(pc[26]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:32.13-36.35|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER pc_SB_DFFER_Q_8 (
    .C(clk),
    .D(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[25]),
    .E(i_ready),
    .Q(pc[25]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/pc.sv:32.13-36.35|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER pc_SB_DFFER_Q_9 (
    .C(clk),
    .D(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[24]),
    .E(i_ready),
    .Q(pc[24]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) pc_SB_DFFER_Q_E_SB_LUT4_O (
    .I0(1'h0),
    .I1(negative_SB_LUT4_I3_2_O[2]),
    .I2(negative_SB_LUT4_I3_2_O[3]),
    .I3(pc_SB_DFFER_Q_E_SB_LUT4_O_I3[2]),
    .O(pc_SB_DFFER_Q_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3303)
  ) pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I2(pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(zero),
    .O(pc_SB_DFFER_Q_E_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(cuOP[0]),
    .I3(pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(cuOP[0]),
    .I3(pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .O(pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0]),
    .I1(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1]),
    .I2(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2]),
    .I3(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[3]),
    .O(pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I1(zero_SB_LUT4_O_I1_SB_LUT4_O_I0[1]),
    .I2(zero_SB_LUT4_O_I1_SB_LUT4_O_I0[2]),
    .I3(zero_SB_LUT4_O_I1_SB_LUT4_O_I0[3]),
    .O(pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h002a)
  ) pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2 (
    .I0(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[0]),
    .I1(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[1]),
    .I2(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[2]),
    .I3(aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O[3]),
    .O(pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(imm_SB_LUT4_O_3_I3[3]),
    .I3(cuOP[1]),
    .O(pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \ra.next_state_SB_DFFR_D  (
    .C(clk),
    .D(\ra.next_state ),
    .Q(\ra.next_state_SB_DFFR_D_Q [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\ra.next_state_SB_DFFR_D_Q [0]),
    .I3(memWrite),
    .O(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O [0]),
    .I3(memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1]),
    .O(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O [0]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[3]),
    .O(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O [0]),
    .I3(memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[1]),
    .O(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E  (
    .C(clk),
    .D(\aluMux.in2 [4]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O ),
    .Q(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0020)
  ) \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q_SB_LUT4_O  (
    .I0(pc[5]),
    .I1(pc[4]),
    .I2(pc[3]),
    .I3(pc[2]),
    .O(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q_SB_LUT4_O_1  (
    .I0(pc[5]),
    .I1(pc[4]),
    .I2(pc[3]),
    .I3(pc[2]),
    .O(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_11  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O [0]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_2_O[3]),
    .O(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_11_O )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_11_O_SB_DFFER_E  (
    .C(clk),
    .D(\aluMux.in2 [4]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_11_O ),
    .Q(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O [0]),
    .I3(memload_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3]),
    .O(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E  (
    .C(clk),
    .D(\aluMux.in2 [4]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O ),
    .Q(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0008)
  ) \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q_SB_LUT4_O  (
    .I0(pc[5]),
    .I1(pc[4]),
    .I2(pc[3]),
    .I3(pc[2]),
    .O(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0080)
  ) \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q_SB_LUT4_O_1  (
    .I0(pc[5]),
    .I1(pc[4]),
    .I2(pc[3]),
    .I3(pc[2]),
    .O(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_13  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O [0]),
    .I3(memload_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3]),
    .O(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_13_O )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_13_O_SB_DFFER_E  (
    .C(clk),
    .D(\aluMux.in2 [4]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_13_O ),
    .Q(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_14  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O [0]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .O(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_14_O )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_14_O_SB_DFFES_E  (
    .C(clk),
    .D(\aluMux.in2 [4]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_14_O ),
    .Q(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_15  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O [0]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2]),
    .O(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_15_O )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_15_O_SB_DFFER_E  (
    .C(clk),
    .D(\aluMux.in2 [4]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_15_O ),
    .Q(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E  (
    .C(clk),
    .D(\aluMux.in2 [4]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O ),
    .Q(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0100)
  ) \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q_SB_LUT4_O  (
    .I0(pc[5]),
    .I1(pc[4]),
    .I2(pc[3]),
    .I3(pc[2]),
    .O(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0010)
  ) \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q_SB_LUT4_O_1  (
    .I0(pc[5]),
    .I1(pc[4]),
    .I2(pc[3]),
    .I3(pc[2]),
    .O(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O [0]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .O(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_2_O )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_2_O_SB_DFFES_E  (
    .C(clk),
    .D(\aluMux.in2 [4]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_2_O ),
    .Q(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O [0]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[2]),
    .O(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E  (
    .C(clk),
    .D(\aluMux.in2 [4]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O ),
    .Q(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q_SB_LUT4_O  (
    .I0(pc[5]),
    .I1(pc[4]),
    .I2(pc[3]),
    .I3(pc[2]),
    .O(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [0]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1]),
    .O(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q_SB_LUT4_O_2  (
    .I0(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [0]),
    .I1(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [1]),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2]),
    .I3(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3]),
    .O(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O [0]),
    .I3(memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1]),
    .O(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E  (
    .C(clk),
    .D(\aluMux.in2 [4]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O ),
    .Q(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0004)
  ) \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q_SB_LUT4_O  (
    .I0(pc[5]),
    .I1(pc[4]),
    .I2(pc[3]),
    .I3(pc[2]),
    .O(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q_SB_LUT4_O_1  (
    .I0(pc[5]),
    .I1(pc[4]),
    .I2(pc[3]),
    .I3(pc[2]),
    .O(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O [0]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E  (
    .C(clk),
    .D(\aluMux.in2 [4]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O ),
    .Q(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0400)
  ) \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q_SB_LUT4_O  (
    .I0(pc[5]),
    .I1(pc[4]),
    .I2(pc[3]),
    .I3(pc[2]),
    .O(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_6  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O [0]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .O(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_6_O )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_6_O_SB_DFFES_E  (
    .C(clk),
    .D(\aluMux.in2 [4]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_6_O ),
    .Q(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O [0]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3]),
    .O(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E  (
    .C(clk),
    .D(\aluMux.in2 [4]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O ),
    .Q(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0002)
  ) \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q_SB_LUT4_O  (
    .I0(pc[5]),
    .I1(pc[4]),
    .I2(pc[3]),
    .I3(pc[2]),
    .O(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q_SB_LUT4_O_1  (
    .I0(pc[5]),
    .I1(pc[4]),
    .I2(pc[3]),
    .I3(pc[2]),
    .O(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_8  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O [0]),
    .I3(memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_8_O )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_8_O_SB_DFFES_E  (
    .C(clk),
    .D(\aluMux.in2 [4]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_8_O ),
    .Q(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [1]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O [0]),
    .I3(memload_SB_LUT4_O_7_I0_SB_LUT4_O_I2[2]),
    .O(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E  (
    .C(clk),
    .D(\aluMux.in2 [4]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O ),
    .Q(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0800)
  ) \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q_SB_LUT4_O  (
    .I0(pc[5]),
    .I1(pc[4]),
    .I2(pc[3]),
    .I3(pc[2]),
    .O(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0200)
  ) \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q_SB_LUT4_O_1  (
    .I0(pc[5]),
    .I1(pc[4]),
    .I2(pc[3]),
    .I3(pc[2]),
    .O(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/ram.sv:30.1-49.4|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E  (
    .C(clk),
    .D(\aluMux.in2 [4]),
    .E(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O ),
    .Q(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [0]),
    .S(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q_SB_LUT4_O  (
    .I0(pc[5]),
    .I1(pc[4]),
    .I2(pc[3]),
    .I3(pc[2]),
    .O(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0040)
  ) \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q_SB_LUT4_O_1  (
    .I0(pc[5]),
    .I1(pc[4]),
    .I2(pc[3]),
    .I3(pc[2]),
    .O(\ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \ra.next_state_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\ra.next_state_SB_DFFR_D_Q [0]),
    .I3(i_ready_SB_LUT4_O_I3[1]),
    .O(\ra.next_state )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) regData1_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_I0[1]),
    .I2(regData1_SB_LUT4_O_I0[2]),
    .I3(regData1_SB_LUT4_O_I0[3]),
    .O(regData1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) regData1_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_1_I0[0]),
    .I1(regData1_SB_LUT4_O_1_I0[1]),
    .I2(regData1_SB_LUT4_O_1_I0[2]),
    .I3(regData1_SB_LUT4_O_1_I0[3]),
    .O(regData1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) regData1_SB_LUT4_O_10 (
    .I0(regData1_SB_LUT4_O_10_I0[0]),
    .I1(regData1_SB_LUT4_O_10_I0[1]),
    .I2(regData1_SB_LUT4_O_10_I0[2]),
    .I3(regData1_SB_LUT4_O_10_I0[3]),
    .O(regData1[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) regData1_SB_LUT4_O_10_I0_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_1_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_1_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_1_O [3]),
    .O(regData1_SB_LUT4_O_10_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_10_I0_SB_LUT4_O_1 (
    .I0(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_1_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_1_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_1_O [3]),
    .O(regData1_SB_LUT4_O_10_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_10_I0_SB_LUT4_O_2 (
    .I0(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_10_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_10_I0_SB_LUT4_O_3 (
    .I0(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_10_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3fff)
  ) regData1_SB_LUT4_O_11 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_11_I1[0]),
    .I2(regData1_SB_LUT4_O_11_I1[1]),
    .I3(regData1_SB_LUT4_O_11_I1[2]),
    .O(regData1[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) regData1_SB_LUT4_O_11_I1_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0[1]),
    .I2(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0[2]),
    .I3(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0[3]),
    .O(regData1_SB_LUT4_O_11_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0[0]),
    .I1(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0[1]),
    .I2(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0[2]),
    .I3(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0[3]),
    .O(regData1_SB_LUT4_O_11_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2]),
    .O(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .I1(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .I3(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [11]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [11]),
    .E(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .I1(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .I1(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]),
    .O(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [11]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [11]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1_E ),
    .Q(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]),
    .I1(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1 [1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I1 (
    .I0(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]),
    .I1(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]),
    .O(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3 (
    .I0(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]),
    .I1(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [11]),
    .E(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [11]),
    .E(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E ),
    .Q(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [11]),
    .E(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E ),
    .Q(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [11]),
    .E(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1_E ),
    .Q(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1 (
    .I0(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]),
    .I1(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_3_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_11_I1_SB_LUT4_O_2 (
    .I0(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0[0]),
    .I1(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0[1]),
    .I2(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0[2]),
    .I3(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0[3]),
    .O(regData1_SB_LUT4_O_11_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]),
    .I2(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]),
    .O(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]),
    .I1(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]),
    .I2(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [11]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [11]),
    .E(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0]),
    .I3(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1]),
    .O(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .O(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3 (
    .I0(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [11]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [11]),
    .E(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[0]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .O(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3]),
    .O(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3]),
    .O(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [11]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [11]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_1 (
    .I0(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I1(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]),
    .O(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_3 (
    .I0(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]),
    .I1(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1]),
    .O(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [11]),
    .E(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [11]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]),
    .I1(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .O(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [11]),
    .E(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFER_Q_E_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(w_reg[4]),
    .I3(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_E_SB_LUT4_O_I3[1]),
    .O(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFER_Q_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[0]),
    .I1(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 [0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .O(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0]),
    .I3(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1]),
    .O(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]),
    .I1(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]),
    .O(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .I1(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .O(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [11]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E ),
    .Q(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [11]),
    .E(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_E ),
    .Q(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [11]),
    .E(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [11]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q_1_E),
    .Q(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [11]),
    .E(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [11]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E),
    .Q(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_2 (
    .I0(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[0]),
    .I1(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[1]),
    .I2(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[2]),
    .I3(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[3]),
    .O(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) regData1_SB_LUT4_O_12 (
    .I0(regData1_SB_LUT4_O_12_I0[0]),
    .I1(regData1_SB_LUT4_O_12_I0[1]),
    .I2(regData1_SB_LUT4_O_12_I0[2]),
    .I3(regData1_SB_LUT4_O_12_I0[3]),
    .O(regData1[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_12_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_12_I0[0]),
    .I1(regData1_SB_LUT4_O_12_I0[1]),
    .I2(regData1_SB_LUT4_O_12_I0[2]),
    .I3(regData1_SB_LUT4_O_12_I0[3]),
    .O(regData1_SB_LUT4_O_13_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_12_I0_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_12_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) regData1_SB_LUT4_O_12_I0_SB_LUT4_O_1 (
    .I0(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_1_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_1_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_1_O [3]),
    .O(regData1_SB_LUT4_O_12_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_12_I0_SB_LUT4_O_2 (
    .I0(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_12_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_12_I0_SB_LUT4_O_3 (
    .I0(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_12_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) regData1_SB_LUT4_O_13 (
    .I0(regData1_SB_LUT4_O_13_I0[0]),
    .I1(regData1_SB_LUT4_O_13_I0[1]),
    .I2(regData1_SB_LUT4_O_13_I0[2]),
    .I3(regData1_SB_LUT4_O_13_I0[3]),
    .O(regData1[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_13_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_13_I0[0]),
    .I1(regData1_SB_LUT4_O_13_I0[1]),
    .I2(regData1_SB_LUT4_O_13_I0[2]),
    .I3(regData1_SB_LUT4_O_13_I0[3]),
    .O(regData1_SB_LUT4_O_13_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0070)
  ) regData1_SB_LUT4_O_13_I0_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [3]),
    .O(regData1_SB_LUT4_O_13_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_13_I0_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0[0]),
    .I1(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0[1]),
    .I2(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0[2]),
    .I3(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0[3]),
    .O(regData1_SB_LUT4_O_13_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3]),
    .O(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030f)
  ) regData1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]),
    .I2(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[1]),
    .I3(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]),
    .I2(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0013)
  ) regData1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3 (
    .I0(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]),
    .I1(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]),
    .I2(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2]),
    .I3(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3]),
    .O(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [13]),
    .E(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1[0]),
    .I3(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1[1]),
    .O(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_13_I0_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[0]),
    .I2(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[1]),
    .I3(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[2]),
    .O(regData1_SB_LUT4_O_13_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[0]),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3]),
    .O(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) regData1_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2 (
    .I0(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O [3]),
    .O(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_13_I0_SB_LUT4_O_3 (
    .I0(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_3_I0[0]),
    .I1(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_3_I0[1]),
    .I2(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_3_I0[2]),
    .I3(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_3_I0[3]),
    .O(regData1_SB_LUT4_O_13_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_13_I0_SB_LUT4_O_3_I0_SB_LUT4_O (
    .I0(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[0]),
    .I1(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3]),
    .O(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_3_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_13_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1 (
    .I0(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3]),
    .O(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_3_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) regData1_SB_LUT4_O_13_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2 (
    .I0(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[0]),
    .I1(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[3]),
    .O(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_3_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) regData1_SB_LUT4_O_13_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3 (
    .I0(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[0]),
    .I1(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[1]),
    .I2(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[2]),
    .I3(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[3]),
    .O(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_3_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_13_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[0]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1]),
    .O(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_13_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]),
    .I3(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_13_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .I3(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_13_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]),
    .I3(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_3_I0_SB_LUT4_O_3_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) regData1_SB_LUT4_O_14 (
    .I0(regData1_SB_LUT4_O_14_I0[0]),
    .I1(regData1_SB_LUT4_O_14_I0[1]),
    .I2(regData1_SB_LUT4_O_14_I0[2]),
    .I3(regData1_SB_LUT4_O_14_I0[3]),
    .O(regData1[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) regData1_SB_LUT4_O_14_I0_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O [0]),
    .I1(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1]),
    .I2(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_14_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0070)
  ) regData1_SB_LUT4_O_14_I0_SB_LUT4_O_1 (
    .I0(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O [0]),
    .I1(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3]),
    .I2(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_14_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_14_I0_SB_LUT4_O_2 (
    .I0(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_14_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_14_I0_SB_LUT4_O_3 (
    .I0(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_14_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) regData1_SB_LUT4_O_15 (
    .I0(regData1_SB_LUT4_O_15_I0[0]),
    .I1(regData1_SB_LUT4_O_15_I0[1]),
    .I2(regData1_SB_LUT4_O_15_I0[2]),
    .I3(regData1_SB_LUT4_O_15_I0[3]),
    .O(regData1[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_15_I0_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_15_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1[0]),
    .I2(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1[1]),
    .I3(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1[2]),
    .O(regData1_SB_LUT4_O_15_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1]),
    .O(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0103)
  ) regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2 (
    .I0(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [2]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[2]),
    .O(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [15]),
    .E(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [15]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E ),
    .Q(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(w_reg[4]),
    .I3(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_E_SB_LUT4_O_I3 [1]),
    .O(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q_E)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [13]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E ),
    .Q(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1[0]),
    .I2(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1[1]),
    .I3(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1[2]),
    .O(regData1_SB_LUT4_O_15_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .O(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0]),
    .I1(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2]),
    .O(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [15]),
    .E(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E ),
    .Q(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [15]),
    .E(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2 (
    .I0(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I1_O [3]),
    .O(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [15]),
    .E(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [15]),
    .E(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I1 (
    .I0(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I1_I0[0]),
    .I1(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]),
    .O(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I1_1 (
    .I0(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [1]),
    .I1(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]),
    .O(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [15]),
    .E(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1_E ),
    .Q(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[3]),
    .O(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1 (
    .I0(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_15_I0_SB_LUT4_O_3 (
    .I0(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_15_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) regData1_SB_LUT4_O_16 (
    .I0(regData1_SB_LUT4_O_16_I0[0]),
    .I1(regData1_SB_LUT4_O_16_I0[1]),
    .I2(regData1_SB_LUT4_O_16_I0[2]),
    .I3(regData1_SB_LUT4_O_16_I0[3]),
    .O(regData1[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) regData1_SB_LUT4_O_16_I0_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [0]),
    .I1(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1[1]),
    .I2(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_16_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2[0]),
    .I3(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2[1]),
    .O(regData1_SB_LUT4_O_16_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]),
    .I1(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .I2(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1]),
    .I3(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [16]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E ),
    .Q(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [16]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E ),
    .Q(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [16]),
    .E(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [16]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E_SB_LUT4_O_I2[1]),
    .I3(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E_SB_LUT4_O_I3 [1]),
    .O(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[1]),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_16_I0_SB_LUT4_O_2 (
    .I0(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_16_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_16_I0_SB_LUT4_O_3 (
    .I0(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_16_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) regData1_SB_LUT4_O_17 (
    .I0(regData1_SB_LUT4_O_17_I0[0]),
    .I1(regData1_SB_LUT4_O_17_I0[1]),
    .I2(regData1_SB_LUT4_O_17_I0[2]),
    .I3(regData1_SB_LUT4_O_17_I0[3]),
    .O(regData1[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_17_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1[0]),
    .I2(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1[1]),
    .I3(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1[2]),
    .O(regData1_SB_LUT4_O_17_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1]),
    .I3(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1[2]),
    .O(regData1_SB_LUT4_O_17_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [17]),
    .E(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction_out[11]),
    .I2(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E_SB_LUT4_O_I2[1]),
    .I3(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E_SB_LUT4_O_I3[1]),
    .O(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[8]),
    .I3(w_reg[0]),
    .O(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(w_reg[3]),
    .I3(w_reg[2]),
    .O(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1[0]),
    .I1(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0]),
    .O(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]),
    .I1(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]),
    .O(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [0]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]),
    .O(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [17]),
    .E(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]),
    .O(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .I3(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2]),
    .O(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [17]),
    .E(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_E ),
    .Q(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2]),
    .O(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0800)
  ) regData1_SB_LUT4_O_17_I0_SB_LUT4_O_2 (
    .I0(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O [3]),
    .O(regData1_SB_LUT4_O_17_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_17_I0_SB_LUT4_O_3 (
    .I0(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_17_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [1]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1]),
    .I3(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .O(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [1]),
    .I2(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .O(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [13]),
    .E(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E ),
    .Q(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]),
    .I3(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .O(regData1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O [0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .I2(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O [3]),
    .O(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [13]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) regData1_SB_LUT4_O_18 (
    .I0(regData1_SB_LUT4_O_18_I0[0]),
    .I1(regData1_SB_LUT4_O_18_I0[1]),
    .I2(regData1_SB_LUT4_O_18_I0[2]),
    .I3(regData1_SB_LUT4_O_18_I0[3]),
    .O(regData1[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_18_I0_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_18_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) regData1_SB_LUT4_O_18_I0_SB_LUT4_O_1 (
    .I0(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_I2_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_I2_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_I2_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_I2_O [3]),
    .O(regData1_SB_LUT4_O_18_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_18_I0_SB_LUT4_O_2 (
    .I0(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_18_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_18_I0_SB_LUT4_O_3 (
    .I0(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_18_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) regData1_SB_LUT4_O_19 (
    .I0(regData1_SB_LUT4_O_19_I0[0]),
    .I1(regData1_SB_LUT4_O_19_I0[1]),
    .I2(regData1_SB_LUT4_O_19_I0[2]),
    .I3(regData1_SB_LUT4_O_19_I0[3]),
    .O(regData1[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_19_I0_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_19_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_19_I0_SB_LUT4_O_1 (
    .I0(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_19_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_19_I0_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1[0]),
    .I2(regData1_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1[1]),
    .I3(regData1_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1[2]),
    .O(regData1_SB_LUT4_O_19_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .O(regData1_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3]),
    .O(regData1_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0013)
  ) regData1_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2 (
    .I0(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I2_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I2_O [1]),
    .I2(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .I3(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I2_O [3]),
    .O(regData1_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_19_I0_SB_LUT4_O_3 (
    .I0(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_19_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]),
    .O(regData1_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2]),
    .O(regData1_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0]),
    .I1(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O[1]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O[2]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O[3]),
    .O(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .O(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [1]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0]),
    .I1(regsel2[4]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]),
    .O(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2 (
    .I0(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[0]),
    .I1(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_I0_O[0]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3]),
    .O(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [1]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[0]),
    .I1(regsel2[4]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[3]),
    .O(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_I0_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_I0_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [1]),
    .E(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_I0_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[0]),
    .I1(regsel2[4]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2]),
    .O(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(regsel2[4]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_3_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[3]),
    .O(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[1]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[2]),
    .O(regData1_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]),
    .I1(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .O(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2]),
    .O(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O[1]),
    .O(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0103)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2 (
    .I0(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[0]),
    .I1(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[1]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]),
    .O(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [1]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[0]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[3]),
    .O(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[1]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[3]),
    .O(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O[0]),
    .I1(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O[1]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O[2]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O[3]),
    .O(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0103)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_O_2 (
    .I0(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_I0_O[0]),
    .I1(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_I0_O[1]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_I0_O[2]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_I0_O[3]),
    .O(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[1]),
    .O(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[0]),
    .I2(regsel1[4]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[1]),
    .O(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [1]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [1]),
    .E(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1_E ),
    .Q(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [1]),
    .E(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]),
    .O(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .O(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O[0]),
    .I1(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O[1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[3]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2 (
    .I0(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]),
    .I1(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[3]),
    .O(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_3 (
    .I0(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [3]),
    .O(regData1_SB_LUT4_O_1_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 [0]),
    .I1(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2]),
    .O(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [1]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_1_E ),
    .Q(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_3_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]),
    .O(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [1]),
    .E(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030f)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3]),
    .O(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [1]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1_E ),
    .Q(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]),
    .I1(regsel2[4]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_3_O[1]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]),
    .O(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0020)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]),
    .I1(instruction_out[22]),
    .I2(regsel2[3]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O[1]),
    .O(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0800)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]),
    .I1(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[1]),
    .I2(regsel2[4]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]),
    .O(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [1]),
    .E(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0020)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]),
    .I1(instruction_out[19]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[1]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O[1]),
    .O(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O[1]),
    .I3(regsel1[4]),
    .O(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [13]),
    .E(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1_E ),
    .Q(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[19]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[1]),
    .O(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O[1]),
    .O(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O[1]),
    .O(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [13]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2 (
    .I0(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]),
    .I1(regsel2[4]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2]),
    .O(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [1]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E),
    .Q(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]),
    .I2(regsel1[4]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[1]),
    .O(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .I1(instruction_out[19]),
    .I2(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2 [1]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0]),
    .O(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0020)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_1 (
    .I0(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O[0]),
    .I1(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0]),
    .I3(regsel1[4]),
    .O(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [1]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q_1_E),
    .Q(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .I1(regsel2[4]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2]),
    .O(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [1]),
    .E(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I1[0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1]),
    .O(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [1]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [1]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E ),
    .Q(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O[0]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O [1]),
    .O(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [1]),
    .E(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [1]),
    .E(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_3_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O[1]),
    .O(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) regData1_SB_LUT4_O_2 (
    .I0(regData1_SB_LUT4_O_2_I0[0]),
    .I1(regData1_SB_LUT4_O_2_I0[1]),
    .I2(regData1_SB_LUT4_O_2_I0[2]),
    .I3(regData1_SB_LUT4_O_2_I0[3]),
    .O(regData1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) regData1_SB_LUT4_O_20 (
    .I0(regData1_SB_LUT4_O_20_I0[0]),
    .I1(regData1_SB_LUT4_O_20_I0[1]),
    .I2(regData1_SB_LUT4_O_20_I0[2]),
    .I3(regData1_SB_LUT4_O_20_I0[3]),
    .O(regData1[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_20_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_20_I0[0]),
    .I1(regData1_SB_LUT4_O_20_I0[1]),
    .I2(regData1_SB_LUT4_O_20_I0[2]),
    .I3(regData1_SB_LUT4_O_20_I0[3]),
    .O(regData1_SB_LUT4_O_21_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_20_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2[0]),
    .I3(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2[1]),
    .O(regData1_SB_LUT4_O_20_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0[0]),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .I2(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0[2]),
    .I3(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0[3]),
    .O(regData1_SB_LUT4_O_20_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [20]),
    .E(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_E_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(w_reg[4]),
    .I3(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_E_SB_LUT4_O_I3[1]),
    .O(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E_SB_LUT4_O_I2[1]),
    .I3(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E_SB_LUT4_O_I3[1]),
    .O(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_E_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_20_I0_SB_LUT4_O_2 (
    .I0(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_20_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_20_I0_SB_LUT4_O_3 (
    .I0(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_20_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .O(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]),
    .I1(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .I2(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1[1]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3]),
    .O(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [20]),
    .E(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [20]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q_1_E),
    .Q(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1 (
    .I0(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I0[0]),
    .I1(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_3_O[1]),
    .O(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [20]),
    .E(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E ),
    .Q(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .I1(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]),
    .O(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]),
    .I1(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1 [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[1]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3]),
    .O(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [20]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_2 (
    .I0(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]),
    .O(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [20]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O[1]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [20]),
    .E(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1_E ),
    .Q(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1_O[0]),
    .I1(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1]),
    .I2(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1_O[2]),
    .I3(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1_O[3]),
    .O(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I0_I1 [0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O[1]),
    .O(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [20]),
    .E(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [20]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) regData1_SB_LUT4_O_21 (
    .I0(regData1_SB_LUT4_O_21_I0[0]),
    .I1(regData1_SB_LUT4_O_21_I0[1]),
    .I2(regData1_SB_LUT4_O_21_I0[2]),
    .I3(regData1_SB_LUT4_O_21_I0[3]),
    .O(regData1[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_21_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_21_I0[0]),
    .I1(regData1_SB_LUT4_O_21_I0[1]),
    .I2(regData1_SB_LUT4_O_21_I0[2]),
    .I3(regData1_SB_LUT4_O_21_I0[3]),
    .O(regData1_SB_LUT4_O_21_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_21_I0_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_21_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0080)
  ) regData1_SB_LUT4_O_21_I0_SB_LUT4_O_1 (
    .I0(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_21_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_21_I0_SB_LUT4_O_2 (
    .I0(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_21_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_21_I0_SB_LUT4_O_3 (
    .I0(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_21_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) regData1_SB_LUT4_O_22 (
    .I0(regData1_SB_LUT4_O_22_I0[0]),
    .I1(regData1_SB_LUT4_O_22_I0[1]),
    .I2(regData1_SB_LUT4_O_22_I0[2]),
    .I3(regData1_SB_LUT4_O_22_I0[3]),
    .O(regData1[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_22_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_22_I0[0]),
    .I1(regData1_SB_LUT4_O_22_I0[1]),
    .I2(regData1_SB_LUT4_O_22_I0[2]),
    .I3(regData1_SB_LUT4_O_22_I0[3]),
    .O(regData1_SB_LUT4_O_22_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) regData1_SB_LUT4_O_22_I0_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_22_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_22_I0_SB_LUT4_O_1 (
    .I0(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_22_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_22_I0_SB_LUT4_O_2 (
    .I0(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_22_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_22_I0_SB_LUT4_O_3 (
    .I0(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_22_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) regData1_SB_LUT4_O_23 (
    .I0(regData1_SB_LUT4_O_23_I0[0]),
    .I1(regData1_SB_LUT4_O_23_I0[1]),
    .I2(regData1_SB_LUT4_O_23_I0[2]),
    .I3(regData1_SB_LUT4_O_23_I0[3]),
    .O(regData1[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_23_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_23_I0[0]),
    .I1(regData1_SB_LUT4_O_23_I0[1]),
    .I2(regData1_SB_LUT4_O_23_I0[2]),
    .I3(regData1_SB_LUT4_O_23_I0[3]),
    .O(regData1_SB_LUT4_O_22_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_23_I0_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_23_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_23_I0_SB_LUT4_O_1 (
    .I0(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_23_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_23_I0_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_23_I0_SB_LUT4_O_2_I1[0]),
    .I2(regData1_SB_LUT4_O_23_I0_SB_LUT4_O_2_I1[1]),
    .I3(regData1_SB_LUT4_O_23_I0_SB_LUT4_O_2_I1[2]),
    .O(regData1_SB_LUT4_O_23_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_23_I0_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [1]),
    .I2(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1[1]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1]),
    .O(regData1_SB_LUT4_O_23_I0_SB_LUT4_O_2_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_23_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .O(regData1_SB_LUT4_O_23_I0_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) regData1_SB_LUT4_O_23_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2 (
    .I0(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3]),
    .I2(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I2_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I2_O [3]),
    .O(regData1_SB_LUT4_O_23_I0_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) regData1_SB_LUT4_O_23_I0_SB_LUT4_O_3 (
    .I0(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O [0]),
    .I1(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]),
    .I2(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_23_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) regData1_SB_LUT4_O_24 (
    .I0(regData1_SB_LUT4_O_24_I0[0]),
    .I1(regData1_SB_LUT4_O_24_I0[1]),
    .I2(regData1_SB_LUT4_O_24_I0[2]),
    .I3(regData1_SB_LUT4_O_24_I0[3]),
    .O(regData1[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_24_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_24_I0[0]),
    .I1(regData1_SB_LUT4_O_24_I0[1]),
    .I2(regData1_SB_LUT4_O_24_I0[2]),
    .I3(regData1_SB_LUT4_O_24_I0[3]),
    .O(regData1_SB_LUT4_O_25_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_24_I0_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_24_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_24_I0_SB_LUT4_O_1 (
    .I0(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_24_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) regData1_SB_LUT4_O_24_I0_SB_LUT4_O_2 (
    .I0(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [0]),
    .I1(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3]),
    .I2(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_24_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_24_I0_SB_LUT4_O_3 (
    .I0(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_24_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) regData1_SB_LUT4_O_25 (
    .I0(regData1_SB_LUT4_O_25_I0[0]),
    .I1(regData1_SB_LUT4_O_25_I0[1]),
    .I2(regData1_SB_LUT4_O_25_I0[2]),
    .I3(regData1_SB_LUT4_O_25_I0[3]),
    .O(regData1[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_25_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_25_I0[0]),
    .I1(regData1_SB_LUT4_O_25_I0[1]),
    .I2(regData1_SB_LUT4_O_25_I0[2]),
    .I3(regData1_SB_LUT4_O_25_I0[3]),
    .O(regData1_SB_LUT4_O_25_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_25_I0_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_25_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_25_I0_SB_LUT4_O_1 (
    .I0(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_25_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_25_I0_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1[0]),
    .I2(regData1_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1[1]),
    .I3(regData1_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1[2]),
    .O(regData1_SB_LUT4_O_25_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .O(regData1_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [1]),
    .I2(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3]),
    .O(regData1_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) regData1_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1 [0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2]),
    .I3(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1 [2]),
    .O(regData1_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_25_I0_SB_LUT4_O_3 (
    .I0(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_25_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) regData1_SB_LUT4_O_26 (
    .I0(regData1_SB_LUT4_O_26_I0[0]),
    .I1(regData1_SB_LUT4_O_26_I0[1]),
    .I2(regData1_SB_LUT4_O_26_I0[2]),
    .I3(regData1_SB_LUT4_O_26_I0[3]),
    .O(regData1[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_26_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_26_I0[0]),
    .I1(regData1_SB_LUT4_O_26_I0[1]),
    .I2(regData1_SB_LUT4_O_26_I0[2]),
    .I3(regData1_SB_LUT4_O_26_I0[3]),
    .O(regData1_SB_LUT4_O_26_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_26_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2[0]),
    .I3(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2[1]),
    .O(regData1_SB_LUT4_O_26_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) regData1_SB_LUT4_O_26_I0_SB_LUT4_O_1 (
    .I0(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_26_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_26_I0_SB_LUT4_O_2 (
    .I0(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [3]),
    .O(regData1_SB_LUT4_O_26_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_26_I0_SB_LUT4_O_3 (
    .I0(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O [3]),
    .O(regData1_SB_LUT4_O_26_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1]),
    .O(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]),
    .I1(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [26]),
    .E(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [26]),
    .E(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1 (
    .I0(\aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [0]),
    .I1(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[1]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]),
    .O(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1[0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_I0[1]),
    .I1(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1_O[0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]),
    .O(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_2 (
    .I0(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]),
    .I1(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]),
    .O(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [26]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q_1_E),
    .Q(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I0_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I0[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O [1]),
    .O(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [26]),
    .E(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]),
    .I3(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1[1]),
    .O(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [26]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O[1]),
    .O(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [26]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1_E ),
    .Q(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [26]),
    .E(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O [1]),
    .O(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [26]),
    .E(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1_E ),
    .Q(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [26]),
    .E(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [26]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E),
    .Q(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1 (
    .I0(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_I0[0]),
    .I1(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]),
    .O(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_1 (
    .I0(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O[0]),
    .I1(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]),
    .O(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [26]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [26]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) regData1_SB_LUT4_O_27 (
    .I0(regData1_SB_LUT4_O_27_I0[0]),
    .I1(regData1_SB_LUT4_O_27_I0[1]),
    .I2(regData1_SB_LUT4_O_27_I0[2]),
    .I3(regData1_SB_LUT4_O_27_I0[3]),
    .O(regData1[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_27_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_27_I0[0]),
    .I1(regData1_SB_LUT4_O_27_I0[1]),
    .I2(regData1_SB_LUT4_O_27_I0[2]),
    .I3(regData1_SB_LUT4_O_27_I0[3]),
    .O(regData1_SB_LUT4_O_26_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) regData1_SB_LUT4_O_27_I0_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [0]),
    .I1(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]),
    .I2(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_27_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_27_I0_SB_LUT4_O_1 (
    .I0(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_27_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_27_I0_SB_LUT4_O_2 (
    .I0(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_27_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_27_I0_SB_LUT4_O_3 (
    .I0(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_27_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3fff)
  ) regData1_SB_LUT4_O_28 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_28_I1[0]),
    .I2(regData1_SB_LUT4_O_28_I1[1]),
    .I3(regData1_SB_LUT4_O_28_I1[2]),
    .O(regData1[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_28_I1_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_28_I1[0]),
    .I2(regData1_SB_LUT4_O_28_I1[1]),
    .I3(regData1_SB_LUT4_O_28_I1[2]),
    .O(regData1_SB_LUT4_O_28_I1_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_28_I1_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_29_I0[0]),
    .I1(regData1_SB_LUT4_O_29_I0[1]),
    .I2(regData1_SB_LUT4_O_29_I0[2]),
    .I3(regData1_SB_LUT4_O_29_I0[3]),
    .O(regData1_SB_LUT4_O_28_I1_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_28_I1_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0[1]),
    .I2(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0[2]),
    .I3(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0[3]),
    .O(regData1_SB_LUT4_O_28_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0[0]),
    .I1(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0[1]),
    .I2(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0[2]),
    .I3(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0[3]),
    .O(regData1_SB_LUT4_O_28_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3]),
    .O(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .I1(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [28]),
    .E(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [28]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1_E ),
    .Q(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1]),
    .O(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3 (
    .I0(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]),
    .I1(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]),
    .I2(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I3(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [28]),
    .E(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [28]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E ),
    .Q(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [28]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q_1_E),
    .Q(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [28]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1 (
    .I0(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[1]),
    .I1(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_1 (
    .I0(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .O(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2 (
    .I0(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0[0]),
    .I1(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0[1]),
    .I2(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0[2]),
    .I3(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0[3]),
    .O(regData1_SB_LUT4_O_28_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1]),
    .O(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]),
    .I1(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2]),
    .O(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [28]),
    .E(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E ),
    .Q(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [28]),
    .E(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]),
    .I1(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]),
    .O(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1[0]),
    .I2(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2]),
    .I3(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1[2]),
    .O(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [28]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E ),
    .Q(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]),
    .O(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [28]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [28]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3 (
    .I0(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [28]),
    .E(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [28]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .O(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1]),
    .O(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [28]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E),
    .Q(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [28]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1 (
    .I0(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]),
    .I1(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3]),
    .O(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2]),
    .O(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [28]),
    .E(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1_E ),
    .Q(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [28]),
    .E(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_3 (
    .I0(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]),
    .I1(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .O(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [28]),
    .E(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [28]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_I1 (
    .I0(\aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2 [1]),
    .I1(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]),
    .O(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [28]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [28]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [28]),
    .E(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [28]),
    .E(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1 (
    .I0(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0[1]),
    .I1(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .O(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_O[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [28]),
    .E(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [28]),
    .E(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E ),
    .Q(regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) regData1_SB_LUT4_O_29 (
    .I0(regData1_SB_LUT4_O_29_I0[0]),
    .I1(regData1_SB_LUT4_O_29_I0[1]),
    .I2(regData1_SB_LUT4_O_29_I0[2]),
    .I3(regData1_SB_LUT4_O_29_I0[3]),
    .O(regData1[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_29_I0_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_29_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_29_I0_SB_LUT4_O_1 (
    .I0(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_29_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_29_I0_SB_LUT4_O_2 (
    .I0(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_29_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) regData1_SB_LUT4_O_29_I0_SB_LUT4_O_3 (
    .I0(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O [0]),
    .I1(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1]),
    .I2(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_29_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_2_I0[0]),
    .I1(regData1_SB_LUT4_O_2_I0[1]),
    .I2(regData1_SB_LUT4_O_2_I0[2]),
    .I3(regData1_SB_LUT4_O_2_I0[3]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]),
    .I1(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2[3]),
    .O(regData1_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3]),
    .O(regData1_SB_LUT4_O_2_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(\aluMux.in2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [3]),
    .O(regData1_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_3 (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[0]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[3]),
    .O(regData1_SB_LUT4_O_2_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [2]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [2]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(w_reg[4]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E_SB_LUT4_O_I3[1]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[9]),
    .I3(w_reg[3]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E_SB_LUT4_O_I3_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[7]),
    .I3(w_reg[1]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[10]),
    .I3(w_reg[2]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E_SB_LUT4_O_I3_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(w_reg[4]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O_I3[1]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[0]),
    .I3(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E_SB_LUT4_O_I2[1]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]),
    .I1(\aluMux.in2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_1 (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[3]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_1_O_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_1_O_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_1_O_SB_LUT4_O_I0[1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[3]),
    .I3(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [1]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_1_O_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[3]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_1_O_SB_LUT4_O_2 (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_1_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_1_O_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [2]),
    .E(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E ),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_1_O_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_1_O_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [2]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E ),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_1_O_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2 (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [2]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0[0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[2]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [2]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1[0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [2]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1_E ),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(regsel2[4]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[2]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(regsel2[4]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[3]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1 (
    .I0(1'h0),
    .I1(regsel2[4]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[3]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [4]),
    .E(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [4]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q_1_E),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [4]),
    .E(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [4]),
    .E(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E ),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(regsel2[4]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[2]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(regsel2[4]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[2]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [4]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [4]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[2]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [4]),
    .E(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [4]),
    .E(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_3 (
    .I0(1'h0),
    .I1(regsel2[4]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[2]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_3_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_3_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [4]),
    .E(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E ),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_3_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_3_O_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O[0]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O[1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[2]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [4]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [4]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_1_E ),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [4]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [4]),
    .E(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[22]),
    .I3(regsel2[3]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [2]),
    .E(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1_E ),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [2]),
    .E(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[2]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[3]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [2]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]),
    .I2(regsel2[4]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[2]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [0]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel2[4]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[2]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [4]),
    .E(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [4]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_O (
    .I0(instruction_out[20]),
    .I1(instruction_out[22]),
    .I2(regsel2[3]),
    .I3(regsel2[1]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_3_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]),
    .I1(regsel2[4]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_3_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [2]),
    .E(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_2 (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I1(regsel2[4]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O [1]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [2]),
    .E(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[0]),
    .I1(regsel2[4]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[3]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [2]),
    .E(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0020)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 [0]),
    .I1(instruction_out[22]),
    .I2(regsel2[3]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O[1]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [2]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_1_E ),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [2]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q_1_E),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [2]),
    .E(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0800)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[0]),
    .I1(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[1]),
    .I2(regsel2[4]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [2]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]),
    .I1(regsel2[4]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[3]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [2]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [2]),
    .E(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E ),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [2]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E ),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1 (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [2]),
    .E(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [2]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[1]),
    .I2(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2 (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_1_O_SB_LUT4_O_I0[1]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]),
    .I2(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [2]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [2]),
    .E(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1[0]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[1]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [2]),
    .E(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_E ),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [2]),
    .E(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [2]),
    .E(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[0]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[3]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0[0]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0[1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[2]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_I0_O[3]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]),
    .I1(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2 (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[3]),
    .O(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) regData1_SB_LUT4_O_3 (
    .I0(regData1_SB_LUT4_O_3_I0[0]),
    .I1(regData1_SB_LUT4_O_3_I0[1]),
    .I2(regData1_SB_LUT4_O_3_I0[2]),
    .I3(regData1_SB_LUT4_O_3_I0[3]),
    .O(regData1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3fff)
  ) regData1_SB_LUT4_O_30 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_30_I1[0]),
    .I2(regData1_SB_LUT4_O_30_I1[1]),
    .I3(regData1_SB_LUT4_O_30_I1[2]),
    .O(regData1[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_30_I1_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_30_I1[0]),
    .I2(regData1_SB_LUT4_O_30_I1[1]),
    .I3(regData1_SB_LUT4_O_30_I1[2]),
    .O(regData1_SB_LUT4_O_30_I1_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_30_I1_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0[1]),
    .I2(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0[2]),
    .I3(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0[3]),
    .O(regData1_SB_LUT4_O_30_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7000)
  ) regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0[0]),
    .I1(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .I2(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0[2]),
    .I3(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0[3]),
    .O(regData1_SB_LUT4_O_30_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [30]),
    .E(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(w_reg[4]),
    .I3(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E_SB_LUT4_O_I3[1]),
    .O(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E_SB_LUT4_O_I3_SB_LUT4_O_I2[0]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1]),
    .O(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1]),
    .O(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I2_O[0]),
    .I1(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]),
    .I2(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I2_O[2]),
    .I3(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I2_O[3]),
    .O(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [30]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E ),
    .Q(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [30]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1_E ),
    .Q(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_30_I1_SB_LUT4_O_2 (
    .I0(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0[0]),
    .I1(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0[1]),
    .I2(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0[2]),
    .I3(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0[3]),
    .O(regData1_SB_LUT4_O_30_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]),
    .I1(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3]),
    .O(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [30]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [30]),
    .E(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_E ),
    .Q(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]),
    .I1(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]),
    .O(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0070)
  ) regData1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O [0]),
    .I1(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .I2(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O [3]),
    .O(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_3 (
    .I0(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_1_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_1_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_1_O [3]),
    .O(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [30]),
    .E(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [30]),
    .E(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E ),
    .Q(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[1]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .O(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]),
    .O(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [30]),
    .E(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [30]),
    .E(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I1(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[3]),
    .O(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [30]),
    .E(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [30]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E ),
    .Q(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1]),
    .O(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [30]),
    .E(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [30]),
    .E(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O [0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]),
    .O(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I2_O[0]),
    .I1(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .O(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_3 (
    .I0(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]),
    .I1(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3]),
    .O(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [30]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [30]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]),
    .I1(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_1 (
    .I0(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]),
    .I1(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]),
    .O(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [30]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [30]),
    .E(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I1(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1[0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]),
    .O(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [30]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_1_E ),
    .Q(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1[0]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3]),
    .O(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I2_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [30]),
    .E(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I2_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[0]),
    .I1(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1]),
    .O(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_1_O_SB_LUT4_O_2_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_1_O_SB_LUT4_O_2_I0 [1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [1]),
    .I1(\aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O_SB_LUT4_O_I1 [0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3fff)
  ) regData1_SB_LUT4_O_31 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_31_I1[0]),
    .I2(regData1_SB_LUT4_O_31_I1[1]),
    .I3(regData1_SB_LUT4_O_31_I1[2]),
    .O(regData1[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_31_I1_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_31_I1[0]),
    .I2(regData1_SB_LUT4_O_31_I1[1]),
    .I3(regData1_SB_LUT4_O_31_I1[2]),
    .O(regData1_SB_LUT4_O_30_I1_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_31_I1_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_31_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_31_I1_SB_LUT4_O_1 (
    .I0(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_31_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_31_I1_SB_LUT4_O_2 (
    .I0(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_31_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_3_I0[0]),
    .I1(regData1_SB_LUT4_O_3_I0[1]),
    .I2(regData1_SB_LUT4_O_3_I0[2]),
    .I3(regData1_SB_LUT4_O_3_I0[3]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1[0]),
    .I2(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1[1]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1[2]),
    .O(regData1_SB_LUT4_O_3_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[0]),
    .I2(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[1]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[2]),
    .O(regData1_SB_LUT4_O_3_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [3]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [3]),
    .E(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O[0]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[1]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2 (
    .I0(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0]),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1]),
    .I2(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[3]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [3]),
    .E(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [3]),
    .E(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1_E ),
    .Q(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[0]),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[2]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [3]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [3]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_1_E ),
    .Q(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q_E_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(w_reg[4]),
    .I3(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E_SB_LUT4_O_I3 [1]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O[1]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O[1]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1[0]),
    .I2(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1[1]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1[2]),
    .O(regData1_SB_LUT4_O_3_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030f)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[0]),
    .I2(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [3]),
    .E(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [3]),
    .E(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E ),
    .Q(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[0]),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[3]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O[1]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3[1]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O[1]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3[1]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [13]),
    .E(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E ),
    .Q(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [13]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1_E ),
    .Q(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O[1]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O[1]),
    .I3(regsel1[4]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O[1]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [3]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [3]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E ),
    .Q(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[3]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2 (
    .I0(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]),
    .I2(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [3]),
    .E(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E ),
    .Q(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [3]),
    .E(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_3_O[1]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1[0]),
    .I2(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1[1]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1[2]),
    .O(regData1_SB_LUT4_O_3_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1[0]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]),
    .I1(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2]),
    .I2(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[2]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[3]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[1]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[1]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [3]),
    .E(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_E ),
    .Q(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [3]),
    .E(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0]),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030f)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1[1]),
    .I2(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[1]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [3]),
    .E(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [3]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1_E ),
    .Q(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1[0]),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1[1]),
    .I2(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O[0]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O[1]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O[1]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[1]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [3]),
    .E(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [3]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E),
    .Q(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [3]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [3]),
    .E(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1[0]),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1[1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [3]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [3]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]),
    .I2(regsel1[4]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[1]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[0]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [3]),
    .E(regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [3]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [3]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E ),
    .Q(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [3]),
    .E(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0]),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]),
    .I2(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O[0]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[1]),
    .I2(regsel1[4]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[1]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2 (
    .I0(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[0]),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [3]),
    .E(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[0]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [3]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [3]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(w_reg[4]),
    .I3(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E_SB_LUT4_O_I3 [1]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[1]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [3]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E ),
    .Q(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [3]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q_1_E),
    .Q(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q_1_E_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(w_reg[4]),
    .I3(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E_SB_LUT4_O_I3[1]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q_1_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0]),
    .I1(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[3]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0]),
    .O(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) regData1_SB_LUT4_O_4 (
    .I0(regData1_SB_LUT4_O_4_I0[0]),
    .I1(regData1_SB_LUT4_O_4_I0[1]),
    .I2(regData1_SB_LUT4_O_4_I0[2]),
    .I3(regData1_SB_LUT4_O_4_I0[3]),
    .O(regData1[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_4_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_4_I0[0]),
    .I1(regData1_SB_LUT4_O_4_I0[1]),
    .I2(regData1_SB_LUT4_O_4_I0[2]),
    .I3(regData1_SB_LUT4_O_4_I0[3]),
    .O(regData1_SB_LUT4_O_5_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_4_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2[0]),
    .I3(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2[1]),
    .O(regData1_SB_LUT4_O_4_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_4_I0_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_1_I0[0]),
    .I1(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_1_I0[1]),
    .I2(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_1_I0[2]),
    .I3(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_1_I0[3]),
    .O(regData1_SB_LUT4_O_4_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_4_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[0]),
    .I1(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1]),
    .O(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_4_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0 [1]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .O(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_4_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O[0]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1]),
    .O(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030f)
  ) regData1_SB_LUT4_O_4_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0 [0]),
    .I2(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3]),
    .O(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_1_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_4_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O[1]),
    .O(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) regData1_SB_LUT4_O_4_I0_SB_LUT4_O_2 (
    .I0(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O [3]),
    .O(regData1_SB_LUT4_O_4_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_4_I0_SB_LUT4_O_3 (
    .I0(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O [3]),
    .O(regData1_SB_LUT4_O_4_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[1]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2]),
    .I3(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[0]),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[0]),
    .I2(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3]),
    .O(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [13]),
    .E(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q_E_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(w_reg[4]),
    .I3(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O_I3 [1]),
    .O(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O [1]),
    .O(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) regData1_SB_LUT4_O_5 (
    .I0(regData1_SB_LUT4_O_5_I0[0]),
    .I1(regData1_SB_LUT4_O_5_I0[1]),
    .I2(regData1_SB_LUT4_O_5_I0[2]),
    .I3(regData1_SB_LUT4_O_5_I0[3]),
    .O(regData1[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_5_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_5_I0[0]),
    .I1(regData1_SB_LUT4_O_5_I0[1]),
    .I2(regData1_SB_LUT4_O_5_I0[2]),
    .I3(regData1_SB_LUT4_O_5_I0[3]),
    .O(regData1_SB_LUT4_O_5_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0700)
  ) regData1_SB_LUT4_O_5_I0_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I1(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1[1]),
    .I2(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O [3]),
    .O(regData1_SB_LUT4_O_5_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1[0]),
    .I2(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1[1]),
    .I3(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1[2]),
    .O(regData1_SB_LUT4_O_5_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0 [1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .I3(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .O(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030f)
  ) regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0]),
    .I2(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .O(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [5]),
    .E(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3[2]),
    .O(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [5]),
    .E(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1 (
    .I0(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0 [0]),
    .I1(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3]),
    .O(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[0]),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[3]),
    .O(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]),
    .I1(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2]),
    .I3(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3]),
    .O(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [5]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[1]),
    .O(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [5]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [5]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q_1_E),
    .Q(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [5]),
    .E(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1_E ),
    .Q(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[0]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1]),
    .O(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [5]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E),
    .Q(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0]),
    .I1(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3]),
    .O(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [5]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E ),
    .Q(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0013)
  ) regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2 (
    .I0(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I2(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]),
    .I3(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I1_O [3]),
    .O(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_5_I0_SB_LUT4_O_2 (
    .I0(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_5_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_5_I0_SB_LUT4_O_3 (
    .I0(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_5_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [13]),
    .E(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(w_reg[4]),
    .I3(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E_SB_LUT4_O_I3[1]),
    .O(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[0]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E_SB_LUT4_O_I2[1]),
    .O(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[9]),
    .I3(w_reg[3]),
    .O(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) regData1_SB_LUT4_O_6 (
    .I0(regData1_SB_LUT4_O_6_I0[0]),
    .I1(regData1_SB_LUT4_O_6_I0[1]),
    .I2(regData1_SB_LUT4_O_6_I0[2]),
    .I3(regData1_SB_LUT4_O_6_I0[3]),
    .O(regData1[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) regData1_SB_LUT4_O_7 (
    .I0(regData1_SB_LUT4_O_7_I0[0]),
    .I1(regData1_SB_LUT4_O_7_I0[1]),
    .I2(regData1_SB_LUT4_O_7_I0[2]),
    .I3(regData1_SB_LUT4_O_7_I0[3]),
    .O(regData1[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_7_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_7_I0_SB_LUT4_O_I1[0]),
    .I2(regData1_SB_LUT4_O_7_I0_SB_LUT4_O_I1[1]),
    .I3(regData1_SB_LUT4_O_7_I0_SB_LUT4_O_I1[2]),
    .O(regData1_SB_LUT4_O_7_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_7_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_7_I0_SB_LUT4_O_1_I1[0]),
    .I2(regData1_SB_LUT4_O_7_I0_SB_LUT4_O_1_I1[1]),
    .I3(regData1_SB_LUT4_O_7_I0_SB_LUT4_O_1_I1[2]),
    .O(regData1_SB_LUT4_O_7_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_7_I0_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2]),
    .O(regData1_SB_LUT4_O_7_I0_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_7_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3]),
    .O(regData1_SB_LUT4_O_7_I0_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) regData1_SB_LUT4_O_7_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2 (
    .I0(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[0]),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[3]),
    .O(regData1_SB_LUT4_O_7_I0_SB_LUT4_O_1_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_7_I0_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_7_I0_SB_LUT4_O_2_I1[0]),
    .I2(regData1_SB_LUT4_O_7_I0_SB_LUT4_O_2_I1[1]),
    .I3(regData1_SB_LUT4_O_7_I0_SB_LUT4_O_2_I1[2]),
    .O(regData1_SB_LUT4_O_7_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h003f)
  ) regData1_SB_LUT4_O_7_I0_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O[0]),
    .I2(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O[2]),
    .O(regData1_SB_LUT4_O_7_I0_SB_LUT4_O_2_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_7_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[0]),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3]),
    .O(regData1_SB_LUT4_O_7_I0_SB_LUT4_O_2_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) regData1_SB_LUT4_O_7_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[2]),
    .O(regData1_SB_LUT4_O_7_I0_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_7_I0_SB_LUT4_O_3 (
    .I0(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[0]),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[2]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[3]),
    .O(regData1_SB_LUT4_O_7_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0]),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1]),
    .O(regData1_SB_LUT4_O_7_I0_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[0]),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2]),
    .O(regData1_SB_LUT4_O_7_I0_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) regData1_SB_LUT4_O_7_I0_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[0]),
    .I1(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O[3]),
    .O(regData1_SB_LUT4_O_7_I0_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) regData1_SB_LUT4_O_8 (
    .I0(regData1_SB_LUT4_O_8_I0[0]),
    .I1(regData1_SB_LUT4_O_8_I0[1]),
    .I2(regData1_SB_LUT4_O_8_I0[2]),
    .I3(regData1_SB_LUT4_O_8_I0[3]),
    .O(regData1[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_8_I0_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_8_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_8_I0_SB_LUT4_O_1 (
    .I0(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_8_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_8_I0_SB_LUT4_O_2 (
    .I0(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_8_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) regData1_SB_LUT4_O_8_I0_SB_LUT4_O_3 (
    .I0(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O [3]),
    .O(regData1_SB_LUT4_O_8_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) regData1_SB_LUT4_O_9 (
    .I0(regData1_SB_LUT4_O_9_I0[0]),
    .I1(regData1_SB_LUT4_O_9_I0[1]),
    .I2(regData1_SB_LUT4_O_9_I0[2]),
    .I3(regData1_SB_LUT4_O_9_I0[3]),
    .O(regData1[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_9_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1[0]),
    .I2(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1[1]),
    .I3(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1[2]),
    .O(regData1_SB_LUT4_O_9_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_9_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1[0]),
    .I2(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1[1]),
    .I3(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1[2]),
    .O(regData1_SB_LUT4_O_9_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1]),
    .O(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]),
    .I1(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1]),
    .O(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [9]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [9]),
    .E(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) regData1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2 (
    .I0(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O [3]),
    .O(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [9]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E ),
    .Q(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [9]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_9_I0_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1[0]),
    .I2(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1[1]),
    .I3(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1[2]),
    .O(regData1_SB_LUT4_O_9_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I3(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2]),
    .O(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0]),
    .I1(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1]),
    .O(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [9]),
    .E(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [9]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q_1_E),
    .Q(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) regData1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2 (
    .I0(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O [3]),
    .O(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_9_I0_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I1[0]),
    .I2(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I1[1]),
    .I3(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I1[2]),
    .O(regData1_SB_LUT4_O_9_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I1_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3]),
    .O(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0[0]),
    .I1(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0[1]),
    .I2(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1[1]),
    .I3(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .O(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [9]),
    .E(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [9]),
    .E(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E ),
    .Q(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) regData1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2 (
    .I0(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O [0]),
    .I1(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O [1]),
    .I2(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O [3]),
    .O(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1 [0]),
    .I1(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1 [1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3]),
    .O(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]),
    .I1(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]),
    .I2(aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3]),
    .I3(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1]),
    .O(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [9]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [9]),
    .E(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [13]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[1]),
    .O(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1_O [0]),
    .I1(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2]),
    .I2(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1_O [2]),
    .I3(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1_O [3]),
    .O(regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0[1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0[3]),
    .O(regData1_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(regData1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]),
    .O(regData1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h030f)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1]),
    .I3(\aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0013)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .I1(regData1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O_SB_LUT4_O_1_I0[0]),
    .I1(instruction_out[19]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[1]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[0]),
    .I1(instruction_out[19]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3[1]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2 (
    .I0(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]),
    .I1(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0020)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O[0]),
    .I1(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0]),
    .I3(regsel1[4]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0200)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]),
    .I1(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O[1]),
    .I3(regsel1[4]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0020)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_2_I0[0]),
    .I1(instruction_out[19]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[1]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O[1]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]),
    .I1(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]),
    .O(regData1_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O [1]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00df)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]),
    .I1(regsel1[4]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[1]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[3]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [0]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel1[4]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[1]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel1[4]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[1]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [13]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E),
    .Q(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[0]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [13]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(instruction_out[15]),
    .I2(instruction_out[16]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[1]),
    .I1(instruction_out[19]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[1]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00df)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2 (
    .I0(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0]),
    .I1(regsel1[4]),
    .I2(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3 [1]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[3]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [0]),
    .E(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00c0)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_3_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O[1]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [0]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFER_Q_1_E),
    .Q(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(regsel2[4]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_O (
    .I0(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[1]),
    .I1(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O[1]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3[1]),
    .I3(regsel1[4]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0103)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3 (
    .I0(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[1]),
    .I1(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[2]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0080)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_LUT4_O (
    .I0(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[0]),
    .I1(instruction_out[19]),
    .I2(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2 [1]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O[1]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[0]),
    .I1(instruction_out[19]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0]),
    .I3(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3[1]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2]),
    .O(regData1_SB_LUT4_O_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O (
    .I0(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[0]),
    .I1(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1[0]),
    .I2(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1[1]),
    .I3(\aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O [1]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1 (
    .I0(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[1]),
    .I1(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1[0]),
    .I2(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1]),
    .I3(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [0]),
    .E(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1_SB_LUT4_O (
    .I0(instruction_out[20]),
    .I1(regsel2[1]),
    .I2(regsel2[4]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_3_O[1]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]),
    .I1(regsel2[4]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_3_O[1]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O[0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[2]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0007)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2 (
    .I0(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[0]),
    .I1(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[3]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[1]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [0]),
    .E(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_E ),
    .Q(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0]),
    .I1(regsel2[4]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [0]),
    .E(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E ),
    .Q(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[2]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [0]),
    .E(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [0]),
    .E(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(w_reg[4]),
    .I3(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E_SB_LUT4_O_I3[1]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_DFFER_Q_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[0]),
    .I1(regsel2[4]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_3_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[3]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [0]),
    .E(regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0080)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(instruction_out[20]),
    .I1(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[1]),
    .I2(regsel2[1]),
    .I3(regsel2[4]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]),
    .I1(instruction_out[22]),
    .I2(regsel2[3]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [0]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0800)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]),
    .I1(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O[1]),
    .I3(regsel1[4]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_I0 (
    .I0(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]),
    .I1(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]),
    .I2(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[0]),
    .I1(instruction_out[19]),
    .I2(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3[1]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0]),
    .I1(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0]),
    .I3(regsel1[4]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]),
    .I2(regsel1[4]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[1]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [0]),
    .E(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(regsel2[4]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_3_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[3]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[0]),
    .I1(regsel2[4]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[3]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[0]),
    .I2(regsel2[4]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[2]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O[1]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O[1]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]),
    .I2(regsel1[4]),
    .I3(\aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3 [1]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [0]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1_E ),
    .Q(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(regsel2[4]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(regsel2[4]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[2]),
    .I3(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [1]),
    .E(regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [1]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_DFFER_Q_E),
    .Q(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [1]),
    .E(\aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_E ),
    .Q(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[21]),
    .I3(regsel2[0]),
    .O(regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfcff)
  ) regWrite_SB_LUT4_O (
    .I0(1'h0),
    .I1(regsel2_SB_LUT4_O_I1_SB_LUT4_I2_O[2]),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[3]),
    .I3(memWrite_SB_LUT4_I0_O[0]),
    .O(regWrite)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0c0)
  ) regsel1_SB_LUT4_O (
    .I0(1'h0),
    .I1(regsel1_SB_LUT4_O_I1[3]),
    .I2(instruction_out[19]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]),
    .O(regsel1[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) regsel1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[18]),
    .I3(memWrite_SB_LUT4_I0_O[1]),
    .O(regsel1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) regsel1_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[17]),
    .I3(memWrite_SB_LUT4_I0_O[1]),
    .O(regsel1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) regsel1_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[16]),
    .I3(memWrite_SB_LUT4_I0_O[1]),
    .O(regsel1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) regsel1_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[15]),
    .I3(memWrite_SB_LUT4_I0_O[1]),
    .O(regsel1[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8880)
  ) regsel1_SB_LUT4_O_I1_SB_LUT4_I2 (
    .I0(instruction_out[18]),
    .I1(instruction_out[17]),
    .I2(regsel1_SB_LUT4_O_I1[3]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]),
    .O(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8880)
  ) regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1 (
    .I0(instruction_out[18]),
    .I1(instruction_out[17]),
    .I2(regsel1_SB_LUT4_O_I1[3]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]),
    .O(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
  ) regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O[1]),
    .I3(regsel1[4]),
    .O(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1 (
    .I0(1'h0),
    .I1(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O[1]),
    .I3(regsel1[4]),
    .O(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [12]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [12]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_1_E ),
    .Q(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [12]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E ),
    .Q(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [12]),
    .E(\aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q_E ),
    .Q(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O[0]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[1]),
    .O(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O[0]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O [1]),
    .O(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [12]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_DFFER_Q_E),
    .Q(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [12]),
    .E(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E ),
    .Q(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O[0]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O[1]),
    .O(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [12]),
    .E(\aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1_E ),
    .Q(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [12]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1_E ),
    .Q(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O[0]),
    .I3(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O [1]),
    .O(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [12]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [12]),
    .E(regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_DFFER_Q_E),
    .Q(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [10]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [10]),
    .E(\aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E ),
    .Q(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8880)
  ) regsel1_SB_LUT4_O_I1_SB_LUT4_I2_2 (
    .I0(instruction_out[15]),
    .I1(instruction_out[16]),
    .I2(regsel1_SB_LUT4_O_I1[3]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4440)
  ) regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3 (
    .I0(instruction_out[18]),
    .I1(instruction_out[17]),
    .I2(regsel1_SB_LUT4_O_I1[3]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]),
    .O(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[19]),
    .I3(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[1]),
    .O(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2220)
  ) regsel1_SB_LUT4_O_I1_SB_LUT4_I2_4 (
    .I0(instruction_out[15]),
    .I1(instruction_out[16]),
    .I2(regsel1_SB_LUT4_O_I1[3]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]),
    .O(regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heee0)
  ) regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5 (
    .I0(instruction_out[18]),
    .I1(instruction_out[17]),
    .I2(regsel1_SB_LUT4_O_I1[3]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]),
    .O(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O[1]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[1]),
    .O(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [13]),
    .E(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E),
    .Q(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'heee0)
  ) regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6 (
    .I0(instruction_out[15]),
    .I1(instruction_out[16]),
    .I2(regsel1_SB_LUT4_O_I1[3]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]),
    .O(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O[1]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0]),
    .I3(regsel1[4]),
    .O(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0]),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O[1]),
    .I3(regsel1[4]),
    .O(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [13]),
    .E(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E),
    .Q(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [13]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E_SB_LUT4_O_I2[0]),
    .I3(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E_SB_LUT4_O_I3 [1]),
    .O(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(w_reg[1]),
    .I3(w_reg[0]),
    .O(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E_SB_LUT4_O_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2220)
  ) regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7 (
    .I0(instruction_out[18]),
    .I1(instruction_out[17]),
    .I2(regsel1_SB_LUT4_O_I1[3]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]),
    .O(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4440)
  ) regsel1_SB_LUT4_O_I1_SB_LUT4_I2_8 (
    .I0(instruction_out[15]),
    .I1(instruction_out[16]),
    .I2(regsel1_SB_LUT4_O_I1[3]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3]),
    .O(\aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regsel1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_O[0]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[1]),
    .O(regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf400)
  ) regsel1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(instruction_out[2]),
    .I1(regsel1_SB_LUT4_O_I1_SB_LUT4_O_I1[1]),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_O_I1[3]),
    .O(regsel1_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5400)
  ) regsel1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3 (
    .I0(instruction_out[2]),
    .I1(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[0]),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[1]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_O_I1[3]),
    .O(regsel1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) regsel1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[6]),
    .I3(instruction_out[4]),
    .O(regsel1_SB_LUT4_O_I1_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) regsel1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(instruction_out[0]),
    .I2(instruction_out[3]),
    .I3(instruction_out[1]),
    .O(regsel1_SB_LUT4_O_I1_SB_LUT4_O_I1[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha800)
  ) regsel2_SB_LUT4_O (
    .I0(instruction_out[24]),
    .I1(regsel2_SB_LUT4_O_I1[1]),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[0]),
    .I3(regsel2_SB_LUT4_O_I3[2]),
    .O(regsel2[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha800)
  ) regsel2_SB_LUT4_O_1 (
    .I0(instruction_out[23]),
    .I1(regsel2_SB_LUT4_O_I1[1]),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[0]),
    .I3(regsel2_SB_LUT4_O_I3[2]),
    .O(regsel2[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha800)
  ) regsel2_SB_LUT4_O_2 (
    .I0(instruction_out[22]),
    .I1(regsel2_SB_LUT4_O_I1[1]),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[0]),
    .I3(regsel2_SB_LUT4_O_I3[2]),
    .O(regsel2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha800)
  ) regsel2_SB_LUT4_O_3 (
    .I0(instruction_out[21]),
    .I1(regsel2_SB_LUT4_O_I1[1]),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[0]),
    .I3(regsel2_SB_LUT4_O_I3[2]),
    .O(regsel2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha800)
  ) regsel2_SB_LUT4_O_4 (
    .I0(instruction_out[20]),
    .I1(regsel2_SB_LUT4_O_I1[1]),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[0]),
    .I3(regsel2_SB_LUT4_O_I3[2]),
    .O(regsel2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5400)
  ) regsel2_SB_LUT4_O_I1_SB_LUT4_I1 (
    .I0(instruction_out[2]),
    .I1(regsel2_SB_LUT4_O_I1[1]),
    .I2(cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[0]),
    .I3(regsel1_SB_LUT4_O_I1_SB_LUT4_O_I1[3]),
    .O(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3 (
    .I0(instruction_out[20]),
    .I1(instruction_out[21]),
    .I2(instruction_out[24]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .O(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1 (
    .I0(1'h0),
    .I1(instruction_out[23]),
    .I2(instruction_out[22]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .O(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(regsel2[4]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[3]),
    .O(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1 (
    .I0(1'h0),
    .I1(regsel2[4]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2]),
    .O(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [0]),
    .E(regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [0]),
    .E(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E),
    .Q(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [0]),
    .E(regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [0]),
    .E(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E),
    .Q(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(regsel2[4]),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[2]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2]),
    .O(aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I3_1 (
    .I0(instruction_out[21]),
    .I1(regsel2[0]),
    .I2(regsel2[4]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1]),
    .O(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[20]),
    .I3(regsel2[1]),
    .O(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfe00)
  ) regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2 (
    .I0(instruction_out[20]),
    .I1(instruction_out[21]),
    .I2(instruction_out[24]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .O(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [0]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_DFFER_Q_E),
    .Q(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_DFFER_Q_E_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E_SB_LUT4_O_I2[0]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E_SB_LUT4_O_I3[1]),
    .O(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_DFFER_Q_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[2]),
    .O(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [1]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_DFFER_Q_E),
    .Q(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [1]),
    .E(\aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E ),
    .Q(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_3 (
    .I0(1'h0),
    .I1(instruction_out[23]),
    .I2(instruction_out[22]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .O(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4 (
    .I0(1'h0),
    .I1(instruction_out[23]),
    .I2(instruction_out[22]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .O(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [0]),
    .E(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E),
    .Q(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E_SB_LUT4_O_I2[1]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E_SB_LUT4_O_I3[1]),
    .O(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[7]),
    .I3(w_reg[1]),
    .O(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[11]),
    .I3(regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E_SB_LUT4_O_I3_SB_LUT4_O_I3[1]),
    .O(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3 (
    .I0(instruction_out[20]),
    .I1(regsel2[1]),
    .I2(regsel2[4]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[2]),
    .O(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1 (
    .I0(instruction_out[20]),
    .I1(regsel2[1]),
    .I2(regsel2[4]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[2]),
    .O(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [0]),
    .E(regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[20]),
    .I3(regsel2[1]),
    .O(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [0]),
    .E(\aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_1_E ),
    .Q(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1]),
    .O(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[3]),
    .I3(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[2]),
    .O(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [1]),
    .E(\aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E ),
    .Q(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [1]),
    .E(regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E),
    .Q(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFER_Q (
    .C(clk),
    .D(\DUT.write_data [4]),
    .E(regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_DFFER_Q_E),
    .Q(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[0]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "./src/register_file.sv:43.5-56.8|/home/shay/a/ece270/bin/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_DFFER_Q_1 (
    .C(clk),
    .D(\DUT.write_data [4]),
    .E(\aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_1_E ),
    .Q(regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[1]),
    .R(nrst_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regsel2_SB_LUT4_O_I1_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(regsel2_SB_LUT4_O_I1[1]),
    .I3(regsel2_SB_LUT4_O_I3[2]),
    .O(regsel2_SB_LUT4_O_I1_SB_LUT4_I2_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) regsel2_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[5]),
    .I3(instruction_out[4]),
    .O(regsel2_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) regsel2_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[14]),
    .I3(instruction_out[13]),
    .O(regsel2_SB_LUT4_O_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0020)
  ) regsel2_SB_LUT4_O_I3_SB_LUT4_O_1 (
    .I0(instruction_out[0]),
    .I1(instruction_out[3]),
    .I2(instruction_out[1]),
    .I3(instruction_out[2]),
    .O(regsel2_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) w_reg_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[11]),
    .I3(regWrite),
    .O(w_reg[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) w_reg_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[10]),
    .I3(regWrite),
    .O(w_reg[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) w_reg_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[9]),
    .I3(regWrite),
    .O(w_reg[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) w_reg_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[8]),
    .I3(regWrite),
    .O(w_reg[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) w_reg_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(instruction_out[7]),
    .I3(regWrite),
    .O(w_reg[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff8f)
  ) zero_SB_LUT4_O (
    .I0(imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1]),
    .I1(zero_SB_LUT4_O_I1[1]),
    .I2(pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]),
    .I3(pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2]),
    .O(zero)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) zero_SB_LUT4_O_I1_SB_LUT4_O (
    .I0(zero_SB_LUT4_O_I1_SB_LUT4_O_I0[1]),
    .I1(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I2(zero_SB_LUT4_O_I1_SB_LUT4_O_I0[2]),
    .I3(zero_SB_LUT4_O_I1_SB_LUT4_O_I3[3]),
    .O(zero_SB_LUT4_O_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1000)
  ) zero_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .O(zero_SB_LUT4_O_I1_SB_LUT4_O_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) zero_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]),
    .I1(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]),
    .O(zero_SB_LUT4_O_I1_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) zero_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(zero_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0]),
    .I3(zero_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1]),
    .O(zero_SB_LUT4_O_I1_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) zero_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O (
    .I0(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .O(zero_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) zero_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1 (
    .I0(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3]),
    .O(zero_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/shay/a/ece270/bin/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0001)
  ) zero_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I1(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .I2(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0]),
    .I3(immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]),
    .O(zero_SB_LUT4_O_I1_SB_LUT4_O_I3[3])
  );
  assign \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [3:2] = { aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2] };
  assign memload_SB_LUT4_O_27_I0_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2] };
  assign aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[3:2] = { \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3] };
  assign memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2] };
  assign \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2 [1] = aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2];
  assign memload_SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3] };
  assign \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1 [3:2] = { aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3] };
  assign memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1] };
  assign memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3] };
  assign memload_SB_LUT4_O_27_I0_SB_LUT4_O_I1[3:2] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3:2];
  assign \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1 [1] = regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2];
  assign imm_SB_LUT4_O_3_I3[2:1] = { imm[10], cuOP_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0] };
  assign immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] = immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2];
  assign imm_SB_LUT4_O_I3[2:0] = { memWrite_SB_LUT4_I0_O[0], instruction_out[22], instruction_out[30] };
  assign \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [3:2] = \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3:2];
  assign \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1 [2:1] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0] };
  assign immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3[1:0] = { immOut[8], aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0] };
  assign { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2[3], immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2[1:0] } = { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO, regData1[8], 1'h0 };
  assign \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [3:2] = aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3:2];
  assign memload_SB_LUT4_O_21_I0_SB_LUT4_O_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3] };
  assign { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2], immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[0] } = { immOut[10], aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0] };
  assign aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0] = regData1_SB_LUT4_O_21_I0_SB_LUT4_I0_O[2];
  assign { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I2[3], immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1:0] } = { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3, regData1[10], 1'h0 };
  assign memload_SB_LUT4_O_21_I0_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2] };
  assign immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[1:0] = { immOut[9], aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0] };
  assign { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[3], immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[1:0] } = { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO, regData1[9], 1'h0 };
  assign memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1] };
  assign immOut_SB_LUT4_O_I3[2:0] = { imm[3], imm[4], immOut_SB_LUT4_O_9_I2[0] };
  assign memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2] };
  assign immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_LUT4_O_I3[2:0] = { aluIn_SB_LUT4_O_24_I1[2:1], aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0] };
  assign { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_I2[3], immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_I2[1:0] } = { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO, regData1[6], 1'h0 };
  assign \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 [1] = regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3];
  assign memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3] };
  assign immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2:0] = { aluIn_SB_LUT4_O_23_I1[2:1], aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0] };
  assign \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [3:2] = { aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3] };
  assign { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[3], immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[1:0] } = { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO, regData1[7], 1'h0 };
  assign memload_SB_LUT4_O_21_I0_SB_LUT4_O_1_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2] };
  assign immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O[1:0] = { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2], imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O[2] };
  assign instruction_out_SB_LUT4_O_19_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2] };
  assign \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [3:2] = { \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1], regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1] };
  assign imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3[1:0] = { immOut[1], aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0] };
  assign \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [1:0] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3], \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0 [1] };
  assign { imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[3], imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1[1:0] } = { imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI, regData1[1], 1'h0 };
  assign memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1] };
  assign { imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[3:2], imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O[0] } = { imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[2], imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[2], imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] };
  assign \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1 [2:1] = { regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O[1] };
  assign \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2] };
  assign imm_SB_LUT4_O_7_I3[1:0] = { memWrite_SB_LUT4_I0_O[0], instruction_out[16] };
  assign memload_SB_LUT4_O_28_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2] };
  assign \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0 [3:2] = { regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1] };
  assign memload_SB_LUT4_O_28_I0_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2] };
  assign \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [2:1] = { \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O [1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O[1] };
  assign aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2[0] = aluIn[3];
  assign \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2 [1:0] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[1], \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [0] };
  assign memload_SB_LUT4_O_28_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3] };
  assign memload_SB_LUT4_O_28_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2] };
  assign \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2 [1:0] = { memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[3], \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0 [0] };
  assign aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[2:1] = { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[1], regData1_SB_LUT4_O_30_I1_SB_LUT4_I1_O[1] };
  assign \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1 [2:1] = { regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0] };
  assign aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1:0] = { aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[2], aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0] };
  assign \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2] };
  assign memload_SB_LUT4_O_28_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2] };
  assign \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [2:1] = { regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0] };
  assign { negative_SB_LUT4_O_I3_SB_LUT4_O_I1[3], negative_SB_LUT4_O_I3_SB_LUT4_O_I1[0] } = { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1], cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2] };
  assign memload_SB_LUT4_O_28_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1] };
  assign negative_SB_LUT4_O_I3[1:0] = { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1], imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1] };
  assign \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_I0 [1] = \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2];
  assign { negative_SB_LUT4_I3_1_I2[2], negative_SB_LUT4_I3_1_I2[0] } = { negative, cuOP[0] };
  assign memload_SB_LUT4_O_28_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2] };
  assign negative_SB_LUT4_I3_2_O[0] = negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0];
  assign memload_SB_LUT4_O_28_I0_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3] };
  assign \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O [1] = aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2];
  assign zero_SB_LUT4_O_I1_SB_LUT4_O_I3[2:0] = { zero_SB_LUT4_O_I1_SB_LUT4_O_I0[2], immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2], zero_SB_LUT4_O_I1_SB_LUT4_O_I0[1] };
  assign \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O [3] = regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2];
  assign { zero_SB_LUT4_O_I1[3:2], zero_SB_LUT4_O_I1[0] } = { pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[2:1], imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1] };
  assign \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1], regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1] };
  assign { imm_SB_LUT4_O_3_I3_SB_LUT4_I1_O[3:2], imm_SB_LUT4_O_3_I3_SB_LUT4_I1_O[0] } = { zero, negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] };
  assign immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[0] = regData1_SB_LUT4_O_30_I1_SB_LUT4_I1_O[1];
  assign regsel2_SB_LUT4_O_I1_SB_LUT4_I2_O[1:0] = { instruction_out[20], instruction_out[7] };
  assign aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1] = aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2];
  assign immOut_SB_LUT4_O_27_I3[1:0] = { imm[3], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3] };
  assign \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [1] = regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3];
  assign instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2] };
  assign \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1 [2:1] = { \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O [1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0] };
  assign instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0[3:2] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3:2];
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2:1] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3] };
  assign \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1 [3:2] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2] };
  assign memload_SB_LUT4_O_19_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3];
  assign negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] = cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O;
  assign { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_12_I2_SB_LUT4_O_1_I1[0] } = { negative_SB_LUT4_I3_2_O[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] };
  assign memload_SB_LUT4_O_19_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3];
  assign \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 [3:2] = { \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3], regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1] };
  assign \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3 [1:0] = { regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3], \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1 [1] };
  assign memload_SB_LUT4_O_19_I0_SB_LUT4_O_I0[3:2] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3:2];
  assign \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [2:1] = { regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_O[0] };
  assign memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_2_O[2:0] = { memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[2], instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0[1], instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0[0] };
  assign \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [3:2] = aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3:2];
  assign memload_SB_LUT4_O_19_I0_SB_LUT4_O_2_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2] };
  assign memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3[1:0] = { aluOut[4], aluOut[5] };
  assign memload_SB_LUT4_O_19_I0_SB_LUT4_O_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2] };
  assign memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1:0] = { instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0[0], instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0] };
  assign \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0 [3:2] = { regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2] };
  assign instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_I0_1_I1[3:2] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3:2];
  assign \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 [3:2] = { regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1], regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1] };
  assign instruction_out_SB_LUT4_O_20_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1] };
  assign memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[1:0] = { memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1], instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0[0] };
  assign { regData1_SB_LUT4_O_4_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[2], regData1_SB_LUT4_O_4_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[0] } = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3], \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0 [0] };
  assign { memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[3], memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[1:0] } = { memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[3], instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[1:0] };
  assign instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2] };
  assign \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0 [3:2] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2] };
  assign instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3] };
  assign \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [3] = regData1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2];
  assign instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0[1] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3];
  assign memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1:0] = { instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0[1], instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0[1] };
  assign \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3], aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3] };
  assign instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[3:2] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3:2];
  assign aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1] = \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2];
  assign memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I0[1] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3];
  assign \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [3:2] = { \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3] };
  assign memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[0] = memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0[1];
  assign { memload_SB_LUT4_O_7_I0_SB_LUT4_O_I2[3], memload_SB_LUT4_O_7_I0_SB_LUT4_O_I2[1:0] } = { memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1], instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0[0], memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0[0] };
  assign \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0 [2:1] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[1], regsel1[4] };
  assign instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3] };
  assign \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2] };
  assign aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[0] = regData1_SB_LUT4_O_26_I0_SB_LUT4_I0_O[1];
  assign memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2] };
  assign memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[0] = memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0[0];
  assign instruction_out_SB_LUT4_O_11_I0_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2] };
  assign instruction_out_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2] };
  assign memload_SB_LUT4_O_6_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3:2] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3:2];
  assign \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [2:1] = { aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0] };
  assign { aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2], aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] } = { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2], imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1] };
  assign { aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[2], aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[0] } = { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3[1], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0] };
  assign regData1_SB_LUT4_O_9_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3] };
  assign regData1_SB_LUT4_O_25_I0_SB_LUT4_I0_O[0] = aluIn[0];
  assign instruction_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3] };
  assign aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0] = aluIn[1];
  assign { aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[3], aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1:0] } = { aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[2], aluIn[4:3] };
  assign \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3 [1:0] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0], \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [0] };
  assign cuOP_SB_LUT4_O_3_I3[1:0] = { memWrite, cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[2] };
  assign \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O [2:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2], negative_SB_LUT4_I3_I0[0], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] };
  assign \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_I1 [3:2] = { \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1], regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1] };
  assign \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O [1:0] = { immOut[14], negative_SB_LUT4_I3_I0[1] };
  assign \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1] };
  assign cuOP_SB_LUT4_O_2_I0[3:2] = memWrite_SB_LUT4_I0_O[1:0];
  assign memload_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3];
  assign \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2 [2:1] = cuOP[1:0];
  assign \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3], \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1] };
  assign \DUT.write_data_SB_LUT4_O_I1 [1:0] = { immOut_SB_LUT4_O_9_I2[0], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2] };
  assign aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0] = aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0];
  assign cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2:0] = { regsel2_SB_LUT4_O_I3[2], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[1], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3] };
  assign \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [2] = aluOut[14];
  assign \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_I1 [3:2] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2] };
  assign cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[2:0] = { instruction_out[13], instruction_out[14], instruction_out[12] };
  assign \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [3:2] = { aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2] };
  assign immOut_SB_LUT4_O_26_I3[1:0] = { imm[4], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3] };
  assign regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3:2] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1], memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[1] };
  assign \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_LUT4_O_I0 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2:1] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3] };
  assign { cuOP_SB_LUT4_O_3_I3_SB_LUT4_O_I2[2], cuOP_SB_LUT4_O_3_I3_SB_LUT4_O_I2[0] } = { regsel2_SB_LUT4_O_I3[2], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[0] };
  assign \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [3:2] = { regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1], aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3] };
  assign negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] = cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O;
  assign \aluMux.in2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [3:2] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3], regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1[1] };
  assign { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_13_I2_SB_LUT4_O_1_I1[0] } = { negative_SB_LUT4_I3_2_O[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] };
  assign { cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[2], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1[0] } = { cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[3], instruction_out[12] };
  assign \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2] };
  assign memload_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1[1] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2];
  assign \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 [3:2] = { aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1] };
  assign aluSrc_SB_LUT4_O_I3[0] = instruction_out[5];
  assign aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3[0] = regData1_SB_LUT4_O_25_I0_SB_LUT4_I0_O[1];
  assign aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2:1] = { regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O[1] };
  assign aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[3] = immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[2];
  assign \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3], \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2] };
  assign regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1[3:2] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3], regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[1] };
  assign \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2] };
  assign memload_SB_LUT4_O_10_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2] };
  assign memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2[1:0] = { memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1], memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0[0] };
  assign \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2] };
  assign regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[3:2] = { memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2], memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[2] };
  assign \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3] };
  assign memload_SB_LUT4_O_14_I1_SB_LUT4_O_I2[1:0] = { memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2], memload_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0] };
  assign cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_I2[0] = instruction_out[4];
  assign { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[2], immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[0] } = { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0], aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0] };
  assign \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 [1] = regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3];
  assign { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2], immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0] } = { aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3[0], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0] };
  assign \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0 [3:2] = { \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2] };
  assign \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_I0 [3:2] = { regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1], aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2] };
  assign aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3:2] = { regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1], regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1] };
  assign \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2] };
  assign regsel1_SB_LUT4_O_I1[2:0] = { regsel2_SB_LUT4_O_I3[2], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[1:0] };
  assign \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 [0] = negative_SB_LUT4_I3_I0[0];
  assign regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O[1] = memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[2];
  assign aluOut_SB_LUT4_O_11_I2[1:0] = { aluOut_SB_LUT4_O_11_I1[2], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0] };
  assign { regsel1_SB_LUT4_O_I1_SB_LUT4_O_I1[2], regsel1_SB_LUT4_O_I1_SB_LUT4_O_I1[0] } = { cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3], instruction_out[2] };
  assign { \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2 [2], \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2 [0] } = { aluOut[15], \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0] };
  assign immOut_SB_LUT4_O_25_I3[1:0] = { imm[5], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3] };
  assign regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3:1] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3], regsel2[4], memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[1] };
  assign \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0 [3:2] = { regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[2], regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1] };
  assign cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[0] = memWrite;
  assign memload_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2:1] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3] };
  assign { regsel2_SB_LUT4_O_I1[2], regsel2_SB_LUT4_O_I1[0] } = { regsel2_SB_LUT4_O_I3[2], instruction_out[6] };
  assign regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I0[2:1] = { \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O [1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_O[0] };
  assign regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[3:1] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[3:2], regsel2[4] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] = cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O;
  assign { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_14_I2_SB_LUT4_O_1_I1[0] } = { negative_SB_LUT4_I3_2_O[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] };
  assign \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1 [2] = \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3];
  assign regData1_SB_LUT4_O_5_I0_SB_LUT4_I0_O[0] = aluIn[0];
  assign \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I2 [1] = aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2];
  assign \aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I3 [1:0] = { regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3], \aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1 [1] };
  assign \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 [2:1] = { \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3 [1], regsel1[4] };
  assign \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 [1] = \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2];
  assign aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1] = aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[1];
  assign instruction_out_SB_LUT4_O_24_I0_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2] };
  assign \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1 [2:1] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0] };
  assign instruction_out_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2] };
  assign \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3 [1:0] = { memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2], \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1 [1] };
  assign regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I0[3:2] = { regData1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_I0_O[3], regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[2] };
  assign memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2];
  assign regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2:1] = { aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0] };
  assign instruction_out_SB_LUT4_O_24_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[1] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2];
  assign memload_SB_LUT4_O_10_I0_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3] };
  assign memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1] };
  assign regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[1] = regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[3];
  assign memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3] };
  assign { \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1 [2], \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1 [0] } = { regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3], \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [1] };
  assign \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [1] = regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3];
  assign memload_SB_LUT4_O_11_I0_SB_LUT4_O_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3] };
  assign aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[3:2] = { \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3] };
  assign memload_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2] };
  assign \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1 [2:1] = { \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3 [1], regsel1[4] };
  assign memload_SB_LUT4_O_11_I0_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3] };
  assign regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1] = regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1];
  assign \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [1] = \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O [1];
  assign memload_SB_LUT4_O_10_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1] };
  assign \aluMux.in2_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 [3:1] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O[1], regsel2[3], instruction_out[22] };
  assign \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1 [3:2] = { \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1], regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1] };
  assign \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_2_I2 [1] = regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1];
  assign \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [3:2] = { regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2] };
  assign regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3:1] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[3], regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1], regsel2[4] };
  assign \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1] };
  assign regsel2_SB_LUT4_O_I3[0] = cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3];
  assign memload_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3] };
  assign \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0 [3:2] = { regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2] };
  assign regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[3:2] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[3], regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1] };
  assign instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3] };
  assign aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0] = aluIn[0];
  assign memload_SB_LUT4_O_15_I0_SB_LUT4_O_2_I2[1:0] = { memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3], memload_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[0] };
  assign instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3] };
  assign \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [3:2] = { \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2] };
  assign aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1] = aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1];
  assign memload_SB_LUT4_O_I0_SB_LUT4_O_1_I1[2:0] = { memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1], memload_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0[1:0] };
  assign instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1];
  assign instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0[1] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2];
  assign \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I1_I0 [2:1] = { regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O[1] };
  assign instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[3:2] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3:2];
  assign { aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1[2], aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1[0] } = { aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0], aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0] };
  assign imm_SB_LUT4_O_6_I3[1:0] = { memWrite_SB_LUT4_I0_O[0], instruction_out[15] };
  assign { aluOut_SB_LUT4_O_12_I1[3], aluOut_SB_LUT4_O_12_I1[0] } = { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[2], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0] };
  assign \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O [1] = regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1];
  assign memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2] };
  assign regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_1_O_SB_LUT4_O_I0[3:2] = { \aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [1], memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[3] };
  assign instruction_out_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3] };
  assign \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_LUT4_I0_I1 [2:1] = { regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0] };
  assign \DUT.write_data_SB_LUT4_O_15_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [2:0] = { immOut[16], negative_SB_LUT4_I3_I0 };
  assign memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2] };
  assign \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1 [2:1] = { regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0] };
  assign memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3:2] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3:2];
  assign \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O [0] = cuOP[1];
  assign regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[2:1] = { \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O [1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O[1] };
  assign \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I3 [1:0] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3], \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1 [0] };
  assign immOut_SB_LUT4_O_24_I3[1:0] = { imm[6], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3] };
  assign regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3:2] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2], memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[3] };
  assign regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1_O[1] = regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1];
  assign memload_SB_LUT4_O_12_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2:1] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3] };
  assign memload_SB_LUT4_O_12_I0_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2] };
  assign regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0[1] = aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2];
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] = cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O;
  assign memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2] };
  assign { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_15_I2_SB_LUT4_O_1_I1[0] } = { negative_SB_LUT4_I3_2_O[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] };
  assign instruction_out_SB_LUT4_O_22_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1] };
  assign \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2 [1:0] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3], \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [1] };
  assign regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3], regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1[1] };
  assign aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1[1] = regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2];
  assign memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2] };
  assign regData1_SB_LUT4_O_20_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3:2] = { \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2] };
  assign memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3] };
  assign regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[1:0] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3], regsel2[4] };
  assign memload_SB_LUT4_O_12_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2] };
  assign memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2[1:0] = { memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2], memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I0[1] };
  assign memload_SB_LUT4_O_12_I0_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3] };
  assign \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1 [2:1] = { \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O [1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O[0] };
  assign memload_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2[1:0] = { memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3], memload_SB_LUT4_O_16_I0_SB_LUT4_O_1_I0[1] };
  assign regData1_SB_LUT4_O_21_I0_SB_LUT4_I0_O[0] = aluIn[0];
  assign aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0] = aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1];
  assign { regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[2], regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2[0] } = { \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1], regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[0] };
  assign memload_SB_LUT4_O_16_I0_SB_LUT4_O_I2[1:0] = { memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[2], memload_SB_LUT4_O_16_I0_SB_LUT4_O_I0[0] };
  assign cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1:0] = { instruction_out[2], instruction_out[3] };
  assign \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_I0 [3:2] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2] };
  assign regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0[2:1] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[2], regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O[1] };
  assign instruction_out_SB_LUT4_O_5_I0_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3] };
  assign { aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2], aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0] } = { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1], cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2] };
  assign \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [3:2] = { \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3], \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1] };
  assign memload_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2] };
  assign memload_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2];
  assign aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1:0] = { aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[2], aluIn[3] };
  assign \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2] };
  assign aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0] = aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2_SB_LUT4_I3_O[0];
  assign memload_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3];
  assign \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3 [1:0] = { memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[3], \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [1] };
  assign regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1[2:1] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1], regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[3] };
  assign aluOut_SB_LUT4_O_13_I3[1:0] = { aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[2], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0] };
  assign memload_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1] };
  assign { \DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [3:2], \DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [0] } = { aluOut[17], \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0], negative_SB_LUT4_I3_I0[0] };
  assign \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0 [3:2] = { \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2] };
  assign instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1] };
  assign memload_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2] };
  assign memload_SB_LUT4_O_2_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2] };
  assign memload_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2] };
  assign \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1 [1] = aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2];
  assign memload_SB_LUT4_O_2_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1] };
  assign \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I1 [2:1] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0] };
  assign memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2[1:0] = { memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[3], memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0[0] };
  assign regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[2:1] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[3], regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_3_O[1] };
  assign memload_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3] };
  assign \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I2_O [2] = regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1];
  assign memload_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2] };
  assign memload_SB_LUT4_O_2_I0_SB_LUT4_O_I1[2:0] = { memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1], memload_SB_LUT4_O_17_I0_SB_LUT4_O_I0[1:0] };
  assign memload_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2] };
  assign \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [3:2] = { aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3] };
  assign memload_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1] };
  assign { aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3:2], aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0] } = { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1], aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3], aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0] };
  assign regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0[3:1] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2], regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_3_O[1], regsel2[4] };
  assign \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [3:2] = { regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2] };
  assign { aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2], aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1[0] } = { aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2[2], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0] };
  assign aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[0] = regData1_SB_LUT4_O_22_I0_SB_LUT4_I0_O[1];
  assign { aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1[2], aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1[0] } = { aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0] };
  assign memload_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2] };
  assign instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2] };
  assign immOut_SB_LUT4_O_23_I3[1:0] = { imm[7], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3] };
  assign memload_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1] };
  assign memload_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2] };
  assign regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3:1] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2:1], regsel2[4] };
  assign memload_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[3:2] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3:2];
  assign \DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O [2:1] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2], negative_SB_LUT4_I3_I0[0] };
  assign \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3] };
  assign \DUT.write_data_SB_LUT4_O_17_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [1:0] = { immOut[18], negative_SB_LUT4_I3_I0[1] };
  assign instruction_out_SB_LUT4_O_6_I1[3] = instruction_out[0];
  assign aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1[3:2] = { aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3] };
  assign immOut_SB_LUT4_O_9_I3[1:0] = { immOut_SB_LUT4_O_9_I2[0], immOut_SB_LUT4_O_7_I1[0] };
  assign \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 [3:2] = { regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2] };
  assign instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1] };
  assign \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3 [1:0] = { memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[2], \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [0] };
  assign regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2:1] = { regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[2], regsel2[4] };
  assign instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3] };
  assign \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2] };
  assign memload_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2];
  assign { immOut_SB_LUT4_O_22_I0[2], immOut_SB_LUT4_O_22_I0[0] } = { imm[11], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3] };
  assign instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3] };
  assign \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [3:2] = { \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3] };
  assign instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3:2] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3:2];
  assign immOut_SB_LUT4_O_16_I3[1:0] = { imm[11], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3] };
  assign instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2] };
  assign regData1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3:2] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2] };
  assign instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2] };
  assign \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3], regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1] };
  assign instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3:2] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3:2];
  assign imm_SB_LUT4_O_5_I3[1:0] = { memWrite_SB_LUT4_I0_O[0], instruction_out[23] };
  assign instruction_out_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2] };
  assign \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2], aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2] };
  assign memload_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1[1] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3];
  assign memload_SB_LUT4_O_I0_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2] };
  assign \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [3:2] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1], regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1] };
  assign immOut_SB_LUT4_O_11_I1[2:1] = { immOut_SB_LUT4_O_9_I3[2], immOut_SB_LUT4_O_9_I2[0] };
  assign memload_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1] };
  assign aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2:1] = regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O;
  assign \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1 [3:2] = regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3:2];
  assign aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[0] = aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1];
  assign memload_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1] };
  assign memload_SB_LUT4_O_9_I0_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2] };
  assign memload_SB_LUT4_O_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0[2:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3], \DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O [0] };
  assign memload_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_I3_O[0] = cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O;
  assign memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2] };
  assign { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1[0] } = { negative_SB_LUT4_I3_2_O[3:2], \DUT.write_data_SB_LUT4_O_16_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O [0] };
  assign regData1_SB_LUT4_O_9_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3:2] = { \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2] };
  assign memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3] };
  assign aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = aluIn[0];
  assign \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3 [1:0] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3], \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I2_O [0] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2:1] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3] };
  assign memload_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2] };
  assign memload_SB_LUT4_O_29_I0_SB_LUT4_O_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2] };
  assign \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0 [3:2] = { regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_17_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] = cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O;
  assign { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_17_I2_SB_LUT4_O_1_I1[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_17_I2_SB_LUT4_O_1_I1[0] } = { negative_SB_LUT4_I3_2_O[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] };
  assign \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3], \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1] };
  assign memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I2_O[1] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2];
  assign memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2] };
  assign memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3:1] = { memload_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0[3], pc[2], pc[3] };
  assign \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [3:2] = { regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1], \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1] };
  assign memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0[1] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2];
  assign memload_SB_LUT4_O_4_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O[1] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2];
  assign \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2] };
  assign memload_SB_LUT4_O_18_I0_SB_LUT4_O_2_I2[1:0] = { memload_SB_LUT4_O_13_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_1_O[1], memload_SB_LUT4_O_18_I0_SB_LUT4_O_2_I0[1] };
  assign memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[3:1] = { memload_SB_LUT4_O_4_I0_SB_LUT4_O_I1[3], pc[4], pc[5] };
  assign memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2];
  assign memload_SB_LUT4_O_4_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3];
  assign memload_SB_LUT4_O_18_I0_SB_LUT4_O_1_I2[1:0] = { memload_SB_LUT4_O_7_I0_SB_LUT4_O_I2[2], memload_SB_LUT4_O_18_I0_SB_LUT4_O_1_I0[1] };
  assign memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3];
  assign \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1 [3:2] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2] };
  assign memload_SB_LUT4_O_4_I0_SB_LUT4_O_I1[2:1] = { pc[4], pc[5] };
  assign memload_SB_LUT4_O_18_I0_SB_LUT4_O_I2[1:0] = { memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[3], memload_SB_LUT4_O_18_I0_SB_LUT4_O_I0[0] };
  assign memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[1] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2];
  assign \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1_SB_LUT4_I0_I1 [3:2] = { aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3], aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3] };
  assign memload_SB_LUT4_O_9_I0_SB_LUT4_O_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2] };
  assign memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I0[1] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3];
  assign { aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2], aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[0] } = { aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2], aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0] };
  assign immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I2[0] = regData1_SB_LUT4_O_22_I0_SB_LUT4_I0_O[2];
  assign { aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[3], aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[0] } = { aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[3], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0] };
  assign \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [3:2] = { regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3] };
  assign aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1:0] = { aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[0], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0] };
  assign memload_SB_LUT4_O_4_I0_SB_LUT4_O_3_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3] };
  assign \DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 [2:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2], negative_SB_LUT4_I3_I0[0], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] };
  assign memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2] };
  assign \DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [1:0] = { immOut[19], negative_SB_LUT4_I3_I0[1] };
  assign memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3];
  assign aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3[1:0] = { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3], cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2] };
  assign \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3], regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1] };
  assign aluOut_SB_LUT4_O_15_I3[1:0] = { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3], imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1] };
  assign memload_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2] };
  assign { \DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2 [2], \DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2 [0] } = { aluOut[19], \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0] };
  assign memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3] };
  assign instruction_out_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2] };
  assign \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1 [3:2] = { regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1] };
  assign instruction_out_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[1] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3];
  assign \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I1_O [1:0] = { memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2], \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0 [0] };
  assign memload_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3] };
  assign memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1] };
  assign \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2] };
  assign memload_SB_LUT4_O_19_I0_SB_LUT4_O_2_I2[1:0] = { memload_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3], memload_SB_LUT4_O_19_I0_SB_LUT4_O_2_I0[1] };
  assign memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2] };
  assign memload_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0[2:1] = { pc[2], pc[3] };
  assign \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3] };
  assign aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3] };
  assign \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1 [1] = aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2];
  assign memload_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1[1] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3];
  assign memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1] };
  assign memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[1] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2];
  assign { aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3:2], aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1], aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1], aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0] };
  assign { aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[2], aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] } = { aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[2], aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2_SB_LUT4_I3_O[0] };
  assign memload_SB_LUT4_O_5_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3] };
  assign { aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1[3], aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1[0] } = { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[3], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0] };
  assign \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0 [3:2] = { \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2] };
  assign \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3 [1:0] = { memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[1], \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1 [0] };
  assign memload_SB_LUT4_O_5_I0_SB_LUT4_O_I0[1] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1];
  assign memload_SB_LUT4_O_29_I0_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2] };
  assign memload_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3];
  assign \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2], aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2] };
  assign \DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O [2:1] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2], negative_SB_LUT4_I3_I0[0] };
  assign memload_SB_LUT4_O_5_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3:2] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3:2];
  assign \DUT.write_data_SB_LUT4_O_19_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [1:0] = { immOut[20], negative_SB_LUT4_I3_I0[1] };
  assign aluOut_SB_LUT4_O_16_I2[1:0] = { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0], imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1] };
  assign instruction_out_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2] };
  assign { \DUT.write_data_SB_LUT4_O_19_I1_SB_LUT4_O_I2 [2], \DUT.write_data_SB_LUT4_O_19_I1_SB_LUT4_O_I2 [0] } = { aluOut[20], \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0] };
  assign memload_SB_LUT4_O_5_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2] };
  assign \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [3:2] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0[2:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3], \DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O [0] };
  assign aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[0] = regData1_SB_LUT4_O_13_I0_SB_LUT4_I0_O[1];
  assign memload_SB_LUT4_O_29_I0_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_I3_O[0] = cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O;
  assign { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I2_SB_LUT4_O_1_I1[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I2_SB_LUT4_O_1_I1[0] } = { negative_SB_LUT4_I3_2_O[3:2], \DUT.write_data_SB_LUT4_O_18_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O [0] };
  assign \aluMux.in2_SB_LUT4_O_21_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [3:2] = { \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2] };
  assign \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0 [2:1] = { \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3 [1], regsel1[4] };
  assign { immOut_SB_LUT4_O_16_I3_SB_LUT4_O_I2[3], immOut_SB_LUT4_O_16_I3_SB_LUT4_O_I2[1:0] } = { imm_SB_LUT4_O_3_I3[3], imm[1], cuOP_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0] };
  assign memload_SB_LUT4_O_9_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3] };
  assign aluOut_SB_LUT4_O_14_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0] = aluIn[0];
  assign aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I1[3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2], regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1] };
  assign aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I2[0] = aluIn[1];
  assign \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O [1:0] = { memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[3], regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1] };
  assign \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0 [1] = aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2];
  assign memload_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2[1:0] = { memload_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3], memload_SB_LUT4_O_20_I0_SB_LUT4_O_2_I0[1] };
  assign aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2[0] = aluIn[2];
  assign imm_SB_LUT4_O_4_I2[1:0] = { memWrite_SB_LUT4_I0_O[0], instruction_out[14] };
  assign aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0] = aluIn[3];
  assign aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2] };
  assign { aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3], aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0] };
  assign \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1_O [1] = regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2];
  assign memload_SB_LUT4_O_25_I0_SB_LUT4_O_I0[3:2] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3:2];
  assign aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2[1:0] = { aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1[2], aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2_SB_LUT4_I3_O[0] };
  assign memload_SB_LUT4_O_25_I0_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2] };
  assign aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1] };
  assign memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1] };
  assign \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O [2:1] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2], negative_SB_LUT4_I3_I0[0] };
  assign \DUT.write_data_SB_LUT4_O_20_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [1:0] = { immOut[21], negative_SB_LUT4_I3_I0[1] };
  assign aluOut_SB_LUT4_O_17_I3[1:0] = { aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[1], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0] };
  assign memload_SB_LUT4_O_25_I0_SB_LUT4_O_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3] };
  assign { \DUT.write_data_SB_LUT4_O_20_I1_SB_LUT4_O_I2 [2], \DUT.write_data_SB_LUT4_O_20_I1_SB_LUT4_O_I2 [0] } = { aluOut[21], \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0] };
  assign \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2 [3:2] = { memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[2], memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[2] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0[2:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3], \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O [0] };
  assign memload_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O[0] = cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O;
  assign memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3] };
  assign { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I2_SB_LUT4_O_1_I1[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I2_SB_LUT4_O_1_I1[0] } = { negative_SB_LUT4_I3_2_O[3:2], \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O [0] };
  assign regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3:2] = { regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1], aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3] };
  assign memload_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2] };
  assign immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I2[0] = \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1 [1];
  assign memload_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2] };
  assign memload_SB_LUT4_O_25_I0_SB_LUT4_O_1_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2:1] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3] };
  assign memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2] };
  assign \aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3 [1:0] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3], regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[1] };
  assign memload_SB_LUT4_O_8_I0_SB_LUT4_O_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] = cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O;
  assign \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_2_I0 [3:2] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3], regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1] };
  assign { pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[3:2], pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[0] } = { zero, negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] };
  assign memload_SB_LUT4_O_8_I0_SB_LUT4_O_I0[3:2] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3:2];
  assign memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3] };
  assign \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I3 [2:0] = { imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[2], immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2], imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[1] };
  assign aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3:2] = { \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3] };
  assign { \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3 [2], \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3 [0] } = { pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1], imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I0_O[0] };
  assign memload_SB_LUT4_O_26_I0_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2] };
  assign \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O [2:0] = { pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3], pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] };
  assign memload_SB_LUT4_O_26_I0_SB_LUT4_O_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2] };
  assign regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[2] = regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1];
  assign memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1] };
  assign instruction_out_SB_LUT4_O_7_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1] };
  assign { regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[2], regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[0] } = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2], regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1[1] };
  assign memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2] };
  assign memload_SB_LUT4_O_8_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2] };
  assign memload_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[1] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2];
  assign \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3] };
  assign memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O[1] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2];
  assign memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I2[1:0] = { memload_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3], memload_SB_LUT4_O_21_I0_SB_LUT4_O_2_I0[1] };
  assign memload_SB_LUT4_O_8_I0_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3] };
  assign memload_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1] };
  assign aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I0[3:2] = { aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3] };
  assign memload_SB_LUT4_O_26_I0_SB_LUT4_O_1_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2] };
  assign memload_SB_LUT4_O_8_I0_SB_LUT4_O_1_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2] };
  assign aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2:0] = { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1], aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[0], aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0] };
  assign \aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2 [1:0] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2], regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0] };
  assign \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I2 [3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2] };
  assign aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[0] = aluIn[1];
  assign instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2] };
  assign aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_O[0] = aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2_SB_LUT4_I3_O[0];
  assign instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2] };
  assign aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[0] = aluIn[0];
  assign \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O [2:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2], negative_SB_LUT4_I3_I0[0], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] };
  assign instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3] };
  assign aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2:1] = { regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0] };
  assign { aluOut_SB_LUT4_O_18_I1[2], aluOut_SB_LUT4_O_18_I1[0] } = { aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O[3], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0] };
  assign aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[0] = regData1_SB_LUT4_O_28_I1_SB_LUT4_I1_O[2];
  assign { \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O [3], \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O [1] } = { aluOut[22], \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0] };
  assign instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[3:2] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3:2];
  assign regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2[1:0] = { \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2], regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[0] };
  assign instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0[1] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2];
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2:1] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3] };
  assign instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I2_O[1] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2];
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] = cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O;
  assign instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1] };
  assign { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_21_I2_SB_LUT4_O_1_I1[0] } = { negative_SB_LUT4_I3_2_O[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] };
  assign regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2[1] = aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2];
  assign instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_I0[3:2] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3:2];
  assign aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1], regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1] };
  assign \aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2] };
  assign aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0] = aluIn[0];
  assign regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3:2] = { \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3], aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3] };
  assign memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I2[0] = memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[1];
  assign regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3] };
  assign aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[3:2] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1], \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2] };
  assign memRead_SB_LUT4_I3_1_I1[0] = instruction_out[12];
  assign memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O[1] = regsel1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3];
  assign aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[1] = aluIn[4];
  assign regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2], regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1] };
  assign regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3:2] = { regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1], aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2] };
  assign \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3] };
  assign regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3:2] = { regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[2], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3] };
  assign aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1:0] = { aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1], aluIn[3] };
  assign \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0 [3:2] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3], memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[3] };
  assign \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3 [1:0] = { regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3], \aluMux.in2_SB_LUT4_O_20_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [0] };
  assign aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2:0] = { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1], aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2], aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0] };
  assign regData1_SB_LUT4_O_11_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3:2] = { regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2] };
  assign regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[2] = regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[1];
  assign aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] = aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2_SB_LUT4_I3_O[0];
  assign aluOut_SB_LUT4_O_19_I1_SB_LUT4_O_1_I3[1:0] = { aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0] };
  assign regData1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3:2] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1], \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1] };
  assign \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [3:2] = { regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1], \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1] };
  assign \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 [2:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2], negative_SB_LUT4_I3_I0[0], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] };
  assign regData1_SB_LUT4_O_11_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1] };
  assign \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [1:0] = { immOut[23], negative_SB_LUT4_I3_I0[1] };
  assign cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[0] = regsel1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3];
  assign aluOut_SB_LUT4_O_19_I1[1] = aluOut_SB_LUT4_O_19_I2[2];
  assign aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0] = aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1];
  assign { \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2 [2], \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2 [0] } = { aluOut[23], \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0] };
  assign aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2] };
  assign \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3], regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1] };
  assign \aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 [3:2] = { aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2] };
  assign regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[2] = regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0];
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2:1] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3] };
  assign \aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1 [3:2] = { regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2] };
  assign aluOP_SB_LUT4_O_3_I1_SB_LUT4_O_I3[0] = instruction_out[13];
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] = cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O;
  assign { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O[0] } = { negative_SB_LUT4_I3_2_O[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] };
  assign { aluOP_SB_LUT4_O_3_I1[3:2], aluOP_SB_LUT4_O_3_I1[0] } = { memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O[2], regsel1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3], memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O[0] };
  assign { immOut_SB_LUT4_O_I0[3], immOut_SB_LUT4_O_I0[1] } = { immOut_SB_LUT4_O_I3[3], imm_SB_LUT4_O_6_I3[2] };
  assign aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[0] = aluOP[3];
  assign regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3:2] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2] };
  assign { aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[3], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1] } = { aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[3], aluIn[4] };
  assign \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 [1] = aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2];
  assign regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3], \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2] };
  assign aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2:1] = { aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O[0] };
  assign \aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I3_SB_LUT4_O_I0 [3:2] = { regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1], \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1] };
  assign regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[2] = aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1];
  assign regData1_SB_LUT4_O_11_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2] };
  assign \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [3:2] = { \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2] };
  assign memload_SB_LUT4_O_23_I0_SB_LUT4_O_2_I2[1:0] = { memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2], memload_SB_LUT4_O_23_I0_SB_LUT4_O_2_I0[0] };
  assign \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2 [1:0] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0], \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [0] };
  assign \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2 [1:0] = { regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3], \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0 [1] };
  assign aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[3:2] = { aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3] };
  assign \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 [3:2] = { \aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [1], memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[1] };
  assign { regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[3], regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1[0] } = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2], regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[0] };
  assign { aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2], aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0] };
  assign regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[2] = regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1];
  assign \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_I1 [3:2] = { memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[3], memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[1] };
  assign aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2[1:0] = { aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1[2], aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2_SB_LUT4_I3_O[0] };
  assign regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I3[1:0] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2], regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1] };
  assign \DUT.write_data_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3 [2:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2], negative_SB_LUT4_I3_I0[0], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] };
  assign \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [3:2] = { regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1], \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2] };
  assign \DUT.write_data_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [1:0] = { immOut[24], negative_SB_LUT4_I3_I0[1] };
  assign regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2] = regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[2];
  assign aluOut_SB_LUT4_O_20_I3[1:0] = { aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[3], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0] };
  assign { \DUT.write_data_SB_LUT4_O_23_I1_SB_LUT4_O_I2 [2], \DUT.write_data_SB_LUT4_O_23_I1_SB_LUT4_O_I2 [0] } = { aluOut[24], \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0] };
  assign aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I1[3:2] = { regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2] };
  assign regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3:2] = { memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2], memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[2] };
  assign \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2] };
  assign immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I2[0] = regData1_SB_LUT4_O_28_I1_SB_LUT4_I1_O[1];
  assign aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I1[1] = regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3];
  assign regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3] = regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3];
  assign \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2] };
  assign regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O[2] = memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[3];
  assign { \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1 [2], \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1 [0] } = { regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3], regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0] };
  assign memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2[1:0] = { memload_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3], memload_SB_LUT4_O_24_I0_SB_LUT4_O_I0[1] };
  assign \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2 [1:0] = { regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_3_O[1], \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0 [1] };
  assign regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O[1] = regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1];
  assign \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0 [3:2] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[3], regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1] };
  assign regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[2:1] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[3], regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_3_O[1] };
  assign aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3], \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1] };
  assign { aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[3:2], aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I1[0] } = { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1], aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_I2[0], aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0] };
  assign regData1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[3:1] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3], regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1], regsel2[4] };
  assign { regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2], regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2[0] } = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3], regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0] };
  assign aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] = aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2_SB_LUT4_I3_O[0];
  assign aluOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1:0] = { aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0] };
  assign \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [3:2] = { \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3], aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3] };
  assign aluOut_SB_LUT4_O_21_I3_SB_LUT4_O_I3[1:0] = { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1], cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2] };
  assign \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I2 [1] = memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[2];
  assign regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1:0] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2], regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0] };
  assign regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[2] = regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1[1];
  assign \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O [2:1] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2], negative_SB_LUT4_I3_I0[0] };
  assign \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 [3:2] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3], memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2] };
  assign \DUT.write_data_SB_LUT4_O_24_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [1:0] = { immOut[25], negative_SB_LUT4_I3_I0[1] };
  assign aluOut_SB_LUT4_O_21_I3[1:0] = { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1], imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1] };
  assign regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[3] = regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0];
  assign { \DUT.write_data_SB_LUT4_O_24_I1_SB_LUT4_O_I2 [2], \DUT.write_data_SB_LUT4_O_24_I1_SB_LUT4_O_I2 [0] } = { aluOut[25], \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0] };
  assign regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[2] = regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1[1];
  assign regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1:0] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2], regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[0] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0[2:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3], \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O [0] };
  assign \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [3:2] = { regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O[0] = cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O;
  assign { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I2_SB_LUT4_O_1_I1[0] } = { negative_SB_LUT4_I3_2_O[3:2], \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O [0] };
  assign \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [1] = regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[3];
  assign aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[3:2] = { regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1], aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3] };
  assign { imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[2], imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3[0] } = { regData1_SB_LUT4_O_3_I0_SB_LUT4_I0_O[2], aluIn[0] };
  assign \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0 [3:2] = { regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[2], regsel2[4] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2:1] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3] };
  assign regData1_SB_LUT4_O_3_I0_SB_LUT4_I0_O[0] = aluIn[0];
  assign \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] = cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O;
  assign aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1] = regData1_SB_LUT4_O_30_I1_SB_LUT4_I1_O[2];
  assign { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_24_I2_SB_LUT4_O_1_I1[0] } = { negative_SB_LUT4_I3_2_O[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] };
  assign regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[1] = memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[3];
  assign regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2[1:0] = { regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1], memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[0] };
  assign aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I2[1:0] = { aluIn[1], aluIn[2] };
  assign regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1] = regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[1];
  assign regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I1[2:1] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1], regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[3] };
  assign \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2 [1:0] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2], \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0 [0] };
  assign aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_O_1_I2[0] = aluIn[3];
  assign regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[3:1] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2:1], regsel2[4] };
  assign regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[3:2] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2], regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1] };
  assign aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3[1:0] = aluIn[4:3];
  assign regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3:1] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3], regsel2[4], memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[1] };
  assign memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I2[1:0] = { memload_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3], memload_SB_LUT4_O_25_I0_SB_LUT4_O_2_I0[1] };
  assign { regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[3], regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_3_I1[0] } = { regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1], regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[1] };
  assign \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3] };
  assign regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[3:1] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O[1], regsel2[3], instruction_out[22] };
  assign \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2 [1:0] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1], \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [0] };
  assign \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_1_O_SB_LUT4_O_2_I0 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2] };
  assign regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3[2:0] = { \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3 [1], regsel1[4], regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[0] };
  assign regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1[3:1] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3], regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_3_O[1], regsel2[4] };
  assign { aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[2], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I1[0] } = { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2], imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1] };
  assign aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I1[3:2] = regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3:2];
  assign regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0[3:1] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2], regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[2], regsel2[4] };
  assign aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] = aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2_SB_LUT4_I3_O[0];
  assign regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I3[2:0] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[1], regsel1[4], regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0] };
  assign \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O_SB_LUT4_O_I1 [3:2] = aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3:2];
  assign aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1] = immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1];
  assign regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2] = regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[2];
  assign \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3 [1:0] = { \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2 [3], aluOut_SB_LUT4_O_19_I1[0] };
  assign \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3 [1:0] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[2], \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [1] };
  assign regData1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0[3:1] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[3:2], regsel2[4] };
  assign \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O [2:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2], negative_SB_LUT4_I3_I0[0], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] };
  assign \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2], \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2] };
  assign \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O [1:0] = { immOut[26], negative_SB_LUT4_I3_I0[1] };
  assign regData1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[3:1] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2], regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[2], regsel2[4] };
  assign \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0] = \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0];
  assign \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2] };
  assign regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I1[3:2] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0], memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[3] };
  assign immOut_SB_LUT4_O_21_I3[1:0] = { imm[10], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2:1] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3] };
  assign { immOut_SB_LUT4_O_21_I3_SB_LUT4_O_I2[3], immOut_SB_LUT4_O_21_I3_SB_LUT4_O_I2[1:0] } = { imm_SB_LUT4_O_3_I3[3], imm[0], cuOP_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] = cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O;
  assign \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [3:2] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2] };
  assign { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_25_I2_SB_LUT4_O_1_I1[0] } = { negative_SB_LUT4_I3_2_O[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] };
  assign regData1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3:2] = { aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3] };
  assign aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I3[0] = aluIn[2];
  assign immOut_SB_LUT4_O_9_I2[1] = imm[1];
  assign regData1_SB_LUT4_O_30_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3:2] = { regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2] };
  assign regData1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1:0] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2], regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0] };
  assign aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3[0] = regData1_SB_LUT4_O_26_I0_SB_LUT4_I0_O[2];
  assign imm_SB_LUT4_O_2_I2[1:0] = { memWrite_SB_LUT4_I0_O[0], instruction_out[13] };
  assign \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1 [1] = regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1];
  assign aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I1[0] = aluIn[1];
  assign \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2 [3:2] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1], regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1] };
  assign { regData1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2], regData1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[0] } = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2], regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[0] };
  assign \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3 [1:0] = { regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3], \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [1] };
  assign memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I2[1:0] = { memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1], memload_SB_LUT4_O_26_I0_SB_LUT4_O_2_I0[0] };
  assign \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2], regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1] };
  assign \aluMux.in2_SB_LUT4_O_9_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O [1] = regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1];
  assign { regData1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[2], regData1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2[0] } = { \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2], memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[0] };
  assign memload_SB_LUT4_O_7_I0_SB_LUT4_O_I1[3:2] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3:2];
  assign \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1 [0] = aluIn[0];
  assign memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0[3:2] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3:2];
  assign { aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[3:2], aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0] } = { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1], aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[1:0] };
  assign memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1];
  assign regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[3:2] = { regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3], memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[2] };
  assign memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3];
  assign aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2[0] = aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_2_I2_SB_LUT4_I3_O[0];
  assign regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_I1[3:2] = { regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2] };
  assign { aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[2], aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[0] } = { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_I2_SB_LUT4_I2_O[3], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0] };
  assign { aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1[2], aluOut_SB_LUT4_O_22_I3_SB_LUT4_O_I1[0] } = { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3], cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2] };
  assign memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2] };
  assign aluOut_SB_LUT4_O_22_I3[1:0] = { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3], imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1] };
  assign { \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [3], \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1:0] } = { aluOut[27], \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0], negative_SB_LUT4_I3_I0[0] };
  assign regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1[1] = regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3];
  assign \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1] = aluIn[0];
  assign memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2] };
  assign aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0] = aluIn[1];
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2:1] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3] };
  assign \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [3:2] = { regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] = cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O;
  assign { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I1[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_26_I2_SB_LUT4_O_1_I1[0] } = { negative_SB_LUT4_I3_2_O[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] };
  assign aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0] = aluIn[2];
  assign memload_SB_LUT4_O_7_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[3:2] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3:2];
  assign regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_I1_SB_LUT4_I2_O[1] = regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2];
  assign memload_SB_LUT4_O_7_I0_SB_LUT4_O_I0[3:2] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3:2];
  assign cuOP_SB_LUT4_O_4_I3_SB_LUT4_O_I0[1] = regsel1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[3];
  assign aluOP_SB_LUT4_O_2_I2[1] = aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0];
  assign memload_SB_LUT4_O_7_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3] };
  assign regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3:2] = { \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3] };
  assign aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I2[0] = aluIn[3];
  assign aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[1] = aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2];
  assign aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[0] = aluIn[4];
  assign regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0[1] = \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1];
  assign \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2 [1:0] = { memload_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3], instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0] };
  assign \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2] };
  assign regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3:2] = { \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3] };
  assign aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3[0] = aluOP_SB_LUT4_O_2_I2[0];
  assign { immOut_SB_LUT4_O_15_I3_SB_LUT4_O_I2[3], immOut_SB_LUT4_O_15_I3_SB_LUT4_O_I2[1:0] } = { immOut_SB_LUT4_O_I3[3], imm[7], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3] };
  assign \aluMux.in2_SB_LUT4_O_31_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2] };
  assign \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O_I2 [1:0] = { memload_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3], instruction_out_SB_LUT4_O_31_I0_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I1[0] };
  assign immOut_SB_LUT4_O_15_I3[1:0] = { cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3], instruction_out[29] };
  assign aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0] = aluIn[0];
  assign regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2] };
  assign \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [3:2] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2] };
  assign regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3:2] = { aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2] };
  assign aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[1] = immOut[2];
  assign { aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[3:2], aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0] } = { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1], aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3], aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0] };
  assign { aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[2], aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0] } = { aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[2], aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0] };
  assign \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1] = aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2];
  assign { imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1[3], imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1[1:0] } = { imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI, regData1[2], 1'h0 };
  assign regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1[3:2] = { regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3], regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O_SB_LUT4_I2_O[3] };
  assign \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [3:2] = regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3:2];
  assign regData1_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3:2] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2] };
  assign aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1:0] = { regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] };
  assign \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1 [1] = aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3[1];
  assign \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0 [3:2] = { regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2] };
  assign \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3] };
  assign \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0 [3:2] = { \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3] };
  assign imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[0] = cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2];
  assign \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0 [3:2] = { \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3] };
  assign \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I2 [0] = \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1 [0];
  assign \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0 [3:2] = { aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2] };
  assign { aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[2], aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[0] } = { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_I2_SB_LUT4_I2_O[2], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0] };
  assign aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1:0] = { memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[1], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] };
  assign { aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1[2], aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1[0] } = { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0], cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2] };
  assign \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [3:2] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3] };
  assign aluOut_SB_LUT4_O_23_I3[1:0] = { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0], imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1] };
  assign regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[3] = regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2];
  assign { \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O [3], \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O [1:0] } = { aluOut[28], \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0], negative_SB_LUT4_I3_I0[0] };
  assign \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1 [0] = \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_I1 [0];
  assign \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 [3:2] = { regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1], aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3] };
  assign \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [3:2] = { regData1_SB_LUT4_O_3_I0_SB_LUT4_I0_O[2], aluIn[2] };
  assign \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_I0 [3:2] = { \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2:1] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] = cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O;
  assign \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [3:2] = { regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1], regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1] };
  assign { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I1[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_27_I2_SB_LUT4_O_1_I1[0] } = { negative_SB_LUT4_I3_2_O[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] };
  assign aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[1:0] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O[0], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1] };
  assign \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [3:2] = { regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1], regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1] };
  assign aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I2[1:0] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_2_I0[0] };
  assign \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3], aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2] };
  assign aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[0] = aluIn[1];
  assign \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I1 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2] };
  assign \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I0 [3:2] = { aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2] };
  assign aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1:0] = { regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O[3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[1] };
  assign \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_LUT4_I0_I1 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3] };
  assign regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3:2] = { regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2] };
  assign aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] = aluIn[2];
  assign \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1] };
  assign memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I2[1:0] = { memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[3], memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I0[0] };
  assign aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1:0] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I0[0] };
  assign \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2], regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1] };
  assign aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1:0] = { aluIn[1], aluIn[2] };
  assign \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [3:2] = { regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2] };
  assign \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1 [3:2] = { aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2] };
  assign \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1], \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1] };
  assign \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1 [3:2] = { regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1], regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1] };
  assign immOut_SB_LUT4_O_9_I1[1] = cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3];
  assign \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O [1] = aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2];
  assign { aluIn_SB_LUT4_O_24_I1[3], aluIn_SB_LUT4_O_24_I1[0] } = { immOut[6], aluSrc };
  assign aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0] = aluIn[1];
  assign \DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3 [1:0] = { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0] };
  assign \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1], regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1] };
  assign aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] = aluIn[2];
  assign aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0] = aluIn[0];
  assign \DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O [2:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2], negative_SB_LUT4_I3_I0[0], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] };
  assign aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[1:0] = aluIn[4:3];
  assign \DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O [1:0] = { immOut[29], negative_SB_LUT4_I3_I0[1] };
  assign regData1_SB_LUT4_O_13_I0_SB_LUT4_I0_O[0] = aluIn[0];
  assign \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3] };
  assign aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2[1:0] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[1], aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1[0] };
  assign \DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0] = \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0];
  assign \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O [3] = regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[2];
  assign aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I2[1:0] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3], aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[0] };
  assign aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = aluIn[1];
  assign { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] } = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3] };
  assign \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I0 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2] };
  assign regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[3] = \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2];
  assign immOut_SB_LUT4_O_12_I1[2:1] = { immOut_SB_LUT4_O_9_I3[2], immOut_SB_LUT4_O_9_I2[0] };
  assign aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] = aluIn[1];
  assign aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2[1:0] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1], aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] = cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O;
  assign \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 [2:1] = { \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O [1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0] };
  assign { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_28_I2_SB_LUT4_O_1_I1[0] } = { negative_SB_LUT4_I3_2_O[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] };
  assign regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[2] = regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1];
  assign aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0] = aluIn[2];
  assign \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0 [3:2] = { regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2] };
  assign \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0 [3:2] = { \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2] };
  assign \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 [3:2] = { regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1], aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2] };
  assign \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 [2:1] = { regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0] };
  assign aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = aluIn[2];
  assign \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [3:2] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3] };
  assign \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2], aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3] };
  assign aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1:0] = { aluIn[1], aluIn[2] };
  assign regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I2[3:2] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[2], memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2] };
  assign aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[0] = aluIn[3];
  assign regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[2] = aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2];
  assign memload_SB_LUT4_O_28_I0_SB_LUT4_O_1_I2[1:0] = { memload_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3], memload_SB_LUT4_O_28_I0_SB_LUT4_O_1_I0[1] };
  assign aluOut_SB_LUT4_O_15_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1:0] = { aluIn[4], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0] };
  assign \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [3:2] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1], \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1] };
  assign aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2:0] = { aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[2], aluIn[4:3] };
  assign memload_SB_LUT4_O_28_I0_SB_LUT4_O_I2[1:0] = { memload_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3], memload_SB_LUT4_O_28_I0_SB_LUT4_O_I0[1] };
  assign \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [1] = aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3];
  assign aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_I2_O[1:0] = { aluIn[1], aluIn[2] };
  assign regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[3] = \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3];
  assign { aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[3:2], aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = { aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2:1], aluIn[2] };
  assign \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3] };
  assign { aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[3:2], aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[0] } = { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1], aluOut_SB_LUT4_O_23_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[0], aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3_SB_LUT4_I3_O[0] };
  assign { aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3], aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1:0] } = { aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[3], aluIn[4:3] };
  assign { aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[2], aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[0] } = { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_I2_SB_LUT4_I2_O[1], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0] };
  assign regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2], aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2] };
  assign { aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1[2], aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1[0] } = { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0], cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2] };
  assign immOut_SB_LUT4_O_4_I1[1] = cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3];
  assign aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2[1:0] = { aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[2], aluIn[3] };
  assign { aluIn_SB_LUT4_O_23_I1[3], aluIn_SB_LUT4_O_23_I1[0] } = { immOut[7], aluSrc };
  assign aluOut_SB_LUT4_O_24_I3[1:0] = { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0], imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1] };
  assign \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3], \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2] };
  assign { \DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [3], \DUT.write_data_SB_LUT4_O_29_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2 [1:0] } = { aluOut[30], \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0], negative_SB_LUT4_I3_I0[0] };
  assign \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O_I0 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3] };
  assign aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2] };
  assign \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2] };
  assign aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[2] = aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2];
  assign \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2 [1:0] = { memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[2], \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0 [0] };
  assign regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2], aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3] };
  assign \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1] };
  assign aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[1:0] = { aluIn[1], aluIn[2] };
  assign { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] } = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3] };
  assign \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I2 [1:0] = { memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[3], \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0 [0] };
  assign regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0[1] = regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1];
  assign aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2:0] = { aluIn[4:3], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0] };
  assign aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[2] = regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2];
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_29_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] = cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O;
  assign { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_29_I2_SB_LUT4_O_1_I1[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_29_I2_SB_LUT4_O_1_I1[0] } = { negative_SB_LUT4_I3_2_O[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] };
  assign \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2 [1:0] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2], \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [1] };
  assign regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[3] = regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1];
  assign regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0[3:2] = { memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[2], memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_4_O[2] };
  assign regData1_SB_LUT4_O_30_I1_SB_LUT4_I1_O[0] = aluIn[0];
  assign imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1:0] = { imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1], aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0] };
  assign \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0 [2:1] = { \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O [1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0] };
  assign \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [3:2] = { \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1], regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1] };
  assign aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[0] = aluIn[1];
  assign regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1[3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3] };
  assign \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0 [3:2] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2] };
  assign \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I1 [1] = aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3];
  assign imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O[0] = aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0];
  assign \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1 [3:2] = { regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1], \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1] };
  assign memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I2[1:0] = { memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1], memload_SB_LUT4_O_29_I0_SB_LUT4_O_2_I0[0] };
  assign { imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[3], imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O[1:0] } = { imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3, regData1[3], 1'h0 };
  assign \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0 [2:1] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0] };
  assign imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_O[0] = cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2];
  assign aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3] = aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3];
  assign \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I0 [3:2] = { \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2] };
  assign { negative_SB_LUT4_I3_I2[3], negative_SB_LUT4_I3_I2[1:0] } = { negative, \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0], negative_SB_LUT4_I3_I0[0] };
  assign aluOut_SB_LUT4_O_28_I1[0] = aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0];
  assign regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O[1] = aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3[2];
  assign aluOut_SB_LUT4_O_1_I1[3] = aluOut[3];
  assign \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O [1] = regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1];
  assign \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1 [2:1] = { \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O [1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O[0] };
  assign \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 [3:2] = { regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3] };
  assign immOut_SB_LUT4_O_30_I3[1:0] = { imm[8], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3] };
  assign \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [3:2] = { \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3], aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2] };
  assign aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1:0] = aluIn[3:2];
  assign regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O[1] = regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1];
  assign \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O [1] = regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1];
  assign regData1_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I1_I0[1] = regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1];
  assign \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3] };
  assign aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I1[0] = aluIn[2];
  assign regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3:2] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1], regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2] };
  assign aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1_I3[1:0] = aluIn[4:3];
  assign \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 [3:2] = { regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3] };
  assign \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [3:2] = { regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2] };
  assign \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I1 [1] = aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2];
  assign aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3[0] = aluIn[2];
  assign \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2], regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1] };
  assign \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0 [3:2] = { regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3] };
  assign aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[3:2] = { \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2] };
  assign regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E_SB_LUT4_O_I3[0] = instruction_out[8];
  assign aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1[0] = aluIn[2];
  assign aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1:0] = { aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1], aluIn[3] };
  assign \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_LUT4_I1_I0 [3:2] = { regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1], \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1] };
  assign aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[0] = aluIn[4];
  assign \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2], \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2] };
  assign regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E_SB_LUT4_O_I2[1] = regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E_SB_LUT4_O_I3[1];
  assign \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2] };
  assign regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1[2:1] = { regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0] };
  assign { aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[3], aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1:0] } = { aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[2], aluIn[4], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0] };
  assign \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E_SB_LUT4_O_I3 [0] = w_reg[4];
  assign \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3] };
  assign \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I0_SB_DFFER_Q_1_E_SB_LUT4_O_I3 [1:0] = { \aluMux.in2_SB_LUT4_O_29_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_1_E , w_reg[4] };
  assign \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [3:2] = { \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2] };
  assign aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1:0] = { aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2], aluIn[1] };
  assign aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3[1] = regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0];
  assign \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_I2_SB_LUT4_O_I0 [3:2] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2] };
  assign regData1_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E_SB_LUT4_O_I3[0] = w_reg[4];
  assign regData1_SB_LUT4_O_3_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1[3:2] = { regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_1_O[3], regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O[0] };
  assign aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = aluIn[2];
  assign regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E_SB_LUT4_O_I2[0] = regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E_SB_LUT4_O_I3_SB_LUT4_O_I2[0];
  assign \aluMux.in2_SB_LUT4_O_28_I0_SB_LUT4_O_I1_SB_DFFER_Q_E_SB_LUT4_O_I3 [0] = w_reg[4];
  assign \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3 [1:0] = { regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2], \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1 [0] };
  assign aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = aluIn[3];
  assign \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O [0] = regsel1_SB_LUT4_O_I1_SB_LUT4_I2_O[0];
  assign \aluMux.in2_SB_LUT4_O_24_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I0 [3:2] = { regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2] };
  assign \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0 [3:2] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1], \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1] };
  assign { immOut_SB_LUT4_O_14_I3_SB_LUT4_O_I2[3], immOut_SB_LUT4_O_14_I3_SB_LUT4_O_I2[1:0] } = { immOut_SB_LUT4_O_I3[3], imm[8], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3] };
  assign \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O [2] = regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1];
  assign immOut_SB_LUT4_O_14_I3[1:0] = { cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3], instruction_out[30] };
  assign \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2], aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3] };
  assign { aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2], aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0] } = { aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I1_O[2], aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0] };
  assign aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0] = aluIn[0];
  assign { aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[2], aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0] } = { aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2[2], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0] };
  assign imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_I2_SB_LUT4_O_I2[0] = aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0];
  assign \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2] };
  assign aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[2:0] = { aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2[2], imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2], aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[2] };
  assign regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3[0] = regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O[1];
  assign aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[0] = aluIn[0];
  assign { imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_I2[3], imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_I2[1:0] } = { imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO, regData1[4], 1'h0 };
  assign \aluMux.in2_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [3:2] = { aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2] };
  assign { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] } = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2], negative_SB_LUT4_I3_I0[0], pc[6] };
  assign imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O[1:0] = { imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1], cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2] };
  assign \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0 [2:1] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0] };
  assign aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_I2[0] = aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0];
  assign aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[1:0] = { aluIn[4], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0] };
  assign \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_O [1] = regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3];
  assign aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[0] = aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0];
  assign regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[3:2] = { \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2] };
  assign memload_SB_LUT4_O_5_I0_SB_LUT4_O_1_I2[1:0] = { memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2], memload_SB_LUT4_O_5_I0_SB_LUT4_O_1_I0[0] };
  assign regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0[3:2] = { regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2] };
  assign \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I1 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2] };
  assign \aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2 [3:2] = { regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2] };
  assign memload_SB_LUT4_O_5_I0_SB_LUT4_O_I2[1:0] = { memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[2], memload_SB_LUT4_O_5_I0_SB_LUT4_O_I0[0] };
  assign { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[2], aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0] } = { aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O[2], aluIn[1] };
  assign \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 [2:1] = { \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O [1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O[1] };
  assign { \DUT.write_data_SB_LUT4_O_5_I0 [3], \DUT.write_data_SB_LUT4_O_5_I0 [1] } = { memload[6], \DUT.write_data_SB_LUT4_O_I1 [2] };
  assign aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0] = aluIn[2];
  assign aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2:0] = { aluIn[4:3], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0] };
  assign pc_SB_DFFER_Q_E_SB_LUT4_O_I3[1:0] = negative_SB_LUT4_I3_2_O[3:2];
  assign \aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3] };
  assign \ra.next_state_SB_DFFR_D_Q [1] = memWrite;
  assign \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O [1] = memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[2];
  assign \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [1] = regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1];
  assign aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2] };
  assign { regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E_SB_LUT4_O_I2[2], regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E_SB_LUT4_O_I2[0] } = { regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E_SB_LUT4_O_I3[1], instruction_out[11] };
  assign regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3:2] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1], aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3] };
  assign \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O [1] = regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1];
  assign \aluMux.in2_SB_LUT4_O_8_I1_SB_LUT4_O_1_I0_SB_DFFER_Q_E_SB_LUT4_O_I3 [0] = w_reg[4];
  assign immOut_SB_LUT4_O_2_I3[1:0] = { cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3], instruction_out[26] };
  assign regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1[1] = \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2];
  assign \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O [3] = regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1];
  assign regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2], aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1:0] = { immOut_SB_LUT4_O_I3[3], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3] };
  assign \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I2 [1] = regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3];
  assign \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2 [1:0] = { memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_1_O[2], \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0 [1] };
  assign regData1_SB_LUT4_O_28_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0[3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3] };
  assign regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3:2] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3], memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_3_O[3] };
  assign \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2 [1:0] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_O[1], \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0 [0] };
  assign \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O [0] = regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0];
  assign \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2 [0] = instruction_out[19];
  assign \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0 [3:2] = { aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2] };
  assign regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[3:2] = { regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1], \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1] };
  assign aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0] = \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_I1_SB_LUT4_I3_O [1];
  assign memload_SB_LUT4_O_I0_SB_LUT4_O_1_I2[1:0] = { memload_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3], memload_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1] };
  assign \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1 [3:2] = { \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2] };
  assign \aluMux.in2_SB_LUT4_O_11_I2_SB_LUT4_O_I0_SB_LUT4_O_I0 [3:2] = { \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3] };
  assign \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3 [0] = regsel1[4];
  assign memload_SB_LUT4_O_I0_SB_LUT4_O_I2[1:0] = { memload_SB_LUT4_O_13_I1_SB_LUT4_O_I0_SB_LUT4_I1_O[1], memload_SB_LUT4_O_I0_SB_LUT4_O_I0[0] };
  assign regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3] };
  assign aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[0] = regsel1_SB_LUT4_O_I1_SB_LUT4_I2_O[0];
  assign regData1_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3:2] = aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3:2];
  assign aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3[0] = instruction_out[19];
  assign { imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[2], imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O[0] } = { aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1], aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0] };
  assign \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1 [3:2] = aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3:2];
  assign { imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3], imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1:0] } = { \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3 [3], aluIn[4], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0] };
  assign aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[1:0] = { aluIn[6], aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2[1] };
  assign regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3:2] = { regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2] };
  assign { \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1 [3:2], \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1 [0] } = { aluOut[1], \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0], pc[1] };
  assign \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1 [3:2] = { regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2] };
  assign regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2], regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1] };
  assign regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1[3:2] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_1_O[3], memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O[1] };
  assign regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3:2] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3] };
  assign \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I2 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2] };
  assign aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = aluIn[1];
  assign regData1_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_LUT4_O_I0[3:2] = { aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2] };
  assign \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3 [0] = regsel1[4];
  assign immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O[0] = aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0];
  assign memload_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2[1:0] = { memload_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3], memload_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1] };
  assign \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0 [3:2] = { \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3], regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1] };
  assign aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = aluIn[1];
  assign { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[3], immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1:0] } = { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_I3, regData1[5], 1'h0 };
  assign aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = aluIn[2];
  assign memload_SB_LUT4_O_1_I0_SB_LUT4_O_I2[1:0] = { memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2], memload_SB_LUT4_O_1_I0_SB_LUT4_O_I0[1] };
  assign \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0_SB_LUT4_I1_I0 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3], regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1] };
  assign { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O[2], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O[0] } = { regsel1[4], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0] };
  assign aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3:2] = { regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2] };
  assign aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[0] = aluIn[1];
  assign \DUT.write_data_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [2:1] = { aluOut[2], \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0] };
  assign immOut_SB_LUT4_O_8_I1[2:1] = { immOut_SB_LUT4_O_2_I3[2], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3] };
  assign { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2], aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0] } = { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2], aluIn[2] };
  assign regData1_SB_LUT4_O_28_I1_SB_LUT4_I1_O[0] = aluIn[0];
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[2:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3], pc[2] };
  assign aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2[0] = aluIn[3];
  assign aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3[1:0] = { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1], aluIn[4] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] = cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O;
  assign { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1[0] } = { negative_SB_LUT4_I3_2_O[3:2], pc[2] };
  assign \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2 [1] = \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2];
  assign immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[1:0] = { imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1], cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2] };
  assign regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I0[2:1] = { aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0] };
  assign aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1:0] = { aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3], aluIn[1] };
  assign { negative_SB_LUT4_I3_1_O[3], negative_SB_LUT4_I3_1_O[1:0] } = { \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O [3], pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3], pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0] };
  assign \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [1] = aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2];
  assign \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [3:2] = { regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1] };
  assign regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[1] = regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O[1];
  assign aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1[0] = aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0];
  assign aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = aluIn[1];
  assign \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I1 [2:1] = { \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3 [1], regsel1[4] };
  assign aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[0] = aluIn[2];
  assign aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_1_I3[0] = aluIn[3];
  assign regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_I0[3:2] = { regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2] };
  assign aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2[1:0] = { aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I2[3], aluIn[4] };
  assign \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [2:1] = { \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O [1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_O[0] };
  assign regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[0] = regsel1[4];
  assign aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1:0] = { aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3[2], aluIn[1] };
  assign memload_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[1:0] = { memload_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3], memload_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1] };
  assign aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3[1:0] = { aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2], aluIn[3] };
  assign \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1], \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1] };
  assign aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3[1:0] = { \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3 [2], aluIn[4] };
  assign \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0 [2] = regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3];
  assign memload_SB_LUT4_O_2_I0_SB_LUT4_O_I2[1:0] = { memload_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3], memload_SB_LUT4_O_2_I0_SB_LUT4_O_I0[1] };
  assign aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O_SB_LUT4_O_I2[0] = aluIn[2];
  assign regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1] = regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1[1];
  assign { \DUT.write_data_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 [3:2], \DUT.write_data_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 [0] } = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2], negative_SB_LUT4_I3_I0[0], pc[3] };
  assign aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2[0] = aluIn[2];
  assign \DUT.write_data_SB_LUT4_O_2_I2_SB_LUT4_O_I1 [2:1] = { aluOut[3], \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0] };
  assign aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I3_I2[0] = aluIn[3];
  assign \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1 [1] = aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3];
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3], \DUT.write_data_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 [1] };
  assign { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O[2], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O[0] } = { regsel1[4], regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[1] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I3_O[0] = cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O;
  assign { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[2], aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[0] } = { aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2], aluIn[1] };
  assign { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[0] } = { negative_SB_LUT4_I3_2_O[3:2], \DUT.write_data_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O_I1 [1] };
  assign aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2[1:0] = { aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1], aluIn[1] };
  assign regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1[2:1] = { \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O [1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_O[0] };
  assign \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I1 [2:1] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3[2], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0] };
  assign regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O[1] = regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1];
  assign aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2[1:0] = aluIn[3:2];
  assign aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[0] = aluIn[2];
  assign { aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[3], aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[0] } = { aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1], aluIn[4] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2:1] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3] };
  assign \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2] };
  assign aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I3[1:0] = aluIn[4:3];
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] = cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O;
  assign \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [2:1] = { \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O [1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0] };
  assign { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[0] } = { negative_SB_LUT4_I3_2_O[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] };
  assign \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I0 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3] };
  assign aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1:0] = { aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[1], aluIn[1] };
  assign aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[1:0] = { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1], aluIn[1] };
  assign regsel1_SB_LUT4_O_I1_SB_LUT4_I2_O[1] = regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[1];
  assign aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0] = aluIn[2];
  assign \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [2] = aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3];
  assign aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3[0] = aluIn[3];
  assign aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1:0] = { aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2], aluIn[1] };
  assign \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1 [3:2] = { regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1], \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O [1] };
  assign aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_2_I3_SB_LUT4_I1_I2[1:0] = { aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_2_I3[1], aluIn[4] };
  assign aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[0] = aluIn[2];
  assign regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0[3:2] = { regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_I1[1] };
  assign aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_1_I3[0] = aluIn[3];
  assign memload_SB_LUT4_O_3_I0_SB_LUT4_O_2_I2[1:0] = { memload_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [0] };
  assign regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O[0] = regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0];
  assign aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2:0] = { regData1_SB_LUT4_O_30_I1_SB_LUT4_I1_O[1], aluIn[1], aluIn[2] };
  assign { aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I1[3], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0] } = { \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3 [3], aluIn[4] };
  assign aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1:0] = { aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1], aluIn[3] };
  assign \DUT.write_data_SB_LUT4_O_3_I2_SB_LUT4_O_I1 [2:1] = { aluOut[4], \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0] };
  assign \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_1_O_SB_LUT4_O_I0 [3:2] = aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3:2];
  assign aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0] = aluIn[4];
  assign \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I0 [2:1] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O[1] };
  assign aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3[2:0] = { aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_I2[2], aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], aluIn[1] };
  assign memload_SB_LUT4_O_4_I0_SB_LUT4_O_3_I2[1:0] = { memload_SB_LUT4_O_2_I0_SB_LUT4_O_I1[3], memload_SB_LUT4_O_4_I0_SB_LUT4_O_3_I0[1] };
  assign \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I1 [3:2] = { regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2] };
  assign aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I1_O[1:0] = { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1], aluIn[2] };
  assign { aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[3], aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[1:0] } = { aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[3], aluIn[3:2] };
  assign { aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1[3], aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1[1:0] } = { aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2], aluIn[4], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0] };
  assign memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I2[1:0] = { memload_SB_LUT4_O_7_I0_SB_LUT4_O_I2[2], memload_SB_LUT4_O_4_I0_SB_LUT4_O_2_I0[0] };
  assign aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2[1:0] = aluIn[4:3];
  assign \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_I1 [2] = \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3];
  assign memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I3[1:0] = { memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_O[2], memload_SB_LUT4_O_4_I0_SB_LUT4_O_1_I1[1] };
  assign aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_I2_O[0] = aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0];
  assign regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2[0] = instruction_out[19];
  assign memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3[1:0] = { aluOut[4], aluOut[5] };
  assign memload_SB_LUT4_O_4_I0_SB_LUT4_O_I3[1:0] = { memload_SB_LUT4_O_I0_SB_LUT4_O_1_I1[3], memload_SB_LUT4_O_4_I0_SB_LUT4_O_I1[0] };
  assign \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 [3:2] = \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3:2];
  assign aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I1_I2[1:0] = { aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1], aluIn[4] };
  assign { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] } = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2], negative_SB_LUT4_I3_I0[0], pc[5] };
  assign \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [3:2] = { regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2] };
  assign memload_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1:0] = { aluOut[4], aluOut[5] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] };
  assign memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3_SB_LUT4_I3_3_O[1:0] = instruction_out_SB_LUT4_O_22_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1:0];
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O[0] = cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O;
  assign memload_SB_LUT4_O_18_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3] };
  assign { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[0] } = { negative_SB_LUT4_I3_2_O[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] };
  assign aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[1:0] = { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I2[2], aluIn[1] };
  assign \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [3:2] = { regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1], regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1] };
  assign { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2[3], aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2[1:0] } = { aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_O[1], aluIn[3:2] };
  assign memload_SB_LUT4_O_18_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2] };
  assign { aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1[3], aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1[0] } = { aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1], aluIn[4] };
  assign \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1] };
  assign aluOut_SB_LUT4_O_1_I1_SB_LUT4_I0_O[0] = memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1[1];
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0[2:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] };
  assign memload_SB_LUT4_O_18_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1] };
  assign aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3[2:0] = { aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[3], aluIn[4:3] };
  assign regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_I0[3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_I3_O[0] = cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O;
  assign memload_SB_LUT4_O_18_I0_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2] };
  assign { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I1[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I2_SB_LUT4_O_1_I1[0] } = { negative_SB_LUT4_I3_2_O[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] };
  assign memload_SB_LUT4_O_12_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_O[0] = memload_SB_LUT4_O_12_I0_SB_LUT4_O_I0[0];
  assign aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[2:0] = { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3], aluIn[4:3] };
  assign memload_SB_LUT4_O_18_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3] };
  assign \aluMux.in2_SB_LUT4_O_25_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 [3:2] = { regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2:1] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3] };
  assign { aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[3], aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1[0] } = { aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3[1], aluIn[4] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] = cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O;
  assign aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[1:0] = { aluIn[4], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[0] };
  assign { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1[0] } = { negative_SB_LUT4_I3_2_O[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] };
  assign memload_SB_LUT4_O_18_I0_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2] };
  assign \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [3:2] = { regData1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2], aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3] };
  assign memload_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2] };
  assign immOut_SB_LUT4_O_5_I3[1:0] = { imm_SB_LUT4_O_5_I3[2], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3] };
  assign { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[2], aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3_SB_LUT4_O_I2[0] } = { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_I3[2], aluIn[1] };
  assign memload_SB_LUT4_O_18_I0_SB_LUT4_O_2_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2] };
  assign aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I3[2:0] = { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[1], aluIn[3:2] };
  assign { aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[2], aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[0] } = { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O[3], cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2] };
  assign \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I2 [1] = \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1];
  assign { aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1[2], aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I1[0] } = { aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2[1], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0] };
  assign aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_I3_I2[0] = aluIn[3];
  assign { aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I2[2], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I2[0] } = { aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1], aluIn[4] };
  assign aluOut_SB_LUT4_O_3_I3[2:0] = { aluOut_SB_LUT4_O_9_I2[3], aluOut_SB_LUT4_O_9_I2[1], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0] };
  assign \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1 [2:1] = { regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0] };
  assign \DUT.write_data_SB_LUT4_O_6_I2_SB_LUT4_O_I1 [2:1] = { aluOut[7], \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0] };
  assign \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 [1] = aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2];
  assign instruction_out_SB_LUT4_O_13_I0_SB_LUT4_O_I0[3:2] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3:2];
  assign \aluMux.in2_SB_LUT4_O_13_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1 [1] = aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2];
  assign instruction_out_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2:1] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3] };
  assign aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] = aluIn[0];
  assign aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1_SB_LUT4_O_I2[1:0] = { aluIn[1], aluIn[2] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] = cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O;
  assign { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1[3], aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I1[0] } = { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3[1], aluIn[3] };
  assign { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I1[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_6_I2_SB_LUT4_O_1_I1[0] } = { negative_SB_LUT4_I3_2_O[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] };
  assign memload_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3];
  assign { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2[2], aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I2[0] } = { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3[1], aluIn[4] };
  assign regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I0[2:1] = { \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O [1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0] };
  assign memload_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3];
  assign \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_O_3_I0_SB_LUT4_O_2_I3 [1:0] = { regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3], regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[0] };
  assign \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I1 [2:1] = { \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O [1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O[1] };
  assign memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3] };
  assign aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_I3[2:0] = { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2[2], aluIn[3:2] };
  assign regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[2:1] = { regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0] };
  assign { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1[3], aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_I1[0] } = { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3[1], aluIn[4] };
  assign { aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[2], aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[0] } = { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0], cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2] };
  assign { aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1[3], aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I1[0] } = { aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3[3], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0] };
  assign aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I3[1:0] = { aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2[1], aluIn[4] };
  assign memload_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2] };
  assign aluOut_SB_LUT4_O_4_I3[2:0] = { aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O[3:2], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0] };
  assign \DUT.write_data_SB_LUT4_O_7_I1_SB_LUT4_O_I1 [2:1] = { aluOut[8], \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0] };
  assign regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1_O[3] = regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[2];
  assign memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2] };
  assign \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1 [2:1] = { \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O [1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O[1] };
  assign memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2:1] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3] };
  assign aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[0] = aluIn[3];
  assign memload_SB_LUT4_O_14_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2] };
  assign \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O [1] = regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1[1];
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] = cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O;
  assign { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1[0] } = { negative_SB_LUT4_I3_2_O[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] };
  assign { \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [3], \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2 [1:0] } = { aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I2[2], aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[1], aluIn[1] };
  assign regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2] };
  assign { \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [3], \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2 [1:0] } = { aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3], aluIn[3:2] };
  assign regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[3:2] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[3], regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1] };
  assign memload_SB_LUT4_O_15_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3] };
  assign \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_O_I1 [0] = aluIn[4];
  assign regData1_SB_LUT4_O_26_I0_SB_LUT4_O_I2_SB_LUT4_O_I0[3:2] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2] };
  assign \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3 [2:0] = { aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[2:1], aluIn[4] };
  assign instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3] };
  assign \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [3:2] = { regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3] };
  assign aluOut_SB_LUT4_O_9_I2_SB_LUT4_O_I2[1] = aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1];
  assign instruction_out_SB_LUT4_O_12_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3] };
  assign { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_I2[3], aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_I2[1:0] } = { aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[2], aluIn[4:3] };
  assign memload_SB_LUT4_O_15_I0_SB_LUT4_O_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2] };
  assign \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I1_O [2] = regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1];
  assign aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[2:0] = { aluOut_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0], aluIn[4:3] };
  assign \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [0] = aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0];
  assign memload_SB_LUT4_O_15_I0_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3] };
  assign \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_2_I2 [1] = aluOut_SB_LUT4_O_28_I1[2];
  assign { aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[2], aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[0] } = { aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_I2[3], aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0] };
  assign \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [3:2] = { regData1_SB_LUT4_O_4_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2], \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O [1] };
  assign { aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1[2], aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1[0] } = { aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3[1], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0] };
  assign memload_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2] };
  assign \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1] };
  assign aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1[1:0] = { aluOut_SB_LUT4_O_9_I2_SB_LUT4_O_I2[0], aluIn[4] };
  assign memload_SB_LUT4_O_15_I0_SB_LUT4_O_2_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2] };
  assign memload_SB_LUT4_O_15_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2] };
  assign aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_2_I3[2:0] = { aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3[2], aluIn[4:3] };
  assign \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2 [3:2] = { \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3], regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1] };
  assign { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2[3], immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_I2[1:0] } = { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO, regData1[13], 1'h0 };
  assign regsel1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3_O[2:0] = { regsel1_SB_LUT4_O_I1[3], instruction_out[17], instruction_out[18] };
  assign immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1:0] = { imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1], cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2] };
  assign { aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3], aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[1:0] } = { aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3[2], aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I1[1], aluIn[1] };
  assign { aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[3], aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2[1:0] } = { aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3[1], aluIn[3:2] };
  assign \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3], \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1] };
  assign aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2[1:0] = aluIn[4:3];
  assign memload_SB_LUT4_O_17_I0_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2] };
  assign regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2:1] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3[2], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0] };
  assign immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[0] = aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0];
  assign aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2:0] = { aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2], aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1], aluIn[2] };
  assign memload_SB_LUT4_O_17_I0_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2] };
  assign \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1 [3:2] = { regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3] };
  assign { aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[2], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[0] } = { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[2], cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1_SB_LUT4_I2_O[2] };
  assign memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O[1] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1];
  assign aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I3_O[1:0] = aluIn[4:3];
  assign regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0[3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1] };
  assign { aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1[3], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1[0] } = { aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3[3], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0] };
  assign memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1[1] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3];
  assign { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[3], aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[3], aluIn[1] };
  assign { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] } = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2], negative_SB_LUT4_I3_I0[0], pc[10] };
  assign aluOut_SB_LUT4_O_6_I3[1:0] = { aluOut_SB_LUT4_O_6_I2[0], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0] };
  assign memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2] };
  assign \DUT.write_data_SB_LUT4_O_9_I1_SB_LUT4_O_I1 [2:1] = { aluOut[10], \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0] };
  assign regData1_SB_LUT4_O_3_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0[1] = regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_O[3];
  assign aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[0] = aluIn[4];
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0[2:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] };
  assign \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [3:2] = { regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1], regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1] };
  assign aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = aluIn[1];
  assign memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_I3_O[0] = cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O;
  assign aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[0] = aluIn[2];
  assign { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I1[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I2_SB_LUT4_O_1_I1[0] } = { negative_SB_LUT4_I3_2_O[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] };
  assign aluOut_SB_LUT4_O_24_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_I3_I2[2:0] = { aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2[3], aluIn[4:3] };
  assign regData1_SB_LUT4_O_16_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3:2] = { regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1], \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1] };
  assign { aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2], aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0] } = { aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[3], aluIn[3] };
  assign memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0[3:2] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3:2];
  assign aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3[0] = aluIn[4];
  assign \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1], aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2] };
  assign aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1[0] = aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0];
  assign memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3] };
  assign aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_1_I3[1:0] = { aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I3[1], aluIn[2] };
  assign regData1_SB_LUT4_O_5_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1[2] = \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1];
  assign memload_SB_LUT4_O_17_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2] };
  assign immOut_SB_LUT4_O_22_I3[1:0] = { imm[1], immOut_SB_LUT4_O_9_I2[0] };
  assign aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2[1:0] = aluIn[4:3];
  assign \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2] };
  assign immOut_SB_LUT4_O_28_I3[1:0] = { imm[2], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3] };
  assign memload_SB_LUT4_O_16_I0_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1] };
  assign { aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[2], aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1[0] } = { aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_1_O[3], aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0] };
  assign aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2[0] = aluIn[4];
  assign \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 [3:2] = { aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3], \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2] };
  assign instruction_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2] };
  assign { aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1[3], aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_1_I1[0] } = { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3[0], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0] };
  assign \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I1 [2:1] = { \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O [1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0] };
  assign memload_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O[1] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2];
  assign { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[1] } = { immOut[13], negative_SB_LUT4_I3_I0[1] };
  assign aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O[1:0] = { aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1], aluIn[4] };
  assign { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] } = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2], negative_SB_LUT4_I3_I0[0], pc[11] };
  assign memload_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_I2[1] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3];
  assign \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [3:2] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1], regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1] };
  assign \DUT.write_data_SB_LUT4_O_10_I1_SB_LUT4_O_I1 [2:1] = { aluOut[11], \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0] };
  assign \DUT.write_data_SB_LUT4_O_12_I1_SB_LUT4_O_I2_SB_LUT4_O_I2 [0] = negative_SB_LUT4_I3_I0[0];
  assign memload_SB_LUT4_O_16_I0_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1] };
  assign aluOut_SB_LUT4_O_28_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O[0] = aluIn[4];
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_9_I0[2:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] };
  assign \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I1 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3], aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3] };
  assign \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_1_I0 [3:2] = { \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O [1], aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_9_I0_SB_LUT4_I3_O[0] = cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O;
  assign memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2] };
  assign immOut_SB_LUT4_O_29_I3[1:0] = { imm[1], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3] };
  assign aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I1_I3[2:0] = { aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2:1], aluIn[2] };
  assign \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I0 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3] };
  assign memload_SB_LUT4_O_16_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2] };
  assign \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [3:2] = { regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1], aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3] };
  assign aluOut_SB_LUT4_O_9_I2_SB_LUT4_O_I3[1:0] = aluIn[4:3];
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1:0] = { cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] };
  assign aluOut_SB_LUT4_O_11_I1[1:0] = { aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1], aluIn[4] };
  assign memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2] };
  assign \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0 [3:2] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2] };
  assign memload_SB_LUT4_O_16_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3] };
  assign \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I2 [2:0] = { aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1], aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1], aluIn[4] };
  assign negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2[0] = cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O;
  assign regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_I0[3:2] = { regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_3_O[1], regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[1] };
  assign \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2], regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1] };
  assign \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1 [1] = regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1];
  assign { aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[2], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[0] } = { aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[3], aluIn[1] };
  assign \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2] };
  assign \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2] };
  assign aluOut_SB_LUT4_O_6_I2[1] = aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O[3];
  assign \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I0_I1 [2:1] = { \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O [1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0] };
  assign { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[2], aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1[0] } = { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I3_1_O[1], aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_O[0] };
  assign aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1:0] = { aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I1[0], aluIn[1] };
  assign aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1[2:1] = { \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O [1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O[0] };
  assign { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1[3], aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1[0] } = { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3[2], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0] };
  assign aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1:0] = { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_I2[2], aluIn[4] };
  assign aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] = aluIn[2];
  assign \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I3_SB_LUT4_O_I1_SB_LUT4_I0_O [1] = aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2];
  assign aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1:0] = { aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1], aluIn[3] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[2:1] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2], negative_SB_LUT4_I3_I0[0] };
  assign aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3[0] = aluIn[4];
  assign \DUT.write_data_SB_LUT4_O_11_I1_SB_LUT4_O_I2_SB_LUT4_O_I3 [1:0] = { immOut[12], negative_SB_LUT4_I3_I0[1] };
  assign aluOut_SB_LUT4_O_8_I3[2:0] = { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[2:1], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0] };
  assign { \DUT.write_data_SB_LUT4_O_11_I1_SB_LUT4_O_I2 [2], \DUT.write_data_SB_LUT4_O_11_I1_SB_LUT4_O_I2 [0] } = { aluOut[12], \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0] };
  assign \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0 [3:2] = { regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2] };
  assign \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I0 [3:2] = { regData1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2] };
  assign aluOut_SB_LUT4_O_9_I2_SB_LUT4_O_2_I3_SB_LUT4_O_I3[2:0] = { aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[1], aluIn[3:2] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0[2:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] };
  assign \aluMux.in2_SB_LUT4_O_12_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [1] = regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2];
  assign aluOut_SB_LUT4_O_9_I2_SB_LUT4_O_2_I3[2:0] = { aluOut_SB_LUT4_O_9_I2_SB_LUT4_O_I3[2], aluIn[4:3] };
  assign \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1 [2:1] = { regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_O[0] };
  assign negative_SB_LUT4_I3_2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] = cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O;
  assign aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2:0] = { aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_2_I2_SB_LUT4_O_I3_SB_LUT4_O_I1[3], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I1[1], aluIn[1] };
  assign aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0] = aluIn[2];
  assign aluOut_SB_LUT4_O_9_I2[0] = aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3];
  assign regData1_SB_LUT4_O_3_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3:2] = { regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3], memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_O[3] };
  assign regData1_SB_LUT4_O_26_I0_SB_LUT4_I0_O[0] = aluIn[0];
  assign aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1:0] = { aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[1], aluIn[2] };
  assign \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [2:1] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O[1] };
  assign aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O[0] = aluIn[3];
  assign aluOut_SB_LUT4_O_19_I2[0] = aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_1_O[1];
  assign aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[0] = aluIn[1];
  assign aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3[0] = aluIn[4];
  assign \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0 [1] = regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1];
  assign \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 [2:1] = { \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3 [1], regsel1[4] };
  assign { aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_I2[3], aluOut_SB_LUT4_O_7_I2_SB_LUT4_O_I2[0] } = { aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1], aluIn[4] };
  assign memload_SB_LUT4_O_10_I0_SB_LUT4_O_1_I2[1:0] = { memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2], memload_SB_LUT4_O_10_I0_SB_LUT4_O_1_I0[1] };
  assign memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_2_I0[3:1] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3], regsel2[4], memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[1] };
  assign { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_9_I2_SB_LUT4_O_1_I1[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_9_I2_SB_LUT4_O_1_I1[0] } = { negative_SB_LUT4_I3_2_O[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] };
  assign \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1 [2:1] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[1], regsel1[4] };
  assign { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I2_SB_LUT4_O_1_I1[0] } = { negative_SB_LUT4_I3_2_O[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[0] };
  assign aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[0] = aluIn[2];
  assign memload_SB_LUT4_O_10_I0_SB_LUT4_O_I2[1:0] = { memload_SB_LUT4_O_7_I0_SB_LUT4_O_I2[2], memload_SB_LUT4_O_10_I0_SB_LUT4_O_I0[0] };
  assign aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1:0] = { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[3], aluIn[3] };
  assign aluOut_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[0] = aluIn[2];
  assign aluIn_SB_LUT4_O_11_I3[1:0] = { \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1], aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0] };
  assign aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0] = aluIn[4];
  assign \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I2 [1] = aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2];
  assign \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2], \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1] };
  assign { \DUT.write_data_SB_LUT4_O_1_I2 [2], \DUT.write_data_SB_LUT4_O_1_I2 [0] } = { memload[2], \DUT.write_data_SB_LUT4_O_I1 [2] };
  assign \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I2_SB_LUT4_O_I0_SB_LUT4_I2_O [1] = regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1[1];
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[0] = negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2[3];
  assign \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0 [2:1] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0] };
  assign \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3 [0] = aluIn[3];
  assign aluIn_SB_LUT4_O_10_I3[1:0] = { \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1], aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_17_I2[1:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] };
  assign \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0_SB_LUT4_I1_O [1] = regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3];
  assign \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [0] = aluIn[3];
  assign aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3:2] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2] };
  assign \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3 [1:0] = { aluIn[4], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0] };
  assign \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [3:2] = { regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2] };
  assign aluIn_SB_LUT4_O_12_I3[1:0] = { \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1], aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0] };
  assign \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O [1] = aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2];
  assign aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[0] = aluIn[4];
  assign \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2], regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1] };
  assign { \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O [2], \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O [0] } = { memload[22], \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [0] };
  assign aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1:0] = { aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I2[1], aluIn[3] };
  assign regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0[2:1] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O[1], regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_3_O[1] };
  assign { \DUT.write_data_SB_LUT4_O_30_I1 [3:2], \DUT.write_data_SB_LUT4_O_30_I1 [0] } = { \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3], memload[31], \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [0] };
  assign aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3[0] = aluIn[4];
  assign aluIn_SB_LUT4_O_9_I3[1:0] = { \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1], aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0] };
  assign \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 [2:1] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[1], regsel1[4] };
  assign aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3[1] = aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[2];
  assign { \DUT.write_data_SB_LUT4_O_2_I2 [2], \DUT.write_data_SB_LUT4_O_2_I2 [0] } = { memload[3], \DUT.write_data_SB_LUT4_O_I1 [2] };
  assign \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3] };
  assign regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[3:1] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[2], regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[2], regsel2[4] };
  assign aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1:0] = { \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_I3 [1], aluIn[3] };
  assign aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3[0] = aluIn[4];
  assign aluIn_SB_LUT4_O_5_I3[1:0] = { \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1], aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0] };
  assign \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I0 [3:2] = { regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1], regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1] };
  assign \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0 [2:1] = { \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3 [1], regsel1[4] };
  assign { aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2], aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0] } = { \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3 [1], aluIn[3] };
  assign \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2] };
  assign aluIn_SB_LUT4_O_6_I3[1:0] = { \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1], aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0] };
  assign aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3[0] = aluIn[4];
  assign immOut_SB_LUT4_O_7_I1[1] = cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3];
  assign \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I0 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2], aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2] };
  assign aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3[1:0] = { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1], aluIn[2] };
  assign \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 [3:2] = { regData1_SB_LUT4_O_13_I0_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0[2], \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2] };
  assign regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3:1] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[3], regsel2[3], instruction_out[22] };
  assign aluIn_SB_LUT4_O_7_I3[1:0] = { \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1], aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0] };
  assign regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0[3:1] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[3], regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_3_O[1], regsel2[4] };
  assign aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_2_I1[2:1] = { \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O [1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0] };
  assign { aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3_SB_LUT4_O_1_I3_SB_LUT4_I3_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I1[0] } = { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1[2], aluIn[1] };
  assign aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I3[1:0] = { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2], aluIn[2] };
  assign \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3] };
  assign aluIn_SB_LUT4_O_8_I3[1:0] = { \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1], aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0] };
  assign aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1:0] = aluIn[4:3];
  assign \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I1_O [3] = regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1];
  assign aluOut_SB_LUT4_O_4_I3_SB_LUT4_O_I3[2] = aluOut_SB_LUT4_O_9_I3_SB_LUT4_O_I1[3];
  assign \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 [3:2] = { \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3], aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3] };
  assign regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1[2:1] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[2], regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[3] };
  assign { \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2 [3], \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I2 [1:0] } = { \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I3 [2], aluIn[4], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I3_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_I3_O[0] };
  assign regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[3:1] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3], regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[1], regsel2[4] };
  assign \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2] };
  assign aluIn_SB_LUT4_O_1_I3[1:0] = { \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1], aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0] };
  assign \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1 [2:1] = { \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O [1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O[1] };
  assign aluOut_SB_LUT4_O_3_I3_SB_LUT4_O_I2_SB_LUT4_O_2_I3[0] = aluIn[4];
  assign { \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2 [3], \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I2 [1:0] } = { \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3 [1], aluOP_SB_LUT4_O_2_I2_SB_LUT4_I2_I3[1], aluOP[3] };
  assign \DUT.write_data_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_O [0] = \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0];
  assign \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0 [1] = \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2];
  assign { \DUT.write_data_SB_LUT4_O_3_I2 [2], \DUT.write_data_SB_LUT4_O_3_I2 [0] } = { memload[4], \DUT.write_data_SB_LUT4_O_I1 [2] };
  assign { memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[3:2], memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1[0] } = { regsel2[4], regsel2[1], instruction_out[20] };
  assign aluIn_SB_LUT4_O_4_I3[1:0] = { \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1], aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0] };
  assign \DUT.write_data_SB_LUT4_O_4_I2_SB_LUT4_O_I1 [2:1] = { aluOut[5], \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0] };
  assign regData1_SB_LUT4_O_9_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I0[3:2] = { regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1[1] };
  assign { \DUT.write_data_SB_LUT4_O_4_I2 [2], \DUT.write_data_SB_LUT4_O_4_I2 [0] } = { memload[5], \DUT.write_data_SB_LUT4_O_I1 [2] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I1_O[1] = negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1];
  assign \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0 [2:1] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_7_O[0] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I2[1:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0[3] };
  assign regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O[2:1] = { regsel2[2], instruction_out[23] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_5_I2[1:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_4_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] };
  assign \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2 [1:0] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O_SB_LUT4_I2_1_O[3], \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [0] };
  assign { \DUT.write_data_SB_LUT4_O_6_I2 [2], \DUT.write_data_SB_LUT4_O_6_I2 [0] } = { memload[7], \DUT.write_data_SB_LUT4_O_I1 [2] };
  assign \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [3:2] = { regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_6_I2[1:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] };
  assign aluIn_SB_LUT4_O_3_I3[1:0] = { \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1], aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0] };
  assign \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3] };
  assign \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O [1] = \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1];
  assign \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [3:2] = { regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1], \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1] };
  assign memRead_SB_LUT4_I3_1_I1_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I1_5_O_SB_LUT4_O_1_I0[3:1] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[3], regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[2], regsel2[4] };
  assign immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1] = immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3];
  assign aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0[3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2] };
  assign \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_E_SB_LUT4_O_I3 [0] = w_reg[4];
  assign \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3 [1:0] = { regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I1 [1] };
  assign \aluMux.in2_SB_LUT4_O_17_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2] };
  assign \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [1] = aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2];
  assign regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_1_O[0] = regsel2[4];
  assign memload_SB_LUT4_O_24_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2] };
  assign \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I1 [1] = regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3];
  assign aluIn_SB_LUT4_O_I3[1:0] = { \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1], aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0] };
  assign \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I0 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3], \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1] };
  assign \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3], aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3] };
  assign \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2 [1:0] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I3_1_O[3], \aluMux.in2_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0 [0] };
  assign \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I1 [1] = regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2];
  assign aluOut_SB_LUT4_O_5_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2[0] = aluIn[0];
  assign \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O [1] = regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3];
  assign regData1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1[2:1] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_3_O[1], regsel2[4] };
  assign i_ready_SB_LUT4_O_I3[0] = \ra.next_state_SB_DFFR_D_Q [0];
  assign \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1 [3:2] = { aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[3] };
  assign regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2[1] = regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E_SB_LUT4_O_I2[1];
  assign \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O [1] = regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2];
  assign regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1_SB_DFFER_Q_E_SB_LUT4_O_I3[0] = w_reg[4];
  assign memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1] };
  assign regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_2_O[2] = regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[2];
  assign \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0 [3:2] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2] };
  assign \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0 [1] = \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2];
  assign \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1_SB_DFFER_Q_E_SB_LUT4_O_I3 [0] = w_reg[4];
  assign immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1:0] = { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O[3], imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O[3] };
  assign aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2:1] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2[1], regsel1[4] };
  assign \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [2] = memload[14];
  assign { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_3_O[2], regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_3_O[0] } = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[3], regsel2[4] };
  assign aluOut_SB_LUT4_O_14_I3[1:0] = { immOut_SB_LUT4_O_2_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2], imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1] };
  assign \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I2_O [1] = \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [3];
  assign { \DUT.write_data_SB_LUT4_O_17_I1_SB_LUT4_O_I2 [2], \DUT.write_data_SB_LUT4_O_17_I1_SB_LUT4_O_I2 [0] } = { aluOut[18], \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0] };
  assign \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0 [3:2] = { regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_I3[1], regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1] };
  assign imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3:2] = { imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_CARRY_I1_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3], imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3] };
  assign { \DUT.write_data_SB_LUT4_O_17_I1 [3:2], \DUT.write_data_SB_LUT4_O_17_I1 [0] } = { \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3], memload[18], \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [0] };
  assign aluOut_SB_LUT4_O_20_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0] = regData1_SB_LUT4_O_25_I0_SB_LUT4_I0_O[2];
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I2[1:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0[3] };
  assign \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I1 [3:2] = { regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1], regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1] };
  assign regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O[1] = regsel2[4];
  assign memload_SB_LUT4_O_24_I0_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2] };
  assign aluIn_SB_LUT4_O_13_I3[1:0] = { \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1], aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0] };
  assign regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E_SB_LUT4_O_I3_SB_LUT4_O_I3[0] = instruction_out[11];
  assign \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_2_I3 [1:0] = { regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_I2_O[3], \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I1_O [0] };
  assign regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_DFFER_Q_E_SB_LUT4_O_I3[0] = regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E_SB_LUT4_O_I2[0];
  assign regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O[1:0] = { instruction_out[22], instruction_out[23] };
  assign \aluMux.in2_SB_LUT4_O_7_I0_SB_LUT4_O_3_I0_SB_DFFER_Q_E_SB_LUT4_O_I3 [0] = w_reg[4];
  assign \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [3:2] = { regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1], regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1[1] };
  assign \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1 [3:2] = { \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1], regData1_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1] };
  assign regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O_I3[0] = w_reg[4];
  assign \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O [1:0] = { \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1], \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_I1 [1] };
  assign aluIn_SB_LUT4_O_15_I3[1:0] = { \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1], aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0] };
  assign regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_1_E_SB_LUT4_O_I3[0] = w_reg[4];
  assign \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I1 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3] };
  assign regData1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_I1_I3[1] = regsel2[4];
  assign \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O [1] = aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3];
  assign regData1_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0_SB_DFFER_Q_E_SB_LUT4_O_I3[0] = w_reg[4];
  assign \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I0 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1] };
  assign \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2 [1:0] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I2_O[2], \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [0] };
  assign \aluMux.in2_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_DFFER_Q_E_SB_LUT4_O_I3 [0] = w_reg[4];
  assign \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_3_I1 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2] };
  assign aluIn_SB_LUT4_O_14_I3[1:0] = { \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1], aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0] };
  assign \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0 [2:1] = { \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3 [1], regsel1[4] };
  assign memload_SB_LUT4_O_23_I0_SB_LUT4_O_2_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3] };
  assign \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2] };
  assign memload_SB_LUT4_O_23_I0_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2] };
  assign \aluMux.in2_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1_SB_DFFER_Q_1_E_SB_LUT4_O_I3 [0] = regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O_SB_DFFER_Q_E_SB_LUT4_O_I2[0];
  assign memload_SB_LUT4_O_24_I0_SB_LUT4_O_1_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3] };
  assign memload_SB_LUT4_O_23_I0_SB_LUT4_O_I1_SB_LUT4_I0_1_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1] };
  assign aluIn_SB_LUT4_O_16_I3[1:0] = { \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1], aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0] };
  assign memload_SB_LUT4_O_23_I0_SB_LUT4_O_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2] };
  assign \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1 [1] = aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2];
  assign \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 [3:2] = { regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1], regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1] };
  assign memload_SB_LUT4_O_23_I0_SB_LUT4_O_I0[3:2] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3:2];
  assign aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2[2:1] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3[2], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0] };
  assign aluIn_SB_LUT4_O_17_I3[1:0] = { \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1], aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0] };
  assign memload_SB_LUT4_O_23_I0_SB_LUT4_O_1_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2] };
  assign \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2], aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3] };
  assign memload_SB_LUT4_O_23_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2] };
  assign regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1[1] = regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1];
  assign memload_SB_LUT4_O_23_I0_SB_LUT4_O_I0_SB_LUT4_I1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2] };
  assign \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0 [3:2] = { aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2] };
  assign aluIn_SB_LUT4_O_18_I3[1:0] = { \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1], aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0] };
  assign \aluMux.in2_SB_LUT4_O_16_I1_SB_LUT4_O_I0_SB_LUT4_O_I0 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3] };
  assign regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1[1] = aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3];
  assign { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O[0] } = { negative_SB_LUT4_I3_2_O[3:2], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[0] };
  assign aluIn_SB_LUT4_O_20_I3[1:0] = { \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1], aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0] };
  assign aluOut_SB_LUT4_O_16_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3[0] = regData1_SB_LUT4_O_21_I0_SB_LUT4_I0_O[1];
  assign \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I1 [1] = regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2];
  assign instruction_out_SB_LUT4_O_18_I0_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2] };
  assign aluOut_SB_LUT4_O_9_I3[2:0] = { aluOut_SB_LUT4_O_9_I2[2], aluOut_SB_LUT4_O_17_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I3_O[3], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0] };
  assign memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3] };
  assign { \DUT.write_data_SB_LUT4_O_12_I1_SB_LUT4_O_I2 [2], \DUT.write_data_SB_LUT4_O_12_I1_SB_LUT4_O_I2 [0] } = { aluOut[13], \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0] };
  assign \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I0 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2] };
  assign memload_SB_LUT4_O_12_I0_SB_LUT4_O_1_I2[1:0] = { memload_SB_LUT4_O_6_I0_SB_LUT4_O_3_I0_SB_LUT4_O_I3_SB_LUT4_I3_O[2], memload_SB_LUT4_O_12_I0_SB_LUT4_O_1_I0[0] };
  assign memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3];
  assign aluOut_SB_LUT4_O_5_I3[2:0] = { aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[3], aluOut_SB_LUT4_O_8_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_I3_O[0], aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0] };
  assign aluIn_SB_LUT4_O_19_I3[1:0] = { \aluMux.in2_SB_LUT4_O_26_I0_SB_LUT4_I0_O [1], aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0] };
  assign \DUT.write_data_SB_LUT4_O_8_I1_SB_LUT4_O_I1 [2:1] = { aluOut[9], \DUT.write_data_SB_LUT4_O_14_I1_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I3_O [0] };
  assign regData1_SB_LUT4_O_22_I0_SB_LUT4_I0_O[0] = aluIn[0];
  assign memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2];
  assign { \DUT.write_data_SB_LUT4_O_24_I1 [3:2], \DUT.write_data_SB_LUT4_O_24_I1 [0] } = { \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3], memload[25], \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [0] };
  assign memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I2[1:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0[3] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_24_I2[1:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] };
  assign \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_I1_I0 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[3], \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_O [1] };
  assign zero_SB_LUT4_O_I1_SB_LUT4_O_I0[0] = imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[1];
  assign { \DUT.write_data_SB_LUT4_O_25_I1 [3:2], \DUT.write_data_SB_LUT4_O_25_I1 [0] } = { \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3], memload[26], \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [0] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_25_I2[1:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] };
  assign \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3 [1:0] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O[1], \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_O [0] };
  assign { \DUT.write_data_SB_LUT4_O_26_I1 [3:2], \DUT.write_data_SB_LUT4_O_26_I1 [0] } = { \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3], memload[27], \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [0] };
  assign memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_26_I2[1:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] };
  assign \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I3_SB_LUT4_O_I0 [3:2] = { regData1_SB_LUT4_O_3_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O[2] };
  assign \DUT.write_data_SB_LUT4_O_26_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O [3] = \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3];
  assign memRead_SB_LUT4_I3_1_O[1:0] = { cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[2], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_I2[2] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_27_I2[1:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] };
  assign memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2] };
  assign memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3] };
  assign { \DUT.write_data_SB_LUT4_O_28_I1 [3:2], \DUT.write_data_SB_LUT4_O_28_I1 [0] } = { \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3], memload[29], \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [0] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_28_I2[1:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] };
  assign { cuOP_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3], cuOP_SB_LUT4_O_4_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[1:0] } = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[2], memWrite, cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[2] };
  assign { \DUT.write_data_SB_LUT4_O_29_I1 [3:2], \DUT.write_data_SB_LUT4_O_29_I1 [0] } = { \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3], memload[30], \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [0] };
  assign memload_SB_LUT4_O_22_I0_SB_LUT4_O_I2[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_29_I2[1:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] };
  assign cuOP_SB_LUT4_O_4_I3_SB_LUT4_O_I2[1:0] = { cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_1_O[3], cuOP_SB_LUT4_O_4_I3_SB_LUT4_O_I0[0] };
  assign \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_1_O[2], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_2_O[3] };
  assign cuOP_SB_LUT4_O_4_I3[1:0] = memWrite_SB_LUT4_I0_O[1:0];
  assign memload_SB_LUT4_O_22_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3] };
  assign \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O_I0 [3:2] = { \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_LUT4_I2_O [1], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[2] };
  assign \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_O_I3_SB_LUT4_I3_3_O[3], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_3_O[2] };
  assign aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I1[2:1] = { \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O [1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O[1] };
  assign immOut_SB_LUT4_O_31_I3[1:0] = { imm[9], cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_2_O[3] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2[1:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3] };
  assign \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1 [1] = \aluMux.in2_SB_LUT4_O_23_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O [2];
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_2_I2[1:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] };
  assign memRead_SB_LUT4_I3_O_SB_LUT4_O_I3[1:0] = { memWrite, aluOP_SB_LUT4_O_3_I1_SB_LUT4_O_I3[1] };
  assign { \DUT.write_data_SB_LUT4_O_12_I1 [3:2], \DUT.write_data_SB_LUT4_O_12_I1 [0] } = { \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [3], memload[13], \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [0] };
  assign memRead_SB_LUT4_I3_O[0] = cuOP_SB_LUT4_O_5_I2_SB_LUT4_O_1_I1[1];
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_11_I2[1:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] };
  assign \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_5_O_SB_LUT4_I2_O[1], aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_1_O[2] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_12_I2[1:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O[3] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_13_I2[1:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] };
  assign memload_SB_LUT4_O_24_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2] };
  assign { \DUT.write_data_SB_LUT4_O_14_I1 [3:2], \DUT.write_data_SB_LUT4_O_14_I1 [0] } = { \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [3], memload[15], \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [0] };
  assign \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_I0_SB_LUT4_O_I1 [3:2] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3_SB_LUT4_I3_O[3], regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_14_I2[1:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] };
  assign memload_SB_LUT4_O_20_I0_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [2] };
  assign regData1_SB_LUT4_O_17_I0_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0[2:1] = { aluIn_SB_LUT4_O_24_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_I1_I3[2], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_3_O[0] };
  assign { \DUT.write_data_SB_LUT4_O_15_I1 [3:2], \DUT.write_data_SB_LUT4_O_15_I1 [0] } = { \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3], memload[16], \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [0] };
  assign cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O[1] = cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_I2_O[3];
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_15_I2[1:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] };
  assign memload_SB_LUT4_O_20_I0_SB_LUT4_O_1_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2] };
  assign cuOP_SB_LUT4_O_5_I2[0] = aluOut_SB_LUT4_O_6_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1_I3_SB_LUT4_I2_O[0];
  assign { \DUT.write_data_SB_LUT4_O_16_I1 [3:2], \DUT.write_data_SB_LUT4_O_16_I1 [0] } = { \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3], memload[17], \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [0] };
  assign \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1 [3:2] = { regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_1_O[1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_O[2] };
  assign pc_SB_DFFER_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I3[0] = cuOP[0];
  assign { \DUT.write_data_SB_LUT4_O_7_I1 [3:2], \DUT.write_data_SB_LUT4_O_7_I1 [0] } = { \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [3], memload[8], \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [0] };
  assign memload_SB_LUT4_O_20_I0_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [3] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_7_I2[1:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] };
  assign \aluMux.in2_SB_LUT4_O_30_I0_SB_LUT4_O_I3_SB_LUT4_O_I1 [1] = regsel1_SB_LUT4_O_I1_SB_LUT4_I2_6_O_SB_LUT4_I2_O[2];
  assign { \DUT.write_data_SB_LUT4_O_8_I1 [3:2], \DUT.write_data_SB_LUT4_O_8_I1 [0] } = { \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [3], memload[9], \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [0] };
  assign instruction_out_SB_LUT4_O_17_I2_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_5_O_SB_DFFES_E_Q [1], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [2] };
  assign \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I1 [3:2] = { regData1_SB_LUT4_O_15_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I3[1], regData1_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I2_SB_LUT4_I1_O[1] };
  assign { \DUT.write_data_SB_LUT4_O_9_I1 [3:2], \DUT.write_data_SB_LUT4_O_9_I1 [0] } = { \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [3], memload[10], \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [0] };
  assign aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I3[0] = aluOut_SB_LUT4_O_12_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I2[1];
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I2[1:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_8_I0[3] };
  assign \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1_I1 [1] = regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1];
  assign { \DUT.write_data_SB_LUT4_O_10_I1 [3:2], \DUT.write_data_SB_LUT4_O_10_I1 [0] } = { \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [3], memload[11], \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [0] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_9_I2[1:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_9_I0[3] };
  assign memload_SB_LUT4_O_20_I0_SB_LUT4_O_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1] };
  assign \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3 [1:0] = { regsel2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I3_4_O_SB_LUT4_I3_1_O[1], \aluMux.in2_SB_LUT4_O_18_I0_SB_LUT4_O_I2_SB_LUT4_O_I1 [0] };
  assign { \DUT.write_data_SB_LUT4_O_11_I1 [3:2], \DUT.write_data_SB_LUT4_O_11_I1 [0] } = { \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [3], memload[12], \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O [0] };
  assign imm_SB_LUT4_O_6_I3_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O_I3[1:0] = { immOut[0], aluSrc_SB_LUT4_O_I3_SB_LUT4_I3_O[0] };
  assign memload_SB_LUT4_O_20_I0_SB_LUT4_O_2_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_7_O_SB_DFFER_E_Q [2] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I2[0] = cuOP_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O;
  assign memload_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3:2] = \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_4_O_SB_DFFES_E_Q [3:2];
  assign memload_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_12_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [2] };
  assign { \DUT.write_data_SB_LUT4_O_I2 [2], \DUT.write_data_SB_LUT4_O_I2 [0] } = { memload[1], \DUT.write_data_SB_LUT4_O_I1 [2] };
  assign \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1 [3:2] = { regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I2_O[2], aluIn_SB_LUT4_O_23_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_I1_I3_SB_LUT4_I3_O[3] };
  assign { \DUT.write_data_SB_LUT4_O_18_I1 [3:2], \DUT.write_data_SB_LUT4_O_18_I1 [0] } = { \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3], memload[19], \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [0] };
  assign memload_SB_LUT4_O_20_I0_SB_LUT4_O_2_I2_SB_LUT4_O_I2[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_10_O_SB_DFFES_E_Q [3] };
  assign { \DUT.write_data_SB_LUT4_O_19_I1 [3:2], \DUT.write_data_SB_LUT4_O_19_I1 [0] } = { \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3], memload[20], \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [0] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I2[1:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_18_I0[3] };
  assign \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_I2_O [1] = regData1_SB_LUT4_O_5_I0_SB_LUT4_O_I1[1];
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I2[1:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0[3] };
  assign \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_3_I0 [3:2] = { regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1], regData1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_I3_O[1] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_19_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1] = negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1];
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_21_I2[1:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3_O[3] };
  assign { \DUT.write_data_SB_LUT4_O_22_I1 [3:2], \DUT.write_data_SB_LUT4_O_22_I1 [0] } = { \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3], memload[23], \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [0] };
  assign \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O [1:0] = { regData1_SB_LUT4_O_9_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I3[1], \aluMux.in2_SB_LUT4_O_5_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I2_I0 [0] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_23_I0_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1] = negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1];
  assign memload_SB_LUT4_O_27_I0_SB_LUT4_O_2_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [2], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_3_O_SB_DFFES_E_Q [1] };
  assign \aluMux.in2_SB_LUT4_O_14_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1 [3:2] = { \aluMux.in2_SB_LUT4_O_3_I0_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_1_O_SB_LUT4_I3_O [1], regsel1_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_I1_1_O[3] };
  assign { \DUT.write_data_SB_LUT4_O_23_I1 [3:2], \DUT.write_data_SB_LUT4_O_23_I1 [0] } = { \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3], memload[24], \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [0] };
  assign memload_SB_LUT4_O_27_I0_SB_LUT4_O_I0[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [3] };
  assign { \DUT.write_data_SB_LUT4_O_20_I1 [3:2], \DUT.write_data_SB_LUT4_O_20_I1 [0] } = { \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O [3], memload[21], \DUT.write_data_SB_LUT4_O_22_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I3_O [0] };
  assign \aluMux.in2_SB_LUT4_O_22_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_I1 [2:1] = { \aluMux.in2_SB_LUT4_O_19_I0_SB_LUT4_O_3_I1_SB_LUT4_O_I1_SB_LUT4_I1_I3 [1], regsel1[4] };
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I2[1:0] = { negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O[1], negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_10_I0[3] };
  assign memload_SB_LUT4_O_27_I0_SB_LUT4_O_1_I1[3:2] = { \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_1_O_SB_DFFES_E_Q [3], \ra.next_state_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_LUT4_I2_9_O_SB_DFFER_E_Q [2] };
  assign { pc_SB_DFFER_Q_1_D[128], pc_SB_DFFER_Q_1_D[96], pc_SB_DFFER_Q_1_D[64], pc_SB_DFFER_Q_1_D[32], pc_SB_DFFER_Q_1_D[0] } = 5'h00;
  assign negative_SB_LUT4_I3_1_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O[0] = pc_SB_DFFER_Q_1_D[160];
  assign \DUT.clk  = clk;
  assign \DUT.nRST  = nrst;
  assign \DUT.read_data1  = regData1;
  assign \DUT.read_data2  = \aluMux.in2 ;
  assign \DUT.read_index1  = regsel1;
  assign \DUT.read_index2  = regsel2;
  assign \DUT.reg_write  = regWrite;
  assign \DUT.register[0]  = 32'd0;
  assign \DUT.write_index  = w_reg;
  assign \aluMux.en  = aluSrc;
  assign \aluMux.in1  = immOut;
  assign \aluMux.out  = aluIn;
  assign aluOut[31] = negative;
  assign \arith.ALUResult  = { negative, aluOut[30:0] };
  assign \arith.aluOP  = aluOP;
  assign \arith.inputA  = regData1;
  assign \arith.inputB  = aluIn;
  assign \arith.negative  = negative;
  assign \arith.unsignedA  = regData1;
  assign \arith.unsignedB  = aluIn;
  assign \arith.zero  = zero;
  assign \controller.aluOP  = aluOP;
  assign \controller.aluSrc  = aluSrc;
  assign \controller.cuOP  = cuOP;
  assign \controller.imm  = imm;
  assign \controller.instruction  = instruction_out;
  assign \controller.memRead  = memRead;
  assign \controller.memWrite  = memWrite;
  assign \controller.rd  = w_reg;
  assign \controller.regWrite  = regWrite;
  assign \controller.reg_1  = regsel1;
  assign \controller.reg_2  = regsel2;
  assign d_ready = 1'h0;
  assign instruction = instruction_out;
  assign \ra.CUOp  = cuOP;
  assign \ra.address_DM  = { 6'h00, aluOut[5:0] };
  assign \ra.address_IM  = { 6'h00, pc[5:0] };
  assign \ra.clk  = clk;
  assign \ra.data_in  = \aluMux.in2 ;
  assign \ra.data_out  = memload;
  assign \ra.instr_out  = instruction_out;
  assign \ra.nRst  = nrst;
  assign \ra.nxt_memory[0]  = \aluMux.in2 ;
  assign \ra.nxt_memory[10]  = \aluMux.in2 ;
  assign \ra.nxt_memory[11]  = \aluMux.in2 ;
  assign \ra.nxt_memory[12]  = \aluMux.in2 ;
  assign \ra.nxt_memory[13]  = \aluMux.in2 ;
  assign \ra.nxt_memory[14]  = \aluMux.in2 ;
  assign \ra.nxt_memory[15]  = \aluMux.in2 ;
  assign \ra.nxt_memory[1]  = \aluMux.in2 ;
  assign \ra.nxt_memory[2]  = \aluMux.in2 ;
  assign \ra.nxt_memory[3]  = \aluMux.in2 ;
  assign \ra.nxt_memory[4]  = \aluMux.in2 ;
  assign \ra.nxt_memory[5]  = \aluMux.in2 ;
  assign \ra.nxt_memory[6]  = \aluMux.in2 ;
  assign \ra.nxt_memory[7]  = \aluMux.in2 ;
  assign \ra.nxt_memory[8]  = \aluMux.in2 ;
  assign \ra.nxt_memory[9]  = \aluMux.in2 ;
  assign \ra.pc_enable  = i_ready;
  assign \ra.read_enable  = 1'h1;
  assign \ra.write_enable  = memWrite;
  assign regData2 = \aluMux.in2 ;
  assign \signex.CUOp  = cuOP;
  assign \signex.imm  = imm;
  assign \signex.immOut  = immOut;
  assign \testpc.ALUneg  = negative;
  assign \testpc.PC  = pc;
  assign \testpc.PCaddr  = pc;
  assign \testpc.Zero  = zero;
  assign \testpc.clk  = clk;
  assign \testpc.cuOP  = cuOP;
  assign \testpc.iready  = i_ready;
  assign \testpc.nRST  = nrst;
  assign \testpc.rs1Read  = regData1;
  assign \testpc.signExtend  = immOut;
  assign \write.aluOut  = { negative, aluOut[30:0] };
  assign \write.cuOP  = cuOP;
  assign \write.imm  = immOut;
  assign \write.memload  = memload;
  assign \write.negative  = negative;
  assign \write.pc  = pc;
  assign \write.writeData  = \DUT.write_data ;
  assign writeData = \DUT.write_data ;
endmodule
