// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ==============================================================

// smo_io
// 0x00000 : Control signals
//           bit 0  - ap_start (Read/Write/COH)
//           bit 1  - ap_done (Read/COR)
//           bit 2  - ap_idle (Read)
//           bit 3  - ap_ready (Read)
//           bit 7  - auto_restart (Read/Write)
//           others - reserved
// 0x00004 : Global Interrupt Enable Register
//           bit 0  - Global Interrupt Enable (Read/Write)
//           others - reserved
// 0x00008 : IP Interrupt Enable Register (Read/Write)
//           bit 0  - Channel 0 (ap_done)
//           bit 1  - Channel 1 (ap_ready)
//           others - reserved
// 0x0000c : IP Interrupt Status Register (Read/TOW)
//           bit 0  - Channel 0 (ap_done)
//           bit 1  - Channel 1 (ap_ready)
//           others - reserved
// 0x00010 : Data signal of ap_return
//           bit 31~0 - ap_return[31:0] (Read)
// 0x1a800 : Data signal of kernelType
//           bit 31~0 - kernelType[31:0] (Read/Write)
// 0x1a804 : reserved
// 0x01000 ~
// 0x01fff : Memory 'example_0_id' (650 * 32b)
//           Word n : bit [31:0] - example_0_id[n]
// 0x02000 ~
// 0x02fff : Memory 'example_1_id' (650 * 32b)
//           Word n : bit [31:0] - example_1_id[n]
// 0x03000 ~
// 0x03fff : Memory 'example_2_id' (600 * 32b)
//           Word n : bit [31:0] - example_2_id[n]
// 0x04000 ~
// 0x04fff : Memory 'example_3_id' (600 * 32b)
//           Word n : bit [31:0] - example_3_id[n]
// 0x06000 ~
// 0x07fff : Memory 'example_0_value' (650 * 64b)
//           Word 2n   : bit [31:0] - example_0_value[n][31: 0]
//           Word 2n+1 : bit [31:0] - example_0_value[n][63:32]
// 0x08000 ~
// 0x09fff : Memory 'example_1_value' (650 * 64b)
//           Word 2n   : bit [31:0] - example_1_value[n][31: 0]
//           Word 2n+1 : bit [31:0] - example_1_value[n][63:32]
// 0x0a000 ~
// 0x0bfff : Memory 'example_2_value' (600 * 64b)
//           Word 2n   : bit [31:0] - example_2_value[n][31: 0]
//           Word 2n+1 : bit [31:0] - example_2_value[n][63:32]
// 0x0c000 ~
// 0x0dfff : Memory 'example_3_value' (600 * 64b)
//           Word 2n   : bit [31:0] - example_3_value[n][31: 0]
//           Word 2n+1 : bit [31:0] - example_3_value[n][63:32]
// 0x0e000 ~
// 0x0efff : Memory 'sv_0_id' (650 * 32b)
//           Word n : bit [31:0] - sv_0_id[n]
// 0x0f000 ~
// 0x0ffff : Memory 'sv_1_id' (650 * 32b)
//           Word n : bit [31:0] - sv_1_id[n]
// 0x10000 ~
// 0x10fff : Memory 'sv_2_id' (600 * 32b)
//           Word n : bit [31:0] - sv_2_id[n]
// 0x11000 ~
// 0x11fff : Memory 'sv_3_id' (600 * 32b)
//           Word n : bit [31:0] - sv_3_id[n]
// 0x12000 ~
// 0x13fff : Memory 'sv_0_value' (650 * 64b)
//           Word 2n   : bit [31:0] - sv_0_value[n][31: 0]
//           Word 2n+1 : bit [31:0] - sv_0_value[n][63:32]
// 0x14000 ~
// 0x15fff : Memory 'sv_1_value' (650 * 64b)
//           Word 2n   : bit [31:0] - sv_1_value[n][31: 0]
//           Word 2n+1 : bit [31:0] - sv_1_value[n][63:32]
// 0x16000 ~
// 0x17fff : Memory 'sv_2_value' (600 * 64b)
//           Word 2n   : bit [31:0] - sv_2_value[n][31: 0]
//           Word 2n+1 : bit [31:0] - sv_2_value[n][63:32]
// 0x18000 ~
// 0x19fff : Memory 'sv_3_value' (600 * 64b)
//           Word 2n   : bit [31:0] - sv_3_value[n][31: 0]
//           Word 2n+1 : bit [31:0] - sv_3_value[n][63:32]
// 0x1a000 ~
// 0x1a1ff : Memory 'lambda' (50 * 64b)
//           Word 2n   : bit [31:0] - lambda[n][31: 0]
//           Word 2n+1 : bit [31:0] - lambda[n][63:32]
// 0x1a200 ~
// 0x1a2ff : Memory 'svNonZeroFeature' (50 * 32b)
//           Word n : bit [31:0] - svNonZeroFeature[n]
// 0x1a300 ~
// 0x1a3ff : Memory 'nonZeroFeature' (50 * 32b)
//           Word n : bit [31:0] - nonZeroFeature[n]
// 0x1a400 ~
// 0x1a5ff : Memory 'weight' (49 * 64b)
//           Word 2n   : bit [31:0] - weight[n][31: 0]
//           Word 2n+1 : bit [31:0] - weight[n][63:32]
// 0x1a600 ~
// 0x1a7ff : Memory 'output_r' (50 * 64b)
//           Word 2n   : bit [31:0] - output_r[n][31: 0]
//           Word 2n+1 : bit [31:0] - output_r[n][63:32]
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XSYNTH_TOP_SMO_IO_ADDR_AP_CTRL               0x00000
#define XSYNTH_TOP_SMO_IO_ADDR_GIE                   0x00004
#define XSYNTH_TOP_SMO_IO_ADDR_IER                   0x00008
#define XSYNTH_TOP_SMO_IO_ADDR_ISR                   0x0000c
#define XSYNTH_TOP_SMO_IO_ADDR_AP_RETURN             0x00010
#define XSYNTH_TOP_SMO_IO_BITS_AP_RETURN             32
#define XSYNTH_TOP_SMO_IO_ADDR_KERNELTYPE_DATA       0x1a800
#define XSYNTH_TOP_SMO_IO_BITS_KERNELTYPE_DATA       32
#define XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_0_ID_BASE     0x01000
#define XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_0_ID_HIGH     0x01fff
#define XSYNTH_TOP_SMO_IO_WIDTH_EXAMPLE_0_ID         32
#define XSYNTH_TOP_SMO_IO_DEPTH_EXAMPLE_0_ID         650
#define XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_1_ID_BASE     0x02000
#define XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_1_ID_HIGH     0x02fff
#define XSYNTH_TOP_SMO_IO_WIDTH_EXAMPLE_1_ID         32
#define XSYNTH_TOP_SMO_IO_DEPTH_EXAMPLE_1_ID         650
#define XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_2_ID_BASE     0x03000
#define XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_2_ID_HIGH     0x03fff
#define XSYNTH_TOP_SMO_IO_WIDTH_EXAMPLE_2_ID         32
#define XSYNTH_TOP_SMO_IO_DEPTH_EXAMPLE_2_ID         600
#define XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_3_ID_BASE     0x04000
#define XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_3_ID_HIGH     0x04fff
#define XSYNTH_TOP_SMO_IO_WIDTH_EXAMPLE_3_ID         32
#define XSYNTH_TOP_SMO_IO_DEPTH_EXAMPLE_3_ID         600
#define XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_0_VALUE_BASE  0x06000
#define XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_0_VALUE_HIGH  0x07fff
#define XSYNTH_TOP_SMO_IO_WIDTH_EXAMPLE_0_VALUE      64
#define XSYNTH_TOP_SMO_IO_DEPTH_EXAMPLE_0_VALUE      650
#define XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_1_VALUE_BASE  0x08000
#define XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_1_VALUE_HIGH  0x09fff
#define XSYNTH_TOP_SMO_IO_WIDTH_EXAMPLE_1_VALUE      64
#define XSYNTH_TOP_SMO_IO_DEPTH_EXAMPLE_1_VALUE      650
#define XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_2_VALUE_BASE  0x0a000
#define XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_2_VALUE_HIGH  0x0bfff
#define XSYNTH_TOP_SMO_IO_WIDTH_EXAMPLE_2_VALUE      64
#define XSYNTH_TOP_SMO_IO_DEPTH_EXAMPLE_2_VALUE      600
#define XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_3_VALUE_BASE  0x0c000
#define XSYNTH_TOP_SMO_IO_ADDR_EXAMPLE_3_VALUE_HIGH  0x0dfff
#define XSYNTH_TOP_SMO_IO_WIDTH_EXAMPLE_3_VALUE      64
#define XSYNTH_TOP_SMO_IO_DEPTH_EXAMPLE_3_VALUE      600
#define XSYNTH_TOP_SMO_IO_ADDR_SV_0_ID_BASE          0x0e000
#define XSYNTH_TOP_SMO_IO_ADDR_SV_0_ID_HIGH          0x0efff
#define XSYNTH_TOP_SMO_IO_WIDTH_SV_0_ID              32
#define XSYNTH_TOP_SMO_IO_DEPTH_SV_0_ID              650
#define XSYNTH_TOP_SMO_IO_ADDR_SV_1_ID_BASE          0x0f000
#define XSYNTH_TOP_SMO_IO_ADDR_SV_1_ID_HIGH          0x0ffff
#define XSYNTH_TOP_SMO_IO_WIDTH_SV_1_ID              32
#define XSYNTH_TOP_SMO_IO_DEPTH_SV_1_ID              650
#define XSYNTH_TOP_SMO_IO_ADDR_SV_2_ID_BASE          0x10000
#define XSYNTH_TOP_SMO_IO_ADDR_SV_2_ID_HIGH          0x10fff
#define XSYNTH_TOP_SMO_IO_WIDTH_SV_2_ID              32
#define XSYNTH_TOP_SMO_IO_DEPTH_SV_2_ID              600
#define XSYNTH_TOP_SMO_IO_ADDR_SV_3_ID_BASE          0x11000
#define XSYNTH_TOP_SMO_IO_ADDR_SV_3_ID_HIGH          0x11fff
#define XSYNTH_TOP_SMO_IO_WIDTH_SV_3_ID              32
#define XSYNTH_TOP_SMO_IO_DEPTH_SV_3_ID              600
#define XSYNTH_TOP_SMO_IO_ADDR_SV_0_VALUE_BASE       0x12000
#define XSYNTH_TOP_SMO_IO_ADDR_SV_0_VALUE_HIGH       0x13fff
#define XSYNTH_TOP_SMO_IO_WIDTH_SV_0_VALUE           64
#define XSYNTH_TOP_SMO_IO_DEPTH_SV_0_VALUE           650
#define XSYNTH_TOP_SMO_IO_ADDR_SV_1_VALUE_BASE       0x14000
#define XSYNTH_TOP_SMO_IO_ADDR_SV_1_VALUE_HIGH       0x15fff
#define XSYNTH_TOP_SMO_IO_WIDTH_SV_1_VALUE           64
#define XSYNTH_TOP_SMO_IO_DEPTH_SV_1_VALUE           650
#define XSYNTH_TOP_SMO_IO_ADDR_SV_2_VALUE_BASE       0x16000
#define XSYNTH_TOP_SMO_IO_ADDR_SV_2_VALUE_HIGH       0x17fff
#define XSYNTH_TOP_SMO_IO_WIDTH_SV_2_VALUE           64
#define XSYNTH_TOP_SMO_IO_DEPTH_SV_2_VALUE           600
#define XSYNTH_TOP_SMO_IO_ADDR_SV_3_VALUE_BASE       0x18000
#define XSYNTH_TOP_SMO_IO_ADDR_SV_3_VALUE_HIGH       0x19fff
#define XSYNTH_TOP_SMO_IO_WIDTH_SV_3_VALUE           64
#define XSYNTH_TOP_SMO_IO_DEPTH_SV_3_VALUE           600
#define XSYNTH_TOP_SMO_IO_ADDR_LAMBDA_BASE           0x1a000
#define XSYNTH_TOP_SMO_IO_ADDR_LAMBDA_HIGH           0x1a1ff
#define XSYNTH_TOP_SMO_IO_WIDTH_LAMBDA               64
#define XSYNTH_TOP_SMO_IO_DEPTH_LAMBDA               50
#define XSYNTH_TOP_SMO_IO_ADDR_SVNONZEROFEATURE_BASE 0x1a200
#define XSYNTH_TOP_SMO_IO_ADDR_SVNONZEROFEATURE_HIGH 0x1a2ff
#define XSYNTH_TOP_SMO_IO_WIDTH_SVNONZEROFEATURE     32
#define XSYNTH_TOP_SMO_IO_DEPTH_SVNONZEROFEATURE     50
#define XSYNTH_TOP_SMO_IO_ADDR_NONZEROFEATURE_BASE   0x1a300
#define XSYNTH_TOP_SMO_IO_ADDR_NONZEROFEATURE_HIGH   0x1a3ff
#define XSYNTH_TOP_SMO_IO_WIDTH_NONZEROFEATURE       32
#define XSYNTH_TOP_SMO_IO_DEPTH_NONZEROFEATURE       50
#define XSYNTH_TOP_SMO_IO_ADDR_WEIGHT_BASE           0x1a400
#define XSYNTH_TOP_SMO_IO_ADDR_WEIGHT_HIGH           0x1a5ff
#define XSYNTH_TOP_SMO_IO_WIDTH_WEIGHT               64
#define XSYNTH_TOP_SMO_IO_DEPTH_WEIGHT               49
#define XSYNTH_TOP_SMO_IO_ADDR_OUTPUT_R_BASE         0x1a600
#define XSYNTH_TOP_SMO_IO_ADDR_OUTPUT_R_HIGH         0x1a7ff
#define XSYNTH_TOP_SMO_IO_WIDTH_OUTPUT_R             64
#define XSYNTH_TOP_SMO_IO_DEPTH_OUTPUT_R             50

