

================================================================
== Vivado HLS Report for 'store'
================================================================
* Date:           Tue Apr 14 07:39:18 2020

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        dataflow_stalls_kernel
* Solution:       solution_OCL_REGION_0
* Product family: virtex7
* Target device:  xc7vx690tffg1157-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      3.65|        1.35|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |               |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+-----+-----+----------+-----------+-----------+------+----------+
        |- store_epoch  |    ?|    ?|         3|          1|          1|     ?|    yes   |
        +---------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 1
  Pipeline-0: II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	6  / (exitcond_i_i)
	4  / (!exitcond_i_i)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
* FSM state operations: 

 <State 1>: 1.15ns
ST_1: to_offset_read (10)  [1/1] 1.15ns
entry:5  %to_offset_read = call i64 @_ssdm_op_Read.ap_fifo.i64P(i64* %to_offset)

ST_1: to_offset1_i (11)  [1/1] 0.00ns
entry:6  %to_offset1_i = call i61 @_ssdm_op_PartSelect.i61.i64.i32.i32(i64 %to_offset_read, i32 3, i32 63)

ST_1: data_count_read (17)  [1/1] 1.15ns
entry:12  %data_count_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %data_count)


 <State 2>: 3.65ns
ST_2: StgValue_14 (5)  [1/1] 0.00ns
entry:0  call void (...)* @_ssdm_op_SpecInterface(i64* %to_r, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 65536, [6 x i8]* @p_str8, [6 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: StgValue_15 (6)  [1/1] 0.00ns
entry:1  call void (...)* @_ssdm_op_SpecInterface(i64* %to_r, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 65536, [6 x i8]* @p_str8, [6 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: StgValue_16 (7)  [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecInterface(i64* %from_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str49, i32 0, i32 0, [1 x i8]* @p_str50, [1 x i8]* @p_str51, [1 x i8]* @p_str52, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str53, [1 x i8]* @p_str54)

ST_2: StgValue_17 (8)  [1/1] 0.00ns
entry:3  call void (...)* @_ssdm_op_SpecInterface(i32* %data_count, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str150, i32 0, i32 0, [1 x i8]* @p_str151, [1 x i8]* @p_str152, [1 x i8]* @p_str153, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str154, [1 x i8]* @p_str155)

ST_2: StgValue_18 (9)  [1/1] 0.00ns
entry:4  call void (...)* @_ssdm_op_SpecInterface(i64* %to_offset, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str164, i32 0, i32 0, [1 x i8]* @p_str165, [1 x i8]* @p_str166, [1 x i8]* @p_str167, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str168, [1 x i8]* @p_str169)

ST_2: tmp_1_i (12)  [1/1] 0.00ns
entry:7  %tmp_1_i = zext i61 %to_offset1_i to i64

ST_2: to_addr (13)  [1/1] 0.00ns
entry:8  %to_addr = getelementptr i64* %to_r, i64 %tmp_1_i

ST_2: StgValue_21 (14)  [1/1] 0.00ns
entry:9  call void (...)* @_ssdm_op_SpecInterface(i64* %from_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str49, i32 0, i32 0, [1 x i8]* @p_str50, [1 x i8]* @p_str51, [1 x i8]* @p_str52, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str53, [1 x i8]* @p_str54)

ST_2: StgValue_22 (15)  [1/1] 0.00ns
entry:10  call void (...)* @_ssdm_op_SpecInterface(i64* %to_r, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 65536, [6 x i8]* @p_str8, [6 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: StgValue_23 (16)  [1/1] 0.00ns
entry:11  call void (...)* @_ssdm_op_SpecInterface(i32* %data_count, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str150, i32 0, i32 0, [1 x i8]* @p_str151, [1 x i8]* @p_str152, [1 x i8]* @p_str153, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str154, [1 x i8]* @p_str155)

ST_2: StgValue_24 (18)  [1/1] 0.00ns
entry:13  call void (...)* @_ssdm_op_SpecInterface(i64* %to_r, [6 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 65536, [6 x i8]* @p_str8, [6 x i8]* @p_str9, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

ST_2: to_addr_i_wr_req (19)  [1/1] 3.65ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:52
entry:14  %to_addr_i_wr_req = call i1 @_ssdm_op_WriteReq.m_axi.i64P(i64* %to_addr, i32 %data_count_read)

ST_2: StgValue_26 (20)  [1/1] 0.85ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:50
entry:15  br label %0


 <State 3>: 1.51ns
ST_3: i_i_i (22)  [1/1] 0.00ns
:0  %i_i_i = phi i32 [ 0, %entry ], [ %i, %1 ]

ST_3: exitcond_i_i (23)  [1/1] 1.26ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:50
:1  %exitcond_i_i = icmp eq i32 %i_i_i, %data_count_read

ST_3: i (24)  [1/1] 1.51ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:50
:2  %i = add i32 %i_i_i, 1

ST_3: StgValue_30 (25)  [1/1] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:50
:3  br i1 %exitcond_i_i, label %.exit, label %1


 <State 4>: 1.15ns
ST_4: tmp (30)  [1/1] 1.15ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:52
:3  %tmp = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %from_V)


 <State 5>: 3.65ns
ST_5: StgValue_32 (27)  [1/1] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:50
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str3) nounwind

ST_5: tmp_2_i_i (28)  [1/1] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:50
:1  %tmp_2_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

ST_5: StgValue_34 (29)  [1/1] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:51
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_5: StgValue_35 (31)  [1/1] 3.65ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:52
:4  call void @_ssdm_op_Write.m_axi.i64P(i64* %to_addr, i64 %tmp, i8 -1)

ST_5: empty (32)  [1/1] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:53
:5  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_2_i_i)

ST_5: StgValue_37 (33)  [1/1] 0.00ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:50
:6  br label %0


 <State 6>: 3.65ns
ST_6: to_addr_i_wr_resp (35)  [5/5] 3.65ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:52
.exit:0  %to_addr_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %to_addr)


 <State 7>: 3.65ns
ST_7: to_addr_i_wr_resp (35)  [4/5] 3.65ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:52
.exit:0  %to_addr_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %to_addr)


 <State 8>: 3.65ns
ST_8: to_addr_i_wr_resp (35)  [3/5] 3.65ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:52
.exit:0  %to_addr_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %to_addr)


 <State 9>: 3.65ns
ST_9: to_addr_i_wr_resp (35)  [2/5] 3.65ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:52
.exit:0  %to_addr_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %to_addr)


 <State 10>: 3.65ns
ST_10: to_addr_i_wr_resp (35)  [1/5] 3.65ns  loc: /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:52
.exit:0  %to_addr_i_wr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i64P(i64* %to_addr)

ST_10: StgValue_43 (36)  [1/1] 0.00ns
.exit:1  ret void



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.15ns
The critical path consists of the following:
	fifo read on port 'to_offset' [10]  (1.15 ns)

 <State 2>: 3.65ns
The critical path consists of the following:
	'getelementptr' operation ('to_addr') [13]  (0 ns)
	bus request on port 'to_r' (/rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:52) [19]  (3.65 ns)

 <State 3>: 1.51ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:50) [22]  (0 ns)
	'add' operation ('i', /rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:50) [24]  (1.51 ns)

 <State 4>: 1.15ns
The critical path consists of the following:
	fifo read on port 'from_V' (/rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:52) [30]  (1.15 ns)

 <State 5>: 3.65ns
The critical path consists of the following:
	bus write on port 'to_r' (/rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:52) [31]  (3.65 ns)

 <State 6>: 3.65ns
The critical path consists of the following:
	bus access on port 'to_r' (/rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:52) [35]  (3.65 ns)

 <State 7>: 3.65ns
The critical path consists of the following:
	bus access on port 'to_r' (/rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:52) [35]  (3.65 ns)

 <State 8>: 3.65ns
The critical path consists of the following:
	bus access on port 'to_r' (/rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:52) [35]  (3.65 ns)

 <State 9>: 3.65ns
The critical path consists of the following:
	bus access on port 'to_r' (/rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:52) [35]  (3.65 ns)

 <State 10>: 3.65ns
The critical path consists of the following:
	bus access on port 'to_r' (/rsgs/pool0/esingh/aqed4saranyu/results/dataflow/dataflow-stalls_ab/src/dataflow_stalls_kernel.cpp:52) [35]  (3.65 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
