//BEGIN GENERATED CODE
/**
 * @file gemm_clstr_hw_defines.h
 * @brief Memory-mapped register addresses for gemm_clstr cluster
 *
 * @warning GENERATED CODE - DO NOT MODIFY
 *          Regenerate using: ./systembuilder.py
 *
 * These defines provide the memory-mapped addresses for accessing
 * DMA controllers, accelerators, and scratchpad memory in the
 * gem5-SALAM simulation environment.
 */
//Cluster: GEMM_CLSTR
//NonCoherentDMA
#define DMA_Flags 0x10020000
#define DMA_RdAddr 0x10020001
#define DMA_WrAddr 0x10020009
#define DMA_CopyLen 0x10020011
//Accelerator: TOP
#define TOP 0x10020040
//Accelerator: GEMM
#define GEMM 0x10020080
#define MATRIX1 0x100200c0
#define MATRIX2 0x10028100
#define MATRIX3 0x10030140
//END GENERATED CODE
