---
dateCreated: 2025-02-27
dateModified: 2025-05-19
---
# ğŸ“œ A Digital IC Explorer's Atlas | Ongoing Learning Repository

**Status**: Actively Curating (Knowledge lava cooling into crystallized notes)

> *"Standing on the shoulders of giants and occasionally peeking through their notes"*
> â€” An evolving handbook for hardware-centric learning

---

## ğŸ“œ Repository Manifesto

This repository archives my (**not well organized**) learning journey through **VLSI Digital IC design**, incorporating:

- ğŸ§  **Conceptual Synthesis**
- âš™ï¸ **Verified Code**
- ğŸ”— **Toolchain Alchemy**
- ğŸš¨ **Empirical Truths**

**Ethical Note**: Contains reconstructed knowledge from cited sources - strictly for educational purposes.

---

## ğŸŒ Knowledge Matrix

```bash
.
â”œâ”€â”€ CSarch
â”‚Â Â  â”œâ”€â”€ GPU
â”‚Â Â  â”œâ”€â”€ assets
â”‚Â Â  â”œâ”€â”€ book - SuperScalarProcessor
â”‚Â Â  â”œâ”€â”€ comp arch paper
â”œâ”€â”€ CV
â”‚Â Â  â”œâ”€â”€ GPUhw
â”‚Â Â  â”œâ”€â”€ assets
â”‚Â Â  â”œâ”€â”€ coding
â”‚Â Â  â””â”€â”€ rayTracing
â”œâ”€â”€ DL
â”‚Â Â  â”œâ”€â”€ AIsys
â”‚Â Â  â”œâ”€â”€ GPU
â”‚Â Â  â”œâ”€â”€ ML_notes
â”‚Â Â  â”œâ”€â”€ quant
â”‚Â Â  â””â”€â”€ typicalModel
â”œâ”€â”€ IC
â”‚Â Â  â”œâ”€â”€ DSP
â”‚Â Â  â”œâ”€â”€ EDA
â”‚Â Â  â”œâ”€â”€ FPGA
â”‚Â Â  â”œâ”€â”€ IP
â”‚Â Â  â”œâ”€â”€ STA
â”‚Â Â  â”œâ”€â”€ asic flow
â”‚Â Â  â”œâ”€â”€ cgra
â”‚Â Â  â”œâ”€â”€ program
â”‚Â Â  â”œâ”€â”€ protocal
â”‚Â Â  â”œâ”€â”€ sv
â”‚Â Â  â””â”€â”€ verification
â”œâ”€â”€ SoC
â”‚Â Â  â”œâ”€â”€ deep_in_riscv_debug-master
â”‚Â Â  â”œâ”€â”€ embeded
â”‚Â Â  â”œâ”€â”€ pulp VLSI
â”‚Â Â  â””â”€â”€ riscv
â”œâ”€â”€ algorithm
â”‚Â Â  â”œâ”€â”€ compression
â”‚Â Â  â”œâ”€â”€ encryption
â”‚Â Â  â””â”€â”€ hdc
â”œâ”€â”€ development
â”‚Â Â  â””â”€â”€ career
â”œâ”€â”€ language
â”œâ”€â”€ music
â”‚Â Â  â””â”€â”€ assets
â”œâ”€â”€ tool
â”‚Â Â  â””â”€â”€ assets
â””â”€â”€ ysyx
    â””â”€â”€ assets

```

## ğŸ” License Matrix

<a href="https://creativecommons.org/licenses/by-nc-sa/4.0/">CC BY-NC-SA 4.0</a>

## ğŸŒŸ Roadmap to Enlightenment
