5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd port1.vcd -o port1.cdd -v port1.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" port1.v 1 28 1
1 i1 3 3000b 1 0 0 0 1 33 2
1 i2 4 3000b 1 0 1 0 2 33 a
1 o1 5 3000b 1 0 0 0 1 33 2
1 io1 5 3000f 1 0 0 0 1 33 2
1 o2 6 3000b 1 0 1 0 2 33 a
1 io2 6 3000f 1 0 1 0 2 33 a
3 0 foo "main.bar" port1.v 31 44 1
2 1 40 c000d 1 1 4 0 0 i1
2 2 40 70008 0 1 400 0 0 o1
2 3 40 7000d 1 35 f006 1 2
2 4 0 0 1 1 8 0 0 i2
2 5 0 0 0 2a 20000 0 0 2 34 a
2 6 0 0 1 29 20008 4 5 1 34 2
2 7 42 70008 3 45 2100a 6 0 1 34 2
2 8 42 f0010 1 1 8 0 0 i2
2 9 42 a000b 0 1 400 0 0 o2
2 10 42 a0010 1 37 600a 8 9
1 i1 32 14 1 0 0 0 1 33 2
1 i2 33 14 1 0 1 0 2 33 a
1 o1 34 10014 1 0 0 0 1 33 2
1 o2 35 810014 1 0 1 0 2 33 a
1 io1 36 20014 1 0 0 0 1 33 2
1 io2 37 20014 1 0 1 0 2 33 a
4 3 3 3
4 10 7 7
4 7 10 0
3 1 main.$u0 "main.$u0" port1.v 0 26 1
