
---------- Begin Simulation Statistics ----------
final_tick                                 1100639200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 184446                       # Simulator instruction rate (inst/s)
host_mem_usage                                4406832                       # Number of bytes of host memory used
host_op_rate                                   321078                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.29                       # Real time elapsed on the host
host_tick_rate                               97454040                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2083103                       # Number of instructions simulated
sim_ops                                       3626231                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001101                       # Number of seconds simulated
sim_ticks                                  1100639200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               438812                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 11                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24235                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            466218                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             240679                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          438812                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           198133                       # Number of indirect misses.
system.cpu.branchPred.lookups                  492724                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11520                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12026                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2391401                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1947180                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24326                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     348967                       # Number of branches committed
system.cpu.commit.bw_lim_events                600014                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             742                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          884410                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2083103                       # Number of instructions committed
system.cpu.commit.committedOps                3626231                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2350458                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.542776                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.722062                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1161415     49.41%     49.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       183906      7.82%     57.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       173100      7.36%     64.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       232023      9.87%     74.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       600014     25.53%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2350458                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      75987                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9682                       # Number of function calls committed.
system.cpu.commit.int_insts                   3569326                       # Number of committed integer instructions.
system.cpu.commit.loads                        496007                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20676      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2851577     78.64%     79.21% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1637      0.05%     79.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38333      1.06%     80.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2947      0.08%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1216      0.03%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.42% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6238      0.17%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11633      0.32%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12552      0.35%     81.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           7412      0.20%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1184      0.03%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          476529     13.14%     94.64% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         162644      4.49%     99.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19478      0.54%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12175      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3626231                       # Class of committed instruction
system.cpu.commit.refs                         670826                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2083103                       # Number of Instructions Simulated
system.cpu.committedOps                       3626231                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.320914                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.320914                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8204                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33027                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        48424                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4392                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1027010                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4726326                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   301405                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1149809                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24391                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 88562                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      579645                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2055                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      194092                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           163                       # TLB misses on write requests
system.cpu.fetch.Branches                      492724                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    245238                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2227799                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4635                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           17                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        2850090                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  100                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            8                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           612                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48782                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179068                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             338250                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             252199                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.035794                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2591177                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.929493                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.930398                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1235569     47.68%     47.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    75426      2.91%     50.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    59898      2.31%     52.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    76700      2.96%     55.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1143584     44.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2591177                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    124517                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    68225                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    218796000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    218796000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    218796000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    218796000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    218795600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    218795600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8778400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8778000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       576000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       576000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       575200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       575200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4799200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4720000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4560800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4623600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     78910000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     78849200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     78804800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     78887600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1666789200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          160422                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28736                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   379626                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.511466                       # Inst execution rate
system.cpu.iew.exec_refs                       775537                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     194071                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  695036                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                612102                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                939                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               605                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               204609                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4510580                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                581466                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34696                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4158947                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3289                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9406                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24391                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15531                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           578                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            40052                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          243                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           80                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       116093                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29789                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             80                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20393                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8343                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5818581                       # num instructions consuming a value
system.cpu.iew.wb_count                       4136815                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.567349                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3301164                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.503422                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4143889                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6443125                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3572754                       # number of integer regfile writes
system.cpu.ipc                               0.757052                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.757052                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26670      0.64%      0.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3281939     78.26%     78.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1659      0.04%     78.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 42232      1.01%     79.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4494      0.11%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1262      0.03%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6892      0.16%     80.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                15274      0.36%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                14344      0.34%     80.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                8008      0.19%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2241      0.05%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               566602     13.51%     94.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              183092      4.37%     99.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           25363      0.60%     99.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13574      0.32%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4193646                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   92765                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              186923                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        89349                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             133239                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                4074211                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10809922                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      4047466                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5261756                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4509460                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4193646                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1120                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          884338                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18379                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            378                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1309509                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2591177                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.618433                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.669433                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1174078     45.31%     45.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              175416      6.77%     52.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              302964     11.69%     63.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              342574     13.22%     76.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              596145     23.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2591177                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.524076                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      245342                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           360                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             13067                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             4317                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               612102                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              204609                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1569772                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    684                       # number of misc regfile writes
system.cpu.numCycles                          2751599                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     57                       # Number of system calls
system.cpu.rename.BlockCycles                  837776                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4961759                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              159                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  46707                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   351591                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15260                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4520                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              12153524                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4651790                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6352500                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1179979                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  78099                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24391                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                176889                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1390718                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            158925                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7382118                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          20551                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                881                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    205792                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            936                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6261085                       # The number of ROB reads
system.cpu.rob.rob_writes                     9262881                       # The number of ROB writes
system.cpu.timesIdled                            1637                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18487                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          434                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          38254                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              435                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          634                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            634                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              122                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9347                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22813                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1100639200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12113                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1349                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7998                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1353                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1353                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12113                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        36279                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        36279                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  36279                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       948160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       948160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  948160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13466                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13466    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13466                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11308585                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29225215                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1100639200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17698                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4112                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23807                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                890                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                 2                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp                2                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2069                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2069                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17698                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         8648                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49371                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   58019                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       189888                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1251776                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1441664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10328                       # Total snoops (count)
system.l2bus.snoopTraffic                       86592                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              30093                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014954                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.121643                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29644     98.51%     98.51% # Request fanout histogram
system.l2bus.snoop_fanout::1                      448      1.49%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        1      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                2                       # Request fanout histogram
system.l2bus.snoop_fanout::total                30093                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20158397                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18946249                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3564399                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1100639200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1100639200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       241597                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           241597                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       241597                       # number of overall hits
system.cpu.icache.overall_hits::total          241597                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3641                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3641                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3641                       # number of overall misses
system.cpu.icache.overall_misses::total          3641                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    176881199                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    176881199                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    176881199                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    176881199                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       245238                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       245238                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       245238                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       245238                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014847                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014847                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014847                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014847                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 48580.389728                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 48580.389728                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 48580.389728                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 48580.389728                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           97                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    32.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.icache.writebacks::total                 1                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          671                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          671                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          671                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          671                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2970                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2970                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2970                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2970                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    144279999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    144279999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    144279999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    144279999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012111                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012111                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012111                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012111                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 48579.124242                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48579.124242                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 48579.124242                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48579.124242                       # average overall mshr miss latency
system.cpu.icache.replacements                   2712                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       241597                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          241597                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3641                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3641                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    176881199                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    176881199                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       245238                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       245238                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014847                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014847                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 48580.389728                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 48580.389728                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          671                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          671                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2970                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2970                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    144279999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    144279999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012111                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012111                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 48579.124242                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48579.124242                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1100639200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1100639200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.450338                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              233092                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2714                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             85.885041                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.450338                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990040                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990040                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          130                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            493446                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           493446                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1100639200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1100639200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1100639200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       678930                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           678930                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       678930                       # number of overall hits
system.cpu.dcache.overall_hits::total          678930                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34355                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34355                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34355                       # number of overall misses
system.cpu.dcache.overall_misses::total         34355                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1670975999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1670975999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1670975999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1670975999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       713285                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       713285                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       713285                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       713285                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.048164                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048164                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.048164                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048164                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48638.509649                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48638.509649                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48638.509649                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48638.509649                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        27693                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          175                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               709                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.059238                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    58.333333                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1717                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2762                       # number of writebacks
system.cpu.dcache.writebacks::total              2762                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        21921                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21921                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        21921                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21921                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12434                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12434                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12434                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4365                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16799                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    572683999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    572683999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    572683999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    251358125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    824042124                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017432                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017432                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017432                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023552                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46057.905662                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46057.905662                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46057.905662                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57584.908362                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49053.046253                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15773                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       506205                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          506205                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32241                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32241                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1564058000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1564058000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       538446                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       538446                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059878                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059878                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48511.460563                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48511.460563                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        21878                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        21878                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10363                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10363                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    469174000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    469174000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019246                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019246                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45273.955418                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45273.955418                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       172725                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         172725                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2114                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2114                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    106917999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    106917999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       174839                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       174839                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012091                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012091                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50576.158467                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50576.158467                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           43                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           43                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2071                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2071                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    103509999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    103509999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011845                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011845                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49980.685176                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49980.685176                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4365                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4365                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    251358125                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    251358125                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57584.908362                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57584.908362                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1100639200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1100639200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           975.355308                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              633541                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15773                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.166170                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   735.563222                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   239.792087                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.718323                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.234172                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.952495                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          217                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          807                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           95                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          467                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          287                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.211914                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.788086                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1443367                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1443367                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1100639200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst            1018                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4892                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          887                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6797                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           1018                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4892                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          887                       # number of overall hits
system.l2cache.overall_hits::total               6797                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1948                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7540                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3478                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12966                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1948                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7540                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3478                       # number of overall misses
system.l2cache.overall_misses::total            12966                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    132136000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    516355600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    241514799                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    890006399                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    132136000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    516355600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    241514799                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    890006399                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2966                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12432                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4365                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19763                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2966                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12432                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4365                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19763                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.656777                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.606499                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.796793                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.656074                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.656777                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.606499                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.796793                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.656074                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67831.622177                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68482.175066                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69440.712766                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68641.554759                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67831.622177                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68482.175066                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69440.712766                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68641.554759                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    4                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1349                       # number of writebacks
system.l2cache.writebacks::total                 1349                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            7                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           20                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             27                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            7                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           20                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            27                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1948                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7533                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3458                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12939                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1948                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7533                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3458                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          527                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13466                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    116552000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    455710000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    212993618                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    785255618                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    116552000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    455710000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    212993618                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     31575900                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    816831518                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.656777                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.605936                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.792211                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.654708                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.656777                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.605936                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.792211                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.681374                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59831.622177                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60495.154653                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61594.452863                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60689.050004                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59831.622177                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60495.154653                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61594.452863                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59916.318786                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60658.808703                       # average overall mshr miss latency
system.l2cache.replacements                      9434                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2763                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2763                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2763                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2763                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          348                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          348                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          527                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          527                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     31575900                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     31575900                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59916.318786                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59916.318786                       # average HardPFReq mshr miss latency
system.l2cache.UpgradeReq_hits::.cpu.data            2                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total               2                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_accesses::.cpu.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.ReadExReq_hits::.cpu.data          715                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              715                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1354                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1354                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     94946000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     94946000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2069                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2069                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.654422                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.654422                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 70122.599705                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 70122.599705                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            1                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1353                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1353                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     83949600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     83949600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.653939                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.653939                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 62047.006652                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 62047.006652                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst         1018                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4177                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          887                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         6082                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1948                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6186                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3478                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11612                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    132136000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    421409600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    241514799                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    795060399                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2966                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10363                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4365                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17694                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.656777                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.596931                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.796793                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.656268                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67831.622177                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68123.116715                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69440.712766                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68468.859714                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           20                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           26                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1948                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6180                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3458                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11586                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    116552000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    371760400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    212993618                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    701306018                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.656777                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.596352                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.792211                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.654798                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59831.622177                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60155.404531                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61594.452863                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60530.469360                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1100639200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1100639200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3703.738185                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25724                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9434                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.726733                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    14.388840                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   292.799375                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2349.244112                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   911.907757                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   135.398101                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003513                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.071484                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.573546                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.222634                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033056                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.904233                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1188                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2908                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          114                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1066                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           66                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          891                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1933                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.290039                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.709961                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               319466                       # Number of tag accesses
system.l2cache.tags.data_accesses              319466                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1100639200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          124672                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          482112                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       221312                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        33728                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              861824                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       124672                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         124672                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        86336                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            86336                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1948                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7533                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3458                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          527                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13466                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1349                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1349                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          113272360                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          438029102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    201075884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     30644011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              783021357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     113272360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         113272360                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        78441691                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              78441691                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        78441691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         113272360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         438029102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    201075884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     30644011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             861463048                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1127976800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                6331934                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407856                       # Number of bytes of host memory used
host_op_rate                                 11029618                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.34                       # Real time elapsed on the host
host_tick_rate                               80552651                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2148429                       # Number of instructions simulated
sim_ops                                       3743031                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000027                       # Number of seconds simulated
sim_ticks                                    27337600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                10059                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               810                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             10689                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6767                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           10059                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             3292                       # Number of indirect misses.
system.cpu.branchPred.lookups                   13082                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1085                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          348                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     96982                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    49502                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               810                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       9214                       # Number of branches committed
system.cpu.commit.bw_lim_events                 19918                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           34710                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                65326                       # Number of instructions committed
system.cpu.commit.committedOps                 116800                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        55617                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.100077                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.570132                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0         9019     16.22%     16.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        19076     34.30%     50.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         4760      8.56%     59.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2844      5.11%     64.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        19918     35.81%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        55617                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        845                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  865                       # Number of function calls committed.
system.cpu.commit.int_insts                    113568                       # Number of committed integer instructions.
system.cpu.commit.loads                         10947                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         2789      2.39%      2.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            84511     72.36%     74.74% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     74.74% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            10377      8.88%     83.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             33      0.03%     83.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     83.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.03%     83.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     83.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     83.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     83.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     83.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             128      0.11%     83.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              42      0.04%     83.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     83.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.04%     83.87% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             56      0.05%     83.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     83.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     83.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            30      0.03%     83.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     83.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     83.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     83.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     83.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     83.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     83.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     83.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     83.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     83.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     83.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     83.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     83.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     83.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     83.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     83.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     83.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     83.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     83.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     83.95% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           10750      9.20%     93.15% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           7659      6.56%     99.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          197      0.17%     99.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          144      0.12%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            116800                       # Class of committed instruction
system.cpu.commit.refs                          18750                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       65326                       # Number of Instructions Simulated
system.cpu.committedOps                        116800                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.046199                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.046199                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           15                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           12                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           32                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 12193                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 159110                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                     8928                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     40692                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    820                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  2025                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       12883                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            12                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        8181                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                       13082                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     10605                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         52117                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   132                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          93911                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    1640                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.191414                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              11721                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               7852                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.374093                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              64658                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.582975                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.779462                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    18058     27.93%     27.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3381      5.23%     33.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2981      4.61%     37.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     3285      5.08%     42.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    36953     57.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                64658                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      1499                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      859                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      6451200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      6451200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      6451200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      6450800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      6451200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      6451200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      2219600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      2219200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         9200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         9200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         9600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         9600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        42400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        41600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        42000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        42400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      2124400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      2125200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      2128000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      2121600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       51850800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            3686                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  923                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    10302                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.929635                       # Inst execution rate
system.cpu.iew.exec_refs                        21058                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       8181                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    9489                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 14657                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 8                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                10194                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              151509                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 12877                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               855                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                131879                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      4                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    820                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    10                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1173                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3710                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2392                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             10                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          627                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            296                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    234079                       # num instructions consuming a value
system.cpu.iew.wb_count                        131637                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.434567                       # average fanout of values written-back
system.cpu.iew.wb_producers                    101723                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.926094                       # insts written-back per cycle
system.cpu.iew.wb_sent                         131745                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   253386                       # number of integer regfile reads
system.cpu.int_regfile_writes                  133674                       # number of integer regfile writes
system.cpu.ipc                               0.955841                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.955841                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              3107      2.34%      2.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 96767     72.90%     75.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    8      0.01%     75.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 11089      8.35%     83.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  62      0.05%     83.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.02%     83.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     83.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  136      0.10%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   92      0.07%     83.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   79      0.06%     83.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  62      0.05%     83.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.95% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 52      0.04%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                12724      9.59%     93.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                8070      6.08%     99.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             304      0.23%     99.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            149      0.11%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 132733                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    1116                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                2250                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         1058                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1813                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 128510                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             328531                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       130579                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            184416                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     151488                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    132733                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           34710                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               656                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        76225                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         64658                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.052847                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.526878                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               14933     23.10%     23.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               11513     17.81%     40.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               10855     16.79%     57.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                9918     15.34%     73.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               17439     26.97%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           64658                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.942131                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       10605                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              2609                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1946                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                14657                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               10194                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   41493                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            68344                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    9687                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                165669                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1707                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    10140                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     35                       # Number of times rename has blocked due to LQ full
system.cpu.rename.RenameLookups                484283                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 156498                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              219629                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     41072                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    100                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    820                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2595                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    53965                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              2181                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           310285                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            344                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      4806                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       187209                       # The number of ROB reads
system.cpu.rob.rob_writes                      312063                       # The number of ROB writes
system.cpu.timesIdled                              29                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           91                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            6                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            183                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                6                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           45                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            95                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     27337600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 50                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict               44                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            50                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          145                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          145                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    145                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                50                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      50    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  50                       # Request fanout histogram
system.membus.reqLayer2.occupancy               39600                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy             106000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.4                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     27337600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  91                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            14                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               128                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             92                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          163                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          111                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     274                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         3456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     6656                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                51                       # Total snoops (count)
system.l2bus.snoopTraffic                          64                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                143                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.041958                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.201198                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      137     95.80%     95.80% # Request fanout histogram
system.l2bus.snoop_fanout::1                        6      4.20%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  143                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               44400                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                84396                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               64800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.2                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        27337600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     27337600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        10538                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            10538                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        10538                       # number of overall hits
system.cpu.icache.overall_hits::total           10538                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           67                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             67                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           67                       # number of overall misses
system.cpu.icache.overall_misses::total            67                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      3204400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3204400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      3204400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3204400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        10605                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        10605                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        10605                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        10605                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006318                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006318                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006318                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006318                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47826.865672                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47826.865672                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47826.865672                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47826.865672                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           12                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           55                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           55                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      2767600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2767600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      2767600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2767600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005186                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005186                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005186                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005186                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        50320                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        50320                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        50320                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        50320                       # average overall mshr miss latency
system.cpu.icache.replacements                     54                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        10538                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           10538                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           67                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            67                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      3204400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3204400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        10605                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        10605                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006318                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006318                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47826.865672                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47826.865672                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           12                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           55                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      2767600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2767600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005186                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005186                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        50320                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        50320                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27337600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     27337600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1125                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                54                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             20.833333                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          228                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             21264                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            21264                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     27337600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     27337600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     27337600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        19433                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            19433                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        19433                       # number of overall hits
system.cpu.dcache.overall_hits::total           19433                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           77                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             77                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           77                       # number of overall misses
system.cpu.dcache.overall_misses::total            77                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2652800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2652800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2652800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2652800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        19510                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        19510                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        19510                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        19510                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003947                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003947                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003947                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003947                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 34451.948052                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34451.948052                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34451.948052                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34451.948052                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 1                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           13                       # number of writebacks
system.cpu.dcache.writebacks::total                13                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           43                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           43                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           43                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           43                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           34                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           34                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            3                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1094800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1094800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1094800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher        27996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1122796                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001743                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001743                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001743                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001896                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        32200                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        32200                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        32200                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9332                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30345.837838                       # average overall mshr miss latency
system.cpu.dcache.replacements                     37                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        11630                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           11630                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           77                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            77                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2652800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2652800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        11707                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        11707                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006577                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006577                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34451.948052                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34451.948052                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           43                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           43                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           34                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1094800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1094800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002904                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002904                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        32200                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        32200                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         7803                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           7803                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data         7803                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         7803                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            3                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher        27996                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total        27996                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher         9332                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total         9332                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27337600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     27337600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                1044                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                37                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             28.216216                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   815.641358                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   208.358642                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.796525                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.203475                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          208                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          816                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           86                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          122                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          453                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          361                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.203125                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             39057                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            39057                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     27337600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              17                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              21                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            3                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  41                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             17                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             21                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            3                       # number of overall hits
system.l2cache.overall_hits::total                 41                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            38                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            13                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                51                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           38                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           13                       # number of overall misses
system.l2cache.overall_misses::total               51                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      2560000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data       877600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      3437600                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      2560000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data       877600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      3437600                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           55                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           34                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            3                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              92                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           55                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           34                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            3                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             92                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.690909                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.382353                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.554348                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.690909                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.382353                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.554348                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67368.421053                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67507.692308                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67403.921569                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67368.421053                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67507.692308                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67403.921569                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              1                       # number of writebacks
system.l2cache.writebacks::total                    1                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           38                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           13                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           38                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           13                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      2264000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       773600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      3037600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      2264000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       773600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      3037600                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.690909                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.382353                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.554348                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.690909                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.382353                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.554348                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59578.947368                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59507.692308                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59560.784314                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59578.947368                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59507.692308                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59560.784314                       # average overall mshr miss latency
system.l2cache.replacements                        51                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           13                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           13                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           13                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           13                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst           17                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           21                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           41                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           38                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           13                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           51                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      2560000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data       877600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      3437600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           55                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           34                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           92                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.690909                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.382353                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.554348                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67368.421053                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67507.692308                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67403.921569                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           38                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           13                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           51                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      2264000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       773600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      3037600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.690909                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.382353                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.554348                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59578.947368                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59507.692308                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59560.784314                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     27337600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     27337600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    213                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   51                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 4.176471                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.045417                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1065.521143                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1814.131262                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1061.302177                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          115                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009777                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.260137                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.442903                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.259107                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.028076                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1177                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2919                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           93                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1083                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          770                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2110                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.287354                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.712646                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1515                       # Number of tag accesses
system.l2cache.tags.data_accesses                1515                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     27337600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            2368                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data             832                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                3200                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         2368                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           2368                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total               64                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               37                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               13                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   50                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             1                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   1                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           86620625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           30434274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              117054899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      86620625                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          86620625                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         2341098                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               2341098                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         2341098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          86620625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          30434274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             119395997                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1169879200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                5724189                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412976                       # Number of bytes of host memory used
host_op_rate                                 10001055                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.38                       # Real time elapsed on the host
host_tick_rate                              108835993                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2203449                       # Number of instructions simulated
sim_ops                                       3850329                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000042                       # Number of seconds simulated
sim_ticks                                    41902400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                14538                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1337                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             13921                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               5528                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           14538                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9010                       # Number of indirect misses.
system.cpu.branchPred.lookups                   16082                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     971                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1108                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     65000                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    39715                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1359                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      11105                       # Number of branches committed
system.cpu.commit.bw_lim_events                 16596                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             129                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           25632                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                55020                       # Number of instructions committed
system.cpu.commit.committedOps                 107298                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        73917                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.451601                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.652965                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        35579     48.13%     48.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         9030     12.22%     60.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         6252      8.46%     68.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         6460      8.74%     77.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        16596     22.45%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        73917                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       5085                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  761                       # Number of function calls committed.
system.cpu.commit.int_insts                    104147                       # Number of committed integer instructions.
system.cpu.commit.loads                         14086                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          552      0.51%      0.51% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            80495     75.02%     75.53% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             374      0.35%     75.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              227      0.21%     76.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            236      0.22%     76.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.31% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            224      0.21%     76.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.52% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             108      0.10%     76.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             591      0.55%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             672      0.63%     77.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           1100      1.03%     78.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     78.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     78.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           108      0.10%     78.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     78.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.93% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           12995     12.11%     91.04% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           7905      7.37%     98.41% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1091      1.02%     99.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          620      0.58%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            107298                       # Class of committed instruction
system.cpu.commit.refs                          22611                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       55020                       # Number of Instructions Simulated
system.cpu.committedOps                        107298                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.903962                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.903962                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           47                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          136                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          232                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            16                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 20250                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 142982                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    20678                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     37239                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1366                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1745                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       16412                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            93                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        9611                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             3                       # TLB misses on write requests
system.cpu.fetch.Branches                       16082                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     10599                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         57265                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   471                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          76973                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           142                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2732                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.153519                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              22474                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               6499                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.734784                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              81278                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.861279                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.913322                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    39063     48.06%     48.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3774      4.64%     52.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2042      2.51%     55.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2173      2.67%     57.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    34226     42.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                81278                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      7873                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     4434                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      6198400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      6198400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      6198000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      6198400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      6198400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      6198400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       130800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       131600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        56000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        55600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        55600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        55600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       295600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       282000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       295200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       296400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      2676400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      2672000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      2672400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      2676000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       49541200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           23478                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1649                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    12200                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.171952                       # Inst execution rate
system.cpu.iew.exec_refs                        25978                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       9587                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   11825                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 17749                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                203                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                45                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                10527                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              132911                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 16391                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2127                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                122769                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     41                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   910                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1366                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   969                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1116                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3665                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2002                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              7                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1468                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            181                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    138498                       # num instructions consuming a value
system.cpu.iew.wb_count                        121846                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.616550                       # average fanout of values written-back
system.cpu.iew.wb_producers                     85391                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.163141                       # insts written-back per cycle
system.cpu.iew.wb_sent                         122200                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   180785                       # number of integer regfile reads
system.cpu.int_regfile_writes                   96000                       # number of integer regfile writes
system.cpu.ipc                               0.525221                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.525221                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1043      0.84%      0.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 92974     74.44%     75.28% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  375      0.30%     75.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   281      0.22%     75.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 321      0.26%     76.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 236      0.19%     76.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  132      0.11%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  736      0.59%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  746      0.60%     77.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                1132      0.91%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                177      0.14%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                15558     12.46%     91.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                9094      7.28%     98.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1348      1.08%     99.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            741      0.59%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 124894                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    5915                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               11897                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         5748                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               7867                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 117936                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             319798                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       116098                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            150673                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     132595                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    124894                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 316                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           25622                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               627                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            187                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        33698                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         81278                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.536627                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.628949                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               37031     45.56%     45.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                7667      9.43%     54.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                9143     11.25%     66.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               10807     13.30%     79.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               16630     20.46%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           81278                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.192237                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       10624                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            56                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               403                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              394                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                17749                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               10527                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   52003                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    126                       # number of misc regfile writes
system.cpu.numCycles                           104756                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      3                       # Number of system calls
system.cpu.rename.BlockCycles                   14166                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                124752                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    764                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    21892                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    388                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    37                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                354006                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 139524                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              159819                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     37602                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2530                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1366                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  3903                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    35085                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              9383                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           208027                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2349                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                146                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      3096                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            159                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       190251                       # The number of ROB reads
system.cpu.rob.rob_writes                      273280                       # The number of ROB writes
system.cpu.timesIdled                             341                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          911                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           54                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1814                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               54                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          399                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           827                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     41902400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                396                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           26                       # Transaction distribution
system.membus.trans_dist::CleanEvict              373                       # Transaction distribution
system.membus.trans_dist::ReadExReq                32                       # Transaction distribution
system.membus.trans_dist::ReadExResp               32                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           396                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1255                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1255                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1255                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        29056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        29056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   29056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               428                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     428    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 428                       # Request fanout histogram
system.membus.reqLayer2.occupancy              372424                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer0.occupancy             920476                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.2                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     41902400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 868                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           114                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1233                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 39                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                39                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            868                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1830                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          891                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2721                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        39040                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        24640                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    63680                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               440                       # Total snoops (count)
system.l2bus.snoopTraffic                        1664                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1347                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.043059                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.203065                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1289     95.69%     95.69% # Request fanout histogram
system.l2bus.snoop_fanout::1                       58      4.31%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1347                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              356799                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               806368                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.9                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              732399                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.7                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        41902400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     41902400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         9869                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             9869                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         9869                       # number of overall hits
system.cpu.icache.overall_hits::total            9869                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          730                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            730                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          730                       # number of overall misses
system.cpu.icache.overall_misses::total           730                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     26159600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     26159600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     26159600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     26159600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        10599                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        10599                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        10599                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        10599                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.068874                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.068874                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.068874                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.068874                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 35835.068493                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35835.068493                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 35835.068493                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35835.068493                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           33                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           33                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          120                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          120                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          120                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          120                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          610                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          610                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          610                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          610                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     20890000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     20890000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     20890000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     20890000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.057553                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.057553                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.057553                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.057553                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 34245.901639                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 34245.901639                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 34245.901639                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 34245.901639                       # average overall mshr miss latency
system.cpu.icache.replacements                    610                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         9869                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            9869                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          730                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           730                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     26159600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     26159600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        10599                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        10599                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.068874                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.068874                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 35835.068493                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35835.068493                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          120                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          120                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          610                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          610                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     20890000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     20890000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.057553                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.057553                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 34245.901639                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34245.901639                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     41902400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     41902400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               31421                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               866                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             36.282910                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             21808                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            21808                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     41902400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     41902400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     41902400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        23302                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            23302                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        23302                       # number of overall hits
system.cpu.dcache.overall_hits::total           23302                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          499                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            499                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          499                       # number of overall misses
system.cpu.dcache.overall_misses::total           499                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     21968400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     21968400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     21968400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     21968400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        23801                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        23801                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        23801                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        23801                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020966                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020966                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020966                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020966                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44024.849699                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44024.849699                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44024.849699                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44024.849699                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           95                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    31.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                24                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           88                       # number of writebacks
system.cpu.dcache.writebacks::total                88                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          232                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          232                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          232                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          232                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          267                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          267                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          267                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           30                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          297                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     11390800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     11390800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     11390800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1677968                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     13068768                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011218                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011218                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011218                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012478                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42662.172285                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42662.172285                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42662.172285                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55932.266667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44002.585859                       # average overall mshr miss latency
system.cpu.dcache.replacements                    297                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        14792                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           14792                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          460                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           460                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19716400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19716400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        15252                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        15252                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.030160                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.030160                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42861.739130                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42861.739130                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          232                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          232                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          228                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          228                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      9170000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      9170000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014949                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014949                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40219.298246                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40219.298246                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         8510                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           8510                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           39                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           39                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2252000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2252000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         8549                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         8549                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004562                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004562                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 57743.589744                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 57743.589744                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           39                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2220800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2220800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004562                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004562                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 56943.589744                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 56943.589744                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           30                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           30                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      1677968                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      1677968                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55932.266667                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 55932.266667                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     41902400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     41902400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              104213                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1321                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             78.889478                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   836.450867                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   187.549133                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.816847                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.183153                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          164                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          860                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           33                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          120                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          252                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.160156                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.839844                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             47899                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            47899                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     41902400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             354                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             119                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            6                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 479                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            354                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            119                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            6                       # number of overall hits
system.l2cache.overall_hits::total                479                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           256                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           148                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           24                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               428                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          256                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          148                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           24                       # number of overall misses
system.l2cache.overall_misses::total              428                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     17178400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     10054800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      1609976                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     28843176                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     17178400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     10054800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      1609976                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     28843176                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          610                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          267                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           30                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             907                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          610                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          267                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           30                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            907                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.419672                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.554307                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.800000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.471885                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.419672                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.554307                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.800000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.471885                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67103.125000                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 67937.837838                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67082.333333                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67390.598131                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67103.125000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 67937.837838                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67082.333333                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67390.598131                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks             26                       # number of writebacks
system.l2cache.writebacks::total                   26                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          256                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          148                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           24                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          428                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          256                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          148                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           24                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          428                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     15130400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      8870800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      1417976                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     25419176                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     15130400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      8870800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      1417976                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     25419176                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.419672                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.554307                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.800000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.471885                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.419672                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.554307                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.800000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.471885                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59103.125000                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 59937.837838                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59082.333333                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59390.598131                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59103.125000                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 59937.837838                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59082.333333                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59390.598131                       # average overall mshr miss latency
system.l2cache.replacements                       440                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           88                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           88                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           88                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           88                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           13                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           13                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            7                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                7                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           32                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             32                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      2114000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      2114000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           39                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           39                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.820513                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.820513                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 66062.500000                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 66062.500000                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           32                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           32                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      1858000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      1858000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.820513                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.820513                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 58062.500000                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 58062.500000                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          354                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          112                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            6                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          472                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          256                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          116                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           24                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          396                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     17178400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      7940800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      1609976                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     26729176                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          610                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          228                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           30                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          868                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.419672                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.508772                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.800000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.456221                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67103.125000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68455.172414                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67082.333333                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67497.919192                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          256                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          116                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           24                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          396                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     15130400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      7012800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      1417976                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     23561176                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.419672                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.508772                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.800000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.456221                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59103.125000                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60455.172414                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59082.333333                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59497.919192                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     41902400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     41902400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14440                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4536                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.183422                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    43.459076                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1142.614087                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1789.615945                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1011.311331                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   108.999561                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.010610                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.278959                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.436918                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.246902                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.026611                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1034                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3062                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           37                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          989                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          174                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          558                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2284                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.252441                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.747559                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                14952                       # Number of tag accesses
system.l2cache.tags.data_accesses               14952                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     41902400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           16384                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            9472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         1536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               27392                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        16384                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          16384                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1664                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1664                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              256                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              148                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           24                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  428                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            26                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  26                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          391003857                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          226049105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     36656612                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              653709573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     391003857                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         391003857                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        39711329                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              39711329                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        39711329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         391003857                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         226049105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     36656612                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             693420902                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
