// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _top_HH_
#define _top_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "top_fadd_32ns_32nbkb.h"
#include "top_fmul_32ns_32ncud.h"

namespace ap_rtl {

struct top : public sc_module {
    // Port declarations 34
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<12> > v0_0_address0;
    sc_out< sc_logic > v0_0_ce0;
    sc_in< sc_lv<32> > v0_0_q0;
    sc_out< sc_lv<12> > v0_1_address0;
    sc_out< sc_logic > v0_1_ce0;
    sc_in< sc_lv<32> > v0_1_q0;
    sc_out< sc_lv<12> > v0_2_address0;
    sc_out< sc_logic > v0_2_ce0;
    sc_in< sc_lv<32> > v0_2_q0;
    sc_out< sc_lv<12> > v0_3_address0;
    sc_out< sc_logic > v0_3_ce0;
    sc_in< sc_lv<32> > v0_3_q0;
    sc_out< sc_lv<18> > v1_0_address0;
    sc_out< sc_logic > v1_0_ce0;
    sc_in< sc_lv<32> > v1_0_q0;
    sc_out< sc_lv<18> > v1_1_address0;
    sc_out< sc_logic > v1_1_ce0;
    sc_in< sc_lv<32> > v1_1_q0;
    sc_out< sc_lv<18> > v1_2_address0;
    sc_out< sc_logic > v1_2_ce0;
    sc_in< sc_lv<32> > v1_2_q0;
    sc_out< sc_lv<18> > v1_3_address0;
    sc_out< sc_logic > v1_3_ce0;
    sc_in< sc_lv<32> > v1_3_q0;
    sc_out< sc_lv<14> > v2_address0;
    sc_out< sc_logic > v2_ce0;
    sc_out< sc_logic > v2_we0;
    sc_out< sc_lv<32> > v2_d0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    top(sc_module_name name);
    SC_HAS_PROCESS(top);

    ~top();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    top_fadd_32ns_32nbkb<1,5,32,32,32>* top_fadd_32ns_32nbkb_U1;
    top_fmul_32ns_32ncud<1,4,32,32,32>* top_fmul_32ns_32ncud_U2;
    top_fmul_32ns_32ncud<1,4,32,32,32>* top_fmul_32ns_32ncud_U3;
    top_fmul_32ns_32ncud<1,4,32,32,32>* top_fmul_32ns_32ncud_U4;
    top_fmul_32ns_32ncud<1,4,32,32,32>* top_fmul_32ns_32ncud_U5;
    sc_signal< sc_lv<29> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<32> > grp_fu_240_p2;
    sc_signal< sc_lv<32> > reg_261;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<4> > x_fu_272_p2;
    sc_signal< sc_lv<4> > x_reg_435;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<13> > sub_ln35_fu_306_p2;
    sc_signal< sc_lv<13> > sub_ln35_reg_440;
    sc_signal< sc_lv<1> > icmp_ln25_fu_266_p2;
    sc_signal< sc_lv<15> > sub_ln45_fu_324_p2;
    sc_signal< sc_lv<15> > sub_ln45_reg_445;
    sc_signal< sc_lv<10> > y_fu_336_p2;
    sc_signal< sc_lv<10> > y_reg_453;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<19> > sub_ln36_fu_370_p2;
    sc_signal< sc_lv<19> > sub_ln36_reg_458;
    sc_signal< sc_lv<1> > icmp_ln26_fu_330_p2;
    sc_signal< sc_lv<14> > v2_addr_reg_463;
    sc_signal< sc_lv<8> > r_outer_fu_392_p2;
    sc_signal< sc_lv<8> > r_outer_reg_471;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<1> > icmp_ln30_fu_386_p2;
    sc_signal< sc_lv<32> > v0_0_load_reg_516;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<32> > v1_0_load_reg_521;
    sc_signal< sc_lv<32> > v0_1_load_reg_526;
    sc_signal< sc_lv<32> > v1_1_load_reg_531;
    sc_signal< sc_lv<32> > v0_2_load_reg_536;
    sc_signal< sc_lv<32> > v1_2_load_reg_541;
    sc_signal< sc_lv<32> > v0_3_load_reg_546;
    sc_signal< sc_lv<32> > v1_3_load_reg_551;
    sc_signal< sc_lv<32> > grp_fu_245_p2;
    sc_signal< sc_lv<32> > v_reg_556;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<32> > grp_fu_249_p2;
    sc_signal< sc_lv<32> > v12_1_reg_561;
    sc_signal< sc_lv<32> > grp_fu_253_p2;
    sc_signal< sc_lv<32> > v12_2_reg_566;
    sc_signal< sc_lv<32> > grp_fu_257_p2;
    sc_signal< sc_lv<32> > v12_3_reg_571;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_lv<4> > x_0_reg_194;
    sc_signal< sc_lv<10> > y_0_reg_205;
    sc_signal< sc_lv<32> > v15_reg_216;
    sc_signal< sc_lv<8> > r_outer_0_reg_229;
    sc_signal< sc_lv<64> > sext_ln45_fu_381_p1;
    sc_signal< sc_lv<64> > sext_ln35_fu_411_p1;
    sc_signal< sc_lv<64> > sext_ln36_fu_424_p1;
    sc_signal< sc_lv<32> > grp_fu_240_p0;
    sc_signal< sc_lv<32> > grp_fu_240_p1;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<12> > tmp_2_fu_278_p3;
    sc_signal< sc_lv<10> > tmp_3_fu_294_p3;
    sc_signal< sc_lv<13> > zext_ln35_1_fu_290_p1;
    sc_signal< sc_lv<13> > zext_ln35_2_fu_302_p1;
    sc_signal< sc_lv<14> > tmp_4_fu_312_p3;
    sc_signal< sc_lv<15> > zext_ln45_fu_320_p1;
    sc_signal< sc_lv<15> > zext_ln35_fu_286_p1;
    sc_signal< sc_lv<18> > tmp_6_fu_346_p3;
    sc_signal< sc_lv<16> > tmp_7_fu_358_p3;
    sc_signal< sc_lv<19> > zext_ln36_1_fu_354_p1;
    sc_signal< sc_lv<19> > zext_ln36_2_fu_366_p1;
    sc_signal< sc_lv<15> > zext_ln36_fu_342_p1;
    sc_signal< sc_lv<15> > add_ln45_fu_376_p2;
    sc_signal< sc_lv<13> > zext_ln35_4_fu_402_p1;
    sc_signal< sc_lv<13> > add_ln35_fu_406_p2;
    sc_signal< sc_lv<19> > zext_ln35_3_fu_398_p1;
    sc_signal< sc_lv<19> > add_ln36_fu_419_p2;
    sc_signal< sc_lv<29> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<29> ap_ST_fsm_state1;
    static const sc_lv<29> ap_ST_fsm_state2;
    static const sc_lv<29> ap_ST_fsm_state3;
    static const sc_lv<29> ap_ST_fsm_state4;
    static const sc_lv<29> ap_ST_fsm_state5;
    static const sc_lv<29> ap_ST_fsm_state6;
    static const sc_lv<29> ap_ST_fsm_state7;
    static const sc_lv<29> ap_ST_fsm_state8;
    static const sc_lv<29> ap_ST_fsm_state9;
    static const sc_lv<29> ap_ST_fsm_state10;
    static const sc_lv<29> ap_ST_fsm_state11;
    static const sc_lv<29> ap_ST_fsm_state12;
    static const sc_lv<29> ap_ST_fsm_state13;
    static const sc_lv<29> ap_ST_fsm_state14;
    static const sc_lv<29> ap_ST_fsm_state15;
    static const sc_lv<29> ap_ST_fsm_state16;
    static const sc_lv<29> ap_ST_fsm_state17;
    static const sc_lv<29> ap_ST_fsm_state18;
    static const sc_lv<29> ap_ST_fsm_state19;
    static const sc_lv<29> ap_ST_fsm_state20;
    static const sc_lv<29> ap_ST_fsm_state21;
    static const sc_lv<29> ap_ST_fsm_state22;
    static const sc_lv<29> ap_ST_fsm_state23;
    static const sc_lv<29> ap_ST_fsm_state24;
    static const sc_lv<29> ap_ST_fsm_state25;
    static const sc_lv<29> ap_ST_fsm_state26;
    static const sc_lv<29> ap_ST_fsm_state27;
    static const sc_lv<29> ap_ST_fsm_state28;
    static const sc_lv<29> ap_ST_fsm_state29;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<10> ap_const_lv10_300;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<8> ap_const_lv8_C0;
    static const sc_lv<8> ap_const_lv8_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln35_fu_406_p2();
    void thread_add_ln36_fu_419_p2();
    void thread_add_ln45_fu_376_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_grp_fu_240_p0();
    void thread_grp_fu_240_p1();
    void thread_icmp_ln25_fu_266_p2();
    void thread_icmp_ln26_fu_330_p2();
    void thread_icmp_ln30_fu_386_p2();
    void thread_r_outer_fu_392_p2();
    void thread_sext_ln35_fu_411_p1();
    void thread_sext_ln36_fu_424_p1();
    void thread_sext_ln45_fu_381_p1();
    void thread_sub_ln35_fu_306_p2();
    void thread_sub_ln36_fu_370_p2();
    void thread_sub_ln45_fu_324_p2();
    void thread_tmp_2_fu_278_p3();
    void thread_tmp_3_fu_294_p3();
    void thread_tmp_4_fu_312_p3();
    void thread_tmp_6_fu_346_p3();
    void thread_tmp_7_fu_358_p3();
    void thread_v0_0_address0();
    void thread_v0_0_ce0();
    void thread_v0_1_address0();
    void thread_v0_1_ce0();
    void thread_v0_2_address0();
    void thread_v0_2_ce0();
    void thread_v0_3_address0();
    void thread_v0_3_ce0();
    void thread_v1_0_address0();
    void thread_v1_0_ce0();
    void thread_v1_1_address0();
    void thread_v1_1_ce0();
    void thread_v1_2_address0();
    void thread_v1_2_ce0();
    void thread_v1_3_address0();
    void thread_v1_3_ce0();
    void thread_v2_address0();
    void thread_v2_ce0();
    void thread_v2_d0();
    void thread_v2_we0();
    void thread_x_fu_272_p2();
    void thread_y_fu_336_p2();
    void thread_zext_ln35_1_fu_290_p1();
    void thread_zext_ln35_2_fu_302_p1();
    void thread_zext_ln35_3_fu_398_p1();
    void thread_zext_ln35_4_fu_402_p1();
    void thread_zext_ln35_fu_286_p1();
    void thread_zext_ln36_1_fu_354_p1();
    void thread_zext_ln36_2_fu_366_p1();
    void thread_zext_ln36_fu_342_p1();
    void thread_zext_ln45_fu_320_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
