INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 13:39:35 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : matvec
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.606ns  (required time - arrival time)
  Source:                 oehb4/data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            oehb2/data_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.142ns  (logic 0.846ns (26.930%)  route 2.296ns (73.070%))
  Logic Levels:           7  (CARRY4=1 LUT2=2 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.201ns = ( 5.201 - 4.000 ) 
    Source Clock Delay      (SCD):    1.325ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=656, unset)          1.325     1.325    oehb4/clk
    SLICE_X6Y120         FDCE                                         r  oehb4/data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120         FDCE (Prop_fdce_C_Q)         0.236     1.561 f  oehb4/data_reg_reg[4]/Q
                         net (fo=3, routed)           0.356     1.917    oehb4/Q[4]
    SLICE_X7Y120         LUT2 (Prop_lut2_I1_O)        0.128     2.045 r  oehb4/dataOutArray[0]0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     2.045    cmpi2/S[1]
    SLICE_X7Y120         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.312 r  cmpi2/dataOutArray[0]0_carry/CO[3]
                         net (fo=17, routed)          0.528     2.840    control_merge5/oehb1/O96[0]
    SLICE_X3Y121         LUT6 (Prop_lut6_I1_O)        0.043     2.883 f  control_merge5/oehb1/valid_reg[0]_i_3__0/O
                         net (fo=15, routed)          0.210     3.093    control_merge5/oehb1/reg_value_reg_0
    SLICE_X5Y121         LUT2 (Prop_lut2_I0_O)        0.043     3.136 f  control_merge5/oehb1/full_reg_i_6__0/O
                         net (fo=3, routed)           0.412     3.548    control_merge5/oehb1/full_reg_i_6__0_n_0
    SLICE_X5Y117         LUT6 (Prop_lut6_I0_O)        0.043     3.591 f  control_merge5/oehb1/full_reg_i_4/O
                         net (fo=11, routed)          0.203     3.795    control_merge5/oehb1/validArray_reg[0]
    SLICE_X4Y118         LUT6 (Prop_lut6_I5_O)        0.043     3.838 r  control_merge5/oehb1/full_reg_i_2__4/O
                         net (fo=3, routed)           0.277     4.115    control_merge5/oehb1/full_reg_i_2__4_n_0
    SLICE_X7Y116         LUT3 (Prop_lut3_I0_O)        0.043     4.158 r  control_merge5/oehb1/data_reg[7]_i_1__2/O
                         net (fo=8, routed)           0.309     4.467    oehb2/E[0]
    SLICE_X2Y116         FDCE                                         r  oehb2/data_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=656, unset)          1.201     5.201    oehb2/clk
    SLICE_X2Y116         FDCE                                         r  oehb2/data_reg_reg[0]/C
                         clock pessimism              0.085     5.286    
                         clock uncertainty           -0.035     5.251    
    SLICE_X2Y116         FDCE (Setup_fdce_C_CE)      -0.178     5.073    oehb2/data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.073    
                         arrival time                          -4.467    
  -------------------------------------------------------------------
                         slack                                  0.606    




