{"Pai H. Chou": [["Software Scheduling in the Co-Synthesis of Reactive Real-Time Systems", ["Pai H. Chou", "Gaetano Borriello"], "https://doi.org/10.1145/196244.196247", "dac", 1994]], "Gaetano Borriello": [["Software Scheduling in the Co-Synthesis of Reactive Real-Time Systems", ["Pai H. Chou", "Gaetano Borriello"], "https://doi.org/10.1145/196244.196247", "dac", 1994], ["Interface Timing Verification with Application to Synthesis", ["Elizabeth A. Walkup", "Gaetano Borriello"], "https://doi.org/10.1145/196244.196297", "dac", 1994]], "Ing-Jer Huang": [["Synthesis of Instruction Sets for Pipelined Microprocessors", ["Ing-Jer Huang", "Alvin M. Despain"], "https://doi.org/10.1145/196244.196250", "dac", 1994]], "Alvin M. Despain": [["Synthesis of Instruction Sets for Pipelined Microprocessors", ["Ing-Jer Huang", "Alvin M. Despain"], "https://doi.org/10.1145/196244.196250", "dac", 1994], ["Exact and Approximate Methods for Calculating Signal and Transition Probabilities in FSMs", ["Chi-Ying Tsui", "Massoud Pedram", "Alvin M. Despain"], "https://doi.org/10.1145/196244.196255", "dac", 1994]], "Jose C. Monteiro": [["A Methodology for Efficient Estimation of Switching Activity in Sequential Logic Circuits", ["Jose C. Monteiro", "Srinivas Devadas", "Bill Lin"], "https://doi.org/10.1145/196244.196252", "dac", 1994]], "Srinivas Devadas": [["A Methodology for Efficient Estimation of Switching Activity in Sequential Logic Circuits", ["Jose C. Monteiro", "Srinivas Devadas", "Bill Lin"], "https://doi.org/10.1145/196244.196252", "dac", 1994], ["Automatic Verification of Pipelined Microprocessors", ["Vishal Bhagwati", "Srinivas Devadas"], "https://doi.org/10.1145/196244.196577", "dac", 1994]], "Bill Lin": [["A Methodology for Efficient Estimation of Switching Activity in Sequential Logic Circuits", ["Jose C. Monteiro", "Srinivas Devadas", "Bill Lin"], "https://doi.org/10.1145/196244.196252", "dac", 1994], ["A Communicating Petri Net Model for the Design of Concurrent Asynchronous Modules", ["Gjalt G. de Jong", "Bill Lin"], "https://doi.org/10.1145/196244.196272", "dac", 1994], ["Basic Gate Implementation of Speed-Independent Circuits", ["Alex Kondratyev", "Michael Kishinevsky", "Bill Lin", "Peter Vanbekbergen", "Alexandre Yakovlev"], "https://doi.org/10.1145/196244.196275", "dac", 1994], ["A Time Abstraction Method for Efficient Verification of Communicating Systems", ["Eric Verlind", "Tilman Kolks", "Gjalt G. de Jong", "Bill Lin", "Hugo De Man"], "https://doi.org/10.1145/196244.196579", "dac", 1994]], "Chi-Ying Tsui": [["Exact and Approximate Methods for Calculating Signal and Transition Probabilities in FSMs", ["Chi-Ying Tsui", "Massoud Pedram", "Alvin M. Despain"], "https://doi.org/10.1145/196244.196255", "dac", 1994]], "Massoud Pedram": [["Exact and Approximate Methods for Calculating Signal and Transition Probabilities in FSMs", ["Chi-Ying Tsui", "Massoud Pedram", "Alvin M. Despain"], "https://doi.org/10.1145/196244.196255", "dac", 1994], ["Technology Mapping Using Fuzzy Logic", ["Sasan Iman", "Massoud Pedram", "Kamal Chaudhary"], "https://doi.org/10.1145/196244.196402", "dac", 1994]], "Emil S. Ochotta": [["ASTRX/OBLX: Tools for Rapid Synthesis of High-Performance Analog Circuits", ["Emil S. Ochotta", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1145/196244.196258", "dac", 1994]], "Rob A. Rutenbar": [["ASTRX/OBLX: Tools for Rapid Synthesis of High-Performance Analog Circuits", ["Emil S. Ochotta", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1145/196244.196258", "dac", 1994], ["Performance-Driven Simultaneous Place and Route for Row-Based FPGAs", ["Sudip Nag", "Rob A. Rutenbar"], "https://doi.org/10.1145/196244.196387", "dac", 1994]], "L. Richard Carley": [["ASTRX/OBLX: Tools for Rapid Synthesis of High-Performance Analog Circuits", ["Emil S. Ochotta", "Rob A. Rutenbar", "L. Richard Carley"], "https://doi.org/10.1145/196244.196258", "dac", 1994]], "Edoardo Charbon": [["Simultaneous Placement and Module Optimization of Analog IC's", ["Edoardo Charbon", "Enrico Malavasi", "Davide Pandini", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196261", "dac", 1994]], "Enrico Malavasi": [["Simultaneous Placement and Module Optimization of Analog IC's", ["Edoardo Charbon", "Enrico Malavasi", "Davide Pandini", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196261", "dac", 1994]], "Davide Pandini": [["Simultaneous Placement and Module Optimization of Analog IC's", ["Edoardo Charbon", "Enrico Malavasi", "Davide Pandini", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196261", "dac", 1994]], "Alberto L. Sangiovanni-Vincentelli": [["Simultaneous Placement and Module Optimization of Analog IC's", ["Edoardo Charbon", "Enrico Malavasi", "Davide Pandini", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196261", "dac", 1994], ["Exact Minimum Cycle Times for Finite State Machines", ["William K. C. Lam", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196294", "dac", 1994], ["Heuristic Minimization of BDDs Using Don't Cares", ["Thomas R. Shiple", "Ramin Hojati", "Alberto L. Sangiovanni-Vincentelli", "Robert K. Brayton"], "https://doi.org/10.1145/196244.196360", "dac", 1994], ["Panel: Complex System Verification: The Challenge Ahead", ["Ronald Collett", "Mike Gianfagna", "Michel Courtoy", "Martin Baynes", "Johan Van Ginderdeuren", "Kenneth L. McMillan", "Stephen Ricca", "Alberto L. Sangiovanni-Vincentelli", "Steve Sapiro", "Naeem Zafar"], "https://doi.org/10.1145/196244.196394", "dac", 1994], ["Optimum Functional Decomposition Using Encoding", ["Rajeev Murgai", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196440", "dac", 1994], ["Performance Optimization Using Exact Sensitization", ["Alexander Saldanha", "Heather Harkness", "Patrick C. McGeer", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196448", "dac", 1994], ["HSIS: A BDD-Based Environment for Formal Verification", ["Adnan Aziz", "Felice Balarin", "Szu-Tsung Cheng", "Ramin Hojati", "Timothy Kam", "Sriram C. Krishnan", "Rajeev K. Ranjan", "Thomas R. Shiple", "Vigyan Singhal", "Serdar Tasiran", "Huey-Yih Wang", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196467", "dac", 1994], ["Chain Closure: A Problem in Molecular CAD", ["Maria Domenica Di Benedetto", "Pasquale Lucibello", "Alberto L. Sangiovanni-Vincentelli", "K. Yamaguchi"], "https://doi.org/10.1145/196244.196510", "dac", 1994], ["DA Algorithms in Non-EDA Applications: How Universal Are Our Techniques? (Panel)", ["Patrick C. McGeer", "Steven Trimberger", "Erik Carlson", "Dave Hightower", "Ulrich Lauther", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196513", "dac", 1994], ["A Fully Implicit Algorithm for Exact State Minimization", ["Timothy Kam", "Tiziano Villa", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196615", "dac", 1994]], "Sharad Mehrotra": [["Stochastic Optimization Approach to Transistor Sizing for CMOS VLSI Circuits", ["Sharad Mehrotra", "Paul D. Franzon", "Wentai Liu"], "https://doi.org/10.1145/196244.196265", "dac", 1994]], "Paul D. Franzon": [["Stochastic Optimization Approach to Transistor Sizing for CMOS VLSI Circuits", ["Sharad Mehrotra", "Paul D. Franzon", "Wentai Liu"], "https://doi.org/10.1145/196244.196265", "dac", 1994]], "Wentai Liu": [["Stochastic Optimization Approach to Transistor Sizing for CMOS VLSI Circuits", ["Sharad Mehrotra", "Paul D. Franzon", "Wentai Liu"], "https://doi.org/10.1145/196244.196265", "dac", 1994]], "Ajit M. Prabhu": [["Management Issues in Eda", ["Ajit M. Prabhu"], "https://doi.org/10.1145/196244.196267", "dac", 1994]], "Joseph B. Costello": [["Executive Perspective and Vision of the Future of EDA (Panel)", ["Joseph B. Costello", "Walden C. Rhines", "Aart J. de Geus", "Alain Hanover", "Doug Fairbairn", "Rick Carlson", "Ronald Collett"], "https://doi.org/10.1145/196244.196269", "dac", 1994]], "Walden C. Rhines": [["Executive Perspective and Vision of the Future of EDA (Panel)", ["Joseph B. Costello", "Walden C. Rhines", "Aart J. de Geus", "Alain Hanover", "Doug Fairbairn", "Rick Carlson", "Ronald Collett"], "https://doi.org/10.1145/196244.196269", "dac", 1994]], "Aart J. de Geus": [["Executive Perspective and Vision of the Future of EDA (Panel)", ["Joseph B. Costello", "Walden C. Rhines", "Aart J. de Geus", "Alain Hanover", "Doug Fairbairn", "Rick Carlson", "Ronald Collett"], "https://doi.org/10.1145/196244.196269", "dac", 1994]], "Alain Hanover": [["Executive Perspective and Vision of the Future of EDA (Panel)", ["Joseph B. Costello", "Walden C. Rhines", "Aart J. de Geus", "Alain Hanover", "Doug Fairbairn", "Rick Carlson", "Ronald Collett"], "https://doi.org/10.1145/196244.196269", "dac", 1994]], "Doug Fairbairn": [["Executive Perspective and Vision of the Future of EDA (Panel)", ["Joseph B. Costello", "Walden C. Rhines", "Aart J. de Geus", "Alain Hanover", "Doug Fairbairn", "Rick Carlson", "Ronald Collett"], "https://doi.org/10.1145/196244.196269", "dac", 1994]], "Rick Carlson": [["Executive Perspective and Vision of the Future of EDA (Panel)", ["Joseph B. Costello", "Walden C. Rhines", "Aart J. de Geus", "Alain Hanover", "Doug Fairbairn", "Rick Carlson", "Ronald Collett"], "https://doi.org/10.1145/196244.196269", "dac", 1994]], "Ronald Collett": [["Executive Perspective and Vision of the Future of EDA (Panel)", ["Joseph B. Costello", "Walden C. Rhines", "Aart J. de Geus", "Alain Hanover", "Doug Fairbairn", "Rick Carlson", "Ronald Collett"], "https://doi.org/10.1145/196244.196269", "dac", 1994], ["Panel: Complex System Verification: The Challenge Ahead", ["Ronald Collett", "Mike Gianfagna", "Michel Courtoy", "Martin Baynes", "Johan Van Ginderdeuren", "Kenneth L. McMillan", "Stephen Ricca", "Alberto L. Sangiovanni-Vincentelli", "Steve Sapiro", "Naeem Zafar"], "https://doi.org/10.1145/196244.196394", "dac", 1994]], "Gjalt G. de Jong": [["A Communicating Petri Net Model for the Design of Concurrent Asynchronous Modules", ["Gjalt G. de Jong", "Bill Lin"], "https://doi.org/10.1145/196244.196272", "dac", 1994], ["A Time Abstraction Method for Efficient Verification of Communicating Systems", ["Eric Verlind", "Tilman Kolks", "Gjalt G. de Jong", "Bill Lin", "Hugo De Man"], "https://doi.org/10.1145/196244.196579", "dac", 1994]], "Alex Kondratyev": [["Basic Gate Implementation of Speed-Independent Circuits", ["Alex Kondratyev", "Michael Kishinevsky", "Bill Lin", "Peter Vanbekbergen", "Alexandre Yakovlev"], "https://doi.org/10.1145/196244.196275", "dac", 1994]], "Michael Kishinevsky": [["Basic Gate Implementation of Speed-Independent Circuits", ["Alex Kondratyev", "Michael Kishinevsky", "Bill Lin", "Peter Vanbekbergen", "Alexandre Yakovlev"], "https://doi.org/10.1145/196244.196275", "dac", 1994], ["Performance Analysis Based on Timing Simulation", ["Christian D. Nielsen", "Michael Kishinevsky"], "https://doi.org/10.1145/196244.196281", "dac", 1994]], "Peter Vanbekbergen": [["Basic Gate Implementation of Speed-Independent Circuits", ["Alex Kondratyev", "Michael Kishinevsky", "Bill Lin", "Peter Vanbekbergen", "Alexandre Yakovlev"], "https://doi.org/10.1145/196244.196275", "dac", 1994]], "Alexandre Yakovlev": [["Basic Gate Implementation of Speed-Independent Circuits", ["Alex Kondratyev", "Michael Kishinevsky", "Bill Lin", "Peter Vanbekbergen", "Alexandre Yakovlev"], "https://doi.org/10.1145/196244.196275", "dac", 1994]], "Ruchir Puri": [["A Modular Partitioning Approach for Asynchronous Circuit Synthesis", ["Ruchir Puri", "Jun Gu"], "https://doi.org/10.1145/196244.196278", "dac", 1994]], "Jun Gu": [["A Modular Partitioning Approach for Asynchronous Circuit Synthesis", ["Ruchir Puri", "Jun Gu"], "https://doi.org/10.1145/196244.196278", "dac", 1994]], "Christian D. Nielsen": [["Performance Analysis Based on Timing Simulation", ["Christian D. Nielsen", "Michael Kishinevsky"], "https://doi.org/10.1145/196244.196281", "dac", 1994]], "Pranav Ashar": [["Implicit Computation of Minimum-Cost Feedback-Vertex Sets for Partial Scan and Other Applications", ["Pranav Ashar", "Sharad Malik"], "https://doi.org/10.1145/196244.196283", "dac", 1994]], "Sharad Malik": [["Implicit Computation of Minimum-Cost Feedback-Vertex Sets for Partial Scan and Other Applications", ["Pranav Ashar", "Sharad Malik"], "https://doi.org/10.1145/196244.196283", "dac", 1994], ["Statistical Delay Modeling in Logic Design and Synthesis", ["Horng-Fei Jyu", "Sharad Malik"], "https://doi.org/10.1145/196244.196304", "dac", 1994]], "Srimat T. Chakradhar": [["An Exact Algorithm for Selecting Partial Scan Flip-Flops", ["Srimat T. Chakradhar", "Arun Balakrishnan", "Vishwani D. Agrawal"], "https://doi.org/10.1145/196244.196285", "dac", 1994], ["Resynthesis and Retiming for Optimum Partial Scan", ["Srimat T. Chakradhar", "Sujit Dey"], "https://doi.org/10.1145/196244.196288", "dac", 1994]], "Arun Balakrishnan": [["An Exact Algorithm for Selecting Partial Scan Flip-Flops", ["Srimat T. Chakradhar", "Arun Balakrishnan", "Vishwani D. Agrawal"], "https://doi.org/10.1145/196244.196285", "dac", 1994]], "Vishwani D. Agrawal": [["An Exact Algorithm for Selecting Partial Scan Flip-Flops", ["Srimat T. Chakradhar", "Arun Balakrishnan", "Vishwani D. Agrawal"], "https://doi.org/10.1145/196244.196285", "dac", 1994], ["An Efficient Path Delay Fault Coverage Estimator", ["Keerthi Heragu", "Michael L. Bushnell", "Vishwani D. Agrawal"], "https://doi.org/10.1145/196244.196521", "dac", 1994]], "Sujit Dey": [["Resynthesis and Retiming for Optimum Partial Scan", ["Srimat T. Chakradhar", "Sujit Dey"], "https://doi.org/10.1145/196244.196288", "dac", 1994], ["Clock Period Optimization During Resource Sharing and Assignment", ["Subhrajit Bhattacharya", "Sujit Dey", "Franc Brglez"], "https://doi.org/10.1145/196244.196346", "dac", 1994], ["Optimizing Resource Utilization and Testability Using Hot Potato Techniques", ["Miodrag Potkonjak", "Sujit Dey"], "https://doi.org/10.1145/196244.196350", "dac", 1994], ["Performance Analysis and Optimization of Schedules for Conditional and Loop-Intensive Specifications", ["Subhrajit Bhattacharya", "Sujit Dey", "Franc Brglez"], "https://doi.org/10.1145/196244.196477", "dac", 1994]], "Wen-Chang Fang": [["Clock Grouping: A Low Cost DFT Methodology for Delay Testing", ["Wen-Chang Fang", "Sandeep K. Gupta"], "https://doi.org/10.1145/196244.196291", "dac", 1994]], "Sandeep K. Gupta": [["Clock Grouping: A Low Cost DFT Methodology for Delay Testing", ["Wen-Chang Fang", "Sandeep K. Gupta"], "https://doi.org/10.1145/196244.196291", "dac", 1994]], "William K. C. Lam": [["Exact Minimum Cycle Times for Finite State Machines", ["William K. C. Lam", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196294", "dac", 1994]], "Robert K. Brayton": [["Exact Minimum Cycle Times for Finite State Machines", ["William K. C. Lam", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196294", "dac", 1994], ["Heuristic Minimization of BDDs Using Don't Cares", ["Thomas R. Shiple", "Ramin Hojati", "Alberto L. Sangiovanni-Vincentelli", "Robert K. Brayton"], "https://doi.org/10.1145/196244.196360", "dac", 1994], ["BDD Variable Ordering for Interacting Finite State Machines", ["Adnan Aziz", "Serdar Tasiran", "Robert K. Brayton"], "https://doi.org/10.1145/196244.196379", "dac", 1994], ["Optimum Functional Decomposition Using Encoding", ["Rajeev Murgai", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196440", "dac", 1994], ["Performance Optimization Using Exact Sensitization", ["Alexander Saldanha", "Heather Harkness", "Patrick C. McGeer", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196448", "dac", 1994], ["HSIS: A BDD-Based Environment for Formal Verification", ["Adnan Aziz", "Felice Balarin", "Szu-Tsung Cheng", "Ramin Hojati", "Timothy Kam", "Sriram C. Krishnan", "Rajeev K. Ranjan", "Thomas R. Shiple", "Vigyan Singhal", "Serdar Tasiran", "Huey-Yih Wang", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196467", "dac", 1994], ["Permissible Observability Relations in FSM Networks", ["Huey-Yih Wang", "Robert K. Brayton"], "https://doi.org/10.1145/196244.196613", "dac", 1994], ["A Fully Implicit Algorithm for Exact State Minimization", ["Timothy Kam", "Tiziano Villa", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196615", "dac", 1994]], "Elizabeth A. Walkup": [["Interface Timing Verification with Application to Synthesis", ["Elizabeth A. Walkup", "Gaetano Borriello"], "https://doi.org/10.1145/196244.196297", "dac", 1994]], "Anurag P. Gupta": [["Automated Multi-Cycle Symbolic Timing Verification of Microprocessor-Based Designs", ["Anurag P. Gupta", "Daniel P. Siewiorek"], "https://doi.org/10.1145/196244.196299", "dac", 1994]], "Daniel P. Siewiorek": [["Automated Multi-Cycle Symbolic Timing Verification of Microprocessor-Based Designs", ["Anurag P. Gupta", "Daniel P. Siewiorek"], "https://doi.org/10.1145/196244.196299", "dac", 1994]], "Ajay J. Daga": [["The Minimization and Decomposition of Interface State Machines", ["Ajay J. Daga", "William P. Birmingham"], "https://doi.org/10.1145/196244.196301", "dac", 1994]], "William P. Birmingham": [["The Minimization and Decomposition of Interface State Machines", ["Ajay J. Daga", "William P. Birmingham"], "https://doi.org/10.1145/196244.196301", "dac", 1994]], "Horng-Fei Jyu": [["Statistical Delay Modeling in Logic Design and Synthesis", ["Horng-Fei Jyu", "Sharad Malik"], "https://doi.org/10.1145/196244.196304", "dac", 1994]], "Sean Murphy": [["Partnering with EDA Vendors: Tips, Techniques, and the Role of Standards", ["Sean Murphy"], "https://doi.org/10.1145/196244.196308", "dac", 1994]], "Wojciech Maly": [["Cost of Silicon Viewed from VLSI Design Perspective", ["Wojciech Maly"], "https://doi.org/10.1145/196244.196311", "dac", 1994]], "Ingrid Verbauwhede": [["Memory Estimation for High Level Synthesis", ["Ingrid Verbauwhede", "Chris J. Scheers", "Jan M. Rabaey"], "https://doi.org/10.1145/196244.196313", "dac", 1994]], "Chris J. Scheers": [["Memory Estimation for High Level Synthesis", ["Ingrid Verbauwhede", "Chris J. Scheers", "Jan M. Rabaey"], "https://doi.org/10.1145/196244.196313", "dac", 1994]], "Jan M. Rabaey": [["Memory Estimation for High Level Synthesis", ["Ingrid Verbauwhede", "Chris J. Scheers", "Jan M. Rabaey"], "https://doi.org/10.1145/196244.196313", "dac", 1994]], "David J. Kolson": [["Minimization of Memory Traffic in High-Level Synthesis", ["David J. Kolson", "Alexandru Nicolau", "Nikil D. Dutt"], "https://doi.org/10.1145/196244.196316", "dac", 1994]], "Alexandru Nicolau": [["Minimization of Memory Traffic in High-Level Synthesis", ["David J. Kolson", "Alexandru Nicolau", "Nikil D. Dutt"], "https://doi.org/10.1145/196244.196316", "dac", 1994]], "Nikil D. Dutt": [["Minimization of Memory Traffic in High-Level Synthesis", ["David J. Kolson", "Alexandru Nicolau", "Nikil D. Dutt"], "https://doi.org/10.1145/196244.196316", "dac", 1994], ["Design Reuse: Fact or Fiction? (Panel)", ["Nikil D. Dutt", "David Agnew", "Raul Camposano", "Antun Domic", "Manfred Wiesel", "Hiroto Yasuura"], "https://doi.org/10.1145/196244.196555", "dac", 1994]], "Mohammed Aloqeely": [["Sequencer-Based Data Path Synthesis of Regular Iterative Algorithms", ["Mohammed Aloqeely", "C. Y. Roger Chen"], "https://doi.org/10.1145/196244.196317", "dac", 1994]], "C. Y. Roger Chen": [["Sequencer-Based Data Path Synthesis of Regular Iterative Algorithms", ["Mohammed Aloqeely", "C. Y. Roger Chen"], "https://doi.org/10.1145/196244.196317", "dac", 1994]], "Dennis S. Fernandez": [["Intellectual Property Protection in the EDA Industry", ["Dennis S. Fernandez"], "https://doi.org/10.1145/196244.196320", "dac", 1994], ["Software Patents and Their Potential Impact on the EDA Community (Panel)", ["William M. van Cleemput", "Ewald Detjens", "Herman Beke", "George C. Chen", "Joseph Hustein", "William Lattin", "Dennis S. Fernandez"], "https://doi.org/10.1145/196244.196321", "dac", 1994]], "William M. van Cleemput": [["Software Patents and Their Potential Impact on the EDA Community (Panel)", ["William M. van Cleemput", "Ewald Detjens", "Herman Beke", "George C. Chen", "Joseph Hustein", "William Lattin", "Dennis S. Fernandez"], "https://doi.org/10.1145/196244.196321", "dac", 1994]], "Ewald Detjens": [["Software Patents and Their Potential Impact on the EDA Community (Panel)", ["William M. van Cleemput", "Ewald Detjens", "Herman Beke", "George C. Chen", "Joseph Hustein", "William Lattin", "Dennis S. Fernandez"], "https://doi.org/10.1145/196244.196321", "dac", 1994]], "Herman Beke": [["Software Patents and Their Potential Impact on the EDA Community (Panel)", ["William M. van Cleemput", "Ewald Detjens", "Herman Beke", "George C. Chen", "Joseph Hustein", "William Lattin", "Dennis S. Fernandez"], "https://doi.org/10.1145/196244.196321", "dac", 1994]], "George C. Chen": [["Software Patents and Their Potential Impact on the EDA Community (Panel)", ["William M. van Cleemput", "Ewald Detjens", "Herman Beke", "George C. Chen", "Joseph Hustein", "William Lattin", "Dennis S. Fernandez"], "https://doi.org/10.1145/196244.196321", "dac", 1994]], "Joseph Hustein": [["Software Patents and Their Potential Impact on the EDA Community (Panel)", ["William M. van Cleemput", "Ewald Detjens", "Herman Beke", "George C. Chen", "Joseph Hustein", "William Lattin", "Dennis S. Fernandez"], "https://doi.org/10.1145/196244.196321", "dac", 1994]], "William Lattin": [["Software Patents and Their Potential Impact on the EDA Community (Panel)", ["William M. van Cleemput", "Ewald Detjens", "Herman Beke", "George C. Chen", "Joseph Hustein", "William Lattin", "Dennis S. Fernandez"], "https://doi.org/10.1145/196244.196321", "dac", 1994]], "Kai Zhu": [["Switch Bound Allocation for Maximizing Routability in Timing-Driven Routing of FPGAs", ["Kai Zhu", "D. F. Wong"], "https://doi.org/10.1145/196244.196324", "dac", 1994], ["Clock Skew Minimization During FPGA Placement", ["Kai Zhu", "D. F. Wong"], "https://doi.org/10.1145/196244.196362", "dac", 1994]], "D. F. Wong": [["Switch Bound Allocation for Maximizing Routability in Timing-Driven Routing of FPGAs", ["Kai Zhu", "D. F. Wong"], "https://doi.org/10.1145/196244.196324", "dac", 1994], ["Clock Skew Minimization During FPGA Placement", ["Kai Zhu", "D. F. Wong"], "https://doi.org/10.1145/196244.196362", "dac", 1994]], "Yachyang Sun": [["Routing in a New 2-Dimensional FPGA/FPIC Routing Architecture", ["Yachyang Sun", "C. L. Liu"], "https://doi.org/10.1145/196244.196327", "dac", 1994]], "C. L. Liu": [["Routing in a New 2-Dimensional FPGA/FPIC Routing Architecture", ["Yachyang Sun", "C. L. Liu"], "https://doi.org/10.1145/196244.196327", "dac", 1994]], "Ikuo Harada": [["A Global Router Optimizing Timing and Area for High-Speed Bipolar LSI's", ["Ikuo Harada", "Hitoshi Kitazawa"], "https://doi.org/10.1145/196244.196329", "dac", 1994]], "Hitoshi Kitazawa": [["A Global Router Optimizing Timing and Area for High-Speed Bipolar LSI's", ["Ikuo Harada", "Hitoshi Kitazawa"], "https://doi.org/10.1145/196244.196329", "dac", 1994]], "Sreekrishna Madhwapathy": [["A Unified Approach to Multilayer Over-the-Cell Routing", ["Sreekrishna Madhwapathy", "Naveed A. Sherwani", "Siddharth Bhingarde", "Anand Panyam"], "https://doi.org/10.1145/196244.196332", "dac", 1994]], "Naveed A. Sherwani": [["A Unified Approach to Multilayer Over-the-Cell Routing", ["Sreekrishna Madhwapathy", "Naveed A. Sherwani", "Siddharth Bhingarde", "Anand Panyam"], "https://doi.org/10.1145/196244.196332", "dac", 1994], ["Algorithmic Aspects of Three Dimensional MCM Routing", ["Qiong Yu", "Sandeep Badida", "Naveed A. Sherwani"], "https://doi.org/10.1145/196244.196434", "dac", 1994]], "Siddharth Bhingarde": [["A Unified Approach to Multilayer Over-the-Cell Routing", ["Sreekrishna Madhwapathy", "Naveed A. Sherwani", "Siddharth Bhingarde", "Anand Panyam"], "https://doi.org/10.1145/196244.196332", "dac", 1994]], "Anand Panyam": [["A Unified Approach to Multilayer Over-the-Cell Routing", ["Sreekrishna Madhwapathy", "Naveed A. Sherwani", "Siddharth Bhingarde", "Anand Panyam"], "https://doi.org/10.1145/196244.196332", "dac", 1994]], "Geoffrey Bunza": [["PESDA and Design Abstraction: How High is Up? (Panel)", ["Geoffrey Bunza", "Steve Schulz", "Tommy Jansson", "Alex Silbey", "Steve Ma", "Edward H. Frank"], "https://doi.org/10.1145/196244.196335", "dac", 1994]], "Steve Schulz": [["PESDA and Design Abstraction: How High is Up? (Panel)", ["Geoffrey Bunza", "Steve Schulz", "Tommy Jansson", "Alex Silbey", "Steve Ma", "Edward H. Frank"], "https://doi.org/10.1145/196244.196335", "dac", 1994]], "Tommy Jansson": [["PESDA and Design Abstraction: How High is Up? (Panel)", ["Geoffrey Bunza", "Steve Schulz", "Tommy Jansson", "Alex Silbey", "Steve Ma", "Edward H. Frank"], "https://doi.org/10.1145/196244.196335", "dac", 1994]], "Alex Silbey": [["PESDA and Design Abstraction: How High is Up? (Panel)", ["Geoffrey Bunza", "Steve Schulz", "Tommy Jansson", "Alex Silbey", "Steve Ma", "Edward H. Frank"], "https://doi.org/10.1145/196244.196335", "dac", 1994]], "Steve Ma": [["PESDA and Design Abstraction: How High is Up? (Panel)", ["Geoffrey Bunza", "Steve Schulz", "Tommy Jansson", "Alex Silbey", "Steve Ma", "Edward H. Frank"], "https://doi.org/10.1145/196244.196335", "dac", 1994]], "Edward H. Frank": [["PESDA and Design Abstraction: How High is Up? (Panel)", ["Geoffrey Bunza", "Steve Schulz", "Tommy Jansson", "Alex Silbey", "Steve Ma", "Edward H. Frank"], "https://doi.org/10.1145/196244.196335", "dac", 1994]], "Miodrag Potkonjak": [["Efficient Substitution of Multiple Constant Multiplications by Shifts and Additions Using Iterative Pairwise Matching", ["Miodrag Potkonjak", "Mani B. Srivastava", "Anantha Chandrakasan"], "https://doi.org/10.1145/196244.196343", "dac", 1994], ["Optimizing Resource Utilization and Testability Using Hot Potato Techniques", ["Miodrag Potkonjak", "Sujit Dey"], "https://doi.org/10.1145/196244.196350", "dac", 1994]], "Mani B. Srivastava": [["Efficient Substitution of Multiple Constant Multiplications by Shifts and Additions Using Iterative Pairwise Matching", ["Miodrag Potkonjak", "Mani B. Srivastava", "Anantha Chandrakasan"], "https://doi.org/10.1145/196244.196343", "dac", 1994]], "Anantha Chandrakasan": [["Efficient Substitution of Multiple Constant Multiplications by Shifts and Additions Using Iterative Pairwise Matching", ["Miodrag Potkonjak", "Mani B. Srivastava", "Anantha Chandrakasan"], "https://doi.org/10.1145/196244.196343", "dac", 1994]], "Subhrajit Bhattacharya": [["Clock Period Optimization During Resource Sharing and Assignment", ["Subhrajit Bhattacharya", "Sujit Dey", "Franc Brglez"], "https://doi.org/10.1145/196244.196346", "dac", 1994], ["Performance Analysis and Optimization of Schedules for Conditional and Loop-Intensive Specifications", ["Subhrajit Bhattacharya", "Sujit Dey", "Franc Brglez"], "https://doi.org/10.1145/196244.196477", "dac", 1994]], "Franc Brglez": [["Clock Period Optimization During Resource Sharing and Assignment", ["Subhrajit Bhattacharya", "Sujit Dey", "Franc Brglez"], "https://doi.org/10.1145/196244.196346", "dac", 1994], ["Multi-way Netlist Partitioning into Heterogeneous FPGAs and Minimization of Total Device Cost and Interconnect", ["Roman Kuznar", "Franc Brglez", "Baldomir Zajc"], "https://doi.org/10.1145/196244.196364", "dac", 1994], ["Performance Analysis and Optimization of Schedules for Conditional and Loop-Intensive Specifications", ["Subhrajit Bhattacharya", "Sujit Dey", "Franc Brglez"], "https://doi.org/10.1145/196244.196477", "dac", 1994]], "Ian G. Harris": [["Microarchitectural Synthesis of VLSI Designs with High Test Concurrency", ["Ian G. Harris", "Alex Orailoglu"], "https://doi.org/10.1145/196244.196353", "dac", 1994]], "Alex Orailoglu": [["Microarchitectural Synthesis of VLSI Designs with High Test Concurrency", ["Ian G. Harris", "Alex Orailoglu"], "https://doi.org/10.1145/196244.196353", "dac", 1994], ["Area-Efficient Fault Detection During Self-Recovering Microarchitecture Synthesis", ["Ramesh Karri", "Alex Orailoglu"], "https://doi.org/10.1145/196244.196532", "dac", 1994]], "Masahiro Tomita": [["Rectification of Multiple Logic Design Errors in Multiple Output Circuits", ["Masahiro Tomita", "Tamotsu Yamamoto", "Fuminori Sumikawa", "Kotaro Hirano"], "https://doi.org/10.1145/196244.196356", "dac", 1994]], "Tamotsu Yamamoto": [["Rectification of Multiple Logic Design Errors in Multiple Output Circuits", ["Masahiro Tomita", "Tamotsu Yamamoto", "Fuminori Sumikawa", "Kotaro Hirano"], "https://doi.org/10.1145/196244.196356", "dac", 1994]], "Fuminori Sumikawa": [["Rectification of Multiple Logic Design Errors in Multiple Output Circuits", ["Masahiro Tomita", "Tamotsu Yamamoto", "Fuminori Sumikawa", "Kotaro Hirano"], "https://doi.org/10.1145/196244.196356", "dac", 1994]], "Kotaro Hirano": [["Rectification of Multiple Logic Design Errors in Multiple Output Circuits", ["Masahiro Tomita", "Tamotsu Yamamoto", "Fuminori Sumikawa", "Kotaro Hirano"], "https://doi.org/10.1145/196244.196356", "dac", 1994]], "Andreas Kuehlmann": [["Error Diagnosis for Transistor-Level Verification", ["Andreas Kuehlmann", "David Ihsin Cheng", "Arvind Srinivasan", "David P. LaPotin"], "https://doi.org/10.1145/196244.196358", "dac", 1994]], "David Ihsin Cheng": [["Error Diagnosis for Transistor-Level Verification", ["Andreas Kuehlmann", "David Ihsin Cheng", "Arvind Srinivasan", "David P. LaPotin"], "https://doi.org/10.1145/196244.196358", "dac", 1994]], "Arvind Srinivasan": [["Error Diagnosis for Transistor-Level Verification", ["Andreas Kuehlmann", "David Ihsin Cheng", "Arvind Srinivasan", "David P. LaPotin"], "https://doi.org/10.1145/196244.196358", "dac", 1994]], "David P. LaPotin": [["Error Diagnosis for Transistor-Level Verification", ["Andreas Kuehlmann", "David Ihsin Cheng", "Arvind Srinivasan", "David P. LaPotin"], "https://doi.org/10.1145/196244.196358", "dac", 1994]], "Thomas R. Shiple": [["Heuristic Minimization of BDDs Using Don't Cares", ["Thomas R. Shiple", "Ramin Hojati", "Alberto L. Sangiovanni-Vincentelli", "Robert K. Brayton"], "https://doi.org/10.1145/196244.196360", "dac", 1994], ["HSIS: A BDD-Based Environment for Formal Verification", ["Adnan Aziz", "Felice Balarin", "Szu-Tsung Cheng", "Ramin Hojati", "Timothy Kam", "Sriram C. Krishnan", "Rajeev K. Ranjan", "Thomas R. Shiple", "Vigyan Singhal", "Serdar Tasiran", "Huey-Yih Wang", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196467", "dac", 1994]], "Ramin Hojati": [["Heuristic Minimization of BDDs Using Don't Cares", ["Thomas R. Shiple", "Ramin Hojati", "Alberto L. Sangiovanni-Vincentelli", "Robert K. Brayton"], "https://doi.org/10.1145/196244.196360", "dac", 1994], ["HSIS: A BDD-Based Environment for Formal Verification", ["Adnan Aziz", "Felice Balarin", "Szu-Tsung Cheng", "Ramin Hojati", "Timothy Kam", "Sriram C. Krishnan", "Rajeev K. Ranjan", "Thomas R. Shiple", "Vigyan Singhal", "Serdar Tasiran", "Huey-Yih Wang", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196467", "dac", 1994]], "Roman Kuznar": [["Multi-way Netlist Partitioning into Heterogeneous FPGAs and Minimization of Total Device Cost and Interconnect", ["Roman Kuznar", "Franc Brglez", "Baldomir Zajc"], "https://doi.org/10.1145/196244.196364", "dac", 1994]], "Baldomir Zajc": [["Multi-way Netlist Partitioning into Heterogeneous FPGAs and Minimization of Total Device Cost and Interconnect", ["Roman Kuznar", "Franc Brglez", "Baldomir Zajc"], "https://doi.org/10.1145/196244.196364", "dac", 1994]], "Nan-Chi Chou": [["Circuit Partitioning for Huge Logic Emulation Systems", ["Nan-Chi Chou", "Lung-Tien Liu", "Chung-Kuan Cheng", "Wei-Jin Dai", "Rodney Lindelof"], "https://doi.org/10.1145/196244.196365", "dac", 1994]], "Lung-Tien Liu": [["Circuit Partitioning for Huge Logic Emulation Systems", ["Nan-Chi Chou", "Lung-Tien Liu", "Chung-Kuan Cheng", "Wei-Jin Dai", "Rodney Lindelof"], "https://doi.org/10.1145/196244.196365", "dac", 1994], ["Data Flow Partitioning for Clock Period and Latency Minimization", ["Lung-Tien Liu", "Minshine Shih", "Chung-Kuan Cheng"], "https://doi.org/10.1145/196244.196605", "dac", 1994]], "Chung-Kuan Cheng": [["Circuit Partitioning for Huge Logic Emulation Systems", ["Nan-Chi Chou", "Lung-Tien Liu", "Chung-Kuan Cheng", "Wei-Jin Dai", "Rodney Lindelof"], "https://doi.org/10.1145/196244.196365", "dac", 1994], ["Data Flow Partitioning for Clock Period and Latency Minimization", ["Lung-Tien Liu", "Minshine Shih", "Chung-Kuan Cheng"], "https://doi.org/10.1145/196244.196605", "dac", 1994]], "Wei-Jin Dai": [["Circuit Partitioning for Huge Logic Emulation Systems", ["Nan-Chi Chou", "Lung-Tien Liu", "Chung-Kuan Cheng", "Wei-Jin Dai", "Rodney Lindelof"], "https://doi.org/10.1145/196244.196365", "dac", 1994]], "Rodney Lindelof": [["Circuit Partitioning for Huge Logic Emulation Systems", ["Nan-Chi Chou", "Lung-Tien Liu", "Chung-Kuan Cheng", "Wei-Jin Dai", "Rodney Lindelof"], "https://doi.org/10.1145/196244.196365", "dac", 1994]], "Pravil Gupta": [["Experience with Image Compression Chip Design using Unified System Construction Tools", ["Pravil Gupta", "Chih-Tung Chen", "J. C. DeSouza-Batista", "Alice C. Parker"], "https://doi.org/10.1145/196244.196367", "dac", 1994]], "Chih-Tung Chen": [["Experience with Image Compression Chip Design using Unified System Construction Tools", ["Pravil Gupta", "Chih-Tung Chen", "J. C. DeSouza-Batista", "Alice C. Parker"], "https://doi.org/10.1145/196244.196367", "dac", 1994]], "J. C. DeSouza-Batista": [["Experience with Image Compression Chip Design using Unified System Construction Tools", ["Pravil Gupta", "Chih-Tung Chen", "J. C. DeSouza-Batista", "Alice C. Parker"], "https://doi.org/10.1145/196244.196367", "dac", 1994]], "Alice C. Parker": [["Experience with Image Compression Chip Design using Unified System Construction Tools", ["Pravil Gupta", "Chih-Tung Chen", "J. C. DeSouza-Batista", "Alice C. Parker"], "https://doi.org/10.1145/196244.196367", "dac", 1994]], "Wang Tek Kee": [["The Use of CAD Frameworks in a CIM Environment", ["Wang Tek Kee", "Dennis Sng", "Jacob Gan", "Low Kin Kiong"], "https://doi.org/10.1145/196244.196369", "dac", 1994]], "Dennis Sng": [["The Use of CAD Frameworks in a CIM Environment", ["Wang Tek Kee", "Dennis Sng", "Jacob Gan", "Low Kin Kiong"], "https://doi.org/10.1145/196244.196369", "dac", 1994]], "Jacob Gan": [["The Use of CAD Frameworks in a CIM Environment", ["Wang Tek Kee", "Dennis Sng", "Jacob Gan", "Low Kin Kiong"], "https://doi.org/10.1145/196244.196369", "dac", 1994]], "Low Kin Kiong": [["The Use of CAD Frameworks in a CIM Environment", ["Wang Tek Kee", "Dennis Sng", "Jacob Gan", "Low Kin Kiong"], "https://doi.org/10.1145/196244.196369", "dac", 1994]], "Hidekazu Terai": [["Basic Concept of Cooperative Timing-driven Design Automation Technology for High-speed RISC Processor HARP-1", ["Hidekazu Terai", "Kazutoshi Gemma", "Yohsuke Nagao", "Yasuo Satoh", "Yasuhiro Ohno"], "https://doi.org/10.1145/196244.196371", "dac", 1994]], "Kazutoshi Gemma": [["Basic Concept of Cooperative Timing-driven Design Automation Technology for High-speed RISC Processor HARP-1", ["Hidekazu Terai", "Kazutoshi Gemma", "Yohsuke Nagao", "Yasuo Satoh", "Yasuhiro Ohno"], "https://doi.org/10.1145/196244.196371", "dac", 1994]], "Yohsuke Nagao": [["Basic Concept of Cooperative Timing-driven Design Automation Technology for High-speed RISC Processor HARP-1", ["Hidekazu Terai", "Kazutoshi Gemma", "Yohsuke Nagao", "Yasuo Satoh", "Yasuhiro Ohno"], "https://doi.org/10.1145/196244.196371", "dac", 1994]], "Yasuo Satoh": [["Basic Concept of Cooperative Timing-driven Design Automation Technology for High-speed RISC Processor HARP-1", ["Hidekazu Terai", "Kazutoshi Gemma", "Yohsuke Nagao", "Yasuo Satoh", "Yasuhiro Ohno"], "https://doi.org/10.1145/196244.196371", "dac", 1994]], "Yasuhiro Ohno": [["Basic Concept of Cooperative Timing-driven Design Automation Technology for High-speed RISC Processor HARP-1", ["Hidekazu Terai", "Kazutoshi Gemma", "Yohsuke Nagao", "Yasuo Satoh", "Yasuhiro Ohno"], "https://doi.org/10.1145/196244.196371", "dac", 1994]], "Gary D. Hachtel": [["Probabilistic Analysis of Large Finite State Machines", ["Gary D. Hachtel", "Enrico Macii", "Abelardo Pardo", "Fabio Somenzi"], "https://doi.org/10.1145/196244.196374", "dac", 1994]], "Enrico Macii": [["Probabilistic Analysis of Large Finite State Machines", ["Gary D. Hachtel", "Enrico Macii", "Abelardo Pardo", "Fabio Somenzi"], "https://doi.org/10.1145/196244.196374", "dac", 1994]], "Abelardo Pardo": [["Probabilistic Analysis of Large Finite State Machines", ["Gary D. Hachtel", "Enrico Macii", "Abelardo Pardo", "Fabio Somenzi"], "https://doi.org/10.1145/196244.196374", "dac", 1994]], "Fabio Somenzi": [["Probabilistic Analysis of Large Finite State Machines", ["Gary D. Hachtel", "Enrico Macii", "Abelardo Pardo", "Fabio Somenzi"], "https://doi.org/10.1145/196244.196374", "dac", 1994]], "Alan J. Hu": [["New Techniques for Efficient Verification with Implicitly Conjoined BDDs", ["Alan J. Hu", "Gary York", "David L. Dill"], "https://doi.org/10.1145/196244.196377", "dac", 1994]], "Gary York": [["New Techniques for Efficient Verification with Implicitly Conjoined BDDs", ["Alan J. Hu", "Gary York", "David L. Dill"], "https://doi.org/10.1145/196244.196377", "dac", 1994]], "David L. Dill": [["New Techniques for Efficient Verification with Implicitly Conjoined BDDs", ["Alan J. Hu", "Gary York", "David L. Dill"], "https://doi.org/10.1145/196244.196377", "dac", 1994]], "Adnan Aziz": [["BDD Variable Ordering for Interacting Finite State Machines", ["Adnan Aziz", "Serdar Tasiran", "Robert K. Brayton"], "https://doi.org/10.1145/196244.196379", "dac", 1994], ["HSIS: A BDD-Based Environment for Formal Verification", ["Adnan Aziz", "Felice Balarin", "Szu-Tsung Cheng", "Ramin Hojati", "Timothy Kam", "Sriram C. Krishnan", "Rajeev K. Ranjan", "Thomas R. Shiple", "Vigyan Singhal", "Serdar Tasiran", "Huey-Yih Wang", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196467", "dac", 1994]], "Serdar Tasiran": [["BDD Variable Ordering for Interacting Finite State Machines", ["Adnan Aziz", "Serdar Tasiran", "Robert K. Brayton"], "https://doi.org/10.1145/196244.196379", "dac", 1994], ["HSIS: A BDD-Based Environment for Formal Verification", ["Adnan Aziz", "Felice Balarin", "Szu-Tsung Cheng", "Ramin Hojati", "Timothy Kam", "Sriram C. Krishnan", "Rajeev K. Ranjan", "Thomas R. Shiple", "Vigyan Singhal", "Serdar Tasiran", "Huey-Yih Wang", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196467", "dac", 1994]], "Gianpiero Cabodi": [["Auxiliary Variables for Extending Symbolic Traversal Techniques to Data Paths", ["Gianpiero Cabodi", "Paolo Camurati", "Stefano Quer"], "https://doi.org/10.1145/196244.196380", "dac", 1994]], "Paolo Camurati": [["Auxiliary Variables for Extending Symbolic Traversal Techniques to Data Paths", ["Gianpiero Cabodi", "Paolo Camurati", "Stefano Quer"], "https://doi.org/10.1145/196244.196380", "dac", 1994]], "Stefano Quer": [["Auxiliary Variables for Extending Symbolic Traversal Techniques to Data Paths", ["Gianpiero Cabodi", "Paolo Camurati", "Stefano Quer"], "https://doi.org/10.1145/196244.196380", "dac", 1994]], "Jacob A. Abraham": [["Microprocessor Testing: Which Technique is Best? (Panel)", ["Jacob A. Abraham", "Sandip Kundu", "Janak H. Patel", "Manuel A. dAbreu", "Bulent I. Dervisoglu", "Marc E. Levitt", "Hector R. Sucar", "Ron G. Walther"], "https://doi.org/10.1145/196244.196383", "dac", 1994]], "Sandip Kundu": [["Microprocessor Testing: Which Technique is Best? (Panel)", ["Jacob A. Abraham", "Sandip Kundu", "Janak H. Patel", "Manuel A. dAbreu", "Bulent I. Dervisoglu", "Marc E. Levitt", "Hector R. Sucar", "Ron G. Walther"], "https://doi.org/10.1145/196244.196383", "dac", 1994]], "Janak H. Patel": [["Microprocessor Testing: Which Technique is Best? (Panel)", ["Jacob A. Abraham", "Sandip Kundu", "Janak H. Patel", "Manuel A. dAbreu", "Bulent I. Dervisoglu", "Marc E. Levitt", "Hector R. Sucar", "Ron G. Walther"], "https://doi.org/10.1145/196244.196383", "dac", 1994], ["Sequential Circuit Test Generation in a Genetic Algorithm Framework", ["Elizabeth M. Rudnick", "Janak H. Patel", "Gary S. Greenstein", "Thomas M. Niermann"], "https://doi.org/10.1145/196244.196619", "dac", 1994], ["ProperHITEC: A Portable, Parallel, Object-Oriented Approach to Sequential Test Generation", ["Steven Parkes", "Prithviraj Banerjee", "Janak H. Patel"], "https://doi.org/10.1145/196244.196624", "dac", 1994]], "Manuel A. dAbreu": [["Microprocessor Testing: Which Technique is Best? (Panel)", ["Jacob A. Abraham", "Sandip Kundu", "Janak H. Patel", "Manuel A. dAbreu", "Bulent I. Dervisoglu", "Marc E. Levitt", "Hector R. Sucar", "Ron G. Walther"], "https://doi.org/10.1145/196244.196383", "dac", 1994]], "Bulent I. Dervisoglu": [["Microprocessor Testing: Which Technique is Best? (Panel)", ["Jacob A. Abraham", "Sandip Kundu", "Janak H. Patel", "Manuel A. dAbreu", "Bulent I. Dervisoglu", "Marc E. Levitt", "Hector R. Sucar", "Ron G. Walther"], "https://doi.org/10.1145/196244.196383", "dac", 1994]], "Marc E. Levitt": [["Microprocessor Testing: Which Technique is Best? (Panel)", ["Jacob A. Abraham", "Sandip Kundu", "Janak H. Patel", "Manuel A. dAbreu", "Bulent I. Dervisoglu", "Marc E. Levitt", "Hector R. Sucar", "Ron G. Walther"], "https://doi.org/10.1145/196244.196383", "dac", 1994]], "Hector R. Sucar": [["Microprocessor Testing: Which Technique is Best? (Panel)", ["Jacob A. Abraham", "Sandip Kundu", "Janak H. Patel", "Manuel A. dAbreu", "Bulent I. Dervisoglu", "Marc E. Levitt", "Hector R. Sucar", "Ron G. Walther"], "https://doi.org/10.1145/196244.196383", "dac", 1994]], "Ron G. Walther": [["Microprocessor Testing: Which Technique is Best? (Panel)", ["Jacob A. Abraham", "Sandip Kundu", "Janak H. Patel", "Manuel A. dAbreu", "Bulent I. Dervisoglu", "Marc E. Levitt", "Hector R. Sucar", "Ron G. Walther"], "https://doi.org/10.1145/196244.196383", "dac", 1994]], "Sanko Lan": [["Placement and Routing for a Field Programmable Multi-Chip Module", ["Sanko Lan", "Avi Ziv", "Abbas El Gamal"], "https://doi.org/10.1145/196244.196386", "dac", 1994]], "Avi Ziv": [["Placement and Routing for a Field Programmable Multi-Chip Module", ["Sanko Lan", "Avi Ziv", "Abbas El Gamal"], "https://doi.org/10.1145/196244.196386", "dac", 1994]], "Abbas El Gamal": [["Placement and Routing for a Field Programmable Multi-Chip Module", ["Sanko Lan", "Avi Ziv", "Abbas El Gamal"], "https://doi.org/10.1145/196244.196386", "dac", 1994]], "Sudip Nag": [["Performance-Driven Simultaneous Place and Route for Row-Based FPGAs", ["Sudip Nag", "Rob A. Rutenbar"], "https://doi.org/10.1145/196244.196387", "dac", 1994]], "Shih-Chieh Chang": [["Layout Driven Logic Synthesis for FPGAs", ["Shih-Chieh Chang", "Kwang-Ting Cheng", "Nam Sung Woo", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/196244.196388", "dac", 1994]], "Kwang-Ting Cheng": [["Layout Driven Logic Synthesis for FPGAs", ["Shih-Chieh Chang", "Kwang-Ting Cheng", "Nam Sung Woo", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/196244.196388", "dac", 1994], ["Generation of High Quality Non-Robust Tests for Path Delay Faults", ["Kwang-Ting Cheng", "Hsi-Chuan Chen"], "https://doi.org/10.1145/196244.196423", "dac", 1994], ["On the Computation of the Set of Reachable States of Hybrid Models", ["A. S. Krishnakumar", "Kwang-Ting Cheng"], "https://doi.org/10.1145/196244.196583", "dac", 1994]], "Nam Sung Woo": [["Layout Driven Logic Synthesis for FPGAs", ["Shih-Chieh Chang", "Kwang-Ting Cheng", "Nam Sung Woo", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/196244.196388", "dac", 1994]], "Malgorzata Marek-Sadowska": [["Layout Driven Logic Synthesis for FPGAs", ["Shih-Chieh Chang", "Kwang-Ting Cheng", "Nam Sung Woo", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/196244.196388", "dac", 1994], ["Boolean Matching Using Generalized Reed-Muller Forms", ["Chien-Chung Tsai", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/196244.196404", "dac", 1994], ["Minimal Delay Interconnect Design Using Alphabetic Trees", ["Ashok Vittal", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/196244.196432", "dac", 1994]], "Kenneth L. McMillan": [["Fitting Formal Methods into the Design Cycle", ["Kenneth L. McMillan"], "https://doi.org/10.1145/196244.196392", "dac", 1994], ["Panel: Complex System Verification: The Challenge Ahead", ["Ronald Collett", "Mike Gianfagna", "Michel Courtoy", "Martin Baynes", "Johan Van Ginderdeuren", "Kenneth L. McMillan", "Stephen Ricca", "Alberto L. Sangiovanni-Vincentelli", "Steve Sapiro", "Naeem Zafar"], "https://doi.org/10.1145/196244.196394", "dac", 1994]], "Mike Gianfagna": [["Panel: Complex System Verification: The Challenge Ahead", ["Ronald Collett", "Mike Gianfagna", "Michel Courtoy", "Martin Baynes", "Johan Van Ginderdeuren", "Kenneth L. McMillan", "Stephen Ricca", "Alberto L. Sangiovanni-Vincentelli", "Steve Sapiro", "Naeem Zafar"], "https://doi.org/10.1145/196244.196394", "dac", 1994]], "Michel Courtoy": [["Panel: Complex System Verification: The Challenge Ahead", ["Ronald Collett", "Mike Gianfagna", "Michel Courtoy", "Martin Baynes", "Johan Van Ginderdeuren", "Kenneth L. McMillan", "Stephen Ricca", "Alberto L. Sangiovanni-Vincentelli", "Steve Sapiro", "Naeem Zafar"], "https://doi.org/10.1145/196244.196394", "dac", 1994]], "Martin Baynes": [["Panel: Complex System Verification: The Challenge Ahead", ["Ronald Collett", "Mike Gianfagna", "Michel Courtoy", "Martin Baynes", "Johan Van Ginderdeuren", "Kenneth L. McMillan", "Stephen Ricca", "Alberto L. Sangiovanni-Vincentelli", "Steve Sapiro", "Naeem Zafar"], "https://doi.org/10.1145/196244.196394", "dac", 1994]], "Johan Van Ginderdeuren": [["Panel: Complex System Verification: The Challenge Ahead", ["Ronald Collett", "Mike Gianfagna", "Michel Courtoy", "Martin Baynes", "Johan Van Ginderdeuren", "Kenneth L. McMillan", "Stephen Ricca", "Alberto L. Sangiovanni-Vincentelli", "Steve Sapiro", "Naeem Zafar"], "https://doi.org/10.1145/196244.196394", "dac", 1994]], "Stephen Ricca": [["Panel: Complex System Verification: The Challenge Ahead", ["Ronald Collett", "Mike Gianfagna", "Michel Courtoy", "Martin Baynes", "Johan Van Ginderdeuren", "Kenneth L. McMillan", "Stephen Ricca", "Alberto L. Sangiovanni-Vincentelli", "Steve Sapiro", "Naeem Zafar"], "https://doi.org/10.1145/196244.196394", "dac", 1994]], "Steve Sapiro": [["Panel: Complex System Verification: The Challenge Ahead", ["Ronald Collett", "Mike Gianfagna", "Michel Courtoy", "Martin Baynes", "Johan Van Ginderdeuren", "Kenneth L. McMillan", "Stephen Ricca", "Alberto L. Sangiovanni-Vincentelli", "Steve Sapiro", "Naeem Zafar"], "https://doi.org/10.1145/196244.196394", "dac", 1994]], "Naeem Zafar": [["Panel: Complex System Verification: The Challenge Ahead", ["Ronald Collett", "Mike Gianfagna", "Michel Courtoy", "Martin Baynes", "Johan Van Ginderdeuren", "Kenneth L. McMillan", "Stephen Ricca", "Alberto L. Sangiovanni-Vincentelli", "Steve Sapiro", "Naeem Zafar"], "https://doi.org/10.1145/196244.196394", "dac", 1994]], "Andisheh Sarabi": [["A Comprehensive Approach to Logic Synthesis and Physical Design for Two-Dimensional Logic Arrays", ["Andisheh Sarabi", "Ning Song", "Malgorzata Chrzanowska-Jeske", "Marek A. Perkowski"], "https://doi.org/10.1145/196244.196398", "dac", 1994], ["Efficient Representation and Manipulation of Switching Functions Based on Ordered Kronecker Functional Decision Diagrams", ["Rolf Drechsler", "Andisheh Sarabi", "Michael Theobald", "Bernd Becker", "Marek A. Perkowski"], "https://doi.org/10.1145/196244.196444", "dac", 1994]], "Ning Song": [["A Comprehensive Approach to Logic Synthesis and Physical Design for Two-Dimensional Logic Arrays", ["Andisheh Sarabi", "Ning Song", "Malgorzata Chrzanowska-Jeske", "Marek A. Perkowski"], "https://doi.org/10.1145/196244.196398", "dac", 1994]], "Malgorzata Chrzanowska-Jeske": [["A Comprehensive Approach to Logic Synthesis and Physical Design for Two-Dimensional Logic Arrays", ["Andisheh Sarabi", "Ning Song", "Malgorzata Chrzanowska-Jeske", "Marek A. Perkowski"], "https://doi.org/10.1145/196244.196398", "dac", 1994]], "Marek A. Perkowski": [["A Comprehensive Approach to Logic Synthesis and Physical Design for Two-Dimensional Logic Arrays", ["Andisheh Sarabi", "Ning Song", "Malgorzata Chrzanowska-Jeske", "Marek A. Perkowski"], "https://doi.org/10.1145/196244.196398", "dac", 1994], ["Efficient Representation and Manipulation of Switching Functions Based on Ordered Kronecker Functional Decision Diagrams", ["Rolf Drechsler", "Andisheh Sarabi", "Michael Theobald", "Bernd Becker", "Marek A. Perkowski"], "https://doi.org/10.1145/196244.196444", "dac", 1994]], "Lalgudi N. Kannan": [["A Methodology and Algorithms for Post-Placement Delay Optimization", ["Lalgudi N. Kannan", "Peter Suaris", "Hong-Gee Fang"], "https://doi.org/10.1145/196244.196399", "dac", 1994]], "Peter Suaris": [["A Methodology and Algorithms for Post-Placement Delay Optimization", ["Lalgudi N. Kannan", "Peter Suaris", "Hong-Gee Fang"], "https://doi.org/10.1145/196244.196399", "dac", 1994]], "Hong-Gee Fang": [["A Methodology and Algorithms for Post-Placement Delay Optimization", ["Lalgudi N. Kannan", "Peter Suaris", "Hong-Gee Fang"], "https://doi.org/10.1145/196244.196399", "dac", 1994]], "Sasan Iman": [["Technology Mapping Using Fuzzy Logic", ["Sasan Iman", "Massoud Pedram", "Kamal Chaudhary"], "https://doi.org/10.1145/196244.196402", "dac", 1994]], "Kamal Chaudhary": [["Technology Mapping Using Fuzzy Logic", ["Sasan Iman", "Massoud Pedram", "Kamal Chaudhary"], "https://doi.org/10.1145/196244.196402", "dac", 1994]], "Chien-Chung Tsai": [["Boolean Matching Using Generalized Reed-Muller Forms", ["Chien-Chung Tsai", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/196244.196404", "dac", 1994]], "Ishwar Parulkar": [["Extraction of a High-level structural Representation from Circuit Descriptions with Applications to DFT/BIST", ["Ishwar Parulkar", "Melvin A. Breuer", "Charles Njinda"], "https://doi.org/10.1145/196244.196417", "dac", 1994]], "Melvin A. Breuer": [["Extraction of a High-level structural Representation from Circuit Descriptions with Applications to DFT/BIST", ["Ishwar Parulkar", "Melvin A. Breuer", "Charles Njinda"], "https://doi.org/10.1145/196244.196417", "dac", 1994]], "Charles Njinda": [["Extraction of a High-level structural Representation from Circuit Descriptions with Applications to DFT/BIST", ["Ishwar Parulkar", "Melvin A. Breuer", "Charles Njinda"], "https://doi.org/10.1145/196244.196417", "dac", 1994]], "Krishnendu Chakrabarty": [["DFBT: A Design-for-Testability Method Based on Balance Testing", ["Krishnendu Chakrabarty", "John P. Hayes"], "https://doi.org/10.1145/196244.196419", "dac", 1994]], "John P. Hayes": [["DFBT: A Design-for-Testability Method Based on Balance Testing", ["Krishnendu Chakrabarty", "John P. Hayes"], "https://doi.org/10.1145/196244.196419", "dac", 1994]], "Irith Pomeranz": [["Design-for-Testability for Path Delay Faults in Large Combinatorial Circuits Using Test-Points", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1145/196244.196421", "dac", 1994], ["On Improving Fault Diagnosis for Synchronous Sequential Circuits", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1145/196244.196517", "dac", 1994]], "Sudhakar M. Reddy": [["Design-for-Testability for Path Delay Faults in Large Combinatorial Circuits Using Test-Points", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1145/196244.196421", "dac", 1994], ["On Improving Fault Diagnosis for Synchronous Sequential Circuits", ["Irith Pomeranz", "Sudhakar M. Reddy"], "https://doi.org/10.1145/196244.196517", "dac", 1994]], "Hsi-Chuan Chen": [["Generation of High Quality Non-Robust Tests for Path Delay Faults", ["Kwang-Ting Cheng", "Hsi-Chuan Chen"], "https://doi.org/10.1145/196244.196423", "dac", 1994]], "Jui-Ching Shyur": [["On Testing Wave Pipelined Circuits", ["Jui-Ching Shyur", "Hung-Pin Chen", "Tai-Ming Parng"], "https://doi.org/10.1145/196244.196425", "dac", 1994]], "Hung-Pin Chen": [["On Testing Wave Pipelined Circuits", ["Jui-Ching Shyur", "Hung-Pin Chen", "Tai-Ming Parng"], "https://doi.org/10.1145/196244.196425", "dac", 1994]], "Tai-Ming Parng": [["On Testing Wave Pipelined Circuits", ["Jui-Ching Shyur", "Hung-Pin Chen", "Tai-Ming Parng"], "https://doi.org/10.1145/196244.196425", "dac", 1994]], "Masato Edahiro": [["An Efficient Zero-Skew Routing Algorithm", ["Masato Edahiro"], "https://doi.org/10.1145/196244.196426", "dac", 1994]], "Kenneth D. Boese": [["Rectilinear Steiner Trees with Minimum Elmore Delay", ["Kenneth D. Boese", "Andrew B. Kahng", "Bernard A. McCoy", "Gabriel Robins"], "https://doi.org/10.1145/196244.196428", "dac", 1994]], "Andrew B. Kahng": [["Rectilinear Steiner Trees with Minimum Elmore Delay", ["Kenneth D. Boese", "Andrew B. Kahng", "Bernard A. McCoy", "Gabriel Robins"], "https://doi.org/10.1145/196244.196428", "dac", 1994], ["Delay Analysis of VLSI Interconnections Using the Diffusion Equation Model", ["Andrew B. Kahng", "Sudhakar Muddu"], "https://doi.org/10.1145/196244.196556", "dac", 1994], ["Multi-Way Partitioning Via Spacefilling curves and Dynamic Programming", ["Charles J. Alpert", "Andrew B. Kahng"], "https://doi.org/10.1145/196244.196603", "dac", 1994]], "Bernard A. McCoy": [["Rectilinear Steiner Trees with Minimum Elmore Delay", ["Kenneth D. Boese", "Andrew B. Kahng", "Bernard A. McCoy", "Gabriel Robins"], "https://doi.org/10.1145/196244.196428", "dac", 1994]], "Gabriel Robins": [["Rectilinear Steiner Trees with Minimum Elmore Delay", ["Kenneth D. Boese", "Andrew B. Kahng", "Bernard A. McCoy", "Gabriel Robins"], "https://doi.org/10.1145/196244.196428", "dac", 1994]], "Sachin S. Sapatnekar": [["RC Interconnect Optimization Under the Elmore Delay Model", ["Sachin S. Sapatnekar"], "https://doi.org/10.1145/196244.196430", "dac", 1994]], "Ashok Vittal": [["Minimal Delay Interconnect Design Using Alphabetic Trees", ["Ashok Vittal", "Malgorzata Marek-Sadowska"], "https://doi.org/10.1145/196244.196432", "dac", 1994]], "Qiong Yu": [["Algorithmic Aspects of Three Dimensional MCM Routing", ["Qiong Yu", "Sandeep Badida", "Naveed A. Sherwani"], "https://doi.org/10.1145/196244.196434", "dac", 1994]], "Sandeep Badida": [["Algorithmic Aspects of Three Dimensional MCM Routing", ["Qiong Yu", "Sandeep Badida", "Naveed A. Sherwani"], "https://doi.org/10.1145/196244.196434", "dac", 1994]], "Hua Xue": [["Routing for Manufacturability", ["Hua Xue", "Ed P. Huijbregts", "Jochen A. G. Jess"], "https://doi.org/10.1145/196244.196435", "dac", 1994]], "Ed P. Huijbregts": [["Routing for Manufacturability", ["Hua Xue", "Ed P. Huijbregts", "Jochen A. G. Jess"], "https://doi.org/10.1145/196244.196435", "dac", 1994]], "Jochen A. G. Jess": [["Routing for Manufacturability", ["Hua Xue", "Ed P. Huijbregts", "Jochen A. G. Jess"], "https://doi.org/10.1145/196244.196435", "dac", 1994]], "Andrew J. Graham": [["Technology Summit - A View from the Top (Panel)", ["Andrew J. Graham", "Richard Goldman", "Wen-Tsuen Chen", "Kerry Hanson", "Nikolay G. Malishev", "Shin-ichi Nakayama"], "https://doi.org/10.1145/196244.196437", "dac", 1994]], "Richard Goldman": [["Technology Summit - A View from the Top (Panel)", ["Andrew J. Graham", "Richard Goldman", "Wen-Tsuen Chen", "Kerry Hanson", "Nikolay G. Malishev", "Shin-ichi Nakayama"], "https://doi.org/10.1145/196244.196437", "dac", 1994]], "Wen-Tsuen Chen": [["Technology Summit - A View from the Top (Panel)", ["Andrew J. Graham", "Richard Goldman", "Wen-Tsuen Chen", "Kerry Hanson", "Nikolay G. Malishev", "Shin-ichi Nakayama"], "https://doi.org/10.1145/196244.196437", "dac", 1994]], "Kerry Hanson": [["Technology Summit - A View from the Top (Panel)", ["Andrew J. Graham", "Richard Goldman", "Wen-Tsuen Chen", "Kerry Hanson", "Nikolay G. Malishev", "Shin-ichi Nakayama"], "https://doi.org/10.1145/196244.196437", "dac", 1994]], "Nikolay G. Malishev": [["Technology Summit - A View from the Top (Panel)", ["Andrew J. Graham", "Richard Goldman", "Wen-Tsuen Chen", "Kerry Hanson", "Nikolay G. Malishev", "Shin-ichi Nakayama"], "https://doi.org/10.1145/196244.196437", "dac", 1994]], "Shin-ichi Nakayama": [["Technology Summit - A View from the Top (Panel)", ["Andrew J. Graham", "Richard Goldman", "Wen-Tsuen Chen", "Kerry Hanson", "Nikolay G. Malishev", "Shin-ichi Nakayama"], "https://doi.org/10.1145/196244.196437", "dac", 1994]], "Rajeev Murgai": [["Optimum Functional Decomposition Using Encoding", ["Rajeev Murgai", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196440", "dac", 1994]], "Rolf Drechsler": [["Efficient Representation and Manipulation of Switching Functions Based on Ordered Kronecker Functional Decision Diagrams", ["Rolf Drechsler", "Andisheh Sarabi", "Michael Theobald", "Bernd Becker", "Marek A. Perkowski"], "https://doi.org/10.1145/196244.196444", "dac", 1994]], "Michael Theobald": [["Efficient Representation and Manipulation of Switching Functions Based on Ordered Kronecker Functional Decision Diagrams", ["Rolf Drechsler", "Andisheh Sarabi", "Michael Theobald", "Bernd Becker", "Marek A. Perkowski"], "https://doi.org/10.1145/196244.196444", "dac", 1994]], "Bernd Becker": [["Efficient Representation and Manipulation of Switching Functions Based on Ordered Kronecker Functional Decision Diagrams", ["Rolf Drechsler", "Andisheh Sarabi", "Michael Theobald", "Bernd Becker", "Marek A. Perkowski"], "https://doi.org/10.1145/196244.196444", "dac", 1994]], "Shin-ichi Minato": [["Calculation of Unate Cube Set Algebra Using Zero-Suppressed BDDs", ["Shin-ichi Minato"], "https://doi.org/10.1145/196244.196446", "dac", 1994]], "Alexander Saldanha": [["Performance Optimization Using Exact Sensitization", ["Alexander Saldanha", "Heather Harkness", "Patrick C. McGeer", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196448", "dac", 1994]], "Heather Harkness": [["Performance Optimization Using Exact Sensitization", ["Alexander Saldanha", "Heather Harkness", "Patrick C. McGeer", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196448", "dac", 1994]], "Patrick C. McGeer": [["Performance Optimization Using Exact Sensitization", ["Alexander Saldanha", "Heather Harkness", "Patrick C. McGeer", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196448", "dac", 1994], ["DA Algorithms in Non-EDA Applications: How Universal Are Our Techniques? (Panel)", ["Patrick C. McGeer", "Steven Trimberger", "Erik Carlson", "Dave Hightower", "Ulrich Lauther", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196513", "dac", 1994]], "Kazuo Iwama": [["Random Generation of Test Instances for Logic Optimizers", ["Kazuo Iwama", "Kensuke Hino"], "https://doi.org/10.1145/196244.196452", "dac", 1994]], "Kensuke Hino": [["Random Generation of Test Instances for Logic Optimizers", ["Kazuo Iwama", "Kensuke Hino"], "https://doi.org/10.1145/196244.196452", "dac", 1994]], "Kurt Keutzer": [["Hardware-Software Co-Design and ESDA", ["Kurt Keutzer"], "https://doi.org/10.1145/196244.196454", "dac", 1994]], "Asawaree Kalavade": [["Manifestations of Heterogeneity in Hardware/Software Co-Design", ["Asawaree Kalavade", "Edward A. Lee"], "https://doi.org/10.1145/196244.196457", "dac", 1994]], "Edward A. Lee": [["Manifestations of Heterogeneity in Hardware/Software Co-Design", ["Asawaree Kalavade", "Edward A. Lee"], "https://doi.org/10.1145/196244.196457", "dac", 1994]], "James A. Rowson": [["Hardware/Software Co-Simulation", ["James A. Rowson"], "https://doi.org/10.1145/196244.196458", "dac", 1994]], "S. C. Prasad": [["A System for Incremental Synthesis to Gate-Level and Reoptimization Following RTL Design Changes", ["S. C. Prasad", "P. Anirudhan", "Patrick W. Bosshart"], "https://doi.org/10.1145/196244.196461", "dac", 1994]], "P. Anirudhan": [["A System for Incremental Synthesis to Gate-Level and Reoptimization Following RTL Design Changes", ["S. C. Prasad", "P. Anirudhan", "Patrick W. Bosshart"], "https://doi.org/10.1145/196244.196461", "dac", 1994]], "Patrick W. Bosshart": [["A System for Incremental Synthesis to Gate-Level and Reoptimization Following RTL Design Changes", ["S. C. Prasad", "P. Anirudhan", "Patrick W. Bosshart"], "https://doi.org/10.1145/196244.196461", "dac", 1994]], "Oz Levia": [["Lessons in Language Design: Cost/Benefit analysis of VHDL Features", ["Oz Levia", "Serge Maginot", "Jacques Rouillard"], "https://doi.org/10.1145/196244.196464", "dac", 1994]], "Serge Maginot": [["Lessons in Language Design: Cost/Benefit analysis of VHDL Features", ["Oz Levia", "Serge Maginot", "Jacques Rouillard"], "https://doi.org/10.1145/196244.196464", "dac", 1994]], "Jacques Rouillard": [["Lessons in Language Design: Cost/Benefit analysis of VHDL Features", ["Oz Levia", "Serge Maginot", "Jacques Rouillard"], "https://doi.org/10.1145/196244.196464", "dac", 1994]], "Felice Balarin": [["HSIS: A BDD-Based Environment for Formal Verification", ["Adnan Aziz", "Felice Balarin", "Szu-Tsung Cheng", "Ramin Hojati", "Timothy Kam", "Sriram C. Krishnan", "Rajeev K. Ranjan", "Thomas R. Shiple", "Vigyan Singhal", "Serdar Tasiran", "Huey-Yih Wang", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196467", "dac", 1994]], "Szu-Tsung Cheng": [["HSIS: A BDD-Based Environment for Formal Verification", ["Adnan Aziz", "Felice Balarin", "Szu-Tsung Cheng", "Ramin Hojati", "Timothy Kam", "Sriram C. Krishnan", "Rajeev K. Ranjan", "Thomas R. Shiple", "Vigyan Singhal", "Serdar Tasiran", "Huey-Yih Wang", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196467", "dac", 1994]], "Timothy Kam": [["HSIS: A BDD-Based Environment for Formal Verification", ["Adnan Aziz", "Felice Balarin", "Szu-Tsung Cheng", "Ramin Hojati", "Timothy Kam", "Sriram C. Krishnan", "Rajeev K. Ranjan", "Thomas R. Shiple", "Vigyan Singhal", "Serdar Tasiran", "Huey-Yih Wang", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196467", "dac", 1994], ["A Fully Implicit Algorithm for Exact State Minimization", ["Timothy Kam", "Tiziano Villa", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196615", "dac", 1994]], "Sriram C. Krishnan": [["HSIS: A BDD-Based Environment for Formal Verification", ["Adnan Aziz", "Felice Balarin", "Szu-Tsung Cheng", "Ramin Hojati", "Timothy Kam", "Sriram C. Krishnan", "Rajeev K. Ranjan", "Thomas R. Shiple", "Vigyan Singhal", "Serdar Tasiran", "Huey-Yih Wang", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196467", "dac", 1994]], "Rajeev K. Ranjan": [["HSIS: A BDD-Based Environment for Formal Verification", ["Adnan Aziz", "Felice Balarin", "Szu-Tsung Cheng", "Ramin Hojati", "Timothy Kam", "Sriram C. Krishnan", "Rajeev K. Ranjan", "Thomas R. Shiple", "Vigyan Singhal", "Serdar Tasiran", "Huey-Yih Wang", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196467", "dac", 1994]], "Vigyan Singhal": [["HSIS: A BDD-Based Environment for Formal Verification", ["Adnan Aziz", "Felice Balarin", "Szu-Tsung Cheng", "Ramin Hojati", "Timothy Kam", "Sriram C. Krishnan", "Rajeev K. Ranjan", "Thomas R. Shiple", "Vigyan Singhal", "Serdar Tasiran", "Huey-Yih Wang", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196467", "dac", 1994]], "Huey-Yih Wang": [["HSIS: A BDD-Based Environment for Formal Verification", ["Adnan Aziz", "Felice Balarin", "Szu-Tsung Cheng", "Ramin Hojati", "Timothy Kam", "Sriram C. Krishnan", "Rajeev K. Ranjan", "Thomas R. Shiple", "Vigyan Singhal", "Serdar Tasiran", "Huey-Yih Wang", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196467", "dac", 1994], ["Permissible Observability Relations in FSM Networks", ["Huey-Yih Wang", "Robert K. Brayton"], "https://doi.org/10.1145/196244.196613", "dac", 1994]], "P. H. Kelly": [["Rapid Prototyping of ASIC Based Systems", ["P. H. Kelly", "Kevin J. Page", "Paul M. Chau"], "https://doi.org/10.1145/196244.196468", "dac", 1994]], "Kevin J. Page": [["Rapid Prototyping of ASIC Based Systems", ["P. H. Kelly", "Kevin J. Page", "Paul M. Chau"], "https://doi.org/10.1145/196244.196468", "dac", 1994]], "Paul M. Chau": [["Rapid Prototyping of ASIC Based Systems", ["P. H. Kelly", "Kevin J. Page", "Paul M. Chau"], "https://doi.org/10.1145/196244.196468", "dac", 1994]], "Polen Kission": [["Structured Design Methodology for High-Level Design", ["Polen Kission", "Hong Ding", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/196244.196470", "dac", 1994]], "Hong Ding": [["Structured Design Methodology for High-Level Design", ["Polen Kission", "Hong Ding", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/196244.196470", "dac", 1994]], "Ahmed Amine Jerraya": [["Structured Design Methodology for High-Level Design", ["Polen Kission", "Hong Ding", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/196244.196470", "dac", 1994]], "Reid A. Baldwin": [["Design Methodology Management Using Graph Grammars", ["Reid A. Baldwin", "Moon-Jung Chung"], "https://doi.org/10.1145/196244.196472", "dac", 1994]], "Moon-Jung Chung": [["Design Methodology Management Using Graph Grammars", ["Reid A. Baldwin", "Moon-Jung Chung"], "https://doi.org/10.1145/196244.196472", "dac", 1994]], "Ivan P. Radivojevic": [["Incorporating Speculative Execution in Exact Control-Dependent Scheduling", ["Ivan P. Radivojevic", "Forrest Brewer"], "https://doi.org/10.1145/196244.196473", "dac", 1994]], "Forrest Brewer": [["Incorporating Speculative Execution in Exact Control-Dependent Scheduling", ["Ivan P. Radivojevic", "Forrest Brewer"], "https://doi.org/10.1145/196244.196473", "dac", 1994]], "Nelson L. Passos": [["Loop Pipelining for Scheduling Multi-Dimensional Systems via Rotation", ["Nelson L. Passos", "Edwin Hsing-Mean Sha", "Steven C. Bass"], "https://doi.org/10.1145/196244.196475", "dac", 1994]], "Edwin Hsing-Mean Sha": [["Loop Pipelining for Scheduling Multi-Dimensional Systems via Rotation", ["Nelson L. Passos", "Edwin Hsing-Mean Sha", "Steven C. Bass"], "https://doi.org/10.1145/196244.196475", "dac", 1994]], "Steven C. Bass": [["Loop Pipelining for Scheduling Multi-Dimensional Systems via Rotation", ["Nelson L. Passos", "Edwin Hsing-Mean Sha", "Steven C. Bass"], "https://doi.org/10.1145/196244.196475", "dac", 1994]], "Maria Domenica Di Benedetto": [["Chain Closure: A Problem in Molecular CAD", ["Maria Domenica Di Benedetto", "Pasquale Lucibello", "Alberto L. Sangiovanni-Vincentelli", "K. Yamaguchi"], "https://doi.org/10.1145/196244.196510", "dac", 1994]], "Pasquale Lucibello": [["Chain Closure: A Problem in Molecular CAD", ["Maria Domenica Di Benedetto", "Pasquale Lucibello", "Alberto L. Sangiovanni-Vincentelli", "K. Yamaguchi"], "https://doi.org/10.1145/196244.196510", "dac", 1994]], "K. Yamaguchi": [["Chain Closure: A Problem in Molecular CAD", ["Maria Domenica Di Benedetto", "Pasquale Lucibello", "Alberto L. Sangiovanni-Vincentelli", "K. Yamaguchi"], "https://doi.org/10.1145/196244.196510", "dac", 1994]], "Steven Trimberger": [["DA Algorithms in Non-EDA Applications: How Universal Are Our Techniques? (Panel)", ["Patrick C. McGeer", "Steven Trimberger", "Erik Carlson", "Dave Hightower", "Ulrich Lauther", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196513", "dac", 1994], ["Design Automation Tools for FPGA Design (Panel)", ["Kella Knack", "Gordan Hyland", "Jim Jasmin", "John Frediani", "Tom Reiner", "Steven Trimberger", "Gabriele Saucier"], "https://doi.org/10.1145/196244.196611", "dac", 1994]], "Erik Carlson": [["DA Algorithms in Non-EDA Applications: How Universal Are Our Techniques? (Panel)", ["Patrick C. McGeer", "Steven Trimberger", "Erik Carlson", "Dave Hightower", "Ulrich Lauther", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196513", "dac", 1994]], "Dave Hightower": [["DA Algorithms in Non-EDA Applications: How Universal Are Our Techniques? (Panel)", ["Patrick C. McGeer", "Steven Trimberger", "Erik Carlson", "Dave Hightower", "Ulrich Lauther", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196513", "dac", 1994]], "Ulrich Lauther": [["DA Algorithms in Non-EDA Applications: How Universal Are Our Techniques? (Panel)", ["Patrick C. McGeer", "Steven Trimberger", "Erik Carlson", "Dave Hightower", "Ulrich Lauther", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196513", "dac", 1994]], "Takaharu Nagumo": [["VFSIM: Vectorized Fault Simulator Using a Reduction Technique Excluding Temporarily Unobservable Faults", ["Takaharu Nagumo", "Masahiko Nagai", "Takao Nishida", "Masayuki Miyoshi", "Shunsuke Miyamoto"], "https://doi.org/10.1145/196244.196519", "dac", 1994]], "Masahiko Nagai": [["VFSIM: Vectorized Fault Simulator Using a Reduction Technique Excluding Temporarily Unobservable Faults", ["Takaharu Nagumo", "Masahiko Nagai", "Takao Nishida", "Masayuki Miyoshi", "Shunsuke Miyamoto"], "https://doi.org/10.1145/196244.196519", "dac", 1994]], "Takao Nishida": [["VFSIM: Vectorized Fault Simulator Using a Reduction Technique Excluding Temporarily Unobservable Faults", ["Takaharu Nagumo", "Masahiko Nagai", "Takao Nishida", "Masayuki Miyoshi", "Shunsuke Miyamoto"], "https://doi.org/10.1145/196244.196519", "dac", 1994]], "Masayuki Miyoshi": [["VFSIM: Vectorized Fault Simulator Using a Reduction Technique Excluding Temporarily Unobservable Faults", ["Takaharu Nagumo", "Masahiko Nagai", "Takao Nishida", "Masayuki Miyoshi", "Shunsuke Miyamoto"], "https://doi.org/10.1145/196244.196519", "dac", 1994]], "Shunsuke Miyamoto": [["VFSIM: Vectorized Fault Simulator Using a Reduction Technique Excluding Temporarily Unobservable Faults", ["Takaharu Nagumo", "Masahiko Nagai", "Takao Nishida", "Masayuki Miyoshi", "Shunsuke Miyamoto"], "https://doi.org/10.1145/196244.196519", "dac", 1994]], "Keerthi Heragu": [["An Efficient Path Delay Fault Coverage Estimator", ["Keerthi Heragu", "Michael L. Bushnell", "Vishwani D. Agrawal"], "https://doi.org/10.1145/196244.196521", "dac", 1994]], "Michael L. Bushnell": [["An Efficient Path Delay Fault Coverage Estimator", ["Keerthi Heragu", "Michael L. Bushnell", "Vishwani D. Agrawal"], "https://doi.org/10.1145/196244.196521", "dac", 1994]], "Manfred Henftling": [["Path Hashing to Accelerate Delay Fault Simulation", ["Manfred Henftling", "Hannes C. Wittmann", "Kurt Antreich"], "https://doi.org/10.1145/196244.196523", "dac", 1994]], "Hannes C. Wittmann": [["Path Hashing to Accelerate Delay Fault Simulation", ["Manfred Henftling", "Hannes C. Wittmann", "Kurt Antreich"], "https://doi.org/10.1145/196244.196523", "dac", 1994]], "Kurt Antreich": [["Path Hashing to Accelerate Delay Fault Simulation", ["Manfred Henftling", "Hannes C. Wittmann", "Kurt Antreich"], "https://doi.org/10.1145/196244.196523", "dac", 1994]], "Kenneth A. Radtke": [["The AT&T 5ESS Hardware Design Environment: A Large System's Hardware design Process", ["Kenneth A. Radtke"], "https://doi.org/10.1145/196244.196524", "dac", 1994]], "Albert E. Casavant": [["MIST - A Design Aid for Programmable Pipelined Processors", ["Albert E. Casavant"], "https://doi.org/10.1145/196244.196526", "dac", 1994]], "Hong Shin Jun": [["Automatic Synthesis of Pipeline Structures with Variable Data Initiation Intervals", ["Hong Shin Jun", "Sun Young Hwang"], "https://doi.org/10.1145/196244.196528", "dac", 1994]], "Sun Young Hwang": [["Automatic Synthesis of Pipeline Structures with Variable Data Initiation Intervals", ["Hong Shin Jun", "Sun Young Hwang"], "https://doi.org/10.1145/196244.196528", "dac", 1994]], "Yaw Fann": [["Global Scheduling for High-Level Synthesis Applications", ["Yaw Fann", "Minjoong Rim", "Rajiv Jain"], "https://doi.org/10.1145/196244.196529", "dac", 1994]], "Minjoong Rim": [["Global Scheduling for High-Level Synthesis Applications", ["Yaw Fann", "Minjoong Rim", "Rajiv Jain"], "https://doi.org/10.1145/196244.196529", "dac", 1994]], "Rajiv Jain": [["Global Scheduling for High-Level Synthesis Applications", ["Yaw Fann", "Minjoong Rim", "Rajiv Jain"], "https://doi.org/10.1145/196244.196529", "dac", 1994]], "Sanjiv Narayan": [["Protocol Generation for Communication Channels", ["Sanjiv Narayan", "Daniel Gajski"], "https://doi.org/10.1145/196244.196530", "dac", 1994]], "Daniel Gajski": [["Protocol Generation for Communication Channels", ["Sanjiv Narayan", "Daniel Gajski"], "https://doi.org/10.1145/196244.196530", "dac", 1994]], "Ramesh Karri": [["Area-Efficient Fault Detection During Self-Recovering Microarchitecture Synthesis", ["Ramesh Karri", "Alex Orailoglu"], "https://doi.org/10.1145/196244.196532", "dac", 1994]], "Lawrence F. Arnstein": [["The Attributed-Behavior Abstraction and Synthesis Tools", ["Lawrence F. Arnstein", "Donald E. Thomas"], "https://doi.org/10.1145/196244.196552", "dac", 1994]], "Donald E. Thomas": [["The Attributed-Behavior Abstraction and Synthesis Tools", ["Lawrence F. Arnstein", "Donald E. Thomas"], "https://doi.org/10.1145/196244.196552", "dac", 1994]], "David Agnew": [["Design Reuse: Fact or Fiction? (Panel)", ["Nikil D. Dutt", "David Agnew", "Raul Camposano", "Antun Domic", "Manfred Wiesel", "Hiroto Yasuura"], "https://doi.org/10.1145/196244.196555", "dac", 1994]], "Raul Camposano": [["Design Reuse: Fact or Fiction? (Panel)", ["Nikil D. Dutt", "David Agnew", "Raul Camposano", "Antun Domic", "Manfred Wiesel", "Hiroto Yasuura"], "https://doi.org/10.1145/196244.196555", "dac", 1994]], "Antun Domic": [["Design Reuse: Fact or Fiction? (Panel)", ["Nikil D. Dutt", "David Agnew", "Raul Camposano", "Antun Domic", "Manfred Wiesel", "Hiroto Yasuura"], "https://doi.org/10.1145/196244.196555", "dac", 1994]], "Manfred Wiesel": [["Design Reuse: Fact or Fiction? (Panel)", ["Nikil D. Dutt", "David Agnew", "Raul Camposano", "Antun Domic", "Manfred Wiesel", "Hiroto Yasuura"], "https://doi.org/10.1145/196244.196555", "dac", 1994]], "Hiroto Yasuura": [["Design Reuse: Fact or Fiction? (Panel)", ["Nikil D. Dutt", "David Agnew", "Raul Camposano", "Antun Domic", "Manfred Wiesel", "Hiroto Yasuura"], "https://doi.org/10.1145/196244.196555", "dac", 1994]], "Sudhakar Muddu": [["Delay Analysis of VLSI Interconnections Using the Diffusion Equation Model", ["Andrew B. Kahng", "Sudhakar Muddu"], "https://doi.org/10.1145/196244.196556", "dac", 1994]], "Vladimir A. Koval": [["MONSTR: A Complete Thermal Simulator of Electronic Systems", ["Vladimir A. Koval", "Igor W. Farmaga", "Andrzej J. Strojwas", "Stephen W. Director"], "https://doi.org/10.1145/196244.196559", "dac", 1994]], "Igor W. Farmaga": [["MONSTR: A Complete Thermal Simulator of Electronic Systems", ["Vladimir A. Koval", "Igor W. Farmaga", "Andrzej J. Strojwas", "Stephen W. Director"], "https://doi.org/10.1145/196244.196559", "dac", 1994]], "Andrzej J. Strojwas": [["MONSTR: A Complete Thermal Simulator of Electronic Systems", ["Vladimir A. Koval", "Igor W. Farmaga", "Andrzej J. Strojwas", "Stephen W. Director"], "https://doi.org/10.1145/196244.196559", "dac", 1994]], "Stephen W. Director": [["MONSTR: A Complete Thermal Simulator of Electronic Systems", ["Vladimir A. Koval", "Igor W. Farmaga", "Andrzej J. Strojwas", "Stephen W. Director"], "https://doi.org/10.1145/196244.196559", "dac", 1994]], "Florentin Dartu": [["A Gate-Delay Model for high-Speed CMOS Circuits", ["Florentin Dartu", "Noel Menezes", "Jessica Qian", "Lawrence T. Pillage"], "https://doi.org/10.1145/196244.196562", "dac", 1994]], "Noel Menezes": [["A Gate-Delay Model for high-Speed CMOS Circuits", ["Florentin Dartu", "Noel Menezes", "Jessica Qian", "Lawrence T. Pillage"], "https://doi.org/10.1145/196244.196562", "dac", 1994]], "Jessica Qian": [["A Gate-Delay Model for high-Speed CMOS Circuits", ["Florentin Dartu", "Noel Menezes", "Jessica Qian", "Lawrence T. Pillage"], "https://doi.org/10.1145/196244.196562", "dac", 1994]], "Lawrence T. Pillage": [["A Gate-Delay Model for high-Speed CMOS Circuits", ["Florentin Dartu", "Noel Menezes", "Jessica Qian", "Lawrence T. Pillage"], "https://doi.org/10.1145/196244.196562", "dac", 1994], ["OTTER: Optimal Termination of Transmission Lines Excluding Radiation", ["Rohini Gupta", "Lawrence T. Pillage"], "https://doi.org/10.1145/196244.196600", "dac", 1994]], "Chung-Jung Chen": [["Transient Sensitivity Computation of MOSFET Circuits Using Iterated Timing Analysis and Selective-Tracing Waveform Eelaxation", ["Chung-Jung Chen", "Wu-Shiung Feng"], "https://doi.org/10.1145/196244.196565", "dac", 1994]], "Wu-Shiung Feng": [["Transient Sensitivity Computation of MOSFET Circuits Using Iterated Timing Analysis and Selective-Tracing Waveform Eelaxation", ["Chung-Jung Chen", "Wu-Shiung Feng"], "https://doi.org/10.1145/196244.196565", "dac", 1994]], "Thomas F. Fox": [["The Design of High-Performance Microprocessors at Digital", ["Thomas F. Fox"], "https://doi.org/10.1145/196244.196570", "dac", 1994]], "Tadahiko Nishimukai": [["Hitachi-PA/50, SH Series Microcontroller", ["Tadahiko Nishimukai"], "https://doi.org/10.1145/196244.196571", "dac", 1994]], "Matthias Schobinger": [["Low Power CMOS Design Strategies", ["Matthias Schobinger", "Tobias G. Noll"], "https://doi.org/10.1145/196244.196574", "dac", 1994]], "Tobias G. Noll": [["Low Power CMOS Design Strategies", ["Matthias Schobinger", "Tobias G. Noll"], "https://doi.org/10.1145/196244.196574", "dac", 1994]], "Derek L. Beatty": [["Formally Verifying a Microprocessor Using a Simulation Methodology", ["Derek L. Beatty", "Randal E. Bryant"], "https://doi.org/10.1145/196244.196575", "dac", 1994]], "Randal E. Bryant": [["Formally Verifying a Microprocessor Using a Simulation Methodology", ["Derek L. Beatty", "Randal E. Bryant"], "https://doi.org/10.1145/196244.196575", "dac", 1994]], "Vishal Bhagwati": [["Automatic Verification of Pipelined Microprocessors", ["Vishal Bhagwati", "Srinivas Devadas"], "https://doi.org/10.1145/196244.196577", "dac", 1994]], "Eric Verlind": [["A Time Abstraction Method for Efficient Verification of Communicating Systems", ["Eric Verlind", "Tilman Kolks", "Gjalt G. de Jong", "Bill Lin", "Hugo De Man"], "https://doi.org/10.1145/196244.196579", "dac", 1994]], "Tilman Kolks": [["A Time Abstraction Method for Efficient Verification of Communicating Systems", ["Eric Verlind", "Tilman Kolks", "Gjalt G. de Jong", "Bill Lin", "Hugo De Man"], "https://doi.org/10.1145/196244.196579", "dac", 1994]], "Hugo De Man": [["A Time Abstraction Method for Efficient Verification of Communicating Systems", ["Eric Verlind", "Tilman Kolks", "Gjalt G. de Jong", "Bill Lin", "Hugo De Man"], "https://doi.org/10.1145/196244.196579", "dac", 1994]], "A. S. Krishnakumar": [["On the Computation of the Set of Reachable States of Hybrid Models", ["A. S. Krishnakumar", "Kwang-Ting Cheng"], "https://doi.org/10.1145/196244.196583", "dac", 1994]], "Tuyen V. Nguyen": [["Efficient Simulation of Lossy and Dispersive Transmission Lines", ["Tuyen V. Nguyen"], "https://doi.org/10.1145/196244.196594", "dac", 1994]], "Monjurul Haque": [["A New Time-Domain Macromodel for Transient Simulation of Uniform/Nonuniform Multiconductor Transmission-Line Interconnections", ["Monjurul Haque", "Ali El-Zein", "Salim Chowdhury"], "https://doi.org/10.1145/196244.196596", "dac", 1994]], "Ali El-Zein": [["A New Time-Domain Macromodel for Transient Simulation of Uniform/Nonuniform Multiconductor Transmission-Line Interconnections", ["Monjurul Haque", "Ali El-Zein", "Salim Chowdhury"], "https://doi.org/10.1145/196244.196596", "dac", 1994]], "Salim Chowdhury": [["A New Time-Domain Macromodel for Transient Simulation of Uniform/Nonuniform Multiconductor Transmission-Line Interconnections", ["Monjurul Haque", "Ali El-Zein", "Salim Chowdhury"], "https://doi.org/10.1145/196244.196596", "dac", 1994]], "Luis Miguel Silveira": [["An Efficient Approach to Transmission Line Simulation Using Measured or Tabulated S-parameter Data", ["Luis Miguel Silveira", "Ibrahim M. Elfadel", "Jacob White", "Moni Chilukuri", "Kenneth S. Kundert"], "https://doi.org/10.1145/196244.196598", "dac", 1994]], "Ibrahim M. Elfadel": [["An Efficient Approach to Transmission Line Simulation Using Measured or Tabulated S-parameter Data", ["Luis Miguel Silveira", "Ibrahim M. Elfadel", "Jacob White", "Moni Chilukuri", "Kenneth S. Kundert"], "https://doi.org/10.1145/196244.196598", "dac", 1994]], "Jacob White": [["An Efficient Approach to Transmission Line Simulation Using Measured or Tabulated S-parameter Data", ["Luis Miguel Silveira", "Ibrahim M. Elfadel", "Jacob White", "Moni Chilukuri", "Kenneth S. Kundert"], "https://doi.org/10.1145/196244.196598", "dac", 1994]], "Moni Chilukuri": [["An Efficient Approach to Transmission Line Simulation Using Measured or Tabulated S-parameter Data", ["Luis Miguel Silveira", "Ibrahim M. Elfadel", "Jacob White", "Moni Chilukuri", "Kenneth S. Kundert"], "https://doi.org/10.1145/196244.196598", "dac", 1994]], "Kenneth S. Kundert": [["An Efficient Approach to Transmission Line Simulation Using Measured or Tabulated S-parameter Data", ["Luis Miguel Silveira", "Ibrahim M. Elfadel", "Jacob White", "Moni Chilukuri", "Kenneth S. Kundert"], "https://doi.org/10.1145/196244.196598", "dac", 1994]], "Rohini Gupta": [["OTTER: Optimal Termination of Transmission Lines Excluding Radiation", ["Rohini Gupta", "Lawrence T. Pillage"], "https://doi.org/10.1145/196244.196600", "dac", 1994]], "Bernhard M. Riess": [["Partitioning Very Large Circuits Using Analytical Placement Techniques", ["Bernhard M. Riess", "Konrad Doll", "Frank M. Johannes"], "https://doi.org/10.1145/196244.196602", "dac", 1994]], "Konrad Doll": [["Partitioning Very Large Circuits Using Analytical Placement Techniques", ["Bernhard M. Riess", "Konrad Doll", "Frank M. Johannes"], "https://doi.org/10.1145/196244.196602", "dac", 1994]], "Frank M. Johannes": [["Partitioning Very Large Circuits Using Analytical Placement Techniques", ["Bernhard M. Riess", "Konrad Doll", "Frank M. Johannes"], "https://doi.org/10.1145/196244.196602", "dac", 1994]], "Charles J. Alpert": [["Multi-Way Partitioning Via Spacefilling curves and Dynamic Programming", ["Charles J. Alpert", "Andrew B. Kahng"], "https://doi.org/10.1145/196244.196603", "dac", 1994]], "Minshine Shih": [["Data Flow Partitioning for Clock Period and Latency Minimization", ["Lung-Tien Liu", "Minshine Shih", "Chung-Kuan Cheng"], "https://doi.org/10.1145/196244.196605", "dac", 1994]], "Thang Nguyen Bui": [["A Fast and Stable Hybrid Genetic Algorithm for the Ratio-Cut Partitioning Problem on Hypergraphs", ["Thang Nguyen Bui", "Byung Ro Moon"], "https://doi.org/10.1145/196244.196607", "dac", 1994]], "Byung Ro Moon": [["A Fast and Stable Hybrid Genetic Algorithm for the Ratio-Cut Partitioning Problem on Hypergraphs", ["Thang Nguyen Bui", "Byung Ro Moon"], "https://doi.org/10.1145/196244.196607", "dac", 1994]], "Jason Cong": [["Acyclic Multi-Way Partitioning of Boolean Networks", ["Jason Cong", "Zheng Li", "Rajive L. Bagrodia"], "https://doi.org/10.1145/196244.196609", "dac", 1994]], "Zheng Li": [["Acyclic Multi-Way Partitioning of Boolean Networks", ["Jason Cong", "Zheng Li", "Rajive L. Bagrodia"], "https://doi.org/10.1145/196244.196609", "dac", 1994]], "Rajive L. Bagrodia": [["Acyclic Multi-Way Partitioning of Boolean Networks", ["Jason Cong", "Zheng Li", "Rajive L. Bagrodia"], "https://doi.org/10.1145/196244.196609", "dac", 1994]], "Kella Knack": [["Design Automation Tools for FPGA Design (Panel)", ["Kella Knack", "Gordan Hyland", "Jim Jasmin", "John Frediani", "Tom Reiner", "Steven Trimberger", "Gabriele Saucier"], "https://doi.org/10.1145/196244.196611", "dac", 1994]], "Gordan Hyland": [["Design Automation Tools for FPGA Design (Panel)", ["Kella Knack", "Gordan Hyland", "Jim Jasmin", "John Frediani", "Tom Reiner", "Steven Trimberger", "Gabriele Saucier"], "https://doi.org/10.1145/196244.196611", "dac", 1994]], "Jim Jasmin": [["Design Automation Tools for FPGA Design (Panel)", ["Kella Knack", "Gordan Hyland", "Jim Jasmin", "John Frediani", "Tom Reiner", "Steven Trimberger", "Gabriele Saucier"], "https://doi.org/10.1145/196244.196611", "dac", 1994]], "John Frediani": [["Design Automation Tools for FPGA Design (Panel)", ["Kella Knack", "Gordan Hyland", "Jim Jasmin", "John Frediani", "Tom Reiner", "Steven Trimberger", "Gabriele Saucier"], "https://doi.org/10.1145/196244.196611", "dac", 1994]], "Tom Reiner": [["Design Automation Tools for FPGA Design (Panel)", ["Kella Knack", "Gordan Hyland", "Jim Jasmin", "John Frediani", "Tom Reiner", "Steven Trimberger", "Gabriele Saucier"], "https://doi.org/10.1145/196244.196611", "dac", 1994]], "Gabriele Saucier": [["Design Automation Tools for FPGA Design (Panel)", ["Kella Knack", "Gordan Hyland", "Jim Jasmin", "John Frediani", "Tom Reiner", "Steven Trimberger", "Gabriele Saucier"], "https://doi.org/10.1145/196244.196611", "dac", 1994]], "Tiziano Villa": [["A Fully Implicit Algorithm for Exact State Minimization", ["Timothy Kam", "Tiziano Villa", "Robert K. Brayton", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/196244.196615", "dac", 1994]], "Shankar Krishnamoorthy": [["Boolean Matching of Sequential Elements", ["Shankar Krishnamoorthy", "Frederic Mailhot"], "https://doi.org/10.1145/196244.196617", "dac", 1994]], "Frederic Mailhot": [["Boolean Matching of Sequential Elements", ["Shankar Krishnamoorthy", "Frederic Mailhot"], "https://doi.org/10.1145/196244.196617", "dac", 1994]], "Elizabeth M. Rudnick": [["Sequential Circuit Test Generation in a Genetic Algorithm Framework", ["Elizabeth M. Rudnick", "Janak H. Patel", "Gary S. Greenstein", "Thomas M. Niermann"], "https://doi.org/10.1145/196244.196619", "dac", 1994]], "Gary S. Greenstein": [["Sequential Circuit Test Generation in a Genetic Algorithm Framework", ["Elizabeth M. Rudnick", "Janak H. Patel", "Gary S. Greenstein", "Thomas M. Niermann"], "https://doi.org/10.1145/196244.196619", "dac", 1994]], "Thomas M. Niermann": [["Sequential Circuit Test Generation in a Genetic Algorithm Framework", ["Elizabeth M. Rudnick", "Janak H. Patel", "Gary S. Greenstein", "Thomas M. Niermann"], "https://doi.org/10.1145/196244.196619", "dac", 1994]], "Joao P. Marques Silva": [["Dynamic Search-Space Pruning Techniques in Path Sensitization", ["Joao P. Marques Silva", "Karem A. Sakallah"], "https://doi.org/10.1145/196244.196621", "dac", 1994]], "Karem A. Sakallah": [["Dynamic Search-Space Pruning Techniques in Path Sensitization", ["Joao P. Marques Silva", "Karem A. Sakallah"], "https://doi.org/10.1145/196244.196621", "dac", 1994]], "Bapiraju Vinnakota": [["Functional Test Generation for FSMs by Fault Extraction", ["Bapiraju Vinnakota", "Jason Andrews"], "https://doi.org/10.1145/196244.196622", "dac", 1994]], "Jason Andrews": [["Functional Test Generation for FSMs by Fault Extraction", ["Bapiraju Vinnakota", "Jason Andrews"], "https://doi.org/10.1145/196244.196622", "dac", 1994]], "Steven Parkes": [["ProperHITEC: A Portable, Parallel, Object-Oriented Approach to Sequential Test Generation", ["Steven Parkes", "Prithviraj Banerjee", "Janak H. Patel"], "https://doi.org/10.1145/196244.196624", "dac", 1994]], "Prithviraj Banerjee": [["ProperHITEC: A Portable, Parallel, Object-Oriented Approach to Sequential Test Generation", ["Steven Parkes", "Prithviraj Banerjee", "Janak H. Patel"], "https://doi.org/10.1145/196244.196624", "dac", 1994]], "Peter Dahlgren": [["Modeling of Intermediate Node States in switch-Level Networks", ["Peter Dahlgren", "Peter Liden"], "https://doi.org/10.1145/196244.196626", "dac", 1994]], "Peter Liden": [["Modeling of Intermediate Node States in switch-Level Networks", ["Peter Dahlgren", "Peter Liden"], "https://doi.org/10.1145/196244.196626", "dac", 1994]], "Michael G. Xakellis": [["Statistical Estimation of the Switching Activity in Digital Circuits", ["Michael G. Xakellis", "Farid N. Najm"], "https://doi.org/10.1145/196244.196628", "dac", 1994]], "Farid N. Najm": [["Statistical Estimation of the Switching Activity in Digital Circuits", ["Michael G. Xakellis", "Farid N. Najm"], "https://doi.org/10.1145/196244.196628", "dac", 1994]], "Bhanu Kapoor": [["Improving the Accuracy of Circuit Activity Measurement", ["Bhanu Kapoor"], "https://doi.org/10.1145/196244.196629", "dac", 1994]]}