#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Mon Sep 26 19:21:26 2016
# Process ID: 4730
# Current directory: /home/sabertazimi/Work/Source/dld/ide_temp
# Command line: vivado
# Log file: /home/sabertazimi/Work/Source/dld/ide_temp/vivado.log
# Journal file: /home/sabertazimi/Work/Source/dld/ide_temp/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/sabertazimi/Work/Source/dld/clock_report/clock_report.xpr
update_compile_order -fileset sources_1
file mkdir /home/sabertazimi/Work/Source/dld/clock_report/clock_report.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/sabertazimi/Work/Source/dld/clock_report/clock_report.srcs/sim_1/new/integer_to_bcd.v w ]
add_files -fileset sim_1 /home/sabertazimi/Work/Source/dld/clock_report/clock_report.srcs/sim_1/new/integer_to_bcd.v
update_compile_order -fileset sim_1
remove_files -fileset sim_1 /home/sabertazimi/Work/Source/dld/clock_report/clock_report.srcs/sim_1/new/integer_to_bcd.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/sabertazimi/Work/Source/dld/clock_design/test/time_displayer_tb.v w ]
add_files -fileset sim_1 /home/sabertazimi/Work/Source/dld/clock_design/test/time_displayer_tb.v
close [ open /home/sabertazimi/Work/Source/dld/clock_design/test/integer_to_bcd_tb.v w ]
add_files -fileset sim_1 /home/sabertazimi/Work/Source/dld/clock_design/test/integer_to_bcd_tb.v
close [ open /home/sabertazimi/Work/Source/dld/clock_design/test/time_to_segment_tb.v w ]
add_files -fileset sim_1 /home/sabertazimi/Work/Source/dld/clock_design/test/time_to_segment_tb.v
close [ open /home/sabertazimi/Work/Source/dld/clock_design/test/bcd_to_segment_tb.v w ]
add_files -fileset sim_1 /home/sabertazimi/Work/Source/dld/clock_design/test/bcd_to_segment_tb.v
update_compile_order -fileset sim_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/sabertazimi/Work/Source/dld/clock_design/test/range_divider_tb.v w ]
add_files -fileset sim_1 /home/sabertazimi/Work/Source/dld/clock_design/test/range_divider_tb.v
close [ open /home/sabertazimi/Work/Source/dld/clock_design/test/tick_divider_tb.v w ]
add_files -fileset sim_1 /home/sabertazimi/Work/Source/dld/clock_design/test/tick_divider_tb.v
close [ open /home/sabertazimi/Work/Source/dld/clock_design/test/ring_tb.v w ]
add_files -fileset sim_1 /home/sabertazimi/Work/Source/dld/clock_design/test/ring_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top bcd_to_segment_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
launch_simulation
launch_simulation
source bcd_to_segment_tb.tcl
close_sim
launch_simulation
source bcd_to_segment_tb.tcl
