{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1579529486708 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1579529486708 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 20 15:11:26 2020 " "Processing started: Mon Jan 20 15:11:26 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1579529486708 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1579529486708 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPI -c SPI " "Command: quartus_map --read_settings_files=on --write_settings_files=off SPI -c SPI" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1579529486709 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1579529487270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/holge/onedrive/aau - elektronik og it/5. semester/p5/p5-track-n-point/fpga/src/records.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/holge/onedrive/aau - elektronik og it/5. semester/p5/p5-track-n-point/fpga/src/records.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 records " "Found design unit 1: records" {  } { { "../../src/records.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/records.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579529487755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579529487755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/holge/onedrive/aau - elektronik og it/5. semester/p5/p5-track-n-point/fpga/src/constants.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/holge/onedrive/aau - elektronik og it/5. semester/p5/p5-track-n-point/fpga/src/constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constants " "Found design unit 1: constants" {  } { { "../../src/constants.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/constants.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579529487760 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 constants-body " "Found design unit 2: constants-body" {  } { { "../../src/constants.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/constants.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579529487760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579529487760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/holge/onedrive/aau - elektronik og it/5. semester/p5/p5-track-n-point/fpga/src/spi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/holge/onedrive/aau - elektronik og it/5. semester/p5/p5-track-n-point/fpga/src/spi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI-Behavioral " "Found design unit 1: SPI-Behavioral" {  } { { "../../src/SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/SPI.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579529487768 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI " "Found entity 1: SPI" {  } { { "../../src/SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/SPI.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579529487768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579529487768 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SPI " "Elaborating entity \"SPI\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1579529487819 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_SSEL_endmessage SPI.vhd(38) " "Verilog HDL or VHDL warning at SPI.vhd(38): object \"w_SSEL_endmessage\" assigned a value but never read" {  } { { "../../src/SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/SPI.vhd" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1579529487821 "|SPI"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1579529488486 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1579529488802 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579529488802 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "28 " "Design contains 28 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_REG_DATA\[0\] " "No output dependent on input pin \"i_REG_DATA\[0\]\"" {  } { { "../../src/SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/SPI.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579529488898 "|SPI|i_REG_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_REG_DATA\[1\] " "No output dependent on input pin \"i_REG_DATA\[1\]\"" {  } { { "../../src/SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/SPI.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579529488898 "|SPI|i_REG_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_REG_DATA\[2\] " "No output dependent on input pin \"i_REG_DATA\[2\]\"" {  } { { "../../src/SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/SPI.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579529488898 "|SPI|i_REG_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_REG_DATA\[3\] " "No output dependent on input pin \"i_REG_DATA\[3\]\"" {  } { { "../../src/SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/SPI.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579529488898 "|SPI|i_REG_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_REG_DATA\[4\] " "No output dependent on input pin \"i_REG_DATA\[4\]\"" {  } { { "../../src/SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/SPI.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579529488898 "|SPI|i_REG_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_REG_DATA\[5\] " "No output dependent on input pin \"i_REG_DATA\[5\]\"" {  } { { "../../src/SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/SPI.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579529488898 "|SPI|i_REG_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_REG_DATA\[6\] " "No output dependent on input pin \"i_REG_DATA\[6\]\"" {  } { { "../../src/SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/SPI.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579529488898 "|SPI|i_REG_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_REG_DATA\[7\] " "No output dependent on input pin \"i_REG_DATA\[7\]\"" {  } { { "../../src/SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/SPI.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579529488898 "|SPI|i_REG_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_REG_DATA\[8\] " "No output dependent on input pin \"i_REG_DATA\[8\]\"" {  } { { "../../src/SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/SPI.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579529488898 "|SPI|i_REG_DATA[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_REG_DATA\[9\] " "No output dependent on input pin \"i_REG_DATA\[9\]\"" {  } { { "../../src/SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/SPI.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579529488898 "|SPI|i_REG_DATA[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_REG_DATA\[10\] " "No output dependent on input pin \"i_REG_DATA\[10\]\"" {  } { { "../../src/SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/SPI.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579529488898 "|SPI|i_REG_DATA[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_REG_DATA\[11\] " "No output dependent on input pin \"i_REG_DATA\[11\]\"" {  } { { "../../src/SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/SPI.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579529488898 "|SPI|i_REG_DATA[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_REG_DATA\[12\] " "No output dependent on input pin \"i_REG_DATA\[12\]\"" {  } { { "../../src/SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/SPI.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579529488898 "|SPI|i_REG_DATA[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_REG_DATA\[13\] " "No output dependent on input pin \"i_REG_DATA\[13\]\"" {  } { { "../../src/SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/SPI.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579529488898 "|SPI|i_REG_DATA[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_REG_DATA\[14\] " "No output dependent on input pin \"i_REG_DATA\[14\]\"" {  } { { "../../src/SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/SPI.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579529488898 "|SPI|i_REG_DATA[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_REG_DATA\[15\] " "No output dependent on input pin \"i_REG_DATA\[15\]\"" {  } { { "../../src/SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/SPI.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579529488898 "|SPI|i_REG_DATA[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_REG_DATA\[16\] " "No output dependent on input pin \"i_REG_DATA\[16\]\"" {  } { { "../../src/SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/SPI.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579529488898 "|SPI|i_REG_DATA[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_REG_DATA\[17\] " "No output dependent on input pin \"i_REG_DATA\[17\]\"" {  } { { "../../src/SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/SPI.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579529488898 "|SPI|i_REG_DATA[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_REG_DATA\[18\] " "No output dependent on input pin \"i_REG_DATA\[18\]\"" {  } { { "../../src/SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/SPI.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579529488898 "|SPI|i_REG_DATA[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_REG_DATA\[19\] " "No output dependent on input pin \"i_REG_DATA\[19\]\"" {  } { { "../../src/SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/SPI.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579529488898 "|SPI|i_REG_DATA[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_REG_DATA\[20\] " "No output dependent on input pin \"i_REG_DATA\[20\]\"" {  } { { "../../src/SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/SPI.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579529488898 "|SPI|i_REG_DATA[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_REG_DATA\[21\] " "No output dependent on input pin \"i_REG_DATA\[21\]\"" {  } { { "../../src/SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/SPI.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579529488898 "|SPI|i_REG_DATA[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_REG_DATA\[22\] " "No output dependent on input pin \"i_REG_DATA\[22\]\"" {  } { { "../../src/SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/SPI.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579529488898 "|SPI|i_REG_DATA[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_REG_DATA\[23\] " "No output dependent on input pin \"i_REG_DATA\[23\]\"" {  } { { "../../src/SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/SPI.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579529488898 "|SPI|i_REG_DATA[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_REG_DATA\[24\] " "No output dependent on input pin \"i_REG_DATA\[24\]\"" {  } { { "../../src/SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/SPI.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579529488898 "|SPI|i_REG_DATA[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_REG_DATA\[25\] " "No output dependent on input pin \"i_REG_DATA\[25\]\"" {  } { { "../../src/SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/SPI.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579529488898 "|SPI|i_REG_DATA[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_REG_DATA\[26\] " "No output dependent on input pin \"i_REG_DATA\[26\]\"" {  } { { "../../src/SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/SPI.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579529488898 "|SPI|i_REG_DATA[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_NEW_DATA " "No output dependent on input pin \"i_NEW_DATA\"" {  } { { "../../src/SPI.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/FPGA/src/SPI.vhd" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579529488898 "|SPI|i_NEW_DATA"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1579529488898 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "85 " "Implemented 85 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "32 " "Implemented 32 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1579529488900 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1579529488900 ""} { "Info" "ICUT_CUT_TM_LCELLS" "43 " "Implemented 43 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1579529488900 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1579529488900 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1579529488956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 20 15:11:28 2020 " "Processing ended: Mon Jan 20 15:11:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1579529488956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1579529488956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1579529488956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1579529488956 ""}
