============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     zhang
   Run Date =   Sat Oct  8 17:37:34 2022

   Run on =     DESKTOP-0KK6GHJ
============================================================
RUN-1002 : start command "open_project cam.prj"
RUN-6001 WARNING: File ../../al_ip/ip_pll.v already exists in IP ../../al_ip/ip_pll.ipc, it will be removed from project.
RUN-6001 WARNING: File ../../al_ip/ip_ram.v already exists in IP ../../al_ip/ip_ram.ipc, it will be removed from project.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(77)
HDL-1007 : analyze verilog file ../../al_ip/ip_ram.v
HDL-1007 : analyze verilog file ../../sources/rtl/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../sources/rtl/camera_init.v(74)
HDL-1007 : analyze verilog file ../../sources/rtl/i2c_module.v
HDL-1007 : analyze verilog file ../../sources/rtl/lcd_sync.v
HDL-1007 : analyze verilog file ../../sources/rtl/test_camera.v
HDL-1007 : analyze verilog file ../../sources/rtl/camera_reader.v
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/cam_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
USR-6116 WARNING: derive_pll_clocks: option -gen_basic_clock is obsolete and has no behavior impact. Please remove it.
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1002 : start command "read_sdc ../../cam.sdc"
USR-1009 : NO module with IP_SDC ...
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "create_clock -period 41.6 -waveform 0 20.8 "
RUN-1102 : create_clock: clock name: clk_24m, type: 0, period: 41600, rise: 0, fall: 20800.
RUN-1002 : start command "derive_pll_clocks -gen_basic_clock"
USR-6116 WARNING: derive_pll_clocks: option -gen_basic_clock is obsolete and has no behavior impact. Please remove it.
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[0] -source  -master_clock clk_24m -divide_by 1.0000 "
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[1] -source  -master_clock clk_24m -divide_by 2.0000 "
RUN-1002 : start command "get_ports clk_24m"
RUN-1002 : start command "get_pins u_pll/pll_inst.clkc[2]"
RUN-1002 : start command "create_generated_clock -name u_pll/pll_inst.clkc[2] -source  -master_clock clk_24m -divide_by 6.0000 "
RUN-1104 : Import SDC file ../../cam.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 8 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net u_vga_sync/clk driven by BUFG (46 clock/control pins, 2 other pins).
SYN-4027 : Net u_camera_reader/clk is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc2 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "cam_pclk_dup_1" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_camera_reader/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net cam_pclk_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_camera_reader/clk as clock net
SYN-4025 : Tag rtl::Net u_camera_reader/wrreq as clock net
SYN-4025 : Tag rtl::Net u_vga_sync/clk as clock net
SYN-4026 : Tagged 8 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 32 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_reader/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 956 instances
RUN-0007 : 576 luts, 201 seqs, 78 mslices, 39 lslices, 45 pads, 8 brams, 1 dsps
RUN-1001 : There are total 1106 nets
RUN-1001 : 768 nets have 2 pins
RUN-1001 : 189 nets have [3 - 5] pins
RUN-1001 : 80 nets have [6 - 10] pins
RUN-1001 : 46 nets have [11 - 20] pins
RUN-1001 : 20 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     34      
RUN-1001 :   No   |  No   |  Yes  |     75      
RUN-1001 :   No   |  Yes  |  No   |     12      
RUN-1001 :   Yes  |  No   |  No   |     48      
RUN-1001 :   Yes  |  No   |  Yes  |      8      
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    7    |   9   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 17
PHY-3001 : Initial placement ...
PHY-3001 : design contains 954 instances, 576 luts, 201 seqs, 117 slices, 23 macros(117 instances: 78 mslices 39 lslices)
PHY-0007 : Cell area utilization is 4%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 4506, tnet num: 1104, tinst num: 954, tnode num: 5189, tedge num: 7271.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1104 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.296571s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (100.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 262515
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 954.
PHY-3001 : End clustering;  0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 233121, overlap = 20.25
PHY-3002 : Step(2): len = 203307, overlap = 20.25
PHY-3002 : Step(3): len = 191512, overlap = 20.25
PHY-3002 : Step(4): len = 183361, overlap = 20.25
PHY-3002 : Step(5): len = 176097, overlap = 20.25
PHY-3002 : Step(6): len = 172777, overlap = 18
PHY-3002 : Step(7): len = 165365, overlap = 20.25
PHY-3002 : Step(8): len = 159839, overlap = 18
PHY-3002 : Step(9): len = 157383, overlap = 20.25
PHY-3002 : Step(10): len = 152953, overlap = 18
PHY-3002 : Step(11): len = 149573, overlap = 20.25
PHY-3002 : Step(12): len = 147290, overlap = 18
PHY-3002 : Step(13): len = 142618, overlap = 20.25
PHY-3002 : Step(14): len = 139607, overlap = 20.25
PHY-3002 : Step(15): len = 137888, overlap = 20.25
PHY-3002 : Step(16): len = 133538, overlap = 18
PHY-3002 : Step(17): len = 130453, overlap = 20.25
PHY-3002 : Step(18): len = 128467, overlap = 20.25
PHY-3002 : Step(19): len = 126442, overlap = 20.25
PHY-3002 : Step(20): len = 119874, overlap = 18
PHY-3002 : Step(21): len = 116762, overlap = 20.25
PHY-3002 : Step(22): len = 115129, overlap = 20.25
PHY-3002 : Step(23): len = 113490, overlap = 20.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.30705e-05
PHY-3002 : Step(24): len = 114238, overlap = 18
PHY-3002 : Step(25): len = 113481, overlap = 15.75
PHY-3002 : Step(26): len = 111844, overlap = 15.75
PHY-3002 : Step(27): len = 111020, overlap = 15.75
PHY-3002 : Step(28): len = 108027, overlap = 15.75
PHY-3002 : Step(29): len = 105467, overlap = 11.75
PHY-3002 : Step(30): len = 104005, overlap = 14
PHY-3002 : Step(31): len = 102989, overlap = 12.5
PHY-3002 : Step(32): len = 100393, overlap = 17.875
PHY-3002 : Step(33): len = 99301.7, overlap = 17.875
PHY-3002 : Step(34): len = 97162.8, overlap = 18
PHY-3002 : Step(35): len = 93875.5, overlap = 16.9375
PHY-3002 : Step(36): len = 92338.1, overlap = 20
PHY-3002 : Step(37): len = 90795, overlap = 20.625
PHY-3002 : Step(38): len = 88115.8, overlap = 25.375
PHY-3002 : Step(39): len = 86041.3, overlap = 24.6875
PHY-3002 : Step(40): len = 84997.1, overlap = 25.125
PHY-3002 : Step(41): len = 83894.8, overlap = 21.125
PHY-3002 : Step(42): len = 80981, overlap = 21.8438
PHY-3002 : Step(43): len = 78829.3, overlap = 22.9688
PHY-3002 : Step(44): len = 77538.9, overlap = 24.1875
PHY-3002 : Step(45): len = 76555.6, overlap = 26.1875
PHY-3002 : Step(46): len = 73577.4, overlap = 29.6875
PHY-3002 : Step(47): len = 71761.7, overlap = 27.75
PHY-3002 : Step(48): len = 70769.2, overlap = 28
PHY-3002 : Step(49): len = 70134.3, overlap = 28
PHY-3002 : Step(50): len = 68552.4, overlap = 23.5938
PHY-3002 : Step(51): len = 61049.8, overlap = 26.8438
PHY-3002 : Step(52): len = 57591.8, overlap = 33.1562
PHY-3002 : Step(53): len = 56410.1, overlap = 33.4062
PHY-3002 : Step(54): len = 55435.2, overlap = 29.5938
PHY-3002 : Step(55): len = 55442.3, overlap = 29.5938
PHY-3002 : Step(56): len = 53970, overlap = 30.1562
PHY-3002 : Step(57): len = 52026.2, overlap = 26.25
PHY-3002 : Step(58): len = 49488.5, overlap = 29.25
PHY-3002 : Step(59): len = 48817.8, overlap = 29.5
PHY-3002 : Step(60): len = 48142.9, overlap = 34
PHY-3002 : Step(61): len = 47509, overlap = 29.5
PHY-3002 : Step(62): len = 46910, overlap = 29.5938
PHY-3002 : Step(63): len = 46683.6, overlap = 29.5938
PHY-3002 : Step(64): len = 45913.5, overlap = 31.8438
PHY-3002 : Step(65): len = 45545.7, overlap = 31.9375
PHY-3002 : Step(66): len = 45348.4, overlap = 31.9375
PHY-3002 : Step(67): len = 45308.2, overlap = 31.9375
PHY-3002 : Step(68): len = 45036.7, overlap = 31.9375
PHY-3002 : Step(69): len = 44646.9, overlap = 32.3438
PHY-3002 : Step(70): len = 43698.5, overlap = 32.0312
PHY-3002 : Step(71): len = 43037.2, overlap = 32.0312
PHY-3002 : Step(72): len = 42397.2, overlap = 32.1562
PHY-3002 : Step(73): len = 42273.9, overlap = 34.625
PHY-3002 : Step(74): len = 41576.7, overlap = 35.625
PHY-3002 : Step(75): len = 38980.7, overlap = 38.0938
PHY-3002 : Step(76): len = 38794.6, overlap = 38.5312
PHY-3002 : Step(77): len = 37945.5, overlap = 39.8125
PHY-3002 : Step(78): len = 35662.7, overlap = 47.2812
PHY-3002 : Step(79): len = 35461.4, overlap = 48.625
PHY-3002 : Step(80): len = 35063.5, overlap = 46.6562
PHY-3002 : Step(81): len = 34572.8, overlap = 44.5
PHY-3002 : Step(82): len = 34084.4, overlap = 44.5938
PHY-3002 : Step(83): len = 33998.1, overlap = 44.8125
PHY-3002 : Step(84): len = 33987.5, overlap = 47.25
PHY-3002 : Step(85): len = 33789, overlap = 47.3438
PHY-3002 : Step(86): len = 33302.9, overlap = 47.7812
PHY-3002 : Step(87): len = 32521.2, overlap = 48.0625
PHY-3002 : Step(88): len = 32123.2, overlap = 46.0938
PHY-3002 : Step(89): len = 31967.5, overlap = 46.1875
PHY-3002 : Step(90): len = 31708.5, overlap = 46.1875
PHY-3002 : Step(91): len = 31485.7, overlap = 48.3438
PHY-3002 : Step(92): len = 31397.2, overlap = 48.25
PHY-3002 : Step(93): len = 30879.8, overlap = 46
PHY-3002 : Step(94): len = 30629.5, overlap = 45.875
PHY-3002 : Step(95): len = 30637.7, overlap = 48
PHY-3002 : Step(96): len = 30536.2, overlap = 48.0938
PHY-3002 : Step(97): len = 30313.2, overlap = 48.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000106141
PHY-3002 : Step(98): len = 30199.8, overlap = 48.5312
PHY-3002 : Step(99): len = 30146.8, overlap = 46.1562
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000212282
PHY-3002 : Step(100): len = 30328.4, overlap = 46.0625
PHY-3002 : Step(101): len = 30382, overlap = 46.1875
PHY-3002 : Step(102): len = 30390.3, overlap = 46.1875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000424564
PHY-3002 : Step(103): len = 30485.4, overlap = 46.1875
PHY-3002 : Step(104): len = 30497.6, overlap = 46.1875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000849128
PHY-3002 : Step(105): len = 30538.5, overlap = 43.8438
PHY-3002 : Step(106): len = 30606.3, overlap = 43.75
PHY-3002 : Step(107): len = 30607, overlap = 39.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00169826
PHY-3002 : Step(108): len = 30699.2, overlap = 37
PHY-3002 : Step(109): len = 30741.6, overlap = 34.75
PHY-3002 : Step(110): len = 30700.6, overlap = 34.5
PHY-3002 : Step(111): len = 30590.4, overlap = 36.75
PHY-3002 : Step(112): len = 30553.5, overlap = 36.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00339651
PHY-3002 : Step(113): len = 30712.3, overlap = 34.4062
PHY-3002 : Step(114): len = 30729.8, overlap = 34.7812
PHY-3002 : Step(115): len = 30647.1, overlap = 34.6875
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.00679303
PHY-3002 : Step(116): len = 30673.8, overlap = 34.5938
PHY-3002 : Step(117): len = 30703.8, overlap = 34.25
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.0135861
PHY-3002 : Step(118): len = 30686.2, overlap = 34.25
PHY-3002 : Step(119): len = 30696.8, overlap = 34.25
PHY-3002 : Step(120): len = 30686.3, overlap = 34.25
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.0271721
PHY-3002 : Step(121): len = 30660.1, overlap = 34.5312
PHY-3002 : Step(122): len = 30635.6, overlap = 34.4062
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008497s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1104 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.018223s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (85.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.25069e-05
PHY-3002 : Step(123): len = 32714.7, overlap = 44.8125
PHY-3002 : Step(124): len = 32696.1, overlap = 44.8125
PHY-3002 : Step(125): len = 32460.4, overlap = 44.5312
PHY-3002 : Step(126): len = 32161.3, overlap = 44.4062
PHY-3002 : Step(127): len = 31187, overlap = 38.6562
PHY-3002 : Step(128): len = 30802.4, overlap = 38.1562
PHY-3002 : Step(129): len = 30475.6, overlap = 38
PHY-3002 : Step(130): len = 30079.9, overlap = 37.8125
PHY-3002 : Step(131): len = 29796.4, overlap = 33.5312
PHY-3002 : Step(132): len = 29549.1, overlap = 33.25
PHY-3002 : Step(133): len = 29114, overlap = 33.4062
PHY-3002 : Step(134): len = 28703.6, overlap = 33.5
PHY-3002 : Step(135): len = 28244.9, overlap = 33.1562
PHY-3002 : Step(136): len = 27758.7, overlap = 34.4688
PHY-3002 : Step(137): len = 27092.6, overlap = 33.4688
PHY-3002 : Step(138): len = 26864.7, overlap = 33.5312
PHY-3002 : Step(139): len = 26663.2, overlap = 34.7188
PHY-3002 : Step(140): len = 26112.6, overlap = 43.8438
PHY-3002 : Step(141): len = 25584.1, overlap = 44.1562
PHY-3002 : Step(142): len = 25360.4, overlap = 44.5625
PHY-3002 : Step(143): len = 25144.5, overlap = 43.5
PHY-3002 : Step(144): len = 25002.9, overlap = 43.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.50139e-05
PHY-3002 : Step(145): len = 24912.7, overlap = 43.125
PHY-3002 : Step(146): len = 24876.8, overlap = 43.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000130028
PHY-3002 : Step(147): len = 24873.5, overlap = 42.875
PHY-3002 : Step(148): len = 24900.2, overlap = 42.4062
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000260056
PHY-3002 : Step(149): len = 24950.9, overlap = 41.1875
PHY-3002 : Step(150): len = 24973.9, overlap = 41.1875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00042077
PHY-3002 : Step(151): len = 25158.9, overlap = 39.75
PHY-3002 : Step(152): len = 25247.5, overlap = 39.75
PHY-3002 : Step(153): len = 25408.9, overlap = 37.875
PHY-3002 : Step(154): len = 25739.5, overlap = 31
PHY-3002 : Step(155): len = 25976.1, overlap = 21.9375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1104 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.017857s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.61575e-05
PHY-3002 : Step(156): len = 25895.4, overlap = 53.8438
PHY-3002 : Step(157): len = 25899.3, overlap = 53.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.2315e-05
PHY-3002 : Step(158): len = 25966.4, overlap = 50.9688
PHY-3002 : Step(159): len = 26187.1, overlap = 47.8438
PHY-3002 : Step(160): len = 26822.4, overlap = 47.7188
PHY-3002 : Step(161): len = 26930.5, overlap = 45.9375
PHY-3002 : Step(162): len = 27339.3, overlap = 41.9688
PHY-3002 : Step(163): len = 27641.3, overlap = 39.5625
PHY-3002 : Step(164): len = 27613.5, overlap = 38.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.46301e-05
PHY-3002 : Step(165): len = 28042.3, overlap = 36.9375
PHY-3002 : Step(166): len = 28158.5, overlap = 36.4688
PHY-3002 : Step(167): len = 28238.1, overlap = 35.6875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000104571
PHY-3002 : Step(168): len = 29001.6, overlap = 34.8438
PHY-3002 : Step(169): len = 30128.3, overlap = 33.3438
PHY-3002 : Step(170): len = 30118.8, overlap = 32.125
PHY-3002 : Step(171): len = 30108.7, overlap = 32.1562
PHY-3002 : Step(172): len = 30125.3, overlap = 31.3125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000209143
PHY-3002 : Step(173): len = 30459.8, overlap = 30.8438
PHY-3002 : Step(174): len = 30685.4, overlap = 29.5312
PHY-3002 : Step(175): len = 30749.8, overlap = 27.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000371346
PHY-3002 : Step(176): len = 31184.4, overlap = 25.75
PHY-3002 : Step(177): len = 31532, overlap = 21.4062
PHY-3002 : Step(178): len = 31437.5, overlap = 23.25
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 4506, tnet num: 1104, tinst num: 954, tnode num: 5189, tedge num: 7271.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 55.41 peak overflow 3.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1106.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 39880, over cnt = 159(0%), over = 593, worst = 16
PHY-1001 : End global iterations;  0.093663s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (133.5%)

PHY-1001 : Congestion index: top1 = 33.88, top5 = 19.87, top10 = 12.29, top15 = 8.66.
PHY-1001 : End incremental global routing;  0.150882s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (124.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1104 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.027845s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (56.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.195124s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (112.1%)

OPT-1001 : Current memory(MB): used = 154, reserve = 126, peak = 154.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 797/1106.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 39880, over cnt = 159(0%), over = 593, worst = 16
PHY-1002 : len = 44072, over cnt = 57(0%), over = 120, worst = 16
PHY-1002 : len = 44296, over cnt = 32(0%), over = 53, worst = 6
PHY-1002 : len = 44880, over cnt = 4(0%), over = 4, worst = 1
PHY-1002 : len = 44928, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.119799s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (104.3%)

PHY-1001 : Congestion index: top1 = 30.54, top5 = 19.83, top10 = 12.97, top15 = 9.24.
OPT-1001 : End congestion update;  0.167773s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (102.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1104 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.019496s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.1%)

OPT-0007 : Start: WNS 33292 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.187361s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (100.1%)

OPT-1001 : Current memory(MB): used = 155, reserve = 128, peak = 155.
OPT-1001 : End physical optimization;  0.685332s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (104.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 576 LUT to BLE ...
SYN-4008 : Packed 576 LUT and 108 SEQ to BLE.
SYN-4003 : Packing 93 remaining SEQ's ...
SYN-4005 : Packed 65 SEQ with LUT/SLICE
SYN-4006 : 423 single LUT's are left
SYN-4006 : 28 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 604/783 primitive instances ...
PHY-3001 : End packing;  0.037809s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (82.7%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 512 instances
RUN-1001 : 225 mslices, 225 lslices, 45 pads, 8 brams, 1 dsps
RUN-1001 : There are total 999 nets
RUN-1001 : 627 nets have 2 pins
RUN-1001 : 219 nets have [3 - 5] pins
RUN-1001 : 78 nets have [6 - 10] pins
RUN-1001 : 50 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 510 instances, 450 slices, 23 macros(117 instances: 78 mslices 39 lslices)
PHY-3001 : Cell area utilization is 6%
PHY-3001 : After packing: Len = 31820, Over = 30
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 6%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 4264, tnet num: 997, tinst num: 510, tnode num: 4788, tedge num: 7081.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 997 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.330498s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (99.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.05369e-05
PHY-3002 : Step(179): len = 31247.8, overlap = 34.75
PHY-3002 : Step(180): len = 31068.7, overlap = 35
PHY-3002 : Step(181): len = 30605.1, overlap = 37
PHY-3002 : Step(182): len = 30471.6, overlap = 37.75
PHY-3002 : Step(183): len = 30437.1, overlap = 38
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000101074
PHY-3002 : Step(184): len = 30736.5, overlap = 34.75
PHY-3002 : Step(185): len = 31032.2, overlap = 33.75
PHY-3002 : Step(186): len = 31153.2, overlap = 30.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000202148
PHY-3002 : Step(187): len = 31802.9, overlap = 26.75
PHY-3002 : Step(188): len = 32222.1, overlap = 24.25
PHY-3002 : Step(189): len = 32251.2, overlap = 24
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.070260s wall, 0.078125s user + 0.109375s system = 0.187500s CPU (266.9%)

PHY-3001 : Trial Legalized: Len = 40288
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 997 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.017261s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00143577
PHY-3002 : Step(190): len = 38932.2, overlap = 1.25
PHY-3002 : Step(191): len = 36986.6, overlap = 3
PHY-3002 : Step(192): len = 35751.9, overlap = 5.5
PHY-3002 : Step(193): len = 35032.3, overlap = 6.25
PHY-3002 : Step(194): len = 34451.4, overlap = 8
PHY-3002 : Step(195): len = 34158.7, overlap = 9.5
PHY-3002 : Step(196): len = 33876.4, overlap = 9
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00276014
PHY-3002 : Step(197): len = 33947.2, overlap = 9.25
PHY-3002 : Step(198): len = 33890.9, overlap = 9
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00552029
PHY-3002 : Step(199): len = 33904, overlap = 9
PHY-3002 : Step(200): len = 33897.5, overlap = 9
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005813s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (268.8%)

PHY-3001 : Legalized: Len = 36626.2, Over = 0
PHY-3001 : End spreading;  0.003573s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 36626.2, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 4264, tnet num: 997, tinst num: 510, tnode num: 4788, tedge num: 7081.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 66/999.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 45952, over cnt = 137(0%), over = 239, worst = 11
PHY-1002 : len = 47288, over cnt = 46(0%), over = 63, worst = 7
PHY-1002 : len = 48016, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 48176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.163102s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (162.9%)

PHY-1001 : Congestion index: top1 = 28.02, top5 = 19.97, top10 = 13.72, top15 = 9.85.
PHY-1001 : End incremental global routing;  0.219736s wall, 0.281250s user + 0.031250s system = 0.312500s CPU (142.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 997 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.025703s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (121.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.263188s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (136.5%)

OPT-1001 : Current memory(MB): used = 159, reserve = 132, peak = 161.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 840/999.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 48176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005204s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 28.02, top5 = 19.97, top10 = 13.72, top15 = 9.85.
OPT-1001 : End congestion update;  0.058918s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (106.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 997 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.018552s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (84.2%)

OPT-0007 : Start: WNS 33652 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.077666s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (100.6%)

OPT-1001 : Current memory(MB): used = 161, reserve = 134, peak = 161.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 997 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.016023s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (97.5%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 840/999.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 48176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.005111s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 28.02, top5 = 19.97, top10 = 13.72, top15 = 9.85.
PHY-1001 : End incremental global routing;  0.053588s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (116.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 997 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.025492s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (61.3%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 840/999.
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 48176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.004964s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 28.02, top5 = 19.97, top10 = 13.72, top15 = 9.85.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 997 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.016778s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (93.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 33652 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 27.655172
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 33652ps with logic level 6 
OPT-1001 : End physical optimization;  0.831455s wall, 0.859375s user + 0.062500s system = 0.921875s CPU (110.9%)

RUN-1003 : finish command "place" in  5.740879s wall, 8.640625s user + 3.906250s system = 12.546875s CPU (218.6%)

RUN-1004 : used memory is 151 MB, reserved memory is 124 MB, peak memory is 161 MB
RUN-1002 : start command "export_db cam_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 512 instances
RUN-1001 : 225 mslices, 225 lslices, 45 pads, 8 brams, 1 dsps
RUN-1001 : There are total 999 nets
RUN-1001 : 627 nets have 2 pins
RUN-1001 : 219 nets have [3 - 5] pins
RUN-1001 : 78 nets have [6 - 10] pins
RUN-1001 : 50 nets have [11 - 20] pins
RUN-1001 : 23 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 4264, tnet num: 997, tinst num: 510, tnode num: 4788, tedge num: 7081.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 225 mslices, 225 lslices, 45 pads, 8 brams, 1 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 997 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 45376, over cnt = 152(0%), over = 256, worst = 9
PHY-1002 : len = 46960, over cnt = 47(0%), over = 61, worst = 6
PHY-1002 : len = 47688, over cnt = 5(0%), over = 5, worst = 1
PHY-1002 : len = 47752, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.168604s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (92.7%)

PHY-1001 : Congestion index: top1 = 28.15, top5 = 19.95, top10 = 13.68, top15 = 9.81.
PHY-1001 : End global routing;  0.219869s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (92.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 179, reserve = 152, peak = 181.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net cam_pclk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : clock net u_vga_sync/clk will be merged with clock u_pll/clk0_buf
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-1001 : net u_camera_reader/clk will be routed on clock mesh
PHY-1001 : clock net u_camera_reader/wrreq_syn_5 will be merged with clock u_camera_reader/wrreq
PHY-1001 : Current memory(MB): used = 440, reserve = 417, peak = 440.
PHY-1001 : End build detailed router design. 3.872334s wall, 3.828125s user + 0.046875s system = 3.875000s CPU (100.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 20616, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 2.099353s wall, 2.093750s user + 0.000000s system = 2.093750s CPU (99.7%)

PHY-1001 : Current memory(MB): used = 472, reserve = 450, peak = 472.
PHY-1001 : End phase 1; 2.104884s wall, 2.109375s user + 0.000000s system = 2.109375s CPU (100.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 15% nets.
PHY-1001 : Routed 18% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 25% nets.
PHY-1001 : Patch 600 net; 0.812348s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (100.0%)

PHY-1022 : len = 94832, over cnt = 76(0%), over = 76, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 473, reserve = 451, peak = 473.
PHY-1001 : End initial routed; 1.258520s wall, 1.359375s user + 0.000000s system = 1.359375s CPU (108.0%)

PHY-1001 : Update timing.....
PHY-1001 : 0/858(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  32.175   |   0.000   |   0   
RUN-1001 :   Hold   |   0.089   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.509216s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (101.3%)

PHY-1001 : Current memory(MB): used = 474, reserve = 452, peak = 474.
PHY-1001 : End phase 2; 1.767821s wall, 1.875000s user + 0.000000s system = 1.875000s CPU (106.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 94832, over cnt = 76(0%), over = 76, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.013649s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (114.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 94816, over cnt = 21(0%), over = 21, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.113090s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (96.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 94888, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.106737s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (102.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 94920, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.017872s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.4%)

PHY-1001 : Update timing.....
PHY-1001 : 0/858(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |  32.011   |   0.000   |   0   
RUN-1001 :   Hold   |   0.096   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.408492s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (99.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 28 feed throughs used by 16 nets
PHY-1001 : End commit to database; 0.135170s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (104.0%)

PHY-1001 : Current memory(MB): used = 485, reserve = 463, peak = 485.
PHY-1001 : End phase 3; 1.045336s wall, 1.031250s user + 0.015625s system = 1.046875s CPU (100.1%)

PHY-1003 : Routed, final wirelength = 94920
PHY-1001 : Current memory(MB): used = 485, reserve = 464, peak = 485.
PHY-1001 : End export database. 0.008730s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  9.036374s wall, 9.093750s user + 0.062500s system = 9.156250s CPU (101.3%)

RUN-1003 : finish command "route" in  9.660218s wall, 9.671875s user + 0.078125s system = 9.750000s CPU (100.9%)

RUN-1004 : used memory is 441 MB, reserved memory is 420 MB, peak memory is 486 MB
RUN-1002 : start command "report_area -io_info -file cam_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        45
  #input                   13
  #output                  31
  #inout                    1

Utilization Statistics
#lut                      843   out of  19600    4.30%
#reg                      201   out of  19600    1.03%
#le                       871
  #lut only               670   out of    871   76.92%
  #reg only                28   out of    871    3.21%
  #lut&reg                173   out of    871   19.86%
#dsp                        1   out of     29    3.45%
#bram                       8   out of     64   12.50%
  #bram9k                   8
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       45   out of    188   23.94%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       7   out of     16   43.75%

Clock Resource Statistics
Index     ClockNet                         Type               DriverType         Driver                             Fanout
#1        cam_pclk_dup_1                   GCLK               io                 cam_pclk_syn_2.di                  43
#2        u_pll/clk0_buf                   GCLK               pll                u_pll/pll_inst.clkc0               28
#3        u_camera_init/divider2[8]        GCLK               lslice             u_camera_init/add2_syn_56.q1       20
#4        u_camera_init/u_i2c_write/clk    GCLK               pll                u_pll/pll_inst.clkc2               20
#5        u_camera_init/divider2[7]        GCLK               lslice             u_camera_init/add2_syn_56.q0       16
#6        u_camera_reader/wrreq            GCLK               mslice             u_vga_sync/lcd_vsync_n_syn_5.f0    12
#7        clk_24m_dup_1                    GeneralRouting     io                 clk_24m_syn_2.di                   1
#8        u_camera_reader/clk              GCLK               pll                u_pll/pll_inst.clkc1               0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+--------------------------------------------------------------------------------------+
|Instance          |Module        |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------+
|top               |test_camera   |871    |726     |117     |201     |8       |1       |
|  u_camera_init   |camera_init   |524    |504     |9       |88      |0       |0       |
|    u_i2c_write   |i2c_module    |159    |159     |0       |47      |0       |0       |
|  u_camera_reader |camera_reader |111    |72      |22      |64      |0       |0       |
|  u_img           |img_cache     |0      |0       |0       |0       |8       |0       |
|  u_pll           |ip_pll        |0      |0       |0       |0       |0       |0       |
|  u_vga_sync      |lcd_sync      |218    |132     |86      |49      |0       |1       |
+--------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       580   
    #2         2       155   
    #3         3        39   
    #4         4        24   
    #5        5-10     105   
    #6       11-50      34   
    #7       51-100     6    
  Average     3.26           

RUN-1002 : start command "export_db cam_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 17, tpin num: 4264, tnet num: 997, tinst num: 510, tnode num: 4788, tedge num: 7081.
TMR-2508 : Levelizing timing graph completed, there are 28 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file cam_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 997 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 4 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 4. Number of clock nets = 8 (4 unconstrainted).
TMR-5009 WARNING: No clock constraint on 4 clock net(s): 
		cam_pclk_dup_1
		u_camera_init/divider2[7]_syn_2
		u_camera_init/divider2[8]_syn_4
		u_camera_reader/wrreq_syn_5
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in cam_phy.timing, timing summary in cam_phy.tsm.
RUN-1002 : start command "export_bid cam_inst.bid"
RUN-1002 : start command "bitgen -bit cam.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 510
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 999, pip num: 8996
BIT-1002 : Init feedthrough with 8 threads.
BIT-1002 : Init feedthrough completely, num: 28
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 794 valid insts, and 26989 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110101010000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file cam.bit.
RUN-1003 : finish command "bitgen -bit cam.bit" in  2.770116s wall, 11.109375s user + 0.031250s system = 11.140625s CPU (402.2%)

RUN-1004 : used memory is 452 MB, reserved memory is 431 MB, peak memory is 603 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221008_173734.log"
