;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <89, 17
	CMP <107, @2
	DAT <100, #50
	SUB 100, -200
	ADD 210, 30
	SUB @0, @2
	CMP @0, @2
	SUB 100, 600
	SUB 100, 600
	MOV #9, <270
	CMP 100, -200
	MOV #9, <270
	SLT 12, @10
	SLT 210, 60
	JMN 0, <501
	JMN @12, #201
	SUB #0, -39
	SUB #0, -39
	SUB 100, 600
	SPL 0, <501
	SUB 0, -0
	ADD 210, 60
	SPL 12, #10
	SLT 210, 561
	MOV @-127, 100
	CMP #12, @201
	SLT -30, 9
	DAT <0, #-50
	CMP #100, -50
	CMP #100, -50
	ADD 30, 9
	SLT 100, -200
	SUB #72, @261
	SUB #72, @261
	ADD 210, 60
	CMP @0, @2
	CMP @0, @2
	SUB #72, @261
	SUB 100, -200
	SUB 100, -200
	SLT 210, 60
	CMP @0, @2
	DAT <300, #-90
	SPL 0, <402
	SPL 0, <402
	SPL 0, <501
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
