[*]
[*] GTKWave Analyzer v3.3.107 (w)1999-2020 BSI
[*] Sun Oct  2 11:44:15 2022
[*]
[dumpfile] "/Users/damien/workspace/hdl/friscv/test/wba_testsuite/tests/rv32ui-p-test6.vcd"
[dumpfile_mtime] "Sun Oct  2 11:44:07 2022"
[dumpfile_size] 3143671
[savefile] "/Users/damien/workspace/hdl/friscv/test/common/debug_core_icarus.gtkw"
[timestart] 1445300
[size] 2560 1440
[pos] -1 -1
*-16.000122 1741290 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] $DUP0.
[treeopen] dut.
[treeopen] dut.cache_blocks.
[treeopen] dut.USE_DCACHE.
[treeopen] dut.USE_DCACHE.dcache.
[treeopen] fetcher.
[treeopen] friscv_testbench.
[treeopen] friscv_testbench.genblk1.
[treeopen] genblk2.
[treeopen] mem_ctrl.
[treeopen] mem_ctrl.IN_ORDER_CPL.
[treeopen] mem_ctrl.IN_ORDER_CPL.araddr_fifo.
[treeopen] mem_ctrl.WRITE_CHANNELS.
[treeopen] mf_fifo.
[treeopen] processing.
[treeopen] USE_ICACHE.
[treeopen] USE_ICACHE.icache.
[sst_width] 339
[signals_width] 367
[sst_expanded] 1
[sst_vpaned_height] 604
@c00200
-Control
@28
control.aclk
@c00200
-AXI4-lite
@22
control.araddr[31:0]
@28
control.aresetn
@22
control.arid[7:0]
@28
control.arprot[2:0]
control.arready
control.arvalid
@200
-
@22
control.rdata[31:0]
@28
control.rvalid
@22
control.rid[7:0]
@28
control.rready
control.rresp[1:0]
@1401200
-AXI4-lite
@22
friscv_testbench.genblk1.axi4l_ram.p1_araddr_s[31:0]
friscv_testbench.genblk1.axi4l_ram.p1_arid[7:0]
friscv_testbench.genblk1.axi4l_ram.p1_arid_s[7:0]
@28
friscv_testbench.genblk1.axi4l_ram.p1_arprot[2:0]
friscv_testbench.genblk1.axi4l_ram.p1_arready
@22
friscv_testbench.genblk1.axi4l_ram.p1_arready_lfsr[31:0]
@28
friscv_testbench.genblk1.axi4l_ram.p1_arvalid
@22
friscv_testbench.genblk1.axi4l_ram.p1_rdata[127:0]
friscv_testbench.genblk1.axi4l_ram.p1_rid[7:0]
@28
friscv_testbench.genblk1.axi4l_ram.p1_rready
friscv_testbench.genblk1.axi4l_ram.p1_rresp[1:0]
friscv_testbench.genblk1.axi4l_ram.p1_rvalid
@200
-
@28
control.cant_jump
control.cant_lui_auipc
control.cant_process
control.cant_sys
control.sync_trap_occuring
control.trap_occuring
@200
-
@22
control.pc[31:0]
@200
-
@22
control.sys[5:0]
@28
control.fence[1:0]
@200
-
@22
control.cfsm[3:0]
control.pc_reg[31:0]
control.instruction[31:0]
@28
control.fifo_empty
control.pull_inst
@200
-
@28
control.csr_ready
control.proc_busy
control.proc_ready
@200
-
@28
control.flush_fifo
control.flush_ack
control.flush_blocks
control.flush_reqs
@1401200
-Control
@c00200
-ISA Regs
@22
isa_registers.ctrl_rs1_addr[4:0]
isa_registers.ctrl_rs1_val[31:0]
@200
-
@22
isa_registers.ctrl_rs2_addr[4:0]
isa_registers.ctrl_rs2_val[31:0]
@200
-
@28
isa_registers.ctrl_rd_wr
@22
isa_registers.ctrl_rd_addr[4:0]
isa_registers.ctrl_rd_val[31:0]
@200
-
@22
isa_registers.x1_ra[31:0]
isa_registers.x2_sp[31:0]
isa_registers.x3_gp[31:0]
isa_registers.x4_tp[31:0]
isa_registers.x5_t0[31:0]
isa_registers.x6_t1[31:0]
isa_registers.x7_t2[31:0]
isa_registers.x8_s0_fp[31:0]
isa_registers.x9_s1[31:0]
isa_registers.x10_a0[31:0]
isa_registers.x11_a1[31:0]
isa_registers.x12_a2[31:0]
isa_registers.x13_a3[31:0]
isa_registers.x14_a4[31:0]
isa_registers.x15_a5[31:0]
isa_registers.x16_a6[31:0]
isa_registers.x17_a7[31:0]
isa_registers.x18_s2[31:0]
isa_registers.x19_s3[31:0]
isa_registers.x20_s4[31:0]
isa_registers.x21_s5[31:0]
isa_registers.x22_s6[31:0]
isa_registers.x23_s7[31:0]
isa_registers.x24_s8[31:0]
isa_registers.x25_s9[31:0]
isa_registers.x26_s10[31:0]
isa_registers.x27_s11[31:0]
isa_registers.x28_t3[31:0]
isa_registers.x29_t4[31:0]
isa_registers.x30_t5[31:0]
isa_registers.x31_t6[31:0]
@1401200
-ISA Regs
@800200
-Fetcher
@200
-
-
-
@1000200
-Fetcher
@c00200
-Memfy
@28
processing.memfy.aclk
processing.memfy.aresetn
@200
-
@22
processing.memfy.awaddr[31:0]
processing.memfy.awid[7:0]
@28
processing.memfy.awvalid
processing.memfy.awready
@200
-
@22
processing.memfy.wdata[31:0]
@28
processing.memfy.wready
@22
processing.memfy.wstrb[3:0]
@28
processing.memfy.wvalid
@200
-
@22
processing.memfy.bid[7:0]
@28
processing.memfy.bvalid
processing.memfy.bready
processing.memfy.bresp[1:0]
@200
-
@22
processing.memfy.araddr[31:0]
@28
processing.memfy.arready
processing.memfy.arvalid
@200
-
@22
processing.memfy.rdata[31:0]
@28
processing.memfy.rresp[1:0]
@22
processing.memfy.rid[7:0]
@28
processing.memfy.rready
processing.memfy.rvalid
@200
-
@28
[color] 7
processing.memfy.state[1:0]
processing.memfy.memfy_valid
processing.memfy.memfy_ready
processing.memfy.memfy_ready_fsm
@22
processing.memfy.memfy_instbus[85:0]
@200
-
@28
processing.memfy.memfy_rd_wr
@22
processing.memfy.memfy_rd_addr[4:0]
processing.memfy.memfy_rd_strb[3:0]
processing.memfy.memfy_rd_val[31:0]
@200
-
@22
processing.memfy.memfy_rs1_addr[4:0]
processing.memfy.memfy_rs1_val[31:0]
@200
-
@22
processing.memfy.memfy_rs2_addr[4:0]
processing.memfy.memfy_rs2_val[31:0]
@200
-
@28
processing.memfy.offset[1:0]
@22
processing.memfy.opcode[6:0]
processing.memfy.opcode_r[6:0]
@28
processing.memfy.funct3[2:0]
processing.memfy.funct3_r[2:0]
@22
processing.memfy.imm12[11:0]
@200
-
@22
processing.memfy.rd[4:0]
processing.memfy.rd_r[4:0]
processing.memfy.rs1[4:0]
processing.memfy.rs2[4:0]
@200
-
@28
processing.memfy.load_misaligned
processing.memfy.store_misaligned
processing.memfy.memfy_exceptions[1:0]
@22
processing.memfy.memfy_fenceinfo[3:0]
@200
-
@28
processing.memfy.waiting_wr_cpl
@1401200
-Memfy
@c00200
-iCache
@28
USE_ICACHE.icache.aclk
USE_ICACHE.icache.aresetn
@200
-
@28
USE_ICACHE.icache.cache_ren
USE_ICACHE.icache.cache_hit
USE_ICACHE.icache.cache_miss
@22
USE_ICACHE.icache.cache_raddr[31:0]
USE_ICACHE.icache.cache_rdata[31:0]
@200
-
@22
USE_ICACHE.icache.ctrl_araddr[31:0]
USE_ICACHE.icache.ctrl_arid[7:0]
@28
USE_ICACHE.icache.ctrl_arprot[2:0]
USE_ICACHE.icache.ctrl_arready
USE_ICACHE.icache.ctrl_arvalid
@22
USE_ICACHE.icache.ctrl_rdata[31:0]
USE_ICACHE.icache.ctrl_rid[7:0]
@28
USE_ICACHE.icache.ctrl_rready
USE_ICACHE.icache.ctrl_rresp[1:0]
USE_ICACHE.icache.ctrl_rvalid
@200
-
@28
USE_ICACHE.icache.flush_ack
USE_ICACHE.icache.flush_ack_fetcher
USE_ICACHE.icache.flush_ack_memctrl
USE_ICACHE.icache.flush_blocks
USE_ICACHE.icache.flush_reqs
@200
-
@22
USE_ICACHE.icache.icache_araddr[31:0]
@28
USE_ICACHE.icache.icache_arburst[1:0]
@22
USE_ICACHE.icache.icache_arcache[3:0]
USE_ICACHE.icache.icache_arid[7:0]
USE_ICACHE.icache.icache_arlen[7:0]
@28
USE_ICACHE.icache.icache_arlock[1:0]
USE_ICACHE.icache.icache_arprot[2:0]
@22
USE_ICACHE.icache.icache_arqos[3:0]
@28
USE_ICACHE.icache.icache_arready
@22
USE_ICACHE.icache.icache_arregion[3:0]
@28
USE_ICACHE.icache.icache_arsize[2:0]
USE_ICACHE.icache.icache_arvalid
@22
USE_ICACHE.icache.icache_rdata[127:0]
USE_ICACHE.icache.icache_rid[7:0]
@28
USE_ICACHE.icache.icache_rlast
USE_ICACHE.icache.icache_rready
USE_ICACHE.icache.icache_rresp[1:0]
USE_ICACHE.icache.icache_rvalid
@200
-
@22
USE_ICACHE.icache.memctrl_araddr[31:0]
USE_ICACHE.icache.memctrl_arid[7:0]
@28
USE_ICACHE.icache.memctrl_arprot[2:0]
USE_ICACHE.icache.memctrl_arready
USE_ICACHE.icache.memctrl_arvalid
@200
-
@22
USE_ICACHE.icache.memctrl_raddr[31:0]
@28
USE_ICACHE.icache.memctrl_rcache
@22
USE_ICACHE.icache.memctrl_rid[7:0]
@28
USE_ICACHE.icache.memctrl_rready
USE_ICACHE.icache.memctrl_rresp[1:0]
USE_ICACHE.icache.memctrl_rvalid
@800200
-Cache Blocks
@28
USE_ICACHE.icache.cache_blocks.aclk
USE_ICACHE.icache.cache_blocks.aresetn
@200
-
@28
USE_ICACHE.icache.cache_blocks.flush
@200
-
@28
USE_ICACHE.icache.cache_blocks.p1_ren
USE_ICACHE.icache.cache_blocks.p1_hit
USE_ICACHE.icache.cache_blocks.p1_miss
@22
USE_ICACHE.icache.cache_blocks.p1_raddr[31:0]
USE_ICACHE.icache.cache_blocks.p1_rdata[31:0]
USE_ICACHE.icache.cache_blocks.p1_rindex[8:0]
@28
USE_ICACHE.icache.cache_blocks.p1_roffset[1:0]
@22
USE_ICACHE.icache.cache_blocks.p1_rtag[18:0]
@200
-
@22
USE_ICACHE.icache.cache_blocks.rblock_data[127:0]
@28
USE_ICACHE.icache.cache_blocks.rblock_set
@22
USE_ICACHE.icache.cache_blocks.rblock_tag[18:0]
USE_ICACHE.icache.cache_blocks.rindex[8:0]
@200
-
@28
USE_ICACHE.icache.cache_blocks.p1_wen
@22
USE_ICACHE.icache.cache_blocks.p1_waddr[31:0]
USE_ICACHE.icache.cache_blocks.p1_wdata[127:0]
USE_ICACHE.icache.cache_blocks.p1_windex[8:0]
USE_ICACHE.icache.cache_blocks.p1_wtag[18:0]
@1000200
-Cache Blocks
@200
-
@1401200
-iCache
@28
dut.USE_DCACHE.dcache.OOO_MGT.ooo_mgt.aclk
dut.USE_DCACHE.dcache.OOO_MGT.ooo_mgt.aresetn
@22
dut.USE_DCACHE.dcache.OOO_MGT.ooo_mgt.blk_fetcher_rdata[31:0]
dut.USE_DCACHE.dcache.OOO_MGT.ooo_mgt.blk_fetcher_rid[7:0]
dut.USE_DCACHE.dcache.OOO_MGT.ooo_mgt.blk_fetcher_rid_m[7:0]
@28
dut.USE_DCACHE.dcache.OOO_MGT.ooo_mgt.blk_fetcher_rready
dut.USE_DCACHE.dcache.OOO_MGT.ooo_mgt.blk_fetcher_rresp[1:0]
dut.USE_DCACHE.dcache.OOO_MGT.ooo_mgt.blk_fetcher_rvalid
@22
dut.USE_DCACHE.dcache.OOO_MGT.ooo_mgt.cpl_tag_pt[3:0]
dut.USE_DCACHE.dcache.OOO_MGT.ooo_mgt.io_fetcher_rdata[31:0]
dut.USE_DCACHE.dcache.OOO_MGT.ooo_mgt.io_fetcher_rid[7:0]
dut.USE_DCACHE.dcache.OOO_MGT.ooo_mgt.io_fetcher_rid_m[7:0]
@28
dut.USE_DCACHE.dcache.OOO_MGT.ooo_mgt.io_fetcher_rready
dut.USE_DCACHE.dcache.OOO_MGT.ooo_mgt.io_fetcher_rresp[1:0]
dut.USE_DCACHE.dcache.OOO_MGT.ooo_mgt.io_fetcher_rvalid
@22
dut.USE_DCACHE.dcache.OOO_MGT.ooo_mgt.mst_rdata[31:0]
dut.USE_DCACHE.dcache.OOO_MGT.ooo_mgt.mst_rid[7:0]
@28
dut.USE_DCACHE.dcache.OOO_MGT.ooo_mgt.mst_rready
dut.USE_DCACHE.dcache.OOO_MGT.ooo_mgt.mst_rresp[1:0]
dut.USE_DCACHE.dcache.OOO_MGT.ooo_mgt.mst_rvalid
@22
dut.USE_DCACHE.dcache.OOO_MGT.ooo_mgt.next_tag[7:0]
@28
dut.USE_DCACHE.dcache.OOO_MGT.ooo_mgt.pending_rd
@22
dut.USE_DCACHE.dcache.OOO_MGT.ooo_mgt.req_tag_pt[3:0]
dut.USE_DCACHE.dcache.OOO_MGT.ooo_mgt.slv_araddr[31:0]
dut.USE_DCACHE.dcache.OOO_MGT.ooo_mgt.slv_arid[7:0]
@28
dut.USE_DCACHE.dcache.OOO_MGT.ooo_mgt.slv_arready
dut.USE_DCACHE.dcache.OOO_MGT.ooo_mgt.slv_arvalid
dut.USE_DCACHE.dcache.OOO_MGT.ooo_mgt.srst
@22
dut.USE_DCACHE.dcache.OOO_MGT.ooo_mgt.tags[31:0]
@200
-
@800200
-dCache MemCtrl
@22
mem_ctrl.mst_araddr[31:0]
mem_ctrl.mst_arcache[3:0]
mem_ctrl.mst_arid[7:0]
@28
mem_ctrl.mst_arprot[2:0]
mem_ctrl.mst_arready
mem_ctrl.mst_arvalid
@22
mem_ctrl.mst_raddr[31:0]
@28
mem_ctrl.mst_rcache
@22
mem_ctrl.mst_rdata[31:0]
mem_ctrl.mst_rdata_blk[127:0]
mem_ctrl.mst_rid[7:0]
@28
mem_ctrl.mst_rready
mem_ctrl.mst_rresp[1:0]
mem_ctrl.mst_rvalid
@1000200
-dCache MemCtrl
[pattern_trace] 1
[pattern_trace] 0
