Warning (10268): Verilog HDL information at uart_tx.v(47): always construct contains both blocking and non-blocking assignments File: D:/ab#2289_Task2A/t2a_uart/uart_tx/uart_tx.v Line: 47
