|single
pM2R <= eControl:inst2.pMem2Reg
pReset => eControl:inst2.pReset
pReset => ePC:inst.pReset
pReset => eRegFile:inst4.pReset
pClock => eImem:inst3.pClock
pClock => ePC:inst.pClock
pClock => eRegFile:inst4.pClock
pClock => eDmem:inst5.pClock
pMR <= eControl:inst2.pMemRead
pMW <= eControl:inst2.pMemWrite
pBranch <= eControl:inst2.pBranch
pALUout[0] <= eALU:inst6.pOut[0]
pALUout[1] <= eALU:inst6.pOut[1]
pALUout[2] <= eALU:inst6.pOut[2]
pALUout[3] <= eALU:inst6.pOut[3]
pALUout[4] <= eALU:inst6.pOut[4]
pALUout[5] <= eALU:inst6.pOut[5]
pALUout[6] <= eALU:inst6.pOut[6]
pALUout[7] <= eALU:inst6.pOut[7]
pALUout[8] <= eALU:inst6.pOut[8]
pALUout[9] <= eALU:inst6.pOut[9]
pALUout[10] <= eALU:inst6.pOut[10]
pALUout[11] <= eALU:inst6.pOut[11]
pALUout[12] <= eALU:inst6.pOut[12]
pALUout[13] <= eALU:inst6.pOut[13]
pALUout[14] <= eALU:inst6.pOut[14]
pALUout[15] <= eALU:inst6.pOut[15]
pALUout[16] <= eALU:inst6.pOut[16]
pALUout[17] <= eALU:inst6.pOut[17]
pALUout[18] <= eALU:inst6.pOut[18]
pALUout[19] <= eALU:inst6.pOut[19]
pALUout[20] <= eALU:inst6.pOut[20]
pALUout[21] <= eALU:inst6.pOut[21]
pALUout[22] <= eALU:inst6.pOut[22]
pALUout[23] <= eALU:inst6.pOut[23]
pALUout[24] <= eALU:inst6.pOut[24]
pALUout[25] <= eALU:inst6.pOut[25]
pALUout[26] <= eALU:inst6.pOut[26]
pALUout[27] <= eALU:inst6.pOut[27]
pALUout[28] <= eALU:inst6.pOut[28]
pALUout[29] <= eALU:inst6.pOut[29]
pALUout[30] <= eALU:inst6.pOut[30]
pALUout[31] <= eALU:inst6.pOut[31]
pInstruction[0] <= sINS[0].DB_MAX_OUTPUT_PORT_TYPE
pInstruction[1] <= sINS[1].DB_MAX_OUTPUT_PORT_TYPE
pInstruction[2] <= sINS[2].DB_MAX_OUTPUT_PORT_TYPE
pInstruction[3] <= sINS[3].DB_MAX_OUTPUT_PORT_TYPE
pInstruction[4] <= sINS[4].DB_MAX_OUTPUT_PORT_TYPE
pInstruction[5] <= sINS[5].DB_MAX_OUTPUT_PORT_TYPE
pInstruction[6] <= sINS[6].DB_MAX_OUTPUT_PORT_TYPE
pInstruction[7] <= sINS[7].DB_MAX_OUTPUT_PORT_TYPE
pInstruction[8] <= sINS[8].DB_MAX_OUTPUT_PORT_TYPE
pInstruction[9] <= sINS[9].DB_MAX_OUTPUT_PORT_TYPE
pInstruction[10] <= sINS[10].DB_MAX_OUTPUT_PORT_TYPE
pInstruction[11] <= sINS[11].DB_MAX_OUTPUT_PORT_TYPE
pInstruction[12] <= sINS[12].DB_MAX_OUTPUT_PORT_TYPE
pInstruction[13] <= sINS[13].DB_MAX_OUTPUT_PORT_TYPE
pInstruction[14] <= sINS[14].DB_MAX_OUTPUT_PORT_TYPE
pInstruction[15] <= sINS[15].DB_MAX_OUTPUT_PORT_TYPE
pInstruction[16] <= sINS[16].DB_MAX_OUTPUT_PORT_TYPE
pInstruction[17] <= sINS[17].DB_MAX_OUTPUT_PORT_TYPE
pInstruction[18] <= sINS[18].DB_MAX_OUTPUT_PORT_TYPE
pInstruction[19] <= sINS[19].DB_MAX_OUTPUT_PORT_TYPE
pInstruction[20] <= sINS[20].DB_MAX_OUTPUT_PORT_TYPE
pInstruction[21] <= sINS[21].DB_MAX_OUTPUT_PORT_TYPE
pInstruction[22] <= sINS[22].DB_MAX_OUTPUT_PORT_TYPE
pInstruction[23] <= sINS[23].DB_MAX_OUTPUT_PORT_TYPE
pInstruction[24] <= sINS[24].DB_MAX_OUTPUT_PORT_TYPE
pInstruction[25] <= sINS[25].DB_MAX_OUTPUT_PORT_TYPE
pInstruction[26] <= sINS[26].DB_MAX_OUTPUT_PORT_TYPE
pInstruction[27] <= sINS[27].DB_MAX_OUTPUT_PORT_TYPE
pInstruction[28] <= sINS[28].DB_MAX_OUTPUT_PORT_TYPE
pInstruction[29] <= sINS[29].DB_MAX_OUTPUT_PORT_TYPE
pInstruction[30] <= sINS[30].DB_MAX_OUTPUT_PORT_TYPE
pInstruction[31] <= sINS[31].DB_MAX_OUTPUT_PORT_TYPE
pMEM_out[0] <= eDmem:inst5.pReadData[0]
pMEM_out[1] <= eDmem:inst5.pReadData[1]
pMEM_out[2] <= eDmem:inst5.pReadData[2]
pMEM_out[3] <= eDmem:inst5.pReadData[3]
pMEM_out[4] <= eDmem:inst5.pReadData[4]
pMEM_out[5] <= eDmem:inst5.pReadData[5]
pMEM_out[6] <= eDmem:inst5.pReadData[6]
pMEM_out[7] <= eDmem:inst5.pReadData[7]
pMEM_out[8] <= eDmem:inst5.pReadData[8]
pMEM_out[9] <= eDmem:inst5.pReadData[9]
pMEM_out[10] <= eDmem:inst5.pReadData[10]
pMEM_out[11] <= eDmem:inst5.pReadData[11]
pMEM_out[12] <= eDmem:inst5.pReadData[12]
pMEM_out[13] <= eDmem:inst5.pReadData[13]
pMEM_out[14] <= eDmem:inst5.pReadData[14]
pMEM_out[15] <= eDmem:inst5.pReadData[15]
pMEM_out[16] <= eDmem:inst5.pReadData[16]
pMEM_out[17] <= eDmem:inst5.pReadData[17]
pMEM_out[18] <= eDmem:inst5.pReadData[18]
pMEM_out[19] <= eDmem:inst5.pReadData[19]
pMEM_out[20] <= eDmem:inst5.pReadData[20]
pMEM_out[21] <= eDmem:inst5.pReadData[21]
pMEM_out[22] <= eDmem:inst5.pReadData[22]
pMEM_out[23] <= eDmem:inst5.pReadData[23]
pMEM_out[24] <= eDmem:inst5.pReadData[24]
pMEM_out[25] <= eDmem:inst5.pReadData[25]
pMEM_out[26] <= eDmem:inst5.pReadData[26]
pMEM_out[27] <= eDmem:inst5.pReadData[27]
pMEM_out[28] <= eDmem:inst5.pReadData[28]
pMEM_out[29] <= eDmem:inst5.pReadData[29]
pMEM_out[30] <= eDmem:inst5.pReadData[30]
pMEM_out[31] <= eDmem:inst5.pReadData[31]
pNEXTPC[0] <= eMux32:inst13.pOut[0]
pNEXTPC[1] <= eMux32:inst13.pOut[1]
pNEXTPC[2] <= eMux32:inst13.pOut[2]
pNEXTPC[3] <= eMux32:inst13.pOut[3]
pNEXTPC[4] <= eMux32:inst13.pOut[4]
pNEXTPC[5] <= eMux32:inst13.pOut[5]
pNEXTPC[6] <= eMux32:inst13.pOut[6]
pNEXTPC[7] <= eMux32:inst13.pOut[7]
pNEXTPC[8] <= eMux32:inst13.pOut[8]
pNEXTPC[9] <= eMux32:inst13.pOut[9]
pNEXTPC[10] <= eMux32:inst13.pOut[10]
pNEXTPC[11] <= eMux32:inst13.pOut[11]
pNEXTPC[12] <= eMux32:inst13.pOut[12]
pNEXTPC[13] <= eMux32:inst13.pOut[13]
pNEXTPC[14] <= eMux32:inst13.pOut[14]
pNEXTPC[15] <= eMux32:inst13.pOut[15]
pNEXTPC[16] <= eMux32:inst13.pOut[16]
pNEXTPC[17] <= eMux32:inst13.pOut[17]
pNEXTPC[18] <= eMux32:inst13.pOut[18]
pNEXTPC[19] <= eMux32:inst13.pOut[19]
pNEXTPC[20] <= eMux32:inst13.pOut[20]
pNEXTPC[21] <= eMux32:inst13.pOut[21]
pNEXTPC[22] <= eMux32:inst13.pOut[22]
pNEXTPC[23] <= eMux32:inst13.pOut[23]
pNEXTPC[24] <= eMux32:inst13.pOut[24]
pNEXTPC[25] <= eMux32:inst13.pOut[25]
pNEXTPC[26] <= eMux32:inst13.pOut[26]
pNEXTPC[27] <= eMux32:inst13.pOut[27]
pNEXTPC[28] <= eMux32:inst13.pOut[28]
pNEXTPC[29] <= eMux32:inst13.pOut[29]
pNEXTPC[30] <= eMux32:inst13.pOut[30]
pNEXTPC[31] <= eMux32:inst13.pOut[31]
pPC[0] <= ePC:inst.pOut[0]
pPC[1] <= ePC:inst.pOut[1]
pPC[2] <= ePC:inst.pOut[2]
pPC[3] <= ePC:inst.pOut[3]
pPC[4] <= ePC:inst.pOut[4]
pPC[5] <= ePC:inst.pOut[5]
pPC[6] <= ePC:inst.pOut[6]
pPC[7] <= ePC:inst.pOut[7]
pPC[8] <= ePC:inst.pOut[8]
pPC[9] <= ePC:inst.pOut[9]
pPC[10] <= ePC:inst.pOut[10]
pPC[11] <= ePC:inst.pOut[11]
pPC[12] <= ePC:inst.pOut[12]
pPC[13] <= ePC:inst.pOut[13]
pPC[14] <= ePC:inst.pOut[14]
pPC[15] <= ePC:inst.pOut[15]
pPC[16] <= ePC:inst.pOut[16]
pPC[17] <= ePC:inst.pOut[17]
pPC[18] <= ePC:inst.pOut[18]
pPC[19] <= ePC:inst.pOut[19]
pPC[20] <= ePC:inst.pOut[20]
pPC[21] <= ePC:inst.pOut[21]
pPC[22] <= ePC:inst.pOut[22]
pPC[23] <= ePC:inst.pOut[23]
pPC[24] <= ePC:inst.pOut[24]
pPC[25] <= ePC:inst.pOut[25]
pPC[26] <= ePC:inst.pOut[26]
pPC[27] <= ePC:inst.pOut[27]
pPC[28] <= ePC:inst.pOut[28]
pPC[29] <= ePC:inst.pOut[29]
pPC[30] <= ePC:inst.pOut[30]
pPC[31] <= ePC:inst.pOut[31]
pWB[0] <= eMux32:inst12.pOut[0]
pWB[1] <= eMux32:inst12.pOut[1]
pWB[2] <= eMux32:inst12.pOut[2]
pWB[3] <= eMux32:inst12.pOut[3]
pWB[4] <= eMux32:inst12.pOut[4]
pWB[5] <= eMux32:inst12.pOut[5]
pWB[6] <= eMux32:inst12.pOut[6]
pWB[7] <= eMux32:inst12.pOut[7]
pWB[8] <= eMux32:inst12.pOut[8]
pWB[9] <= eMux32:inst12.pOut[9]
pWB[10] <= eMux32:inst12.pOut[10]
pWB[11] <= eMux32:inst12.pOut[11]
pWB[12] <= eMux32:inst12.pOut[12]
pWB[13] <= eMux32:inst12.pOut[13]
pWB[14] <= eMux32:inst12.pOut[14]
pWB[15] <= eMux32:inst12.pOut[15]
pWB[16] <= eMux32:inst12.pOut[16]
pWB[17] <= eMux32:inst12.pOut[17]
pWB[18] <= eMux32:inst12.pOut[18]
pWB[19] <= eMux32:inst12.pOut[19]
pWB[20] <= eMux32:inst12.pOut[20]
pWB[21] <= eMux32:inst12.pOut[21]
pWB[22] <= eMux32:inst12.pOut[22]
pWB[23] <= eMux32:inst12.pOut[23]
pWB[24] <= eMux32:inst12.pOut[24]
pWB[25] <= eMux32:inst12.pOut[25]
pWB[26] <= eMux32:inst12.pOut[26]
pWB[27] <= eMux32:inst12.pOut[27]
pWB[28] <= eMux32:inst12.pOut[28]
pWB[29] <= eMux32:inst12.pOut[29]
pWB[30] <= eMux32:inst12.pOut[30]
pWB[31] <= eMux32:inst12.pOut[31]
pWriteData[0] <= eRegFile:inst4.pReadData2[0]
pWriteData[1] <= eRegFile:inst4.pReadData2[1]
pWriteData[2] <= eRegFile:inst4.pReadData2[2]
pWriteData[3] <= eRegFile:inst4.pReadData2[3]
pWriteData[4] <= eRegFile:inst4.pReadData2[4]
pWriteData[5] <= eRegFile:inst4.pReadData2[5]
pWriteData[6] <= eRegFile:inst4.pReadData2[6]
pWriteData[7] <= eRegFile:inst4.pReadData2[7]
pWriteData[8] <= eRegFile:inst4.pReadData2[8]
pWriteData[9] <= eRegFile:inst4.pReadData2[9]
pWriteData[10] <= eRegFile:inst4.pReadData2[10]
pWriteData[11] <= eRegFile:inst4.pReadData2[11]
pWriteData[12] <= eRegFile:inst4.pReadData2[12]
pWriteData[13] <= eRegFile:inst4.pReadData2[13]
pWriteData[14] <= eRegFile:inst4.pReadData2[14]
pWriteData[15] <= eRegFile:inst4.pReadData2[15]
pWriteData[16] <= eRegFile:inst4.pReadData2[16]
pWriteData[17] <= eRegFile:inst4.pReadData2[17]
pWriteData[18] <= eRegFile:inst4.pReadData2[18]
pWriteData[19] <= eRegFile:inst4.pReadData2[19]
pWriteData[20] <= eRegFile:inst4.pReadData2[20]
pWriteData[21] <= eRegFile:inst4.pReadData2[21]
pWriteData[22] <= eRegFile:inst4.pReadData2[22]
pWriteData[23] <= eRegFile:inst4.pReadData2[23]
pWriteData[24] <= eRegFile:inst4.pReadData2[24]
pWriteData[25] <= eRegFile:inst4.pReadData2[25]
pWriteData[26] <= eRegFile:inst4.pReadData2[26]
pWriteData[27] <= eRegFile:inst4.pReadData2[27]
pWriteData[28] <= eRegFile:inst4.pReadData2[28]
pWriteData[29] <= eRegFile:inst4.pReadData2[29]
pWriteData[30] <= eRegFile:inst4.pReadData2[30]
pWriteData[31] <= eRegFile:inst4.pReadData2[31]


|single|eControl:inst2
pOpcode[0] => Equal0.IN4
pOpcode[0] => Equal1.IN5
pOpcode[0] => Equal2.IN5
pOpcode[0] => Equal3.IN5
pOpcode[0] => Equal4.IN5
pOpcode[1] => Equal0.IN3
pOpcode[1] => Equal1.IN3
pOpcode[1] => Equal2.IN4
pOpcode[1] => Equal3.IN4
pOpcode[1] => Equal4.IN4
pOpcode[2] => Equal0.IN5
pOpcode[2] => Equal1.IN4
pOpcode[2] => Equal2.IN1
pOpcode[2] => Equal3.IN3
pOpcode[2] => Equal4.IN2
pOpcode[3] => Equal0.IN2
pOpcode[3] => Equal1.IN2
pOpcode[3] => Equal2.IN3
pOpcode[3] => Equal3.IN2
pOpcode[3] => Equal4.IN1
pOpcode[4] => Equal0.IN1
pOpcode[4] => Equal1.IN1
pOpcode[4] => Equal2.IN0
pOpcode[4] => Equal3.IN1
pOpcode[4] => Equal4.IN0
pOpcode[5] => Equal0.IN0
pOpcode[5] => Equal1.IN0
pOpcode[5] => Equal2.IN2
pOpcode[5] => Equal3.IN0
pOpcode[5] => Equal4.IN3
pRegWrite <= pRegWrite.DB_MAX_OUTPUT_PORT_TYPE
pMem2Reg <= pMem2Reg.DB_MAX_OUTPUT_PORT_TYPE
pMemWrite <= pMemWrite.DB_MAX_OUTPUT_PORT_TYPE
pMemRead <= pMemRead.DB_MAX_OUTPUT_PORT_TYPE
pBranch <= pBranch.DB_MAX_OUTPUT_PORT_TYPE
pALUSrc <= pALUSrc.DB_MAX_OUTPUT_PORT_TYPE
pALUop <= pALUop.DB_MAX_OUTPUT_PORT_TYPE
pRegDst <= pRegDst.DB_MAX_OUTPUT_PORT_TYPE
pReset => pRegDst.OUTPUTSELECT
pReset => pMem2Reg.OUTPUTSELECT
pReset => pBranch.OUTPUTSELECT
pReset => pMemRead.OUTPUTSELECT
pReset => pALUop.OUTPUTSELECT
pReset => pMemWrite.OUTPUTSELECT
pReset => pALUSrc.OUTPUTSELECT
pReset => pRegWrite.OUTPUTSELECT


|single|eImem:inst3
pReadaddr[0] => ~NO_FANOUT~
pReadaddr[1] => ~NO_FANOUT~
pReadaddr[2] => LPM_ROM:data_memory.ADDRESS[0]
pReadaddr[3] => LPM_ROM:data_memory.ADDRESS[1]
pReadaddr[4] => LPM_ROM:data_memory.ADDRESS[2]
pReadaddr[5] => LPM_ROM:data_memory.ADDRESS[3]
pReadaddr[6] => LPM_ROM:data_memory.ADDRESS[4]
pReadaddr[7] => LPM_ROM:data_memory.ADDRESS[5]
pReadaddr[8] => LPM_ROM:data_memory.ADDRESS[6]
pReadaddr[9] => LPM_ROM:data_memory.ADDRESS[7]
pReadaddr[10] => ~NO_FANOUT~
pReadaddr[11] => ~NO_FANOUT~
pReadaddr[12] => ~NO_FANOUT~
pReadaddr[13] => ~NO_FANOUT~
pReadaddr[14] => ~NO_FANOUT~
pReadaddr[15] => ~NO_FANOUT~
pReadaddr[16] => ~NO_FANOUT~
pReadaddr[17] => ~NO_FANOUT~
pReadaddr[18] => ~NO_FANOUT~
pReadaddr[19] => ~NO_FANOUT~
pReadaddr[20] => ~NO_FANOUT~
pReadaddr[21] => ~NO_FANOUT~
pReadaddr[22] => ~NO_FANOUT~
pReadaddr[23] => ~NO_FANOUT~
pReadaddr[24] => ~NO_FANOUT~
pReadaddr[25] => ~NO_FANOUT~
pReadaddr[26] => ~NO_FANOUT~
pReadaddr[27] => ~NO_FANOUT~
pReadaddr[28] => ~NO_FANOUT~
pReadaddr[29] => ~NO_FANOUT~
pReadaddr[30] => ~NO_FANOUT~
pReadaddr[31] => ~NO_FANOUT~
pDataout[0] <= LPM_ROM:data_memory.Q[0]
pDataout[1] <= LPM_ROM:data_memory.Q[1]
pDataout[2] <= LPM_ROM:data_memory.Q[2]
pDataout[3] <= LPM_ROM:data_memory.Q[3]
pDataout[4] <= LPM_ROM:data_memory.Q[4]
pDataout[5] <= LPM_ROM:data_memory.Q[5]
pDataout[6] <= LPM_ROM:data_memory.Q[6]
pDataout[7] <= LPM_ROM:data_memory.Q[7]
pDataout[8] <= LPM_ROM:data_memory.Q[8]
pDataout[9] <= LPM_ROM:data_memory.Q[9]
pDataout[10] <= LPM_ROM:data_memory.Q[10]
pDataout[11] <= LPM_ROM:data_memory.Q[11]
pDataout[12] <= LPM_ROM:data_memory.Q[12]
pDataout[13] <= LPM_ROM:data_memory.Q[13]
pDataout[14] <= LPM_ROM:data_memory.Q[14]
pDataout[15] <= LPM_ROM:data_memory.Q[15]
pDataout[16] <= LPM_ROM:data_memory.Q[16]
pDataout[17] <= LPM_ROM:data_memory.Q[17]
pDataout[18] <= LPM_ROM:data_memory.Q[18]
pDataout[19] <= LPM_ROM:data_memory.Q[19]
pDataout[20] <= LPM_ROM:data_memory.Q[20]
pDataout[21] <= LPM_ROM:data_memory.Q[21]
pDataout[22] <= LPM_ROM:data_memory.Q[22]
pDataout[23] <= LPM_ROM:data_memory.Q[23]
pDataout[24] <= LPM_ROM:data_memory.Q[24]
pDataout[25] <= LPM_ROM:data_memory.Q[25]
pDataout[26] <= LPM_ROM:data_memory.Q[26]
pDataout[27] <= LPM_ROM:data_memory.Q[27]
pDataout[28] <= LPM_ROM:data_memory.Q[28]
pDataout[29] <= LPM_ROM:data_memory.Q[29]
pDataout[30] <= LPM_ROM:data_memory.Q[30]
pDataout[31] <= LPM_ROM:data_memory.Q[31]
pClock => LPM_ROM:data_memory.INCLOCK


|single|eImem:inst3|LPM_ROM:data_memory
address[0] => altrom:srom.address[0]
address[1] => altrom:srom.address[1]
address[2] => altrom:srom.address[2]
address[3] => altrom:srom.address[3]
address[4] => altrom:srom.address[4]
address[5] => altrom:srom.address[5]
address[6] => altrom:srom.address[6]
address[7] => altrom:srom.address[7]
inclock => altrom:srom.clocki
outclock => ~NO_FANOUT~
memenab => otri[31].OE
memenab => otri[30].OE
memenab => otri[29].OE
memenab => otri[28].OE
memenab => otri[27].OE
memenab => otri[26].OE
memenab => otri[25].OE
memenab => otri[24].OE
memenab => otri[23].OE
memenab => otri[22].OE
memenab => otri[21].OE
memenab => otri[20].OE
memenab => otri[19].OE
memenab => otri[18].OE
memenab => otri[17].OE
memenab => otri[16].OE
memenab => otri[15].OE
memenab => otri[14].OE
memenab => otri[13].OE
memenab => otri[12].OE
memenab => otri[11].OE
memenab => otri[10].OE
memenab => otri[9].OE
memenab => otri[8].OE
memenab => otri[7].OE
memenab => otri[6].OE
memenab => otri[5].OE
memenab => otri[4].OE
memenab => otri[3].OE
memenab => otri[2].OE
memenab => otri[1].OE
memenab => otri[0].OE
q[0] <= otri[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= otri[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= otri[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= otri[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= otri[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= otri[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= otri[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= otri[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= otri[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= otri[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= otri[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= otri[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= otri[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= otri[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= otri[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= otri[15].DB_MAX_OUTPUT_PORT_TYPE
q[16] <= otri[16].DB_MAX_OUTPUT_PORT_TYPE
q[17] <= otri[17].DB_MAX_OUTPUT_PORT_TYPE
q[18] <= otri[18].DB_MAX_OUTPUT_PORT_TYPE
q[19] <= otri[19].DB_MAX_OUTPUT_PORT_TYPE
q[20] <= otri[20].DB_MAX_OUTPUT_PORT_TYPE
q[21] <= otri[21].DB_MAX_OUTPUT_PORT_TYPE
q[22] <= otri[22].DB_MAX_OUTPUT_PORT_TYPE
q[23] <= otri[23].DB_MAX_OUTPUT_PORT_TYPE
q[24] <= otri[24].DB_MAX_OUTPUT_PORT_TYPE
q[25] <= otri[25].DB_MAX_OUTPUT_PORT_TYPE
q[26] <= otri[26].DB_MAX_OUTPUT_PORT_TYPE
q[27] <= otri[27].DB_MAX_OUTPUT_PORT_TYPE
q[28] <= otri[28].DB_MAX_OUTPUT_PORT_TYPE
q[29] <= otri[29].DB_MAX_OUTPUT_PORT_TYPE
q[30] <= otri[30].DB_MAX_OUTPUT_PORT_TYPE
q[31] <= otri[31].DB_MAX_OUTPUT_PORT_TYPE


|single|eImem:inst3|LPM_ROM:data_memory|altrom:srom
address[0] => altsyncram:rom_block.address_a[0]
address[1] => altsyncram:rom_block.address_a[1]
address[2] => altsyncram:rom_block.address_a[2]
address[3] => altsyncram:rom_block.address_a[3]
address[4] => altsyncram:rom_block.address_a[4]
address[5] => altsyncram:rom_block.address_a[5]
address[6] => altsyncram:rom_block.address_a[6]
address[7] => altsyncram:rom_block.address_a[7]
clocki => altsyncram:rom_block.clock0
clocko => ~NO_FANOUT~
q[0] <= altsyncram:rom_block.q_a[0]
q[1] <= altsyncram:rom_block.q_a[1]
q[2] <= altsyncram:rom_block.q_a[2]
q[3] <= altsyncram:rom_block.q_a[3]
q[4] <= altsyncram:rom_block.q_a[4]
q[5] <= altsyncram:rom_block.q_a[5]
q[6] <= altsyncram:rom_block.q_a[6]
q[7] <= altsyncram:rom_block.q_a[7]
q[8] <= altsyncram:rom_block.q_a[8]
q[9] <= altsyncram:rom_block.q_a[9]
q[10] <= altsyncram:rom_block.q_a[10]
q[11] <= altsyncram:rom_block.q_a[11]
q[12] <= altsyncram:rom_block.q_a[12]
q[13] <= altsyncram:rom_block.q_a[13]
q[14] <= altsyncram:rom_block.q_a[14]
q[15] <= altsyncram:rom_block.q_a[15]
q[16] <= altsyncram:rom_block.q_a[16]
q[17] <= altsyncram:rom_block.q_a[17]
q[18] <= altsyncram:rom_block.q_a[18]
q[19] <= altsyncram:rom_block.q_a[19]
q[20] <= altsyncram:rom_block.q_a[20]
q[21] <= altsyncram:rom_block.q_a[21]
q[22] <= altsyncram:rom_block.q_a[22]
q[23] <= altsyncram:rom_block.q_a[23]
q[24] <= altsyncram:rom_block.q_a[24]
q[25] <= altsyncram:rom_block.q_a[25]
q[26] <= altsyncram:rom_block.q_a[26]
q[27] <= altsyncram:rom_block.q_a[27]
q[28] <= altsyncram:rom_block.q_a[28]
q[29] <= altsyncram:rom_block.q_a[29]
q[30] <= altsyncram:rom_block.q_a[30]
q[31] <= altsyncram:rom_block.q_a[31]


|single|eImem:inst3|LPM_ROM:data_memory|altrom:srom|altsyncram:rom_block
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_l961:auto_generated.address_a[0]
address_a[1] => altsyncram_l961:auto_generated.address_a[1]
address_a[2] => altsyncram_l961:auto_generated.address_a[2]
address_a[3] => altsyncram_l961:auto_generated.address_a[3]
address_a[4] => altsyncram_l961:auto_generated.address_a[4]
address_a[5] => altsyncram_l961:auto_generated.address_a[5]
address_a[6] => altsyncram_l961:auto_generated.address_a[6]
address_a[7] => altsyncram_l961:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_l961:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_l961:auto_generated.q_a[0]
q_a[1] <= altsyncram_l961:auto_generated.q_a[1]
q_a[2] <= altsyncram_l961:auto_generated.q_a[2]
q_a[3] <= altsyncram_l961:auto_generated.q_a[3]
q_a[4] <= altsyncram_l961:auto_generated.q_a[4]
q_a[5] <= altsyncram_l961:auto_generated.q_a[5]
q_a[6] <= altsyncram_l961:auto_generated.q_a[6]
q_a[7] <= altsyncram_l961:auto_generated.q_a[7]
q_a[8] <= altsyncram_l961:auto_generated.q_a[8]
q_a[9] <= altsyncram_l961:auto_generated.q_a[9]
q_a[10] <= altsyncram_l961:auto_generated.q_a[10]
q_a[11] <= altsyncram_l961:auto_generated.q_a[11]
q_a[12] <= altsyncram_l961:auto_generated.q_a[12]
q_a[13] <= altsyncram_l961:auto_generated.q_a[13]
q_a[14] <= altsyncram_l961:auto_generated.q_a[14]
q_a[15] <= altsyncram_l961:auto_generated.q_a[15]
q_a[16] <= altsyncram_l961:auto_generated.q_a[16]
q_a[17] <= altsyncram_l961:auto_generated.q_a[17]
q_a[18] <= altsyncram_l961:auto_generated.q_a[18]
q_a[19] <= altsyncram_l961:auto_generated.q_a[19]
q_a[20] <= altsyncram_l961:auto_generated.q_a[20]
q_a[21] <= altsyncram_l961:auto_generated.q_a[21]
q_a[22] <= altsyncram_l961:auto_generated.q_a[22]
q_a[23] <= altsyncram_l961:auto_generated.q_a[23]
q_a[24] <= altsyncram_l961:auto_generated.q_a[24]
q_a[25] <= altsyncram_l961:auto_generated.q_a[25]
q_a[26] <= altsyncram_l961:auto_generated.q_a[26]
q_a[27] <= altsyncram_l961:auto_generated.q_a[27]
q_a[28] <= altsyncram_l961:auto_generated.q_a[28]
q_a[29] <= altsyncram_l961:auto_generated.q_a[29]
q_a[30] <= altsyncram_l961:auto_generated.q_a[30]
q_a[31] <= altsyncram_l961:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|single|eImem:inst3|LPM_ROM:data_memory|altrom:srom|altsyncram:rom_block|altsyncram_l961:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT


|single|ePC:inst
pIn[0] => pOut.DATAB
pIn[1] => pOut.DATAB
pIn[2] => pOut.DATAB
pIn[3] => pOut.DATAB
pIn[4] => pOut.DATAB
pIn[5] => pOut.DATAB
pIn[6] => pOut.DATAB
pIn[7] => pOut.DATAB
pIn[8] => pOut.DATAB
pIn[9] => pOut.DATAB
pIn[10] => pOut.DATAB
pIn[11] => pOut.DATAB
pIn[12] => pOut.DATAB
pIn[13] => pOut.DATAB
pIn[14] => pOut.DATAB
pIn[15] => pOut.DATAB
pIn[16] => pOut.DATAB
pIn[17] => pOut.DATAB
pIn[18] => pOut.DATAB
pIn[19] => pOut.DATAB
pIn[20] => pOut.DATAB
pIn[21] => pOut.DATAB
pIn[22] => pOut.DATAB
pIn[23] => pOut.DATAB
pIn[24] => pOut.DATAB
pIn[25] => pOut.DATAB
pIn[26] => pOut.DATAB
pIn[27] => pOut.DATAB
pIn[28] => pOut.DATAB
pIn[29] => pOut.DATAB
pIn[30] => pOut.DATAB
pIn[31] => pOut.DATAB
pOut[0] <= pOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pOut[1] <= pOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pOut[2] <= pOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pOut[3] <= pOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pOut[4] <= pOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pOut[5] <= pOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pOut[6] <= pOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pOut[7] <= pOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pOut[8] <= pOut[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pOut[9] <= pOut[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pOut[10] <= pOut[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pOut[11] <= pOut[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pOut[12] <= pOut[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pOut[13] <= pOut[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pOut[14] <= pOut[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pOut[15] <= pOut[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pOut[16] <= pOut[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pOut[17] <= pOut[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pOut[18] <= pOut[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pOut[19] <= pOut[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pOut[20] <= pOut[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pOut[21] <= pOut[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pOut[22] <= pOut[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pOut[23] <= pOut[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pOut[24] <= pOut[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pOut[25] <= pOut[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pOut[26] <= pOut[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pOut[27] <= pOut[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pOut[28] <= pOut[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pOut[29] <= pOut[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pOut[30] <= pOut[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pOut[31] <= pOut[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pReset => pOut.OUTPUTSELECT
pClock => pOut[0]~reg0.CLK
pClock => pOut[1]~reg0.CLK
pClock => pOut[2]~reg0.CLK
pClock => pOut[3]~reg0.CLK
pClock => pOut[4]~reg0.CLK
pClock => pOut[5]~reg0.CLK
pClock => pOut[6]~reg0.CLK
pClock => pOut[7]~reg0.CLK
pClock => pOut[8]~reg0.CLK
pClock => pOut[9]~reg0.CLK
pClock => pOut[10]~reg0.CLK
pClock => pOut[11]~reg0.CLK
pClock => pOut[12]~reg0.CLK
pClock => pOut[13]~reg0.CLK
pClock => pOut[14]~reg0.CLK
pClock => pOut[15]~reg0.CLK
pClock => pOut[16]~reg0.CLK
pClock => pOut[17]~reg0.CLK
pClock => pOut[18]~reg0.CLK
pClock => pOut[19]~reg0.CLK
pClock => pOut[20]~reg0.CLK
pClock => pOut[21]~reg0.CLK
pClock => pOut[22]~reg0.CLK
pClock => pOut[23]~reg0.CLK
pClock => pOut[24]~reg0.CLK
pClock => pOut[25]~reg0.CLK
pClock => pOut[26]~reg0.CLK
pClock => pOut[27]~reg0.CLK
pClock => pOut[28]~reg0.CLK
pClock => pOut[29]~reg0.CLK
pClock => pOut[30]~reg0.CLK
pClock => pOut[31]~reg0.CLK


|single|eMux32:inst13
pIn0[0] => pOut.DATAB
pIn0[1] => pOut.DATAB
pIn0[2] => pOut.DATAB
pIn0[3] => pOut.DATAB
pIn0[4] => pOut.DATAB
pIn0[5] => pOut.DATAB
pIn0[6] => pOut.DATAB
pIn0[7] => pOut.DATAB
pIn0[8] => pOut.DATAB
pIn0[9] => pOut.DATAB
pIn0[10] => pOut.DATAB
pIn0[11] => pOut.DATAB
pIn0[12] => pOut.DATAB
pIn0[13] => pOut.DATAB
pIn0[14] => pOut.DATAB
pIn0[15] => pOut.DATAB
pIn0[16] => pOut.DATAB
pIn0[17] => pOut.DATAB
pIn0[18] => pOut.DATAB
pIn0[19] => pOut.DATAB
pIn0[20] => pOut.DATAB
pIn0[21] => pOut.DATAB
pIn0[22] => pOut.DATAB
pIn0[23] => pOut.DATAB
pIn0[24] => pOut.DATAB
pIn0[25] => pOut.DATAB
pIn0[26] => pOut.DATAB
pIn0[27] => pOut.DATAB
pIn0[28] => pOut.DATAB
pIn0[29] => pOut.DATAB
pIn0[30] => pOut.DATAB
pIn0[31] => pOut.DATAB
pIn1[0] => pOut.DATAA
pIn1[1] => pOut.DATAA
pIn1[2] => pOut.DATAA
pIn1[3] => pOut.DATAA
pIn1[4] => pOut.DATAA
pIn1[5] => pOut.DATAA
pIn1[6] => pOut.DATAA
pIn1[7] => pOut.DATAA
pIn1[8] => pOut.DATAA
pIn1[9] => pOut.DATAA
pIn1[10] => pOut.DATAA
pIn1[11] => pOut.DATAA
pIn1[12] => pOut.DATAA
pIn1[13] => pOut.DATAA
pIn1[14] => pOut.DATAA
pIn1[15] => pOut.DATAA
pIn1[16] => pOut.DATAA
pIn1[17] => pOut.DATAA
pIn1[18] => pOut.DATAA
pIn1[19] => pOut.DATAA
pIn1[20] => pOut.DATAA
pIn1[21] => pOut.DATAA
pIn1[22] => pOut.DATAA
pIn1[23] => pOut.DATAA
pIn1[24] => pOut.DATAA
pIn1[25] => pOut.DATAA
pIn1[26] => pOut.DATAA
pIn1[27] => pOut.DATAA
pIn1[28] => pOut.DATAA
pIn1[29] => pOut.DATAA
pIn1[30] => pOut.DATAA
pIn1[31] => pOut.DATAA
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pOut[0] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[1] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[2] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[3] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[4] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[5] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[6] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[7] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[8] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[9] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[10] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[11] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[12] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[13] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[14] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[15] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[16] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[17] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[18] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[19] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[20] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[21] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[22] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[23] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[24] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[25] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[26] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[27] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[28] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[29] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[30] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[31] <= pOut.DB_MAX_OUTPUT_PORT_TYPE


|single|eALU:inst6
pOperator[0] => Equal0.IN11
pOperator[0] => Mux0.IN69
pOperator[0] => Mux1.IN69
pOperator[0] => Mux2.IN69
pOperator[0] => Mux3.IN69
pOperator[0] => Mux4.IN69
pOperator[0] => Mux5.IN69
pOperator[0] => Mux6.IN69
pOperator[0] => Mux7.IN69
pOperator[0] => Mux8.IN69
pOperator[0] => Mux9.IN69
pOperator[0] => Mux10.IN69
pOperator[0] => Mux11.IN69
pOperator[0] => Mux12.IN69
pOperator[0] => Mux13.IN69
pOperator[0] => Mux14.IN69
pOperator[0] => Mux15.IN69
pOperator[0] => Mux16.IN69
pOperator[0] => Mux17.IN69
pOperator[0] => Mux18.IN69
pOperator[0] => Mux19.IN69
pOperator[0] => Mux20.IN69
pOperator[0] => Mux21.IN69
pOperator[0] => Mux22.IN69
pOperator[0] => Mux23.IN69
pOperator[0] => Mux24.IN69
pOperator[0] => Mux25.IN69
pOperator[0] => Mux26.IN69
pOperator[0] => Mux27.IN69
pOperator[0] => Mux28.IN69
pOperator[0] => Mux29.IN69
pOperator[0] => Mux30.IN69
pOperator[0] => Mux31.IN69
pOperator[1] => Equal0.IN10
pOperator[1] => Mux0.IN68
pOperator[1] => Mux1.IN68
pOperator[1] => Mux2.IN68
pOperator[1] => Mux3.IN68
pOperator[1] => Mux4.IN68
pOperator[1] => Mux5.IN68
pOperator[1] => Mux6.IN68
pOperator[1] => Mux7.IN68
pOperator[1] => Mux8.IN68
pOperator[1] => Mux9.IN68
pOperator[1] => Mux10.IN68
pOperator[1] => Mux11.IN68
pOperator[1] => Mux12.IN68
pOperator[1] => Mux13.IN68
pOperator[1] => Mux14.IN68
pOperator[1] => Mux15.IN68
pOperator[1] => Mux16.IN68
pOperator[1] => Mux17.IN68
pOperator[1] => Mux18.IN68
pOperator[1] => Mux19.IN68
pOperator[1] => Mux20.IN68
pOperator[1] => Mux21.IN68
pOperator[1] => Mux22.IN68
pOperator[1] => Mux23.IN68
pOperator[1] => Mux24.IN68
pOperator[1] => Mux25.IN68
pOperator[1] => Mux26.IN68
pOperator[1] => Mux27.IN68
pOperator[1] => Mux28.IN68
pOperator[1] => Mux29.IN68
pOperator[1] => Mux30.IN68
pOperator[1] => Mux31.IN68
pOperator[2] => Equal0.IN9
pOperator[2] => Mux0.IN67
pOperator[2] => Mux1.IN67
pOperator[2] => Mux2.IN67
pOperator[2] => Mux3.IN67
pOperator[2] => Mux4.IN67
pOperator[2] => Mux5.IN67
pOperator[2] => Mux6.IN67
pOperator[2] => Mux7.IN67
pOperator[2] => Mux8.IN67
pOperator[2] => Mux9.IN67
pOperator[2] => Mux10.IN67
pOperator[2] => Mux11.IN67
pOperator[2] => Mux12.IN67
pOperator[2] => Mux13.IN67
pOperator[2] => Mux14.IN67
pOperator[2] => Mux15.IN67
pOperator[2] => Mux16.IN67
pOperator[2] => Mux17.IN67
pOperator[2] => Mux18.IN67
pOperator[2] => Mux19.IN67
pOperator[2] => Mux20.IN67
pOperator[2] => Mux21.IN67
pOperator[2] => Mux22.IN67
pOperator[2] => Mux23.IN67
pOperator[2] => Mux24.IN67
pOperator[2] => Mux25.IN67
pOperator[2] => Mux26.IN67
pOperator[2] => Mux27.IN67
pOperator[2] => Mux28.IN67
pOperator[2] => Mux29.IN67
pOperator[2] => Mux30.IN67
pOperator[2] => Mux31.IN67
pOperator[3] => Equal0.IN8
pOperator[3] => Mux0.IN66
pOperator[3] => Mux1.IN66
pOperator[3] => Mux2.IN66
pOperator[3] => Mux3.IN66
pOperator[3] => Mux4.IN66
pOperator[3] => Mux5.IN66
pOperator[3] => Mux6.IN66
pOperator[3] => Mux7.IN66
pOperator[3] => Mux8.IN66
pOperator[3] => Mux9.IN66
pOperator[3] => Mux10.IN66
pOperator[3] => Mux11.IN66
pOperator[3] => Mux12.IN66
pOperator[3] => Mux13.IN66
pOperator[3] => Mux14.IN66
pOperator[3] => Mux15.IN66
pOperator[3] => Mux16.IN66
pOperator[3] => Mux17.IN66
pOperator[3] => Mux18.IN66
pOperator[3] => Mux19.IN66
pOperator[3] => Mux20.IN66
pOperator[3] => Mux21.IN66
pOperator[3] => Mux22.IN66
pOperator[3] => Mux23.IN66
pOperator[3] => Mux24.IN66
pOperator[3] => Mux25.IN66
pOperator[3] => Mux26.IN66
pOperator[3] => Mux27.IN66
pOperator[3] => Mux28.IN66
pOperator[3] => Mux29.IN66
pOperator[3] => Mux30.IN66
pOperator[3] => Mux31.IN66
pOperator[4] => Equal0.IN7
pOperator[4] => Mux0.IN65
pOperator[4] => Mux1.IN65
pOperator[4] => Mux2.IN65
pOperator[4] => Mux3.IN65
pOperator[4] => Mux4.IN65
pOperator[4] => Mux5.IN65
pOperator[4] => Mux6.IN65
pOperator[4] => Mux7.IN65
pOperator[4] => Mux8.IN65
pOperator[4] => Mux9.IN65
pOperator[4] => Mux10.IN65
pOperator[4] => Mux11.IN65
pOperator[4] => Mux12.IN65
pOperator[4] => Mux13.IN65
pOperator[4] => Mux14.IN65
pOperator[4] => Mux15.IN65
pOperator[4] => Mux16.IN65
pOperator[4] => Mux17.IN65
pOperator[4] => Mux18.IN65
pOperator[4] => Mux19.IN65
pOperator[4] => Mux20.IN65
pOperator[4] => Mux21.IN65
pOperator[4] => Mux22.IN65
pOperator[4] => Mux23.IN65
pOperator[4] => Mux24.IN65
pOperator[4] => Mux25.IN65
pOperator[4] => Mux26.IN65
pOperator[4] => Mux27.IN65
pOperator[4] => Mux28.IN65
pOperator[4] => Mux29.IN65
pOperator[4] => Mux30.IN65
pOperator[4] => Mux31.IN65
pOperator[5] => Equal0.IN6
pOperator[5] => Mux0.IN64
pOperator[5] => Mux1.IN64
pOperator[5] => Mux2.IN64
pOperator[5] => Mux3.IN64
pOperator[5] => Mux4.IN64
pOperator[5] => Mux5.IN64
pOperator[5] => Mux6.IN64
pOperator[5] => Mux7.IN64
pOperator[5] => Mux8.IN64
pOperator[5] => Mux9.IN64
pOperator[5] => Mux10.IN64
pOperator[5] => Mux11.IN64
pOperator[5] => Mux12.IN64
pOperator[5] => Mux13.IN64
pOperator[5] => Mux14.IN64
pOperator[5] => Mux15.IN64
pOperator[5] => Mux16.IN64
pOperator[5] => Mux17.IN64
pOperator[5] => Mux18.IN64
pOperator[5] => Mux19.IN64
pOperator[5] => Mux20.IN64
pOperator[5] => Mux21.IN64
pOperator[5] => Mux22.IN64
pOperator[5] => Mux23.IN64
pOperator[5] => Mux24.IN64
pOperator[5] => Mux25.IN64
pOperator[5] => Mux26.IN64
pOperator[5] => Mux27.IN64
pOperator[5] => Mux28.IN64
pOperator[5] => Mux29.IN64
pOperator[5] => Mux30.IN64
pOperator[5] => Mux31.IN64
pOperation => sO[31].OUTPUTSELECT
pOperation => sO[30].OUTPUTSELECT
pOperation => sO[29].OUTPUTSELECT
pOperation => sO[28].OUTPUTSELECT
pOperation => sO[27].OUTPUTSELECT
pOperation => sO[26].OUTPUTSELECT
pOperation => sO[25].OUTPUTSELECT
pOperation => sO[24].OUTPUTSELECT
pOperation => sO[23].OUTPUTSELECT
pOperation => sO[22].OUTPUTSELECT
pOperation => sO[21].OUTPUTSELECT
pOperation => sO[20].OUTPUTSELECT
pOperation => sO[19].OUTPUTSELECT
pOperation => sO[18].OUTPUTSELECT
pOperation => sO[17].OUTPUTSELECT
pOperation => sO[16].OUTPUTSELECT
pOperation => sO[15].OUTPUTSELECT
pOperation => sO[14].OUTPUTSELECT
pOperation => sO[13].OUTPUTSELECT
pOperation => sO[12].OUTPUTSELECT
pOperation => sO[11].OUTPUTSELECT
pOperation => sO[10].OUTPUTSELECT
pOperation => sO[9].OUTPUTSELECT
pOperation => sO[8].OUTPUTSELECT
pOperation => sO[7].OUTPUTSELECT
pOperation => sO[6].OUTPUTSELECT
pOperation => sO[5].OUTPUTSELECT
pOperation => sO[4].OUTPUTSELECT
pOperation => sO[3].OUTPUTSELECT
pOperation => sO[2].OUTPUTSELECT
pOperation => sO[1].OUTPUTSELECT
pOperation => sO[0].OUTPUTSELECT
pOperation => pBranch_out.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => pBranch_out.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => sO.OUTPUTSELECT
pBranch => pBranch_out.OUTPUTSELECT
pIn1[0] => sO.IN0
pIn1[0] => sO.IN0
pIn1[0] => Add0.IN64
pIn1[0] => Add1.IN32
pIn1[1] => sO.IN0
pIn1[1] => sO.IN0
pIn1[1] => Add0.IN63
pIn1[1] => Add1.IN31
pIn1[2] => sO.IN0
pIn1[2] => sO.IN0
pIn1[2] => Add0.IN62
pIn1[2] => Add1.IN30
pIn1[3] => sO.IN0
pIn1[3] => sO.IN0
pIn1[3] => Add0.IN61
pIn1[3] => Add1.IN29
pIn1[4] => sO.IN0
pIn1[4] => sO.IN0
pIn1[4] => Add0.IN60
pIn1[4] => Add1.IN28
pIn1[5] => sO.IN0
pIn1[5] => sO.IN0
pIn1[5] => Add0.IN59
pIn1[5] => Add1.IN27
pIn1[6] => sO.IN0
pIn1[6] => sO.IN0
pIn1[6] => Add0.IN58
pIn1[6] => Add1.IN26
pIn1[7] => sO.IN0
pIn1[7] => sO.IN0
pIn1[7] => Add0.IN57
pIn1[7] => Add1.IN25
pIn1[8] => sO.IN0
pIn1[8] => sO.IN0
pIn1[8] => Add0.IN56
pIn1[8] => Add1.IN24
pIn1[9] => sO.IN0
pIn1[9] => sO.IN0
pIn1[9] => Add0.IN55
pIn1[9] => Add1.IN23
pIn1[10] => sO.IN0
pIn1[10] => sO.IN0
pIn1[10] => Add0.IN54
pIn1[10] => Add1.IN22
pIn1[11] => sO.IN0
pIn1[11] => sO.IN0
pIn1[11] => Add0.IN53
pIn1[11] => Add1.IN21
pIn1[12] => sO.IN0
pIn1[12] => sO.IN0
pIn1[12] => Add0.IN52
pIn1[12] => Add1.IN20
pIn1[13] => sO.IN0
pIn1[13] => sO.IN0
pIn1[13] => Add0.IN51
pIn1[13] => Add1.IN19
pIn1[14] => sO.IN0
pIn1[14] => sO.IN0
pIn1[14] => Add0.IN50
pIn1[14] => Add1.IN18
pIn1[15] => sO.IN0
pIn1[15] => sO.IN0
pIn1[15] => Add0.IN49
pIn1[15] => Add1.IN17
pIn1[16] => sO.IN0
pIn1[16] => sO.IN0
pIn1[16] => Add0.IN48
pIn1[16] => Add1.IN16
pIn1[17] => sO.IN0
pIn1[17] => sO.IN0
pIn1[17] => Add0.IN47
pIn1[17] => Add1.IN15
pIn1[18] => sO.IN0
pIn1[18] => sO.IN0
pIn1[18] => Add0.IN46
pIn1[18] => Add1.IN14
pIn1[19] => sO.IN0
pIn1[19] => sO.IN0
pIn1[19] => Add0.IN45
pIn1[19] => Add1.IN13
pIn1[20] => sO.IN0
pIn1[20] => sO.IN0
pIn1[20] => Add0.IN44
pIn1[20] => Add1.IN12
pIn1[21] => sO.IN0
pIn1[21] => sO.IN0
pIn1[21] => Add0.IN43
pIn1[21] => Add1.IN11
pIn1[22] => sO.IN0
pIn1[22] => sO.IN0
pIn1[22] => Add0.IN42
pIn1[22] => Add1.IN10
pIn1[23] => sO.IN0
pIn1[23] => sO.IN0
pIn1[23] => Add0.IN41
pIn1[23] => Add1.IN9
pIn1[24] => sO.IN0
pIn1[24] => sO.IN0
pIn1[24] => Add0.IN40
pIn1[24] => Add1.IN8
pIn1[25] => sO.IN0
pIn1[25] => sO.IN0
pIn1[25] => Add0.IN39
pIn1[25] => Add1.IN7
pIn1[26] => sO.IN0
pIn1[26] => sO.IN0
pIn1[26] => Add0.IN38
pIn1[26] => Add1.IN6
pIn1[27] => sO.IN0
pIn1[27] => sO.IN0
pIn1[27] => Add0.IN37
pIn1[27] => Add1.IN5
pIn1[28] => sO.IN0
pIn1[28] => sO.IN0
pIn1[28] => Add0.IN36
pIn1[28] => Add1.IN4
pIn1[29] => sO.IN0
pIn1[29] => sO.IN0
pIn1[29] => Add0.IN35
pIn1[29] => Add1.IN3
pIn1[30] => sO.IN0
pIn1[30] => sO.IN0
pIn1[30] => Add0.IN34
pIn1[30] => Add1.IN2
pIn1[31] => sO.IN0
pIn1[31] => sO.IN0
pIn1[31] => Add0.IN33
pIn1[31] => Add1.IN1
pIn2[0] => sO.IN1
pIn2[0] => sO.IN1
pIn2[0] => Add1.IN64
pIn2[0] => Add0.IN32
pIn2[1] => sO.IN1
pIn2[1] => sO.IN1
pIn2[1] => Add1.IN63
pIn2[1] => Add0.IN31
pIn2[2] => sO.IN1
pIn2[2] => sO.IN1
pIn2[2] => Add1.IN62
pIn2[2] => Add0.IN30
pIn2[3] => sO.IN1
pIn2[3] => sO.IN1
pIn2[3] => Add1.IN61
pIn2[3] => Add0.IN29
pIn2[4] => sO.IN1
pIn2[4] => sO.IN1
pIn2[4] => Add1.IN60
pIn2[4] => Add0.IN28
pIn2[5] => sO.IN1
pIn2[5] => sO.IN1
pIn2[5] => Add1.IN59
pIn2[5] => Add0.IN27
pIn2[6] => sO.IN1
pIn2[6] => sO.IN1
pIn2[6] => Add1.IN58
pIn2[6] => Add0.IN26
pIn2[7] => sO.IN1
pIn2[7] => sO.IN1
pIn2[7] => Add1.IN57
pIn2[7] => Add0.IN25
pIn2[8] => sO.IN1
pIn2[8] => sO.IN1
pIn2[8] => Add1.IN56
pIn2[8] => Add0.IN24
pIn2[9] => sO.IN1
pIn2[9] => sO.IN1
pIn2[9] => Add1.IN55
pIn2[9] => Add0.IN23
pIn2[10] => sO.IN1
pIn2[10] => sO.IN1
pIn2[10] => Add1.IN54
pIn2[10] => Add0.IN22
pIn2[11] => sO.IN1
pIn2[11] => sO.IN1
pIn2[11] => Add1.IN53
pIn2[11] => Add0.IN21
pIn2[12] => sO.IN1
pIn2[12] => sO.IN1
pIn2[12] => Add1.IN52
pIn2[12] => Add0.IN20
pIn2[13] => sO.IN1
pIn2[13] => sO.IN1
pIn2[13] => Add1.IN51
pIn2[13] => Add0.IN19
pIn2[14] => sO.IN1
pIn2[14] => sO.IN1
pIn2[14] => Add1.IN50
pIn2[14] => Add0.IN18
pIn2[15] => sO.IN1
pIn2[15] => sO.IN1
pIn2[15] => Add1.IN49
pIn2[15] => Add0.IN17
pIn2[16] => sO.IN1
pIn2[16] => sO.IN1
pIn2[16] => Add1.IN48
pIn2[16] => Add0.IN16
pIn2[17] => sO.IN1
pIn2[17] => sO.IN1
pIn2[17] => Add1.IN47
pIn2[17] => Add0.IN15
pIn2[18] => sO.IN1
pIn2[18] => sO.IN1
pIn2[18] => Add1.IN46
pIn2[18] => Add0.IN14
pIn2[19] => sO.IN1
pIn2[19] => sO.IN1
pIn2[19] => Add1.IN45
pIn2[19] => Add0.IN13
pIn2[20] => sO.IN1
pIn2[20] => sO.IN1
pIn2[20] => Add1.IN44
pIn2[20] => Add0.IN12
pIn2[21] => sO.IN1
pIn2[21] => sO.IN1
pIn2[21] => Add1.IN43
pIn2[21] => Add0.IN11
pIn2[22] => sO.IN1
pIn2[22] => sO.IN1
pIn2[22] => Add1.IN42
pIn2[22] => Add0.IN10
pIn2[23] => sO.IN1
pIn2[23] => sO.IN1
pIn2[23] => Add1.IN41
pIn2[23] => Add0.IN9
pIn2[24] => sO.IN1
pIn2[24] => sO.IN1
pIn2[24] => Add1.IN40
pIn2[24] => Add0.IN8
pIn2[25] => sO.IN1
pIn2[25] => sO.IN1
pIn2[25] => Add1.IN39
pIn2[25] => Add0.IN7
pIn2[26] => sO.IN1
pIn2[26] => sO.IN1
pIn2[26] => Add1.IN38
pIn2[26] => Add0.IN6
pIn2[27] => sO.IN1
pIn2[27] => sO.IN1
pIn2[27] => Add1.IN37
pIn2[27] => Add0.IN5
pIn2[28] => sO.IN1
pIn2[28] => sO.IN1
pIn2[28] => Add1.IN36
pIn2[28] => Add0.IN4
pIn2[29] => sO.IN1
pIn2[29] => sO.IN1
pIn2[29] => Add1.IN35
pIn2[29] => Add0.IN3
pIn2[30] => sO.IN1
pIn2[30] => sO.IN1
pIn2[30] => Add1.IN34
pIn2[30] => Add0.IN2
pIn2[31] => sO.IN1
pIn2[31] => sO.IN1
pIn2[31] => Add1.IN33
pIn2[31] => Add0.IN1
pBranch_out <= pBranch_out.DB_MAX_OUTPUT_PORT_TYPE
pOut[0] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[1] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[2] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[3] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[4] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[5] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[6] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[7] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[8] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[9] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[10] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[11] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[12] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[13] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[14] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[15] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[16] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[17] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[18] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[19] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[20] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[21] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[22] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[23] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[24] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[25] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[26] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[27] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[28] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[29] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[30] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[31] <= pOut.DB_MAX_OUTPUT_PORT_TYPE


|single|eRegFile:inst4
pReadRegister1[0] => Equal0.IN9
pReadRegister1[0] => Mux0.IN4
pReadRegister1[0] => Mux1.IN4
pReadRegister1[0] => Mux2.IN4
pReadRegister1[0] => Mux3.IN4
pReadRegister1[0] => Mux4.IN4
pReadRegister1[0] => Mux5.IN4
pReadRegister1[0] => Mux6.IN4
pReadRegister1[0] => Mux7.IN4
pReadRegister1[0] => Mux8.IN4
pReadRegister1[0] => Mux9.IN4
pReadRegister1[0] => Mux10.IN4
pReadRegister1[0] => Mux11.IN4
pReadRegister1[0] => Mux12.IN4
pReadRegister1[0] => Mux13.IN4
pReadRegister1[0] => Mux14.IN4
pReadRegister1[0] => Mux15.IN4
pReadRegister1[0] => Mux16.IN4
pReadRegister1[0] => Mux17.IN4
pReadRegister1[0] => Mux18.IN4
pReadRegister1[0] => Mux19.IN4
pReadRegister1[0] => Mux20.IN4
pReadRegister1[0] => Mux21.IN4
pReadRegister1[0] => Mux22.IN4
pReadRegister1[0] => Mux23.IN4
pReadRegister1[0] => Mux24.IN4
pReadRegister1[0] => Mux25.IN4
pReadRegister1[0] => Mux26.IN4
pReadRegister1[0] => Mux27.IN4
pReadRegister1[0] => Mux28.IN4
pReadRegister1[0] => Mux29.IN4
pReadRegister1[0] => Mux30.IN4
pReadRegister1[0] => Mux31.IN4
pReadRegister1[1] => Equal0.IN8
pReadRegister1[1] => Mux0.IN3
pReadRegister1[1] => Mux1.IN3
pReadRegister1[1] => Mux2.IN3
pReadRegister1[1] => Mux3.IN3
pReadRegister1[1] => Mux4.IN3
pReadRegister1[1] => Mux5.IN3
pReadRegister1[1] => Mux6.IN3
pReadRegister1[1] => Mux7.IN3
pReadRegister1[1] => Mux8.IN3
pReadRegister1[1] => Mux9.IN3
pReadRegister1[1] => Mux10.IN3
pReadRegister1[1] => Mux11.IN3
pReadRegister1[1] => Mux12.IN3
pReadRegister1[1] => Mux13.IN3
pReadRegister1[1] => Mux14.IN3
pReadRegister1[1] => Mux15.IN3
pReadRegister1[1] => Mux16.IN3
pReadRegister1[1] => Mux17.IN3
pReadRegister1[1] => Mux18.IN3
pReadRegister1[1] => Mux19.IN3
pReadRegister1[1] => Mux20.IN3
pReadRegister1[1] => Mux21.IN3
pReadRegister1[1] => Mux22.IN3
pReadRegister1[1] => Mux23.IN3
pReadRegister1[1] => Mux24.IN3
pReadRegister1[1] => Mux25.IN3
pReadRegister1[1] => Mux26.IN3
pReadRegister1[1] => Mux27.IN3
pReadRegister1[1] => Mux28.IN3
pReadRegister1[1] => Mux29.IN3
pReadRegister1[1] => Mux30.IN3
pReadRegister1[1] => Mux31.IN3
pReadRegister1[2] => Equal0.IN7
pReadRegister1[2] => Mux0.IN2
pReadRegister1[2] => Mux1.IN2
pReadRegister1[2] => Mux2.IN2
pReadRegister1[2] => Mux3.IN2
pReadRegister1[2] => Mux4.IN2
pReadRegister1[2] => Mux5.IN2
pReadRegister1[2] => Mux6.IN2
pReadRegister1[2] => Mux7.IN2
pReadRegister1[2] => Mux8.IN2
pReadRegister1[2] => Mux9.IN2
pReadRegister1[2] => Mux10.IN2
pReadRegister1[2] => Mux11.IN2
pReadRegister1[2] => Mux12.IN2
pReadRegister1[2] => Mux13.IN2
pReadRegister1[2] => Mux14.IN2
pReadRegister1[2] => Mux15.IN2
pReadRegister1[2] => Mux16.IN2
pReadRegister1[2] => Mux17.IN2
pReadRegister1[2] => Mux18.IN2
pReadRegister1[2] => Mux19.IN2
pReadRegister1[2] => Mux20.IN2
pReadRegister1[2] => Mux21.IN2
pReadRegister1[2] => Mux22.IN2
pReadRegister1[2] => Mux23.IN2
pReadRegister1[2] => Mux24.IN2
pReadRegister1[2] => Mux25.IN2
pReadRegister1[2] => Mux26.IN2
pReadRegister1[2] => Mux27.IN2
pReadRegister1[2] => Mux28.IN2
pReadRegister1[2] => Mux29.IN2
pReadRegister1[2] => Mux30.IN2
pReadRegister1[2] => Mux31.IN2
pReadRegister1[3] => Equal0.IN6
pReadRegister1[3] => Mux0.IN1
pReadRegister1[3] => Mux1.IN1
pReadRegister1[3] => Mux2.IN1
pReadRegister1[3] => Mux3.IN1
pReadRegister1[3] => Mux4.IN1
pReadRegister1[3] => Mux5.IN1
pReadRegister1[3] => Mux6.IN1
pReadRegister1[3] => Mux7.IN1
pReadRegister1[3] => Mux8.IN1
pReadRegister1[3] => Mux9.IN1
pReadRegister1[3] => Mux10.IN1
pReadRegister1[3] => Mux11.IN1
pReadRegister1[3] => Mux12.IN1
pReadRegister1[3] => Mux13.IN1
pReadRegister1[3] => Mux14.IN1
pReadRegister1[3] => Mux15.IN1
pReadRegister1[3] => Mux16.IN1
pReadRegister1[3] => Mux17.IN1
pReadRegister1[3] => Mux18.IN1
pReadRegister1[3] => Mux19.IN1
pReadRegister1[3] => Mux20.IN1
pReadRegister1[3] => Mux21.IN1
pReadRegister1[3] => Mux22.IN1
pReadRegister1[3] => Mux23.IN1
pReadRegister1[3] => Mux24.IN1
pReadRegister1[3] => Mux25.IN1
pReadRegister1[3] => Mux26.IN1
pReadRegister1[3] => Mux27.IN1
pReadRegister1[3] => Mux28.IN1
pReadRegister1[3] => Mux29.IN1
pReadRegister1[3] => Mux30.IN1
pReadRegister1[3] => Mux31.IN1
pReadRegister1[4] => Equal0.IN5
pReadRegister2[0] => Equal1.IN9
pReadRegister2[0] => Mux32.IN4
pReadRegister2[0] => Mux33.IN4
pReadRegister2[0] => Mux34.IN4
pReadRegister2[0] => Mux35.IN4
pReadRegister2[0] => Mux36.IN4
pReadRegister2[0] => Mux37.IN4
pReadRegister2[0] => Mux38.IN4
pReadRegister2[0] => Mux39.IN4
pReadRegister2[0] => Mux40.IN4
pReadRegister2[0] => Mux41.IN4
pReadRegister2[0] => Mux42.IN4
pReadRegister2[0] => Mux43.IN4
pReadRegister2[0] => Mux44.IN4
pReadRegister2[0] => Mux45.IN4
pReadRegister2[0] => Mux46.IN4
pReadRegister2[0] => Mux47.IN4
pReadRegister2[0] => Mux48.IN4
pReadRegister2[0] => Mux49.IN4
pReadRegister2[0] => Mux50.IN4
pReadRegister2[0] => Mux51.IN4
pReadRegister2[0] => Mux52.IN4
pReadRegister2[0] => Mux53.IN4
pReadRegister2[0] => Mux54.IN4
pReadRegister2[0] => Mux55.IN4
pReadRegister2[0] => Mux56.IN4
pReadRegister2[0] => Mux57.IN4
pReadRegister2[0] => Mux58.IN4
pReadRegister2[0] => Mux59.IN4
pReadRegister2[0] => Mux60.IN4
pReadRegister2[0] => Mux61.IN4
pReadRegister2[0] => Mux62.IN4
pReadRegister2[0] => Mux63.IN4
pReadRegister2[1] => Equal1.IN8
pReadRegister2[1] => Mux32.IN3
pReadRegister2[1] => Mux33.IN3
pReadRegister2[1] => Mux34.IN3
pReadRegister2[1] => Mux35.IN3
pReadRegister2[1] => Mux36.IN3
pReadRegister2[1] => Mux37.IN3
pReadRegister2[1] => Mux38.IN3
pReadRegister2[1] => Mux39.IN3
pReadRegister2[1] => Mux40.IN3
pReadRegister2[1] => Mux41.IN3
pReadRegister2[1] => Mux42.IN3
pReadRegister2[1] => Mux43.IN3
pReadRegister2[1] => Mux44.IN3
pReadRegister2[1] => Mux45.IN3
pReadRegister2[1] => Mux46.IN3
pReadRegister2[1] => Mux47.IN3
pReadRegister2[1] => Mux48.IN3
pReadRegister2[1] => Mux49.IN3
pReadRegister2[1] => Mux50.IN3
pReadRegister2[1] => Mux51.IN3
pReadRegister2[1] => Mux52.IN3
pReadRegister2[1] => Mux53.IN3
pReadRegister2[1] => Mux54.IN3
pReadRegister2[1] => Mux55.IN3
pReadRegister2[1] => Mux56.IN3
pReadRegister2[1] => Mux57.IN3
pReadRegister2[1] => Mux58.IN3
pReadRegister2[1] => Mux59.IN3
pReadRegister2[1] => Mux60.IN3
pReadRegister2[1] => Mux61.IN3
pReadRegister2[1] => Mux62.IN3
pReadRegister2[1] => Mux63.IN3
pReadRegister2[2] => Equal1.IN7
pReadRegister2[2] => Mux32.IN2
pReadRegister2[2] => Mux33.IN2
pReadRegister2[2] => Mux34.IN2
pReadRegister2[2] => Mux35.IN2
pReadRegister2[2] => Mux36.IN2
pReadRegister2[2] => Mux37.IN2
pReadRegister2[2] => Mux38.IN2
pReadRegister2[2] => Mux39.IN2
pReadRegister2[2] => Mux40.IN2
pReadRegister2[2] => Mux41.IN2
pReadRegister2[2] => Mux42.IN2
pReadRegister2[2] => Mux43.IN2
pReadRegister2[2] => Mux44.IN2
pReadRegister2[2] => Mux45.IN2
pReadRegister2[2] => Mux46.IN2
pReadRegister2[2] => Mux47.IN2
pReadRegister2[2] => Mux48.IN2
pReadRegister2[2] => Mux49.IN2
pReadRegister2[2] => Mux50.IN2
pReadRegister2[2] => Mux51.IN2
pReadRegister2[2] => Mux52.IN2
pReadRegister2[2] => Mux53.IN2
pReadRegister2[2] => Mux54.IN2
pReadRegister2[2] => Mux55.IN2
pReadRegister2[2] => Mux56.IN2
pReadRegister2[2] => Mux57.IN2
pReadRegister2[2] => Mux58.IN2
pReadRegister2[2] => Mux59.IN2
pReadRegister2[2] => Mux60.IN2
pReadRegister2[2] => Mux61.IN2
pReadRegister2[2] => Mux62.IN2
pReadRegister2[2] => Mux63.IN2
pReadRegister2[3] => Equal1.IN6
pReadRegister2[3] => Mux32.IN1
pReadRegister2[3] => Mux33.IN1
pReadRegister2[3] => Mux34.IN1
pReadRegister2[3] => Mux35.IN1
pReadRegister2[3] => Mux36.IN1
pReadRegister2[3] => Mux37.IN1
pReadRegister2[3] => Mux38.IN1
pReadRegister2[3] => Mux39.IN1
pReadRegister2[3] => Mux40.IN1
pReadRegister2[3] => Mux41.IN1
pReadRegister2[3] => Mux42.IN1
pReadRegister2[3] => Mux43.IN1
pReadRegister2[3] => Mux44.IN1
pReadRegister2[3] => Mux45.IN1
pReadRegister2[3] => Mux46.IN1
pReadRegister2[3] => Mux47.IN1
pReadRegister2[3] => Mux48.IN1
pReadRegister2[3] => Mux49.IN1
pReadRegister2[3] => Mux50.IN1
pReadRegister2[3] => Mux51.IN1
pReadRegister2[3] => Mux52.IN1
pReadRegister2[3] => Mux53.IN1
pReadRegister2[3] => Mux54.IN1
pReadRegister2[3] => Mux55.IN1
pReadRegister2[3] => Mux56.IN1
pReadRegister2[3] => Mux57.IN1
pReadRegister2[3] => Mux58.IN1
pReadRegister2[3] => Mux59.IN1
pReadRegister2[3] => Mux60.IN1
pReadRegister2[3] => Mux61.IN1
pReadRegister2[3] => Mux62.IN1
pReadRegister2[3] => Mux63.IN1
pReadRegister2[4] => Equal1.IN5
pWriteRegister[0] => Equal2.IN11
pWriteRegister[0] => Decoder0.IN3
pWriteRegister[1] => Equal2.IN10
pWriteRegister[1] => Decoder0.IN2
pWriteRegister[2] => Equal2.IN9
pWriteRegister[2] => Decoder0.IN1
pWriteRegister[3] => Equal2.IN8
pWriteRegister[3] => Decoder0.IN0
pWriteRegister[4] => Equal2.IN7
pWriteData[0] => saReg.DATAB
pWriteData[0] => saReg.DATAB
pWriteData[0] => saReg.DATAB
pWriteData[0] => saReg.DATAB
pWriteData[0] => saReg.DATAB
pWriteData[0] => saReg.DATAB
pWriteData[0] => saReg.DATAB
pWriteData[0] => saReg.DATAB
pWriteData[0] => saReg.DATAB
pWriteData[0] => saReg.DATAB
pWriteData[0] => saReg.DATAB
pWriteData[0] => saReg.DATAB
pWriteData[0] => saReg.DATAB
pWriteData[0] => saReg.DATAB
pWriteData[0] => saReg.DATAB
pWriteData[1] => saReg.DATAB
pWriteData[1] => saReg.DATAB
pWriteData[1] => saReg.DATAB
pWriteData[1] => saReg.DATAB
pWriteData[1] => saReg.DATAB
pWriteData[1] => saReg.DATAB
pWriteData[1] => saReg.DATAB
pWriteData[1] => saReg.DATAB
pWriteData[1] => saReg.DATAB
pWriteData[1] => saReg.DATAB
pWriteData[1] => saReg.DATAB
pWriteData[1] => saReg.DATAB
pWriteData[1] => saReg.DATAB
pWriteData[1] => saReg.DATAB
pWriteData[1] => saReg.DATAB
pWriteData[2] => saReg.DATAB
pWriteData[2] => saReg.DATAB
pWriteData[2] => saReg.DATAB
pWriteData[2] => saReg.DATAB
pWriteData[2] => saReg.DATAB
pWriteData[2] => saReg.DATAB
pWriteData[2] => saReg.DATAB
pWriteData[2] => saReg.DATAB
pWriteData[2] => saReg.DATAB
pWriteData[2] => saReg.DATAB
pWriteData[2] => saReg.DATAB
pWriteData[2] => saReg.DATAB
pWriteData[2] => saReg.DATAB
pWriteData[2] => saReg.DATAB
pWriteData[2] => saReg.DATAB
pWriteData[3] => saReg.DATAB
pWriteData[3] => saReg.DATAB
pWriteData[3] => saReg.DATAB
pWriteData[3] => saReg.DATAB
pWriteData[3] => saReg.DATAB
pWriteData[3] => saReg.DATAB
pWriteData[3] => saReg.DATAB
pWriteData[3] => saReg.DATAB
pWriteData[3] => saReg.DATAB
pWriteData[3] => saReg.DATAB
pWriteData[3] => saReg.DATAB
pWriteData[3] => saReg.DATAB
pWriteData[3] => saReg.DATAB
pWriteData[3] => saReg.DATAB
pWriteData[3] => saReg.DATAB
pWriteData[4] => saReg.DATAB
pWriteData[4] => saReg.DATAB
pWriteData[4] => saReg.DATAB
pWriteData[4] => saReg.DATAB
pWriteData[4] => saReg.DATAB
pWriteData[4] => saReg.DATAB
pWriteData[4] => saReg.DATAB
pWriteData[4] => saReg.DATAB
pWriteData[4] => saReg.DATAB
pWriteData[4] => saReg.DATAB
pWriteData[4] => saReg.DATAB
pWriteData[4] => saReg.DATAB
pWriteData[4] => saReg.DATAB
pWriteData[4] => saReg.DATAB
pWriteData[4] => saReg.DATAB
pWriteData[5] => saReg.DATAB
pWriteData[5] => saReg.DATAB
pWriteData[5] => saReg.DATAB
pWriteData[5] => saReg.DATAB
pWriteData[5] => saReg.DATAB
pWriteData[5] => saReg.DATAB
pWriteData[5] => saReg.DATAB
pWriteData[5] => saReg.DATAB
pWriteData[5] => saReg.DATAB
pWriteData[5] => saReg.DATAB
pWriteData[5] => saReg.DATAB
pWriteData[5] => saReg.DATAB
pWriteData[5] => saReg.DATAB
pWriteData[5] => saReg.DATAB
pWriteData[5] => saReg.DATAB
pWriteData[6] => saReg.DATAB
pWriteData[6] => saReg.DATAB
pWriteData[6] => saReg.DATAB
pWriteData[6] => saReg.DATAB
pWriteData[6] => saReg.DATAB
pWriteData[6] => saReg.DATAB
pWriteData[6] => saReg.DATAB
pWriteData[6] => saReg.DATAB
pWriteData[6] => saReg.DATAB
pWriteData[6] => saReg.DATAB
pWriteData[6] => saReg.DATAB
pWriteData[6] => saReg.DATAB
pWriteData[6] => saReg.DATAB
pWriteData[6] => saReg.DATAB
pWriteData[6] => saReg.DATAB
pWriteData[7] => saReg.DATAB
pWriteData[7] => saReg.DATAB
pWriteData[7] => saReg.DATAB
pWriteData[7] => saReg.DATAB
pWriteData[7] => saReg.DATAB
pWriteData[7] => saReg.DATAB
pWriteData[7] => saReg.DATAB
pWriteData[7] => saReg.DATAB
pWriteData[7] => saReg.DATAB
pWriteData[7] => saReg.DATAB
pWriteData[7] => saReg.DATAB
pWriteData[7] => saReg.DATAB
pWriteData[7] => saReg.DATAB
pWriteData[7] => saReg.DATAB
pWriteData[7] => saReg.DATAB
pWriteData[8] => saReg.DATAB
pWriteData[8] => saReg.DATAB
pWriteData[8] => saReg.DATAB
pWriteData[8] => saReg.DATAB
pWriteData[8] => saReg.DATAB
pWriteData[8] => saReg.DATAB
pWriteData[8] => saReg.DATAB
pWriteData[8] => saReg.DATAB
pWriteData[8] => saReg.DATAB
pWriteData[8] => saReg.DATAB
pWriteData[8] => saReg.DATAB
pWriteData[8] => saReg.DATAB
pWriteData[8] => saReg.DATAB
pWriteData[8] => saReg.DATAB
pWriteData[8] => saReg.DATAB
pWriteData[9] => saReg.DATAB
pWriteData[9] => saReg.DATAB
pWriteData[9] => saReg.DATAB
pWriteData[9] => saReg.DATAB
pWriteData[9] => saReg.DATAB
pWriteData[9] => saReg.DATAB
pWriteData[9] => saReg.DATAB
pWriteData[9] => saReg.DATAB
pWriteData[9] => saReg.DATAB
pWriteData[9] => saReg.DATAB
pWriteData[9] => saReg.DATAB
pWriteData[9] => saReg.DATAB
pWriteData[9] => saReg.DATAB
pWriteData[9] => saReg.DATAB
pWriteData[9] => saReg.DATAB
pWriteData[10] => saReg.DATAB
pWriteData[10] => saReg.DATAB
pWriteData[10] => saReg.DATAB
pWriteData[10] => saReg.DATAB
pWriteData[10] => saReg.DATAB
pWriteData[10] => saReg.DATAB
pWriteData[10] => saReg.DATAB
pWriteData[10] => saReg.DATAB
pWriteData[10] => saReg.DATAB
pWriteData[10] => saReg.DATAB
pWriteData[10] => saReg.DATAB
pWriteData[10] => saReg.DATAB
pWriteData[10] => saReg.DATAB
pWriteData[10] => saReg.DATAB
pWriteData[10] => saReg.DATAB
pWriteData[11] => saReg.DATAB
pWriteData[11] => saReg.DATAB
pWriteData[11] => saReg.DATAB
pWriteData[11] => saReg.DATAB
pWriteData[11] => saReg.DATAB
pWriteData[11] => saReg.DATAB
pWriteData[11] => saReg.DATAB
pWriteData[11] => saReg.DATAB
pWriteData[11] => saReg.DATAB
pWriteData[11] => saReg.DATAB
pWriteData[11] => saReg.DATAB
pWriteData[11] => saReg.DATAB
pWriteData[11] => saReg.DATAB
pWriteData[11] => saReg.DATAB
pWriteData[11] => saReg.DATAB
pWriteData[12] => saReg.DATAB
pWriteData[12] => saReg.DATAB
pWriteData[12] => saReg.DATAB
pWriteData[12] => saReg.DATAB
pWriteData[12] => saReg.DATAB
pWriteData[12] => saReg.DATAB
pWriteData[12] => saReg.DATAB
pWriteData[12] => saReg.DATAB
pWriteData[12] => saReg.DATAB
pWriteData[12] => saReg.DATAB
pWriteData[12] => saReg.DATAB
pWriteData[12] => saReg.DATAB
pWriteData[12] => saReg.DATAB
pWriteData[12] => saReg.DATAB
pWriteData[12] => saReg.DATAB
pWriteData[13] => saReg.DATAB
pWriteData[13] => saReg.DATAB
pWriteData[13] => saReg.DATAB
pWriteData[13] => saReg.DATAB
pWriteData[13] => saReg.DATAB
pWriteData[13] => saReg.DATAB
pWriteData[13] => saReg.DATAB
pWriteData[13] => saReg.DATAB
pWriteData[13] => saReg.DATAB
pWriteData[13] => saReg.DATAB
pWriteData[13] => saReg.DATAB
pWriteData[13] => saReg.DATAB
pWriteData[13] => saReg.DATAB
pWriteData[13] => saReg.DATAB
pWriteData[13] => saReg.DATAB
pWriteData[14] => saReg.DATAB
pWriteData[14] => saReg.DATAB
pWriteData[14] => saReg.DATAB
pWriteData[14] => saReg.DATAB
pWriteData[14] => saReg.DATAB
pWriteData[14] => saReg.DATAB
pWriteData[14] => saReg.DATAB
pWriteData[14] => saReg.DATAB
pWriteData[14] => saReg.DATAB
pWriteData[14] => saReg.DATAB
pWriteData[14] => saReg.DATAB
pWriteData[14] => saReg.DATAB
pWriteData[14] => saReg.DATAB
pWriteData[14] => saReg.DATAB
pWriteData[14] => saReg.DATAB
pWriteData[15] => saReg.DATAB
pWriteData[15] => saReg.DATAB
pWriteData[15] => saReg.DATAB
pWriteData[15] => saReg.DATAB
pWriteData[15] => saReg.DATAB
pWriteData[15] => saReg.DATAB
pWriteData[15] => saReg.DATAB
pWriteData[15] => saReg.DATAB
pWriteData[15] => saReg.DATAB
pWriteData[15] => saReg.DATAB
pWriteData[15] => saReg.DATAB
pWriteData[15] => saReg.DATAB
pWriteData[15] => saReg.DATAB
pWriteData[15] => saReg.DATAB
pWriteData[15] => saReg.DATAB
pWriteData[16] => saReg.DATAB
pWriteData[16] => saReg.DATAB
pWriteData[16] => saReg.DATAB
pWriteData[16] => saReg.DATAB
pWriteData[16] => saReg.DATAB
pWriteData[16] => saReg.DATAB
pWriteData[16] => saReg.DATAB
pWriteData[16] => saReg.DATAB
pWriteData[16] => saReg.DATAB
pWriteData[16] => saReg.DATAB
pWriteData[16] => saReg.DATAB
pWriteData[16] => saReg.DATAB
pWriteData[16] => saReg.DATAB
pWriteData[16] => saReg.DATAB
pWriteData[16] => saReg.DATAB
pWriteData[17] => saReg.DATAB
pWriteData[17] => saReg.DATAB
pWriteData[17] => saReg.DATAB
pWriteData[17] => saReg.DATAB
pWriteData[17] => saReg.DATAB
pWriteData[17] => saReg.DATAB
pWriteData[17] => saReg.DATAB
pWriteData[17] => saReg.DATAB
pWriteData[17] => saReg.DATAB
pWriteData[17] => saReg.DATAB
pWriteData[17] => saReg.DATAB
pWriteData[17] => saReg.DATAB
pWriteData[17] => saReg.DATAB
pWriteData[17] => saReg.DATAB
pWriteData[17] => saReg.DATAB
pWriteData[18] => saReg.DATAB
pWriteData[18] => saReg.DATAB
pWriteData[18] => saReg.DATAB
pWriteData[18] => saReg.DATAB
pWriteData[18] => saReg.DATAB
pWriteData[18] => saReg.DATAB
pWriteData[18] => saReg.DATAB
pWriteData[18] => saReg.DATAB
pWriteData[18] => saReg.DATAB
pWriteData[18] => saReg.DATAB
pWriteData[18] => saReg.DATAB
pWriteData[18] => saReg.DATAB
pWriteData[18] => saReg.DATAB
pWriteData[18] => saReg.DATAB
pWriteData[18] => saReg.DATAB
pWriteData[19] => saReg.DATAB
pWriteData[19] => saReg.DATAB
pWriteData[19] => saReg.DATAB
pWriteData[19] => saReg.DATAB
pWriteData[19] => saReg.DATAB
pWriteData[19] => saReg.DATAB
pWriteData[19] => saReg.DATAB
pWriteData[19] => saReg.DATAB
pWriteData[19] => saReg.DATAB
pWriteData[19] => saReg.DATAB
pWriteData[19] => saReg.DATAB
pWriteData[19] => saReg.DATAB
pWriteData[19] => saReg.DATAB
pWriteData[19] => saReg.DATAB
pWriteData[19] => saReg.DATAB
pWriteData[20] => saReg.DATAB
pWriteData[20] => saReg.DATAB
pWriteData[20] => saReg.DATAB
pWriteData[20] => saReg.DATAB
pWriteData[20] => saReg.DATAB
pWriteData[20] => saReg.DATAB
pWriteData[20] => saReg.DATAB
pWriteData[20] => saReg.DATAB
pWriteData[20] => saReg.DATAB
pWriteData[20] => saReg.DATAB
pWriteData[20] => saReg.DATAB
pWriteData[20] => saReg.DATAB
pWriteData[20] => saReg.DATAB
pWriteData[20] => saReg.DATAB
pWriteData[20] => saReg.DATAB
pWriteData[21] => saReg.DATAB
pWriteData[21] => saReg.DATAB
pWriteData[21] => saReg.DATAB
pWriteData[21] => saReg.DATAB
pWriteData[21] => saReg.DATAB
pWriteData[21] => saReg.DATAB
pWriteData[21] => saReg.DATAB
pWriteData[21] => saReg.DATAB
pWriteData[21] => saReg.DATAB
pWriteData[21] => saReg.DATAB
pWriteData[21] => saReg.DATAB
pWriteData[21] => saReg.DATAB
pWriteData[21] => saReg.DATAB
pWriteData[21] => saReg.DATAB
pWriteData[21] => saReg.DATAB
pWriteData[22] => saReg.DATAB
pWriteData[22] => saReg.DATAB
pWriteData[22] => saReg.DATAB
pWriteData[22] => saReg.DATAB
pWriteData[22] => saReg.DATAB
pWriteData[22] => saReg.DATAB
pWriteData[22] => saReg.DATAB
pWriteData[22] => saReg.DATAB
pWriteData[22] => saReg.DATAB
pWriteData[22] => saReg.DATAB
pWriteData[22] => saReg.DATAB
pWriteData[22] => saReg.DATAB
pWriteData[22] => saReg.DATAB
pWriteData[22] => saReg.DATAB
pWriteData[22] => saReg.DATAB
pWriteData[23] => saReg.DATAB
pWriteData[23] => saReg.DATAB
pWriteData[23] => saReg.DATAB
pWriteData[23] => saReg.DATAB
pWriteData[23] => saReg.DATAB
pWriteData[23] => saReg.DATAB
pWriteData[23] => saReg.DATAB
pWriteData[23] => saReg.DATAB
pWriteData[23] => saReg.DATAB
pWriteData[23] => saReg.DATAB
pWriteData[23] => saReg.DATAB
pWriteData[23] => saReg.DATAB
pWriteData[23] => saReg.DATAB
pWriteData[23] => saReg.DATAB
pWriteData[23] => saReg.DATAB
pWriteData[24] => saReg.DATAB
pWriteData[24] => saReg.DATAB
pWriteData[24] => saReg.DATAB
pWriteData[24] => saReg.DATAB
pWriteData[24] => saReg.DATAB
pWriteData[24] => saReg.DATAB
pWriteData[24] => saReg.DATAB
pWriteData[24] => saReg.DATAB
pWriteData[24] => saReg.DATAB
pWriteData[24] => saReg.DATAB
pWriteData[24] => saReg.DATAB
pWriteData[24] => saReg.DATAB
pWriteData[24] => saReg.DATAB
pWriteData[24] => saReg.DATAB
pWriteData[24] => saReg.DATAB
pWriteData[25] => saReg.DATAB
pWriteData[25] => saReg.DATAB
pWriteData[25] => saReg.DATAB
pWriteData[25] => saReg.DATAB
pWriteData[25] => saReg.DATAB
pWriteData[25] => saReg.DATAB
pWriteData[25] => saReg.DATAB
pWriteData[25] => saReg.DATAB
pWriteData[25] => saReg.DATAB
pWriteData[25] => saReg.DATAB
pWriteData[25] => saReg.DATAB
pWriteData[25] => saReg.DATAB
pWriteData[25] => saReg.DATAB
pWriteData[25] => saReg.DATAB
pWriteData[25] => saReg.DATAB
pWriteData[26] => saReg.DATAB
pWriteData[26] => saReg.DATAB
pWriteData[26] => saReg.DATAB
pWriteData[26] => saReg.DATAB
pWriteData[26] => saReg.DATAB
pWriteData[26] => saReg.DATAB
pWriteData[26] => saReg.DATAB
pWriteData[26] => saReg.DATAB
pWriteData[26] => saReg.DATAB
pWriteData[26] => saReg.DATAB
pWriteData[26] => saReg.DATAB
pWriteData[26] => saReg.DATAB
pWriteData[26] => saReg.DATAB
pWriteData[26] => saReg.DATAB
pWriteData[26] => saReg.DATAB
pWriteData[27] => saReg.DATAB
pWriteData[27] => saReg.DATAB
pWriteData[27] => saReg.DATAB
pWriteData[27] => saReg.DATAB
pWriteData[27] => saReg.DATAB
pWriteData[27] => saReg.DATAB
pWriteData[27] => saReg.DATAB
pWriteData[27] => saReg.DATAB
pWriteData[27] => saReg.DATAB
pWriteData[27] => saReg.DATAB
pWriteData[27] => saReg.DATAB
pWriteData[27] => saReg.DATAB
pWriteData[27] => saReg.DATAB
pWriteData[27] => saReg.DATAB
pWriteData[27] => saReg.DATAB
pWriteData[28] => saReg.DATAB
pWriteData[28] => saReg.DATAB
pWriteData[28] => saReg.DATAB
pWriteData[28] => saReg.DATAB
pWriteData[28] => saReg.DATAB
pWriteData[28] => saReg.DATAB
pWriteData[28] => saReg.DATAB
pWriteData[28] => saReg.DATAB
pWriteData[28] => saReg.DATAB
pWriteData[28] => saReg.DATAB
pWriteData[28] => saReg.DATAB
pWriteData[28] => saReg.DATAB
pWriteData[28] => saReg.DATAB
pWriteData[28] => saReg.DATAB
pWriteData[28] => saReg.DATAB
pWriteData[29] => saReg.DATAB
pWriteData[29] => saReg.DATAB
pWriteData[29] => saReg.DATAB
pWriteData[29] => saReg.DATAB
pWriteData[29] => saReg.DATAB
pWriteData[29] => saReg.DATAB
pWriteData[29] => saReg.DATAB
pWriteData[29] => saReg.DATAB
pWriteData[29] => saReg.DATAB
pWriteData[29] => saReg.DATAB
pWriteData[29] => saReg.DATAB
pWriteData[29] => saReg.DATAB
pWriteData[29] => saReg.DATAB
pWriteData[29] => saReg.DATAB
pWriteData[29] => saReg.DATAB
pWriteData[30] => saReg.DATAB
pWriteData[30] => saReg.DATAB
pWriteData[30] => saReg.DATAB
pWriteData[30] => saReg.DATAB
pWriteData[30] => saReg.DATAB
pWriteData[30] => saReg.DATAB
pWriteData[30] => saReg.DATAB
pWriteData[30] => saReg.DATAB
pWriteData[30] => saReg.DATAB
pWriteData[30] => saReg.DATAB
pWriteData[30] => saReg.DATAB
pWriteData[30] => saReg.DATAB
pWriteData[30] => saReg.DATAB
pWriteData[30] => saReg.DATAB
pWriteData[30] => saReg.DATAB
pWriteData[31] => saReg.DATAB
pWriteData[31] => saReg.DATAB
pWriteData[31] => saReg.DATAB
pWriteData[31] => saReg.DATAB
pWriteData[31] => saReg.DATAB
pWriteData[31] => saReg.DATAB
pWriteData[31] => saReg.DATAB
pWriteData[31] => saReg.DATAB
pWriteData[31] => saReg.DATAB
pWriteData[31] => saReg.DATAB
pWriteData[31] => saReg.DATAB
pWriteData[31] => saReg.DATAB
pWriteData[31] => saReg.DATAB
pWriteData[31] => saReg.DATAB
pWriteData[31] => saReg.DATAB
pReadData1[0] <= pReadData1.DB_MAX_OUTPUT_PORT_TYPE
pReadData1[1] <= pReadData1.DB_MAX_OUTPUT_PORT_TYPE
pReadData1[2] <= pReadData1.DB_MAX_OUTPUT_PORT_TYPE
pReadData1[3] <= pReadData1.DB_MAX_OUTPUT_PORT_TYPE
pReadData1[4] <= pReadData1.DB_MAX_OUTPUT_PORT_TYPE
pReadData1[5] <= pReadData1.DB_MAX_OUTPUT_PORT_TYPE
pReadData1[6] <= pReadData1.DB_MAX_OUTPUT_PORT_TYPE
pReadData1[7] <= pReadData1.DB_MAX_OUTPUT_PORT_TYPE
pReadData1[8] <= pReadData1.DB_MAX_OUTPUT_PORT_TYPE
pReadData1[9] <= pReadData1.DB_MAX_OUTPUT_PORT_TYPE
pReadData1[10] <= pReadData1.DB_MAX_OUTPUT_PORT_TYPE
pReadData1[11] <= pReadData1.DB_MAX_OUTPUT_PORT_TYPE
pReadData1[12] <= pReadData1.DB_MAX_OUTPUT_PORT_TYPE
pReadData1[13] <= pReadData1.DB_MAX_OUTPUT_PORT_TYPE
pReadData1[14] <= pReadData1.DB_MAX_OUTPUT_PORT_TYPE
pReadData1[15] <= pReadData1.DB_MAX_OUTPUT_PORT_TYPE
pReadData1[16] <= pReadData1.DB_MAX_OUTPUT_PORT_TYPE
pReadData1[17] <= pReadData1.DB_MAX_OUTPUT_PORT_TYPE
pReadData1[18] <= pReadData1.DB_MAX_OUTPUT_PORT_TYPE
pReadData1[19] <= pReadData1.DB_MAX_OUTPUT_PORT_TYPE
pReadData1[20] <= pReadData1.DB_MAX_OUTPUT_PORT_TYPE
pReadData1[21] <= pReadData1.DB_MAX_OUTPUT_PORT_TYPE
pReadData1[22] <= pReadData1.DB_MAX_OUTPUT_PORT_TYPE
pReadData1[23] <= pReadData1.DB_MAX_OUTPUT_PORT_TYPE
pReadData1[24] <= pReadData1.DB_MAX_OUTPUT_PORT_TYPE
pReadData1[25] <= pReadData1.DB_MAX_OUTPUT_PORT_TYPE
pReadData1[26] <= pReadData1.DB_MAX_OUTPUT_PORT_TYPE
pReadData1[27] <= pReadData1.DB_MAX_OUTPUT_PORT_TYPE
pReadData1[28] <= pReadData1.DB_MAX_OUTPUT_PORT_TYPE
pReadData1[29] <= pReadData1.DB_MAX_OUTPUT_PORT_TYPE
pReadData1[30] <= pReadData1.DB_MAX_OUTPUT_PORT_TYPE
pReadData1[31] <= pReadData1.DB_MAX_OUTPUT_PORT_TYPE
pReadData2[0] <= pReadData2.DB_MAX_OUTPUT_PORT_TYPE
pReadData2[1] <= pReadData2.DB_MAX_OUTPUT_PORT_TYPE
pReadData2[2] <= pReadData2.DB_MAX_OUTPUT_PORT_TYPE
pReadData2[3] <= pReadData2.DB_MAX_OUTPUT_PORT_TYPE
pReadData2[4] <= pReadData2.DB_MAX_OUTPUT_PORT_TYPE
pReadData2[5] <= pReadData2.DB_MAX_OUTPUT_PORT_TYPE
pReadData2[6] <= pReadData2.DB_MAX_OUTPUT_PORT_TYPE
pReadData2[7] <= pReadData2.DB_MAX_OUTPUT_PORT_TYPE
pReadData2[8] <= pReadData2.DB_MAX_OUTPUT_PORT_TYPE
pReadData2[9] <= pReadData2.DB_MAX_OUTPUT_PORT_TYPE
pReadData2[10] <= pReadData2.DB_MAX_OUTPUT_PORT_TYPE
pReadData2[11] <= pReadData2.DB_MAX_OUTPUT_PORT_TYPE
pReadData2[12] <= pReadData2.DB_MAX_OUTPUT_PORT_TYPE
pReadData2[13] <= pReadData2.DB_MAX_OUTPUT_PORT_TYPE
pReadData2[14] <= pReadData2.DB_MAX_OUTPUT_PORT_TYPE
pReadData2[15] <= pReadData2.DB_MAX_OUTPUT_PORT_TYPE
pReadData2[16] <= pReadData2.DB_MAX_OUTPUT_PORT_TYPE
pReadData2[17] <= pReadData2.DB_MAX_OUTPUT_PORT_TYPE
pReadData2[18] <= pReadData2.DB_MAX_OUTPUT_PORT_TYPE
pReadData2[19] <= pReadData2.DB_MAX_OUTPUT_PORT_TYPE
pReadData2[20] <= pReadData2.DB_MAX_OUTPUT_PORT_TYPE
pReadData2[21] <= pReadData2.DB_MAX_OUTPUT_PORT_TYPE
pReadData2[22] <= pReadData2.DB_MAX_OUTPUT_PORT_TYPE
pReadData2[23] <= pReadData2.DB_MAX_OUTPUT_PORT_TYPE
pReadData2[24] <= pReadData2.DB_MAX_OUTPUT_PORT_TYPE
pReadData2[25] <= pReadData2.DB_MAX_OUTPUT_PORT_TYPE
pReadData2[26] <= pReadData2.DB_MAX_OUTPUT_PORT_TYPE
pReadData2[27] <= pReadData2.DB_MAX_OUTPUT_PORT_TYPE
pReadData2[28] <= pReadData2.DB_MAX_OUTPUT_PORT_TYPE
pReadData2[29] <= pReadData2.DB_MAX_OUTPUT_PORT_TYPE
pReadData2[30] <= pReadData2.DB_MAX_OUTPUT_PORT_TYPE
pReadData2[31] <= pReadData2.DB_MAX_OUTPUT_PORT_TYPE
pRegWE => process_1.IN1
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg.OUTPUTSELECT
pReset => saReg[15][0].ENA
pReset => saReg[15][1].ENA
pReset => saReg[15][2].ENA
pReset => saReg[15][3].ENA
pReset => saReg[15][4].ENA
pReset => saReg[15][5].ENA
pReset => saReg[15][6].ENA
pReset => saReg[15][7].ENA
pReset => saReg[15][8].ENA
pReset => saReg[15][9].ENA
pReset => saReg[15][10].ENA
pReset => saReg[15][11].ENA
pReset => saReg[15][12].ENA
pReset => saReg[15][13].ENA
pReset => saReg[15][14].ENA
pReset => saReg[15][15].ENA
pReset => saReg[15][16].ENA
pReset => saReg[15][17].ENA
pReset => saReg[15][18].ENA
pReset => saReg[15][19].ENA
pReset => saReg[15][20].ENA
pReset => saReg[15][21].ENA
pReset => saReg[15][22].ENA
pReset => saReg[15][23].ENA
pReset => saReg[15][24].ENA
pReset => saReg[15][25].ENA
pReset => saReg[15][26].ENA
pReset => saReg[15][27].ENA
pReset => saReg[15][28].ENA
pReset => saReg[15][29].ENA
pReset => saReg[15][30].ENA
pReset => saReg[15][31].ENA
pReset => saReg[14][0].ENA
pReset => saReg[14][1].ENA
pReset => saReg[14][2].ENA
pReset => saReg[14][3].ENA
pReset => saReg[14][4].ENA
pReset => saReg[14][5].ENA
pReset => saReg[14][6].ENA
pReset => saReg[14][7].ENA
pReset => saReg[14][8].ENA
pReset => saReg[14][9].ENA
pReset => saReg[14][10].ENA
pReset => saReg[14][11].ENA
pReset => saReg[14][12].ENA
pReset => saReg[14][13].ENA
pReset => saReg[14][14].ENA
pReset => saReg[14][15].ENA
pReset => saReg[14][16].ENA
pReset => saReg[14][17].ENA
pReset => saReg[14][18].ENA
pReset => saReg[14][19].ENA
pReset => saReg[14][20].ENA
pReset => saReg[14][21].ENA
pReset => saReg[14][22].ENA
pReset => saReg[14][23].ENA
pReset => saReg[14][24].ENA
pReset => saReg[14][25].ENA
pReset => saReg[14][26].ENA
pReset => saReg[14][27].ENA
pReset => saReg[14][28].ENA
pReset => saReg[14][29].ENA
pReset => saReg[14][30].ENA
pReset => saReg[14][31].ENA
pReset => saReg[13][0].ENA
pReset => saReg[13][1].ENA
pReset => saReg[13][2].ENA
pReset => saReg[13][3].ENA
pReset => saReg[13][4].ENA
pReset => saReg[13][5].ENA
pReset => saReg[13][6].ENA
pReset => saReg[13][7].ENA
pReset => saReg[13][8].ENA
pReset => saReg[13][9].ENA
pReset => saReg[13][10].ENA
pReset => saReg[13][11].ENA
pReset => saReg[13][12].ENA
pReset => saReg[13][13].ENA
pReset => saReg[13][14].ENA
pReset => saReg[13][15].ENA
pReset => saReg[13][16].ENA
pReset => saReg[13][17].ENA
pReset => saReg[13][18].ENA
pReset => saReg[13][19].ENA
pReset => saReg[13][20].ENA
pReset => saReg[13][21].ENA
pReset => saReg[13][22].ENA
pReset => saReg[13][23].ENA
pReset => saReg[13][24].ENA
pReset => saReg[13][25].ENA
pReset => saReg[13][26].ENA
pReset => saReg[13][27].ENA
pReset => saReg[13][28].ENA
pReset => saReg[13][29].ENA
pReset => saReg[13][30].ENA
pReset => saReg[13][31].ENA
pReset => saReg[12][0].ENA
pReset => saReg[12][1].ENA
pReset => saReg[12][2].ENA
pReset => saReg[12][3].ENA
pReset => saReg[12][4].ENA
pReset => saReg[12][5].ENA
pReset => saReg[12][6].ENA
pReset => saReg[12][7].ENA
pReset => saReg[12][8].ENA
pReset => saReg[12][9].ENA
pReset => saReg[12][10].ENA
pReset => saReg[12][11].ENA
pReset => saReg[12][12].ENA
pReset => saReg[12][13].ENA
pReset => saReg[12][14].ENA
pReset => saReg[12][15].ENA
pReset => saReg[12][16].ENA
pReset => saReg[12][17].ENA
pReset => saReg[12][18].ENA
pReset => saReg[12][19].ENA
pReset => saReg[12][20].ENA
pReset => saReg[12][21].ENA
pReset => saReg[12][22].ENA
pReset => saReg[12][23].ENA
pReset => saReg[12][24].ENA
pReset => saReg[12][25].ENA
pReset => saReg[12][26].ENA
pReset => saReg[12][27].ENA
pReset => saReg[12][28].ENA
pReset => saReg[12][29].ENA
pReset => saReg[12][30].ENA
pReset => saReg[12][31].ENA
pReset => saReg[11][0].ENA
pReset => saReg[11][1].ENA
pReset => saReg[11][2].ENA
pReset => saReg[11][3].ENA
pReset => saReg[11][4].ENA
pReset => saReg[11][5].ENA
pReset => saReg[11][6].ENA
pReset => saReg[11][7].ENA
pReset => saReg[11][8].ENA
pReset => saReg[11][9].ENA
pReset => saReg[11][10].ENA
pReset => saReg[11][11].ENA
pReset => saReg[11][12].ENA
pReset => saReg[11][13].ENA
pReset => saReg[11][14].ENA
pReset => saReg[11][15].ENA
pReset => saReg[11][16].ENA
pReset => saReg[11][17].ENA
pReset => saReg[11][18].ENA
pReset => saReg[11][19].ENA
pReset => saReg[11][20].ENA
pReset => saReg[11][21].ENA
pReset => saReg[11][22].ENA
pReset => saReg[11][23].ENA
pReset => saReg[11][24].ENA
pReset => saReg[11][25].ENA
pReset => saReg[11][26].ENA
pReset => saReg[11][27].ENA
pReset => saReg[11][28].ENA
pReset => saReg[11][29].ENA
pReset => saReg[11][30].ENA
pReset => saReg[11][31].ENA
pReset => saReg[10][0].ENA
pReset => saReg[10][1].ENA
pReset => saReg[10][2].ENA
pReset => saReg[10][3].ENA
pReset => saReg[10][4].ENA
pReset => saReg[10][5].ENA
pReset => saReg[10][6].ENA
pReset => saReg[10][7].ENA
pReset => saReg[10][8].ENA
pReset => saReg[10][9].ENA
pReset => saReg[10][10].ENA
pReset => saReg[10][11].ENA
pReset => saReg[10][12].ENA
pReset => saReg[10][13].ENA
pReset => saReg[10][14].ENA
pReset => saReg[10][15].ENA
pReset => saReg[10][16].ENA
pReset => saReg[10][17].ENA
pReset => saReg[10][18].ENA
pReset => saReg[10][19].ENA
pReset => saReg[10][20].ENA
pReset => saReg[10][21].ENA
pReset => saReg[10][22].ENA
pReset => saReg[10][23].ENA
pReset => saReg[10][24].ENA
pReset => saReg[10][25].ENA
pReset => saReg[10][26].ENA
pReset => saReg[10][27].ENA
pReset => saReg[10][28].ENA
pReset => saReg[10][29].ENA
pReset => saReg[10][30].ENA
pReset => saReg[10][31].ENA
pReset => saReg[9][0].ENA
pReset => saReg[9][1].ENA
pReset => saReg[9][2].ENA
pReset => saReg[9][3].ENA
pReset => saReg[9][4].ENA
pReset => saReg[9][5].ENA
pReset => saReg[9][6].ENA
pReset => saReg[9][7].ENA
pReset => saReg[9][8].ENA
pReset => saReg[9][9].ENA
pReset => saReg[9][10].ENA
pReset => saReg[9][11].ENA
pReset => saReg[9][12].ENA
pReset => saReg[9][13].ENA
pReset => saReg[9][14].ENA
pReset => saReg[9][15].ENA
pReset => saReg[9][16].ENA
pReset => saReg[9][17].ENA
pReset => saReg[9][18].ENA
pReset => saReg[9][19].ENA
pReset => saReg[9][20].ENA
pReset => saReg[9][21].ENA
pReset => saReg[9][22].ENA
pReset => saReg[9][23].ENA
pReset => saReg[9][24].ENA
pReset => saReg[9][25].ENA
pReset => saReg[9][26].ENA
pReset => saReg[9][27].ENA
pReset => saReg[9][28].ENA
pReset => saReg[9][29].ENA
pReset => saReg[9][30].ENA
pReset => saReg[9][31].ENA
pClock => saReg[15][0].CLK
pClock => saReg[15][1].CLK
pClock => saReg[15][2].CLK
pClock => saReg[15][3].CLK
pClock => saReg[15][4].CLK
pClock => saReg[15][5].CLK
pClock => saReg[15][6].CLK
pClock => saReg[15][7].CLK
pClock => saReg[15][8].CLK
pClock => saReg[15][9].CLK
pClock => saReg[15][10].CLK
pClock => saReg[15][11].CLK
pClock => saReg[15][12].CLK
pClock => saReg[15][13].CLK
pClock => saReg[15][14].CLK
pClock => saReg[15][15].CLK
pClock => saReg[15][16].CLK
pClock => saReg[15][17].CLK
pClock => saReg[15][18].CLK
pClock => saReg[15][19].CLK
pClock => saReg[15][20].CLK
pClock => saReg[15][21].CLK
pClock => saReg[15][22].CLK
pClock => saReg[15][23].CLK
pClock => saReg[15][24].CLK
pClock => saReg[15][25].CLK
pClock => saReg[15][26].CLK
pClock => saReg[15][27].CLK
pClock => saReg[15][28].CLK
pClock => saReg[15][29].CLK
pClock => saReg[15][30].CLK
pClock => saReg[15][31].CLK
pClock => saReg[14][0].CLK
pClock => saReg[14][1].CLK
pClock => saReg[14][2].CLK
pClock => saReg[14][3].CLK
pClock => saReg[14][4].CLK
pClock => saReg[14][5].CLK
pClock => saReg[14][6].CLK
pClock => saReg[14][7].CLK
pClock => saReg[14][8].CLK
pClock => saReg[14][9].CLK
pClock => saReg[14][10].CLK
pClock => saReg[14][11].CLK
pClock => saReg[14][12].CLK
pClock => saReg[14][13].CLK
pClock => saReg[14][14].CLK
pClock => saReg[14][15].CLK
pClock => saReg[14][16].CLK
pClock => saReg[14][17].CLK
pClock => saReg[14][18].CLK
pClock => saReg[14][19].CLK
pClock => saReg[14][20].CLK
pClock => saReg[14][21].CLK
pClock => saReg[14][22].CLK
pClock => saReg[14][23].CLK
pClock => saReg[14][24].CLK
pClock => saReg[14][25].CLK
pClock => saReg[14][26].CLK
pClock => saReg[14][27].CLK
pClock => saReg[14][28].CLK
pClock => saReg[14][29].CLK
pClock => saReg[14][30].CLK
pClock => saReg[14][31].CLK
pClock => saReg[13][0].CLK
pClock => saReg[13][1].CLK
pClock => saReg[13][2].CLK
pClock => saReg[13][3].CLK
pClock => saReg[13][4].CLK
pClock => saReg[13][5].CLK
pClock => saReg[13][6].CLK
pClock => saReg[13][7].CLK
pClock => saReg[13][8].CLK
pClock => saReg[13][9].CLK
pClock => saReg[13][10].CLK
pClock => saReg[13][11].CLK
pClock => saReg[13][12].CLK
pClock => saReg[13][13].CLK
pClock => saReg[13][14].CLK
pClock => saReg[13][15].CLK
pClock => saReg[13][16].CLK
pClock => saReg[13][17].CLK
pClock => saReg[13][18].CLK
pClock => saReg[13][19].CLK
pClock => saReg[13][20].CLK
pClock => saReg[13][21].CLK
pClock => saReg[13][22].CLK
pClock => saReg[13][23].CLK
pClock => saReg[13][24].CLK
pClock => saReg[13][25].CLK
pClock => saReg[13][26].CLK
pClock => saReg[13][27].CLK
pClock => saReg[13][28].CLK
pClock => saReg[13][29].CLK
pClock => saReg[13][30].CLK
pClock => saReg[13][31].CLK
pClock => saReg[12][0].CLK
pClock => saReg[12][1].CLK
pClock => saReg[12][2].CLK
pClock => saReg[12][3].CLK
pClock => saReg[12][4].CLK
pClock => saReg[12][5].CLK
pClock => saReg[12][6].CLK
pClock => saReg[12][7].CLK
pClock => saReg[12][8].CLK
pClock => saReg[12][9].CLK
pClock => saReg[12][10].CLK
pClock => saReg[12][11].CLK
pClock => saReg[12][12].CLK
pClock => saReg[12][13].CLK
pClock => saReg[12][14].CLK
pClock => saReg[12][15].CLK
pClock => saReg[12][16].CLK
pClock => saReg[12][17].CLK
pClock => saReg[12][18].CLK
pClock => saReg[12][19].CLK
pClock => saReg[12][20].CLK
pClock => saReg[12][21].CLK
pClock => saReg[12][22].CLK
pClock => saReg[12][23].CLK
pClock => saReg[12][24].CLK
pClock => saReg[12][25].CLK
pClock => saReg[12][26].CLK
pClock => saReg[12][27].CLK
pClock => saReg[12][28].CLK
pClock => saReg[12][29].CLK
pClock => saReg[12][30].CLK
pClock => saReg[12][31].CLK
pClock => saReg[11][0].CLK
pClock => saReg[11][1].CLK
pClock => saReg[11][2].CLK
pClock => saReg[11][3].CLK
pClock => saReg[11][4].CLK
pClock => saReg[11][5].CLK
pClock => saReg[11][6].CLK
pClock => saReg[11][7].CLK
pClock => saReg[11][8].CLK
pClock => saReg[11][9].CLK
pClock => saReg[11][10].CLK
pClock => saReg[11][11].CLK
pClock => saReg[11][12].CLK
pClock => saReg[11][13].CLK
pClock => saReg[11][14].CLK
pClock => saReg[11][15].CLK
pClock => saReg[11][16].CLK
pClock => saReg[11][17].CLK
pClock => saReg[11][18].CLK
pClock => saReg[11][19].CLK
pClock => saReg[11][20].CLK
pClock => saReg[11][21].CLK
pClock => saReg[11][22].CLK
pClock => saReg[11][23].CLK
pClock => saReg[11][24].CLK
pClock => saReg[11][25].CLK
pClock => saReg[11][26].CLK
pClock => saReg[11][27].CLK
pClock => saReg[11][28].CLK
pClock => saReg[11][29].CLK
pClock => saReg[11][30].CLK
pClock => saReg[11][31].CLK
pClock => saReg[10][0].CLK
pClock => saReg[10][1].CLK
pClock => saReg[10][2].CLK
pClock => saReg[10][3].CLK
pClock => saReg[10][4].CLK
pClock => saReg[10][5].CLK
pClock => saReg[10][6].CLK
pClock => saReg[10][7].CLK
pClock => saReg[10][8].CLK
pClock => saReg[10][9].CLK
pClock => saReg[10][10].CLK
pClock => saReg[10][11].CLK
pClock => saReg[10][12].CLK
pClock => saReg[10][13].CLK
pClock => saReg[10][14].CLK
pClock => saReg[10][15].CLK
pClock => saReg[10][16].CLK
pClock => saReg[10][17].CLK
pClock => saReg[10][18].CLK
pClock => saReg[10][19].CLK
pClock => saReg[10][20].CLK
pClock => saReg[10][21].CLK
pClock => saReg[10][22].CLK
pClock => saReg[10][23].CLK
pClock => saReg[10][24].CLK
pClock => saReg[10][25].CLK
pClock => saReg[10][26].CLK
pClock => saReg[10][27].CLK
pClock => saReg[10][28].CLK
pClock => saReg[10][29].CLK
pClock => saReg[10][30].CLK
pClock => saReg[10][31].CLK
pClock => saReg[9][0].CLK
pClock => saReg[9][1].CLK
pClock => saReg[9][2].CLK
pClock => saReg[9][3].CLK
pClock => saReg[9][4].CLK
pClock => saReg[9][5].CLK
pClock => saReg[9][6].CLK
pClock => saReg[9][7].CLK
pClock => saReg[9][8].CLK
pClock => saReg[9][9].CLK
pClock => saReg[9][10].CLK
pClock => saReg[9][11].CLK
pClock => saReg[9][12].CLK
pClock => saReg[9][13].CLK
pClock => saReg[9][14].CLK
pClock => saReg[9][15].CLK
pClock => saReg[9][16].CLK
pClock => saReg[9][17].CLK
pClock => saReg[9][18].CLK
pClock => saReg[9][19].CLK
pClock => saReg[9][20].CLK
pClock => saReg[9][21].CLK
pClock => saReg[9][22].CLK
pClock => saReg[9][23].CLK
pClock => saReg[9][24].CLK
pClock => saReg[9][25].CLK
pClock => saReg[9][26].CLK
pClock => saReg[9][27].CLK
pClock => saReg[9][28].CLK
pClock => saReg[9][29].CLK
pClock => saReg[9][30].CLK
pClock => saReg[9][31].CLK
pClock => saReg[8][0].CLK
pClock => saReg[8][1].CLK
pClock => saReg[8][2].CLK
pClock => saReg[8][3].CLK
pClock => saReg[8][4].CLK
pClock => saReg[8][5].CLK
pClock => saReg[8][6].CLK
pClock => saReg[8][7].CLK
pClock => saReg[8][8].CLK
pClock => saReg[8][9].CLK
pClock => saReg[8][10].CLK
pClock => saReg[8][11].CLK
pClock => saReg[8][12].CLK
pClock => saReg[8][13].CLK
pClock => saReg[8][14].CLK
pClock => saReg[8][15].CLK
pClock => saReg[8][16].CLK
pClock => saReg[8][17].CLK
pClock => saReg[8][18].CLK
pClock => saReg[8][19].CLK
pClock => saReg[8][20].CLK
pClock => saReg[8][21].CLK
pClock => saReg[8][22].CLK
pClock => saReg[8][23].CLK
pClock => saReg[8][24].CLK
pClock => saReg[8][25].CLK
pClock => saReg[8][26].CLK
pClock => saReg[8][27].CLK
pClock => saReg[8][28].CLK
pClock => saReg[8][29].CLK
pClock => saReg[8][30].CLK
pClock => saReg[8][31].CLK
pClock => saReg[7][0].CLK
pClock => saReg[7][1].CLK
pClock => saReg[7][2].CLK
pClock => saReg[7][3].CLK
pClock => saReg[7][4].CLK
pClock => saReg[7][5].CLK
pClock => saReg[7][6].CLK
pClock => saReg[7][7].CLK
pClock => saReg[7][8].CLK
pClock => saReg[7][9].CLK
pClock => saReg[7][10].CLK
pClock => saReg[7][11].CLK
pClock => saReg[7][12].CLK
pClock => saReg[7][13].CLK
pClock => saReg[7][14].CLK
pClock => saReg[7][15].CLK
pClock => saReg[7][16].CLK
pClock => saReg[7][17].CLK
pClock => saReg[7][18].CLK
pClock => saReg[7][19].CLK
pClock => saReg[7][20].CLK
pClock => saReg[7][21].CLK
pClock => saReg[7][22].CLK
pClock => saReg[7][23].CLK
pClock => saReg[7][24].CLK
pClock => saReg[7][25].CLK
pClock => saReg[7][26].CLK
pClock => saReg[7][27].CLK
pClock => saReg[7][28].CLK
pClock => saReg[7][29].CLK
pClock => saReg[7][30].CLK
pClock => saReg[7][31].CLK
pClock => saReg[6][0].CLK
pClock => saReg[6][1].CLK
pClock => saReg[6][2].CLK
pClock => saReg[6][3].CLK
pClock => saReg[6][4].CLK
pClock => saReg[6][5].CLK
pClock => saReg[6][6].CLK
pClock => saReg[6][7].CLK
pClock => saReg[6][8].CLK
pClock => saReg[6][9].CLK
pClock => saReg[6][10].CLK
pClock => saReg[6][11].CLK
pClock => saReg[6][12].CLK
pClock => saReg[6][13].CLK
pClock => saReg[6][14].CLK
pClock => saReg[6][15].CLK
pClock => saReg[6][16].CLK
pClock => saReg[6][17].CLK
pClock => saReg[6][18].CLK
pClock => saReg[6][19].CLK
pClock => saReg[6][20].CLK
pClock => saReg[6][21].CLK
pClock => saReg[6][22].CLK
pClock => saReg[6][23].CLK
pClock => saReg[6][24].CLK
pClock => saReg[6][25].CLK
pClock => saReg[6][26].CLK
pClock => saReg[6][27].CLK
pClock => saReg[6][28].CLK
pClock => saReg[6][29].CLK
pClock => saReg[6][30].CLK
pClock => saReg[6][31].CLK
pClock => saReg[5][0].CLK
pClock => saReg[5][1].CLK
pClock => saReg[5][2].CLK
pClock => saReg[5][3].CLK
pClock => saReg[5][4].CLK
pClock => saReg[5][5].CLK
pClock => saReg[5][6].CLK
pClock => saReg[5][7].CLK
pClock => saReg[5][8].CLK
pClock => saReg[5][9].CLK
pClock => saReg[5][10].CLK
pClock => saReg[5][11].CLK
pClock => saReg[5][12].CLK
pClock => saReg[5][13].CLK
pClock => saReg[5][14].CLK
pClock => saReg[5][15].CLK
pClock => saReg[5][16].CLK
pClock => saReg[5][17].CLK
pClock => saReg[5][18].CLK
pClock => saReg[5][19].CLK
pClock => saReg[5][20].CLK
pClock => saReg[5][21].CLK
pClock => saReg[5][22].CLK
pClock => saReg[5][23].CLK
pClock => saReg[5][24].CLK
pClock => saReg[5][25].CLK
pClock => saReg[5][26].CLK
pClock => saReg[5][27].CLK
pClock => saReg[5][28].CLK
pClock => saReg[5][29].CLK
pClock => saReg[5][30].CLK
pClock => saReg[5][31].CLK
pClock => saReg[4][0].CLK
pClock => saReg[4][1].CLK
pClock => saReg[4][2].CLK
pClock => saReg[4][3].CLK
pClock => saReg[4][4].CLK
pClock => saReg[4][5].CLK
pClock => saReg[4][6].CLK
pClock => saReg[4][7].CLK
pClock => saReg[4][8].CLK
pClock => saReg[4][9].CLK
pClock => saReg[4][10].CLK
pClock => saReg[4][11].CLK
pClock => saReg[4][12].CLK
pClock => saReg[4][13].CLK
pClock => saReg[4][14].CLK
pClock => saReg[4][15].CLK
pClock => saReg[4][16].CLK
pClock => saReg[4][17].CLK
pClock => saReg[4][18].CLK
pClock => saReg[4][19].CLK
pClock => saReg[4][20].CLK
pClock => saReg[4][21].CLK
pClock => saReg[4][22].CLK
pClock => saReg[4][23].CLK
pClock => saReg[4][24].CLK
pClock => saReg[4][25].CLK
pClock => saReg[4][26].CLK
pClock => saReg[4][27].CLK
pClock => saReg[4][28].CLK
pClock => saReg[4][29].CLK
pClock => saReg[4][30].CLK
pClock => saReg[4][31].CLK
pClock => saReg[3][0].CLK
pClock => saReg[3][1].CLK
pClock => saReg[3][2].CLK
pClock => saReg[3][3].CLK
pClock => saReg[3][4].CLK
pClock => saReg[3][5].CLK
pClock => saReg[3][6].CLK
pClock => saReg[3][7].CLK
pClock => saReg[3][8].CLK
pClock => saReg[3][9].CLK
pClock => saReg[3][10].CLK
pClock => saReg[3][11].CLK
pClock => saReg[3][12].CLK
pClock => saReg[3][13].CLK
pClock => saReg[3][14].CLK
pClock => saReg[3][15].CLK
pClock => saReg[3][16].CLK
pClock => saReg[3][17].CLK
pClock => saReg[3][18].CLK
pClock => saReg[3][19].CLK
pClock => saReg[3][20].CLK
pClock => saReg[3][21].CLK
pClock => saReg[3][22].CLK
pClock => saReg[3][23].CLK
pClock => saReg[3][24].CLK
pClock => saReg[3][25].CLK
pClock => saReg[3][26].CLK
pClock => saReg[3][27].CLK
pClock => saReg[3][28].CLK
pClock => saReg[3][29].CLK
pClock => saReg[3][30].CLK
pClock => saReg[3][31].CLK
pClock => saReg[2][0].CLK
pClock => saReg[2][1].CLK
pClock => saReg[2][2].CLK
pClock => saReg[2][3].CLK
pClock => saReg[2][4].CLK
pClock => saReg[2][5].CLK
pClock => saReg[2][6].CLK
pClock => saReg[2][7].CLK
pClock => saReg[2][8].CLK
pClock => saReg[2][9].CLK
pClock => saReg[2][10].CLK
pClock => saReg[2][11].CLK
pClock => saReg[2][12].CLK
pClock => saReg[2][13].CLK
pClock => saReg[2][14].CLK
pClock => saReg[2][15].CLK
pClock => saReg[2][16].CLK
pClock => saReg[2][17].CLK
pClock => saReg[2][18].CLK
pClock => saReg[2][19].CLK
pClock => saReg[2][20].CLK
pClock => saReg[2][21].CLK
pClock => saReg[2][22].CLK
pClock => saReg[2][23].CLK
pClock => saReg[2][24].CLK
pClock => saReg[2][25].CLK
pClock => saReg[2][26].CLK
pClock => saReg[2][27].CLK
pClock => saReg[2][28].CLK
pClock => saReg[2][29].CLK
pClock => saReg[2][30].CLK
pClock => saReg[2][31].CLK
pClock => saReg[1][0].CLK
pClock => saReg[1][1].CLK
pClock => saReg[1][2].CLK
pClock => saReg[1][3].CLK
pClock => saReg[1][4].CLK
pClock => saReg[1][5].CLK
pClock => saReg[1][6].CLK
pClock => saReg[1][7].CLK
pClock => saReg[1][8].CLK
pClock => saReg[1][9].CLK
pClock => saReg[1][10].CLK
pClock => saReg[1][11].CLK
pClock => saReg[1][12].CLK
pClock => saReg[1][13].CLK
pClock => saReg[1][14].CLK
pClock => saReg[1][15].CLK
pClock => saReg[1][16].CLK
pClock => saReg[1][17].CLK
pClock => saReg[1][18].CLK
pClock => saReg[1][19].CLK
pClock => saReg[1][20].CLK
pClock => saReg[1][21].CLK
pClock => saReg[1][22].CLK
pClock => saReg[1][23].CLK
pClock => saReg[1][24].CLK
pClock => saReg[1][25].CLK
pClock => saReg[1][26].CLK
pClock => saReg[1][27].CLK
pClock => saReg[1][28].CLK
pClock => saReg[1][29].CLK
pClock => saReg[1][30].CLK
pClock => saReg[1][31].CLK


|single|eMux32:inst12
pIn0[0] => pOut.DATAB
pIn0[1] => pOut.DATAB
pIn0[2] => pOut.DATAB
pIn0[3] => pOut.DATAB
pIn0[4] => pOut.DATAB
pIn0[5] => pOut.DATAB
pIn0[6] => pOut.DATAB
pIn0[7] => pOut.DATAB
pIn0[8] => pOut.DATAB
pIn0[9] => pOut.DATAB
pIn0[10] => pOut.DATAB
pIn0[11] => pOut.DATAB
pIn0[12] => pOut.DATAB
pIn0[13] => pOut.DATAB
pIn0[14] => pOut.DATAB
pIn0[15] => pOut.DATAB
pIn0[16] => pOut.DATAB
pIn0[17] => pOut.DATAB
pIn0[18] => pOut.DATAB
pIn0[19] => pOut.DATAB
pIn0[20] => pOut.DATAB
pIn0[21] => pOut.DATAB
pIn0[22] => pOut.DATAB
pIn0[23] => pOut.DATAB
pIn0[24] => pOut.DATAB
pIn0[25] => pOut.DATAB
pIn0[26] => pOut.DATAB
pIn0[27] => pOut.DATAB
pIn0[28] => pOut.DATAB
pIn0[29] => pOut.DATAB
pIn0[30] => pOut.DATAB
pIn0[31] => pOut.DATAB
pIn1[0] => pOut.DATAA
pIn1[1] => pOut.DATAA
pIn1[2] => pOut.DATAA
pIn1[3] => pOut.DATAA
pIn1[4] => pOut.DATAA
pIn1[5] => pOut.DATAA
pIn1[6] => pOut.DATAA
pIn1[7] => pOut.DATAA
pIn1[8] => pOut.DATAA
pIn1[9] => pOut.DATAA
pIn1[10] => pOut.DATAA
pIn1[11] => pOut.DATAA
pIn1[12] => pOut.DATAA
pIn1[13] => pOut.DATAA
pIn1[14] => pOut.DATAA
pIn1[15] => pOut.DATAA
pIn1[16] => pOut.DATAA
pIn1[17] => pOut.DATAA
pIn1[18] => pOut.DATAA
pIn1[19] => pOut.DATAA
pIn1[20] => pOut.DATAA
pIn1[21] => pOut.DATAA
pIn1[22] => pOut.DATAA
pIn1[23] => pOut.DATAA
pIn1[24] => pOut.DATAA
pIn1[25] => pOut.DATAA
pIn1[26] => pOut.DATAA
pIn1[27] => pOut.DATAA
pIn1[28] => pOut.DATAA
pIn1[29] => pOut.DATAA
pIn1[30] => pOut.DATAA
pIn1[31] => pOut.DATAA
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pOut[0] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[1] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[2] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[3] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[4] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[5] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[6] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[7] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[8] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[9] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[10] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[11] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[12] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[13] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[14] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[15] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[16] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[17] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[18] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[19] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[20] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[21] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[22] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[23] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[24] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[25] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[26] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[27] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[28] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[29] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[30] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[31] <= pOut.DB_MAX_OUTPUT_PORT_TYPE


|single|eDmem:inst5
pAddress[0] => ~NO_FANOUT~
pAddress[1] => ~NO_FANOUT~
pAddress[2] => LPM_RAM_DQ:data_memory.ADDRESS[0]
pAddress[3] => LPM_RAM_DQ:data_memory.ADDRESS[1]
pAddress[4] => LPM_RAM_DQ:data_memory.ADDRESS[2]
pAddress[5] => LPM_RAM_DQ:data_memory.ADDRESS[3]
pAddress[6] => LPM_RAM_DQ:data_memory.ADDRESS[4]
pAddress[7] => LPM_RAM_DQ:data_memory.ADDRESS[5]
pAddress[8] => LPM_RAM_DQ:data_memory.ADDRESS[6]
pAddress[9] => LPM_RAM_DQ:data_memory.ADDRESS[7]
pAddress[10] => ~NO_FANOUT~
pAddress[11] => ~NO_FANOUT~
pAddress[12] => ~NO_FANOUT~
pAddress[13] => ~NO_FANOUT~
pAddress[14] => ~NO_FANOUT~
pAddress[15] => ~NO_FANOUT~
pAddress[16] => ~NO_FANOUT~
pAddress[17] => ~NO_FANOUT~
pAddress[18] => ~NO_FANOUT~
pAddress[19] => ~NO_FANOUT~
pAddress[20] => ~NO_FANOUT~
pAddress[21] => ~NO_FANOUT~
pAddress[22] => ~NO_FANOUT~
pAddress[23] => ~NO_FANOUT~
pAddress[24] => ~NO_FANOUT~
pAddress[25] => ~NO_FANOUT~
pAddress[26] => ~NO_FANOUT~
pAddress[27] => ~NO_FANOUT~
pAddress[28] => ~NO_FANOUT~
pAddress[29] => ~NO_FANOUT~
pAddress[30] => ~NO_FANOUT~
pAddress[31] => ~NO_FANOUT~
pWriteData[0] => LPM_RAM_DQ:data_memory.DATA[0]
pWriteData[1] => LPM_RAM_DQ:data_memory.DATA[1]
pWriteData[2] => LPM_RAM_DQ:data_memory.DATA[2]
pWriteData[3] => LPM_RAM_DQ:data_memory.DATA[3]
pWriteData[4] => LPM_RAM_DQ:data_memory.DATA[4]
pWriteData[5] => LPM_RAM_DQ:data_memory.DATA[5]
pWriteData[6] => LPM_RAM_DQ:data_memory.DATA[6]
pWriteData[7] => LPM_RAM_DQ:data_memory.DATA[7]
pWriteData[8] => LPM_RAM_DQ:data_memory.DATA[8]
pWriteData[9] => LPM_RAM_DQ:data_memory.DATA[9]
pWriteData[10] => LPM_RAM_DQ:data_memory.DATA[10]
pWriteData[11] => LPM_RAM_DQ:data_memory.DATA[11]
pWriteData[12] => LPM_RAM_DQ:data_memory.DATA[12]
pWriteData[13] => LPM_RAM_DQ:data_memory.DATA[13]
pWriteData[14] => LPM_RAM_DQ:data_memory.DATA[14]
pWriteData[15] => LPM_RAM_DQ:data_memory.DATA[15]
pWriteData[16] => LPM_RAM_DQ:data_memory.DATA[16]
pWriteData[17] => LPM_RAM_DQ:data_memory.DATA[17]
pWriteData[18] => LPM_RAM_DQ:data_memory.DATA[18]
pWriteData[19] => LPM_RAM_DQ:data_memory.DATA[19]
pWriteData[20] => LPM_RAM_DQ:data_memory.DATA[20]
pWriteData[21] => LPM_RAM_DQ:data_memory.DATA[21]
pWriteData[22] => LPM_RAM_DQ:data_memory.DATA[22]
pWriteData[23] => LPM_RAM_DQ:data_memory.DATA[23]
pWriteData[24] => LPM_RAM_DQ:data_memory.DATA[24]
pWriteData[25] => LPM_RAM_DQ:data_memory.DATA[25]
pWriteData[26] => LPM_RAM_DQ:data_memory.DATA[26]
pWriteData[27] => LPM_RAM_DQ:data_memory.DATA[27]
pWriteData[28] => LPM_RAM_DQ:data_memory.DATA[28]
pWriteData[29] => LPM_RAM_DQ:data_memory.DATA[29]
pWriteData[30] => LPM_RAM_DQ:data_memory.DATA[30]
pWriteData[31] => LPM_RAM_DQ:data_memory.DATA[31]
pOE => pReadData[0].OE
pOE => pReadData[1].OE
pOE => pReadData[2].OE
pOE => pReadData[3].OE
pOE => pReadData[4].OE
pOE => pReadData[5].OE
pOE => pReadData[6].OE
pOE => pReadData[7].OE
pOE => pReadData[8].OE
pOE => pReadData[9].OE
pOE => pReadData[10].OE
pOE => pReadData[11].OE
pOE => pReadData[12].OE
pOE => pReadData[13].OE
pOE => pReadData[14].OE
pOE => pReadData[15].OE
pOE => pReadData[16].OE
pOE => pReadData[17].OE
pOE => pReadData[18].OE
pOE => pReadData[19].OE
pOE => pReadData[20].OE
pOE => pReadData[21].OE
pOE => pReadData[22].OE
pOE => pReadData[23].OE
pOE => pReadData[24].OE
pOE => pReadData[25].OE
pOE => pReadData[26].OE
pOE => pReadData[27].OE
pOE => pReadData[28].OE
pOE => pReadData[29].OE
pOE => pReadData[30].OE
pOE => pReadData[31].OE
pWE => LPM_RAM_DQ:data_memory.WE
pReadData[0] <= pReadData[0].DB_MAX_OUTPUT_PORT_TYPE
pReadData[1] <= pReadData[1].DB_MAX_OUTPUT_PORT_TYPE
pReadData[2] <= pReadData[2].DB_MAX_OUTPUT_PORT_TYPE
pReadData[3] <= pReadData[3].DB_MAX_OUTPUT_PORT_TYPE
pReadData[4] <= pReadData[4].DB_MAX_OUTPUT_PORT_TYPE
pReadData[5] <= pReadData[5].DB_MAX_OUTPUT_PORT_TYPE
pReadData[6] <= pReadData[6].DB_MAX_OUTPUT_PORT_TYPE
pReadData[7] <= pReadData[7].DB_MAX_OUTPUT_PORT_TYPE
pReadData[8] <= pReadData[8].DB_MAX_OUTPUT_PORT_TYPE
pReadData[9] <= pReadData[9].DB_MAX_OUTPUT_PORT_TYPE
pReadData[10] <= pReadData[10].DB_MAX_OUTPUT_PORT_TYPE
pReadData[11] <= pReadData[11].DB_MAX_OUTPUT_PORT_TYPE
pReadData[12] <= pReadData[12].DB_MAX_OUTPUT_PORT_TYPE
pReadData[13] <= pReadData[13].DB_MAX_OUTPUT_PORT_TYPE
pReadData[14] <= pReadData[14].DB_MAX_OUTPUT_PORT_TYPE
pReadData[15] <= pReadData[15].DB_MAX_OUTPUT_PORT_TYPE
pReadData[16] <= pReadData[16].DB_MAX_OUTPUT_PORT_TYPE
pReadData[17] <= pReadData[17].DB_MAX_OUTPUT_PORT_TYPE
pReadData[18] <= pReadData[18].DB_MAX_OUTPUT_PORT_TYPE
pReadData[19] <= pReadData[19].DB_MAX_OUTPUT_PORT_TYPE
pReadData[20] <= pReadData[20].DB_MAX_OUTPUT_PORT_TYPE
pReadData[21] <= pReadData[21].DB_MAX_OUTPUT_PORT_TYPE
pReadData[22] <= pReadData[22].DB_MAX_OUTPUT_PORT_TYPE
pReadData[23] <= pReadData[23].DB_MAX_OUTPUT_PORT_TYPE
pReadData[24] <= pReadData[24].DB_MAX_OUTPUT_PORT_TYPE
pReadData[25] <= pReadData[25].DB_MAX_OUTPUT_PORT_TYPE
pReadData[26] <= pReadData[26].DB_MAX_OUTPUT_PORT_TYPE
pReadData[27] <= pReadData[27].DB_MAX_OUTPUT_PORT_TYPE
pReadData[28] <= pReadData[28].DB_MAX_OUTPUT_PORT_TYPE
pReadData[29] <= pReadData[29].DB_MAX_OUTPUT_PORT_TYPE
pReadData[30] <= pReadData[30].DB_MAX_OUTPUT_PORT_TYPE
pReadData[31] <= pReadData[31].DB_MAX_OUTPUT_PORT_TYPE
pClock => LPM_RAM_DQ:data_memory.INCLOCK


|single|eDmem:inst5|LPM_RAM_DQ:data_memory
data[0] => altram:sram.data[0]
data[1] => altram:sram.data[1]
data[2] => altram:sram.data[2]
data[3] => altram:sram.data[3]
data[4] => altram:sram.data[4]
data[5] => altram:sram.data[5]
data[6] => altram:sram.data[6]
data[7] => altram:sram.data[7]
data[8] => altram:sram.data[8]
data[9] => altram:sram.data[9]
data[10] => altram:sram.data[10]
data[11] => altram:sram.data[11]
data[12] => altram:sram.data[12]
data[13] => altram:sram.data[13]
data[14] => altram:sram.data[14]
data[15] => altram:sram.data[15]
data[16] => altram:sram.data[16]
data[17] => altram:sram.data[17]
data[18] => altram:sram.data[18]
data[19] => altram:sram.data[19]
data[20] => altram:sram.data[20]
data[21] => altram:sram.data[21]
data[22] => altram:sram.data[22]
data[23] => altram:sram.data[23]
data[24] => altram:sram.data[24]
data[25] => altram:sram.data[25]
data[26] => altram:sram.data[26]
data[27] => altram:sram.data[27]
data[28] => altram:sram.data[28]
data[29] => altram:sram.data[29]
data[30] => altram:sram.data[30]
data[31] => altram:sram.data[31]
address[0] => altram:sram.address[0]
address[1] => altram:sram.address[1]
address[2] => altram:sram.address[2]
address[3] => altram:sram.address[3]
address[4] => altram:sram.address[4]
address[5] => altram:sram.address[5]
address[6] => altram:sram.address[6]
address[7] => altram:sram.address[7]
inclock => altram:sram.clocki
outclock => ~NO_FANOUT~
we => altram:sram.we
q[0] <= altram:sram.q[0]
q[1] <= altram:sram.q[1]
q[2] <= altram:sram.q[2]
q[3] <= altram:sram.q[3]
q[4] <= altram:sram.q[4]
q[5] <= altram:sram.q[5]
q[6] <= altram:sram.q[6]
q[7] <= altram:sram.q[7]
q[8] <= altram:sram.q[8]
q[9] <= altram:sram.q[9]
q[10] <= altram:sram.q[10]
q[11] <= altram:sram.q[11]
q[12] <= altram:sram.q[12]
q[13] <= altram:sram.q[13]
q[14] <= altram:sram.q[14]
q[15] <= altram:sram.q[15]
q[16] <= altram:sram.q[16]
q[17] <= altram:sram.q[17]
q[18] <= altram:sram.q[18]
q[19] <= altram:sram.q[19]
q[20] <= altram:sram.q[20]
q[21] <= altram:sram.q[21]
q[22] <= altram:sram.q[22]
q[23] <= altram:sram.q[23]
q[24] <= altram:sram.q[24]
q[25] <= altram:sram.q[25]
q[26] <= altram:sram.q[26]
q[27] <= altram:sram.q[27]
q[28] <= altram:sram.q[28]
q[29] <= altram:sram.q[29]
q[30] <= altram:sram.q[30]
q[31] <= altram:sram.q[31]


|single|eDmem:inst5|LPM_RAM_DQ:data_memory|altram:sram
we => _.IN0
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
data[8] => altsyncram:ram_block.data_a[8]
data[9] => altsyncram:ram_block.data_a[9]
data[10] => altsyncram:ram_block.data_a[10]
data[11] => altsyncram:ram_block.data_a[11]
data[12] => altsyncram:ram_block.data_a[12]
data[13] => altsyncram:ram_block.data_a[13]
data[14] => altsyncram:ram_block.data_a[14]
data[15] => altsyncram:ram_block.data_a[15]
data[16] => altsyncram:ram_block.data_a[16]
data[17] => altsyncram:ram_block.data_a[17]
data[18] => altsyncram:ram_block.data_a[18]
data[19] => altsyncram:ram_block.data_a[19]
data[20] => altsyncram:ram_block.data_a[20]
data[21] => altsyncram:ram_block.data_a[21]
data[22] => altsyncram:ram_block.data_a[22]
data[23] => altsyncram:ram_block.data_a[23]
data[24] => altsyncram:ram_block.data_a[24]
data[25] => altsyncram:ram_block.data_a[25]
data[26] => altsyncram:ram_block.data_a[26]
data[27] => altsyncram:ram_block.data_a[27]
data[28] => altsyncram:ram_block.data_a[28]
data[29] => altsyncram:ram_block.data_a[29]
data[30] => altsyncram:ram_block.data_a[30]
data[31] => altsyncram:ram_block.data_a[31]
address[0] => altsyncram:ram_block.address_a[0]
address[1] => altsyncram:ram_block.address_a[1]
address[2] => altsyncram:ram_block.address_a[2]
address[3] => altsyncram:ram_block.address_a[3]
address[4] => altsyncram:ram_block.address_a[4]
address[5] => altsyncram:ram_block.address_a[5]
address[6] => altsyncram:ram_block.address_a[6]
address[7] => altsyncram:ram_block.address_a[7]
clocki => altsyncram:ram_block.clock0
clocko => ~NO_FANOUT~
be => _.IN1
q[0] <= altsyncram:ram_block.q_a[0]
q[1] <= altsyncram:ram_block.q_a[1]
q[2] <= altsyncram:ram_block.q_a[2]
q[3] <= altsyncram:ram_block.q_a[3]
q[4] <= altsyncram:ram_block.q_a[4]
q[5] <= altsyncram:ram_block.q_a[5]
q[6] <= altsyncram:ram_block.q_a[6]
q[7] <= altsyncram:ram_block.q_a[7]
q[8] <= altsyncram:ram_block.q_a[8]
q[9] <= altsyncram:ram_block.q_a[9]
q[10] <= altsyncram:ram_block.q_a[10]
q[11] <= altsyncram:ram_block.q_a[11]
q[12] <= altsyncram:ram_block.q_a[12]
q[13] <= altsyncram:ram_block.q_a[13]
q[14] <= altsyncram:ram_block.q_a[14]
q[15] <= altsyncram:ram_block.q_a[15]
q[16] <= altsyncram:ram_block.q_a[16]
q[17] <= altsyncram:ram_block.q_a[17]
q[18] <= altsyncram:ram_block.q_a[18]
q[19] <= altsyncram:ram_block.q_a[19]
q[20] <= altsyncram:ram_block.q_a[20]
q[21] <= altsyncram:ram_block.q_a[21]
q[22] <= altsyncram:ram_block.q_a[22]
q[23] <= altsyncram:ram_block.q_a[23]
q[24] <= altsyncram:ram_block.q_a[24]
q[25] <= altsyncram:ram_block.q_a[25]
q[26] <= altsyncram:ram_block.q_a[26]
q[27] <= altsyncram:ram_block.q_a[27]
q[28] <= altsyncram:ram_block.q_a[28]
q[29] <= altsyncram:ram_block.q_a[29]
q[30] <= altsyncram:ram_block.q_a[30]
q[31] <= altsyncram:ram_block.q_a[31]


|single|eDmem:inst5|LPM_RAM_DQ:data_memory|altram:sram|altsyncram:ram_block
wren_a => altsyncram_8sf1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_8sf1:auto_generated.data_a[0]
data_a[1] => altsyncram_8sf1:auto_generated.data_a[1]
data_a[2] => altsyncram_8sf1:auto_generated.data_a[2]
data_a[3] => altsyncram_8sf1:auto_generated.data_a[3]
data_a[4] => altsyncram_8sf1:auto_generated.data_a[4]
data_a[5] => altsyncram_8sf1:auto_generated.data_a[5]
data_a[6] => altsyncram_8sf1:auto_generated.data_a[6]
data_a[7] => altsyncram_8sf1:auto_generated.data_a[7]
data_a[8] => altsyncram_8sf1:auto_generated.data_a[8]
data_a[9] => altsyncram_8sf1:auto_generated.data_a[9]
data_a[10] => altsyncram_8sf1:auto_generated.data_a[10]
data_a[11] => altsyncram_8sf1:auto_generated.data_a[11]
data_a[12] => altsyncram_8sf1:auto_generated.data_a[12]
data_a[13] => altsyncram_8sf1:auto_generated.data_a[13]
data_a[14] => altsyncram_8sf1:auto_generated.data_a[14]
data_a[15] => altsyncram_8sf1:auto_generated.data_a[15]
data_a[16] => altsyncram_8sf1:auto_generated.data_a[16]
data_a[17] => altsyncram_8sf1:auto_generated.data_a[17]
data_a[18] => altsyncram_8sf1:auto_generated.data_a[18]
data_a[19] => altsyncram_8sf1:auto_generated.data_a[19]
data_a[20] => altsyncram_8sf1:auto_generated.data_a[20]
data_a[21] => altsyncram_8sf1:auto_generated.data_a[21]
data_a[22] => altsyncram_8sf1:auto_generated.data_a[22]
data_a[23] => altsyncram_8sf1:auto_generated.data_a[23]
data_a[24] => altsyncram_8sf1:auto_generated.data_a[24]
data_a[25] => altsyncram_8sf1:auto_generated.data_a[25]
data_a[26] => altsyncram_8sf1:auto_generated.data_a[26]
data_a[27] => altsyncram_8sf1:auto_generated.data_a[27]
data_a[28] => altsyncram_8sf1:auto_generated.data_a[28]
data_a[29] => altsyncram_8sf1:auto_generated.data_a[29]
data_a[30] => altsyncram_8sf1:auto_generated.data_a[30]
data_a[31] => altsyncram_8sf1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_8sf1:auto_generated.address_a[0]
address_a[1] => altsyncram_8sf1:auto_generated.address_a[1]
address_a[2] => altsyncram_8sf1:auto_generated.address_a[2]
address_a[3] => altsyncram_8sf1:auto_generated.address_a[3]
address_a[4] => altsyncram_8sf1:auto_generated.address_a[4]
address_a[5] => altsyncram_8sf1:auto_generated.address_a[5]
address_a[6] => altsyncram_8sf1:auto_generated.address_a[6]
address_a[7] => altsyncram_8sf1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_8sf1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_8sf1:auto_generated.q_a[0]
q_a[1] <= altsyncram_8sf1:auto_generated.q_a[1]
q_a[2] <= altsyncram_8sf1:auto_generated.q_a[2]
q_a[3] <= altsyncram_8sf1:auto_generated.q_a[3]
q_a[4] <= altsyncram_8sf1:auto_generated.q_a[4]
q_a[5] <= altsyncram_8sf1:auto_generated.q_a[5]
q_a[6] <= altsyncram_8sf1:auto_generated.q_a[6]
q_a[7] <= altsyncram_8sf1:auto_generated.q_a[7]
q_a[8] <= altsyncram_8sf1:auto_generated.q_a[8]
q_a[9] <= altsyncram_8sf1:auto_generated.q_a[9]
q_a[10] <= altsyncram_8sf1:auto_generated.q_a[10]
q_a[11] <= altsyncram_8sf1:auto_generated.q_a[11]
q_a[12] <= altsyncram_8sf1:auto_generated.q_a[12]
q_a[13] <= altsyncram_8sf1:auto_generated.q_a[13]
q_a[14] <= altsyncram_8sf1:auto_generated.q_a[14]
q_a[15] <= altsyncram_8sf1:auto_generated.q_a[15]
q_a[16] <= altsyncram_8sf1:auto_generated.q_a[16]
q_a[17] <= altsyncram_8sf1:auto_generated.q_a[17]
q_a[18] <= altsyncram_8sf1:auto_generated.q_a[18]
q_a[19] <= altsyncram_8sf1:auto_generated.q_a[19]
q_a[20] <= altsyncram_8sf1:auto_generated.q_a[20]
q_a[21] <= altsyncram_8sf1:auto_generated.q_a[21]
q_a[22] <= altsyncram_8sf1:auto_generated.q_a[22]
q_a[23] <= altsyncram_8sf1:auto_generated.q_a[23]
q_a[24] <= altsyncram_8sf1:auto_generated.q_a[24]
q_a[25] <= altsyncram_8sf1:auto_generated.q_a[25]
q_a[26] <= altsyncram_8sf1:auto_generated.q_a[26]
q_a[27] <= altsyncram_8sf1:auto_generated.q_a[27]
q_a[28] <= altsyncram_8sf1:auto_generated.q_a[28]
q_a[29] <= altsyncram_8sf1:auto_generated.q_a[29]
q_a[30] <= altsyncram_8sf1:auto_generated.q_a[30]
q_a[31] <= altsyncram_8sf1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|single|eDmem:inst5|LPM_RAM_DQ:data_memory|altram:sram|altsyncram:ram_block|altsyncram_8sf1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|single|eMUX5:inst11
pIn0[0] => pOut.DATAA
pIn0[1] => pOut.DATAA
pIn0[2] => pOut.DATAA
pIn0[3] => pOut.DATAA
pIn0[4] => pOut.DATAA
pIn1[0] => pOut.DATAB
pIn1[1] => pOut.DATAB
pIn1[2] => pOut.DATAB
pIn1[3] => pOut.DATAB
pIn1[4] => pOut.DATAB
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pOut[0] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[1] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[2] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[3] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[4] <= pOut.DB_MAX_OUTPUT_PORT_TYPE


|single|eMux32:inst7
pIn0[0] => pOut.DATAB
pIn0[1] => pOut.DATAB
pIn0[2] => pOut.DATAB
pIn0[3] => pOut.DATAB
pIn0[4] => pOut.DATAB
pIn0[5] => pOut.DATAB
pIn0[6] => pOut.DATAB
pIn0[7] => pOut.DATAB
pIn0[8] => pOut.DATAB
pIn0[9] => pOut.DATAB
pIn0[10] => pOut.DATAB
pIn0[11] => pOut.DATAB
pIn0[12] => pOut.DATAB
pIn0[13] => pOut.DATAB
pIn0[14] => pOut.DATAB
pIn0[15] => pOut.DATAB
pIn0[16] => pOut.DATAB
pIn0[17] => pOut.DATAB
pIn0[18] => pOut.DATAB
pIn0[19] => pOut.DATAB
pIn0[20] => pOut.DATAB
pIn0[21] => pOut.DATAB
pIn0[22] => pOut.DATAB
pIn0[23] => pOut.DATAB
pIn0[24] => pOut.DATAB
pIn0[25] => pOut.DATAB
pIn0[26] => pOut.DATAB
pIn0[27] => pOut.DATAB
pIn0[28] => pOut.DATAB
pIn0[29] => pOut.DATAB
pIn0[30] => pOut.DATAB
pIn0[31] => pOut.DATAB
pIn1[0] => pOut.DATAA
pIn1[1] => pOut.DATAA
pIn1[2] => pOut.DATAA
pIn1[3] => pOut.DATAA
pIn1[4] => pOut.DATAA
pIn1[5] => pOut.DATAA
pIn1[6] => pOut.DATAA
pIn1[7] => pOut.DATAA
pIn1[8] => pOut.DATAA
pIn1[9] => pOut.DATAA
pIn1[10] => pOut.DATAA
pIn1[11] => pOut.DATAA
pIn1[12] => pOut.DATAA
pIn1[13] => pOut.DATAA
pIn1[14] => pOut.DATAA
pIn1[15] => pOut.DATAA
pIn1[16] => pOut.DATAA
pIn1[17] => pOut.DATAA
pIn1[18] => pOut.DATAA
pIn1[19] => pOut.DATAA
pIn1[20] => pOut.DATAA
pIn1[21] => pOut.DATAA
pIn1[22] => pOut.DATAA
pIn1[23] => pOut.DATAA
pIn1[24] => pOut.DATAA
pIn1[25] => pOut.DATAA
pIn1[26] => pOut.DATAA
pIn1[27] => pOut.DATAA
pIn1[28] => pOut.DATAA
pIn1[29] => pOut.DATAA
pIn1[30] => pOut.DATAA
pIn1[31] => pOut.DATAA
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pSelect => pOut.OUTPUTSELECT
pOut[0] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[1] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[2] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[3] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[4] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[5] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[6] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[7] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[8] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[9] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[10] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[11] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[12] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[13] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[14] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[15] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[16] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[17] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[18] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[19] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[20] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[21] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[22] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[23] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[24] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[25] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[26] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[27] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[28] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[29] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[30] <= pOut.DB_MAX_OUTPUT_PORT_TYPE
pOut[31] <= pOut.DB_MAX_OUTPUT_PORT_TYPE


|single|eSignExtend:inst9
pIn[0] => pOut[0].DATAIN
pIn[1] => pOut[1].DATAIN
pIn[2] => pOut[2].DATAIN
pIn[3] => pOut[3].DATAIN
pIn[4] => pOut[4].DATAIN
pIn[5] => pOut[5].DATAIN
pIn[6] => pOut[6].DATAIN
pIn[7] => pOut[7].DATAIN
pIn[8] => pOut[8].DATAIN
pIn[9] => pOut[9].DATAIN
pIn[10] => pOut[10].DATAIN
pIn[11] => pOut[11].DATAIN
pIn[12] => pOut[12].DATAIN
pIn[13] => pOut[13].DATAIN
pIn[14] => pOut[14].DATAIN
pIn[15] => pOut[15].DATAIN
pIn[15] => pOut[31].DATAIN
pIn[15] => pOut[30].DATAIN
pIn[15] => pOut[29].DATAIN
pIn[15] => pOut[28].DATAIN
pIn[15] => pOut[27].DATAIN
pIn[15] => pOut[26].DATAIN
pIn[15] => pOut[25].DATAIN
pIn[15] => pOut[24].DATAIN
pIn[15] => pOut[23].DATAIN
pIn[15] => pOut[22].DATAIN
pIn[15] => pOut[21].DATAIN
pIn[15] => pOut[20].DATAIN
pIn[15] => pOut[19].DATAIN
pIn[15] => pOut[18].DATAIN
pIn[15] => pOut[17].DATAIN
pIn[15] => pOut[16].DATAIN
pOut[0] <= pIn[0].DB_MAX_OUTPUT_PORT_TYPE
pOut[1] <= pIn[1].DB_MAX_OUTPUT_PORT_TYPE
pOut[2] <= pIn[2].DB_MAX_OUTPUT_PORT_TYPE
pOut[3] <= pIn[3].DB_MAX_OUTPUT_PORT_TYPE
pOut[4] <= pIn[4].DB_MAX_OUTPUT_PORT_TYPE
pOut[5] <= pIn[5].DB_MAX_OUTPUT_PORT_TYPE
pOut[6] <= pIn[6].DB_MAX_OUTPUT_PORT_TYPE
pOut[7] <= pIn[7].DB_MAX_OUTPUT_PORT_TYPE
pOut[8] <= pIn[8].DB_MAX_OUTPUT_PORT_TYPE
pOut[9] <= pIn[9].DB_MAX_OUTPUT_PORT_TYPE
pOut[10] <= pIn[10].DB_MAX_OUTPUT_PORT_TYPE
pOut[11] <= pIn[11].DB_MAX_OUTPUT_PORT_TYPE
pOut[12] <= pIn[12].DB_MAX_OUTPUT_PORT_TYPE
pOut[13] <= pIn[13].DB_MAX_OUTPUT_PORT_TYPE
pOut[14] <= pIn[14].DB_MAX_OUTPUT_PORT_TYPE
pOut[15] <= pIn[15].DB_MAX_OUTPUT_PORT_TYPE
pOut[16] <= pIn[15].DB_MAX_OUTPUT_PORT_TYPE
pOut[17] <= pIn[15].DB_MAX_OUTPUT_PORT_TYPE
pOut[18] <= pIn[15].DB_MAX_OUTPUT_PORT_TYPE
pOut[19] <= pIn[15].DB_MAX_OUTPUT_PORT_TYPE
pOut[20] <= pIn[15].DB_MAX_OUTPUT_PORT_TYPE
pOut[21] <= pIn[15].DB_MAX_OUTPUT_PORT_TYPE
pOut[22] <= pIn[15].DB_MAX_OUTPUT_PORT_TYPE
pOut[23] <= pIn[15].DB_MAX_OUTPUT_PORT_TYPE
pOut[24] <= pIn[15].DB_MAX_OUTPUT_PORT_TYPE
pOut[25] <= pIn[15].DB_MAX_OUTPUT_PORT_TYPE
pOut[26] <= pIn[15].DB_MAX_OUTPUT_PORT_TYPE
pOut[27] <= pIn[15].DB_MAX_OUTPUT_PORT_TYPE
pOut[28] <= pIn[15].DB_MAX_OUTPUT_PORT_TYPE
pOut[29] <= pIn[15].DB_MAX_OUTPUT_PORT_TYPE
pOut[30] <= pIn[15].DB_MAX_OUTPUT_PORT_TYPE
pOut[31] <= pIn[15].DB_MAX_OUTPUT_PORT_TYPE


|single|eAdd4:inst8
pIn[0] => pOut[0].DATAIN
pIn[1] => pOut[1].DATAIN
pIn[2] => Add0.IN60
pIn[3] => Add0.IN59
pIn[4] => Add0.IN58
pIn[5] => Add0.IN57
pIn[6] => Add0.IN56
pIn[7] => Add0.IN55
pIn[8] => Add0.IN54
pIn[9] => Add0.IN53
pIn[10] => Add0.IN52
pIn[11] => Add0.IN51
pIn[12] => Add0.IN50
pIn[13] => Add0.IN49
pIn[14] => Add0.IN48
pIn[15] => Add0.IN47
pIn[16] => Add0.IN46
pIn[17] => Add0.IN45
pIn[18] => Add0.IN44
pIn[19] => Add0.IN43
pIn[20] => Add0.IN42
pIn[21] => Add0.IN41
pIn[22] => Add0.IN40
pIn[23] => Add0.IN39
pIn[24] => Add0.IN38
pIn[25] => Add0.IN37
pIn[26] => Add0.IN36
pIn[27] => Add0.IN35
pIn[28] => Add0.IN34
pIn[29] => Add0.IN33
pIn[30] => Add0.IN32
pIn[31] => Add0.IN31
pOut[0] <= pIn[0].DB_MAX_OUTPUT_PORT_TYPE
pOut[1] <= pIn[1].DB_MAX_OUTPUT_PORT_TYPE
pOut[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pOut[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pOut[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pOut[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pOut[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pOut[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pOut[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pOut[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pOut[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pOut[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pOut[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pOut[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pOut[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pOut[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pOut[16] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pOut[17] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pOut[18] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pOut[19] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pOut[20] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pOut[21] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pOut[22] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pOut[23] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pOut[24] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pOut[25] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pOut[26] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pOut[27] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pOut[28] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pOut[29] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pOut[30] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pOut[31] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|single|eShiftAdder:inst1
pIn1[0] => Add0.IN34
pIn1[1] => Add0.IN33
pIn1[2] => Add0.IN32
pIn1[3] => Add0.IN31
pIn1[4] => Add0.IN30
pIn1[5] => Add0.IN29
pIn1[6] => Add0.IN28
pIn1[7] => Add0.IN27
pIn1[8] => Add0.IN26
pIn1[9] => Add0.IN25
pIn1[10] => Add0.IN24
pIn1[11] => Add0.IN23
pIn1[12] => Add0.IN22
pIn1[13] => Add0.IN21
pIn1[14] => Add0.IN20
pIn1[15] => Add0.IN19
pIn1[16] => Add0.IN18
pIn1[17] => Add0.IN17
pIn1[18] => Add0.IN16
pIn1[19] => Add0.IN15
pIn1[20] => Add0.IN14
pIn1[21] => Add0.IN13
pIn1[22] => Add0.IN12
pIn1[23] => Add0.IN11
pIn1[24] => Add0.IN10
pIn1[25] => Add0.IN9
pIn1[26] => Add0.IN8
pIn1[27] => Add0.IN7
pIn1[28] => Add0.IN6
pIn1[29] => Add0.IN5
pIn1[30] => Add0.IN4
pIn1[31] => Add0.IN3
pIn2[0] => Add0.IN64
pIn2[1] => Add0.IN63
pIn2[2] => Add0.IN62
pIn2[3] => Add0.IN61
pIn2[4] => Add0.IN60
pIn2[5] => Add0.IN59
pIn2[6] => Add0.IN58
pIn2[7] => Add0.IN57
pIn2[8] => Add0.IN56
pIn2[9] => Add0.IN55
pIn2[10] => Add0.IN54
pIn2[11] => Add0.IN53
pIn2[12] => Add0.IN52
pIn2[13] => Add0.IN51
pIn2[14] => Add0.IN50
pIn2[15] => Add0.IN49
pIn2[16] => Add0.IN48
pIn2[17] => Add0.IN47
pIn2[18] => Add0.IN46
pIn2[19] => Add0.IN45
pIn2[20] => Add0.IN44
pIn2[21] => Add0.IN43
pIn2[22] => Add0.IN42
pIn2[23] => Add0.IN41
pIn2[24] => Add0.IN40
pIn2[25] => Add0.IN39
pIn2[26] => Add0.IN38
pIn2[27] => Add0.IN37
pIn2[28] => Add0.IN36
pIn2[29] => Add0.IN35
pIn2[30] => ~NO_FANOUT~
pIn2[31] => ~NO_FANOUT~
pOut[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pOut[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
pOut[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
pOut[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
pOut[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
pOut[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
pOut[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
pOut[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
pOut[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
pOut[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
pOut[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
pOut[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
pOut[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
pOut[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
pOut[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
pOut[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
pOut[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
pOut[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
pOut[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
pOut[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
pOut[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
pOut[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
pOut[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
pOut[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
pOut[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
pOut[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
pOut[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
pOut[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
pOut[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
pOut[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
pOut[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
pOut[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


