Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr  1 21:44:19 2020
| Host         : DESKTOP-K5RU7EC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_lab9_timing_summary_routed.rpt -pb top_lab9_timing_summary_routed.pb -rpx top_lab9_timing_summary_routed.rpx -warn_on_violation
| Design       : top_lab9
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: btnC (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btnD (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btnU (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.836        0.000                      0                    9        0.260        0.000                      0                    9        4.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.836        0.000                      0                    9        0.260        0.000                      0                    9        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.836ns  (required time - arrival time)
  Source:                 r1/Q_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.131ns  (logic 2.723ns (44.415%)  route 3.408ns (55.585%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.635     5.156    r1/clk_IBUF_BUFG
    SLICE_X1Y11          FDPE                                         r  r1/Q_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDPE (Prop_fdpe_C_Q)         0.456     5.612 r  r1/Q_reg[0]_P/Q
                         net (fo=9, routed)           0.727     6.339    r1/Q_reg[0]_P_n_0
    SLICE_X2Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.463 r  r1/led_OBUF[0]_inst_i_1/O
                         net (fo=10, routed)          0.499     6.963    r1/led_OBUF[0]
    SLICE_X1Y11          LUT6 (Prop_lut6_I4_O)        0.124     7.087 r  r1/out0__0_carry__0_i_3/O
                         net (fo=2, routed)           0.363     7.449    r1/Q_reg[2]_1[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I0_O)        0.124     7.573 r  r1/out0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.573    a/out0__35_carry_1[0]
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.120 r  a/out0__0_carry__0/O[2]
                         net (fo=3, routed)           0.792     8.912    a/out0__0_carry__0_n_5
    SLICE_X0Y13          LUT4 (Prop_lut4_I1_O)        0.302     9.214 r  a/out0__35_carry_i_2/O
                         net (fo=1, routed)           0.000     9.214    a/out0__35_carry_i_2_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.615 r  a/out0__35_carry/CO[3]
                         net (fo=1, routed)           0.000     9.615    a/out0__35_carry_n_0
    SLICE_X0Y14          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.837 r  a/out0__35_carry__0/O[0]
                         net (fo=1, routed)           0.626    10.463    a/out0__35_carry__0_n_7
    SLICE_X1Y14          LUT6 (Prop_lut6_I1_O)        0.299    10.762 r  a/Q[7]_i_2/O
                         net (fo=1, routed)           0.401    11.163    a/Q[7]_i_2_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I0_O)        0.124    11.287 r  a/Q[7]_i_1/O
                         net (fo=1, routed)           0.000    11.287    r2/D[7]
    SLICE_X1Y13          FDCE                                         r  r2/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.514    14.855    r2/clk_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  r2/Q_reg[7]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y13          FDCE (Setup_fdce_C_D)        0.029    15.123    r2/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -11.287    
  -------------------------------------------------------------------
                         slack                                  3.836    

Slack (MET) :             4.255ns  (required time - arrival time)
  Source:                 r1/Q_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.714ns  (logic 2.355ns (41.214%)  route 3.359ns (58.786%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.635     5.156    r1/clk_IBUF_BUFG
    SLICE_X1Y11          FDPE                                         r  r1/Q_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDPE (Prop_fdpe_C_Q)         0.456     5.612 r  r1/Q_reg[0]_P/Q
                         net (fo=9, routed)           0.727     6.339    r1/Q_reg[0]_P_n_0
    SLICE_X2Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.463 r  r1/led_OBUF[0]_inst_i_1/O
                         net (fo=10, routed)          0.499     6.963    r1/led_OBUF[0]
    SLICE_X1Y11          LUT6 (Prop_lut6_I4_O)        0.124     7.087 r  r1/out0__0_carry__0_i_3/O
                         net (fo=2, routed)           0.363     7.449    r1/Q_reg[2]_1[0]
    SLICE_X0Y11          LUT6 (Prop_lut6_I0_O)        0.124     7.573 r  r1/out0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     7.573    a/out0__35_carry_1[0]
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.120 r  a/out0__0_carry__0/O[2]
                         net (fo=3, routed)           0.792     8.912    a/out0__0_carry__0_n_5
    SLICE_X0Y13          LUT4 (Prop_lut4_I1_O)        0.302     9.214 r  a/out0__35_carry_i_2/O
                         net (fo=1, routed)           0.000     9.214    a/out0__35_carry_i_2_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     9.462 r  a/out0__35_carry/O[3]
                         net (fo=1, routed)           0.571    10.033    a/out0__35_carry_n_4
    SLICE_X3Y13          LUT6 (Prop_lut6_I3_O)        0.306    10.339 r  a/Q[6]_i_2/O
                         net (fo=1, routed)           0.407    10.746    r1/Q_reg[6]_1
    SLICE_X3Y13          LUT6 (Prop_lut6_I5_O)        0.124    10.870 r  r1/Q[6]_i_1/O
                         net (fo=1, routed)           0.000    10.870    r2/D[6]
    SLICE_X3Y13          FDCE                                         r  r2/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.514    14.855    r2/clk_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  r2/Q_reg[6]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y13          FDCE (Setup_fdce_C_D)        0.031    15.125    r2/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -10.870    
  -------------------------------------------------------------------
                         slack                                  4.255    

Slack (MET) :             4.542ns  (required time - arrival time)
  Source:                 r1/Q_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.426ns  (logic 2.449ns (45.136%)  route 2.977ns (54.864%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.635     5.156    r1/clk_IBUF_BUFG
    SLICE_X1Y11          FDPE                                         r  r1/Q_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDPE (Prop_fdpe_C_Q)         0.456     5.612 r  r1/Q_reg[0]_P/Q
                         net (fo=9, routed)           0.727     6.339    r1/Q_reg[0]_P_n_0
    SLICE_X2Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.463 r  r1/led_OBUF[0]_inst_i_1/O
                         net (fo=10, routed)          0.460     6.924    r1/led_OBUF[0]
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.124     7.048 r  r1/out0__0_carry_i_1/O
                         net (fo=1, routed)           0.404     7.452    a/DI[2]
    SLICE_X0Y10          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.837 r  a/out0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.837    a/out0__0_carry_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.059 r  a/out0__0_carry__0/O[0]
                         net (fo=2, routed)           0.535     8.594    a/out0__0_carry__0_n_7
    SLICE_X0Y13          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.712     9.306 r  a/out0__35_carry/O[2]
                         net (fo=1, routed)           0.417     9.723    a/out0__35_carry_n_5
    SLICE_X3Y12          LUT6 (Prop_lut6_I3_O)        0.302    10.025 r  a/Q[5]_i_2/O
                         net (fo=1, routed)           0.433    10.458    r1/Q_reg[5]_2
    SLICE_X3Y12          LUT6 (Prop_lut6_I5_O)        0.124    10.582 r  r1/Q[5]_i_1/O
                         net (fo=1, routed)           0.000    10.582    r2/D[5]
    SLICE_X3Y12          FDCE                                         r  r2/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.515    14.856    r2/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  r2/Q_reg[5]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X3Y12          FDCE (Setup_fdce_C_D)        0.029    15.124    r2/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                         -10.582    
  -------------------------------------------------------------------
                         slack                                  4.542    

Slack (MET) :             5.071ns  (required time - arrival time)
  Source:                 r1/Q_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.896ns  (logic 2.264ns (46.243%)  route 2.632ns (53.757%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.635     5.156    r1/clk_IBUF_BUFG
    SLICE_X1Y11          FDPE                                         r  r1/Q_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDPE (Prop_fdpe_C_Q)         0.456     5.612 r  r1/Q_reg[0]_P/Q
                         net (fo=9, routed)           0.727     6.339    r1/Q_reg[0]_P_n_0
    SLICE_X2Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.463 r  r1/led_OBUF[0]_inst_i_1/O
                         net (fo=10, routed)          0.460     6.924    r1/led_OBUF[0]
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.124     7.048 r  r1/out0__0_carry_i_1/O
                         net (fo=1, routed)           0.404     7.452    a/DI[2]
    SLICE_X0Y10          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     7.837 r  a/out0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.837    a/out0__0_carry_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.059 r  a/out0__0_carry__0/O[0]
                         net (fo=2, routed)           0.314     8.373    a/out0__0_carry__0_n_7
    SLICE_X0Y13          LUT2 (Prop_lut2_I0_O)        0.299     8.672 r  a/out0__35_carry_i_4/O
                         net (fo=1, routed)           0.000     8.672    a/out0__35_carry_i_4_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     8.899 r  a/out0__35_carry/O[1]
                         net (fo=1, routed)           0.571     9.471    a/out0__35_carry_n_6
    SLICE_X3Y13          LUT6 (Prop_lut6_I3_O)        0.303     9.774 r  a/Q[4]_i_2/O
                         net (fo=1, routed)           0.154     9.928    r1/Q_reg[4]_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I5_O)        0.124    10.052 r  r1/Q[4]_i_1/O
                         net (fo=1, routed)           0.000    10.052    r2/D[4]
    SLICE_X3Y13          FDCE                                         r  r2/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.514    14.855    r2/clk_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  r2/Q_reg[4]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X3Y13          FDCE (Setup_fdce_C_D)        0.029    15.123    r2/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -10.052    
  -------------------------------------------------------------------
                         slack                                  5.071    

Slack (MET) :             5.737ns  (required time - arrival time)
  Source:                 r1/Q_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 1.486ns (35.117%)  route 2.746ns (64.883%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.635     5.156    r1/clk_IBUF_BUFG
    SLICE_X1Y11          FDPE                                         r  r1/Q_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDPE (Prop_fdpe_C_Q)         0.456     5.612 r  r1/Q_reg[0]_P/Q
                         net (fo=9, routed)           0.727     6.339    r1/Q_reg[0]_P_n_0
    SLICE_X2Y10          LUT3 (Prop_lut3_I0_O)        0.124     6.463 r  r1/led_OBUF[0]_inst_i_1/O
                         net (fo=10, routed)          0.632     7.095    r1/led_OBUF[0]
    SLICE_X0Y10          LUT6 (Prop_lut6_I5_O)        0.124     7.219 r  r1/out0__0_carry_i_5/O
                         net (fo=1, routed)           0.000     7.219    a/Q[0]_P_i_3_0[2]
    SLICE_X0Y10          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352     7.571 r  a/out0__0_carry/O[3]
                         net (fo=3, routed)           0.813     8.385    a/out0__0_carry_n_4
    SLICE_X1Y12          LUT6 (Prop_lut6_I2_O)        0.306     8.691 r  a/Q[3]_i_2/O
                         net (fo=1, routed)           0.573     9.264    r1/Q_reg[3]_3
    SLICE_X1Y13          LUT6 (Prop_lut6_I5_O)        0.124     9.388 r  r1/Q[3]_i_1/O
                         net (fo=1, routed)           0.000     9.388    r2/D[3]
    SLICE_X1Y13          FDCE                                         r  r2/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.514    14.855    r2/clk_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  r2/Q_reg[3]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y13          FDCE (Setup_fdce_C_D)        0.031    15.125    r2/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -9.388    
  -------------------------------------------------------------------
                         slack                                  5.737    

Slack (MET) :             5.792ns  (required time - arrival time)
  Source:                 r1/Q_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.863ns  (logic 1.341ns (34.710%)  route 2.522ns (65.290%))
  Logic Levels:           4  (CARRY4=1 LUT3=2 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.635     5.156    r1/clk_IBUF_BUFG
    SLICE_X2Y11          FDCE                                         r  r1/Q_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.518     5.674 r  r1/Q_reg[0]_C/Q
                         net (fo=9, routed)           0.698     6.372    r1/Q_reg[0]_C_n_0
    SLICE_X2Y11          LUT3 (Prop_lut3_I2_O)        0.124     6.496 r  r1/__5_carry_i_4/O
                         net (fo=1, routed)           0.000     6.496    a/S[0]
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.748 r  a/__5_carry/O[0]
                         net (fo=1, routed)           0.824     7.571    a/data0[0]
    SLICE_X2Y10          LUT6 (Prop_lut6_I4_O)        0.295     7.866 r  a/Q[0]_P_i_3/O
                         net (fo=2, routed)           0.656     8.522    r1/Q_reg[0]_C_2
    SLICE_X3Y10          LUT3 (Prop_lut3_I1_O)        0.152     8.674 r  r1/Q[0]_P_i_1/O
                         net (fo=1, routed)           0.345     9.020    r2/D[0]
    SLICE_X4Y10          FDPE                                         r  r2/Q_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.515    14.856    r2/clk_IBUF_BUFG
    SLICE_X4Y10          FDPE                                         r  r2/Q_reg[0]_P/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X4Y10          FDPE (Setup_fdpe_C_D)       -0.269    14.812    r2/Q_reg[0]_P
  -------------------------------------------------------------------
                         required time                         14.812    
                         arrival time                          -9.020    
  -------------------------------------------------------------------
                         slack                                  5.792    

Slack (MET) :             6.170ns  (required time - arrival time)
  Source:                 r1/Q_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 1.543ns (40.788%)  route 2.240ns (59.212%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.635     5.156    r1/clk_IBUF_BUFG
    SLICE_X1Y11          FDPE                                         r  r1/Q_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDPE (Prop_fdpe_C_Q)         0.456     5.612 r  r1/Q_reg[0]_P/Q
                         net (fo=9, routed)           0.869     6.481    r1/Q_reg[0]_P_n_0
    SLICE_X1Y10          LUT4 (Prop_lut4_I2_O)        0.124     6.605 r  r1/out0__0_carry_i_3/O
                         net (fo=1, routed)           0.332     6.937    a/DI[0]
    SLICE_X0Y10          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537     7.474 r  a/out0__0_carry/O[2]
                         net (fo=1, routed)           0.618     8.092    a/out0__0_carry_n_5
    SLICE_X3Y11          LUT6 (Prop_lut6_I3_O)        0.302     8.394 r  a/Q[2]_i_2/O
                         net (fo=1, routed)           0.422     8.815    r1/Q_reg[2]_2
    SLICE_X4Y11          LUT6 (Prop_lut6_I5_O)        0.124     8.939 r  r1/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     8.939    r2/D[2]
    SLICE_X4Y11          FDCE                                         r  r2/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.514    14.855    r2/clk_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  r2/Q_reg[2]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X4Y11          FDCE (Setup_fdce_C_D)        0.029    15.109    r2/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -8.939    
  -------------------------------------------------------------------
                         slack                                  6.170    

Slack (MET) :             6.329ns  (required time - arrival time)
  Source:                 r1/Q_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 1.499ns (41.389%)  route 2.123ns (58.611%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.635     5.156    r1/clk_IBUF_BUFG
    SLICE_X2Y11          FDCE                                         r  r1/Q_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.518     5.674 r  r1/Q_reg[0]_C/Q
                         net (fo=9, routed)           0.698     6.372    r1/Q_reg[0]_C_n_0
    SLICE_X2Y11          LUT3 (Prop_lut3_I2_O)        0.124     6.496 r  r1/__5_carry_i_4/O
                         net (fo=1, routed)           0.000     6.496    a/S[0]
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     6.923 r  a/__5_carry/O[1]
                         net (fo=1, routed)           0.849     7.772    a/data0[1]
    SLICE_X3Y11          LUT6 (Prop_lut6_I5_O)        0.306     8.078 r  a/Q[1]_i_2/O
                         net (fo=1, routed)           0.576     8.654    r1/Q_reg[1]_0
    SLICE_X4Y13          LUT6 (Prop_lut6_I5_O)        0.124     8.778 r  r1/Q[1]_i_1/O
                         net (fo=1, routed)           0.000     8.778    r2/D[1]
    SLICE_X4Y13          FDCE                                         r  r2/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.512    14.853    r2/clk_IBUF_BUFG
    SLICE_X4Y13          FDCE                                         r  r2/Q_reg[1]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X4Y13          FDCE (Setup_fdce_C_D)        0.029    15.107    r2/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.107    
                         arrival time                          -8.778    
  -------------------------------------------------------------------
                         slack                                  6.329    

Slack (MET) :             6.480ns  (required time - arrival time)
  Source:                 r1/Q_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.490ns  (logic 1.313ns (37.621%)  route 2.177ns (62.379%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.635     5.156    r1/clk_IBUF_BUFG
    SLICE_X2Y11          FDCE                                         r  r1/Q_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y11          FDCE (Prop_fdce_C_Q)         0.518     5.674 r  r1/Q_reg[0]_C/Q
                         net (fo=9, routed)           0.698     6.372    r1/Q_reg[0]_C_n_0
    SLICE_X2Y11          LUT3 (Prop_lut3_I2_O)        0.124     6.496 r  r1/__5_carry_i_4/O
                         net (fo=1, routed)           0.000     6.496    a/S[0]
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     6.748 r  a/__5_carry/O[0]
                         net (fo=1, routed)           0.824     7.571    a/data0[0]
    SLICE_X2Y10          LUT6 (Prop_lut6_I4_O)        0.295     7.866 r  a/Q[0]_P_i_3/O
                         net (fo=2, routed)           0.656     8.522    r1/Q_reg[0]_C_2
    SLICE_X3Y10          LUT5 (Prop_lut5_I1_O)        0.124     8.646 r  r1/Q[0]_C_i_1/O
                         net (fo=1, routed)           0.000     8.646    r2/Q_reg[0]_C_1
    SLICE_X3Y10          FDCE                                         r  r2/Q_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.517    14.858    r2/clk_IBUF_BUFG
    SLICE_X3Y10          FDCE                                         r  r2/Q_reg[0]_C/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X3Y10          FDCE (Setup_fdce_C_D)        0.029    15.126    r2/Q_reg[0]_C
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -8.646    
  -------------------------------------------------------------------
                         slack                                  6.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 r1/Q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.930%)  route 0.179ns (49.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.592     1.475    r1/clk_IBUF_BUFG
    SLICE_X1Y12          FDCE                                         r  r1/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  r1/Q_reg[4]/Q
                         net (fo=12, routed)          0.179     1.795    r1/led_OBUF[4]
    SLICE_X3Y13          LUT6 (Prop_lut6_I3_O)        0.045     1.840 r  r1/Q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.840    r2/D[4]
    SLICE_X3Y13          FDCE                                         r  r2/Q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.861     1.988    r2/clk_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  r2/Q_reg[4]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X3Y13          FDCE (Hold_fdce_C_D)         0.091     1.580    r2/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 r2/Q_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.593     1.476    r2/clk_IBUF_BUFG
    SLICE_X3Y10          FDCE                                         r  r2/Q_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  r2/Q_reg[0]_C/Q
                         net (fo=2, routed)           0.168     1.785    r1/Q_reg[0]_C_3
    SLICE_X3Y10          LUT5 (Prop_lut5_I4_O)        0.045     1.830 r  r1/Q[0]_C_i_1/O
                         net (fo=1, routed)           0.000     1.830    r2/Q_reg[0]_C_1
    SLICE_X3Y10          FDCE                                         r  r2/Q_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.864     1.991    r2/clk_IBUF_BUFG
    SLICE_X3Y10          FDCE                                         r  r2/Q_reg[0]_C/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y10          FDCE (Hold_fdce_C_D)         0.091     1.567    r2/Q_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 r1/Q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.344%)  route 0.215ns (53.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.592     1.475    r1/clk_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  r1/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  r1/Q_reg[3]/Q
                         net (fo=10, routed)          0.215     1.831    r1/led_OBUF[3]
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.045     1.876 r  r1/Q[3]_i_1/O
                         net (fo=1, routed)           0.000     1.876    r2/D[3]
    SLICE_X1Y13          FDCE                                         r  r2/Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.861     1.988    r2/clk_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  r2/Q_reg[3]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X1Y13          FDCE (Hold_fdce_C_D)         0.092     1.581    r2/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 r1/Q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.842%)  route 0.238ns (56.158%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.593     1.476    r1/clk_IBUF_BUFG
    SLICE_X1Y10          FDCE                                         r  r1/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  r1/Q_reg[7]/Q
                         net (fo=5, routed)           0.238     1.855    a/Q[5]
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.045     1.900 r  a/Q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.900    r2/D[7]
    SLICE_X1Y13          FDCE                                         r  r2/Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.861     1.988    r2/clk_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  r2/Q_reg[7]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X1Y13          FDCE (Hold_fdce_C_D)         0.091     1.580    r2/Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 r1/Q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.839%)  route 0.306ns (62.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.593     1.476    r1/clk_IBUF_BUFG
    SLICE_X1Y10          FDCE                                         r  r1/Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  r1/Q_reg[5]/Q
                         net (fo=10, routed)          0.306     1.923    r1/led_OBUF[5]
    SLICE_X3Y12          LUT6 (Prop_lut6_I3_O)        0.045     1.968 r  r1/Q[5]_i_1/O
                         net (fo=1, routed)           0.000     1.968    r2/D[5]
    SLICE_X3Y12          FDCE                                         r  r2/Q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.862     1.989    r2/clk_IBUF_BUFG
    SLICE_X3Y12          FDCE                                         r  r2/Q_reg[5]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X3Y12          FDCE (Hold_fdce_C_D)         0.091     1.581    r2/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.406ns  (arrival time - required time)
  Source:                 r1/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.186ns (36.415%)  route 0.325ns (63.585%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.593     1.476    r1/clk_IBUF_BUFG
    SLICE_X1Y10          FDCE                                         r  r1/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  r1/Q_reg[6]/Q
                         net (fo=6, routed)           0.325     1.942    r1/led_OBUF[6]
    SLICE_X3Y13          LUT6 (Prop_lut6_I3_O)        0.045     1.987 r  r1/Q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.987    r2/D[6]
    SLICE_X3Y13          FDCE                                         r  r2/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.861     1.988    r2/clk_IBUF_BUFG
    SLICE_X3Y13          FDCE                                         r  r2/Q_reg[6]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X3Y13          FDCE (Hold_fdce_C_D)         0.092     1.581    r2/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 r1/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.186ns (33.468%)  route 0.370ns (66.532%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.593     1.476    r1/clk_IBUF_BUFG
    SLICE_X1Y10          FDCE                                         r  r1/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  r1/Q_reg[2]/Q
                         net (fo=16, routed)          0.370     1.987    r1/led_OBUF[2]
    SLICE_X4Y11          LUT6 (Prop_lut6_I3_O)        0.045     2.032 r  r1/Q[2]_i_1/O
                         net (fo=1, routed)           0.000     2.032    r2/D[2]
    SLICE_X4Y11          FDCE                                         r  r2/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.862     1.989    r2/clk_IBUF_BUFG
    SLICE_X4Y11          FDCE                                         r  r2/Q_reg[2]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X4Y11          FDCE (Hold_fdce_C_D)         0.091     1.602    r2/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 r1/Q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.186ns (27.942%)  route 0.480ns (72.058%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.592     1.475    r1/clk_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  r1/Q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  r1/Q_reg[1]/Q
                         net (fo=18, routed)          0.480     2.096    r1/led_OBUF[1]
    SLICE_X4Y13          LUT6 (Prop_lut6_I3_O)        0.045     2.141 r  r1/Q[1]_i_1/O
                         net (fo=1, routed)           0.000     2.141    r2/D[1]
    SLICE_X4Y13          FDCE                                         r  r2/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.859     1.986    r2/clk_IBUF_BUFG
    SLICE_X4Y13          FDCE                                         r  r2/Q_reg[1]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X4Y13          FDCE (Hold_fdce_C_D)         0.091     1.599    r2/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.959ns  (arrival time - required time)
  Source:                 r1/Q_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r2/Q_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.002ns  (logic 0.339ns (33.845%)  route 0.663ns (66.155%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.593     1.476    r1/clk_IBUF_BUFG
    SLICE_X1Y11          FDPE                                         r  r1/Q_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDPE (Prop_fdpe_C_Q)         0.141     1.617 f  r1/Q_reg[0]_P/Q
                         net (fo=9, routed)           0.264     1.881    r1/Q_reg[0]_P_n_0
    SLICE_X2Y10          LUT4 (Prop_lut4_I2_O)        0.043     1.924 r  r1/Q[0]_P_i_4/O
                         net (fo=1, routed)           0.057     1.981    a/Q_reg[0]_C_0
    SLICE_X2Y10          LUT6 (Prop_lut6_I0_O)        0.111     2.092 r  a/Q[0]_P_i_3/O
                         net (fo=2, routed)           0.219     2.311    r1/Q_reg[0]_C_2
    SLICE_X3Y10          LUT3 (Prop_lut3_I1_O)        0.044     2.355 r  r1/Q[0]_P_i_1/O
                         net (fo=1, routed)           0.122     2.478    r2/D[0]
    SLICE_X4Y10          FDPE                                         r  r2/Q_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.862     1.989    r2/clk_IBUF_BUFG
    SLICE_X4Y10          FDPE                                         r  r2/Q_reg[0]_P/C
                         clock pessimism             -0.478     1.511    
    SLICE_X4Y10          FDPE (Hold_fdpe_C_D)         0.008     1.519    r2/Q_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           2.478    
  -------------------------------------------------------------------
                         slack                                  0.959    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y11    r1/Q_reg[0]_C/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X1Y11    r1/Q_reg[0]_P/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    r1/Q_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y10    r1/Q_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y12    r1/Q_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    r1/Q_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y10    r1/Q_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y10    r1/Q_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y10    r1/Q_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    r1/Q_reg[0]_C/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    r1/Q_reg[0]_P/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    r1/Q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    r1/Q_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    r1/Q_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    r1/Q_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    r1/Q_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    r1/Q_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y10    r1/Q_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    r2/Q_reg[0]_C/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    r2/Q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    r1/Q_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    r1/Q_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    r1/Q_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y12    r1/Q_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    r1/Q_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y12    r1/Q_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y10    r2/Q_reg[0]_P/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y10    r2/Q_reg[0]_P/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y13    r2/Q_reg[1]/C



