

================================================================
== Vitis HLS Report for 'operator_add'
================================================================
* Date:           Tue Feb  8 11:01:38 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.864 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |                  |       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |     Instance     | Module|   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |grp_p_sum_fu_207  |p_sum  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +------------------+-------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 
2 --> 3 
3 --> 7 4 5 
4 --> 5 
5 --> 6 
6 --> 
7 --> 8 
8 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.01>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%b_1_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %b_1_offset" [../src/ban.cpp:133]   --->   Operation 9 'read' 'b_1_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%b_p_read11 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %b_p_read" [../src/ban.cpp:133]   --->   Operation 10 'read' 'b_p_read11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%this_1_offset_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %this_1_offset" [../src/ban.cpp:133]   --->   Operation 11 'read' 'this_1_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%this_p_read_5 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %this_p_read" [../src/ban.cpp:133]   --->   Operation 12 'read' 'this_p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i4 %b_1_offset_read" [../src/ban.cpp:133]   --->   Operation 13 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_104 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %b_1_offset_read, i2 0" [../src/ban.cpp:133]   --->   Operation 14 'bitconcatenate' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.78ns)   --->   "%sub_ln133 = sub i6 %tmp_104, i6 %zext_ln133" [../src/ban.cpp:133]   --->   Operation 15 'sub' 'sub_ln133' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln133_4 = zext i6 %sub_ln133" [../src/ban.cpp:133]   --->   Operation 16 'zext' 'zext_ln133_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%b_1_addr16 = getelementptr i32 %b_1, i64 0, i64 %zext_ln133_4" [../src/ban.cpp:133]   --->   Operation 17 'getelementptr' 'b_1_addr16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.78ns)   --->   "%add_ln133 = add i6 %sub_ln133, i6 1" [../src/ban.cpp:133]   --->   Operation 18 'add' 'add_ln133' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln133_5 = zext i6 %add_ln133" [../src/ban.cpp:133]   --->   Operation 19 'zext' 'zext_ln133_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%b_1_addr_8 = getelementptr i32 %b_1, i64 0, i64 %zext_ln133_5" [../src/ban.cpp:133]   --->   Operation 20 'getelementptr' 'b_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.78ns)   --->   "%add_ln133_2 = add i6 %sub_ln133, i6 2" [../src/ban.cpp:133]   --->   Operation 21 'add' 'add_ln133_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln133_6 = zext i6 %add_ln133_2" [../src/ban.cpp:133]   --->   Operation 22 'zext' 'zext_ln133_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%b_1_addr_9 = getelementptr i32 %b_1, i64 0, i64 %zext_ln133_6" [../src/ban.cpp:133]   --->   Operation 23 'getelementptr' 'b_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i4 %this_1_offset_read" [../src/ban.cpp:61]   --->   Operation 24 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_105 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %this_1_offset_read, i2 0" [../src/ban.cpp:61]   --->   Operation 25 'bitconcatenate' 'tmp_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.78ns)   --->   "%sub_ln61 = sub i6 %tmp_105, i6 %zext_ln61" [../src/ban.cpp:61]   --->   Operation 26 'sub' 'sub_ln61' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln61_5 = zext i6 %sub_ln61" [../src/ban.cpp:61]   --->   Operation 27 'zext' 'zext_ln61_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%b_1_addr = getelementptr i32 %b_1, i64 0, i64 %zext_ln61_5" [../src/ban.cpp:61]   --->   Operation 28 'getelementptr' 'b_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.78ns)   --->   "%add_ln136 = add i6 %sub_ln61, i6 1" [../src/ban.cpp:136]   --->   Operation 29 'add' 'add_ln136' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i6 %add_ln136" [../src/ban.cpp:136]   --->   Operation 30 'zext' 'zext_ln136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%b_1_addr_10 = getelementptr i32 %b_1, i64 0, i64 %zext_ln136" [../src/ban.cpp:136]   --->   Operation 31 'getelementptr' 'b_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.78ns)   --->   "%add_ln136_2 = add i6 %sub_ln61, i6 2" [../src/ban.cpp:136]   --->   Operation 32 'add' 'add_ln136_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln136_2 = zext i6 %add_ln136_2" [../src/ban.cpp:136]   --->   Operation 33 'zext' 'zext_ln136_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%b_1_addr_11 = getelementptr i32 %b_1, i64 0, i64 %zext_ln136_2" [../src/ban.cpp:136]   --->   Operation 34 'getelementptr' 'b_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.99ns)   --->   "%icmp_ln61 = icmp_eq  i32 %this_p_read_5, i32 0" [../src/ban.cpp:61]   --->   Operation 35 'icmp' 'icmp_ln61' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61, void %.critedge, void" [../src/ban.cpp:61]   --->   Operation 36 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%b_1_load_10 = load i6 %b_1_addr" [../src/ban.cpp:61]   --->   Operation 37 'load' 'b_1_load_10' <Predicate = (icmp_ln61)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 2 <SV = 1> <Delay = 4.01>
ST_2 : Operation 38 [1/2] (1.23ns)   --->   "%b_1_load_10 = load i6 %b_1_addr" [../src/ban.cpp:61]   --->   Operation 38 'load' 'b_1_load_10' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast i32 %b_1_load_10" [../src/ban.cpp:61]   --->   Operation 39 'bitcast' 'bitcast_ln61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_106 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61, i32 23, i32 30" [../src/ban.cpp:61]   --->   Operation 40 'partselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i32 %bitcast_ln61" [../src/ban.cpp:61]   --->   Operation 41 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.84ns)   --->   "%icmp_ln61_16 = icmp_ne  i8 %tmp_106, i8 255" [../src/ban.cpp:61]   --->   Operation 42 'icmp' 'icmp_ln61_16' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.05ns)   --->   "%icmp_ln61_17 = icmp_eq  i23 %trunc_ln61, i23 0" [../src/ban.cpp:61]   --->   Operation 43 'icmp' 'icmp_ln61_17' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [2/2] (2.78ns)   --->   "%tmp_107 = fcmp_oeq  i32 %b_1_load_10, i32 0" [../src/ban.cpp:61]   --->   Operation 44 'fcmp' 'tmp_107' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.06>
ST_3 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln61)   --->   "%or_ln61 = or i1 %icmp_ln61_17, i1 %icmp_ln61_16" [../src/ban.cpp:61]   --->   Operation 45 'or' 'or_ln61' <Predicate = (icmp_ln61)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/2] (2.78ns)   --->   "%tmp_107 = fcmp_oeq  i32 %b_1_load_10, i32 0" [../src/ban.cpp:61]   --->   Operation 46 'fcmp' 'tmp_107' <Predicate = (icmp_ln61)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln61 = and i1 %or_ln61, i1 %tmp_107" [../src/ban.cpp:61]   --->   Operation 47 'and' 'and_ln61' <Predicate = (icmp_ln61)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %and_ln61, void %.critedge, void %_ZNK3BaneqEf.exit" [../src/ban.cpp:61]   --->   Operation 48 'br' 'br_ln61' <Predicate = (icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.99ns)   --->   "%icmp_ln61_11 = icmp_eq  i32 %b_p_read11, i32 0" [../src/ban.cpp:61]   --->   Operation 49 'icmp' 'icmp_ln61_11' <Predicate = (!and_ln61) | (!icmp_ln61)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %icmp_ln61_11, void %.critedge8, void" [../src/ban.cpp:61]   --->   Operation 50 'br' 'br_ln61' <Predicate = (!and_ln61) | (!icmp_ln61)> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (1.23ns)   --->   "%b_1_load_6 = load i6 %b_1_addr16" [../src/ban.cpp:61]   --->   Operation 51 'load' 'b_1_load_6' <Predicate = (!and_ln61 & icmp_ln61_11) | (!icmp_ln61 & icmp_ln61_11)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 4 <SV = 3> <Delay = 4.01>
ST_4 : Operation 52 [1/2] (1.23ns)   --->   "%b_1_load_6 = load i6 %b_1_addr16" [../src/ban.cpp:61]   --->   Operation 52 'load' 'b_1_load_6' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%bitcast_ln61_3 = bitcast i32 %b_1_load_6" [../src/ban.cpp:61]   --->   Operation 53 'bitcast' 'bitcast_ln61_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_108 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln61_3, i32 23, i32 30" [../src/ban.cpp:61]   --->   Operation 54 'partselect' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln61_3 = trunc i32 %bitcast_ln61_3" [../src/ban.cpp:61]   --->   Operation 55 'trunc' 'trunc_ln61_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.84ns)   --->   "%icmp_ln61_18 = icmp_ne  i8 %tmp_108, i8 255" [../src/ban.cpp:61]   --->   Operation 56 'icmp' 'icmp_ln61_18' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (1.05ns)   --->   "%icmp_ln61_19 = icmp_eq  i23 %trunc_ln61_3, i23 0" [../src/ban.cpp:61]   --->   Operation 57 'icmp' 'icmp_ln61_19' <Predicate = true> <Delay = 1.05> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [2/2] (2.78ns)   --->   "%tmp_109 = fcmp_oeq  i32 %b_1_load_6, i32 0" [../src/ban.cpp:61]   --->   Operation 58 'fcmp' 'tmp_109' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.29>
ST_5 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln61_4)   --->   "%or_ln61_3 = or i1 %icmp_ln61_19, i1 %icmp_ln61_18" [../src/ban.cpp:61]   --->   Operation 59 'or' 'or_ln61_3' <Predicate = (icmp_ln61_11)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/2] (2.78ns)   --->   "%tmp_109 = fcmp_oeq  i32 %b_1_load_6, i32 0" [../src/ban.cpp:61]   --->   Operation 60 'fcmp' 'tmp_109' <Predicate = (icmp_ln61_11)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln61_4 = and i1 %or_ln61_3, i1 %tmp_109" [../src/ban.cpp:61]   --->   Operation 61 'and' 'and_ln61_4' <Predicate = (icmp_ln61_11)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln61 = br i1 %and_ln61_4, void %.critedge8, void %_ZNK3BaneqEf.exit7" [../src/ban.cpp:61]   --->   Operation 62 'br' 'br_ln61' <Predicate = (icmp_ln61_11)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.01ns)   --->   "%diff_p = sub i32 %this_p_read_5, i32 %b_p_read11" [../src/ban.cpp:138]   --->   Operation 63 'sub' 'diff_p' <Predicate = (!and_ln61_4) | (!icmp_ln61_11)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln138 = trunc i32 %diff_p" [../src/ban.cpp:138]   --->   Operation 64 'trunc' 'trunc_ln138' <Predicate = (!and_ln61_4) | (!icmp_ln61_11)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.99ns)   --->   "%icmp_ln141 = icmp_sgt  i32 %diff_p, i32 2" [../src/ban.cpp:141]   --->   Operation 65 'icmp' 'icmp_ln141' <Predicate = (!and_ln61_4) | (!icmp_ln61_11)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void, void" [../src/ban.cpp:141]   --->   Operation 66 'br' 'br_ln141' <Predicate = (!and_ln61_4) | (!icmp_ln61_11)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.99ns)   --->   "%icmp_ln144 = icmp_slt  i32 %diff_p, i32 4294967294" [../src/ban.cpp:144]   --->   Operation 67 'icmp' 'icmp_ln144' <Predicate = (!and_ln61_4 & !icmp_ln141) | (!icmp_ln61_11 & !icmp_ln141)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln144 = br i1 %icmp_ln144, void, void" [../src/ban.cpp:144]   --->   Operation 68 'br' 'br_ln144' <Predicate = (!and_ln61_4 & !icmp_ln141) | (!icmp_ln61_11 & !icmp_ln141)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_110 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %diff_p, i32 31" [../src/ban.cpp:148]   --->   Operation 69 'bitselect' 'tmp_110' <Predicate = (!and_ln61_4 & !icmp_ln141 & !icmp_ln144) | (!icmp_ln61_11 & !icmp_ln141 & !icmp_ln144)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln148 = br i1 %tmp_110, void, void" [../src/ban.cpp:148]   --->   Operation 70 'br' 'br_ln148' <Predicate = (!and_ln61_4 & !icmp_ln141 & !icmp_ln144) | (!icmp_ln61_11 & !icmp_ln141 & !icmp_ln144)> <Delay = 0.00>
ST_5 : Operation 71 [2/2] (3.22ns)   --->   "%call_ret1 = call i128 @_sum, i32 %this_p_read_5, i32 %b_1, i4 %this_1_offset_read, i4 %b_1_offset_read, i2 %trunc_ln138" [../src/ban.cpp:151]   --->   Operation 71 'call' 'call_ret1' <Predicate = (!and_ln61_4 & !icmp_ln141 & !icmp_ln144 & !tmp_110) | (!icmp_ln61_11 & !icmp_ln141 & !icmp_ln144 & !tmp_110)> <Delay = 3.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 72 [1/1] (0.54ns)   --->   "%sub_ln149 = sub i2 0, i2 %trunc_ln138" [../src/ban.cpp:149]   --->   Operation 72 'sub' 'sub_ln149' <Predicate = (!and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp_110) | (!icmp_ln61_11 & !icmp_ln141 & !icmp_ln144 & tmp_110)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [2/2] (3.22ns)   --->   "%call_ret = call i128 @_sum, i32 %b_p_read11, i32 %b_1, i4 %b_1_offset_read, i4 %this_1_offset_read, i2 %sub_ln149" [../src/ban.cpp:149]   --->   Operation 73 'call' 'call_ret' <Predicate = (!and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp_110) | (!icmp_ln61_11 & !icmp_ln141 & !icmp_ln144 & tmp_110)> <Delay = 3.22> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 74 [2/2] (1.23ns)   --->   "%b_1_load_7 = load i6 %b_1_addr16" [../src/ban.cpp:145]   --->   Operation 74 'load' 'b_1_load_7' <Predicate = (!and_ln61_4 & !icmp_ln141 & icmp_ln144) | (!icmp_ln61_11 & !icmp_ln141 & icmp_ln144)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 75 [2/2] (1.23ns)   --->   "%b_1_load_8 = load i6 %b_1_addr_8" [../src/ban.cpp:145]   --->   Operation 75 'load' 'b_1_load_8' <Predicate = (!and_ln61_4 & !icmp_ln141 & icmp_ln144) | (!icmp_ln61_11 & !icmp_ln141 & icmp_ln144)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 76 [2/2] (1.23ns)   --->   "%b_1_load_9 = load i6 %b_1_addr_9" [../src/ban.cpp:145]   --->   Operation 76 'load' 'b_1_load_9' <Predicate = (!and_ln61_4 & !icmp_ln141 & icmp_ln144) | (!icmp_ln61_11 & !icmp_ln141 & icmp_ln144)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 77 [2/2] (1.23ns)   --->   "%b_1_load_14 = load i6 %b_1_addr" [../src/ban.cpp:142]   --->   Operation 77 'load' 'b_1_load_14' <Predicate = (!and_ln61_4 & icmp_ln141) | (!icmp_ln61_11 & icmp_ln141)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 78 [2/2] (1.23ns)   --->   "%b_1_load_15 = load i6 %b_1_addr_10" [../src/ban.cpp:142]   --->   Operation 78 'load' 'b_1_load_15' <Predicate = (!and_ln61_4 & icmp_ln141) | (!icmp_ln61_11 & icmp_ln141)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 79 [2/2] (1.23ns)   --->   "%b_1_load_16 = load i6 %b_1_addr_11" [../src/ban.cpp:142]   --->   Operation 79 'load' 'b_1_load_16' <Predicate = (!and_ln61_4 & icmp_ln141) | (!icmp_ln61_11 & icmp_ln141)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 80 [2/2] (1.23ns)   --->   "%b_1_load_11 = load i6 %b_1_addr" [../src/ban.cpp:136]   --->   Operation 80 'load' 'b_1_load_11' <Predicate = (icmp_ln61_11 & and_ln61_4)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 81 [2/2] (1.23ns)   --->   "%b_1_load_12 = load i6 %b_1_addr_10" [../src/ban.cpp:136]   --->   Operation 81 'load' 'b_1_load_12' <Predicate = (icmp_ln61_11 & and_ln61_4)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_5 : Operation 82 [2/2] (1.23ns)   --->   "%b_1_load_13 = load i6 %b_1_addr_11" [../src/ban.cpp:136]   --->   Operation 82 'load' 'b_1_load_13' <Predicate = (icmp_ln61_11 & and_ln61_4)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 6 <SV = 5> <Delay = 1.86>
ST_6 : Operation 83 [1/2] (0.47ns)   --->   "%call_ret1 = call i128 @_sum, i32 %this_p_read_5, i32 %b_1, i4 %this_1_offset_read, i4 %b_1_offset_read, i2 %trunc_ln138" [../src/ban.cpp:151]   --->   Operation 83 'call' 'call_ret1' <Predicate = (!and_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & !tmp_110) | (!and_ln61 & !icmp_ln61_11 & !icmp_ln141 & !icmp_ln144 & !tmp_110) | (!icmp_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & !tmp_110) | (!icmp_ln61 & !icmp_ln61_11 & !icmp_ln141 & !icmp_ln144 & !tmp_110)> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_s = extractvalue i128 %call_ret1" [../src/ban.cpp:151]   --->   Operation 84 'extractvalue' 'tmp_s' <Predicate = (!and_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & !tmp_110) | (!and_ln61 & !icmp_ln61_11 & !icmp_ln141 & !icmp_ln144 & !tmp_110) | (!icmp_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & !tmp_110) | (!icmp_ln61 & !icmp_ln61_11 & !icmp_ln141 & !icmp_ln144 & !tmp_110)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%agg_result_1_ret = extractvalue i128 %call_ret1" [../src/ban.cpp:151]   --->   Operation 85 'extractvalue' 'agg_result_1_ret' <Predicate = (!and_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & !tmp_110) | (!and_ln61 & !icmp_ln61_11 & !icmp_ln141 & !icmp_ln144 & !tmp_110) | (!icmp_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & !tmp_110) | (!icmp_ln61 & !icmp_ln61_11 & !icmp_ln141 & !icmp_ln144 & !tmp_110)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%agg_result_11_ret = extractvalue i128 %call_ret1" [../src/ban.cpp:151]   --->   Operation 86 'extractvalue' 'agg_result_11_ret' <Predicate = (!and_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & !tmp_110) | (!and_ln61 & !icmp_ln61_11 & !icmp_ln141 & !icmp_ln144 & !tmp_110) | (!icmp_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & !tmp_110) | (!icmp_ln61 & !icmp_ln61_11 & !icmp_ln141 & !icmp_ln144 & !tmp_110)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%agg_result_12_ret = extractvalue i128 %call_ret1" [../src/ban.cpp:151]   --->   Operation 87 'extractvalue' 'agg_result_12_ret' <Predicate = (!and_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & !tmp_110) | (!and_ln61 & !icmp_ln61_11 & !icmp_ln141 & !icmp_ln144 & !tmp_110) | (!icmp_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & !tmp_110) | (!icmp_ln61 & !icmp_ln61_11 & !icmp_ln141 & !icmp_ln144 & !tmp_110)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.62ns)   --->   "%br_ln151 = br void" [../src/ban.cpp:151]   --->   Operation 88 'br' 'br_ln151' <Predicate = (!and_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & !tmp_110) | (!and_ln61 & !icmp_ln61_11 & !icmp_ln141 & !icmp_ln144 & !tmp_110) | (!icmp_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & !tmp_110) | (!icmp_ln61 & !icmp_ln61_11 & !icmp_ln141 & !icmp_ln144 & !tmp_110)> <Delay = 0.62>
ST_6 : Operation 89 [1/2] (0.47ns)   --->   "%call_ret = call i128 @_sum, i32 %b_p_read11, i32 %b_1, i4 %b_1_offset_read, i4 %this_1_offset_read, i2 %sub_ln149" [../src/ban.cpp:149]   --->   Operation 89 'call' 'call_ret' <Predicate = (!and_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp_110) | (!and_ln61 & !icmp_ln61_11 & !icmp_ln141 & !icmp_ln144 & tmp_110) | (!icmp_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp_110) | (!icmp_ln61 & !icmp_ln61_11 & !icmp_ln141 & !icmp_ln144 & tmp_110)> <Delay = 0.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%tmp = extractvalue i128 %call_ret" [../src/ban.cpp:149]   --->   Operation 90 'extractvalue' 'tmp' <Predicate = (!and_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp_110) | (!and_ln61 & !icmp_ln61_11 & !icmp_ln141 & !icmp_ln144 & tmp_110) | (!icmp_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp_110) | (!icmp_ln61 & !icmp_ln61_11 & !icmp_ln141 & !icmp_ln144 & tmp_110)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%agg_result_1_ret1 = extractvalue i128 %call_ret" [../src/ban.cpp:149]   --->   Operation 91 'extractvalue' 'agg_result_1_ret1' <Predicate = (!and_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp_110) | (!and_ln61 & !icmp_ln61_11 & !icmp_ln141 & !icmp_ln144 & tmp_110) | (!icmp_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp_110) | (!icmp_ln61 & !icmp_ln61_11 & !icmp_ln141 & !icmp_ln144 & tmp_110)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%agg_result_11_ret2 = extractvalue i128 %call_ret" [../src/ban.cpp:149]   --->   Operation 92 'extractvalue' 'agg_result_11_ret2' <Predicate = (!and_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp_110) | (!and_ln61 & !icmp_ln61_11 & !icmp_ln141 & !icmp_ln144 & tmp_110) | (!icmp_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp_110) | (!icmp_ln61 & !icmp_ln61_11 & !icmp_ln141 & !icmp_ln144 & tmp_110)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%agg_result_12_ret3 = extractvalue i128 %call_ret" [../src/ban.cpp:149]   --->   Operation 93 'extractvalue' 'agg_result_12_ret3' <Predicate = (!and_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp_110) | (!and_ln61 & !icmp_ln61_11 & !icmp_ln141 & !icmp_ln144 & tmp_110) | (!icmp_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp_110) | (!icmp_ln61 & !icmp_ln61_11 & !icmp_ln141 & !icmp_ln144 & tmp_110)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.62ns)   --->   "%br_ln149 = br void" [../src/ban.cpp:149]   --->   Operation 94 'br' 'br_ln149' <Predicate = (!and_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp_110) | (!and_ln61 & !icmp_ln61_11 & !icmp_ln141 & !icmp_ln144 & tmp_110) | (!icmp_ln61 & !and_ln61_4 & !icmp_ln141 & !icmp_ln144 & tmp_110) | (!icmp_ln61 & !icmp_ln61_11 & !icmp_ln141 & !icmp_ln144 & tmp_110)> <Delay = 0.62>
ST_6 : Operation 95 [1/2] (1.23ns)   --->   "%b_1_load_7 = load i6 %b_1_addr16" [../src/ban.cpp:145]   --->   Operation 95 'load' 'b_1_load_7' <Predicate = (!and_ln61 & !and_ln61_4 & !icmp_ln141 & icmp_ln144) | (!and_ln61 & !icmp_ln61_11 & !icmp_ln141 & icmp_ln144) | (!icmp_ln61 & !and_ln61_4 & !icmp_ln141 & icmp_ln144) | (!icmp_ln61 & !icmp_ln61_11 & !icmp_ln141 & icmp_ln144)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 96 [1/2] (1.23ns)   --->   "%b_1_load_8 = load i6 %b_1_addr_8" [../src/ban.cpp:145]   --->   Operation 96 'load' 'b_1_load_8' <Predicate = (!and_ln61 & !and_ln61_4 & !icmp_ln141 & icmp_ln144) | (!and_ln61 & !icmp_ln61_11 & !icmp_ln141 & icmp_ln144) | (!icmp_ln61 & !and_ln61_4 & !icmp_ln141 & icmp_ln144) | (!icmp_ln61 & !icmp_ln61_11 & !icmp_ln141 & icmp_ln144)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 97 [1/2] (1.23ns)   --->   "%b_1_load_9 = load i6 %b_1_addr_9" [../src/ban.cpp:145]   --->   Operation 97 'load' 'b_1_load_9' <Predicate = (!and_ln61 & !and_ln61_4 & !icmp_ln141 & icmp_ln144) | (!and_ln61 & !icmp_ln61_11 & !icmp_ln141 & icmp_ln144) | (!icmp_ln61 & !and_ln61_4 & !icmp_ln141 & icmp_ln144) | (!icmp_ln61 & !icmp_ln61_11 & !icmp_ln141 & icmp_ln144)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 98 [1/1] (0.62ns)   --->   "%br_ln145 = br void" [../src/ban.cpp:145]   --->   Operation 98 'br' 'br_ln145' <Predicate = (!and_ln61 & !and_ln61_4 & !icmp_ln141 & icmp_ln144) | (!and_ln61 & !icmp_ln61_11 & !icmp_ln141 & icmp_ln144) | (!icmp_ln61 & !and_ln61_4 & !icmp_ln141 & icmp_ln144) | (!icmp_ln61 & !icmp_ln61_11 & !icmp_ln141 & icmp_ln144)> <Delay = 0.62>
ST_6 : Operation 99 [1/2] (1.23ns)   --->   "%b_1_load_14 = load i6 %b_1_addr" [../src/ban.cpp:142]   --->   Operation 99 'load' 'b_1_load_14' <Predicate = (!and_ln61 & !and_ln61_4 & icmp_ln141) | (!and_ln61 & !icmp_ln61_11 & icmp_ln141) | (!icmp_ln61 & !and_ln61_4 & icmp_ln141) | (!icmp_ln61 & !icmp_ln61_11 & icmp_ln141)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 100 [1/2] (1.23ns)   --->   "%b_1_load_15 = load i6 %b_1_addr_10" [../src/ban.cpp:142]   --->   Operation 100 'load' 'b_1_load_15' <Predicate = (!and_ln61 & !and_ln61_4 & icmp_ln141) | (!and_ln61 & !icmp_ln61_11 & icmp_ln141) | (!icmp_ln61 & !and_ln61_4 & icmp_ln141) | (!icmp_ln61 & !icmp_ln61_11 & icmp_ln141)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 101 [1/2] (1.23ns)   --->   "%b_1_load_16 = load i6 %b_1_addr_11" [../src/ban.cpp:142]   --->   Operation 101 'load' 'b_1_load_16' <Predicate = (!and_ln61 & !and_ln61_4 & icmp_ln141) | (!and_ln61 & !icmp_ln61_11 & icmp_ln141) | (!icmp_ln61 & !and_ln61_4 & icmp_ln141) | (!icmp_ln61 & !icmp_ln61_11 & icmp_ln141)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 102 [1/1] (0.62ns)   --->   "%br_ln142 = br void" [../src/ban.cpp:142]   --->   Operation 102 'br' 'br_ln142' <Predicate = (!and_ln61 & !and_ln61_4 & icmp_ln141) | (!and_ln61 & !icmp_ln61_11 & icmp_ln141) | (!icmp_ln61 & !and_ln61_4 & icmp_ln141) | (!icmp_ln61 & !icmp_ln61_11 & icmp_ln141)> <Delay = 0.62>
ST_6 : Operation 103 [1/2] (1.23ns)   --->   "%b_1_load_11 = load i6 %b_1_addr" [../src/ban.cpp:136]   --->   Operation 103 'load' 'b_1_load_11' <Predicate = (!and_ln61 & icmp_ln61_11 & and_ln61_4) | (!icmp_ln61 & icmp_ln61_11 & and_ln61_4)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 104 [1/2] (1.23ns)   --->   "%b_1_load_12 = load i6 %b_1_addr_10" [../src/ban.cpp:136]   --->   Operation 104 'load' 'b_1_load_12' <Predicate = (!and_ln61 & icmp_ln61_11 & and_ln61_4) | (!icmp_ln61 & icmp_ln61_11 & and_ln61_4)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 105 [1/2] (1.23ns)   --->   "%b_1_load_13 = load i6 %b_1_addr_11" [../src/ban.cpp:136]   --->   Operation 105 'load' 'b_1_load_13' <Predicate = (!and_ln61 & icmp_ln61_11 & and_ln61_4) | (!icmp_ln61 & icmp_ln61_11 & and_ln61_4)> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_6 : Operation 106 [1/1] (0.62ns)   --->   "%br_ln136 = br void" [../src/ban.cpp:136]   --->   Operation 106 'br' 'br_ln136' <Predicate = (!and_ln61 & icmp_ln61_11 & and_ln61_4) | (!icmp_ln61 & icmp_ln61_11 & and_ln61_4)> <Delay = 0.62>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%agg_result_1_0 = phi i32 %b_1_load_14, void, i32 %b_1_load_7, void, i32 %agg_result_1_ret1, void, i32 %agg_result_1_ret, void, i32 %b_1_load_11, void %_ZNK3BaneqEf.exit7, i32 %b_1_load, void %_ZNK3BaneqEf.exit" [../src/ban.cpp:142]   --->   Operation 107 'phi' 'agg_result_1_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%agg_result_112_0 = phi i32 %b_1_load_15, void, i32 %b_1_load_8, void, i32 %agg_result_11_ret2, void, i32 %agg_result_11_ret, void, i32 %b_1_load_12, void %_ZNK3BaneqEf.exit7, i32 %b_1_load_4, void %_ZNK3BaneqEf.exit" [../src/ban.cpp:142]   --->   Operation 108 'phi' 'agg_result_112_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%agg_result_12_0 = phi i32 %b_1_load_16, void, i32 %b_1_load_9, void, i32 %agg_result_12_ret3, void, i32 %agg_result_12_ret, void, i32 %b_1_load_13, void %_ZNK3BaneqEf.exit7, i32 %b_1_load_5, void %_ZNK3BaneqEf.exit" [../src/ban.cpp:142]   --->   Operation 109 'phi' 'agg_result_12_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%agg_result_01_0 = phi i32 %this_p_read_5, void, i32 %b_p_read11, void, i32 %tmp, void, i32 %tmp_s, void, i32 %this_p_read_5, void %_ZNK3BaneqEf.exit7, i32 %b_p_read11, void %_ZNK3BaneqEf.exit" [../src/ban.cpp:133]   --->   Operation 110 'phi' 'agg_result_01_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %agg_result_01_0" [../src/ban.cpp:152]   --->   Operation 111 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %agg_result_1_0" [../src/ban.cpp:152]   --->   Operation 112 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %agg_result_112_0" [../src/ban.cpp:152]   --->   Operation 113 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %agg_result_12_0" [../src/ban.cpp:152]   --->   Operation 114 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%ret_ln152 = ret i128 %mrv_3" [../src/ban.cpp:152]   --->   Operation 115 'ret' 'ret_ln152' <Predicate = true> <Delay = 0.00>

State 7 <SV = 3> <Delay = 1.23>
ST_7 : Operation 116 [2/2] (1.23ns)   --->   "%b_1_load = load i6 %b_1_addr16" [../src/ban.cpp:133]   --->   Operation 116 'load' 'b_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 117 [2/2] (1.23ns)   --->   "%b_1_load_4 = load i6 %b_1_addr_8" [../src/ban.cpp:133]   --->   Operation 117 'load' 'b_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_7 : Operation 118 [2/2] (1.23ns)   --->   "%b_1_load_5 = load i6 %b_1_addr_9" [../src/ban.cpp:133]   --->   Operation 118 'load' 'b_1_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>

State 8 <SV = 4> <Delay = 1.23>
ST_8 : Operation 119 [1/2] (1.23ns)   --->   "%b_1_load = load i6 %b_1_addr16" [../src/ban.cpp:133]   --->   Operation 119 'load' 'b_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 120 [1/2] (1.23ns)   --->   "%b_1_load_4 = load i6 %b_1_addr_8" [../src/ban.cpp:133]   --->   Operation 120 'load' 'b_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 121 [1/2] (1.23ns)   --->   "%b_1_load_5 = load i6 %b_1_addr_9" [../src/ban.cpp:133]   --->   Operation 121 'load' 'b_1_load_5' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 36> <RAM>
ST_8 : Operation 122 [1/1] (0.62ns)   --->   "%br_ln133 = br void" [../src/ban.cpp:133]   --->   Operation 122 'br' 'br_ln133' <Predicate = true> <Delay = 0.62>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11133333333333333]; IO mode=ap_memory:ce=0
Port [ this_1_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_1_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
b_1_offset_read    (read          ) [ 001111111]
b_p_read11         (read          ) [ 001111111]
this_1_offset_read (read          ) [ 001111111]
this_p_read_5      (read          ) [ 001111111]
zext_ln133         (zext          ) [ 000000000]
tmp_104            (bitconcatenate) [ 000000000]
sub_ln133          (sub           ) [ 000000000]
zext_ln133_4       (zext          ) [ 000000000]
b_1_addr16         (getelementptr ) [ 001111111]
add_ln133          (add           ) [ 000000000]
zext_ln133_5       (zext          ) [ 000000000]
b_1_addr_8         (getelementptr ) [ 001111111]
add_ln133_2        (add           ) [ 000000000]
zext_ln133_6       (zext          ) [ 000000000]
b_1_addr_9         (getelementptr ) [ 001111111]
zext_ln61          (zext          ) [ 000000000]
tmp_105            (bitconcatenate) [ 000000000]
sub_ln61           (sub           ) [ 000000000]
zext_ln61_5        (zext          ) [ 000000000]
b_1_addr           (getelementptr ) [ 001111111]
add_ln136          (add           ) [ 000000000]
zext_ln136         (zext          ) [ 000000000]
b_1_addr_10        (getelementptr ) [ 001111111]
add_ln136_2        (add           ) [ 000000000]
zext_ln136_2       (zext          ) [ 000000000]
b_1_addr_11        (getelementptr ) [ 001111111]
icmp_ln61          (icmp          ) [ 011111111]
br_ln61            (br            ) [ 000000000]
b_1_load_10        (load          ) [ 000100000]
bitcast_ln61       (bitcast       ) [ 000000000]
tmp_106            (partselect    ) [ 000000000]
trunc_ln61         (trunc         ) [ 000000000]
icmp_ln61_16       (icmp          ) [ 000100000]
icmp_ln61_17       (icmp          ) [ 000100000]
or_ln61            (or            ) [ 000000000]
tmp_107            (fcmp          ) [ 000000000]
and_ln61           (and           ) [ 000111111]
br_ln61            (br            ) [ 000000000]
icmp_ln61_11       (icmp          ) [ 000111111]
br_ln61            (br            ) [ 000000000]
b_1_load_6         (load          ) [ 000001000]
bitcast_ln61_3     (bitcast       ) [ 000000000]
tmp_108            (partselect    ) [ 000000000]
trunc_ln61_3       (trunc         ) [ 000000000]
icmp_ln61_18       (icmp          ) [ 000001000]
icmp_ln61_19       (icmp          ) [ 000001000]
or_ln61_3          (or            ) [ 000000000]
tmp_109            (fcmp          ) [ 000000000]
and_ln61_4         (and           ) [ 000001100]
br_ln61            (br            ) [ 000000000]
diff_p             (sub           ) [ 000000000]
trunc_ln138        (trunc         ) [ 000000100]
icmp_ln141         (icmp          ) [ 000001100]
br_ln141           (br            ) [ 000000000]
icmp_ln144         (icmp          ) [ 000001100]
br_ln144           (br            ) [ 000000000]
tmp_110            (bitselect     ) [ 000001100]
br_ln148           (br            ) [ 000000000]
sub_ln149          (sub           ) [ 000000100]
call_ret1          (call          ) [ 000000000]
tmp_s              (extractvalue  ) [ 000000000]
agg_result_1_ret   (extractvalue  ) [ 000000000]
agg_result_11_ret  (extractvalue  ) [ 000000000]
agg_result_12_ret  (extractvalue  ) [ 000000000]
br_ln151           (br            ) [ 000000000]
call_ret           (call          ) [ 000000000]
tmp                (extractvalue  ) [ 000000000]
agg_result_1_ret1  (extractvalue  ) [ 000000000]
agg_result_11_ret2 (extractvalue  ) [ 000000000]
agg_result_12_ret3 (extractvalue  ) [ 000000000]
br_ln149           (br            ) [ 000000000]
b_1_load_7         (load          ) [ 000000000]
b_1_load_8         (load          ) [ 000000000]
b_1_load_9         (load          ) [ 000000000]
br_ln145           (br            ) [ 000000000]
b_1_load_14        (load          ) [ 000000000]
b_1_load_15        (load          ) [ 000000000]
b_1_load_16        (load          ) [ 000000000]
br_ln142           (br            ) [ 000000000]
b_1_load_11        (load          ) [ 000000000]
b_1_load_12        (load          ) [ 000000000]
b_1_load_13        (load          ) [ 000000000]
br_ln136           (br            ) [ 000000000]
agg_result_1_0     (phi           ) [ 000000100]
agg_result_112_0   (phi           ) [ 000000100]
agg_result_12_0    (phi           ) [ 000000100]
agg_result_01_0    (phi           ) [ 000000100]
mrv                (insertvalue   ) [ 000000000]
mrv_1              (insertvalue   ) [ 000000000]
mrv_2              (insertvalue   ) [ 000000000]
mrv_3              (insertvalue   ) [ 000000000]
ret_ln152          (ret           ) [ 000000000]
b_1_load           (load          ) [ 000000101]
b_1_load_4         (load          ) [ 000000101]
b_1_load_5         (load          ) [ 000000101]
br_ln133           (br            ) [ 000000101]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1"/><MemPortTyVec>1 1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="this_1_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_1_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_p_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_p_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b_1_offset">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1_offset"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_sum"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="b_1_offset_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="4" slack="0"/>
<pin id="52" dir="0" index="1" bw="4" slack="0"/>
<pin id="53" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_1_offset_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="b_p_read11_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_p_read11/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="this_1_offset_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="4" slack="0"/>
<pin id="64" dir="0" index="1" bw="4" slack="0"/>
<pin id="65" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_1_offset_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="this_p_read_5_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_p_read_5/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="b_1_addr16_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="6" slack="0"/>
<pin id="78" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr16/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="b_1_addr_8_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="6" slack="0"/>
<pin id="85" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr_8/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="b_1_addr_9_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="6" slack="0"/>
<pin id="92" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr_9/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="b_1_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="6" slack="0"/>
<pin id="99" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="b_1_addr_10_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="6" slack="0"/>
<pin id="106" dir="1" index="3" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr_10/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="b_1_addr_11_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="6" slack="0"/>
<pin id="113" dir="1" index="3" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_1_addr_11/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="6" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="3"/>
<pin id="122" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="123" dir="0" index="5" bw="32" slack="3"/>
<pin id="124" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="8" bw="6" slack="2147483647"/>
<pin id="127" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="32" slack="0"/>
<pin id="125" dir="1" index="7" bw="32" slack="0"/>
<pin id="129" dir="1" index="11" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_1_load_10/1 b_1_load_6/3 b_1_load_7/5 b_1_load_8/5 b_1_load_9/5 b_1_load_14/5 b_1_load_15/5 b_1_load_16/5 b_1_load_11/5 b_1_load_12/5 b_1_load_13/5 b_1_load/7 b_1_load_4/7 b_1_load_5/7 "/>
</bind>
</comp>

<comp id="130" class="1005" name="agg_result_1_0_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="132" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_1_0 (phireg) "/>
</bind>
</comp>

<comp id="133" class="1004" name="agg_result_1_0_phi_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="32" slack="0"/>
<pin id="137" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="4" bw="32" slack="0"/>
<pin id="139" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="140" dir="0" index="6" bw="32" slack="0"/>
<pin id="141" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="8" bw="32" slack="0"/>
<pin id="143" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="144" dir="0" index="10" bw="32" slack="1"/>
<pin id="145" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="146" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_1_0/6 "/>
</bind>
</comp>

<comp id="150" class="1005" name="agg_result_112_0_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="152" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_112_0 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="agg_result_112_0_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="32" slack="0"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="4" bw="32" slack="0"/>
<pin id="159" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="6" bw="32" slack="0"/>
<pin id="161" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="162" dir="0" index="8" bw="32" slack="0"/>
<pin id="163" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="164" dir="0" index="10" bw="32" slack="1"/>
<pin id="165" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="166" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_112_0/6 "/>
</bind>
</comp>

<comp id="170" class="1005" name="agg_result_12_0_reg_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="172" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_12_0 (phireg) "/>
</bind>
</comp>

<comp id="173" class="1004" name="agg_result_12_0_phi_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="32" slack="0"/>
<pin id="177" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="4" bw="32" slack="0"/>
<pin id="179" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="6" bw="32" slack="0"/>
<pin id="181" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="8" bw="32" slack="0"/>
<pin id="183" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="184" dir="0" index="10" bw="32" slack="1"/>
<pin id="185" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_12_0/6 "/>
</bind>
</comp>

<comp id="190" class="1005" name="agg_result_01_0_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="192" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="agg_result_01_0 (phireg) "/>
</bind>
</comp>

<comp id="193" class="1004" name="agg_result_01_0_phi_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="5"/>
<pin id="195" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="32" slack="5"/>
<pin id="197" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="198" dir="0" index="4" bw="32" slack="0"/>
<pin id="199" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="200" dir="0" index="6" bw="32" slack="0"/>
<pin id="201" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="8" bw="32" slack="5"/>
<pin id="203" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="10" bw="32" slack="5"/>
<pin id="205" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="agg_result_01_0/6 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_p_sum_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="128" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="4"/>
<pin id="210" dir="0" index="2" bw="32" slack="0"/>
<pin id="211" dir="0" index="3" bw="4" slack="4"/>
<pin id="212" dir="0" index="4" bw="4" slack="4"/>
<pin id="213" dir="0" index="5" bw="2" slack="0"/>
<pin id="214" dir="1" index="6" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/5 call_ret/5 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="32" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_107/2 tmp_109/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="128" slack="0"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_s/6 tmp/6 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="128" slack="0"/>
<pin id="231" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="agg_result_1_ret/6 agg_result_1_ret1/6 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="128" slack="0"/>
<pin id="237" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="agg_result_11_ret/6 agg_result_11_ret2/6 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="128" slack="0"/>
<pin id="243" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="agg_result_12_ret/6 agg_result_12_ret3/6 "/>
</bind>
</comp>

<comp id="247" class="1005" name="reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_1_load_10 b_1_load_6 b_1_load "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln133_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="4" slack="0"/>
<pin id="256" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="tmp_104_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="0"/>
<pin id="260" dir="0" index="1" bw="4" slack="0"/>
<pin id="261" dir="0" index="2" bw="1" slack="0"/>
<pin id="262" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_104/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="sub_ln133_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="0"/>
<pin id="268" dir="0" index="1" bw="4" slack="0"/>
<pin id="269" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln133/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="zext_ln133_4_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="6" slack="0"/>
<pin id="274" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133_4/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln133_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="6" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln133_5_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="6" slack="0"/>
<pin id="285" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133_5/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln133_2_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="6" slack="0"/>
<pin id="290" dir="0" index="1" bw="3" slack="0"/>
<pin id="291" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln133_2/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln133_6_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="6" slack="0"/>
<pin id="296" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133_6/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="zext_ln61_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="0"/>
<pin id="301" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_105_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="6" slack="0"/>
<pin id="305" dir="0" index="1" bw="4" slack="0"/>
<pin id="306" dir="0" index="2" bw="1" slack="0"/>
<pin id="307" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_105/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="sub_ln61_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="6" slack="0"/>
<pin id="313" dir="0" index="1" bw="4" slack="0"/>
<pin id="314" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln61/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln61_5_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="6" slack="0"/>
<pin id="319" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_5/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln136_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="6" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln136_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="6" slack="0"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136/1 "/>
</bind>
</comp>

<comp id="333" class="1004" name="add_ln136_2_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="6" slack="0"/>
<pin id="335" dir="0" index="1" bw="3" slack="0"/>
<pin id="336" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln136_2/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="zext_ln136_2_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="6" slack="0"/>
<pin id="341" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln136_2/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="icmp_ln61_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="bitcast_ln61_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln61/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_106_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="0" index="2" bw="6" slack="0"/>
<pin id="358" dir="0" index="3" bw="6" slack="0"/>
<pin id="359" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_106/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="trunc_ln61_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="icmp_ln61_16_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61_16/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="icmp_ln61_17_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="23" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61_17/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="or_ln61_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="1"/>
<pin id="382" dir="0" index="1" bw="1" slack="1"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="and_ln61_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln61/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="icmp_ln61_11_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="2"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61_11/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="bitcast_ln61_3_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln61_3/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_108_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="0" index="2" bw="6" slack="0"/>
<pin id="403" dir="0" index="3" bw="6" slack="0"/>
<pin id="404" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_108/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="trunc_ln61_3_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln61_3/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="icmp_ln61_18_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61_18/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="icmp_ln61_19_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="23" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln61_19/4 "/>
</bind>
</comp>

<comp id="425" class="1004" name="or_ln61_3_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="1"/>
<pin id="427" dir="0" index="1" bw="1" slack="1"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61_3/5 "/>
</bind>
</comp>

<comp id="429" class="1004" name="and_ln61_4_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln61_4/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="diff_p_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="4"/>
<pin id="437" dir="0" index="1" bw="32" slack="4"/>
<pin id="438" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="diff_p/5 "/>
</bind>
</comp>

<comp id="439" class="1004" name="trunc_ln138_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="0"/>
<pin id="441" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln138/5 "/>
</bind>
</comp>

<comp id="444" class="1004" name="icmp_ln141_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="0"/>
<pin id="446" dir="0" index="1" bw="3" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln141/5 "/>
</bind>
</comp>

<comp id="450" class="1004" name="icmp_ln144_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="2" slack="0"/>
<pin id="453" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln144/5 "/>
</bind>
</comp>

<comp id="456" class="1004" name="tmp_110_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="32" slack="0"/>
<pin id="459" dir="0" index="2" bw="6" slack="0"/>
<pin id="460" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_110/5 "/>
</bind>
</comp>

<comp id="464" class="1004" name="sub_ln149_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="2" slack="0"/>
<pin id="467" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln149/5 "/>
</bind>
</comp>

<comp id="471" class="1004" name="mrv_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="128" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/6 "/>
</bind>
</comp>

<comp id="477" class="1004" name="mrv_1_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="128" slack="0"/>
<pin id="479" dir="0" index="1" bw="32" slack="0"/>
<pin id="480" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/6 "/>
</bind>
</comp>

<comp id="483" class="1004" name="mrv_2_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="128" slack="0"/>
<pin id="485" dir="0" index="1" bw="32" slack="0"/>
<pin id="486" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/6 "/>
</bind>
</comp>

<comp id="489" class="1004" name="mrv_3_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="128" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="0"/>
<pin id="492" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/6 "/>
</bind>
</comp>

<comp id="495" class="1005" name="b_1_offset_read_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="4" slack="4"/>
<pin id="497" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="b_1_offset_read "/>
</bind>
</comp>

<comp id="501" class="1005" name="b_p_read11_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="2"/>
<pin id="503" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="b_p_read11 "/>
</bind>
</comp>

<comp id="510" class="1005" name="this_1_offset_read_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="4" slack="4"/>
<pin id="512" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="this_1_offset_read "/>
</bind>
</comp>

<comp id="516" class="1005" name="this_p_read_5_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="4"/>
<pin id="518" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="this_p_read_5 "/>
</bind>
</comp>

<comp id="524" class="1005" name="b_1_addr16_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="6" slack="2"/>
<pin id="526" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="b_1_addr16 "/>
</bind>
</comp>

<comp id="530" class="1005" name="b_1_addr_8_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="6" slack="3"/>
<pin id="532" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="b_1_addr_8 "/>
</bind>
</comp>

<comp id="535" class="1005" name="b_1_addr_9_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="6" slack="3"/>
<pin id="537" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="b_1_addr_9 "/>
</bind>
</comp>

<comp id="540" class="1005" name="b_1_addr_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="6" slack="1"/>
<pin id="542" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="b_1_addr "/>
</bind>
</comp>

<comp id="546" class="1005" name="b_1_addr_10_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="6" slack="4"/>
<pin id="548" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="b_1_addr_10 "/>
</bind>
</comp>

<comp id="551" class="1005" name="b_1_addr_11_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="6" slack="4"/>
<pin id="553" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="b_1_addr_11 "/>
</bind>
</comp>

<comp id="556" class="1005" name="icmp_ln61_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="2"/>
<pin id="558" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln61 "/>
</bind>
</comp>

<comp id="560" class="1005" name="icmp_ln61_16_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="1"/>
<pin id="562" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln61_16 "/>
</bind>
</comp>

<comp id="565" class="1005" name="icmp_ln61_17_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="1"/>
<pin id="567" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln61_17 "/>
</bind>
</comp>

<comp id="570" class="1005" name="and_ln61_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="1" slack="3"/>
<pin id="572" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln61 "/>
</bind>
</comp>

<comp id="574" class="1005" name="icmp_ln61_11_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="1" slack="2"/>
<pin id="576" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln61_11 "/>
</bind>
</comp>

<comp id="578" class="1005" name="icmp_ln61_18_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="1"/>
<pin id="580" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln61_18 "/>
</bind>
</comp>

<comp id="583" class="1005" name="icmp_ln61_19_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="1"/>
<pin id="585" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln61_19 "/>
</bind>
</comp>

<comp id="588" class="1005" name="and_ln61_4_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="1"/>
<pin id="590" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln61_4 "/>
</bind>
</comp>

<comp id="592" class="1005" name="trunc_ln138_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="2" slack="1"/>
<pin id="594" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln138 "/>
</bind>
</comp>

<comp id="597" class="1005" name="icmp_ln141_reg_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="1"/>
<pin id="599" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln141 "/>
</bind>
</comp>

<comp id="601" class="1005" name="icmp_ln144_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="1" slack="1"/>
<pin id="603" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln144 "/>
</bind>
</comp>

<comp id="605" class="1005" name="tmp_110_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="1"/>
<pin id="607" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_110 "/>
</bind>
</comp>

<comp id="609" class="1005" name="sub_ln149_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="2" slack="1"/>
<pin id="611" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln149 "/>
</bind>
</comp>

<comp id="614" class="1005" name="b_1_load_4_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="1"/>
<pin id="616" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_1_load_4 "/>
</bind>
</comp>

<comp id="619" class="1005" name="b_1_load_5_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="1"/>
<pin id="621" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="b_1_load_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="8" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="12" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="18" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="18" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="2" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="95" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="147"><net_src comp="116" pin="11"/><net_sink comp="133" pin=0"/></net>

<net id="148"><net_src comp="116" pin="11"/><net_sink comp="133" pin=2"/></net>

<net id="149"><net_src comp="116" pin="11"/><net_sink comp="133" pin=8"/></net>

<net id="167"><net_src comp="116" pin="7"/><net_sink comp="153" pin=0"/></net>

<net id="168"><net_src comp="116" pin="7"/><net_sink comp="153" pin=2"/></net>

<net id="169"><net_src comp="116" pin="7"/><net_sink comp="153" pin=8"/></net>

<net id="187"><net_src comp="116" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="188"><net_src comp="116" pin="3"/><net_sink comp="173" pin=2"/></net>

<net id="189"><net_src comp="116" pin="3"/><net_sink comp="173" pin=8"/></net>

<net id="215"><net_src comp="46" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="216"><net_src comp="2" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="221"><net_src comp="116" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="36" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="207" pin="6"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="193" pin=6"/></net>

<net id="228"><net_src comp="223" pin="1"/><net_sink comp="193" pin=4"/></net>

<net id="232"><net_src comp="207" pin="6"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="133" pin=6"/></net>

<net id="234"><net_src comp="229" pin="1"/><net_sink comp="133" pin=4"/></net>

<net id="238"><net_src comp="207" pin="6"/><net_sink comp="235" pin=0"/></net>

<net id="239"><net_src comp="235" pin="1"/><net_sink comp="153" pin=6"/></net>

<net id="240"><net_src comp="235" pin="1"/><net_sink comp="153" pin=4"/></net>

<net id="244"><net_src comp="207" pin="6"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="173" pin=6"/></net>

<net id="246"><net_src comp="241" pin="1"/><net_sink comp="173" pin=4"/></net>

<net id="250"><net_src comp="116" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="252"><net_src comp="116" pin="11"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="247" pin="1"/><net_sink comp="133" pin=10"/></net>

<net id="257"><net_src comp="50" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="263"><net_src comp="14" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="50" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="16" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="270"><net_src comp="258" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="254" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="266" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="281"><net_src comp="266" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="20" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="277" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="292"><net_src comp="266" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="22" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="288" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="302"><net_src comp="62" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="14" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="62" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="16" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="315"><net_src comp="303" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="299" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="320"><net_src comp="311" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="326"><net_src comp="311" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="20" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="331"><net_src comp="322" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="337"><net_src comp="311" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="22" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="333" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="348"><net_src comp="68" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="24" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="353"><net_src comp="116" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="360"><net_src comp="26" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="350" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="362"><net_src comp="28" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="363"><net_src comp="30" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="367"><net_src comp="350" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="372"><net_src comp="354" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="32" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="364" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="34" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="388"><net_src comp="380" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="217" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="24" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="398"><net_src comp="116" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="26" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="395" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="28" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="408"><net_src comp="30" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="412"><net_src comp="395" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="417"><net_src comp="399" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="418"><net_src comp="32" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="423"><net_src comp="409" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="34" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="433"><net_src comp="425" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="217" pin="2"/><net_sink comp="429" pin=1"/></net>

<net id="442"><net_src comp="435" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="207" pin=5"/></net>

<net id="448"><net_src comp="435" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="38" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="454"><net_src comp="435" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="40" pin="0"/><net_sink comp="450" pin=1"/></net>

<net id="461"><net_src comp="42" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="435" pin="2"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="44" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="468"><net_src comp="16" pin="0"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="439" pin="1"/><net_sink comp="464" pin=1"/></net>

<net id="470"><net_src comp="464" pin="2"/><net_sink comp="207" pin=5"/></net>

<net id="475"><net_src comp="48" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="193" pin="12"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="133" pin="12"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="477" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="153" pin="12"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="483" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="173" pin="12"/><net_sink comp="489" pin=1"/></net>

<net id="498"><net_src comp="50" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="207" pin=4"/></net>

<net id="500"><net_src comp="495" pin="1"/><net_sink comp="207" pin=3"/></net>

<net id="504"><net_src comp="56" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="506"><net_src comp="501" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="507"><net_src comp="501" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="508"><net_src comp="501" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="509"><net_src comp="501" pin="1"/><net_sink comp="193" pin=10"/></net>

<net id="513"><net_src comp="62" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="207" pin=3"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="207" pin=4"/></net>

<net id="519"><net_src comp="68" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="522"><net_src comp="516" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="523"><net_src comp="516" pin="1"/><net_sink comp="193" pin=8"/></net>

<net id="527"><net_src comp="74" pin="3"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="529"><net_src comp="524" pin="1"/><net_sink comp="116" pin=5"/></net>

<net id="533"><net_src comp="81" pin="3"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="538"><net_src comp="88" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="543"><net_src comp="95" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="545"><net_src comp="540" pin="1"/><net_sink comp="116" pin=5"/></net>

<net id="549"><net_src comp="102" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="554"><net_src comp="109" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="559"><net_src comp="344" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="368" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="568"><net_src comp="374" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="573"><net_src comp="384" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="577"><net_src comp="390" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="581"><net_src comp="413" pin="2"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="586"><net_src comp="419" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="591"><net_src comp="429" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="439" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="207" pin=5"/></net>

<net id="600"><net_src comp="444" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="450" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="608"><net_src comp="456" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="612"><net_src comp="464" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="207" pin=5"/></net>

<net id="617"><net_src comp="116" pin="7"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="153" pin=10"/></net>

<net id="622"><net_src comp="116" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="173" pin=10"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator+ : this_p_read | {1 }
	Port: operator+ : b_1 | {1 2 3 4 5 6 7 8 }
	Port: operator+ : this_1_offset | {1 }
	Port: operator+ : b_p_read | {1 }
	Port: operator+ : b_1_offset | {1 }
  - Chain level:
	State 1
		sub_ln133 : 1
		zext_ln133_4 : 2
		b_1_addr16 : 3
		add_ln133 : 2
		zext_ln133_5 : 3
		b_1_addr_8 : 4
		add_ln133_2 : 2
		zext_ln133_6 : 3
		b_1_addr_9 : 4
		sub_ln61 : 1
		zext_ln61_5 : 2
		b_1_addr : 3
		add_ln136 : 2
		zext_ln136 : 3
		b_1_addr_10 : 4
		add_ln136_2 : 2
		zext_ln136_2 : 3
		b_1_addr_11 : 4
		br_ln61 : 1
		b_1_load_10 : 4
	State 2
		bitcast_ln61 : 1
		tmp_106 : 2
		trunc_ln61 : 2
		icmp_ln61_16 : 3
		icmp_ln61_17 : 3
		tmp_107 : 1
	State 3
		and_ln61 : 1
		br_ln61 : 1
		br_ln61 : 1
	State 4
		bitcast_ln61_3 : 1
		tmp_108 : 2
		trunc_ln61_3 : 2
		icmp_ln61_18 : 3
		icmp_ln61_19 : 3
		tmp_109 : 1
	State 5
		and_ln61_4 : 1
		br_ln61 : 1
		trunc_ln138 : 1
		icmp_ln141 : 1
		br_ln141 : 2
		icmp_ln144 : 1
		br_ln144 : 2
		tmp_110 : 1
		br_ln148 : 2
		call_ret1 : 2
		sub_ln149 : 2
		call_ret : 3
	State 6
		tmp_s : 1
		agg_result_1_ret : 1
		agg_result_11_ret : 1
		agg_result_12_ret : 1
		tmp : 1
		agg_result_1_ret1 : 1
		agg_result_11_ret2 : 1
		agg_result_12_ret3 : 1
		agg_result_1_0 : 2
		agg_result_112_0 : 2
		agg_result_12_0 : 2
		agg_result_01_0 : 2
		mrv : 3
		mrv_1 : 4
		mrv_2 : 5
		mrv_3 : 6
		ret_ln152 : 7
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|   call   |        grp_p_sum_fu_207       |    2    |  5.467  |   1676  |   863   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        icmp_ln61_fu_344       |    0    |    0    |    0    |    20   |
|          |      icmp_ln61_16_fu_368      |    0    |    0    |    0    |    11   |
|          |      icmp_ln61_17_fu_374      |    0    |    0    |    0    |    16   |
|   icmp   |      icmp_ln61_11_fu_390      |    0    |    0    |    0    |    20   |
|          |      icmp_ln61_18_fu_413      |    0    |    0    |    0    |    11   |
|          |      icmp_ln61_19_fu_419      |    0    |    0    |    0    |    16   |
|          |       icmp_ln141_fu_444       |    0    |    0    |    0    |    20   |
|          |       icmp_ln144_fu_450       |    0    |    0    |    0    |    20   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        sub_ln133_fu_266       |    0    |    0    |    0    |    13   |
|    sub   |        sub_ln61_fu_311        |    0    |    0    |    0    |    13   |
|          |         diff_p_fu_435         |    0    |    0    |    0    |    39   |
|          |        sub_ln149_fu_464       |    0    |    0    |    0    |    9    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        add_ln133_fu_277       |    0    |    0    |    0    |    13   |
|    add   |       add_ln133_2_fu_288      |    0    |    0    |    0    |    13   |
|          |        add_ln136_fu_322       |    0    |    0    |    0    |    13   |
|          |       add_ln136_2_fu_333      |    0    |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|---------|
|    or    |         or_ln61_fu_380        |    0    |    0    |    0    |    2    |
|          |        or_ln61_3_fu_425       |    0    |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|---------|
|    and   |        and_ln61_fu_384        |    0    |    0    |    0    |    2    |
|          |       and_ln61_4_fu_429       |    0    |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |   b_1_offset_read_read_fu_50  |    0    |    0    |    0    |    0    |
|   read   |     b_p_read11_read_fu_56     |    0    |    0    |    0    |    0    |
|          | this_1_offset_read_read_fu_62 |    0    |    0    |    0    |    0    |
|          |    this_p_read_5_read_fu_68   |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   fcmp   |           grp_fu_217          |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |           grp_fu_223          |    0    |    0    |    0    |    0    |
|extractvalue|           grp_fu_229          |    0    |    0    |    0    |    0    |
|          |           grp_fu_235          |    0    |    0    |    0    |    0    |
|          |           grp_fu_241          |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |       zext_ln133_fu_254       |    0    |    0    |    0    |    0    |
|          |      zext_ln133_4_fu_272      |    0    |    0    |    0    |    0    |
|          |      zext_ln133_5_fu_283      |    0    |    0    |    0    |    0    |
|   zext   |      zext_ln133_6_fu_294      |    0    |    0    |    0    |    0    |
|          |        zext_ln61_fu_299       |    0    |    0    |    0    |    0    |
|          |       zext_ln61_5_fu_317      |    0    |    0    |    0    |    0    |
|          |       zext_ln136_fu_328       |    0    |    0    |    0    |    0    |
|          |      zext_ln136_2_fu_339      |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|bitconcatenate|         tmp_104_fu_258        |    0    |    0    |    0    |    0    |
|          |         tmp_105_fu_303        |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|partselect|         tmp_106_fu_354        |    0    |    0    |    0    |    0    |
|          |         tmp_108_fu_399        |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |       trunc_ln61_fu_364       |    0    |    0    |    0    |    0    |
|   trunc  |      trunc_ln61_3_fu_409      |    0    |    0    |    0    |    0    |
|          |       trunc_ln138_fu_439      |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
| bitselect|         tmp_110_fu_456        |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |           mrv_fu_471          |    0    |    0    |    0    |    0    |
|insertvalue|          mrv_1_fu_477         |    0    |    0    |    0    |    0    |
|          |          mrv_2_fu_483         |    0    |    0    |    0    |    0    |
|          |          mrv_3_fu_489         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |    2    |  5.467  |   1676  |   1131  |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|  agg_result_01_0_reg_190 |   32   |
| agg_result_112_0_reg_150 |   32   |
|  agg_result_12_0_reg_170 |   32   |
|  agg_result_1_0_reg_130  |   32   |
|    and_ln61_4_reg_588    |    1   |
|     and_ln61_reg_570     |    1   |
|    b_1_addr16_reg_524    |    6   |
|    b_1_addr_10_reg_546   |    6   |
|    b_1_addr_11_reg_551   |    6   |
|    b_1_addr_8_reg_530    |    6   |
|    b_1_addr_9_reg_535    |    6   |
|     b_1_addr_reg_540     |    6   |
|    b_1_load_4_reg_614    |   32   |
|    b_1_load_5_reg_619    |   32   |
|  b_1_offset_read_reg_495 |    4   |
|    b_p_read11_reg_501    |   32   |
|    icmp_ln141_reg_597    |    1   |
|    icmp_ln144_reg_601    |    1   |
|   icmp_ln61_11_reg_574   |    1   |
|   icmp_ln61_16_reg_560   |    1   |
|   icmp_ln61_17_reg_565   |    1   |
|   icmp_ln61_18_reg_578   |    1   |
|   icmp_ln61_19_reg_583   |    1   |
|     icmp_ln61_reg_556    |    1   |
|          reg_247         |   32   |
|     sub_ln149_reg_609    |    2   |
|this_1_offset_read_reg_510|    4   |
|   this_p_read_5_reg_516  |   32   |
|      tmp_110_reg_605     |    1   |
|    trunc_ln138_reg_592   |    2   |
+--------------------------+--------+
|           Total          |   347  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_116 |  p0  |   5  |   6  |   30   ||    26   |
| grp_access_fu_116 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_116 |  p5  |   2  |  32  |   64   ||    9    |
|  grp_p_sum_fu_207 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_p_sum_fu_207 |  p3  |   2  |   4  |    8   ||    9    |
|  grp_p_sum_fu_207 |  p4  |   2  |   4  |    8   ||    9    |
|  grp_p_sum_fu_207 |  p5  |   4  |   2  |    8   ||    20   |
|     grp_fu_217    |  p0  |   2  |  32  |   64   ||    9    |
|      reg_247      |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   310  ||  4.088  ||   109   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    5   |  1676  |  1131  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   109  |
|  Register |    -   |    -   |   347  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    9   |  2023  |  1240  |
+-----------+--------+--------+--------+--------+
