[dumpfile] "AXI4SlaveRegFile/src/modules/B/B/out/B_top.vcd"
[savefile] "AXI4SlaveRegFile/src/modules/B/B/test/B_top.gtkw"
[timestart] 0
[pos] -1 -1
[treeopen] tb_B_top.
[sst_expanded] 1
B_top.rst
B_top.clk
-
-SBUS_SBUS_WADDR (IN)
B_top.rtl.sbus_waddr_ready
B_top.rtl.sbus_waddr_valid
B_top.rtl.sbus_waddr_data[31:0]
-
-SBUS_SBUS_WDATA (IN)
B_top.rtl.sbus_wdata_ready
B_top.rtl.sbus_wdata_valid
B_top.rtl.sbus_wdata_data[31:0]
B_top.rtl.sbus_wdata_strobes[3:0]
-
-SBUS_SBUS_WRESP (OUT)
B_top.rtl.sbus_wresp_ready
B_top.rtl.sbus_wresp_valid
B_top.rtl.sbus_wresp_data[1:0]
-
-SBUS_SBUS_RADDR (IN)
B_top.rtl.sbus_raddr_ready
B_top.rtl.sbus_raddr_valid
B_top.rtl.sbus_raddr_data[31:0]
-
-SBUS_SBUS_RDATA (OUT)
B_top.rtl.sbus_rdata_ready
B_top.rtl.sbus_rdata_valid
B_top.rtl.sbus_rdata_data[31:0]
B_top.rtl.sbus_rdata_response[1:0]
