`timescale 1ns / 1ps
`include "onehot.v"
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date:    15:42:53 12/11/2021 
// Design Name: 
// Module Name:    ID_EX 
// Project Name: 
// Target Devices: 
// Tool versions: 
// Description: 
//
// Dependencies: 
//
// Revision: 
// Revision 0.01 - File Created
// Additional Comments: 
//
//////////////////////////////////////////////////////////////////////////////////
module ID_EX(
    input clk,
    input reset,
    input [31:0] I_pc,
    input [31:0] I_pc_pass,
    input [31:0] I_instr,
    input [31:0] pc_W,
    input [4:0] A3_W,
    input [31:0] WD_W,
    input RFWR_W,
    input E_RFWR,
    input [31:0] E_WD,
    input [4:0] E_A3,
    input [2:0] E_tnew,
    output [31:0] npc_pass,
    output reg [`Bitwidth] D_onehot,
    output reg [31:0] D_RD1,
    output reg [31:0] D_RD2,
    output reg [4:0] D_A1,
    output reg [4:0] D_A2,
    output reg D_RFWR,
    output reg [31:0] D_pc,
    output reg [4:0] D_A3,
   // output reg [31:0] D_WD,
    output D_stall,
    output reg [2:0] D_tnew,
    output reg [31:0] D_instr
    );

    wire [4:0] rs_wire,rt_wire,rd_wire,shamt_wire;
    wire [`Bitwidth] onehot_wire;
    wire [15:0] imm16_wire;
    wire [25:0] imm26_wire;
    wire [4:0]D_A3_wire;//æ³¨æ„æ­¤å¤„D_A3ä¸D_A3_wireä¸åŒï¼Œå‰è€…æ˜¯å·²ç»å­˜åœ¨ç¬¬äºŒçº§æµæ°´çº¿ä¸­çš„ä¸Šä¸€æ¡æŒ‡ä»¤çš„A3,åè€…æ˜¯åœ¨decoderä¸­è·å¾—çš„A3ï¼Œå³å°†åœ¨ä¸‹ä¸€ä¸ªæœ‰æ•ˆæ²¿å­˜å…¥ç¬¬äºŒçº§æµæ°´å¯„å­˜å™¨
    wire RFWR_wire;
    DecodeUnit decoder(.instr(I_instr),
                        .rs(rs_wire),
                        .rt(rt_wire),
                        .rd(rd_wire),
                        .shamt(shamt_wire),
                        .imm16(imm16_wire),
                        .imm26(imm26_wire),
                        .onehot(onehot_wire),
                        .D_A3(D_A3_wire),
                        .RFWR(RFWR_wire));

    wire [31:0] RD1_wire,RD2_wire;
    GRF grf(.clk(clk),
            .reset(reset),
            .A1(rs_wire),
            .A2(rt_wire),
            .RFWR(RFWR_W),
            .A3(A3_W),
            .WD(WD_W),
            .pc(pc_W),
            .RD1(RD1_wire),
            .RD2(RD2_wire));
    wire [31:0] MF_NPC_rs,MF_NPC_rt;
    assign MF_NPC_rs = (rs_wire == E_A3 && E_RFWR && !E_tnew && rs_wire != 5'b0) ? E_WD : RD1_wire;
    assign MF_NPC_rt = (rt_wire == E_A3 && E_RFWR && !E_tnew && rt_wire != 5'b0) ? E_WD : RD2_wire;
    NPC npc(.pc(I_pc_pass),
            .imm16(imm16_wire),
            .imm26(imm26_wire),
            .onehot(onehot_wire),
            .RD1_rs(MF_NPC_rs),
            .RD2_rt(MF_NPC_rt),
            .npc(npc_pass));
    
    wire [2:0] tnew_wire;
    StallandT stallCTRL(.instr(I_instr),
                        .onehot(onehot_wire),
                        .D_tnew(D_tnew),
                        .E_tnew(E_tnew),
                        .D_A3(D_A3),
                        .E_A3(E_A3),
                        .D_RFWR(D_RFWR),//D_RFWRä¸RFWR_wire çš„åŒºåˆ«åŒä¸
                        .E_RFWR(E_RFWR),
                        .rs(rs_wire),
                        .rt(rt_wire),
                        .stall(D_stall),
                        .tnew(tnew_wire));//tnew_wire å’D_tnew çš„åŒºåˆ«ä¸D_A3 å’ŒD_A3_wireçš„åŒºåˆ«ç›¸å
    initial begin
        D_onehot = 0;
        D_RD1 = 32'd0;
        D_RD2 = 32'd0;
        D_A1 = 5'd0;
        D_A2 = 5'd0;
        D_A3 = 5'd0;
        D_RFWR = 0;
        //D_WD = 32'd0;
        D_tnew = 3'd0;
        D_instr = 32'd0;
        D_pc = 32'd0;
    end

    always @(posedge clk) begin
        if(reset | D_stall) begin
            D_onehot <= 32'd0;
            D_RD1 <= 32'd0;
            D_RD2 <= 32'd0;
            D_A1 <= 5'd0;
            D_A2 <= 5'd0;
            D_A3 <= 5'd0;
            D_RFWR <= 0;
            //D_WD <= 32'd0;
            D_tnew <= 3'd0;
            D_instr <= 32'd0;
            D_pc <= 32'd0;
        end else begin
            D_onehot <= onehot_wire;
            D_RD1 <= RD1_wire;
            D_RD2 <= RD2_wire;
            D_A1 <= rs_wire;
            D_A2 <= rt_wire;
            D_A3 <= D_A3_wire;
            D_RFWR <= RFWR_wire;
            //D_WD <= 
            D_instr <= I_instr;
            D_pc <= I_pc;
            D_tnew <= (!tnew_wire) ? 3'b000 : (tnew_wire - 3'b001);

        end
    end
endmodule
