Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Nov 22 17:27:06 2024
| Host         : COMSYS01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file uart_rx_top_timing_summary_routed.rpt -pb uart_rx_top_timing_summary_routed.pb -rpx uart_rx_top_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_rx_top
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  68          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (68)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (139)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (68)
-------------------------
 There are 67 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: uut1/dut0/tick_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (139)
--------------------------------------------------
 There are 139 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  147          inf        0.000                      0                  147           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           147 Endpoints
Min Delay           147 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut1/dut1/DIGIT_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.721ns  (logic 5.152ns (43.952%)  route 6.570ns (56.048%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE                         0.000     0.000 r  uut1/dut1/DIGIT_reg[7]/C
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  uut1/dut1/DIGIT_reg[7]/Q
                         net (fo=4, routed)           1.453     1.931    uut1/dut1/DIGIT[7]
    SLICE_X42Y26         LUT5 (Prop_lut5_I3_O)        0.324     2.255 r  uut1/dut1/AN_OBUF[6]_inst_i_11/O
                         net (fo=3, routed)           0.597     2.852    uut1/dut1/AN_OBUF[6]_inst_i_11_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I4_O)        0.348     3.200 r  uut1/dut1/AN_OBUF[6]_inst_i_4/O
                         net (fo=10, routed)          1.298     4.497    uut1/dut1/AN_OBUF[6]_inst_i_4_n_0
    SLICE_X42Y25         LUT4 (Prop_lut4_I1_O)        0.146     4.643 r  uut1/dut1/AN_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.773     5.417    uut1/dut1/digit__3[1]
    SLICE_X43Y25         LUT6 (Prop_lut6_I0_O)        0.328     5.745 r  uut1/dut1/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.449     8.194    AN_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         3.528    11.721 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.721    AN[0]
    W18                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/dut1/DIGIT_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.198ns  (logic 5.170ns (46.173%)  route 6.027ns (53.827%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE                         0.000     0.000 r  uut1/dut1/DIGIT_reg[7]/C
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  uut1/dut1/DIGIT_reg[7]/Q
                         net (fo=4, routed)           1.453     1.931    uut1/dut1/DIGIT[7]
    SLICE_X42Y26         LUT5 (Prop_lut5_I3_O)        0.324     2.255 r  uut1/dut1/AN_OBUF[6]_inst_i_11/O
                         net (fo=3, routed)           0.597     2.852    uut1/dut1/AN_OBUF[6]_inst_i_11_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I4_O)        0.348     3.200 r  uut1/dut1/AN_OBUF[6]_inst_i_4/O
                         net (fo=10, routed)          1.298     4.497    uut1/dut1/AN_OBUF[6]_inst_i_4_n_0
    SLICE_X42Y25         LUT4 (Prop_lut4_I1_O)        0.146     4.643 r  uut1/dut1/AN_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.721     5.364    uut1/dut1/digit__3[1]
    SLICE_X43Y25         LUT6 (Prop_lut6_I3_O)        0.328     5.692 r  uut1/dut1/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.959     7.651    AN_OBUF[5]
    Y19                  OBUF (Prop_obuf_I_O)         3.546    11.198 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.198    AN[5]
    Y19                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/dut1/DIGIT_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.977ns  (logic 5.239ns (47.727%)  route 5.738ns (52.273%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE                         0.000     0.000 r  uut1/dut1/DIGIT_reg[7]/C
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  uut1/dut1/DIGIT_reg[7]/Q
                         net (fo=4, routed)           1.453     1.931    uut1/dut1/DIGIT[7]
    SLICE_X42Y26         LUT5 (Prop_lut5_I3_O)        0.324     2.255 r  uut1/dut1/AN_OBUF[6]_inst_i_11/O
                         net (fo=3, routed)           0.597     2.852    uut1/dut1/AN_OBUF[6]_inst_i_11_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I4_O)        0.348     3.200 r  uut1/dut1/AN_OBUF[6]_inst_i_4/O
                         net (fo=10, routed)          1.298     4.497    uut1/dut1/AN_OBUF[6]_inst_i_4_n_0
    SLICE_X42Y25         LUT4 (Prop_lut4_I1_O)        0.146     4.643 r  uut1/dut1/AN_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.509     5.153    uut1/dut1/digit__3[1]
    SLICE_X43Y28         LUT6 (Prop_lut6_I0_O)        0.328     5.481 r  uut1/dut1/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.881     7.362    AN_OBUF[3]
    Y17                  OBUF (Prop_obuf_I_O)         3.615    10.977 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.977    AN[3]
    Y17                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/dut1/DIGIT_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.963ns  (logic 5.246ns (47.849%)  route 5.717ns (52.151%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE                         0.000     0.000 r  uut1/dut1/DIGIT_reg[7]/C
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  uut1/dut1/DIGIT_reg[7]/Q
                         net (fo=4, routed)           1.453     1.931    uut1/dut1/DIGIT[7]
    SLICE_X42Y26         LUT5 (Prop_lut5_I3_O)        0.324     2.255 r  uut1/dut1/AN_OBUF[6]_inst_i_11/O
                         net (fo=3, routed)           0.597     2.852    uut1/dut1/AN_OBUF[6]_inst_i_11_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I4_O)        0.348     3.200 r  uut1/dut1/AN_OBUF[6]_inst_i_4/O
                         net (fo=10, routed)          1.298     4.497    uut1/dut1/AN_OBUF[6]_inst_i_4_n_0
    SLICE_X42Y25         LUT4 (Prop_lut4_I1_O)        0.146     4.643 f  uut1/dut1/AN_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.506     5.150    uut1/dut1/digit__3[1]
    SLICE_X43Y28         LUT6 (Prop_lut6_I5_O)        0.328     5.478 r  uut1/dut1/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.864     7.341    AN_OBUF[4]
    Y16                  OBUF (Prop_obuf_I_O)         3.622    10.963 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.963    AN[4]
    Y16                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/dut1/DIGIT_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.946ns  (logic 5.209ns (47.589%)  route 5.737ns (52.411%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE                         0.000     0.000 r  uut1/dut1/DIGIT_reg[7]/C
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  uut1/dut1/DIGIT_reg[7]/Q
                         net (fo=4, routed)           1.453     1.931    uut1/dut1/DIGIT[7]
    SLICE_X42Y26         LUT5 (Prop_lut5_I3_O)        0.324     2.255 r  uut1/dut1/AN_OBUF[6]_inst_i_11/O
                         net (fo=3, routed)           0.597     2.852    uut1/dut1/AN_OBUF[6]_inst_i_11_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I4_O)        0.348     3.200 r  uut1/dut1/AN_OBUF[6]_inst_i_4/O
                         net (fo=10, routed)          1.298     4.497    uut1/dut1/AN_OBUF[6]_inst_i_4_n_0
    SLICE_X42Y25         LUT4 (Prop_lut4_I1_O)        0.146     4.643 r  uut1/dut1/AN_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.719     5.362    uut1/dut1/digit__3[1]
    SLICE_X43Y25         LUT6 (Prop_lut6_I4_O)        0.328     5.690 r  uut1/dut1/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.670     7.361    AN_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         3.585    10.946 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.946    AN[2]
    U18                                                               r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/dut1/DIGIT_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.858ns  (logic 5.207ns (47.956%)  route 5.651ns (52.044%))
  Logic Levels:           6  (FDRE=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE                         0.000     0.000 r  uut1/dut1/DIGIT_reg[7]/C
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  uut1/dut1/DIGIT_reg[7]/Q
                         net (fo=4, routed)           1.453     1.931    uut1/dut1/DIGIT[7]
    SLICE_X42Y26         LUT5 (Prop_lut5_I3_O)        0.324     2.255 r  uut1/dut1/AN_OBUF[6]_inst_i_11/O
                         net (fo=3, routed)           0.597     2.852    uut1/dut1/AN_OBUF[6]_inst_i_11_n_0
    SLICE_X43Y26         LUT6 (Prop_lut6_I4_O)        0.348     3.200 r  uut1/dut1/AN_OBUF[6]_inst_i_4/O
                         net (fo=10, routed)          1.298     4.497    uut1/dut1/AN_OBUF[6]_inst_i_4_n_0
    SLICE_X42Y25         LUT4 (Prop_lut4_I1_O)        0.146     4.643 f  uut1/dut1/AN_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.778     5.422    uut1/dut1/digit__3[1]
    SLICE_X43Y25         LUT6 (Prop_lut6_I3_O)        0.328     5.750 r  uut1/dut1/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.525     7.275    AN_OBUF[1]
    U19                  OBUF (Prop_obuf_I_O)         3.583    10.858 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.858    AN[1]
    U19                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/dut1/DIGIT_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.740ns  (logic 5.177ns (48.202%)  route 5.563ns (51.798%))
  Logic Levels:           6  (FDRE=1 LUT5=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDRE                         0.000     0.000 r  uut1/dut1/DIGIT_reg[7]/C
    SLICE_X42Y29         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  uut1/dut1/DIGIT_reg[7]/Q
                         net (fo=4, routed)           1.453     1.931    uut1/dut1/DIGIT[7]
    SLICE_X42Y26         LUT5 (Prop_lut5_I3_O)        0.324     2.255 r  uut1/dut1/AN_OBUF[6]_inst_i_11/O
                         net (fo=3, routed)           0.825     3.080    uut1/dut1/AN_OBUF[6]_inst_i_11_n_0
    SLICE_X42Y26         LUT5 (Prop_lut5_I2_O)        0.370     3.450 r  uut1/dut1/AN_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.469     3.919    uut1/dut1/AN_OBUF[6]_inst_i_7_n_0
    SLICE_X42Y26         LUT6 (Prop_lut6_I0_O)        0.328     4.247 r  uut1/dut1/AN_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.859     5.106    uut1/dut1/digit__3[3]
    SLICE_X42Y25         LUT6 (Prop_lut6_I1_O)        0.124     5.230 r  uut1/dut1/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.957     7.187    AN_OBUF[6]
    Y18                  OBUF (Prop_obuf_I_O)         3.553    10.740 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.740    AN[6]
    Y18                                                               r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut1/dut1/CA_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.738ns  (logic 4.044ns (60.019%)  route 2.694ns (39.981%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE                         0.000     0.000 r  uut1/dut1/CA_reg/C
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  uut1/dut1/CA_reg/Q
                         net (fo=12, routed)          2.694     3.212    CA_OBUF
    W19                  OBUF (Prop_obuf_I_O)         3.526     6.738 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     6.738    CA
    W19                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            uut0/uut0/Count_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.169ns  (logic 1.601ns (25.957%)  route 4.567ns (74.043%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=6, routed)           3.657     5.135    uut0/uut0/RST_IBUF
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.259 r  uut0/uut0/Count[0]_i_1/O
                         net (fo=10, routed)          0.910     6.169    uut0/uut0/Count[0]_i_1_n_0
    SLICE_X39Y30         FDRE                                         r  uut0/uut0/Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            uut0/uut0/Count_reg[9]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.169ns  (logic 1.601ns (25.957%)  route 4.567ns (74.043%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    D19                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  RST_IBUF_inst/O
                         net (fo=6, routed)           3.657     5.135    uut0/uut0/RST_IBUF
    SLICE_X38Y28         LUT6 (Prop_lut6_I0_O)        0.124     5.259 r  uut0/uut0/Count[0]_i_1/O
                         net (fo=10, routed)          0.910     6.169    uut0/uut0/Count[0]_i_1_n_0
    SLICE_X39Y30         FDRE                                         r  uut0/uut0/Count_reg[9]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uut0/uut1/temp_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut0/uut1/RX_DATA_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE                         0.000     0.000 r  uut0/uut1/temp_reg[7]/C
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut0/uut1/temp_reg[7]/Q
                         net (fo=1, routed)           0.102     0.243    uut0/uut1/p_1_in[6]
    SLICE_X42Y33         FDRE                                         r  uut0/uut1/RX_DATA_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut0/uut1/temp_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut0/uut1/RX_DATA_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y29         FDRE                         0.000     0.000 r  uut0/uut1/temp_reg[2]/C
    SLICE_X43Y29         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut0/uut1/temp_reg[2]/Q
                         net (fo=1, routed)           0.110     0.251    uut0/uut1/p_1_in[1]
    SLICE_X42Y28         FDRE                                         r  uut0/uut1/RX_DATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut0/uut1/temp_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut0/uut1/RX_DATA_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y30         FDRE                         0.000     0.000 r  uut0/uut1/temp_reg[4]/C
    SLICE_X43Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut0/uut1/temp_reg[4]/Q
                         net (fo=1, routed)           0.110     0.251    uut0/uut1/p_1_in[3]
    SLICE_X42Y30         FDRE                                         r  uut0/uut1/RX_DATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut0/uut1/RX_DATA_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/dut1/DIGIT_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.148ns (56.607%)  route 0.113ns (43.393%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE                         0.000     0.000 r  uut0/uut1/RX_DATA_reg[7]/C
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  uut0/uut1/RX_DATA_reg[7]/Q
                         net (fo=1, routed)           0.113     0.261    uut1/dut1/D[7]
    SLICE_X42Y29         FDRE                                         r  uut1/dut1/DIGIT_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut0/uut1/temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut0/uut1/RX_DATA_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.383%)  route 0.112ns (40.617%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y31         FDRE                         0.000     0.000 r  uut0/uut1/temp_reg[1]/C
    SLICE_X42Y31         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uut0/uut1/temp_reg[1]/Q
                         net (fo=1, routed)           0.112     0.276    uut0/uut1/p_1_in[0]
    SLICE_X42Y30         FDRE                                         r  uut0/uut1/RX_DATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut0/uut1/RX_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut1/dut1/DIGIT_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.383%)  route 0.112ns (40.617%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y30         FDRE                         0.000     0.000 r  uut0/uut1/RX_DATA_reg[0]/C
    SLICE_X42Y30         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uut0/uut1/RX_DATA_reg[0]/Q
                         net (fo=1, routed)           0.112     0.276    uut1/dut1/D[0]
    SLICE_X42Y29         FDRE                                         r  uut1/dut1/DIGIT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut0/uut0/Count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut0/uut0/baud_x16_en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE                         0.000     0.000 r  uut0/uut0/Count_reg[0]/C
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  uut0/uut0/Count_reg[0]/Q
                         net (fo=3, routed)           0.109     0.250    uut0/uut0/Count_reg[0]
    SLICE_X38Y28         LUT5 (Prop_lut5_I0_O)        0.045     0.295 r  uut0/uut0/baud_x16_en_i_1/O
                         net (fo=1, routed)           0.000     0.295    uut0/uut0/baud_x16_en_0
    SLICE_X38Y28         FDRE                                         r  uut0/uut0/baud_x16_en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut0/uut1/temp_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut0/uut1/RX_DATA_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.141ns (47.334%)  route 0.157ns (52.666%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y30         FDRE                         0.000     0.000 r  uut0/uut1/temp_reg[6]/C
    SLICE_X41Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uut0/uut1/temp_reg[6]/Q
                         net (fo=1, routed)           0.157     0.298    uut0/uut1/p_1_in[5]
    SLICE_X42Y30         FDRE                                         r  uut0/uut1/RX_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut0/uut1/temp_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut0/uut1/RX_DATA_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.164ns (50.018%)  route 0.164ns (49.982%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE                         0.000     0.000 r  uut0/uut1/temp_reg[5]/C
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uut0/uut1/temp_reg[5]/Q
                         net (fo=1, routed)           0.164     0.328    uut0/uut1/p_1_in[4]
    SLICE_X42Y33         FDRE                                         r  uut0/uut1/RX_DATA_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uut0/uut1/temp_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uut0/uut1/RX_DATA_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.164ns (49.715%)  route 0.166ns (50.285%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDRE                         0.000     0.000 r  uut0/uut1/temp_reg[3]/C
    SLICE_X42Y32         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uut0/uut1/temp_reg[3]/Q
                         net (fo=1, routed)           0.166     0.330    uut0/uut1/p_1_in[2]
    SLICE_X42Y30         FDRE                                         r  uut0/uut1/RX_DATA_reg[2]/D
  -------------------------------------------------------------------    -------------------





