{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "16 " "Parallel compilation is enabled and will use up to 16 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1742854225150 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1742854225172 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1742854225189 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1742854225189 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clockGenerator:internalClockGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"clockGenerator:internalClockGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clockGenerator:internalClockGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for clockGenerator:internalClockGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/mmcm_ClockGenerator_altpll.v" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/mmcm_ClockGenerator_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 4227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1742854225227 ""}  } { { "db/mmcm_ClockGenerator_altpll.v" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/mmcm_ClockGenerator_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 4227 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1742854225227 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll1:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll1:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll1:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/mmcm_ClockGenerator_altpll1.v" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/mmcm_ClockGenerator_altpll1.v" 51 -1 0 } } { "" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 4205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1742854225228 ""}  } { { "db/mmcm_ClockGenerator_altpll1.v" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/mmcm_ClockGenerator_altpll1.v" 51 -1 0 } } { "" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 4205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1742854225228 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1742854225377 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1742854225381 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I6G " "Device 10M16DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742854225480 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I6G " "Device 10M25DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742854225480 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I6G " "Device 10M50DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742854225480 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I6G " "Device 10M40DAF484I6G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1742854225480 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1742854225480 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 15644 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742854225490 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 15646 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742854225490 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 15648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742854225490 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 15650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742854225490 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 15652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742854225490 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 15654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742854225490 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 15656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742854225490 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 15658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1742854225490 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1742854225490 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1742854225490 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1742854225490 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1742854225490 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1742854225490 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1742854225493 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1742854225955 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 77 " "No exact pin location assignment(s) for 6 pins of 77 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1742854226127 ""}
{ "Info" "IFSAC_FSAC_GENERAL_PURPOSE_PLLS_MERGED" "clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll1:auto_generated\|pll1 clockGenerator:internalClockGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll:auto_generated\|pll1 " "Successfully merged PLL clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll1:auto_generated\|pll1 and PLL clockGenerator:internalClockGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll:auto_generated\|pll1" {  } { { "db/mmcm_ClockGenerator_altpll1.v" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/mmcm_ClockGenerator_altpll1.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 4205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176132 "Successfully merged PLL %1!s! and PLL %2!s!" 0 0 "Fitter" 0 -1 1742854226165 ""}
{ "Info" "ISTA_SDC_FOUND" "../constraints/top.sdc " "Reading SDC File: '../constraints/top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1742854226984 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1742854227008 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1742854227008 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1742854227008 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1742854227008 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1742854227054 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1742854227055 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1742854227055 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1742854227055 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000  externalClk " "  20.000  externalClk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1742854227055 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  40.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1742854227055 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  20.000 VGA_ClkGenerator_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1742854227055 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1742854227055 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1742854227753 ""}  } { { "db/mmcm_ClockGenerator_altpll1.v" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/mmcm_ClockGenerator_altpll1.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 4205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742854227753 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node clockGenerator:VGA_ClkGenerator_inst\|altpll:altpll_component\|mmcm_ClockGenerator_altpll1:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1742854227753 ""}  } { { "db/mmcm_ClockGenerator_altpll1.v" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/db/mmcm_ClockGenerator_altpll1.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 4205 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742854227753 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "externalClk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node externalClk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1742854227753 ""}  } { { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 15627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742854227753 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset  " "Automatically promoted node reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1742854227753 ""}  } { { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 303 -1 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 4277 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1742854227753 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1742854228437 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1742854228446 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1742854228446 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1742854228456 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1742854228469 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1742854228482 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1742854228748 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1742854228755 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1742854228755 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 3.3V 0 6 0 " "Number of I/O pins in group: 6 (unused VREF, 3.3V VCCIO, 0 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1742854228770 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1742854228770 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1742854228770 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1742854228771 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1742854228771 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 11 25 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1742854228771 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 10 38 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 10 total pin(s) used --  38 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1742854228771 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 2 46 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  46 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1742854228771 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1742854228771 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 27 33 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 27 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1742854228771 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 21 31 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 21 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1742854228771 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1742854228771 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1742854228771 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1742854228771 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742854229254 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1742854229266 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1742854230300 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742854230999 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1742854231060 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1742854238421 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742854238421 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1742854239473 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "55 X33_Y11 X44_Y21 " "Router estimated peak interconnect usage is 55% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21" {  } { { "loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 1 { 0 "Router estimated peak interconnect usage is 55% of the available device resources in the region that extends from location X33_Y11 to location X44_Y21"} { { 12 { 0 ""} 33 11 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1742854243626 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1742854243626 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1742854281181 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1742854281181 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:41 " "Fitter routing operations ending: elapsed time is 00:00:41" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742854281183 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.44 " "Total time spent on timing analysis during the Fitter is 3.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1742854281448 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1742854281500 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1742854281501 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1742854282916 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1742854282919 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1742854282919 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1742854284334 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1742854285659 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1742854286293 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "14 MAX 10 " "14 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[0\] 3.3-V LVTTL AB7 " "Pin digitalIO_pins\[0\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[0] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[0\]" } } } } { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742854286314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[1\] 3.3-V LVTTL AB8 " "Pin digitalIO_pins\[1\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[1] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[1\]" } } } } { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742854286314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[2\] 3.3-V LVTTL AB9 " "Pin digitalIO_pins\[2\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[2] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[2\]" } } } } { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742854286314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[3\] 3.3-V LVTTL Y10 " "Pin digitalIO_pins\[3\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[3] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[3\]" } } } } { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742854286314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[4\] 3.3-V LVTTL AA11 " "Pin digitalIO_pins\[4\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[4] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[4\]" } } } } { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742854286314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "digitalIO_pins\[5\] 3.3-V LVTTL AA12 " "Pin digitalIO_pins\[5\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { digitalIO_pins[5] } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "digitalIO_pins\[5\]" } } } } { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 57 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742854286314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "debugMode 3.3-V LVTTL A14 " "Pin debugMode uses I/O standard 3.3-V LVTTL at A14" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { debugMode } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "debugMode" } } } } { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742854286314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "enableSw 3.3-V LVTTL F15 " "Pin enableSw uses I/O standard 3.3-V LVTTL at F15" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { enableSw } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "enableSw" } } } } { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742854286314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "externalClk 3.3-V LVTTL P11 " "Pin externalClk uses I/O standard 3.3-V LVTTL at P11" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { externalClk } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "externalClk" } } } } { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 40 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742854286314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "resetBtn 3.3-V LVTTL B8 " "Pin resetBtn uses I/O standard 3.3-V LVTTL at B8" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { resetBtn } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "resetBtn" } } } } { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 41 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742854286314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "programmingMode 3.3-V LVTTL A13 " "Pin programmingMode uses I/O standard 3.3-V LVTTL at A13" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { programmingMode } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "programmingMode" } } } } { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742854286314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "manualClk 3.3-V LVTTL A7 " "Pin manualClk uses I/O standard 3.3-V LVTTL at A7" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { manualClk } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "manualClk" } } } } { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742854286314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "manualClocking 3.3-V LVTTL B14 " "Pin manualClocking uses I/O standard 3.3-V LVTTL at B14" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { manualClocking } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "manualClocking" } } } } { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742854286314 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rx 3.3-V LVTTL AB5 " "Pin rx uses I/O standard 3.3-V LVTTL at AB5" {  } { { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { rx } } } { "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/jonas/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rx" } } } } { "../VHDL_Files/top.vhd" "" { Text "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/VHDL_Files/top.vhd" 50 0 0 } } { "temporary_test_loc" "" { Generic "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1742854286314 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1742854286314 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/output_files/top.fit.smsg " "Generated suppressed messages file /home/jonas/git/MiPro-XG-V1/src/Hardware/DE-10Lite/QuartusProject/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1742854286630 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2185 " "Peak virtual memory: 2185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742854287490 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 24 23:11:27 2025 " "Processing ended: Mon Mar 24 23:11:27 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742854287490 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742854287490 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:14 " "Total CPU time (on all processors): 00:02:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742854287490 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1742854287490 ""}
