
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001186                       # Number of seconds simulated
sim_ticks                                  1186142500                       # Number of ticks simulated
final_tick                               2262439166000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               32409419                       # Simulator instruction rate (inst/s)
host_op_rate                                 32409351                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              326086168                       # Simulator tick rate (ticks/s)
host_mem_usage                                 741908                       # Number of bytes of host memory used
host_seconds                                     3.64                       # Real time elapsed on the host
sim_insts                                   117889202                       # Number of instructions simulated
sim_ops                                     117889202                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       181440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       246528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        73344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       130624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst         2944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data         2240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       240512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       693248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1570880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       181440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        73344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst         2944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       240512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        498240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       659200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          659200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         2835                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         3852                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         1146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         2041                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst           46                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data           35                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         3758                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data        10832                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               24545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         10300                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              10300                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    152966444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    207840120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     61834055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    110125048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      2481995                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data      1888475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst    202768217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    584455915                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1324360269                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    152966444                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     61834055                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      2481995                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst    202768217                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        420050711                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       555751101                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            555751101                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       555751101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    152966444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    207840120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     61834055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    110125048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      2481995                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data      1888475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst    202768217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    584455915                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1880111369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       24545                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10300                       # Number of write requests accepted
system.mem_ctrls.readBursts                     24545                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10300                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1566720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    4160                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  658112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1570880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               659200                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     65                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           61                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1553                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1302                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               385                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              758                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1048                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              954                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1186055000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 24545                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10300                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   11383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6743                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2107                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    455                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         9231                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    240.719315                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   141.159466                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   292.637863                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4479     48.52%     48.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2195     23.78%     72.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          726      7.86%     80.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          402      4.35%     84.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          253      2.74%     87.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          164      1.78%     89.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          132      1.43%     90.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          130      1.41%     91.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          750      8.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         9231                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          636                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.470126                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.709846                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     26.513893                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             40      6.29%      6.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           206     32.39%     38.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            73     11.48%     50.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            85     13.36%     63.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            69     10.85%     74.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            34      5.35%     79.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            33      5.19%     84.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            27      4.25%     89.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            17      2.67%     91.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            13      2.04%     93.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             8      1.26%     95.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           11      1.73%     96.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            9      1.42%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            1      0.16%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            4      0.63%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.16%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            3      0.47%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            1      0.16%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::232-239            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           636                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          636                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.168239                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.157861                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.605745                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              585     91.98%     91.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      1.26%     93.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               33      5.19%     98.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                7      1.10%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           636                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    496131250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               955131250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  122400000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20266.80                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39016.80                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1320.85                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       554.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1324.36                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    555.75                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.32                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.92                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.83                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    18216                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    7305                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.92                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      34038.03                       # Average gap between requests
system.mem_ctrls.pageHitRate                    73.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 27427680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 14965500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                83608200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               22304160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             77301120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            781933410                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             24355500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             1031895570                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            871.702755                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     35755500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      39520000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1108765500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 42305760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 23083500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               107008200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               44206560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             77301120                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            790974180                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             16425000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             1101304320                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            930.336400                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     22425500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      39520000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1121838250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       597                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     168     46.28%     46.28% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.28%     46.56% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.28%     46.83% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    193     53.17%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 363                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      168     49.85%     49.85% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.30%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     167     49.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  337                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               490503000     88.20%     88.20% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                 890500      0.16%     88.36% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1504000      0.27%     88.63% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               63241500     11.37%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           556139000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.865285                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.928375                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.26%      0.26% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.08%      3.34% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.51%      3.86% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  342     87.92%     91.77% # number of callpals executed
system.cpu0.kern.callpal::rdps                      2      0.51%     92.29% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.26%     92.54% # number of callpals executed
system.cpu0.kern.callpal::rti                      19      4.88%     97.43% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.31%     99.74% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.26%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   389                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               32                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.562500                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.714286                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel         240299000     73.58%     73.58% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            86286500     26.42%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements             4851                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          504.912054                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              55714                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             4851                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.485055                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    24.989708                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   479.922346                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.048808                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.937348                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.986156                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          491                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           288748                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          288748                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        32922                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          32922                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        13625                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         13625                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          531                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          531                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          596                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          596                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        46547                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           46547                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        46547                       # number of overall hits
system.cpu0.dcache.overall_hits::total          46547                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         8649                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         8649                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        14461                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        14461                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          157                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          157                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           23                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        23110                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         23110                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        23110                       # number of overall misses
system.cpu0.dcache.overall_misses::total        23110                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    533526478                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    533526478                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data   1072310434                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1072310434                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data     10818500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     10818500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data       221003                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       221003                       # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1605836912                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1605836912                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1605836912                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1605836912                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        41571                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        41571                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        28086                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        28086                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          688                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          688                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          619                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          619                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        69657                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        69657                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        69657                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        69657                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.208054                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.208054                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.514883                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.514883                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.228198                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.228198                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.037157                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037157                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.331769                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.331769                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.331769                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.331769                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 61686.493005                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 61686.493005                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 74151.886730                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 74151.886730                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 68907.643312                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 68907.643312                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  9608.826087                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9608.826087                       # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 69486.668628                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 69486.668628                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 69486.668628                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 69486.668628                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        91966                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             2044                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    44.993151                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2801                       # number of writebacks
system.cpu0.dcache.writebacks::total             2801                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         5871                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         5871                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data        12379                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        12379                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           56                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           56                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        18250                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        18250                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        18250                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        18250                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         2778                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         2778                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data         2082                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         2082                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data          101                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          101                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           23                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           23                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4860                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4860                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4860                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4860                       # number of overall MSHR misses
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total            3                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total            3                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    194181023                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    194181023                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data    171529283                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    171529283                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      7185500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      7185500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data       186497                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       186497                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    365710306                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    365710306                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    365710306                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    365710306                       # number of overall MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       671000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       671000                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data       671000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total       671000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.066825                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066825                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.074129                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.074129                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.146802                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.146802                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.037157                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037157                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.069770                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.069770                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.069770                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.069770                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 69899.576314                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 69899.576314                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 82386.783381                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 82386.783381                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 71143.564356                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71143.564356                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  8108.565217                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8108.565217                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 75249.034156                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 75249.034156                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 75249.034156                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 75249.034156                       # average overall mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223666.666667                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223666.666667                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 223666.666667                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 223666.666667                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             3521                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.900164                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             261007                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3521                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            74.128657                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    20.187756                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   491.712408                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.039429                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.960376                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999805                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          468                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            86515                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           86515                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        37182                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          37182                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        37182                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           37182                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        37182                       # number of overall hits
system.cpu0.icache.overall_hits::total          37182                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         4312                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         4312                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         4312                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          4312                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         4312                       # number of overall misses
system.cpu0.icache.overall_misses::total         4312                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst    311622865                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    311622865                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst    311622865                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    311622865                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst    311622865                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    311622865                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        41494                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        41494                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        41494                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        41494                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        41494                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        41494                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.103919                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.103919                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.103919                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.103919                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.103919                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.103919                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 72268.753479                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 72268.753479                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 72268.753479                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 72268.753479                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 72268.753479                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 72268.753479                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1487                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               23                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    64.652174                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          785                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          785                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          785                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          785                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          785                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          785                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst         3527                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         3527                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst         3527                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         3527                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst         3527                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3527                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst    256736610                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    256736610                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst    256736610                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    256736610                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst    256736610                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    256736610                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.085000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.085000                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.085000                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.085000                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.085000                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.085000                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 72791.780550                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 72791.780550                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 72791.780550                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 72791.780550                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 72791.780550                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 72791.780550                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       817                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     104     45.41%     45.41% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.44%     45.85% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.31%     47.16% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    121     52.84%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 229                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      104     49.29%     49.29% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.47%     49.76% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.42%     51.18% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     103     48.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  211                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               722656000     94.71%     94.71% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                 885000      0.12%     94.82% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                2436500      0.32%     95.14% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               37054000      4.86%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           763031500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.851240                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.921397                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.33%      0.33% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     19.08%     19.41% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.64%     21.05% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  156     51.32%     72.37% # number of callpals executed
system.cpu1.kern.callpal::rdps                      3      0.99%     73.36% # number of callpals executed
system.cpu1.kern.callpal::rti                      70     23.03%     96.38% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.96%     99.34% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.66%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   304                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  5                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.200000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.697436                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         159764000     11.31%     11.31% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            51087000      3.62%     14.92% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1202150500     85.08%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             2590                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          457.554750                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              36708                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2590                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.172973                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    99.403445                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   358.151304                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.194147                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.699514                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.893662                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          447                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           201430                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          201430                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        26345                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          26345                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data         9399                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          9399                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          475                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          475                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          465                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          465                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        35744                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           35744                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        35744                       # number of overall hits
system.cpu1.dcache.overall_hits::total          35744                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         6420                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6420                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         6469                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         6469                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           74                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           74                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           29                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        12889                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         12889                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        12889                       # number of overall misses
system.cpu1.dcache.overall_misses::total        12889                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    361100466                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    361100466                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    478947015                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    478947015                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data      5468997                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5468997                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       231504                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       231504                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        17500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        17500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    840047481                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    840047481                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    840047481                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    840047481                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        32765                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        32765                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        15868                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        15868                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          549                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          494                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          494                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        48633                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        48633                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        48633                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        48633                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.195941                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.195941                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.407676                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.407676                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.134791                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.134791                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.058704                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.058704                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.265026                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.265026                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.265026                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.265026                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 56246.178505                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 56246.178505                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 74037.256918                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 74037.256918                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 73905.364865                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 73905.364865                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  7982.896552                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7982.896552                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 65175.535806                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 65175.535806                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 65175.535806                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 65175.535806                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        56836                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           46                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1380                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    41.185507                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           46                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1083                       # number of writebacks
system.cpu1.dcache.writebacks::total             1083                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         4597                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         4597                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         5565                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         5565                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           36                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           36                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        10162                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10162                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        10162                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10162                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         1823                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         1823                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          904                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          904                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data           38                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           38                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           29                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           29                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         2727                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         2727                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         2727                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         2727                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total            4                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total            4                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    122203523                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    122203523                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     76695001                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     76695001                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      1975253                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1975253                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data       189496                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       189496                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        16000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        16000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    198898524                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    198898524                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    198898524                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    198898524                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       900500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       900500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data       900500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total       900500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.055639                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.055639                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.056970                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.056970                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.069217                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.069217                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.058704                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.058704                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.056073                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.056073                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.056073                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.056073                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 67034.296764                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 67034.296764                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 84839.602876                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 84839.602876                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 51980.342105                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 51980.342105                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  6534.344828                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6534.344828                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 72936.752475                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 72936.752475                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 72936.752475                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 72936.752475                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       225125                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total       225125                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       225125                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total       225125                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2274                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.474395                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              38898                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2274                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            17.105541                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   158.089511                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   353.384884                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.308769                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.690205                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998973                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          480                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            70223                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           70223                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        31307                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          31307                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        31307                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           31307                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        31307                       # number of overall hits
system.cpu1.icache.overall_hits::total          31307                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         2667                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2667                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         2667                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2667                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         2667                       # number of overall misses
system.cpu1.icache.overall_misses::total         2667                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    146047798                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    146047798                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    146047798                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    146047798                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    146047798                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    146047798                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        33974                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        33974                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        33974                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        33974                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        33974                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        33974                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.078501                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.078501                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.078501                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.078501                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.078501                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.078501                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 54761.079115                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54761.079115                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 54761.079115                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54761.079115                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 54761.079115                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54761.079115                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          533                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               16                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    33.312500                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          392                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          392                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          392                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          392                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          392                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          392                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         2275                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2275                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         2275                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2275                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         2275                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2275                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    121492404                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    121492404                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    121492404                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    121492404                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    121492404                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    121492404                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.066963                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.066963                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.066963                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.066963                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.066963                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.066963                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 53403.254505                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 53403.254505                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 53403.254505                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 53403.254505                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 53403.254505                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 53403.254505                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                        21                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       5     26.32%     26.32% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      5.26%     31.58% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      5.26%     36.84% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                     12     63.16%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                  19                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                       4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                   11                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               754295500     98.97%     98.97% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                 648000      0.09%     99.05% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                1027000      0.13%     99.19% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                6207500      0.81%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           762178000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::swpipl                   15     78.95%     78.95% # number of callpals executed
system.cpu2.kern.callpal::rdps                      2     10.53%     89.47% # number of callpals executed
system.cpu2.kern.callpal::rti                       2     10.53%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                    19                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements                7                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          342.975490                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                 42                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                7                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    6                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   304.455854                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data    38.519636                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.594640                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.075234                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.669874                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          355                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           64                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3          291                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.693359                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses             5911                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses            5911                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data         1043                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           1043                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data          232                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total           232                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           32                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           32                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            4                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data         1275                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            1275                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data         1275                       # number of overall hits
system.cpu2.dcache.overall_hits::total           1275                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data          118                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total          118                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            8                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data           13                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            7                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data          126                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total           126                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data          126                       # number of overall misses
system.cpu2.dcache.overall_misses::total          126                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data      6755926                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total      6755926                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data       470253                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total       470253                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data       570495                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total       570495                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data       119001                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       119001                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data        14500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        14500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data      7226179                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total      7226179                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data      7226179                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total      7226179                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data         1161                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         1161                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total          240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           45                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           45                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           11                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data         1401                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total         1401                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data         1401                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total         1401                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.101637                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.101637                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.033333                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.288889                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.288889                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.636364                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.636364                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.089936                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.089936                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.089936                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.089936                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 57253.610169                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 57253.610169                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 58781.625000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 58781.625000                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 43884.230769                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 43884.230769                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data 17000.142857                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 17000.142857                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 57350.626984                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 57350.626984                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 57350.626984                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 57350.626984                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          317                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           47                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs   105.666667                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           47                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            6                       # number of writebacks
system.cpu2.dcache.writebacks::total                6                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data           43                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total           43                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data            8                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data           44                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total           44                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data           44                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total           44                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data           75                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total           75                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data            7                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data           82                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total           82                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data           82                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total           82                       # number of overall MSHR misses
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total            2                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total            2                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data      5079533                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total      5079533                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       357497                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       357497                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data       390502                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       390502                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data       109999                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       109999                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data      5437030                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total      5437030                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data      5437030                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total      5437030                       # number of overall MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       448000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       448000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data       448000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total       448000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.064599                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.064599                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.029167                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.636364                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.636364                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.058530                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.058530                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.058530                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.058530                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 67727.106667                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 67727.106667                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        51071                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        51071                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 78100.400000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78100.400000                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data 15714.142857                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 15714.142857                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 66305.243902                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 66305.243902                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 66305.243902                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 66305.243902                       # average overall mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       224000                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total       224000                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       224000                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total       224000                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements              168                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs              11851                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              168                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            70.541667                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   420.281584                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst    91.718416                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.820862                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.179138                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          153                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          359                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses             2742                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses            2742                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst         1076                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           1076                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst         1076                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            1076                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst         1076                       # number of overall hits
system.cpu2.icache.overall_hits::total           1076                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst          211                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          211                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst          211                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           211                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst          211                       # number of overall misses
system.cpu2.icache.overall_misses::total          211                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     12708357                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     12708357                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     12708357                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     12708357                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     12708357                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     12708357                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst         1287                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         1287                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst         1287                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         1287                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst         1287                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         1287                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.163947                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.163947                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.163947                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.163947                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.163947                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.163947                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 60229.180095                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 60229.180095                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 60229.180095                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 60229.180095                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 60229.180095                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 60229.180095                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs           66                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs           66                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           43                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           43                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           43                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           43                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           43                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           43                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst          168                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          168                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst          168                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          168                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst          168                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          168                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     10419352                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     10419352                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     10419352                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     10419352                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     10419352                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     10419352                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.130536                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.130536                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.130536                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.130536                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.130536                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.130536                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 62019.952381                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 62019.952381                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 62019.952381                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 62019.952381                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 62019.952381                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 62019.952381                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1223                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     252     49.32%     49.32% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      0.20%     49.51% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     49.71% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    257     50.29%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 511                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      250     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      0.20%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     249     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  501                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0              1346090000     96.81%     96.81% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                 639500      0.05%     96.85% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 453000      0.03%     96.89% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               43312500      3.11%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total          1390495000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992063                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.968872                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.980431                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.51%      0.51% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.04%      9.56% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  408     69.62%     79.18% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      0.51%     79.69% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.17%     79.86% # number of callpals executed
system.cpu3.kern.callpal::rti                     101     17.24%     97.10% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.56%     99.66% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.34%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   586                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              153                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.627451                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.772000                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        1210177000     85.50%     85.50% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user           205289500     14.50%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements            12226                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.630381                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             129842                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12226                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.620154                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   183.432689                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   306.197692                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.358267                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.598042                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956309                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          354                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           60                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           777032                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          777032                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        84726                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          84726                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        35537                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         35537                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1242                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1242                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1267                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1267                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       120263                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          120263                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       120263                       # number of overall hits
system.cpu3.dcache.overall_hits::total         120263                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        16626                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        16626                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data        51536                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        51536                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          218                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          218                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           23                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        68162                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         68162                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        68162                       # number of overall misses
system.cpu3.dcache.overall_misses::total        68162                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1023587454                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1023587454                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   3980248379                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3980248379                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data     13673498                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     13673498                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       157001                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       157001                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data        16000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        16000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   5003835833                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   5003835833                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   5003835833                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   5003835833                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       101352                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       101352                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        87073                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        87073                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1460                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1460                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1290                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1290                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       188425                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       188425                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       188425                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       188425                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.164042                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.164042                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.591871                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.591871                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.149315                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.149315                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.017829                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.017829                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.361746                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.361746                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.361746                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.361746                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 61565.466979                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 61565.466979                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 77232.388602                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 77232.388602                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 62722.467890                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 62722.467890                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  6826.130435                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6826.130435                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 73410.930328                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 73410.930328                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 73410.930328                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 73410.930328                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       296199                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets         1615                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             5040                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             16                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    58.769643                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   100.937500                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         7607                       # number of writebacks
system.cpu3.dcache.writebacks::total             7607                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        11143                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        11143                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data        44756                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        44756                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data          107                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          107                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        55899                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        55899                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        55899                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        55899                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5483                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5483                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data         6780                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         6780                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data          111                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          111                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           23                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           23                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        12263                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        12263                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        12263                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        12263                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total            5                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total            5                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    387861519                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    387861519                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data    615923870                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    615923870                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      6852752                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      6852752                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       123999                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       123999                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1003785389                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1003785389                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1003785389                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1003785389                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1123000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      1123000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      1123000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      1123000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.054099                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.054099                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.077866                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.077866                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.076027                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.076027                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.017829                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.017829                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.065082                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.065082                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.065082                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.065082                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 70738.923764                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 70738.923764                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 90844.228614                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 90844.228614                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 61736.504505                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61736.504505                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  5391.260870                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5391.260870                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 81854.798092                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 81854.798092                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 81854.798092                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 81854.798092                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       224600                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total       224600                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       224600                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total       224600                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             5997                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.239280                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             107901                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5997                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            17.992496                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   212.039717                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   299.199563                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.414140                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.584374                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.998514                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          428                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           203931                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          203931                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        91719                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          91719                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        91719                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           91719                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        91719                       # number of overall hits
system.cpu3.icache.overall_hits::total          91719                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         7247                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         7247                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         7247                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          7247                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         7247                       # number of overall misses
system.cpu3.icache.overall_misses::total         7247                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    429141355                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    429141355                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    429141355                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    429141355                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    429141355                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    429141355                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        98966                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        98966                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        98966                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        98966                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        98966                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        98966                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.073227                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.073227                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.073227                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.073227                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.073227                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.073227                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 59216.414378                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 59216.414378                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 59216.414378                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 59216.414378                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 59216.414378                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 59216.414378                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1136                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               38                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    29.894737                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst         1248                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1248                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst         1248                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1248                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst         1248                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1248                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         5999                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5999                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         5999                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5999                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         5999                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5999                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst    350543360                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    350543360                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst    350543360                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    350543360                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst    350543360                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    350543360                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.060617                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.060617                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.060617                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.060617                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.060617                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.060617                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 58433.632272                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 58433.632272                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 58433.632272                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 58433.632272                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 58433.632272                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 58433.632272                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  14                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 14                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      28                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                28000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               14000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     25612                       # number of replacements
system.l2.tags.tagsinuse                  2496.645999                       # Cycle average of tags in use
system.l2.tags.total_refs                        7921                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     25612                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.309269                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      951.248639                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst        50.156604                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       153.016347                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         0.457056                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        24.000835                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        19.308909                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         7.726484                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        11.226200                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   233.710491                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   150.292199                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    98.935847                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   105.331570                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst     6.565477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data     3.971660                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   320.005923                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   360.691757                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.058060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.003061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.009339                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000028                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.001465                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.001179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000472                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000685                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.014265                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.009173                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.006039                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.006429                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.000401                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.000242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.019532                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.022015                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.152383                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2158                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          214                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          707                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1161                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           76                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.131714                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    722898                       # Number of tag accesses
system.l2.tags.data_accesses                   722898                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst          620                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          528                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst         1050                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          508                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst           55                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data           17                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst         2178                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         1124                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    6080                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            11496                       # number of Writeback hits
system.l2.Writeback_hits::total                 11496                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          179                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           38                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          243                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   460                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst          620                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          707                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1050                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          546                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst           55                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data           17                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         2178                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         1367                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6540                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          620                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          707                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1050                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          546                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst           55                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data           17                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         2178                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         1367                       # number of overall hits
system.l2.overall_hits::total                    6540                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst         2903                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2054                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         1224                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1233                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst          113                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data           49                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         3816                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         4359                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 15751                       # number of ReadReq misses
system.l2.Writeback_misses::writebacks              1                       # number of Writeback misses
system.l2.Writeback_misses::total                   1                       # number of Writeback misses
system.l2.UpgradeReq_misses::switch_cpus0.data           18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 45                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               13                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1813                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          824                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         6487                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9126                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst         2903                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3867                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         1224                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2057                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst          113                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data           51                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         3816                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        10846                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24877                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         2903                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3867                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         1224                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2057                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst          113                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data           51                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         3816                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        10846                       # number of overall misses
system.l2.overall_misses::total                 24877                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst    246630000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    191987250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    108093250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    116531500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      9645750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data      4975000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst    321589000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    375967750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1375419500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       124497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       187496                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       156996                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       468989                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        31499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data        62498                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data        35000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       128997                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data    166579250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data     74655250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       194500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data    605816498                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     847245498                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst    246630000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    358566500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    108093250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    191186750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      9645750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data      5169500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst    321589000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    981784248                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2222664998                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst    246630000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    358566500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    108093250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    191186750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      9645750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data      5169500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst    321589000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    981784248                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2222664998                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst         3523                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         2582                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         2274                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         1741                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst          168                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data           66                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         5994                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5483                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               21831                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        11497                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             11497                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               51                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         1992                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          862                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6730                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9586                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         3523                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4574                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         2274                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2603                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst          168                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data           68                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         5994                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12213                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                31417                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         3523                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4574                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         2274                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2603                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst          168                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data           68                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         5994                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12213                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               31417                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.824014                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.795507                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.538259                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.708214                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.672619                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.742424                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.636637                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.795003                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.721497                       # miss rate for ReadReq accesses
system.l2.Writeback_miss_rate::writebacks     0.000087                       # miss rate for Writeback accesses
system.l2.Writeback_miss_rate::total         0.000087                       # miss rate for Writeback accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.857143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.700000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.882353                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.866667                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.910141                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.955916                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.963893                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.952013                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.824014                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.845431                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.538259                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.790242                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.672619                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.750000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.636637                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.888070                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.791832                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.824014                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.845431                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.538259                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.790242                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.672619                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.750000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.636637                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.888070                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.791832                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 84956.941095                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 93469.936709                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 88311.478758                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 94510.543390                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 85360.619469                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 101530.612245                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 84273.846960                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 86250.917642                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 87322.677925                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  6916.500000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data 12499.733333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data        22428                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10421.977778                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  7874.750000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data 15624.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 11666.666667                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  9922.846154                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 91880.446773                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 90601.031553                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data        97250                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 93389.316787                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92838.647600                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 84956.941095                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 92724.722007                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 88311.478758                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 92944.457948                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 85360.619469                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 101362.745098                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 84273.846960                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 90520.399041                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89346.183141                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 84956.941095                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 92724.722007                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 88311.478758                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 92944.457948                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 85360.619469                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 101362.745098                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 84273.846960                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 90520.399041                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89346.183141                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10299                       # number of writebacks
system.l2.writebacks::total                     10299                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           68                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst           78                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           67                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data           16                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           58                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data           11                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                328                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           68                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data           14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst           78                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data           16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           67                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data           16                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           58                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data           11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 328                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           68                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data           14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst           78                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data           16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           67                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data           16                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           58                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data           11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                328                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst         2835                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2040                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         1146                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1217                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           46                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst         3758                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         4348                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            15423                       # number of ReadReq MSHR misses
system.l2.Writeback_mshr_misses::writebacks            1                       # number of Writeback MSHR misses
system.l2.Writeback_mshr_misses::total              1                       # number of Writeback MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            45                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           13                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data         1813                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data          824                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data         6487                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9126                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst         2835                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3853                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         1146                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2041                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           46                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst         3758                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        10835                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24549                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst         2835                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3853                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         1146                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2041                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           46                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst         3758                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        10835                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24549                       # number of overall MSHR misses
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data            3                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data            4                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data            2                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data            5                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total           14                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data            3                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data            4                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data            2                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data            5                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total           14                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst    205586250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    165287750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst     87259000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     99722750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      4092750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data      3029000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst    269817000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    320368000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1155162500                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data       324516                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       274011                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data        91003                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       127006                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       816536                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data        73503                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data        71004                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data        62001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data        37001                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       243509                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data    144090250                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data     64420750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       168500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data    525691502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    734371002                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst    205586250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    309378000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst     87259000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    164143500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      4092750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data      3197500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst    269817000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    846059502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1889533502                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst    205586250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    309378000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst     87259000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    164143500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      4092750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data      3197500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst    269817000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    846059502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1889533502                       # number of overall MSHR miss cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data       632000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data       848000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data       421500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      1058000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      2959500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data       632000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data       848000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data       421500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      1058000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      2959500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.804712                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.790085                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.503958                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.699024                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.273810                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.500000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.626960                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.792997                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.706472                       # mshr miss rate for ReadReq accesses
system.l2.Writeback_mshr_miss_rate::writebacks     0.000087                       # mshr miss rate for Writeback accesses
system.l2.Writeback_mshr_miss_rate::total     0.000087                       # mshr miss rate for Writeback accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.857143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.700000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.882353                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.866667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.910141                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.955916                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.963893                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.952013                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.804712                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.842370                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.503958                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.784095                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.273810                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.514706                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.626960                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.887169                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.781392                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.804712                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.842370                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.503958                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.784095                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.273810                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.514706                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.626960                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.887169                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.781392                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 72517.195767                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 81023.406863                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 76142.233857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 81941.454396                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 88972.826087                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 91787.878788                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 71798.030867                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 73681.692732                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 74898.690268                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18028.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18267.400000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18200.600000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18143.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18145.244444                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18375.750000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data        17751                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data        20667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18500.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18731.461538                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 79476.144512                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 78180.521845                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data        84250                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 81037.691074                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80470.195266                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 72517.195767                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 80295.354269                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 76142.233857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 80423.076923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 88972.826087                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 91357.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 71798.030867                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 78085.786987                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76969.876655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 72517.195767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 80295.354269                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 76142.233857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 80423.076923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 88972.826087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 91357.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 71798.030867                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 78085.786987                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76969.876655                       # average overall mshr miss latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210666.666667                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data       212000                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data       210750                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data       211600                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 211392.857143                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210666.666667                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data       212000                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       210750                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data       211600                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 211392.857143                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               15423                       # Transaction distribution
system.membus.trans_dist::ReadResp              15422                       # Transaction distribution
system.membus.trans_dist::WriteReq                 14                       # Transaction distribution
system.membus.trans_dist::WriteResp                14                       # Transaction distribution
system.membus.trans_dist::Writeback             10300                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              154                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             77                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              61                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9127                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9123                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           28                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        59686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        59716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  59716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2230080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2230192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2230192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              174                       # Total snoops (count)
system.membus.snoop_fanout::samples             35095                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   35095    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               35095                       # Request fanout histogram
system.membus.reqLayer0.occupancy               31000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            82760000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy          130437453                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             11.0                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups          63502                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted        50968                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect         3948                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups        50339                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          17353                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    34.472278                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS           4141                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect          203                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               54132                       # DTB read hits
system.switch_cpus0.dtb.read_misses               460                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           11477                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              31479                       # DTB write hits
system.switch_cpus0.dtb.write_misses               50                       # DTB write misses
system.switch_cpus0.dtb.write_acv                  26                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           5551                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               85611                       # DTB hits
system.switch_cpus0.dtb.data_misses               510                       # DTB misses
system.switch_cpus0.dtb.data_acv                   26                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           17028                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              13146                       # ITB hits
system.switch_cpus0.itb.fetch_misses              194                       # ITB misses
system.switch_cpus0.itb.fetch_acv                  15                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          13340                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  700545                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles       126064                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                312652                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches              63502                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        21494                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               283513                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          10028                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          141                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles         4199                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles           53                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           55                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines            41494                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes         2766                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples       419039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.746117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.100913                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          361637     86.30%     86.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            4906      1.17%     87.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2            6014      1.44%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            3943      0.94%     89.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4            9851      2.35%     92.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            2854      0.68%     92.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            3452      0.82%     93.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            1553      0.37%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           24829      5.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total       419039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090647                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.446298                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles           94245                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       273995                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            40320                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         6094                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          4384                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         3786                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          639                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        264411                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2096                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          4384                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles           98174                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          81189                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       125414                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles            42156                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        67721                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        250512                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          737                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          4090                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents          9010                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         51038                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands       170329                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       314233                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       313972                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups          239                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps       112842                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps           57487                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         5787                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          969                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            41051                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads        50755                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        34461                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8023                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         4069                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded            226584                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         7152                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued           216978                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          424                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        68696                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined        34356                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4845                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples       419039                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.517799                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.253453                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       332189     79.27%     79.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        33590      8.02%     87.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2        17311      4.13%     91.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        13259      3.16%     94.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        11993      2.86%     97.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         5697      1.36%     98.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         3131      0.75%     99.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         1206      0.29%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          663      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total       419039                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            410      5.26%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      5.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          4970     63.81%     69.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         2409     30.93%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       124099     57.19%     57.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          181      0.08%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     57.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd           47      0.02%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead        57005     26.27%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        32325     14.90%     98.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess         3321      1.53%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total        216978                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.309727                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               7789                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.035898                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads       860452                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       302268                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses       199149                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads          756                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes          496                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses          325                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses        224363                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses            404                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2309                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        16248                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           40                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          344                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         5734                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            5                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked        11074                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          4384                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          21788                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        48321                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts       238186                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1356                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts        50755                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        34461                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         5600                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           230                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        48049                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          344                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          932                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         3334                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         4266                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts       212821                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts        54745                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         4157                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                 4450                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               86341                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           28921                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             31596                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.303793                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                200908                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count               199474                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers            94909                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers           122911                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.284741                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.772177                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts        69554                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2307                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         3915                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples       406568                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.412991                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.369930                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       348328     85.68%     85.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        26675      6.56%     92.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2         9784      2.41%     94.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3         4687      1.15%     95.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         4214      1.04%     96.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         2101      0.52%     97.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         2187      0.54%     97.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         1614      0.40%     98.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8         6978      1.72%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total       406568                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts       167909                       # Number of instructions committed
system.switch_cpus0.commit.committedOps        167909                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 63234                       # Number of memory references committed
system.switch_cpus0.commit.loads                34507                       # Number of loads committed
system.switch_cpus0.commit.membars                976                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             22834                       # Number of branches committed
system.switch_cpus0.commit.fp_insts               246                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           161903                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         2107                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass         2870      1.71%      1.71% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu        97031     57.79%     59.50% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          164      0.10%     59.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     59.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd           31      0.02%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.61% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        35483     21.13%     80.75% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite        29009     17.28%     98.02% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess         3321      1.98%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total       167909                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events         6978                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads              634347                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             487495                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2556                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 281506                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles              411049                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts             165039                       # Number of Instructions Simulated
system.switch_cpus0.committedOps               165039                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      4.244724                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                4.244724                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.235587                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.235587                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          275722                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes         139831                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads              179                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes             105                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads          12462                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2907                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups          54191                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        45440                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         2547                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        38623                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          16046                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    41.545193                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           3167                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          176                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               45943                       # DTB read hits
system.switch_cpus1.dtb.read_misses              1072                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   18                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            3773                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              17979                       # DTB write hits
system.switch_cpus1.dtb.write_misses              191                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  20                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses           1250                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               63922                       # DTB hits
system.switch_cpus1.dtb.data_misses              1263                       # DTB misses
system.switch_cpus1.dtb.data_acv                   38                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            5023                       # DTB accesses
system.switch_cpus1.itb.fetch_hits               8188                       # ITB hits
system.switch_cpus1.itb.fetch_misses              372                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses           8560                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  450456                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles        90115                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                267959                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches              54191                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        19213                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               225990                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles           8116                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles          159                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles         7533                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles           53                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           73                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines            33975                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         1626                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       327981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.816995                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.174184                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          279107     85.10%     85.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            2341      0.71%     85.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2            7168      2.19%     88.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            2557      0.78%     88.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4            8420      2.57%     91.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            1801      0.55%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            5259      1.60%     93.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            1252      0.38%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           20076      6.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       327981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.120303                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.594862                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles           67489                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       217315                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            34627                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         4822                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          3727                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         2212                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          340                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        217080                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1119                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          3727                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles           70889                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          47007                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       133813                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            36039                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        36505                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        202192                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           94                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents           506                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents          1205                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         24980                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       139298                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       241151                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       240907                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          168                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps       101332                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           37966                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        10124                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          829                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            38091                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads        39358                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        19862                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         5986                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         2421                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            181090                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         6765                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           181831                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          585                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        46624                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        23180                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4734                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       327981                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.554395                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.249249                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       255845     78.01%     78.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        24135      7.36%     85.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        14830      4.52%     89.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        14335      4.37%     94.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        13210      4.03%     98.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         2921      0.89%     99.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         1747      0.53%     99.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          560      0.17%     99.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          398      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       327981                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            111      1.47%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      1.47% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          5402     71.41%     72.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         2052     27.12%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       106502     58.57%     58.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          118      0.06%     58.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     58.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           26      0.01%     58.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     58.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     58.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     58.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     58.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     58.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     58.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     58.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     58.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     58.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     58.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     58.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     58.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     58.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     58.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     58.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     58.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     58.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     58.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     58.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     58.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     58.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     58.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     58.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead        50033     27.52%     86.17% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        18640     10.25%     96.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         6503      3.58%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        181831                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.403660                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               7565                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.041605                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads       699083                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       234346                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       162282                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads          710                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          368                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          315                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        189011                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            379                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads          742                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        12182                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          237                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         3426                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        13430                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          3727                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          10289                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        33064                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       192239                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1626                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts        39358                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        19862                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         5452                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           150                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        32906                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          237                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect          734                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         2637                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         3371                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       178620                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts        47599                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         3211                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 4384                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs               65978                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           24598                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             18379                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.396532                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                164673                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               162597                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers            73679                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers            91467                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.360961                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.805525                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts        46394                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2031                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         3033                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       319275                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.451194                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.430984                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       266848     83.58%     83.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        25191      7.89%     91.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        11427      3.58%     95.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3         2838      0.89%     95.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         2013      0.63%     96.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         1591      0.50%     97.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         1286      0.40%     97.47% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7          875      0.27%     97.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8         7206      2.26%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       319275                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       144055                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        144055                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                 43612                       # Number of memory references committed
system.switch_cpus1.commit.loads                27176                       # Number of loads committed
system.switch_cpus1.commit.membars               1078                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             20583                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               296                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           138241                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         1414                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         2831      1.97%      1.97% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu        89889     62.40%     64.36% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult          102      0.07%     64.44% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     64.44% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           25      0.02%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.45% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        28254     19.61%     84.07% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        16448     11.42%     95.49% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         6503      4.51%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       144055                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events         7206                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads              495846                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes             389725                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1297                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 122475                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles              662867                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             141230                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               141230                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      3.189521                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                3.189521                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.313527                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.313527                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          222230                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         117887                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              154                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             173                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads          15392                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          4432                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups           2116                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted         1527                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect          227                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups         1673                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits            317                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    18.947998                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS            204                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect           23                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                1256                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 7                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               7                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                371                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                1627                       # DTB hits
system.switch_cpus2.dtb.data_misses                 7                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               7                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                146                       # ITB hits
system.switch_cpus2.itb.fetch_misses                2                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses            148                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                   19920                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles         5293                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts                  9184                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches               2116                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches          521                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles                 4147                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles            514                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles           22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles           27                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.CacheLines             1287                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes          157                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples         9764                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.940598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.339721                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0            8129     83.25%     83.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1              84      0.86%     84.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2             205      2.10%     86.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3             138      1.41%     87.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4             226      2.31%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5              94      0.96%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6              85      0.87%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7              32      0.33%     92.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8             771      7.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total         9764                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.106225                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.461044                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles            3386                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles         4921                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles             1122                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          114                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles           220                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved          122                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred           37                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts          6864                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts          110                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles           220                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles            3479                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles            636                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles         3890                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles             1150                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles          388                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts          6254                       # Number of instructions processed by rename
system.switch_cpus2.rename.LQFullEvents           246                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents             4                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands         4610                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups         7164                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups         7162                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps         1542                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps            3068                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          194                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           54                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts              724                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads         1593                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores          521                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          277                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores           51                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded              5369                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          294                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued             4398                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued           31                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined         3480                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined         1644                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          231                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples         9764                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.450430                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.115615                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0         7786     79.74%     79.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1          878      8.99%     88.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2          451      4.62%     93.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3          271      2.78%     96.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4          204      2.09%     98.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5           92      0.94%     99.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6           52      0.53%     99.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7           23      0.24%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8            7      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total         9764                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu              4      2.96%      2.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      2.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      2.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      2.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      2.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      2.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      2.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      2.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      2.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      2.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      2.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      2.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      2.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      2.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      2.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      2.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      2.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      2.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      2.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      2.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      2.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      2.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      2.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      2.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      2.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      2.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      2.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      2.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      2.96% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead            98     72.59%     75.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite           33     24.44%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu         2540     57.75%     57.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            7      0.16%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.91% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead         1359     30.90%     88.81% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite          398      9.05%     97.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess           94      2.14%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total          4398                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.220783                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt                135                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.030696                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads        18726                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes         9154                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses         3935                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses          4533                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads           30                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads         1066                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           12                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores          264                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           20                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles           220                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles            614                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles           19                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts         5716                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           83                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts         1593                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts          521                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          243                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents             2                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           12                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect           40                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect          196                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts          236                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts         4175                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts         1263                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts          223                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   53                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs                1637                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches             613                       # Number of branches executed
system.switch_cpus2.iew.exec_stores               374                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.209588                       # Inst execution rate
system.switch_cpus2.iew.wb_sent                  4011                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count                 3935                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers             1822                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers             2330                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.197540                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.781974                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts         3528                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls           63                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts          211                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples         9124                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.240574                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     0.918046                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0         8147     89.29%     89.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1          487      5.34%     94.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2          225      2.47%     97.10% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3           96      1.05%     98.15% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4           50      0.55%     98.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5           39      0.43%     99.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6           23      0.25%     99.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7           19      0.21%     99.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8           38      0.42%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total         9124                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts         2195                       # Number of instructions committed
system.switch_cpus2.commit.committedOps          2195                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                   784                       # Number of memory references committed
system.switch_cpus2.commit.loads                  527                       # Number of loads committed
system.switch_cpus2.commit.membars                 25                       # Number of memory barriers committed
system.switch_cpus2.commit.branches               362                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts             2092                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls           42                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass           13      0.59%      0.59% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu         1274     58.04%     58.63% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult            5      0.23%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.86% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead          552     25.15%     84.01% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite          257     11.71%     95.72% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess           94      4.28%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total         2195                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events           38                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads               14781                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes              12087                       # The number of ROB writes
system.switch_cpus2.timesIdled                     99                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  10156                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles             1091774                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts               2182                       # Number of Instructions Simulated
system.switch_cpus2.committedOps                 2182                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      9.129239                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                9.129239                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.109538                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.109538                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads            4915                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes           3026                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads           9987                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes            84                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups         137386                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted       112466                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         7417                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        92503                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits          54119                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    58.505130                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           8360                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          249                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              124083                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1854                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    2                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           47545                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              94163                       # DTB write hits
system.switch_cpus3.dtb.write_misses              881                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          18905                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              218246                       # DTB hits
system.switch_cpus3.dtb.data_misses              2735                       # DTB misses
system.switch_cpus3.dtb.data_acv                   11                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           66450                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              38665                       # ITB hits
system.switch_cpus3.itb.fetch_misses              528                       # ITB misses
system.switch_cpus3.itb.fetch_acv                  11                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          39193                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 1472121                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles       251341                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                777763                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             137386                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        62479                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               822982                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          19362                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles                79                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles          209                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        19887                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles          125                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines            98967                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes         4622                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes              1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      1104304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.704302                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.009291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          956004     86.57%     86.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           10066      0.91%     87.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           18803      1.70%     89.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           12016      1.09%     90.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           29689      2.69%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            6746      0.61%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           10278      0.93%     94.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            5727      0.52%     95.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8           54975      4.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      1104304                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.093325                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.528328                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles          179522                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       802000                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            88453                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        25454                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          8874                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         7502                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          827                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts        674751                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2560                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          8874                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles          191851                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         371970                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       252359                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           100777                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       178472                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts        643334                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          894                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         21083                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents         10468                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        128334                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands       426836                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups       848415                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups       845499                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups         2587                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps       293934                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          132894                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        15542                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1942                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           158809                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       121500                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       101181                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        23293                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        13791                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded            591733                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        12784                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued           555884                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1274                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       160825                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        96633                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         8282                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      1104304                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.503380                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.233278                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       879828     79.67%     79.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        88014      7.97%     87.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2        44157      4.00%     91.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        36767      3.33%     94.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        26857      2.43%     97.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        16030      1.45%     98.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         8366      0.76%     99.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         2799      0.25%     99.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         1486      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      1104304                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            861      4.37%      4.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      4.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         10505     53.28%     57.65% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         8351     42.35%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass          454      0.08%      0.08% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu       316742     56.98%     57.06% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          538      0.10%     57.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     57.16% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd         1198      0.22%     57.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     57.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     57.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     57.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv          227      0.04%     57.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     57.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     57.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     57.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     57.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     57.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     57.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     57.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     57.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     57.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     57.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     57.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     57.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     57.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     57.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     57.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     57.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     57.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     57.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     57.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     57.41% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       131522     23.66%     81.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        96139     17.29%     98.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         9064      1.63%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total        555884                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.377608                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              19717                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.035470                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      2229128                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes       761833                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses       516992                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads         7934                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes         4038                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses         3787                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses        571012                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses           4135                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         5034                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        37691                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          557                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        12711                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked        19894                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          8874                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         137203                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       207585                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts       616311                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         2637                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       121500                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       101181                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         9871                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1126                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents       206038                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          557                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect         2369                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         6390                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         8759                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts       547565                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       126442                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         8318                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                11794                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              221671                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches           73101                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             95229                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.371957                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                525821                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count               520779                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           256276                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers           351936                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.353761                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.728189                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts       156326                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         4502                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         7833                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      1077889                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.420220                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.337065                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       914120     84.81%     84.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1        74217      6.89%     91.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        28804      2.67%     94.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        13728      1.27%     95.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        16436      1.52%     97.16% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5         4998      0.46%     97.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6         5556      0.52%     98.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         4368      0.41%     98.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        15662      1.45%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      1077889                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       452951                       # Number of instructions committed
system.switch_cpus3.commit.committedOps        452951                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                172279                       # Number of memory references committed
system.switch_cpus3.commit.loads                83809                       # Number of loads committed
system.switch_cpus3.commit.membars               2354                       # Number of memory barriers committed
system.switch_cpus3.commit.branches             58798                       # Number of branches committed
system.switch_cpus3.commit.fp_insts              3618                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           435367                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         4291                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass         9718      2.15%      2.15% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu       257550     56.86%     59.01% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          519      0.11%     59.12% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     59.12% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd         1172      0.26%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     59.38% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv          227      0.05%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     59.43% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        86163     19.02%     78.45% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite        88538     19.55%     98.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         9064      2.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total       452951                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events        15662                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads             1663221                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            1245256                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3982                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 367817                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles              900164                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts             443687                       # Number of Instructions Simulated
system.switch_cpus3.committedOps               443687                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      3.317927                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                3.317927                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.301393                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.301393                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads          739963                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes         352000                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads             2509                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes            2353                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          17787                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          7532                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              22379                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             22378                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                14                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               14                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            11497                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             157                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            79                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            236                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9621                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9621                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         7050                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        12392                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         4549                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         6507                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side          336                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side          180                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        11993                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        32240                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 75247                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       225472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       471960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       145536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       235936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        10752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side         4752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       383616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1268520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2746544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             756                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            43750                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   7                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  43750    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              43750                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           33379000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5861390                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7981246                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3643094                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           4463988                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            280148                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy            142969                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           9746639                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy          20099237                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.7                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.012858                       # Number of seconds simulated
sim_ticks                                 12858062000                       # Number of ticks simulated
final_tick                               2276472929000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               18195481                       # Simulator instruction rate (inst/s)
host_op_rate                                 18195459                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1948097739                       # Simulator tick rate (ticks/s)
host_mem_usage                                 747028                       # Number of bytes of host memory used
host_seconds                                     6.60                       # Real time elapsed on the host
sim_insts                                   120095653                       # Number of instructions simulated
sim_ops                                     120095653                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        16896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data        15040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       191360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       255808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst       831808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data       576384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        59200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        39104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1985600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        16896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       191360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst       831808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        59200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1099264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1787328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1787328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          264                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          235                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         2990                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         3997                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        12997                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data         9006                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          611                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               31025                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         27927                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              27927                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      1314039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data      1169694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     14882492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     19894756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     64691553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     44826662                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      4604115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      3041205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             154424516                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      1314039                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     14882492                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     64691553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      4604115                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         85492199                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       139004463                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            139004463                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       139004463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      1314039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data      1169694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     14882492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     19894756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     64691553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     44826662                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      4604115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      3041205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            293428979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       31025                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      47895                       # Number of write requests accepted
system.mem_ctrls.readBursts                     31025                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    47895                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1974784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2180480                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1985600                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3065280                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    169                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 13821                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs          317                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2008                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1330                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1794                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2211                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1880                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             3338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2267                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              2012                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              2135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              2244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              2491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              2717                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              2290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1680                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1942                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1957                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1908                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        50                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   12857978500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 31025                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                47895                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   18178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    7583                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      91                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    844                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     82                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        16145                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    257.526169                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   145.615679                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   317.546918                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7740     47.94%     47.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3886     24.07%     72.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1162      7.20%     79.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          608      3.77%     82.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          366      2.27%     85.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          226      1.40%     86.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          157      0.97%     87.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          126      0.78%     88.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1874     11.61%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        16145                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1141                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      26.999124                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     36.004715                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7             636     55.74%     55.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15             19      1.67%     57.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            38      3.33%     60.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31            51      4.47%     65.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            61      5.35%     70.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            45      3.94%     74.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            47      4.12%     78.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            45      3.94%     82.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            39      3.42%     85.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            37      3.24%     89.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            28      2.45%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            22      1.93%     93.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           18      1.58%     95.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           14      1.23%     96.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           12      1.05%     97.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            9      0.79%     98.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            7      0.61%     98.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            2      0.18%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            5      0.44%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            5      0.44%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            1      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1141                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1141                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      29.859772                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.747699                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     66.115340                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31          1065     93.34%     93.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47            23      2.02%     95.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63             3      0.26%     95.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79             1      0.09%     95.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143            6      0.53%     96.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159            7      0.61%     96.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175            6      0.53%     97.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            2      0.18%     97.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            3      0.26%     97.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            1      0.09%     97.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239            1      0.09%     97.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287            1      0.09%     98.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303            2      0.18%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319            2      0.18%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            2      0.18%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            1      0.09%     98.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383            5      0.44%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            1      0.09%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::432-447            1      0.09%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::464-479            1      0.09%     99.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            1      0.09%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            2      0.18%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-687            1      0.09%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::688-703            2      0.18%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-719            1      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1141                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    576105853                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1154655853                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  154280000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     18670.79                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                37420.79                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       153.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       169.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    154.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    238.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.84                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    19967                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   28817                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                84.57                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     162924.21                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                113180760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 61755375                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               279926400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              169840800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            993726240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           3329428995                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           6208203750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            11156062320                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            733.247527                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  10240390250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     429260000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2185361500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                149499000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 81571875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               339495000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy              182321280                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            993726240                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3335298570                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy           6203055000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            11284966965                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            741.719962                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  10250720250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     429260000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2175207250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      15                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       596                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     205     36.09%     36.09% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      2      0.35%     36.44% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     14      2.46%     38.91% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.18%     39.08% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    346     60.92%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 568                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      205     48.01%     48.01% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       2      0.47%     48.48% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      14      3.28%     51.76% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.23%     51.99% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     205     48.01%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  427                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             13384974000     99.25%     99.25% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                1402500      0.01%     99.26% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                5341500      0.04%     99.30% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1527500      0.01%     99.31% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               93011500      0.69%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         13486257000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.592486                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.751761                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                  536     92.57%     92.57% # number of callpals executed
system.cpu0.kern.callpal::rdps                     28      4.84%     97.41% # number of callpals executed
system.cpu0.kern.callpal::rti                      15      2.59%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   579                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               17                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements              282                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          487.102733                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs               3035                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              282                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.762411                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data            1                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   486.102733                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.001953                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.949419                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.951373                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          422                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           105248                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          105248                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        17389                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          17389                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data         7115                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total          7115                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          247                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          247                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          137                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          137                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        24504                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           24504                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        24504                       # number of overall hits
system.cpu0.dcache.overall_hits::total          24504                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          997                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          997                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          209                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          209                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           53                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           53                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           54                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           54                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         1206                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          1206                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         1206                       # number of overall misses
system.cpu0.dcache.overall_misses::total         1206                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data     48529180                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     48529180                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8612062                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8612062                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data      2948998                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      2948998                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data       996526                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       996526                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data         5000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data     57141242                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     57141242                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data     57141242                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     57141242                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        18386                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        18386                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data         7324                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total         7324                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          300                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          300                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          191                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          191                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        25710                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        25710                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        25710                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        25710                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.054226                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.054226                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.028536                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.028536                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.176667                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.176667                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.282723                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.282723                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.046908                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.046908                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.046908                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.046908                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 48675.205617                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 48675.205617                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 41206.038278                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 41206.038278                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 55641.471698                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 55641.471698                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data 18454.185185                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 18454.185185                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 47380.797678                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 47380.797678                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 47380.797678                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 47380.797678                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs          394                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1217                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets             21                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    30.307692                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    57.952381                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          123                       # number of writebacks
system.cpu0.dcache.writebacks::total              123                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          629                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          629                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           65                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           65                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data           18                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           18                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          694                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          694                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          694                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          694                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          368                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          368                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data          144                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          144                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data           35                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           35                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data           52                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           52                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          512                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          512                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          512                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          512                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data          200                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total          200                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data           86                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total           86                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data          286                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          286                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     21604269                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     21604269                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      5552945                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      5552945                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data      1398751                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1398751                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data       919974                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       919974                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         3500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     27157214                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     27157214                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     27157214                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     27157214                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     45020000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total     45020000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     19248500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total     19248500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data     64268500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total     64268500                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.020015                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.020015                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.019661                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.019661                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.116667                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.116667                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.272251                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.272251                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.019914                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.019914                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.019914                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.019914                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 58707.252717                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 58707.252717                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 38562.118056                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 38562.118056                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 39964.314286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 39964.314286                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data 17691.807692                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 17691.807692                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 53041.433594                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 53041.433594                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 53041.433594                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 53041.433594                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data       225100                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total       225100                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223819.767442                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223819.767442                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 224715.034965                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 224715.034965                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              757                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               5599                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              757                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.396301                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          379                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            39399                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           39399                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        18428                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total          18428                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        18428                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total           18428                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        18428                       # number of overall hits
system.cpu0.icache.overall_hits::total          18428                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          893                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          893                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          893                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           893                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          893                       # number of overall misses
system.cpu0.icache.overall_misses::total          893                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     42830602                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     42830602                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     42830602                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     42830602                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     42830602                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     42830602                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        19321                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total        19321                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        19321                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total        19321                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        19321                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total        19321                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.046219                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.046219                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.046219                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.046219                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.046219                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.046219                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 47962.600224                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 47962.600224                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 47962.600224                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 47962.600224                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 47962.600224                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 47962.600224                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs          113                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    56.500000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst          136                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          136                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst          136                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          136                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst          136                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          136                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst          757                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          757                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst          757                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          757                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst          757                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          757                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     35117108                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     35117108                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     35117108                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     35117108                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     35117108                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     35117108                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.039180                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.039180                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.039180                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.039180                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.039180                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.039180                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 46389.838838                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 46389.838838                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 46389.838838                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 46389.838838                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 46389.838838                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 46389.838838                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      15                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       982                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     255     39.35%     39.35% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     14      2.16%     41.51% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.15%     41.67% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    378     58.33%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 648                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      255     48.66%     48.66% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      14      2.67%     51.34% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.19%     51.53% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     254     48.47%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  524                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             12671309000     99.33%     99.33% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                5595000      0.04%     99.38% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1216500      0.01%     99.39% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               78141500      0.61%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         12756262000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.671958                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.808642                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.15%      0.15% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      2.03%      2.18% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.29%      2.47% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  598     86.79%     89.26% # number of callpals executed
system.cpu1.kern.callpal::rdps                     28      4.06%     93.32% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.15%     93.47% # number of callpals executed
system.cpu1.kern.callpal::rti                      35      5.08%     98.55% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      1.31%     99.85% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.15%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   689                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               35                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 15                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.600000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.066667                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.600000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         250097500     66.22%     66.22% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           127592000     33.78%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements             5046                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          498.267793                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              88041                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5046                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            17.447681                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   498.267793                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.973179                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.973179                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           85                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           462996                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          462996                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        59417                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          59417                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        30347                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         30347                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          608                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          608                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          633                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          633                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        89764                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           89764                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        89764                       # number of overall hits
system.cpu1.dcache.overall_hits::total          89764                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         9420                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9420                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        13778                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        13778                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          199                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          199                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           54                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           54                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        23198                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         23198                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        23198                       # number of overall misses
system.cpu1.dcache.overall_misses::total        23198                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    571837930                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    571837930                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    962639567                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    962639567                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data     12835250                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     12835250                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data       795016                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       795016                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        14500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        14500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1534477497                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1534477497                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1534477497                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1534477497                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        68837                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        68837                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        44125                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        44125                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          807                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          807                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          687                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          687                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       112962                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       112962                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       112962                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       112962                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.136845                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.136845                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.312249                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.312249                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.246592                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.246592                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.078603                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.078603                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.205361                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.205361                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.205361                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.205361                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 60704.663482                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 60704.663482                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 69867.873929                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 69867.873929                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 64498.743719                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 64498.743719                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data 14722.518519                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 14722.518519                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 66146.973748                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 66146.973748                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 66146.973748                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 66146.973748                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs        87527                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         1736                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1867                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             17                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    46.881093                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   102.117647                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2885                       # number of writebacks
system.cpu1.dcache.writebacks::total             2885                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6337                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6337                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data        11706                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        11706                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data           71                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           71                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        18043                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        18043                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        18043                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        18043                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3083                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3083                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data         2072                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         2072                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data          128                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          128                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data           53                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           53                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5155                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5155                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5155                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5155                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data           16                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total           16                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data           16                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total           16                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    214016031                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    214016031                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data    160053275                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    160053275                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data      7920500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      7920500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data       716984                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       716984                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        13000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    374069306                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    374069306                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    374069306                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    374069306                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      3607500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total      3607500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data      3607500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      3607500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.044787                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.044787                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.046958                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.046958                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.158612                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.158612                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.077147                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.077147                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.045635                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.045635                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.045635                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.045635                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 69418.109309                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 69418.109309                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 77245.789093                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 77245.789093                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 61878.906250                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 61878.906250                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data        13528                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total        13528                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 72564.365858                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 72564.365858                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 72564.365858                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 72564.365858                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 225468.750000                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 225468.750000                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 225468.750000                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 225468.750000                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             3991                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.997740                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              90759                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3991                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            22.740917                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.997740                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999996                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           86                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           134247                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          134247                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        60359                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          60359                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        60359                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           60359                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        60359                       # number of overall hits
system.cpu1.icache.overall_hits::total          60359                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         4767                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4767                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         4767                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4767                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         4767                       # number of overall misses
system.cpu1.icache.overall_misses::total         4767                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst    325327850                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    325327850                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst    325327850                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    325327850                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst    325327850                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    325327850                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        65126                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        65126                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        65126                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        65126                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        65126                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        65126                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.073197                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.073197                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.073197                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.073197                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.073197                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.073197                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 68245.825467                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68245.825467                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 68245.825467                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68245.825467                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 68245.825467                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68245.825467                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          366                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    33.272727                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst          773                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          773                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst          773                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          773                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst          773                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          773                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst         3994                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3994                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst         3994                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3994                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst         3994                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3994                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst    272854624                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    272854624                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst    272854624                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    272854624                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst    272854624                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    272854624                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.061327                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.061327                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.061327                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.061327                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.061327                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.061327                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 68316.130195                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68316.130195                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 68316.130195                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68316.130195                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 68316.130195                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68316.130195                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      78                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      4549                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                    1027     37.97%     37.97% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     18      0.67%     38.63% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     14      0.52%     39.15% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.04%     39.19% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   1645     60.81%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                2705                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                     1026     49.23%     49.23% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      18      0.86%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      14      0.67%     50.77% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.05%     50.82% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                    1025     49.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 2084                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             12746356000     94.50%     94.50% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               17354500      0.13%     94.63% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                6176500      0.05%     94.67% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 477000      0.00%     94.68% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              718038000      5.32%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         13488402000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999026                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.623100                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.770425                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::4                         3     20.00%     20.00% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      6.67%     26.67% # number of syscalls executed
system.cpu2.kern.syscall::17                        4     26.67%     53.33% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      6.67%     60.00% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      6.67%     66.67% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      6.67%     73.33% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      6.67%     80.00% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      6.67%     86.67% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      6.67%     93.33% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      6.67%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    15                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.13%      0.13% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  153      4.82%      4.95% # number of callpals executed
system.cpu2.kern.callpal::tbi                       6      0.19%      5.14% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 2469     77.81%     82.95% # number of callpals executed
system.cpu2.kern.callpal::rdps                    115      3.62%     86.57% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.03%     86.61% # number of callpals executed
system.cpu2.kern.callpal::rti                     203      6.40%     93.00% # number of callpals executed
system.cpu2.kern.callpal::callsys                  30      0.95%     93.95% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.06%     94.01% # number of callpals executed
system.cpu2.kern.callpal::rdunique                189      5.96%     99.97% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.03%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  3173                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              355                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                169                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                168                      
system.cpu2.kern.mode_good::user                  169                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.473239                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.643130                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       15298556500     98.74%     98.74% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user           195292500      1.26%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     153                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements            14274                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          508.597969                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             287110                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            14274                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            20.114194                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     9.796031                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   498.801938                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.019133                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.974223                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.993355                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          458                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          1429148                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         1429148                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       204317                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         204317                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        92924                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         92924                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         4184                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         4184                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         4259                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         4259                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       297241                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          297241                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       297241                       # number of overall hits
system.cpu2.dcache.overall_hits::total         297241                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        20813                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        20813                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data        26500                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        26500                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          567                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          567                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           68                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           68                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        47313                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         47313                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        47313                       # number of overall misses
system.cpu2.dcache.overall_misses::total        47313                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1080536445                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1080536445                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data   1774475717                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1774475717                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data     28518687                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     28518687                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data       677512                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       677512                       # number of StoreCondReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2855012162                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2855012162                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2855012162                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2855012162                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       225130                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       225130                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       119424                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       119424                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         4751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         4751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         4327                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4327                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       344554                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       344554                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       344554                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       344554                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.092449                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.092449                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.221898                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.221898                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.119343                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.119343                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.015715                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.015715                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.137317                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.137317                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.137317                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.137317                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 51916.419786                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 51916.419786                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 66961.347811                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 66961.347811                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 50297.507937                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 50297.507937                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  9963.411765                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  9963.411765                       # average StoreCondReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 60343.080380                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 60343.080380                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 60343.080380                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 60343.080380                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       144947                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          553                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             3227                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    44.916951                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           79                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         6807                       # number of writebacks
system.cpu2.dcache.writebacks::total             6807                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        10616                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        10616                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data        22350                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        22350                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data          155                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          155                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        32966                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        32966                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        32966                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        32966                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        10197                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        10197                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data         4150                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         4150                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data          412                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          412                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data           68                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           68                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        14347                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        14347                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        14347                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        14347                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data          181                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total          181                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data          319                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          319                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data          500                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          500                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    557224355                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    557224355                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data    304156576                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total    304156576                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data     18841563                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     18841563                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data       575488                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       575488                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    861380931                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    861380931                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    861380931                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    861380931                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     29640500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     29640500                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     53419000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total     53419000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     83059500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     83059500                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.045294                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.045294                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.034750                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.034750                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.086719                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.086719                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.015715                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.015715                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.041639                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.041639                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.041639                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.041639                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 54645.911052                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 54645.911052                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 73290.741205                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 73290.741205                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 45731.949029                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 45731.949029                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  8463.058824                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  8463.058824                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 60039.097442                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 60039.097442                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 60039.097442                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 60039.097442                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 163759.668508                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 163759.668508                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 167457.680251                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 167457.680251                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       166119                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total       166119                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            28029                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.984466                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             217949                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            28029                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             7.775839                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     8.638564                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   503.345902                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.016872                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.983097                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999970                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          332                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           471775                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          471775                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       190927                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         190927                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       190927                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          190927                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       190927                       # number of overall hits
system.cpu2.icache.overall_hits::total         190927                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        30935                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        30935                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        30935                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         30935                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        30935                       # number of overall misses
system.cpu2.icache.overall_misses::total        30935                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst   1496770462                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1496770462                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst   1496770462                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1496770462                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst   1496770462                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1496770462                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       221862                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       221862                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       221862                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       221862                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       221862                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       221862                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.139434                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.139434                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.139434                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.139434                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.139434                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.139434                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 48384.369226                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 48384.369226                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 48384.369226                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 48384.369226                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 48384.369226                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 48384.369226                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         2205                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               41                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    53.780488                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst         2884                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         2884                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst         2884                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         2884                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst         2884                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         2884                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst        28051                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        28051                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst        28051                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        28051                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst        28051                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        28051                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst   1307355029                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1307355029                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst   1307355029                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1307355029                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst   1307355029                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1307355029                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.126434                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.126434                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.126434                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.126434                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.126434                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.126434                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 46606.360878                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 46606.360878                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 46606.360878                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 46606.360878                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 46606.360878                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 46606.360878                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      19                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       430                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     130     32.99%     32.99% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     14      3.55%     36.55% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.76%     37.31% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    247     62.69%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 394                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      130     47.10%     47.10% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      14      5.07%     52.17% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      1.09%     53.26% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     129     46.74%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  276                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             13320195500     99.52%     99.52% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                5058500      0.04%     99.56% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                2229000      0.02%     99.58% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               56766500      0.42%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         13384249500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.522267                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.700508                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      0.73%      0.73% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  362     87.86%     88.59% # number of callpals executed
system.cpu3.kern.callpal::rdps                     31      7.52%     96.12% # number of callpals executed
system.cpu3.kern.callpal::rti                      16      3.88%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   412                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel               19                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements              726                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          446.501737                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               4854                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              726                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             6.685950                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   446.501737                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.872074                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.872074                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          412                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            78376                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           78376                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        11458                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          11458                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         5080                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          5080                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          104                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          104                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           67                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           67                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        16538                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           16538                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        16538                       # number of overall hits
system.cpu3.dcache.overall_hits::total          16538                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1015                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1015                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         1542                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1542                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           41                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           47                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           47                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2557                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2557                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2557                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2557                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data     62931476                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total     62931476                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    105154245                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    105154245                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data      1288998                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1288998                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data       816015                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       816015                       # number of StoreCondReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    168085721                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    168085721                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    168085721                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    168085721                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        12473                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        12473                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         6622                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         6622                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          114                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          114                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        19095                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        19095                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        19095                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        19095                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.081376                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.081376                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.232860                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.232860                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.282759                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.282759                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.412281                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.412281                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.133909                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.133909                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.133909                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.133909                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 62001.454187                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 62001.454187                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 68193.414397                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 68193.414397                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 31438.975610                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 31438.975610                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data 17362.021277                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 17362.021277                       # average StoreCondReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 65735.518576                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 65735.518576                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 65735.518576                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 65735.518576                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         6998                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs               74                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    94.567568                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          403                       # number of writebacks
system.cpu3.dcache.writebacks::total              403                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data          321                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total          321                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         1228                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         1228                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data            5                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1549                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1549                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1549                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1549                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          694                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          694                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          314                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          314                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data           36                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           36                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data           47                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           47                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         1008                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         1008                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         1008                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         1008                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total            4                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data           29                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total           29                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data           33                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total           33                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     44776775                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     44776775                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     19668473                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     19668473                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data      1196002                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1196002                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data       745485                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       745485                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     64445248                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     64445248                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     64445248                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     64445248                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       618500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total       618500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      5614000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total      5614000                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data      6232500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      6232500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.055640                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.055640                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.047418                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.047418                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.248276                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.248276                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.412281                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.412281                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.052789                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.052789                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.052789                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.052789                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 64519.848703                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 64519.848703                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 62638.449045                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 62638.449045                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 33222.277778                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33222.277778                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data 15861.382979                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 15861.382979                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 63933.777778                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 63933.777778                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 63933.777778                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 63933.777778                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       154625                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total       154625                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 193586.206897                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 193586.206897                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 188863.636364                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 188863.636364                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1604                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              12611                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1604                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             7.862219                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          479                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            26684                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           26684                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        10628                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          10628                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        10628                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           10628                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        10628                       # number of overall hits
system.cpu3.icache.overall_hits::total          10628                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1912                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1912                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1912                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1912                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1912                       # number of overall misses
system.cpu3.icache.overall_misses::total         1912                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst    114149862                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    114149862                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst    114149862                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    114149862                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst    114149862                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    114149862                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        12540                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        12540                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        12540                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        12540                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        12540                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        12540                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.152472                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.152472                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.152472                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.152472                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.152472                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.152472                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 59701.810669                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 59701.810669                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 59701.810669                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 59701.810669                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 59701.810669                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 59701.810669                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           79                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    13.166667                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst          308                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          308                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst          308                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          308                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst          308                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          308                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst         1604                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         1604                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst         1604                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         1604                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst         1604                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         1604                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     93931113                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     93931113                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     93931113                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     93931113                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     93931113                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     93931113                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.127911                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.127911                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.127911                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.127911                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.127911                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.127911                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 58560.544264                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 58560.544264                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 58560.544264                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 58560.544264                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 58560.544264                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 58560.544264                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 155                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1277952                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        157                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  431                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 431                       # Transaction distribution
system.iobus.trans_dist::WriteReq               20418                       # Transaction distribution
system.iobus.trans_dist::WriteResp                450                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp        19968                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          244                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           14                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          528                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1670                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        40028                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        40028                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   41698                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          976                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           21                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          264                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         1827                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1278320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1278320                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1280147                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               224000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                15000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               12000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              332000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              702000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy           116511480                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.9                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1220000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            20060046                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iocache.tags.replacements                20014                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                20014                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               180126                       # Number of tag accesses
system.iocache.tags.data_accesses              180126                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           46                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               46                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide        19968                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total        19968                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide           46                       # number of demand (read+write) misses
system.iocache.demand_misses::total                46                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           46                       # number of overall misses
system.iocache.overall_misses::total               46                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide      5683964                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      5683964                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide   4335914470                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total   4335914470                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide      5683964                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total      5683964                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide      5683964                       # number of overall miss cycles
system.iocache.overall_miss_latency::total      5683964                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide           46                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             46                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide        19968                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total        19968                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           46                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              46                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           46                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             46                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 123564.434783                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 123564.434783                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 217143.152544                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 217143.152544                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 123564.434783                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 123564.434783                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 123564.434783                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 123564.434783                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs         38647                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                 5690                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     6.792091                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           19968                       # number of writebacks
system.iocache.writebacks::total                19968                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide           46                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide        19968                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total        19968                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide           46                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide           46                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide      3256000                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3256000                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide   3297522526                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total   3297522526                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide      3256000                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total      3256000                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide      3256000                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total      3256000                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 70782.608696                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 70782.608696                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 165140.350861                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 165140.350861                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 70782.608696                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 70782.608696                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 70782.608696                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 70782.608696                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     32373                       # number of replacements
system.l2.tags.tagsinuse                  2853.224006                       # Cycle average of tags in use
system.l2.tags.total_refs                       20799                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     32373                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.642480                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      694.705232                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    19.482851                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data    20.668259                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   133.046972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   138.100016                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  1234.253194                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   512.926606                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    60.179430                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data    39.861445                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.042401                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.001189                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.001261                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.008121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.008429                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.075333                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.031307                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.003673                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.002433                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.174147                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2735                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          773                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          450                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          902                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          547                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.166931                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1078107                       # Number of tag accesses
system.l2.tags.data_accesses                  1078107                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst          406                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data           78                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst          908                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          609                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst        14992                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         4503                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst          590                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          141                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   22227                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            10218                       # number of Writeback hits
system.l2.Writeback_hits::total                 10218                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   16                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 12                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          179                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          520                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   719                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst          406                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data           84                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          908                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          788                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst        14992                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         5023                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          590                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          155                       # number of demand (read+write) hits
system.l2.demand_hits::total                    22946                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          406                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data           84                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          908                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          788                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst        14992                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         5023                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          590                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          155                       # number of overall hits
system.l2.overall_hits::total                   22946                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst          351                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          221                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst         3082                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2263                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst        13033                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         5583                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst         1014                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          444                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 25991                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data           90                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           49                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           47                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           44                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                230                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               77                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           29                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         1758                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data         3456                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          190                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5433                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst          351                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          250                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         3082                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4021                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        13033                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         9039                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         1014                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          634                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31424                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst          351                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          250                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         3082                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4021                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        13033                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         9039                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         1014                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          634                       # number of overall misses
system.l2.overall_misses::total                 31424                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst     30034000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     21115500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst    259216500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    211099500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst   1121600456                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    515885628                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst     86081250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     43457750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      2288490584                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data       160498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data       348491                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data       507487                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data       124497                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1140973                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data        94497                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data        31499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data        93997                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data        61998                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       281991                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data      2435499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data    154037748                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data    292362744                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data     17693000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     466528991                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst     30034000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     23550999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst    259216500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    365137248                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst   1121600456                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    808248372                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst     86081250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     61150750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2755019575                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst     30034000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     23550999                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst    259216500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    365137248                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst   1121600456                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    808248372                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst     86081250                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     61150750                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2755019575                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst          757                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          299                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst         3990                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         2872                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst        28025                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        10086                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst         1604                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          585                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               48218                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        10218                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             10218                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           94                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           51                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           57                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              246                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           28                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             89                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           35                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         1937                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data         3976                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          204                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6152                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst          757                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          334                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         3990                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4809                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst        28025                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        14062                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1604                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          789                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                54370                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst          757                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          334                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         3990                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4809                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst        28025                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        14062                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1604                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          789                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               54370                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.463672                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.739130                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.772431                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.787953                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.465049                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.553540                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.632170                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.758974                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.539031                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.957447                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.960784                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.824561                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.934959                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.928571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.904762                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.866667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.760000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.865169                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.828571                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.907589                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.869215                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.931373                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.883127                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.463672                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.748503                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.772431                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.836141                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.465049                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.642796                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.632170                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.803549                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.577966                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.463672                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.748503                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.772431                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.836141                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.465049                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.642796                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.632170                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.803549                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.577966                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 85566.951567                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 95545.248869                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 84106.586632                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 93283.031374                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 86058.501957                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 92402.942504                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 84892.751479                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 97877.815315                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 88049.347236                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  1783.311111                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  7112.061224                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data 10797.595745                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  2829.477273                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4960.752174                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  3634.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  1657.842105                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  7230.538462                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  3263.052632                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  3662.220779                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 83982.724138                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 87621.017065                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 84595.701389                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 93121.052632                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85869.499540                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 85566.951567                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 94203.996000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 84106.586632                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 90807.572246                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 86058.501957                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 89417.897113                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 84892.751479                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 96452.287066                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87672.466109                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 85566.951567                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 94203.996000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 84106.586632                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 90807.572246                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 86058.501957                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 89417.897113                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 84892.751479                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 96452.287066                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87672.466109                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 7959                       # number of writebacks
system.l2.writebacks::total                      7959                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst           87                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data           14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst           92                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data           21                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst           36                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data           27                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst           89                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data           22                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                388                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst           87                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data           14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst           92                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data           21                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst           36                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data           27                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst           89                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data           22                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 388                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst           87                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data           14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst           92                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data           21                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst           36                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data           27                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst           89                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data           22                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                388                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst          264                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          207                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst         2990                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2242                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst        12997                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         5556                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst          925                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          422                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            25603                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data           90                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data           49                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data           47                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data           44                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           230                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           77                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data           29                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data         1758                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data         3456                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data          190                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5433                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst          264                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          236                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst         2990                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4000                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst        12997                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         9012                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst          925                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          612                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             31036                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst          264                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          236                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst         2990                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4000                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst        12997                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         9012                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst          925                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          612                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            31036                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data          200                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data          181                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data            4                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          385                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data           86                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data           16                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data          319                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data           29                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total          450                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data          286                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data           16                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data          500                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data           33                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total          835                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst     19692000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     17135500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst    215251000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    181565000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst    955599544                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    444391372                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst     67789750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     36160750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1937584916                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data      1667058                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data       918031                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data       898037                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data       803527                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      4286653                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data       462526                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data       344016                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data       233012                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data       350515                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1390069                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data      2070501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data    132237752                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data    249526756                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data     15344000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    399179009                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst     19692000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     19206001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst    215251000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    313802752                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst    955599544                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    693918128                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst     67789750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     51504750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2336763925                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst     19692000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     19206001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst    215251000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    313802752                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst    955599544                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    693918128                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst     67789750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     51504750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2336763925                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data     42218000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     27106500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data       562500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     69887000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data     18128500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data      3387500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data     49272000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data      5218500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total     76006500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data     60346500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data      3387500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     76378500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data      5781000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    145893500                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.348745                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.692308                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.749373                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.780641                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.463764                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.550863                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.576683                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.721368                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.530984                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.957447                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.960784                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.824561                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.934959                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.928571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.904762                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.866667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.760000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.865169                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.828571                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.907589                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.869215                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.931373                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.883127                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.348745                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.706587                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.749373                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.831774                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.463764                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.640876                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.576683                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.775665                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.570830                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.348745                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.706587                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.749373                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.831774                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.463764                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.640876                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.576683                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.775665                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.570830                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 74590.909091                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 82780.193237                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 71990.301003                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 80983.496878                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 73524.624452                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 79984.048236                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 73286.216216                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 85688.981043                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 75678.042261                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18522.866667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18735.326531                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 19107.170213                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18261.977273                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18637.621739                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17789.461538                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18106.105263                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data        17924                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18448.157895                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 18052.844156                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 71396.586207                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 75220.564278                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 72201.028935                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 80757.894737                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73473.036812                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 74590.909091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 81381.360169                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 71990.301003                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 78450.688000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 73524.624452                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 76999.348424                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 73286.216216                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 84158.088235                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75292.045528                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 74590.909091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 81381.360169                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 71990.301003                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 78450.688000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 73524.624452                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 76999.348424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 73286.216216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 84158.088235                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75292.045528                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data       211090                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 149759.668508                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data       140625                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 181524.675325                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210796.511628                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 211718.750000                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 154457.680251                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 179948.275862                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 168903.333333                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 211001.748252                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 211718.750000                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data       152757                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 175181.818182                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 174722.754491                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq               26034                       # Transaction distribution
system.membus.trans_dist::ReadResp              26033                       # Transaction distribution
system.membus.trans_dist::WriteReq                450                       # Transaction distribution
system.membus.trans_dist::WriteResp               450                       # Transaction distribution
system.membus.trans_dist::Writeback             27927                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq        19968                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp        19968                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              432                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            206                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             317                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5431                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5423                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        59950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        59950                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1670                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        70972                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        72644                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 132594                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      2555904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      2555904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         1827                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      2494976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      2496803                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5052707                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              375                       # Total snoops (count)
system.membus.snoop_fanout::samples             80498                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   80498    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               80498                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1493000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           279347368                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           20243954                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy          167835853                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.3                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups          48194                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted        40244                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect          797                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups        37284                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits          11439                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    30.680721                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS           3275                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect           49                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               20112                       # DTB read hits
system.switch_cpus0.dtb.read_misses                73                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses              73                       # DTB read accesses
system.switch_cpus0.dtb.write_hits               8453                       # DTB write hits
system.switch_cpus0.dtb.write_misses               12                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses             12                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               28565                       # DTB hits
system.switch_cpus0.dtb.data_misses                85                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses              85                       # DTB accesses
system.switch_cpus0.itb.fetch_hits               3737                       # ITB hits
system.switch_cpus0.itb.fetch_misses                1                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses           3738                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  288909                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles        38118                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts                142730                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches              48194                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        14714                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               212075                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles           3102                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles          209                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           37                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles          356                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.CacheLines            19321                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes          550                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples       252346                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.565612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.809357                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0          223486     88.56%     88.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            2197      0.87%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2            6185      2.45%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            2459      0.97%     92.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4            3463      1.37%     94.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5            1638      0.65%     94.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            1836      0.73%     95.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7             928      0.37%     95.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8           10154      4.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total       252346                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.166814                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.494031                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles           28412                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       200591                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles            19673                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2184                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles          1486                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved         2031                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred           65                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts        108968                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts          208                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles          1486                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles           29846                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          64640                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       129935                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles            20432                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         6007                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts        101217                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          2022                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents           579                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents            13                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands        69519                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups       116342                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups       116327                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps        55354                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps           14123                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4063                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          263                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            19819                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads        21714                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores         9380                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         6980                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         3127                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded             91649                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         6316                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued            87561                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued          248                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined        21930                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined         9530                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4690                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples       252346                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.346988                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.019636                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0       213083     84.44%     84.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1        17919      7.10%     91.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2         9426      3.74%     95.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3         4089      1.62%     96.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4         3998      1.58%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5         1764      0.70%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6         1165      0.46%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7          495      0.20%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          407      0.16%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total       252346                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu            464     18.83%     18.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     18.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1205     48.90%     67.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          795     32.26%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu        55004     62.82%     62.82% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult          144      0.16%     62.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     62.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     62.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     62.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     62.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     62.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     62.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     62.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     62.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     62.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     62.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     62.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     62.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     62.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     62.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     62.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     62.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     62.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     62.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     62.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     62.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     62.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     62.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     62.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     62.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead        21287     24.31%     87.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite         8703      9.94%     97.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess         2423      2.77%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total         87561                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.303075                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               2464                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.028140                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads       430174                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes       120067                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses        84677                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses         90025                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads          767                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads         4940                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          177                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1757                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          201                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked          271                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles          1486                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          63038                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles          577                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts        98899                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          567                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts        21714                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts         9380                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         5205                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           226                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          283                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          177                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect          392                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         1075                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts         1467                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts        86076                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts        20193                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts         1479                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                  934                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs               28673                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches           15549                       # Number of branches executed
system.switch_cpus0.iew.exec_stores              8480                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.297935                       # Inst execution rate
system.switch_cpus0.iew.wb_sent                 85262                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count                84677                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers            43135                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers            56781                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.293092                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.759673                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts        22447                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1622                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts         1328                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples       248482                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.307137                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.131172                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0       219461     88.32%     88.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1        12801      5.15%     93.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2         6483      2.61%     96.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3         3019      1.21%     97.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4         1710      0.69%     97.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5         1274      0.51%     98.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6          557      0.22%     98.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7          474      0.19%     98.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8         2703      1.09%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total       248482                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts        76318                       # Number of instructions committed
system.switch_cpus0.commit.committedOps         76318                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                 24377                       # Number of memory references committed
system.switch_cpus0.commit.loads                16758                       # Number of loads committed
system.switch_cpus0.commit.membars                776                       # Number of memory barriers committed
system.switch_cpus0.commit.branches             13828                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts            73411                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls         2741                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass          341      0.45%      0.45% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu        48251     63.22%     63.67% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult          122      0.16%     63.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     63.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     63.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     63.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     63.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     63.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     63.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     63.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     63.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     63.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     63.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     63.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     63.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     63.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     63.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     63.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     63.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     63.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     63.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     63.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     63.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     63.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     63.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     63.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     63.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     63.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead        17534     22.97%     86.81% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite         7647     10.02%     96.83% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess         2423      3.17%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total        76318                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events         2703                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads              344293                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes             201435                       # The number of ROB writes
system.switch_cpus0.timesIdled                    511                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  36563                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles            26685132                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts              75977                       # Number of Instructions Simulated
system.switch_cpus0.committedOps                75977                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      3.802585                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                3.802585                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.262979                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.262979                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads          103504                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes          61971                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads          30436                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1796                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups          80916                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted        61984                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect         4738                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups        55508                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits          35749                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    64.403329                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS           6563                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect          210                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               86947                       # DTB read hits
system.switch_cpus1.dtb.read_misses               676                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    3                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           37257                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              48752                       # DTB write hits
system.switch_cpus1.dtb.write_misses              108                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  32                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          20329                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              135699                       # DTB hits
system.switch_cpus1.dtb.data_misses               784                       # DTB misses
system.switch_cpus1.dtb.data_acv                   35                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           57586                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              31941                       # ITB hits
system.switch_cpus1.itb.fetch_misses             1003                       # ITB misses
system.switch_cpus1.itb.fetch_acv                  10                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          32944                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                  837668                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles       163067                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts                466329                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches              80916                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        42312                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               303071                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          12586                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.MiscStallCycles          425                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles        61279                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles          336                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           53                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines            65127                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes         3010                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples       534524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.872419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.191646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0          442925     82.86%     82.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1            8273      1.55%     84.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           12322      2.31%     86.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3            8263      1.55%     88.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           14922      2.79%     91.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5            5819      1.09%     92.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            6280      1.17%     93.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            3600      0.67%     93.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           32120      6.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total       534524                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.096597                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.556699                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles          132794                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       316716                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles            72268                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         7066                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles          5680                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved         5802                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          630                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts        424820                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2052                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles          5680                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles          137681                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          80474                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       166541                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles            74080                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        70068                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts        408892                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          475                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          5411                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents          9020                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents         49821                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands       281033                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups       515938                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups       515607                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          290                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps       210092                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps           70943                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         8121                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1076                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            48775                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads        83605                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        52695                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10503                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         7875                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded            375854                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        10006                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued           361622                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          479                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined        88059                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined        45669                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         7136                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples       534524                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.676531                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.416006                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0       395641     74.02%     74.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1        47602      8.91%     82.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2        30019      5.62%     88.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        23835      4.46%     93.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        18878      3.53%     96.53% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5         9156      1.71%     98.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6         5749      1.08%     99.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         2461      0.46%     99.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1183      0.22%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total       534524                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            785      8.05%      8.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      8.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      8.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      8.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      8.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      8.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      8.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      8.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      8.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      8.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      8.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      8.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      8.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      8.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      8.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      8.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      8.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      8.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      8.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      8.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      8.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      8.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      8.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      8.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      8.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      8.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      8.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      8.05% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          6002     61.57%     69.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         2961     30.38%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            6      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       215793     59.67%     59.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult          273      0.08%     59.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     59.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd           52      0.01%     59.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     59.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     59.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     59.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            3      0.00%     59.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     59.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     59.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     59.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     59.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     59.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     59.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     59.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     59.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     59.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     59.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     59.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     59.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead        90426     25.01%     84.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        49878     13.79%     98.56% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess         5191      1.44%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total        361622                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.431701                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               9748                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.026956                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      1267008                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes       473748                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses       340314                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads          988                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes          549                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          441                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses        370832                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses            532                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         6309                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        20215                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           75                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          393                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         7830                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        12397                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles          5680                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          26735                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        43099                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts       393362                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         1711                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts        83605                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        52695                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8259                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           194                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        42851                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          393                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect         1856                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         3763                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts         5619                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts       356677                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts        87791                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts         4946                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                 7502                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              136747                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches           50774                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             48956                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.425798                       # Inst execution rate
system.switch_cpus1.iew.wb_sent                342704                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count               340755                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           171808                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers           224782                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.406790                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.764332                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts        89228                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2870                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts         5107                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples       519284                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.583715                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.634069                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0       418623     80.62%     80.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1        45624      8.79%     89.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        15111      2.91%     92.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3         8297      1.60%     93.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4         7367      1.42%     95.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5         3802      0.73%     96.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         3562      0.69%     96.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         2657      0.51%     97.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        14241      2.74%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total       519284                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       303114                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        303114                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                108255                       # Number of memory references committed
system.switch_cpus1.commit.loads                63390                       # Number of loads committed
system.switch_cpus1.commit.membars               1126                       # Number of memory barriers committed
system.switch_cpus1.commit.branches             43176                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               385                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           292764                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls         4169                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass         5315      1.75%      1.75% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu       182648     60.26%     62.01% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult          249      0.08%     62.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     62.09% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd           46      0.02%     62.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     62.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     62.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     62.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            3      0.00%     62.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     62.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     62.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     62.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     62.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     62.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     62.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     62.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     62.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     62.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     62.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     62.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     62.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.11% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead        64516     21.28%     83.39% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite        45146     14.89%     98.29% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess         5191      1.71%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total       303114                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events        14241                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads              893561                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes             799992                       # The number of ROB writes
system.switch_cpus1.timesIdled                   2989                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 303144                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles            24671045                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts             297805                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               297805                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      2.812807                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.812807                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.355517                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.355517                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads          464766                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes         243361                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              267                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             158                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads          31733                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          4008                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups         388787                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted       318777                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect        14989                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups       249808                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits         109200                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    43.713572                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS          27095                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect         1042                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              257224                       # DTB read hits
system.switch_cpus2.dtb.read_misses              2640                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   28                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses           20739                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             132443                       # DTB write hits
system.switch_cpus2.dtb.write_misses              852                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  21                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          11477                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              389667                       # DTB hits
system.switch_cpus2.dtb.data_misses              3492                       # DTB misses
system.switch_cpus2.dtb.data_acv                   49                       # DTB access violations
system.switch_cpus2.dtb.data_accesses           32216                       # DTB accesses
system.switch_cpus2.itb.fetch_hits              45905                       # ITB hits
system.switch_cpus2.itb.fetch_misses              955                       # ITB misses
system.switch_cpus2.itb.fetch_acv                  59                       # ITB acv
system.switch_cpus2.itb.fetch_accesses          46860                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 3584784                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles       899395                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1704451                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             388787                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       136295                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              1125992                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          43940                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles         1465                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles        26618                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles         7813                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           83                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines           221862                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        10823                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2083336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.818135                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.171959                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         1765339     84.74%     84.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           24959      1.20%     85.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           41660      2.00%     87.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           22129      1.06%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           47299      2.27%     91.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           17118      0.82%     92.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           26263      1.26%     93.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           11131      0.53%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          127438      6.12%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2083336                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.108455                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.475468                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles          733099                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      1068857                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           237057                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        24779                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         19544                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        20315                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2459                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1422308                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         8130                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         19544                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles          750386                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         247691                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       688906                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           244161                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       132648                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1350494                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         2188                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          5972                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents         14312                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents         70514                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands       942605                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      1663784                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      1662450                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups         1094                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps       745760                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          196841                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        43682                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         5752                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           191199                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       262825                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       142585                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        49399                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        25008                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1232982                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        50459                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1196004                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1601                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       253796                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       118548                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved        33873                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2083336                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.574081                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.308661                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1598289     76.72%     76.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       190584      9.15%     85.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       103407      4.96%     90.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        72167      3.46%     94.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        60129      2.89%     97.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        28061      1.35%     98.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        18544      0.89%     99.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         7220      0.35%     99.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         4935      0.24%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2083336                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2737      8.56%      8.56% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             3      0.01%      8.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      8.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         19050     59.57%     68.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        10188     31.86%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass           15      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       757809     63.36%     63.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult         2362      0.20%     63.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     63.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd          520      0.04%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt           13      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            1      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            6      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       274438     22.95%     86.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       135428     11.32%     97.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess        25412      2.12%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1196004                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.333633                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              31978                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.026737                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4503512                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1535458                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1142209                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads         5411                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes         3019                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses         2513                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1225094                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses           2873                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         9350                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        56855                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           80                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation         1267                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        18312                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          224                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked        21243                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         19544                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         119666                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       106102                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1306442                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         5488                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       262825                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       142585                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        40075                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          1221                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents       104664                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents         1267                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect         4955                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        13409                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        18364                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1179576                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       261491                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        16428                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                23001                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              395308                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          176666                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            133817                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.329051                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1151823                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1144722                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           553006                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers           709725                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.319328                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.779183                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts       257101                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        16586                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        17112                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2036489                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.513377                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.490221                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1659404     81.48%     81.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       171877      8.44%     89.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        75163      3.69%     93.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        34148      1.68%     95.29% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        20119      0.99%     96.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        13190      0.65%     96.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         8246      0.40%     97.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         9799      0.48%     97.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        44543      2.19%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2036489                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1045486                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1045486                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                330242                       # Number of memory references committed
system.switch_cpus2.commit.loads               205969                       # Number of loads committed
system.switch_cpus2.commit.membars               8131                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            156265                       # Number of branches committed
system.switch_cpus2.commit.fp_insts              2431                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1005481                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        17412                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass        15862      1.52%      1.52% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu       662644     63.38%     64.90% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult         2283      0.22%     65.12% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     65.12% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd          475      0.05%     65.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt           11      0.00%     65.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            1      0.00%     65.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            6      0.00%     65.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.16% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead       214100     20.48%     85.64% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite       124692     11.93%     97.57% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess        25412      2.43%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total      1045486                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events        44543                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads             3276612                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2652243                       # The number of ROB writes
system.switch_cpus2.timesIdled                  20774                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1501448                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles            23393107                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts            1029639                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1029639                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      3.481593                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                3.481593                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.287225                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.287225                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         1516892                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes         836007                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads             1066                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes            1070                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads          65114                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         22168                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups          16192                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted        11371                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect         1492                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups        12203                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits           5733                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    46.980251                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS           1773                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect          112                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               13233                       # DTB read hits
system.switch_cpus3.dtb.read_misses                73                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses             100                       # DTB read accesses
system.switch_cpus3.dtb.write_hits               7828                       # DTB write hits
system.switch_cpus3.dtb.write_misses               12                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses             12                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               21061                       # DTB hits
system.switch_cpus3.dtb.data_misses                85                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses             112                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                867                       # ITB hits
system.switch_cpus3.itb.fetch_misses              469                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           1336                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                  245649                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles        49836                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts                 87388                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches              16192                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches         7506                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles                46060                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles           4016                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.MiscStallCycles          242                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles        40225                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles          457                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.CacheLines            12540                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes          998                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples       138828                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.629470                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.919918                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0          122374     88.15%     88.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1            1485      1.07%     89.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2            1457      1.05%     90.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3            1314      0.95%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4            2984      2.15%     93.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5            1193      0.86%     94.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            1007      0.73%     94.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7            1008      0.73%     95.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8            6006      4.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total       138828                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.065915                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.355743                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles           41805                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        80647                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles            13585                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1031                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles          1760                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved         1171                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          252                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts         79473                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1023                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles          1760                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles           42989                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          14298                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        55997                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles            13410                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        10374                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts         75396                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents           589                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents           694                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents          6893                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands        52252                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups        91581                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups        91497                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups           66                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps        34794                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps           17458                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         2596                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          176                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            11031                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads        15064                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores         8814                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         2524                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores         1464                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded             67320                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3781                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued            61909                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued          153                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined        22440                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined        10287                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         2962                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples       138828                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.445940                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.140643                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0       112061     80.72%     80.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1        11662      8.40%     89.12% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2         5616      4.05%     93.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3         3671      2.64%     95.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4         2982      2.15%     97.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5         1584      1.14%     99.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6          778      0.56%     99.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7          306      0.22%     99.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8          168      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total       138828                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu             66      4.53%      4.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      4.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      4.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%      4.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      4.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      4.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      4.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      4.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      4.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      4.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      4.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      4.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      4.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      4.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      4.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      4.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      4.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      4.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      4.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      4.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%      4.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      4.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%      4.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%      4.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      4.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      4.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%      4.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      4.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead           834     57.28%     61.81% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite          556     38.19%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu        37886     61.20%     61.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult          151      0.24%     61.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     61.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd           16      0.03%     61.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     61.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     61.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     61.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     61.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     61.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     61.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     61.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     61.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     61.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     61.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     61.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     61.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     61.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     61.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     61.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     61.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     61.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     61.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead        14022     22.65%     84.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite         8064     13.03%     97.14% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess         1770      2.86%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total         61909                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.252022                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               1456                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.023518                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads       263939                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes        93491                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses        59098                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads          316                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes          159                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses          146                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses         63195                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses            170                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads          587                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads         5148                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          120                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         2033                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            7                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           79                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles          1760                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          12936                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1042                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts        71964                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          578                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts        15064                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts         8814                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         3428                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents            88                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents          936                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          120                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect          521                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect         1296                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts         1817                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts        60431                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts        13327                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts         1478                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  863                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs               21195                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches            8633                       # Number of branches executed
system.switch_cpus3.iew.exec_stores              7868                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.246005                       # Inst execution rate
system.switch_cpus3.iew.wb_sent                 59591                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count                59244                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers            26999                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers            35990                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.241173                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.750181                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts        22932                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          819                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts         1674                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples       134790                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.363462                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.182865                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0       115168     85.44%     85.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1         9571      7.10%     92.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2         3267      2.42%     94.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3         2357      1.75%     96.72% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4         1472      1.09%     97.81% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5          748      0.55%     98.36% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6          541      0.40%     98.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7          387      0.29%     99.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8         1279      0.95%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total       134790                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts        48991                       # Number of instructions committed
system.switch_cpus3.commit.committedOps         48991                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                 16697                       # Number of memory references committed
system.switch_cpus3.commit.loads                 9916                       # Number of loads committed
system.switch_cpus3.commit.membars                234                       # Number of memory barriers committed
system.switch_cpus3.commit.branches              6932                       # Number of branches committed
system.switch_cpus3.commit.fp_insts               141                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts            47135                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls         1018                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass          330      0.67%      0.67% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu        29814     60.86%     61.53% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult          130      0.27%     61.80% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     61.80% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd           11      0.02%     61.82% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.82% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead        10150     20.72%     82.54% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite         6786     13.85%     96.39% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess         1770      3.61%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total        48991                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events         1279                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads              205184                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes             147906                       # The number of ROB writes
system.switch_cpus3.timesIdled                   1185                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 106821                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles            26522850                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts              48661                       # Number of Instructions Simulated
system.switch_cpus3.committedOps                48661                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      5.048170                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                5.048170                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.198092                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.198092                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads           76891                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes          43003                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads               66                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes              68                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads          29322                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1188                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq              49788                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             49742                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               450                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              450                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            10218                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq        19999                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             438                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           218                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            656                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6244                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6244                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1514                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         1750                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         7985                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        13134                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        56076                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        36768                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3208                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         2418                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                122853                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        48448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        29667                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       255424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       492480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1793600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      1336748                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       102656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        76436                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4135459                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           21599                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            87357                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.229461                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.420488                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  67312     77.05%     77.05% # Request fanout histogram
system.tol2bus.snoop_fanout::8                  20045     22.95%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              87357                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           44099998                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1212392                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1030561                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           6594876                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           8459267                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          44611720                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          23760137                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           2609887                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           1621265                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  2.163566                       # Number of seconds simulated
sim_ticks                                2163565972500                       # Number of ticks simulated
final_tick                               4440038901500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 539281                       # Simulator instruction rate (inst/s)
host_op_rate                                   539281                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              104834255                       # Simulator tick rate (ticks/s)
host_mem_usage                                 762388                       # Number of bytes of host memory used
host_seconds                                 20637.97                       # Real time elapsed on the host
sim_insts                                 11129654969                       # Number of instructions simulated
sim_ops                                   11129654969                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst     14724352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    211251456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst     12291776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data    226933312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      9633344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data    137329472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst     12594176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data    212712256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          837470144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst     14724352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst     12291776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      9633344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst     12594176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      49243648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    425483392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       425483392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst       230068                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      3300804                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst       192059                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data      3545833                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst       150521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data      2145773                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst       196784                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data      3323629                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            13085471                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       6648178                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            6648178                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      6805594                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     97640404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      5681258                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    104888557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      4452531                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     63473670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      5821027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     98315586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             387078626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      6805594                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      5681258                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      4452531                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      5821027                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22760410                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       196658386                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            196658386                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       196658386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      6805594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     97640404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      5681258                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    104888557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      4452531                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     63473670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      5821027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     98315586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            583737012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                    13085471                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    6649458                       # Number of write requests accepted
system.mem_ctrls.readBursts                  13085471                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  6649458                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              826861824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                10608320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               425388160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               837470144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            425565312                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 165755                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2765                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs      1102446                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            418559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            819551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            556386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1291141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            582733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1236805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            444351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            849206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            652737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1046685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           548068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1685684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           593887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           927997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           437416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           828510                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             92553                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            499630                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            125690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            866150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            172753                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            861720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             89865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            497730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            150055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            693202                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           174370                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11          1164744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           146043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           523146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            98269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           490770                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  2162981710500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              13085471                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              6649458                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5732238                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3849227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1980595                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  846799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  326747                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  121198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   42538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   13890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    4475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 121345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 135161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 251631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 332645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 379875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 401996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 411275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 413884                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 414111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 417376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 424145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 440284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 432643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 432124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 430405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 404204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 400905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 395365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      3                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      8810118                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    142.137832                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   107.933887                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   141.996164                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4659800     52.89%     52.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2943620     33.41%     86.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       596354      6.77%     93.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       247535      2.81%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       145444      1.65%     97.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        97772      1.11%     98.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        61600      0.70%     99.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        33133      0.38%     99.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        24860      0.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      8810118                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       392241                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.938250                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.167001                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     32.892064                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          69760     17.78%     17.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31        236628     60.33%     78.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47         28638      7.30%     85.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63          9865      2.52%     87.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79          9840      2.51%     90.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95          9390      2.39%     92.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111         8235      2.10%     94.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127         6637      1.69%     96.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143         4791      1.22%     97.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159         3220      0.82%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175         2201      0.56%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191         1334      0.34%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207          775      0.20%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223          440      0.11%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239          248      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255          116      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271           61      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287           36      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303           12      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::304-319            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-335            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::336-351            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-367            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::368-383            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        392241                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       392241                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.945424                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.891965                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.390728                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           247019     62.98%     62.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            11482      2.93%     65.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            76279     19.45%     85.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            34649      8.83%     94.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            14971      3.82%     98.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             5314      1.35%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             1723      0.44%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              539      0.14%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              171      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               56      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               22      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        392241                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                 324853755275                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            567098430275                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                64598580000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     25144.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43894.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       382.18                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       196.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    387.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    196.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.52                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.98                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  7058591                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3697709                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 54.63                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                55.63                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     109601.70                       # Average gap between requests
system.mem_ctrls.pageHitRate                    54.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy              31460788800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy              17166105000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             48630231000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            20945310480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         142307293440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         632760486120                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         752214861750                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1645485076590                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            755.232367                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 1237697284250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   72246200000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  853621789500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy              35406511560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy              19319029125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             52763341800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            22477402800                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         142307293440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         638663127390                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         747037106250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1657973812365                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            760.964354                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 1229054228001                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   72246200000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  862264756999                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                   50189                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                   1798905                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                  509917     41.91%     41.91% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                      1      0.00%     41.91% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   2234      0.18%     42.09% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                  47247      3.88%     45.98% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                 657328     54.02%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total             1216727                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                   509917     49.88%     49.88% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                       1      0.00%     49.88% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    2234      0.22%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                   47247      4.62%     54.72% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                  462961     45.28%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total              1022360                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            1916135369000     88.59%     88.59% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                 784500      0.00%     88.59% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              865111000      0.04%     88.63% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30            19684061000      0.91%     89.54% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31           226297252000     10.46%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        2162982577500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.704307                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.840254                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::wripir                45378      3.02%      3.02% # number of callpals executed
system.cpu0.kern.callpal::swpctx               138305      9.22%     12.24% # number of callpals executed
system.cpu0.kern.callpal::swpipl               979414     65.28%     77.52% # number of callpals executed
system.cpu0.kern.callpal::rdps                   8874      0.59%     78.11% # number of callpals executed
system.cpu0.kern.callpal::whami                     1      0.00%     78.11% # number of callpals executed
system.cpu0.kern.callpal::rti                  187872     12.52%     90.64% # number of callpals executed
system.cpu0.kern.callpal::callsys              138427      9.23%     99.86% # number of callpals executed
system.cpu0.kern.callpal::rdunique               2079      0.14%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total               1500350                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel           326176                       # number of protection mode switches
system.cpu0.kern.mode_switch::user             138854                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel             138854                      
system.cpu0.kern.mode_good::user               138854                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.425703                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.597183                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      942961631500     85.67%     85.67% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        157760272000     14.33%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                  138305                       # number of times the context was actually changed
system.cpu0.dcache.tags.replacements          6634970                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          493.303188                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs        -1963634143                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          6635478                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          -295.929569                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data     0.001766                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   493.301422                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.000003                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.963479                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.963483                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          504                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       9467803947                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      9467803947                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data   2273769156                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total     2273769156                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     52511206                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      52511206                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       843763                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       843763                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       554085                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       554085                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data   2326280362                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      2326280362                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data   2326280362                       # number of overall hits
system.cpu0.dcache.overall_hits::total     2326280362                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data     31609726                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     31609726                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      4407943                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      4407943                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data       483844                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       483844                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data       567114                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total       567114                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     36017669                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      36017669                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     36017669                       # number of overall misses
system.cpu0.dcache.overall_misses::total     36017669                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data 1550365983986                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1550365983986                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data 122303732023                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 122303732023                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data   3253650981                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   3253650981                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data   3118109460                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total   3118109460                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data      1144525                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      1144525                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 1672669716009                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1672669716009                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 1672669716009                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1672669716009                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data   2305378882                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total   2305378882                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     56919149                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     56919149                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data      1327607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1327607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data      1121199                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1121199                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data   2362298031                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   2362298031                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data   2362298031                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   2362298031                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.013711                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013711                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.077442                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.077442                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.364448                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.364448                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.505810                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.505810                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.015247                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.015247                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.015247                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.015247                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 49047.118725                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 49047.118725                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 27746.214509                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27746.214509                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data  6724.586811                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6724.586811                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  5498.205758                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5498.205758                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 46440.254532                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 46440.254532                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 46440.254532                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 46440.254532                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     17006778                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      4189209                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           627575                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          47393                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    27.099196                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    88.392991                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      3095627                       # number of writebacks
system.cpu0.dcache.writebacks::total          3095627                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data     24081921                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     24081921                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data      2116498                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2116498                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data        47135                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        47135                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data     26198419                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     26198419                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data     26198419                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     26198419                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data      7527805                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      7527805                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data      2291445                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2291445                       # number of WriteReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data       436709                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total       436709                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data       566108                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total       566108                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data      9819250                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9819250                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data      9819250                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9819250                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data         3463                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         3463                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data        98193                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total        98193                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data       101656                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total       101656                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data 305048178186                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 305048178186                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data  62597989230                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  62597989230                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data   2081641257                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   2081641257                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data   2268755040                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total   2268755040                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data       983975                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       983975                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data 367646167416                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 367646167416                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data 367646167416                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 367646167416                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    777752500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    777752500                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus0.data  21975805053                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total  21975805053                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data  22753557553                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total  22753557553                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003265                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003265                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.040258                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.040258                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.328944                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.328944                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.504913                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.504913                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004157                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004157                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004157                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004157                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 40522.858680                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40522.858680                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 27318.128618                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27318.128618                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data  4766.655272                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4766.655272                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  4007.636423                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4007.636423                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 37441.369495                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 37441.369495                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 37441.369495                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 37441.369495                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 224589.228992                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 224589.228992                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 223802.155480                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223802.155480                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 223828.967823                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 223828.967823                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements          5612058                       # number of replacements
system.cpu0.icache.tags.tagsinuse          503.468928                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           92005020                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          5612562                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            16.392696                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   503.468928                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.983338                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.983338                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          504                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        201308942                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       201308942                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     91986434                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       91986434                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     91986434                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        91986434                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     91986434                       # number of overall hits
system.cpu0.icache.overall_hits::total       91986434                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst      5860999                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      5860999                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst      5860999                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       5860999                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst      5860999                       # number of overall misses
system.cpu0.icache.overall_misses::total      5860999                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst  97399085848                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  97399085848                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst  97399085848                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  97399085848                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst  97399085848                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  97399085848                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     97847433                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     97847433                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     97847433                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     97847433                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     97847433                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     97847433                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.059899                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.059899                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.059899                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.059899                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.059899                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.059899                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 16618.171381                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 16618.171381                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 16618.171381                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 16618.171381                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 16618.171381                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 16618.171381                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2194                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          389                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               74                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    29.648649                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          389                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst       246923                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       246923                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst       246923                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       246923                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst       246923                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       246923                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst      5614076                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      5614076                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst      5614076                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      5614076                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst      5614076                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      5614076                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst  85164425086                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  85164425086                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst  85164425086                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  85164425086                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst  85164425086                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  85164425086                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.057376                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.057376                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.057376                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.057376                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.057376                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.057376                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 15169.802669                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 15169.802669                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 15169.802669                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 15169.802669                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 15169.802669                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 15169.802669                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                   43842                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                   1903196                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                  538570     41.48%     41.48% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   1127      0.09%     41.57% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                  43603      3.36%     44.93% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                 715019     55.07%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total             1298319                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                   538570     49.94%     49.94% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    1127      0.10%     50.05% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                   43603      4.04%     54.09% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                  495078     45.91%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total              1078378                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            829240960000     76.63%     76.63% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              482872500      0.04%     76.67% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30            18016038000      1.66%     78.34% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31           234397022000     21.66%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        1082136892500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.692398                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.830596                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::wripir                47714      2.99%      2.99% # number of callpals executed
system.cpu1.kern.callpal::swpctx               140463      8.80%     11.79% # number of callpals executed
system.cpu1.kern.callpal::swpipl              1061488     66.51%     78.30% # number of callpals executed
system.cpu1.kern.callpal::rdps                   5825      0.36%     78.66% # number of callpals executed
system.cpu1.kern.callpal::whami                     1      0.00%     78.66% # number of callpals executed
system.cpu1.kern.callpal::rti                  192121     12.04%     90.70% # number of callpals executed
system.cpu1.kern.callpal::callsys              147411      9.24%     99.93% # number of callpals executed
system.cpu1.kern.callpal::rdunique               1055      0.07%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total               1596078                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel           245350                       # number of protection mode switches
system.cpu1.kern.mode_switch::user             147706                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle              87235                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel             190993                      
system.cpu1.kern.mode_good::user               147706                      
system.cpu1.kern.mode_good::idle                43286                      
system.cpu1.kern.mode_switch_good::kernel     0.778451                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.496200                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.795320                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel      295440273500     26.99%     26.99% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        163227951500     14.91%     41.91% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        635762320000     58.09%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                  140463                       # number of times the context was actually changed
system.cpu1.dcache.tags.replacements          6829895                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          478.808704                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs        -1936859211                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          6830376                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          -283.565533                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   478.808704                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.935173                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.935173                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          481                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       9579812110                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      9579812110                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data   2297249390                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total     2297249390                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     55821120                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      55821120                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data       899900                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       899900                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data       620750                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       620750                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data   2353070510                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      2353070510                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data   2353070510                       # number of overall hits
system.cpu1.dcache.overall_hits::total     2353070510                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data     32697008                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     32697008                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      4365081                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4365081                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data       473288                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       473288                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data       547552                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total       547552                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data     37062089                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      37062089                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data     37062089                       # number of overall misses
system.cpu1.dcache.overall_misses::total     37062089                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data 1620779394506                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1620779394506                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data 122659164283                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 122659164283                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data   3548755741                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   3548755741                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data   3015924812                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total   3015924812                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data       933522                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       933522                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data 1743438558789                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1743438558789                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data 1743438558789                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1743438558789                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data   2329946398                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   2329946398                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     60186201                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     60186201                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data      1373188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1373188                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data      1168302                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1168302                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data   2390132599                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   2390132599                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data   2390132599                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   2390132599                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014033                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014033                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.072526                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.072526                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.344664                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.344664                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.468673                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.468673                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.015506                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.015506                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.015506                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.015506                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 49569.654646                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 49569.654646                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 28100.088929                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 28100.088929                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data  7498.089411                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total  7498.089411                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  5508.015334                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5508.015334                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 47041.022399                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 47041.022399                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 47041.022399                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 47041.022399                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     18019840                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      4664518                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           694622                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          53283                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    25.941937                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    87.542331                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks      3122358                       # number of writebacks
system.cpu1.dcache.writebacks::total          3122358                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data     24887731                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     24887731                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data      2060082                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2060082                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data        50310                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        50310                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data     26947813                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     26947813                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data     26947813                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     26947813                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data      7809277                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7809277                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data      2304999                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      2304999                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data       422978                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total       422978                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data       546457                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total       546457                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data     10114276                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     10114276                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data     10114276                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     10114276                       # number of overall MSHR misses
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data        92424                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total        92424                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data        92424                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total        92424                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data 325944758674                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 325944758674                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data  64589674857                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  64589674857                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data   2260695238                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   2260695238                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data   2196032188                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total   2196032188                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data       805978                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       805978                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data 390534433531                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 390534433531                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data 390534433531                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 390534433531                       # number of overall MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus1.data  20685222054                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total  20685222054                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data  20685222054                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total  20685222054                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003352                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003352                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.038298                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.038298                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.308026                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.308026                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.467736                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.467736                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004232                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004232                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004232                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004232                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 41738.147933                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 41738.147933                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 28021.563071                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 28021.563071                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data  5344.711162                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5344.711162                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  4018.673359                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4018.673359                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 38612.198592                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 38612.198592                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 38612.198592                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 38612.198592                       # average overall mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 223807.907621                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223807.907621                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 223807.907621                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 223807.907621                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements          5414776                       # number of replacements
system.cpu1.icache.tags.tagsinuse          499.716507                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           91755110                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          5415278                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            16.943749                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   499.716507                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.976009                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.976009                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          502                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        200230985                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       200230985                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     91744401                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       91744401                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     91744401                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        91744401                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     91744401                       # number of overall hits
system.cpu1.icache.overall_hits::total       91744401                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst      5662414                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      5662414                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst      5662414                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       5662414                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst      5662414                       # number of overall misses
system.cpu1.icache.overall_misses::total      5662414                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst  91337378738                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total  91337378738                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst  91337378738                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total  91337378738                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst  91337378738                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total  91337378738                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     97406815                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     97406815                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     97406815                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     97406815                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     97406815                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     97406815                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.058132                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.058132                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.058132                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.058132                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.058132                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.058132                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 16130.466394                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16130.466394                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 16130.466394                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16130.466394                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 16130.466394                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16130.466394                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         1366                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets           43                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               66                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    20.696970                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets           43                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst       245059                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       245059                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst       245059                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       245059                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst       245059                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       245059                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst      5417355                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      5417355                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst      5417355                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      5417355                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst      5417355                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      5417355                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst  79653430326                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  79653430326                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst  79653430326                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  79653430326                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst  79653430326                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  79653430326                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.055616                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.055616                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.055616                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.055616                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.055616                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.055616                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 14703.380215                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 14703.380215                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 14703.380215                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 14703.380215                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 14703.380215                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 14703.380215                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                   39162                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                   1240885                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                  358455     42.46%     42.46% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      2      0.00%     42.46% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   2239      0.27%     42.72% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                  37633      4.46%     47.18% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                 445962     52.82%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              844291                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                   358455     49.84%     49.84% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       2      0.00%     49.84% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    2239      0.31%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                   37633      5.23%     55.38% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                  320925     44.62%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total               719254                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            1992501838000     92.12%     92.12% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                2797000      0.00%     92.12% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              831755500      0.04%     92.16% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30            15633713500      0.72%     92.88% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31           154011799500      7.12%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        2162981903500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.719624                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.851903                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::4                         1      1.45%      1.45% # number of syscalls executed
system.cpu2.kern.syscall::17                        1      1.45%      2.90% # number of syscalls executed
system.cpu2.kern.syscall::71                       35     50.72%     53.62% # number of syscalls executed
system.cpu2.kern.syscall::74                       32     46.38%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    69                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                33536      3.22%      3.22% # number of callpals executed
system.cpu2.kern.callpal::swpctx                99763      9.58%     12.80% # number of callpals executed
system.cpu2.kern.callpal::swpipl               670229     64.38%     77.19% # number of callpals executed
system.cpu2.kern.callpal::rdps                   8786      0.84%     78.03% # number of callpals executed
system.cpu2.kern.callpal::rti                  134213     12.89%     90.92% # number of callpals executed
system.cpu2.kern.callpal::callsys               94234      9.05%     99.97% # number of callpals executed
system.cpu2.kern.callpal::rdunique                278      0.03%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total               1041039                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel           233977                       # number of protection mode switches
system.cpu2.kern.mode_switch::user              94548                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel              94549                      
system.cpu2.kern.mode_good::user                94548                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.404095                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.575594                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      981307005500     90.62%     90.62% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        101610171500      9.38%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                   99763                       # number of times the context was actually changed
system.cpu2.dcache.tags.replacements          4270640                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          483.191824                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          126992691                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          4271133                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            29.732788                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.003208                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   483.188617                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000006                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.943728                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.943734                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          493                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          493                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.962891                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        600909385                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       600909385                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     85662455                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       85662455                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     37725151                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      37725151                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       576919                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       576919                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       373323                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       373323                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    123387606                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       123387606                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    123387606                       # number of overall hits
system.cpu2.dcache.overall_hits::total      123387606                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data     20328974                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     20328974                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      3279679                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      3279679                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data       360532                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       360532                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data       421711                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total       421711                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     23608653                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      23608653                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     23608653                       # number of overall misses
system.cpu2.dcache.overall_misses::total     23608653                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data 981889085459                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 981889085459                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data  98695385943                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  98695385943                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data   2881774012                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   2881774012                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data   2367557068                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   2367557068                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data       729013                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       729013                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 1080584471402                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1080584471402                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 1080584471402                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1080584471402                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    105991429                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    105991429                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     41004830                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     41004830                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       937451                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       937451                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       795034                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       795034                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    146996259                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    146996259                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    146996259                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    146996259                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.191798                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.191798                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.079983                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.079983                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.384588                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.384588                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.530431                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.530431                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.160607                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.160607                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.160607                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.160607                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 48299.982353                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 48299.982353                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 30093.001767                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 30093.001767                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data  7993.115762                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total  7993.115762                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  5614.169581                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  5614.169581                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 45770.695660                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 45770.695660                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 45770.695660                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 45770.695660                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     11678420                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      2389119                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           460952                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets          27499                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    25.335436                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    86.880214                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      1957583                       # number of writebacks
system.cpu2.dcache.writebacks::total          1957583                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data     15277974                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     15277974                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data      1634391                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1634391                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data        33658                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        33658                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data     16912365                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     16912365                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data     16912365                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     16912365                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data      5051000                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      5051000                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data      1645288                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      1645288                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data       326874                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total       326874                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data       420934                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total       420934                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      6696288                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      6696288                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      6696288                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      6696288                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data           21                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total           21                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data        73419                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total        73419                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data        73440                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total        73440                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data 196228419438                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 196228419438                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data  45516154162                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  45516154162                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data   2014802972                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total   2014802972                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data   1735941932                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total   1735941932                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data       626987                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       626987                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data 241744573600                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 241744573600                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data 241744573600                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 241744573600                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data      3460000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      3460000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus2.data  16431549047                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total  16431549047                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data  16435009047                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total  16435009047                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.047655                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.047655                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.040124                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.040124                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.348684                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.348684                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.529454                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.529454                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.045554                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.045554                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.045554                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.045554                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 38849.419806                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 38849.419806                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 27664.551229                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 27664.551229                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data  6163.852041                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6163.852041                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  4124.024032                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4124.024032                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 36101.280829                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 36101.280829                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 36101.280829                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 36101.280829                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 164761.904762                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 164761.904762                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 223805.132827                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223805.132827                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 223788.249551                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 223788.249551                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements          4025079                       # number of replacements
system.cpu2.icache.tags.tagsinuse          499.332536                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           64828081                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          4025581                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            16.104031                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   499.332536                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.975259                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.975259                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          492                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        142063383                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       142063383                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     64824113                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       64824113                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     64824113                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        64824113                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     64824113                       # number of overall hits
system.cpu2.icache.overall_hits::total       64824113                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      4194426                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      4194426                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      4194426                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       4194426                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      4194426                       # number of overall misses
system.cpu2.icache.overall_misses::total      4194426                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst  68305138353                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  68305138353                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst  68305138353                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  68305138353                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst  68305138353                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  68305138353                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     69018539                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     69018539                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     69018539                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     69018539                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     69018539                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     69018539                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.060772                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.060772                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.060772                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.060772                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.060772                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.060772                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 16284.740356                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 16284.740356                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 16284.740356                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 16284.740356                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 16284.740356                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 16284.740356                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1419                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               46                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    30.847826                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst       168121                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total       168121                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst       168121                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total       168121                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst       168121                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total       168121                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst      4026305                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      4026305                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst      4026305                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      4026305                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst      4026305                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      4026305                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst  59773136852                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  59773136852                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst  59773136852                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  59773136852                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst  59773136852                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  59773136852                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.058337                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.058337                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.058337                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.058337                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.058337                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.058337                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 14845.655471                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 14845.655471                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 14845.655471                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 14845.655471                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 14845.655471                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 14845.655471                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                   45761                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                   1803052                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                  510279     41.71%     41.71% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   2238      0.18%     41.89% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                  44446      3.63%     45.52% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                 666494     54.48%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total             1223457                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                   510279     49.88%     49.88% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    2238      0.22%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                   44446      4.34%     54.45% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                  466003     45.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total              1022966                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            1922374575500     88.87%     88.87% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              848320000      0.04%     88.91% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30            18487582000      0.85%     89.77% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31           221374554500     10.23%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        2163085032000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.699186                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.836127                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::wripir                46265      3.07%      3.07% # number of callpals executed
system.cpu3.kern.callpal::swpctx               135449      8.99%     12.06% # number of callpals executed
system.cpu3.kern.callpal::swpipl               992015     65.84%     77.91% # number of callpals executed
system.cpu3.kern.callpal::rdps                   9012      0.60%     78.50% # number of callpals executed
system.cpu3.kern.callpal::rti                  184797     12.27%     90.77% # number of callpals executed
system.cpu3.kern.callpal::callsys              138145      9.17%     99.94% # number of callpals executed
system.cpu3.kern.callpal::rdunique                913      0.06%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total               1506596                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel           320246                       # number of protection mode switches
system.cpu3.kern.mode_switch::user             138452                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel             138452                      
system.cpu3.kern.mode_good::user               138452                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.432330                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.603674                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      937668463000     85.58%     85.58% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        157983275000     14.42%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                  135449                       # number of times the context was actually changed
system.cpu3.dcache.tags.replacements          6443121                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          482.934042                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          184682379                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          6443614                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            28.661304                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   482.934042                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.943231                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.943231                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          493                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          492                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.962891                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        878563790                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       878563790                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    126640250                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      126640250                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     53145929                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      53145929                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data       841500                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       841500                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data       578321                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       578321                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    179786179                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       179786179                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    179786179                       # number of overall hits
system.cpu3.dcache.overall_hits::total      179786179                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data     30989025                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     30989025                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data      4270190                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      4270190                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data       467988                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total       467988                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data       533416                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total       533416                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data     35259215                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      35259215                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data     35259215                       # number of overall misses
system.cpu3.dcache.overall_misses::total     35259215                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data 1534883427177                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1534883427177                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data 118143355936                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 118143355936                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data   3979248272                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   3979248272                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data   2969641649                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total   2969641649                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data      1122020                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1122020                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data 1653026783113                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1653026783113                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data 1653026783113                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1653026783113                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    157629275                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    157629275                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     57416119                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     57416119                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data      1309488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      1309488                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data      1111737                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total      1111737                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    215045394                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    215045394                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    215045394                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    215045394                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.196594                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.196594                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.074373                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.074373                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.357382                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.357382                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.479804                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.479804                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.163962                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.163962                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.163962                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.163962                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 49529.903802                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 49529.903802                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 27667.002156                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 27667.002156                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data  8502.885271                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total  8502.885271                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  5567.215174                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  5567.215174                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 46882.120975                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 46882.120975                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 46882.120975                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 46882.120975                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     16438654                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      4098950                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           616179                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets          47570                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    26.678374                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    86.166702                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks      2897248                       # number of writebacks
system.cpu3.dcache.writebacks::total          2897248                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data     23555360                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     23555360                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data      2043032                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      2043032                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data        48217                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total        48217                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data     25598392                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     25598392                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data     25598392                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     25598392                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data      7433665                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      7433665                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data      2227158                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      2227158                       # number of WriteReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data       419771                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total       419771                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data       532299                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total       532299                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data      9660823                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      9660823                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data      9660823                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      9660823                       # number of overall MSHR misses
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data        92910                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total        92910                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data        92910                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total        92910                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data 305805198239                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 305805198239                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data  61096162051                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  61096162051                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data   2749748220                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total   2749748220                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data   2170997851                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total   2170997851                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data       977980                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       977980                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data 366901360290                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 366901360290                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data 366901360290                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 366901360290                       # number of overall MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::switch_cpus3.data  20795275555                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total  20795275555                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data  20795275555                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total  20795275555                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.047159                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.047159                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.038790                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.038790                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.320561                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.320561                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.478799                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.478799                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.044925                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.044925                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.044925                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.044925                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 41137.877243                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 41137.877243                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 27432.342946                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 27432.342946                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data  6550.591203                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6550.591203                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  4078.530771                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  4078.530771                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 37978.271653                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 37978.271653                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 37978.271653                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 37978.271653                       # average overall mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 223821.715154                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total 223821.715154                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 223821.715154                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 223821.715154                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements          5298306                       # number of replacements
system.cpu3.icache.tags.tagsinuse          500.181585                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           88135430                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          5298809                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            16.633064                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   500.181585                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.976917                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.976917                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          493                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        192633046                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       192633046                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     88128700                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       88128700                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     88128700                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        88128700                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     88128700                       # number of overall hits
system.cpu3.icache.overall_hits::total       88128700                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst      5537588                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      5537588                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst      5537588                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       5537588                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst      5537588                       # number of overall misses
system.cpu3.icache.overall_misses::total      5537588                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst  90096071044                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total  90096071044                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst  90096071044                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total  90096071044                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst  90096071044                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total  90096071044                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     93666288                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     93666288                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     93666288                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     93666288                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     93666288                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     93666288                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.059120                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.059120                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.059120                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.059120                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.059120                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.059120                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 16269.912287                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 16269.912287                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 16269.912287                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 16269.912287                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 16269.912287                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 16269.912287                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         1552                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets          303                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               61                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    25.442623                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          303                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst       237118                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total       237118                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst       237118                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total       237118                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst       237118                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total       237118                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst      5300470                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total      5300470                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst      5300470                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total      5300470                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst      5300470                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total      5300470                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst  78676867914                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total  78676867914                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst  78676867914                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total  78676867914                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst  78676867914                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total  78676867914                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.056589                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.056589                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.056589                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.056589                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.056589                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.056589                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 14843.375760                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 14843.375760                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 14843.375760                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 14843.375760                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 14843.375760                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 14843.375760                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  10                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    81920                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         10                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 3488                       # Transaction distribution
system.iobus.trans_dist::ReadResp                3488                       # Transaction distribution
system.iobus.trans_dist::WriteReq              358226                       # Transaction distribution
system.iobus.trans_dist::WriteResp             356946                       # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp         1280                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio       707084                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio            4                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           10                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        13666                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total       720860                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         2568                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         2568                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  723428                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio      2828336                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           16                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           12                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         6833                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           54                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total      2835251                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        81952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        81952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  2917203                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy            707081000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                 3000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy                9000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy            10205000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy               78000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer29.occupancy             7475311                       # Layer occupancy (ticks)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy           363914000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy             1288012                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.replacements                 1284                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1300                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                11556                       # Number of tag accesses
system.iocache.tags.data_accesses               11556                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            4                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                4                       # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::tsunami.ide         1280                       # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total         1280                       # number of WriteInvalidateReq misses
system.iocache.demand_misses::tsunami.ide            4                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 4                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            4                       # number of overall misses
system.iocache.overall_misses::total                4                       # number of overall misses
system.iocache.ReadReq_miss_latency::tsunami.ide       495996                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       495996                       # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::tsunami.ide    282782303                       # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total    282782303                       # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::tsunami.ide       495996                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total       495996                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::tsunami.ide       495996                       # number of overall miss cycles
system.iocache.overall_miss_latency::total       495996                       # number of overall miss cycles
system.iocache.ReadReq_accesses::tsunami.ide            4                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              4                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::tsunami.ide         1280                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total         1280                       # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            4                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               4                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            4                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              4                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total            1                       # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide       123999                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       123999                       # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::tsunami.ide 220923.674219                       # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 220923.674219                       # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide       123999                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total       123999                       # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide       123999                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total       123999                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          3102                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                  521                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs     5.953935                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1280                       # number of writebacks
system.iocache.writebacks::total                 1280                       # number of writebacks
system.iocache.ReadReq_mshr_misses::tsunami.ide            4                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            4                       # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::tsunami.ide         1280                       # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total         1280                       # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::tsunami.ide            4                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total            4                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::tsunami.ide            4                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total            4                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::tsunami.ide       284000                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       284000                       # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::tsunami.ide    216202323                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total    216202323                       # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::tsunami.ide       284000                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total       284000                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::tsunami.ide       284000                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total       284000                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide        71000                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        71000                       # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::tsunami.ide 168908.064844                       # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 168908.064844                       # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide        71000                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total        71000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide        71000                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total        71000                       # average overall mshr miss latency
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  16639045                       # number of replacements
system.l2.tags.tagsinuse                  7234.277167                       # Cycle average of tags in use
system.l2.tags.total_refs                    36065873                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  16646301                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.166600                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      384.363125                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   281.088173                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  1729.032208                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   159.764497                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1720.140048                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   122.426845                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1270.474035                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   115.479845                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  1451.508392                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.023460                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.017156                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.105532                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.009751                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.104989                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.007472                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.077544                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.007048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.088593                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.441545                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7256                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         7256                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.442871                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 930384381                       # Number of tag accesses
system.l2.tags.data_accesses                930384381                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus0.inst      5372353                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data      2968730                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst      5213474                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data      3070190                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst      3868092                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data      1984306                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst      5091969                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data      2930266                       # number of ReadReq hits
system.l2.ReadReq_hits::total                30499380                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         11072572                       # number of Writeback hits
system.l2.Writeback_hits::total              11072572                       # number of Writeback hits
system.l2.UpgradeReq_hits::switch_cpus0.data       129930                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data       137191                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data        93226                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data       140815                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               501162                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data         6751                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data         8382                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data         4872                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data         8129                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total              28134                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       151727                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       153002                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       106424                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data       150095                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                561248                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst      5372353                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      3120457                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst      5213474                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      3223192                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst      3868092                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      2090730                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst      5091969                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data      3080361                       # number of demand (read+write) hits
system.l2.demand_hits::total                 31060628                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst      5372353                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      3120457                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst      5213474                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      3223192                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst      3868092                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      2090730                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst      5091969                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data      3080361                       # number of overall hits
system.l2.overall_hits::total                31060628                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst       239800                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data      2795409                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst       201495                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data      3005659                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst       156966                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data      1778437                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst       206508                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data      2816548                       # number of ReadReq misses
system.l2.ReadReq_misses::total              11200822                       # number of ReadReq misses
system.l2.Writeback_misses::writebacks            183                       # number of Writeback misses
system.l2.Writeback_misses::total                 183                       # number of Writeback misses
system.l2.UpgradeReq_misses::switch_cpus0.data       283286                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data       259186                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data       208755                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data       249329                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total            1000556                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data        26245                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data        24984                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data        21168                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data        25373                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            97770                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data       512290                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data       546989                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       372035                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data       514004                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1945318                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst       239800                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      3307699                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst       201495                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data      3552648                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst       156966                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      2150472                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst       206508                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data      3330552                       # number of demand (read+write) misses
system.l2.demand_misses::total               13146140                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst       239800                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      3307699                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst       201495                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data      3552648                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst       156966                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      2150472                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst       206508                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data      3330552                       # number of overall misses
system.l2.overall_misses::total              13146140                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst  22950620750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data 263039404246                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst  19333273249                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data 282733889248                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst  15002077000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data 168399172748                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst  19747257501                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data 265062976247                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    1056268670989                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data   1521254551                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data   1513433779                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data   1048919358                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data   1422820202                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total   5506427890                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data    121576240                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data    155808157                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data     91703164                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data    131065923                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total    500153484                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data  46436712190                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data  49037143573                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data  33821248011                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data  46072643803                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  175367747577                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst  22950620750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data 309476116436                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst  19333273249                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data 331771032821                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst  15002077000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data 202220420759                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst  19747257501                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data 311135620050                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1231636418566                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst  22950620750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data 309476116436                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst  19333273249                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data 331771032821                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst  15002077000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data 202220420759                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst  19747257501                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data 311135620050                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1231636418566                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst      5612153                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data      5764139                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst      5414969                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data      6075849                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst      4025058                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data      3762743                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst      5298477                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data      5746814                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            41700202                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     11072755                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          11072755                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data       413216                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data       396377                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data       301981                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data       390144                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          1501718                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data        32996                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data        33366                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data        26040                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data        33502                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total         125904                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data       664017                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       699991                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       478459                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       664099                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2506566                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst      5612153                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      6428156                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst      5414969                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      6775840                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst      4025058                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      4241202                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst      5298477                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      6410913                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             44206768                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst      5612153                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      6428156                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst      5414969                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      6775840                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst      4025058                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      4241202                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst      5298477                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      6410913                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            44206768                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.042729                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.484966                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.037211                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.494690                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.038997                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.472644                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.038975                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.490106                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.268604                       # miss rate for ReadReq accesses
system.l2.Writeback_miss_rate::writebacks     0.000017                       # miss rate for Writeback accesses
system.l2.Writeback_miss_rate::total         0.000017                       # miss rate for Writeback accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.685564                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.653888                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.691285                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.639069                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.666274                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.795399                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.748786                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.812903                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.757358                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.776544                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.771501                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.781423                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.777569                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.773987                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.776089                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.042729                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.514564                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.037211                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.524311                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.038997                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.507043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.038975                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.519513                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.297378                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.042729                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.514564                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.037211                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.524311                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.038997                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.507043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.038975                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.519513                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.297378                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 95707.342577                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 94096.929732                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 95949.146376                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 94067.187678                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 95575.328415                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 94689.422649                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 95624.661035                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 94109.163503                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 94302.781616                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  5370.030820                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  5839.180276                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data  5024.643041                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  5706.597315                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5503.368017                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data  4632.358163                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  6236.317523                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data  4332.160053                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data  5165.566665                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  5115.613010                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 90645.361397                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 89649.231654                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 90908.780117                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 89634.796233                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90148.627411                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 95707.342577                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 93562.357529                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 95949.146376                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 93386.970176                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 95575.328415                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 94035.365612                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 95624.661035                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 93418.634524                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93688.064981                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 95707.342577                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 93562.357529                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 95949.146376                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 93386.970176                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 95575.328415                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 94035.365612                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 95624.661035                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 93418.634524                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93688.064981                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              6646715                       # number of writebacks
system.l2.writebacks::total                   6646715                       # number of writebacks
system.l2.ReadReq_mshr_hits::switch_cpus0.inst         9732                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus0.data         5908                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.inst         9436                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus1.data         5661                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.inst         6445                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus2.data         3755                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.inst         9724                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::switch_cpus3.data         5761                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total              56422                       # number of ReadReq MSHR hits
system.l2.UpgradeReq_mshr_hits::switch_cpus0.data          174                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::switch_cpus1.data          133                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::switch_cpus2.data          102                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::switch_cpus3.data          133                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             542                       # number of UpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::switch_cpus1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             2                       # number of SCUpgradeReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus0.data            4                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus1.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus2.data            3                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus3.data            2                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               10                       # number of ReadExReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst         9732                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data         5912                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst         9436                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data         5662                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst         6445                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data         3758                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst         9724                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data         5763                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               56432                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst         9732                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data         5912                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst         9436                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data         5662                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst         6445                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data         3758                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst         9724                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data         5763                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              56432                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.inst       230068                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data      2789501                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst       192059                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data      2999998                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst       150521                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data      1774682                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst       196784                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data      2810787                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total         11144400                       # number of ReadReq MSHR misses
system.l2.Writeback_mshr_misses::writebacks          183                       # number of Writeback MSHR misses
system.l2.Writeback_mshr_misses::total            183                       # number of Writeback MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data       283112                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data       259053                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data       208653                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data       249196                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total       1000014                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data        26245                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data        24982                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data        21168                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data        25373                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        97768                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data       512286                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data       546988                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data       372032                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data       514002                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1945308                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst       230068                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data      3301787                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst       192059                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data      3546986                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst       150521                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data      2146714                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst       196784                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data      3324789                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          13089708                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst       230068                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data      3301787                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst       192059                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data      3546986                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst       150521                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data      2146714                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst       196784                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data      3324789                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         13089708                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data         3463                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data           21                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         3484                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data        98193                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data        92424                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data        73419                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data        92910                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total       356946                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data       101656                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data        92424                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data        73440                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data        92910                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total       360430                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst  19315691250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data 227694506504                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst  16195230001                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data 244766909002                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst  12614905250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data 145918639002                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst  16527863999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data 229448589753                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 912482334761                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data   5108925631                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data   4671711719                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data   3763924221                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data   4494965224                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  18039526795                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data    471317748                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data    448146108                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data    380505353                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data    456045936                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   1756015145                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data  40056820560                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data  42225728177                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data  29190360989                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data  39672404197                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 151145313923                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst  19315691250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data 267751327064                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst  16195230001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data 286992637179                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst  12614905250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data 175108999991                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst  16527863999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data 269120993950                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1063627648684                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst  19315691250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data 267751327064                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst  16195230001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data 286992637179                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst  12614905250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data 175108999991                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst  16527863999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data 269120993950                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1063627648684                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    729268500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data      3166000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    732434500                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus0.data  20698085500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus1.data  19482346000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus2.data  15475907500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::switch_cpus3.data  19585062500                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total  75241401500                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data  21427354000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data  19482346000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data  15479073500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data  19585062500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total  75973836000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.040995                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.483941                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.035468                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.493758                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.037396                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.471646                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.037140                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.489104                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.267251                       # mshr miss rate for ReadReq accesses
system.l2.Writeback_mshr_miss_rate::writebacks     0.000017                       # mshr miss rate for Writeback accesses
system.l2.Writeback_mshr_miss_rate::total     0.000017                       # mshr miss rate for Writeback accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.685143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.653552                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.690947                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.638728                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.665913                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.795399                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.748726                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.812903                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.757358                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.776528                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.771495                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.781421                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.777563                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.773984                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.776085                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.040995                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.513645                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.035468                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.523475                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.037396                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.506157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.037140                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.518614                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.296102                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.040995                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.513645                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.035468                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.523475                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.037396                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.506157                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.037140                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.518614                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.296102                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 83956.444399                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 81625.533206                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 84324.244118                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 81589.024060                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 83808.274261                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 82222.414496                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 83989.877221                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 81631.439790                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 81878.103331                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 18045.599024                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 18033.806669                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 18039.156978                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 18037.870688                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 18039.274245                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 17958.382473                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 17938.760227                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 17975.498536                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 17973.670279                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 17961.041905                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 78192.299926                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 77196.809029                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 78461.962920                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 77183.365429                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77697.369220                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 83956.444399                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 81092.852769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 84324.244118                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 80911.691554                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 83808.274261                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 81570.716915                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 83989.877221                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 80943.781380                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81256.789585                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 83956.444399                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 81092.852769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 84324.244118                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 80911.691554                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 83808.274261                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 81570.716915                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 83989.877221                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 80943.781380                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81256.789585                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210588.651458                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 150761.904762                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 210228.042480                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus0.data 210789.827177                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus1.data 210793.148966                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus2.data 210788.862556                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::switch_cpus3.data 210796.066085                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total 210792.112813                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 210782.973951                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 210793.148966                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 210771.697985                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 210796.066085                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 210786.660378                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq            11147820                       # Transaction distribution
system.membus.trans_dist::ReadResp           11147767                       # Transaction distribution
system.membus.trans_dist::WriteReq             356946                       # Transaction distribution
system.membus.trans_dist::WriteResp            356946                       # Transaction distribution
system.membus.trans_dist::Writeback           6648178                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq         1280                       # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp         1280                       # Transaction distribution
system.membus.trans_dist::UpgradeReq          4777609                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq        2037308                       # Transaction distribution
system.membus.trans_dist::UpgradeResp         1102446                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1949402                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1941192                       # Transaction distribution
system.membus.trans_dist::BadAddressError           53                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         3844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         3844                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave       720860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     40743414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.membus.badaddr_responder.pio          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     41464380                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               41468224                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       163840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave      2835251                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1262871616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1265706867                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1265870707                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                          5720686                       # Total snoops (count)
system.membus.snoop_fanout::samples          26918546                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                26918546    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            26918546                       # Request fanout histogram
system.membus.reqLayer0.occupancy           788941247                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         51508135493                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               2.4                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               67500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1311988                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        72636328256                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.4                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups     2302129291                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted   2276457049                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      3093482                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups   2247506674                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits     2205234056                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    98.119133                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS        9167978                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect       345988                       # Number of incorrect RAS predictions.
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits          2315838535                       # DTB read hits
system.switch_cpus0.dtb.read_misses           3571752                       # DTB read misses
system.switch_cpus0.dtb.read_acv                  376                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses        70946248                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           63233163                       # DTB write hits
system.switch_cpus0.dtb.write_misses            26454                       # DTB write misses
system.switch_cpus0.dtb.write_acv                 230                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses        8543284                       # DTB write accesses
system.switch_cpus0.dtb.data_hits          2379071698                       # DTB hits
system.switch_cpus0.dtb.data_misses           3598206                       # DTB misses
system.switch_cpus0.dtb.data_acv                  606                       # DTB access violations
system.switch_cpus0.dtb.data_accesses        79489532                       # DTB accesses
system.switch_cpus0.itb.fetch_hits           36382493                       # ITB hits
system.switch_cpus0.itb.fetch_misses             9779                       # ITB misses
system.switch_cpus0.itb.fetch_acv               55231                       # ITB acv
system.switch_cpus0.itb.fetch_accesses       36392272                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              3128653013                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles    222236366                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts            5188926328                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches         2302129291                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches   2214402034                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles           2853861836                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10729006                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.MiscStallCycles      1008269                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles      2830430                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles      1403823                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles          145                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines         97847433                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1879387                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples   3086705372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.681057                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.371387                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       774683219     25.10%     25.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         9748142      0.32%     25.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2      2173217491     70.41%     95.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3        11331999      0.37%     96.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4        19397425      0.63%     96.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5        13885562      0.45%     97.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         9363537      0.30%     97.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         5075501      0.16%     97.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        70002496      2.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total   3086705372                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.735821                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.658518                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       163291586                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles    633772674                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles       2266249324                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     18447794                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4943994                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      8509429                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred       420977                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts    5085501635                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts       707361                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4943994                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       173996363                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles      142360340                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles    368180711                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles       2273684456                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles    123539508                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts    5056986553                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       114394                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      11939776                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      87185980                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents       8392214                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands   2714666209                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups   5311359396                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups   5133266041                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups    177756919                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps   2641200536                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        73465707                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts     17717040                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts      1600322                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts        134350912                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads   2321626877                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     66915725                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads     13171970                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      6066325                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded        5011031961                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded     15146213                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued       4989637958                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       670877                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     94231201                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57608152                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved      9867015                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples   3086705372                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.616493                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.015050                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    679838752     22.02%     22.02% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     89493875      2.90%     24.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2   2205409308     71.45%     96.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     34690186      1.12%     97.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     34068414      1.10%     98.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     23525559      0.76%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     10595174      0.34%     99.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      4890418      0.16%     99.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      4193686      0.14%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   3086705372                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1165923      4.42%      4.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      4.42% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd      2257953      8.55%     12.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            1      0.00%     12.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     12.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult      5733162     21.71%     34.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     34.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     34.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     34.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     34.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     34.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     34.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     34.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     34.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     34.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     34.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     34.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     34.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     34.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     34.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     34.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     34.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     34.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     34.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     34.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     34.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     34.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead      11654123     44.14%     78.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      5590970     21.18%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass        20571      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu   2514363152     50.39%     50.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1054991      0.02%     50.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     50.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     50804897      1.02%     51.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp       714430      0.01%     51.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt        31148      0.00%     51.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult     23915369      0.48%     51.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv        10345      0.00%     51.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     51.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     51.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     51.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     51.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     51.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     51.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     51.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     51.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     51.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     51.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     51.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     51.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     51.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     51.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     51.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     51.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     51.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     51.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     51.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     51.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead   2323486954     46.57%     98.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     64524306      1.29%     99.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess     10711795      0.21%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total    4989637958                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.594820                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt           26402132                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005291                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads  12796727903                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes   4945573604                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses   4836592871                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads    296326398                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes    174990498                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    137626027                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses    4861906190                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses      154113329                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads      6964585                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads     21555626                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses        37566                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation       196294                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      8588849                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         3868                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked      3054158                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4943994                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       77146918                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles     59163040                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts   5044693479                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1127634                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts   2321626877                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     66915725                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts     12597256                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        550143                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents     58230207                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents       196294                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      2052278                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      2886496                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      4938774                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts   4983788184                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts   2320156697                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      5849778                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop             18515305                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs          2383927010                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches      2235531763                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          63770313                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.592950                       # Inst execution rate
system.switch_cpus0.iew.wb_sent            4978765988                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count           4974218898                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers       2527472524                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers       2656267088                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.589892                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.951513                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitSquashedInsts     92304011                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls      5279202                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      4471878                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples   3071711290                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.610518                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.173679                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    732057476     23.83%     23.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     68398255      2.23%     26.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2   2185985068     71.17%     97.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     19025616      0.62%     97.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4     10973280      0.36%     98.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      5996099      0.20%     98.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      6566421      0.21%     98.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      5343997      0.17%     98.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     37365078      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total   3071711290                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts   4947045983                       # Number of instructions committed
system.switch_cpus0.commit.committedOps    4947045983                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs            2358398142                       # Number of memory references committed
system.switch_cpus0.commit.loads           2300071262                       # Number of loads committed
system.switch_cpus0.commit.membars            2005935                       # Number of memory barriers committed
system.switch_cpus0.commit.branches        2230542403                       # Number of branches committed
system.switch_cpus0.commit.fp_insts         132069840                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts       4847141429                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      7669422                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass     15119530      0.31%      0.31% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu   2485275121     50.24%     50.54% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult       979616      0.02%     50.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     50.56% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd     49892523      1.01%     51.57% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp       712211      0.01%     51.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt        31076      0.00%     51.59% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult     23687620      0.48%     52.07% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv        10331      0.00%     52.07% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     52.07% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     52.07% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     52.07% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     52.07% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     52.07% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     52.07% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     52.07% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     52.07% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     52.07% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     52.07% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     52.07% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     52.07% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            0      0.00%     52.07% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     52.07% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            0      0.00%     52.07% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            0      0.00%     52.07% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     52.07% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc            0      0.00%     52.07% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            0      0.00%     52.07% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     52.07% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     52.07% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead   2302077197     46.53%     98.60% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     58548970      1.18%     99.78% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess     10711788      0.22%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total   4947045983                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events     37365078                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads          8069720030                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes        10093614281                       # The number of ROB writes
system.switch_cpus0.timesIdled                2534448                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               41947641                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles          1198478932                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts         4931947021                       # Number of Instructions Simulated
system.switch_cpus0.committedOps           4931947021                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.634365                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.634365                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.576380                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.576380                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads      5087894817                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes     2542274605                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads        154554165                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       131452035                       # number of floating regfile writes
system.switch_cpus0.misc_regfile_reads      220895345                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes       8993660                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups     2286521164                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted   2259742707                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      3015982                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups   2247443170                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits     2226070948                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    99.049043                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS        9631366                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect       345376                       # Number of incorrect RAS predictions.
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits          2341180208                       # DTB read hits
system.switch_cpus1.dtb.read_misses           3756606                       # DTB read misses
system.switch_cpus1.dtb.read_acv                  379                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses        73832367                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           66454786                       # DTB write hits
system.switch_cpus1.dtb.write_misses            28779                       # DTB write misses
system.switch_cpus1.dtb.write_acv                 215                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses        8834056                       # DTB write accesses
system.switch_cpus1.dtb.data_hits          2407634994                       # DTB hits
system.switch_cpus1.dtb.data_misses           3785385                       # DTB misses
system.switch_cpus1.dtb.data_acv                  594                       # DTB access violations
system.switch_cpus1.dtb.data_accesses        82666423                       # DTB accesses
system.switch_cpus1.itb.fetch_hits           33265850                       # ITB hits
system.switch_cpus1.itb.fetch_misses          1160423                       # ITB misses
system.switch_cpus1.itb.fetch_acv               60269                       # ITB acv
system.switch_cpus1.itb.fetch_accesses       34426273                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              3182698542                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles    218132709                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts            5206778091                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches         2286521164                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches   2235702314                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles           2728046097                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10769530                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles             33357                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles       908289                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles    181343781                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles      1150350                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           93                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines         97406815                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1592097                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes             41                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples   3134999441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.660855                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.355401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       805768720     25.70%     25.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1        10026104      0.32%     26.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2      2191157841     69.89%     95.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        11775171      0.38%     96.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        20232927      0.65%     96.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5        14805812      0.47%     97.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         9663676      0.31%     97.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         6385552      0.20%     97.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        65183638      2.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total   3134999441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.718422                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.635963                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       167740567                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles    655761371                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles       2288528985                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     18034935                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4933583                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      8959435                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred       451497                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts    5145196901                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts       649623                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4933583                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       178532605                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles      141883905                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles    389885435                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles       2295443985                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles    124319928                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts    5124485006                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       137329                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      12614683                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      85752495                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents       9417098                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands   2756598986                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups   5391379615                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups   5206371810                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups    184664214                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps   2683538443                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        73060535                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts     17393209                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts      1650679                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        133343405                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads   2346897112                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     70120930                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads     13721917                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      6134666                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded        5078238254                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded     14918715                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued       5056307293                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       741626                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     94043749                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     59591616                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved      9347269                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples   3134999441                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.612857                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.024815                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    700131872     22.33%     22.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     92591901      2.95%     25.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2   2224680885     70.96%     96.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     36510559      1.16%     97.41% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     35367123      1.13%     98.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     24808461      0.79%     99.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     11423075      0.36%     99.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      5111822      0.16%     99.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      4373743      0.14%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   3134999441                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1291515      4.63%      4.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      4.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      4.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd      2344934      8.40%     13.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult      5938529     21.28%     34.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     34.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     34.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     34.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     34.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     34.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     34.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     34.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     34.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     34.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     34.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     34.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     34.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     34.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     34.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     34.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     34.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     34.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     34.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     34.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     34.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     34.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      12337469     44.22%     78.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      5989905     21.47%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass        22024      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   2548451696     50.40%     50.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1158007      0.02%     50.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     50.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     52825452      1.04%     51.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp       754677      0.01%     51.48% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt        33339      0.00%     51.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult     24847917      0.49%     51.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv        11079      0.00%     51.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     51.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     51.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     51.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     51.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     51.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     51.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     51.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     51.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     51.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     51.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     51.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     51.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     51.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     51.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     51.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     51.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     51.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     51.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     51.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     51.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     51.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead   2349158697     46.46%     98.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     67796373      1.34%     99.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess     11248032      0.22%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    5056307293                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.588686                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt           27902352                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005518                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads  12969000743                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes   5005897089                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   4898791017                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads    307257260                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes    181451747                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    142824908                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses    4924399768                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses      159787853                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads      7589869                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads     21951726                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses        40322                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation       190625                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      8481429                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads           89                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked      3180959                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4933583                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       77426332                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles     57962694                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts   5112573505                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1127491                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts   2346897112                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts     70120930                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts     12266778                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        602474                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents     56984637                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents       190625                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      2010752                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      2960570                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      4971322                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts   5051452609                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts   2345695081                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      4854682                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop             19416536                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs          2412692717                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches      2257097701                       # Number of branches executed
system.switch_cpus1.iew.exec_stores          66997636                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.587160                       # Inst execution rate
system.switch_cpus1.iew.wb_sent            5046324636                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count           5041615925                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers       2563072224                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers       2700582553                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.584070                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.949081                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitSquashedInsts     92361167                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls      5571446                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      4467996                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples   3120753341                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.606952                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.188667                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    755213949     24.20%     24.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     71286280      2.28%     26.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2   2204517008     70.64%     97.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     19756308      0.63%     97.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     11575613      0.37%     98.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      6204428      0.20%     98.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      6998223      0.22%     98.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      5613758      0.18%     98.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8     39587774      1.27%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total   3120753341                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts   5014901648                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    5014901648                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs            2386584882                       # Number of memory references committed
system.switch_cpus1.commit.loads           2324945381                       # Number of loads committed
system.switch_cpus1.commit.membars            2118574                       # Number of memory barriers committed
system.switch_cpus1.commit.branches        2252008070                       # Number of branches committed
system.switch_cpus1.commit.fp_insts         137144097                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts       4910699187                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      8105910                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass     15810460      0.32%      0.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   2520473886     50.26%     50.57% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult      1071791      0.02%     50.60% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     50.60% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd     51910424      1.04%     51.63% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp       752223      0.01%     51.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt        33257      0.00%     51.65% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult     24627108      0.49%     52.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv        11066      0.00%     52.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     52.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     52.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     52.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     52.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     52.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     52.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     52.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     52.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     52.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     52.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     52.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     52.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     52.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     52.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     52.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     52.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     52.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc            0      0.00%     52.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     52.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     52.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     52.14% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead   2327063955     46.40%     98.54% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite     61899456      1.23%     99.78% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess     11248022      0.22%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   5014901648                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events     39587774                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads          8184357771                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes        10228699513                       # The number of ROB writes
system.switch_cpus1.timesIdled                2653480                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               47699101                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles          1144640814                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts         4999113210                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           4999113210                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.636653                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.636653                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.570715                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.570715                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads      5162551084                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     2579693738                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads        160577247                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       136511523                       # number of floating regfile writes
system.switch_cpus1.misc_regfile_reads      228997700                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes       9409797                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups      105823858                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     86870888                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      2192763                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     64000231                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       39563550                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    61.817824                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS        6840309                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect       258649                       # Number of incorrect RAS predictions.
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           114068469                       # DTB read hits
system.switch_cpus2.dtb.read_misses           2269767                       # DTB read misses
system.switch_cpus2.dtb.read_acv                  273                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses        46980588                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           45535773                       # DTB write hits
system.switch_cpus2.dtb.write_misses            20385                       # DTB write misses
system.switch_cpus2.dtb.write_acv                 162                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses        6760129                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           159604242                       # DTB hits
system.switch_cpus2.dtb.data_misses           2290152                       # DTB misses
system.switch_cpus2.dtb.data_acv                  435                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        53740717                       # DTB accesses
system.switch_cpus2.itb.fetch_hits           25369052                       # ITB hits
system.switch_cpus2.itb.fetch_misses             7878                       # ITB misses
system.switch_cpus2.itb.fetch_acv               31818                       # ITB acv
system.switch_cpus2.itb.fetch_accesses       25376930                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles               667752379                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles    157877313                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             616159861                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches          105823858                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     46403859                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            475807097                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        7498774                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.MiscStallCycles       792920                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles      1657824                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles       984572                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           48                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         69018540                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1437459                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    640869161                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.961444                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.334849                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       527686775     82.34%     82.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         6894375      1.08%     83.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2        16289970      2.54%     85.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         8282264      1.29%     87.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4        13738395      2.14%     89.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5        10049124      1.57%     90.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         6433088      1.00%     91.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         3920334      0.61%     92.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        47574836      7.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    640869161                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.158478                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.922737                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       116046782                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles    426956044                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         82258684                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles     12150390                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3457261                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      6240125                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred       292329                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     545332899                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts       555302                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3457261                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       123287327                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       88937007                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles    253326098                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         87027495                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles     84833973                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     525870394                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        82331                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       7562492                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      58302453                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       7772555                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    389774672                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    701188199                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    588244827                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups    112702306                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    340028546                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        49746130                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts     12252065                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts      1133412                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         89230307                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads    118218781                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     48355494                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads      9529687                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      4170158                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         493708266                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded     10350995                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        479092602                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       669119                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     64217180                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     38755461                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved      6651720                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    640869161                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.747567                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.515156                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    461975700     72.09%     72.09% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     62243676      9.71%     81.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     38768588      6.05%     87.85% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     24138817      3.77%     91.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     23982727      3.74%     95.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     16442683      2.57%     97.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      7261222      1.13%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      3262340      0.51%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      2793408      0.44%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    640869161                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         846140      4.73%      4.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      4.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd      1421088      7.94%     12.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult      3599494     20.10%     32.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     32.77% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       7973734     44.54%     77.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      4063811     22.70%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass        14206      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    257268417     53.70%     53.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       860518      0.18%     53.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     53.88% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     32186713      6.72%     60.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp       459033      0.10%     60.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt        21436      0.00%     60.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult     15173574      3.17%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv         7143      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    119254054     24.89%     88.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     46476893      9.70%     98.46% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess      7370615      1.54%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     479092602                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.717470                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt           17904267                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.037371                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads   1428425101                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    457367337                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    380878293                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads    189202650                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes    111013614                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     88043139                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     398580822                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses       98401841                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads      5938331                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads     14453830                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses        23956                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation       134163                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      6347689                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads           26                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked      1838384                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3457261                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles       48192918                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles     36853601                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    517277177                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       736407                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts    118218781                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     48355494                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts      8593757                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        352503                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents     36295530                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents       134163                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1457234                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      2013053                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      3470287                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    474888978                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts    116871960                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      4203624                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop             13217916                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs           162800998                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        60519489                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          45929038                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.711175                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             471769055                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            468921432                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        259501710                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        347782019                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.702239                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.746162                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitSquashedInsts     62773989                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls      3699275                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      3141522                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    630560097                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.715007                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.856626                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    497714589     78.93%     78.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     47925856      7.60%     86.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     25384493      4.03%     90.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3     13556678      2.15%     92.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      7703059      1.22%     93.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      4246946      0.67%     94.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      4497385      0.71%     95.32% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      3789945      0.60%     95.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8     25741146      4.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    630560097                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    450854935                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     450854935                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs             145772757                       # Number of memory references committed
system.switch_cpus2.commit.loads            103764952                       # Number of loads committed
system.switch_cpus2.commit.membars            1410639                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          57108432                       # Number of branches committed
system.switch_cpus2.commit.fp_insts          84729730                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        385347456                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      5764615                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass     11027054      2.45%      2.45% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    237108525     52.59%     55.04% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult       806379      0.18%     55.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     55.22% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd     31676621      7.03%     62.24% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp       458124      0.10%     62.34% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt        21405      0.00%     62.35% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult     15051026      3.34%     65.69% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv         7136      0.00%     65.69% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     65.69% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     65.69% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     65.69% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     65.69% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     65.69% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     65.69% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     65.69% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     65.69% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     65.69% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     65.69% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     65.69% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     65.69% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     65.69% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     65.69% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp            0      0.00%     65.69% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt            0      0.00%     65.69% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv            0      0.00%     65.69% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc            0      0.00%     65.69% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     65.69% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.69% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead    105175591     23.33%     89.02% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite     42152465      9.35%     98.37% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess      7370609      1.63%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    450854935                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events     25741146                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads          1115779944                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes         1037505113                       # The number of ROB writes
system.switch_cpus2.timesIdled                1824401                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               26883218                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles          3658210341                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          439842087                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            439842087                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.518164                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.518164                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.658690                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.658690                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       555262017                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      278611968                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads         98333205                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes        83564120                       # number of floating regfile writes
system.switch_cpus2.misc_regfile_reads      145573271                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes       6269936                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups      116683801                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     90979149                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      3033830                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     74130901                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       58557990                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    78.992686                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS        9226687                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect       329913                       # Number of incorrect RAS predictions.
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits           168403217                       # DTB read hits
system.switch_cpus3.dtb.read_misses           3582853                       # DTB read misses
system.switch_cpus3.dtb.read_acv                  371                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses        71477172                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           63616293                       # DTB write hits
system.switch_cpus3.dtb.write_misses            27152                       # DTB write misses
system.switch_cpus3.dtb.write_acv                 216                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses        9051507                       # DTB write accesses
system.switch_cpus3.dtb.data_hits           232019510                       # DTB hits
system.switch_cpus3.dtb.data_misses           3610005                       # DTB misses
system.switch_cpus3.dtb.data_acv                  587                       # DTB access violations
system.switch_cpus3.dtb.data_accesses        80528679                       # DTB accesses
system.switch_cpus3.itb.fetch_hits           32609541                       # ITB hits
system.switch_cpus3.itb.fetch_misses          1138567                       # ITB misses
system.switch_cpus3.itb.fetch_acv               56982                       # ITB acv
system.switch_cpus3.itb.fetch_accesses       33748108                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles               973902451                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles    212207391                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             843482432                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches          116683801                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     67784677                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            543826482                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10594208                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles             35519                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles       938967                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles    164051032                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles      1138017                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           90                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines         93666288                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1546376                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes             29                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    927494602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.909420                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.266544                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       769508301     82.97%     82.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         9617338      1.04%     84.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2        25461940      2.75%     86.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3        11272675      1.22%     87.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4        19179021      2.07%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5        14124288      1.52%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         9343409      1.01%     92.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         6175829      0.67%     93.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        62811801      6.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    927494602                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.119811                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.866085                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       162447446                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles    624371333                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles        118442679                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     17348053                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4885091                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      8568984                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred       412278                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     781554711                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts       675462                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4885091                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       172840627                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles      136303922                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles    368947943                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles        125108869                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles    119408150                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     759872655                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       123934                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      11890471                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      81946284                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents       9690905                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands    565524765                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups   1014231089                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    836945735                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups    176938294                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps    494910209                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        70614556                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts     16762192                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts      1638367                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts        128262400                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads    174157345                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     67369979                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads     13056665                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      5801277                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         715000663                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded     14213264                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        693696146                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       792230                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     90556929                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     57318486                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved      8946926                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    927494602                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.747925                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.519061                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    669424140     72.18%     72.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     88486751      9.54%     81.72% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     57476160      6.20%     87.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     34762437      3.75%     91.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     33827835      3.65%     95.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     23687456      2.55%     97.86% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     10768663      1.16%     99.02% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      4880114      0.53%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      4181046      0.45%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    927494602                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        1183855      4.46%      4.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      4.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      4.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd      2238874      8.44%     12.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp           75      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult      5714597     21.54%     34.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv           23      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead      11619000     43.79%     78.24% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      5774122     21.76%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass        53704      0.01%      0.01% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    365695905     52.72%     52.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1125966      0.16%     52.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     52.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     50583370      7.29%     60.18% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp       735043      0.11%     60.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt        80874      0.01%     60.30% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult     23771220      3.43%     63.72% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv        47424      0.01%     63.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     63.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    176001928     25.37%     89.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     64913231      9.36%     98.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess     10687481      1.54%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     693696146                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.712285                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt           26530546                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.038245                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads   2047333710                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    645731012                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    542662150                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads    294875960                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes    174187874                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    136950684                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     566818775                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses      153354213                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads      7409083                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads     21250408                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses        38341                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation       190035                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      8563971                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked      2926557                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4885091                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles       74560262                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles     55621384                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    748129362                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1145153                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts    174157345                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     67369979                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts     11690568                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        560574                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents     54689305                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents       190035                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      2051624                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      2833681                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      4885305                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    688900963                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts    172716606                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      4795183                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop             18915435                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs           236859630                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        87946080                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          64143024                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.707361                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             684030696                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            679612834                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        380492757                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        510351507                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.697824                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.745550                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitSquashedInsts     88818400                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls      5266338                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      4424869                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    913679405                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.715882                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.860405                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    721853097     79.01%     79.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     68003546      7.44%     86.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     38128455      4.17%     90.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     18926554      2.07%     92.69% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4     11151285      1.22%     93.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      6000070      0.66%     94.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      6604880      0.72%     95.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      5280054      0.58%     95.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     37731464      4.13%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    913679405                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    654086978                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     654086978                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs             211712945                       # Number of memory references committed
system.switch_cpus3.commit.loads            152906937                       # Number of loads committed
system.switch_cpus3.commit.membars            2000066                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          83164269                       # Number of branches committed
system.switch_cpus3.commit.fp_insts         131434064                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        554113777                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      7778627                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass     15483680      2.37%      2.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    338834651     51.80%     54.17% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult      1046715      0.16%     54.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     54.33% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd     49681606      7.60%     61.93% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp       732588      0.11%     62.04% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt        80790      0.01%     62.05% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult     23546937      3.60%     65.65% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv        47382      0.01%     65.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.66% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead    154907003     23.68%     89.34% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite     59038147      9.03%     98.37% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess     10687479      1.63%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total    654086978                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events     37731464                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads          1614912707                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes         1499551192                       # The number of ROB writes
system.switch_cpus3.timesIdled                2584299                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               46407849                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles          3352267614                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          638656998                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            638656998                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.524923                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.524923                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.655771                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.655771                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       794160563                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      395457319                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads        153775786                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       130783749                       # number of floating regfile writes
system.switch_cpus3.misc_regfile_reads      219963638                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes       8962330                       # number of misc regfile writes
system.tol2bus.trans_dist::ReadReq           49783264                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          49783207                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq            356946                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp           356946                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         11072755                       # Transaction distribution
system.tol2bus.trans_dist::WriteInvalidateReq         1282                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         5274651                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq       2065442                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        7340093                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          356                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          356                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3202203                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3202203                       # Transaction distribution
system.tol2bus.trans_dist::BadAddressError           53                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     11226229                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     20995819                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     10832324                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     21596835                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      8051363                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     14118053                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side     10598947                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     20530863                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             117950433                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    359177792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    610285716                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    346558016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    634221760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    257603712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    397308399                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    339102528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    596463408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3540721331                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        14489324                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         71756899                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            7.000018                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.004233                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7               71755613    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1286      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              8                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           71756899                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        47132197162                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        8474491414                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14787602053                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        8171539674                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       15247492771                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy        6075875396                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       10078829601                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy        7997831585                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       14561707337                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.7                       # Layer utilization (%)
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed

---------- End Simulation Statistics   ----------
