<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from hdlconv
rc: 1 (means success: 0)
tags: hdlconv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p723.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p723.sv</a>
defines: 
time_elapsed: 0.768s
ram usage: 35712 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp2sgmgchq/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/hdlconvertor/tests/sv_test/std2017 <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p723.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p723.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p723.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p723.sv:1</a>: No timescale set for &#34;cct&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p723.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p723.sv:7</a>: No timescale set for &#34;mod&#34;.

[WRN:PA0205] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p723.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p723.sv:14</a>: No timescale set for &#34;wave&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p723.sv.html#l-1" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p723.sv:1</a>: Compile module &#34;work@cct&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p723.sv.html#l-7" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p723.sv:7</a>: Compile module &#34;work@mod&#34;.

[INF:CP0303] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p723.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p723.sv:14</a>: Compile module &#34;work@wave&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p723.sv.html#l-14" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p723.sv:14</a>: Top level module &#34;work@wave&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp2sgmgchq/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_cct
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp2sgmgchq/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp2sgmgchq/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@wave)
 |vpiName:work@wave
 |uhdmallPackages:
 \_package: builtin, parent:work@wave
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@cct, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p723.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p723.sv</a>, line:1, parent:work@wave
   |vpiDefName:work@cct
   |vpiFullName:work@cct
   |vpiPort:
   \_port: (stim1), line:1
     |vpiName:stim1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (stim1), line:1
         |vpiName:stim1
         |vpiFullName:work@cct.stim1
   |vpiPort:
   \_port: (stim2), line:1
     |vpiName:stim2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (stim2), line:1
         |vpiName:stim2
         |vpiFullName:work@cct.stim2
   |vpiNet:
   \_logic_net: (stim1), line:1
   |vpiNet:
   \_logic_net: (stim2), line:1
 |uhdmallModules:
 \_module: work@mod, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p723.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p723.sv</a>, line:7, parent:work@wave
   |vpiDefName:work@mod
   |vpiFullName:work@mod
   |vpiProcess:
   \_always: , line:9
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:9
       |vpiCondition:
       \_operation: , line:9
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (in), line:9
           |vpiName:in
           |vpiFullName:work@mod.in
       |vpiStmt:
       \_named_begin: (keep), line:9
         |vpiName:keep
         |vpiFullName:work@mod.keep
         |vpiStmt:
         \_assign_stmt: , parent:keep
           |vpiLhs:
           \_logic_var: (hold), line:10
             |vpiName:hold
             |vpiFullName:work@mod.keep.hold
         |vpiStmt:
         \_assignment: , line:11, parent:keep
           |vpiOpType:82
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (hold), line:11
             |vpiName:hold
             |vpiFullName:work@mod.keep.hold
           |vpiRhs:
           \_ref_obj: (in), line:11
             |vpiName:in
             |vpiFullName:work@mod.keep.in
   |vpiPort:
   \_port: (in), line:7
     |vpiName:in
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (in), line:7
         |vpiName:in
         |vpiFullName:work@mod.in
   |vpiNet:
   \_logic_net: (in), line:7
 |uhdmallModules:
 \_module: work@wave, file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p723.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p723.sv</a>, line:14, parent:work@wave
   |vpiDefName:work@wave
   |vpiFullName:work@wave
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_named_begin: (wave1), line:17
       |vpiName:wave1
       |vpiFullName:work@wave.wave1
       |vpiStmt:
       \_delay_control: , line:18, parent:wave1
         |#100
         |vpiStmt:
         \_named_fork: (innerwave), line:19
           |vpiName:innerwave
           |vpiFullName:work@wave.wave1.innerwave
           |vpiStmt:
           \_assign_stmt: , parent:innerwave
             |vpiLhs:
             \_logic_var: (hold), line:20
               |vpiName:hold
               |vpiFullName:work@wave.wave1.innerwave.hold
       |vpiStmt:
       \_delay_control: , line:22, parent:wave1
         |#150
         |vpiStmt:
         \_begin: , line:23
           |vpiFullName:work@wave.wave1
           |vpiStmt:
           \_assignment: , line:24
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (stim1), line:24
               |vpiName:stim1
               |vpiFullName:work@wave.wave1.stim1
             |vpiRhs:
             \_constant: , line:24
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
   |vpiNet:
   \_logic_net: (stim1), line:15
     |vpiName:stim1
     |vpiFullName:work@wave.stim1
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (stim2), line:15
     |vpiName:stim2
     |vpiFullName:work@wave.stim2
     |vpiNetType:36
 |uhdmtopModules:
 \_module: work@wave (work@wave), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p723.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p723.sv</a>, line:14
   |vpiDefName:work@wave
   |vpiName:work@wave
   |vpiModule:
   \_module: work@cct (a), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p723.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p723.sv</a>, line:16, parent:work@wave
     |vpiDefName:work@cct
     |vpiName:a
     |vpiFullName:work@wave.a
     |vpiPort:
     \_port: (stim1), line:1, parent:a
       |vpiName:stim1
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (stim1)
         |vpiName:stim1
         |vpiActual:
         \_logic_net: (stim1), line:15, parent:work@wave
           |vpiName:stim1
           |vpiFullName:work@wave.stim1
           |vpiNetType:36
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (stim1), line:1, parent:a
           |vpiName:stim1
           |vpiFullName:work@wave.a.stim1
     |vpiPort:
     \_port: (stim2), line:1, parent:a
       |vpiName:stim2
       |vpiDirection:1
       |vpiHighConn:
       \_ref_obj: (stim2)
         |vpiName:stim2
         |vpiActual:
         \_logic_net: (stim2), line:15, parent:work@wave
           |vpiName:stim2
           |vpiFullName:work@wave.stim2
           |vpiNetType:36
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (stim2), line:1, parent:a
           |vpiName:stim2
           |vpiFullName:work@wave.a.stim2
     |vpiModule:
     \_module: work@mod (amod), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p723.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p723.sv</a>, line:4, parent:a
       |vpiDefName:work@mod
       |vpiName:amod
       |vpiFullName:work@wave.a.amod
       |vpiPort:
       \_port: (in), line:7, parent:amod
         |vpiName:in
         |vpiDirection:1
         |vpiHighConn:
         \_ref_obj: (stim1), line:4
           |vpiName:stim1
           |vpiActual:
           \_logic_net: (stim1), line:1, parent:a
         |vpiLowConn:
         \_ref_obj: 
           |vpiActual:
           \_logic_net: (in), line:7, parent:amod
             |vpiName:in
             |vpiFullName:work@wave.a.amod.in
       |vpiNet:
       \_logic_net: (in), line:7, parent:amod
       |vpiInstance:
       \_module: work@cct (a), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p723.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p723.sv</a>, line:16, parent:work@wave
     |vpiModule:
     \_module: work@mod (bmod), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p723.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p723.sv</a>, line:4, parent:a
       |vpiDefName:work@mod
       |vpiName:bmod
       |vpiFullName:work@wave.a.bmod
       |vpiPort:
       \_port: (in), line:7, parent:bmod
         |vpiName:in
         |vpiDirection:1
         |vpiHighConn:
         \_ref_obj: (stim1), line:4
           |vpiName:stim1
           |vpiActual:
           \_logic_net: (stim1), line:1, parent:a
         |vpiLowConn:
         \_ref_obj: 
           |vpiActual:
           \_logic_net: (in), line:7, parent:bmod
             |vpiName:in
             |vpiFullName:work@wave.a.bmod.in
       |vpiNet:
       \_logic_net: (in), line:7, parent:bmod
       |vpiInstance:
       \_module: work@cct (a), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p723.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p723.sv</a>, line:16, parent:work@wave
     |vpiNet:
     \_logic_net: (stim1), line:1, parent:a
     |vpiNet:
     \_logic_net: (stim2), line:1, parent:a
     |vpiInstance:
     \_module: work@wave (work@wave), file:<a href="../../../../third_party/tests/hdlconvertor/tests/sv_test/std2017/p723.sv.html" target="file-frame">third_party/tests/hdlconvertor/tests/sv_test/std2017/p723.sv</a>, line:14
   |vpiNet:
   \_logic_net: (stim1), line:15, parent:work@wave
   |vpiNet:
   \_logic_net: (stim2), line:15, parent:work@wave
Object: \work_wave of type 3000
Object: \work_wave of type 32
Object: \a of type 32
Object: \stim1 of type 44
Object: \stim2 of type 44
Object: \amod of type 32
Object: \in of type 44
Object: \in of type 36
Object: \bmod of type 32
Object: \in of type 44
Object: \in of type 36
Object: \stim1 of type 36
Object: \stim2 of type 36
Object: \stim1 of type 36
Object: \stim2 of type 36
Object: \work_cct of type 32
Object: \stim1 of type 44
Object: \stim2 of type 44
Object: \stim1 of type 36
Object: \stim2 of type 36
Object: \work_mod of type 32
Object: \in of type 44
Object:  of type 1
Object:  of type 13
Object:  of type 39
Object: \in of type 608
Object: \keep of type 33
Object:  of type 2
Object: \hold of type 3007
Object:  of type 3
Object: \hold of type 608
Object: \in of type 608
Object: \in of type 36
Object: \work_wave of type 32
Object:  of type 24
Object: \wave1 of type 33
Object:  of type 11
ERROR: Encountered unhandled object type: 11

</pre>
</body>