C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/WriteDecoder_4_16.v {1 {vlog -work work -stats=none C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/WriteDecoder_4_16.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
-- Compiling module WriteDecoder_4_16

Top level modules:
	WriteDecoder_4_16

} {} {}} C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/7to128Decoder.v {1 {vlog -work work -stats=none C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/7to128Decoder.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
-- Compiling module decoder7to128

Top level modules:
	decoder7to128

} {} {}} C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/S18_cpu_testbench_phase1.v {1 {vlog -work work -stats=none C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/S18_cpu_testbench_phase1.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
-- Compiling module cpu_tb

Top level modules:
	cpu_tb

} {} {}} C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/tri_buf.v {1 {vlog -work work -stats=none C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/tri_buf.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
-- Compiling module tri_buf

Top level modules:
	tri_buf

} {} {}} C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/ReadDecoder_4_16.v {1 {vlog -work work -stats=none C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/ReadDecoder_4_16.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
-- Compiling module ReadDecoder_4_16

Top level modules:
	ReadDecoder_4_16

} {} {}} C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/3to8Decoder.v {1 {vlog -work work -stats=none C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/3to8Decoder.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
-- Compiling module decoder3to8

Top level modules:
	decoder3to8

} {} {}} C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/S18_cpu_testbench_phase3.v {0 {vlog -work work -stats=none C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/S18_cpu_testbench_phase3.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
-- Compiling module cpu_ptb
** Error: C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/S18_cpu_testbench_phase3.v(190): (vlog-2730) Undefined variable: 'MEM_MemWrite'.

} {4.0 5.0} {}} C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/Shifter.v {1 {vlog -work work -stats=none C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/Shifter.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
-- Compiling module Shifter

Top level modules:
	Shifter

} {} {}} C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/flag_register.v {1 {vlog -work work -stats=none C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/flag_register.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
-- Compiling module flag_register

Top level modules:
	flag_register

} {} {}} C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/CSA_1bit.v {1 {vlog -work work -stats=none C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/CSA_1bit.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
-- Compiling module CSA_1bit

Top level modules:
	CSA_1bit

} {} {}} C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/load_immediate.v {1 {vlog -work work -stats=none C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/load_immediate.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
-- Compiling module load_immediate

Top level modules:
	load_immediate

} {} {}} C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/cache_fill_FSM.v {1 {vlog -work work -stats=none C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/cache_fill_FSM.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
-- Compiling module cache_fill_FSM

Top level modules:
	cache_fill_FSM

} {} {}} C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/arbitration.v {1 {vlog -work work -stats=none C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/arbitration.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
-- Compiling module ArbitrationToMemory

Top level modules:
	ArbitrationToMemory

} {} {}} C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/BitCell.v {1 {vlog -work work -stats=none C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/BitCell.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
-- Compiling module BitCell

Top level modules:
	BitCell

} {} {}} C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/dff.v {1 {vlog -work work -stats=none C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/dff.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
-- Compiling module dff

Top level modules:
	dff

} {} {}} C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/control.v {1 {vlog -work work -stats=none C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/control.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
-- Compiling module control

Top level modules:
	control

} {} {}} C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/memory.v {1 {vlog -work work -stats=none C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/memory.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
-- Compiling module memory1c

Top level modules:
	memory1c

} {} {}} C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/DataArray.v {1 {vlog -work work -stats=none C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/DataArray.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
-- Compiling module DataArray
-- Compiling module Block
-- Compiling module DWord
-- Compiling module DCell

Top level modules:
	DataArray

} {} {}} C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/ALU.v {1 {vlog -work work -stats=none C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/ALU.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/CLA_4bit.v {1 {vlog -work work -stats=none C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/CLA_4bit.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
-- Compiling module CLA_4bit

Top level modules:
	CLA_4bit

} {} {}} C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/PC_control.v {1 {vlog -work work -stats=none C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/PC_control.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
-- Compiling module PC_control

Top level modules:
	PC_control

} {} {}} C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/multicycle_memory.v {1 {vlog -work work -stats=none C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/multicycle_memory.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
-- Compiling module memory4c

Top level modules:
	memory4c

} {} {}} C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/saturation_4bit.v {1 {vlog -work work -stats=none C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/saturation_4bit.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
-- Compiling module saturation_4bit

Top level modules:
	saturation_4bit

} {} {}} C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/Register.v {1 {vlog -work work -stats=none C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/Register.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
-- Compiling module Register

Top level modules:
	Register

} {} {}} C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/sign_extend_4to16.v {1 {vlog -work work -stats=none C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/sign_extend_4to16.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
-- Compiling module sign_extend_4to16

Top level modules:
	sign_extend_4to16

} {} {}} C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/CLA_16bit.v {1 {vlog -work work -stats=none C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/CLA_16bit.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
-- Compiling module CLA_16bit

Top level modules:
	CLA_16bit

} {} {}} C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/RegisterFile.v {1 {vlog -work work -stats=none C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/RegisterFile.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
-- Compiling module RegisterFile

Top level modules:
	RegisterFile

} {} {}} C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/CLA_1bit.v {1 {vlog -work work -stats=none C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/CLA_1bit.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
-- Compiling module CLA_1bit

Top level modules:
	CLA_1bit

} {} {}} C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/cpu.v {1 {vlog -work work -stats=none C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/cpu.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
-- Compiling module cpu

Top level modules:
	cpu

} {} {}} C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/MetaDataArray.v {1 {vlog -work work -stats=none C:/Users/yblur/OneDrive/ECE_552_Architecture/Project1/Computer_Architecture_Project/MetaDataArray.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5c Compiler 2017.01 Jan 23 2017
-- Compiling module MetaDataArray
-- Compiling module MBlock
-- Compiling module MCell

Top level modules:
	MetaDataArray

} {} {}}
