# 32 Bit MIPS Processor
 Designed a 32 Bit MIPS 5 stage pipelined processor in Verilog with my partner for our ECE 369 course.
