
Copyright (C) 1994-2021 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: S-2021.09M-SP1
Install: /usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro
OS: Manjaro Linux
Hostname: eric-manjaro
max virtual memory: unlimited (bytes)
max user processes: 514587
max stack size: 8388608 (bytes)


Implementation : synthesis
Synopsys HDL compiler and linker, Version comp202109synp2, Build 152R, Built Jun 14 2022 11:50:29, @4302666

Modified Files: 4
FID:  path (prevtimestamp, timestamp)
8        /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd (2022-10-25 14:13:42, 2022-11-07 16:27:57)
22       /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/sys_init.vhd (N/A, 2022-11-08 16:30:00)
9        /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/top_level.vhd (2022-10-25 15:09:29, 2022-11-08 15:39:04)
10       /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/uart_reader.vhd (2022-10-25 16:08:24, 2022-11-08 12:21:01)

*******************************************************************
Modules that may have changed as a result of file changes: 12
MID:  lib.cell.view
0        coreuart_lib.coreuart_c0_coreuart_c0_0_clock_gen.rtl may have changed because the following files changed:
                        /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/top_level.vhd (2022-10-25 15:09:29, 2022-11-08 15:39:04) <-- (may instantiate this module)
2        coreuart_lib.coreuart_c0_coreuart_c0_0_coreuart.translated may have changed because the following files changed:
                        /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/top_level.vhd (2022-10-25 15:09:29, 2022-11-08 15:39:04) <-- (may instantiate this module)
4        coreuart_lib.coreuart_c0_coreuart_c0_0_fifo_256x8.translated may have changed because the following files changed:
                        /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/top_level.vhd (2022-10-25 15:09:29, 2022-11-08 15:39:04) <-- (may instantiate this module)
6        coreuart_lib.coreuart_c0_coreuart_c0_0_fifo_ctrl_256.translated may have changed because the following files changed:
                        /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/top_level.vhd (2022-10-25 15:09:29, 2022-11-08 15:39:04) <-- (may instantiate this module)
8        coreuart_lib.coreuart_c0_coreuart_c0_0_ram256x8_g5.translated may have changed because the following files changed:
                        /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/top_level.vhd (2022-10-25 15:09:29, 2022-11-08 15:39:04) <-- (may instantiate this module)
10       coreuart_lib.coreuart_c0_coreuart_c0_0_rx_async.translated may have changed because the following files changed:
                        /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/top_level.vhd (2022-10-25 15:09:29, 2022-11-08 15:39:04) <-- (may instantiate this module)
12       coreuart_lib.coreuart_c0_coreuart_c0_0_tx_async.translated may have changed because the following files changed:
                        /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/top_level.vhd (2022-10-25 15:09:29, 2022-11-08 15:39:04) <-- (may instantiate this module)
14       work.coreuart_c0.rtl may have changed because the following files changed:
                        /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/top_level.vhd (2022-10-25 15:09:29, 2022-11-08 15:39:04) <-- (may instantiate this module)
16       work.default_values.architecture_default_values may have changed because the following files changed:
                        /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/default_values.vhd (2022-10-25 14:13:42, 2022-11-07 16:27:57) <-- (architecture and entity definition)
                        /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/top_level.vhd (2022-10-25 15:09:29, 2022-11-08 15:39:04) <-- (may instantiate this module)
22       work.sys_init.sys_init_arch may have changed because the following files changed:
                        /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/sys_init.vhd (N/A, 2022-11-08 16:30:00) <-- (architecture and entity definition)
                        /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/top_level.vhd (2022-10-25 15:09:29, 2022-11-08 15:39:04) <-- (may instantiate this module)
18       work.top_level.architecture_top_level may have changed because the following files changed:
                        /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/top_level.vhd (2022-10-25 15:09:29, 2022-11-08 15:39:04) <-- (architecture and entity definition)
20       work.uart_reader.architecture_uart_reader may have changed because the following files changed:
                        /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/top_level.vhd (2022-10-25 15:09:29, 2022-11-08 15:39:04) <-- (may instantiate this module)
                        /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/hdl/uart_reader.vhd (2022-10-25 16:08:24, 2022-11-08 12:21:01) <-- (architecture and entity definition)

*******************************************************************
Unmodified files: 19
FID:  path (timestamp)
0        /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0.vhd (2022-10-24 13:07:42)
1        /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Clock_gen.vhd (2022-10-24 13:07:42)
2        /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/CoreUART.vhd (2022-10-24 13:07:42)
3        /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Rx_async.vhd (2022-10-24 13:07:42)
4        /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/Tx_async.vhd (2022-10-24 13:07:42)
5        /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/components.vhd (2022-10-24 13:07:42)
6        /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/coreuart_pkg.vhd (2022-10-24 13:07:42)
7        /home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/component/work/COREUART_C0/COREUART_C0_0/rtl/vhdl/core/fifo_256x8_g5.vhd (2022-10-24 13:07:42)
11       /usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib/generic/acg5.vhd (2022-06-23 08:48:07)
12       /usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib/vhd/hyperents.vhd (2022-06-23 08:48:08)
13       /usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib/vhd/snps_haps_pkg.vhd (2022-06-23 08:48:08)
14       /usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib/vhd/umr_capim.vhd (2022-06-23 08:48:08)
15       /usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib/vhd2008/arith.vhd (2022-06-23 08:48:08)
16       /usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib/vhd2008/location.map (2022-06-23 08:48:08)
17       /usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib/vhd2008/numeric.vhd (2022-06-23 08:48:08)
18       /usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib/vhd2008/std.vhd (2022-06-23 08:48:08)
19       /usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib/vhd2008/std1164.vhd (2022-06-23 08:48:08)
20       /usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib/vhd2008/std_textio.vhd (2022-06-23 08:48:08)
21       /usr/local/microchip/Libero_SoC_v2022.2/SynplifyPro/lib/vhd2008/unsigned.vhd (2022-06-23 08:48:08)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
