<?xml version="1.0"?>
<sdl version="2.0" />

<param_include>
    <osParams>
        <osParams.rank0.numThreads> 8 </osParams.rank0.numThreads>
    </osParams>

    <littleCpuParams>
        <base.clock>                               1.0 Ghz       </base.clock>


        <base.dtb.size>                                128       </base.dtb.size>
        <base.itb.size>                                128       </base.itb.size>

        <o3cpu.cachePorts>                               2       </o3cpu.cachePorts>
        <o3cpu.LQEntries>                               16       </o3cpu.LQEntries>
        <o3cpu.SQEntries>                               16       </o3cpu.SQEntries>
        <o3cpu.LSQDepCheckShift>                         0       </o3cpu.LSQDepCheckShift>
        <o3cpu.LFSTSize>                              1024       </o3cpu.LFSTSize>
        <o3cpu.SSITSize>                              1024       </o3cpu.SSITSize>
        <o3cpu.decodeToFetchDelay>                       1       </o3cpu.decodeToFetchDelay>
        <o3cpu.renameToFetchDelay>                       1       </o3cpu.renameToFetchDelay>
        <o3cpu.iewToFetchDelay>                          1       </o3cpu.iewToFetchDelay>
        <o3cpu.commitToFetchDelay>                       1       </o3cpu.commitToFetchDelay>
        <o3cpu.renameToDecodeDelay>                      1       </o3cpu.renameToDecodeDelay>
        <o3cpu.iewToDecodeDelay>                         1       </o3cpu.iewToDecodeDelay>
        <o3cpu.commitToDecodeDelay>                      1       </o3cpu.commitToDecodeDelay>
        <o3cpu.iewToRenameDelay>                         1       </o3cpu.iewToRenameDelay>
        <o3cpu.commitToRenameDelay>                      1       </o3cpu.commitToRenameDelay>
        <o3cpu.commitToIEWDelay>                         1       </o3cpu.commitToIEWDelay>
        <o3cpu.fetchWidth>                               3       </o3cpu.fetchWidth>
        <o3cpu.fetchToDecodeDelay>                       3       </o3cpu.fetchToDecodeDelay>
        <o3cpu.decodeWidth>                              3       </o3cpu.decodeWidth>
        <o3cpu.decodeToRenameDelay>                      2       </o3cpu.decodeToRenameDelay>
        <o3cpu.renameWidth>                              3       </o3cpu.renameWidth>
        <o3cpu.renameToIEWDelay>                         1       </o3cpu.renameToIEWDelay>
        <o3cpu.issueToExecuteDelay>                      1       </o3cpu.issueToExecuteDelay>
        <o3cpu.dispatchWidth>                            6       </o3cpu.dispatchWidth>
        <o3cpu.issueWidth>                               8       </o3cpu.issueWidth>
        <o3cpu.wbWidth>                                  8       </o3cpu.wbWidth>
        <o3cpu.wbDepth>                                  1       </o3cpu.wbDepth>
        <o3cpu.iewToCommitDelay>                         1       </o3cpu.iewToCommitDelay>
        <o3cpu.renameToROBDelay>                         1       </o3cpu.renameToROBDelay>
        <o3cpu.commitWidth>                              8       </o3cpu.commitWidth>
        <o3cpu.squashWidth>                              8       </o3cpu.squashWidth>
        <o3cpu.trapLatency>                             13       </o3cpu.trapLatency>
        <o3cpu.backComSize>                              5       </o3cpu.backComSize>
        <o3cpu.forwardComSize>                           5       </o3cpu.forwardComSize>
        <o3cpu.numPhysIntRegs>                         128       </o3cpu.numPhysIntRegs>
        <o3cpu.numPhysFloatRegs>                       128       </o3cpu.numPhysFloatRegs>
        <o3cpu.numIQEntries>                            32       </o3cpu.numIQEntries>
        <o3cpu.numROBEntries>                           40       </o3cpu.numROBEntries>

    <!-- Branch Predictor -->

        <o3cpu.predType>                        tournament       </o3cpu.predType>
        <o3cpu.localPredictorSize>                    2048       </o3cpu.localPredictorSize>
        <o3cpu.localCtrBits>                             2       </o3cpu.localCtrBits>
        <o3cpu.localHistoryBits>                        10       </o3cpu.localHistoryBits>
        <o3cpu.localHistoryTableSize>                 1024       </o3cpu.localHistoryTableSize>
        <o3cpu.globalPredictorBits>                     12       </o3cpu.globalPredictorBits>
        <o3cpu.globalPredictorSize>                   8192       </o3cpu.globalPredictorSize>
        <o3cpu.globalCtrBits>                            2       </o3cpu.globalCtrBits>
        <o3cpu.globalHistoryBits>                       12       </o3cpu.globalHistoryBits>
        <o3cpu.choicePredictorSize>                   8192       </o3cpu.choicePredictorSize>
        <o3cpu.choiceCtrBits>                            2       </o3cpu.choiceCtrBits>
        <o3cpu.BTBEntries>                            2048       </o3cpu.BTBEntries>
        <o3cpu.BTBTagSize>                              18       </o3cpu.BTBTagSize>
        <o3cpu.RASSize>                                 16       </o3cpu.RASSize>
        <o3cpu.instShiftAmt>                             2       </o3cpu.instShiftAmt>

        <base.max_insts_all_threads>                     0       </base.max_insts_all_threads>
        <base.max_insts_any_thread>                      0       </base.max_insts_any_thread>
        <base.max_loads_all_threads>                     0       </base.max_loads_all_threads>
        <base.max_loads_any_thread>                      0       </base.max_loads_any_thread>

    <!-- no smt support for ARM7-->
        <o3cpu.smtNumFetchingThreads>                    1       </o3cpu.smtNumFetchingThreads>
        <o3cpu.smtIQThreshold>                           0       </o3cpu.smtIQThreshold>
        <o3cpu.smtLSQThreshold>                          0       </o3cpu.smtLSQThreshold>
        <o3cpu.smtROBThreshold>                          0       </o3cpu.smtROBThreshold>
        <o3cpu.smtCommitPolicy>                 RoundRobin       </o3cpu.smtCommitPolicy>
        <o3cpu.smtFetchPolicy>                SingleThread       </o3cpu.smtFetchPolicy>
        <o3cpu.smtIQPolicy>                    Partitioned       </o3cpu.smtIQPolicy>
        <o3cpu.smtLSQPolicy>                   Partitioned       </o3cpu.smtLSQPolicy>
        <o3cpu.smtROBPolicy>                   Partitioned       </o3cpu.smtROBPolicy>


    <!-- Architecture independent -->

        <system>                                  system.0       </system>
        <base.process>                           process.0       </base.process>
        <base.process.executable>  ./stream.1K  </base.process.executable>
        <base.process.cmd.0>  ./stream.1K  </base.process.cmd.0>

        <base.process.env.0>  OMP_NUM_THREADS=8  </base.process.env.0>

<!--
        <base.process.executable>                ${M5_EXE}       </base.process.executable>
        <base.process.cmd.0>                     ${M5_EXE}       </base.process.cmd.0>
        <base.process.cmd.1>                       ${ARG1}       </base.process.cmd.1>
        <base.process.cmd.2>                       ${ARG2}       </base.process.cmd.2>
        <base.process.cmd.3>                       ${ARG3}       </base.process.cmd.3>
        <base.process.env.0>                     RT_RANK=0       </base.process.env.0>
-->
        <base.process.id>                                1       </base.process.id>


        <base.process.registerExit>                    yes       </base.process.registerExit>
        <base.process.uid>                               0       </base.process.uid>
        <base.process.euid>                              0       </base.process.euid>
        <base.process.gid>                               0       </base.process.gid>
        <base.process.egid>                              0       </base.process.egid>
        <base.process.cwd>                          ${PWD}       </base.process.cwd>
        <base.process.pid>                            1000       </base.process.pid>
        <base.process.ppid>                           1000       </base.process.ppid>

        <base.process.simpoint>                          0       </base.process.simpoint>
        <base.process.errout>                         cerr       </base.process.errout>
        <base.process.input>                           cin       </base.process.input>
        <base.process.output>                         cout       </base.process.output>
        <base.process.max_stack_size>            0x4000000       </base.process.max_stack_size>


        <physicalMemory.start>                  0x00000000       </physicalMemory.start>
        <physicalMemory.end>                    0x3dffffff       </physicalMemory.end>
        <physicalMemory.use_external>                    1       </physicalMemory.use_external>
        <physicalMemory.system>                   system.0       </physicalMemory.system>
        <system>                                   system.0      </system>


        <base.function_trace_start>                      0       </base.function_trace_start>
        <base.phase>                                     0       </base.phase>
        <base.progress_interval>                         0       </base.progress_interval>
        <base.defer_registration>                        0       </base.defer_registration>
        <base.do_checkpoint_insts>                       1       </base.do_checkpoint_insts>
        <base.do_statistics_insts>                       1       </base.do_statistics_insts>
        <base.function_trace>                            0       </base.function_trace>
        <o3cpu.activity>                                 0       </o3cpu.activity>

    </littleCpuParams>

    <bigCpuParams>
        <base.clock>                                2.9Ghz       </base.clock>

        <base.process.executable>  ./stream.1K  </base.process.executable>
        <base.process.cmd.0>  ./stream.1K  </base.process.cmd.0>

        <base.process.env.0>  OMP_NUM_THREADS=8  </base.process.env.0>

        <base.process.id>                                1       </base.process.id>

        <o3cpu.instShiftAmt>                             2       </o3cpu.instShiftAmt>


        <base.dtb.size>                                512       </base.dtb.size>
        <base.itb.size>                                512       </base.itb.size>


        <!-- no smt support for AMD 10.5h -->
        <o3cpu.smtNumFetchingThreads>                    1       </o3cpu.smtNumFetchingThreads>
        <o3cpu.smtIQThreshold>                           0       </o3cpu.smtIQThreshold>
        <o3cpu.smtLSQThreshold>                          0       </o3cpu.smtLSQThreshold>
        <o3cpu.smtROBThreshold>                          0       </o3cpu.smtROBThreshold>
        <o3cpu.smtCommitPolicy>                 RoundRobin       </o3cpu.smtCommitPolicy>
        <o3cpu.smtFetchPolicy>                SingleThread       </o3cpu.smtFetchPolicy>
        <o3cpu.smtIQPolicy>                    Partitioned       </o3cpu.smtIQPolicy>
        <o3cpu.smtLSQPolicy>                   Partitioned       </o3cpu.smtLSQPolicy>
        <o3cpu.smtROBPolicy>                   Partitioned       </o3cpu.smtROBPolicy>
        <base.max_insts_all_threads>                     0       </base.max_insts_all_threads>
        <base.max_insts_any_thread>                      0       </base.max_insts_any_thread>
        <base.max_loads_all_threads>                     0       </base.max_loads_all_threads>
        <base.max_loads_any_thread>                      0       </base.max_loads_any_thread>

        <o3cpu.fetchWidth>                               4       </o3cpu.fetchWidth>
        <o3cpu.decodeWidth>                              3       </o3cpu.decodeWidth>
        <o3cpu.dispatchWidth>                            3       </o3cpu.dispatchWidth>
        <o3cpu.issueWidth>                               6       </o3cpu.issueWidth>
        <o3cpu.commitWidth>                              1       </o3cpu.commitWidth>
        <o3cpu.renameWidth>                              6       </o3cpu.renameWidth>  <!-- not sure about this one -->
        <o3cpu.wbWidth>                                  2       </o3cpu.wbWidth>      <!-- not sure but 2 sounds good(2 write port for the reg file?) -->
        <o3cpu.squashWidth>                              4       </o3cpu.squashWidth>           <!-- not sure about this one -->
        <o3cpu.wbDepth>                                  1       </o3cpu.wbDepth>               <!-- not sure about this one -->



        <o3cpu.numIQEntries>                            64       </o3cpu.numIQEntries>
        <o3cpu.numPhysFloatRegs>                       256       </o3cpu.numPhysFloatRegs>
        <o3cpu.numPhysIntRegs>                         256       </o3cpu.numPhysIntRegs>
        <o3cpu.numROBEntries>                          192       </o3cpu.numROBEntries>
        <o3cpu.numRobs>                                  1       </o3cpu.numRobs>

        <!-- 2 data cache ports, 1 inst cache port... im assuming this is data cache only -->
        <o3cpu.cachePorts>                              2        </o3cpu.cachePorts>
        <o3cpu.predType>                        tournament       </o3cpu.predType>
        <o3cpu.BTBEntries>                            2048       </o3cpu.BTBEntries>
        <o3cpu.RASSize>                                 24       </o3cpu.RASSize>
        <o3cpu.globalPredictorSize>                  16384       </o3cpu.globalPredictorSize>
        <o3cpu.globalHistoryBits>                       12       </o3cpu.globalHistoryBits>


        <o3cpu.LQEntries>                               32       </o3cpu.LQEntries>
        <!-- its actually 44 (load/store combined) but gem5 only allows powers of 2 -->
        <o3cpu.SQEntries>                               16       </o3cpu.SQEntries>

           <!-- not sure about these one -->
        <o3cpu.BTBTagSize>                              16       </o3cpu.BTBTagSize>
        <o3cpu.localCtrBits>                             2       </o3cpu.localCtrBits>
        <o3cpu.localHistoryBits>                        11       </o3cpu.localHistoryBits>
        <o3cpu.globalCtrBits>                            2       </o3cpu.globalCtrBits>
        <o3cpu.choiceCtrBits>                            2       </o3cpu.choiceCtrBits>
        <o3cpu.localHistoryTableSize>                 2048       </o3cpu.localHistoryTableSize>
        <o3cpu.localPredictorSize>                    2048       </o3cpu.localPredictorSize>
        <o3cpu.choicePredictorSize>                   8192       </o3cpu.choicePredictorSize>

            <!-- ------------------------- -->

        <!-- 2 fetch stages + after-stage-buffer (+1) -->
        <o3cpu.fetchToDecodeDelay>                       3       </o3cpu.fetchToDecodeDelay>

        <!-- 7 entry buffer here -->

        <!-- 2 decode stages + after-stage-buffer (+1) + re      nameing stage (+1) -->
        <o3cpu.decodeToRenameDelay>                      4       </o3cpu.decodeToRenameDelay>

        <!-- 6 entry buffer here -->

        <o3cpu.issueToExecuteDelay>                      2       </o3cpu.issueToExecuteDelay>   <!-- dispatch + schedule -->

        <o3cpu.iewToCommitDelay>                         1       </o3cpu.iewToCommitDelay>      <!-- time it takes to store in ROB?  (FU unit delays in 03cpu.cpp file) -->


            <!-- no idea what these are for AMD 10h-->
        <o3cpu.LFSTSize>                               1024      </o3cpu.LFSTSize>
        <o3cpu.SSITSize>                               1024      </o3cpu.SSITSize>
        <o3cpu.LSQDepCheckShift>                          4      </o3cpu.LSQDepCheckShift>
        <o3cpu.LSQCheckLoads>                          true      </o3cpu.LSQCheckLoads>

        <o3cpu.commitToDecodeDelay>                       1      </o3cpu.commitToDecodeDelay>
        <o3cpu.commitToFetchDelay>                        1      </o3cpu.commitToFetchDelay>
        <o3cpu.commitToIEWDelay>                          1      </o3cpu.commitToIEWDelay>
        <o3cpu.commitToRenameDelay>                       1      </o3cpu.commitToRenameDelay>
        <o3cpu.iewToDecodeDelay>                          1      </o3cpu.iewToDecodeDelay>
        <o3cpu.iewToFetchDelay>                           1      </o3cpu.iewToFetchDelay>
        <o3cpu.iewToRenameDelay>                          1      </o3cpu.iewToRenameDelay>
        <o3cpu.renameToDecodeDelay>                       1      </o3cpu.renameToDecodeDelay>
        <o3cpu.renameToFetchDelay>                        1      </o3cpu.renameToFetchDelay>
        <o3cpu.renameToROBDelay>                          1      </o3cpu.renameToROBDelay>
        <o3cpu.decodeToFetchDelay>                        1      </o3cpu.decodeToFetchDelay>

        <o3cpu.renameToIEWDelay>                          1      </o3cpu.renameToIEWDelay>     <!-- Forwarding? -->
            <!-- ------------------------- -->



        <!-- ----- Not important ---- -->

        <o3cpu.activity>                                  0      </o3cpu.activity>
        <o3cpu.backComSize>                               5      </o3cpu.backComSize>
        <o3cpu.forwardComSize>                            5      </o3cpu.forwardComSize>
        <o3cpu.fetchTrapLatency>                          1      </o3cpu.fetchTrapLatency>
        <o3cpu.trapLatency>                              13      </o3cpu.trapLatency>

        <!-- ----- Architecture Independent ---- -->

        <base.process>                            process.0      </base.process>
        <physicalMemory.start>                   0x00000000      </physicalMemory.start>
        <physicalMemory.end>                     0x3dffffff      </physicalMemory.end>
        <physicalMemory.use_external>                     1      </physicalMemory.use_external>
        <physicalMemory.system>                    system.0      </physicalMemory.system>
        <system>                                   system.0      </system>


        <base.process.registerExit>                     yes      </base.process.registerExit>
        <base.process.uid>                                0      </base.process.uid>
        <base.process.euid>                               0      </base.process.euid>
        <base.process.gid>                                0      </base.process.gid>
        <base.process.egid>                               0      </base.process.egid>
        <base.process.cwd>                          ${PWD}       </base.process.cwd>
        <base.process.pid>                             1000      </base.process.pid>
        <base.process.ppid>                            1000      </base.process.ppid>

        <base.process.simpoint>                           0      </base.process.simpoint>
        <base.process.errout>                          cerr      </base.process.errout>
        <base.process.input>                            cin      </base.process.input>
        <base.process.output>                          cout      </base.process.output>
        <base.process.max_stack_size>             0x4000000      </base.process.max_stack_size>
        <base.process.max_stack_size>             0x4000000      </base.process.max_stack_size>

        <base.function_trace_start>                       0      </base.function_trace_start>
        <base.phase>                                      0      </base.phase>
        <base.progress_interval>                          0      </base.progress_interval>
        <base.defer_registration>                         0      </base.defer_registration>
        <base.do_checkpoint_insts>                        1      </base.do_checkpoint_insts>
        <base.do_statistics_insts>                        1      </base.do_statistics_insts>
        <base.function_trace>                             0      </base.function_trace>

    </bigCpuParams>

</param_include>



        <sst>
        
        <component name="n0.core0" type=+DerivO3CPU >
            <params include=bigCpuParams>
                <base.cpu_id> 0 </base.cpu_id>

                <link.0.name>       n0.core0_L1D </link.0.name>
                <link.0.portName>   dcache_port </link.0.portName>
                <link.0.portIndex>  0           </link.0.portIndex>
                <link.0.snoopOut>   false       </link.0.snoopOut>
                <link.0.snoopIn>    true        </link.0.snoopIn>
                <link.0.blocksize>  64          </link.0.blocksize>

                <link.1.name>       n0.core0_L1I </link.1.name>
                <link.1.portName>   icache_port </link.1.portName>
                <link.1.portIndex>  0           </link.1.portIndex>
                <link.1.snoopOut>   false       </link.1.snoopOut>
                <link.1.snoopIn>    true        </link.1.snoopIn>
                <link.1.blocksize>  64          </link.1.blocksize>
            </params>
        </component>

        
        <component name="n0.core1" type=+DerivO3CPU >
            <params include=bigCpuParams>
                <base.cpu_id> 1 </base.cpu_id>

                <link.0.name>       n0.core1_L1D </link.0.name>
                <link.0.portName>   dcache_port </link.0.portName>
                <link.0.portIndex>  0           </link.0.portIndex>
                <link.0.snoopOut>   false       </link.0.snoopOut>
                <link.0.snoopIn>    true        </link.0.snoopIn>
                <link.0.blocksize>  64          </link.0.blocksize>

                <link.1.name>       n0.core1_L1I </link.1.name>
                <link.1.portName>   icache_port </link.1.portName>
                <link.1.portIndex>  0           </link.1.portIndex>
                <link.1.snoopOut>   false       </link.1.snoopOut>
                <link.1.snoopIn>    true        </link.1.snoopIn>
                <link.1.blocksize>  64          </link.1.blocksize>
            </params>
        </component>

        
        <component name="n0.core2" type=+DerivO3CPU >
            <params include=bigCpuParams>
                <base.cpu_id> 2 </base.cpu_id>

                <link.0.name>       n0.core2_L1D </link.0.name>
                <link.0.portName>   dcache_port </link.0.portName>
                <link.0.portIndex>  0           </link.0.portIndex>
                <link.0.snoopOut>   false       </link.0.snoopOut>
                <link.0.snoopIn>    true        </link.0.snoopIn>
                <link.0.blocksize>  64          </link.0.blocksize>

                <link.1.name>       n0.core2_L1I </link.1.name>
                <link.1.portName>   icache_port </link.1.portName>
                <link.1.portIndex>  0           </link.1.portIndex>
                <link.1.snoopOut>   false       </link.1.snoopOut>
                <link.1.snoopIn>    true        </link.1.snoopIn>
                <link.1.blocksize>  64          </link.1.blocksize>
            </params>
        </component>

        
        <component name="n0.core3" type=+DerivO3CPU >
            <params include=bigCpuParams>
                <base.cpu_id> 3 </base.cpu_id>

                <link.0.name>       n0.core3_L1D </link.0.name>
                <link.0.portName>   dcache_port </link.0.portName>
                <link.0.portIndex>  0           </link.0.portIndex>
                <link.0.snoopOut>   false       </link.0.snoopOut>
                <link.0.snoopIn>    true        </link.0.snoopIn>
                <link.0.blocksize>  64          </link.0.blocksize>

                <link.1.name>       n0.core3_L1I </link.1.name>
                <link.1.portName>   icache_port </link.1.portName>
                <link.1.portIndex>  0           </link.1.portIndex>
                <link.1.snoopOut>   false       </link.1.snoopOut>
                <link.1.snoopIn>    true        </link.1.snoopIn>
                <link.1.blocksize>  64          </link.1.blocksize>
            </params>
        </component>

        
        <component name="n1.core0" type=+DerivO3CPU >
            <params include=bigCpuParams>
                <base.cpu_id> 4 </base.cpu_id>

                <link.0.name>       n1.core0_L1D </link.0.name>
                <link.0.portName>   dcache_port </link.0.portName>
                <link.0.portIndex>  0           </link.0.portIndex>
                <link.0.snoopOut>   false       </link.0.snoopOut>
                <link.0.snoopIn>    true        </link.0.snoopIn>
                <link.0.blocksize>  64          </link.0.blocksize>

                <link.1.name>       n1.core0_L1I </link.1.name>
                <link.1.portName>   icache_port </link.1.portName>
                <link.1.portIndex>  0           </link.1.portIndex>
                <link.1.snoopOut>   false       </link.1.snoopOut>
                <link.1.snoopIn>    true        </link.1.snoopIn>
                <link.1.blocksize>  64          </link.1.blocksize>
            </params>
        </component>

        
        <component name="n1.core1" type=+DerivO3CPU >
            <params include=bigCpuParams>
                <base.cpu_id> 5 </base.cpu_id>

                <link.0.name>       n1.core1_L1D </link.0.name>
                <link.0.portName>   dcache_port </link.0.portName>
                <link.0.portIndex>  0           </link.0.portIndex>
                <link.0.snoopOut>   false       </link.0.snoopOut>
                <link.0.snoopIn>    true        </link.0.snoopIn>
                <link.0.blocksize>  64          </link.0.blocksize>

                <link.1.name>       n1.core1_L1I </link.1.name>
                <link.1.portName>   icache_port </link.1.portName>
                <link.1.portIndex>  0           </link.1.portIndex>
                <link.1.snoopOut>   false       </link.1.snoopOut>
                <link.1.snoopIn>    true        </link.1.snoopIn>
                <link.1.blocksize>  64          </link.1.blocksize>
            </params>
        </component>

        
        <component name="n1.core2" type=+DerivO3CPU >
            <params include=bigCpuParams>
                <base.cpu_id> 6 </base.cpu_id>

                <link.0.name>       n1.core2_L1D </link.0.name>
                <link.0.portName>   dcache_port </link.0.portName>
                <link.0.portIndex>  0           </link.0.portIndex>
                <link.0.snoopOut>   false       </link.0.snoopOut>
                <link.0.snoopIn>    true        </link.0.snoopIn>
                <link.0.blocksize>  64          </link.0.blocksize>

                <link.1.name>       n1.core2_L1I </link.1.name>
                <link.1.portName>   icache_port </link.1.portName>
                <link.1.portIndex>  0           </link.1.portIndex>
                <link.1.snoopOut>   false       </link.1.snoopOut>
                <link.1.snoopIn>    true        </link.1.snoopIn>
                <link.1.blocksize>  64          </link.1.blocksize>
            </params>
        </component>

        
        <component name="n1.core3" type=+DerivO3CPU >
            <params include=bigCpuParams>
                <base.cpu_id> 7 </base.cpu_id>

                <link.0.name>       n1.core3_L1D </link.0.name>
                <link.0.portName>   dcache_port </link.0.portName>
                <link.0.portIndex>  0           </link.0.portIndex>
                <link.0.snoopOut>   false       </link.0.snoopOut>
                <link.0.snoopIn>    true        </link.0.snoopIn>
                <link.0.blocksize>  64          </link.0.blocksize>

                <link.1.name>       n1.core3_L1I </link.1.name>
                <link.1.portName>   icache_port </link.1.portName>
                <link.1.portIndex>  0           </link.1.portIndex>
                <link.1.snoopOut>   false       </link.1.snoopOut>
                <link.1.snoopIn>    true        </link.1.snoopIn>
                <link.1.blocksize>  64          </link.1.blocksize>
            </params>
        </component>

        

        </sst>
        
