\doxysection{E\+:/\+Personal/\+IT/\+Embedded/\+Stm32/\+Fire/\+Fire-\/\+Projects/22-\/\+DMA-\/\+Mto\+P/\+Libraries/\+STM32\+F10x\+\_\+\+Std\+Periph\+\_\+\+Driver/src/stm32f10x\+\_\+rcc.c File Reference}
\hypertarget{stm32f10x__rcc_8c}{}\label{stm32f10x__rcc_8c}\index{E:/Personal/IT/Embedded/Stm32/Fire/Fire-\/Projects/22-\/DMA-\/MtoP/Libraries/STM32F10x\_StdPeriph\_Driver/src/stm32f10x\_rcc.c@{E:/Personal/IT/Embedded/Stm32/Fire/Fire-\/Projects/22-\/DMA-\/MtoP/Libraries/STM32F10x\_StdPeriph\_Driver/src/stm32f10x\_rcc.c}}


This file provides all the RCC firmware functions.  


{\ttfamily \#include "{}stm32f10x\+\_\+rcc.\+h"{}}\newline
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_ga539e07c3b3c55f1f1d47231341fb11e1}{RCC\+\_\+\+OFFSET}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga0e681b03f364532055d88f63fec0d99d}{RCC\+\_\+\+BASE}} -\/ \mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}})
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_gafa1d3d0ea72132df651c76fc1bdffffc}{CR\+\_\+\+OFFSET}}~(\mbox{\hyperlink{group___r_c_c___private___defines_ga539e07c3b3c55f1f1d47231341fb11e1}{RCC\+\_\+\+OFFSET}} + 0x00)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_ga3d3085e491cbef815d223afbe5bf1930}{HSION\+\_\+\+Bit\+Number}}~0x00
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_gac3290a833c0e35ec17d32c2d494e6133}{CR\+\_\+\+HSION\+\_\+\+BB}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___b_k_p___private___defines_gafa1d3d0ea72132df651c76fc1bdffffc}{CR\+\_\+\+OFFSET}} \texorpdfstring{$\ast$}{*} 32) + (\mbox{\hyperlink{group___r_c_c___private___defines_ga3d3085e491cbef815d223afbe5bf1930}{HSION\+\_\+\+Bit\+Number}} \texorpdfstring{$\ast$}{*} 4))
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_gab24d7f5f8e4b3b717fd91b54f393f6a3}{PLLON\+\_\+\+Bit\+Number}}~0x18
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_ga3f1fb2589cb8b5ac2f7121aba1135a5f}{CR\+\_\+\+PLLON\+\_\+\+BB}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___b_k_p___private___defines_gafa1d3d0ea72132df651c76fc1bdffffc}{CR\+\_\+\+OFFSET}} \texorpdfstring{$\ast$}{*} 32) + (\mbox{\hyperlink{group___r_c_c___private___defines_gab24d7f5f8e4b3b717fd91b54f393f6a3}{PLLON\+\_\+\+Bit\+Number}} \texorpdfstring{$\ast$}{*} 4))
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_ga253fa44d87aabc55f0cd6628e77a51fd}{CSSON\+\_\+\+Bit\+Number}}~0x13
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_gaca914aed10477ae4090fea0a9639b1ea}{CR\+\_\+\+CSSON\+\_\+\+BB}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___b_k_p___private___defines_gafa1d3d0ea72132df651c76fc1bdffffc}{CR\+\_\+\+OFFSET}} \texorpdfstring{$\ast$}{*} 32) + (\mbox{\hyperlink{group___r_c_c___private___defines_ga253fa44d87aabc55f0cd6628e77a51fd}{CSSON\+\_\+\+Bit\+Number}} \texorpdfstring{$\ast$}{*} 4))
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_ga8682298330c3b9bae1992e4f1a0af985}{CFGR\+\_\+\+OFFSET}}~(\mbox{\hyperlink{group___r_c_c___private___defines_ga539e07c3b3c55f1f1d47231341fb11e1}{RCC\+\_\+\+OFFSET}} + 0x04)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_gad758d602b6d2b93a04cb8ada87c20c82}{USBPRE\+\_\+\+Bit\+Number}}~0x16
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_gabde4e60349b8412a79611c0aeb27c3a2}{CFGR\+\_\+\+USBPRE\+\_\+\+BB}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___c_e_c___private___defines_ga8682298330c3b9bae1992e4f1a0af985}{CFGR\+\_\+\+OFFSET}} \texorpdfstring{$\ast$}{*} 32) + (\mbox{\hyperlink{group___r_c_c___private___defines_gad758d602b6d2b93a04cb8ada87c20c82}{USBPRE\+\_\+\+Bit\+Number}} \texorpdfstring{$\ast$}{*} 4))
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_ga5f8a0c3cb5f5c835bf7eef09515138ad}{BDCR\+\_\+\+OFFSET}}~(\mbox{\hyperlink{group___r_c_c___private___defines_ga539e07c3b3c55f1f1d47231341fb11e1}{RCC\+\_\+\+OFFSET}} + 0x20)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_ga9302c551752124766afc4cee65436405}{RTCEN\+\_\+\+Bit\+Number}}~0x0F
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_gaf70aaf70b0752ccb3a60307b2fb46038}{BDCR\+\_\+\+RTCEN\+\_\+\+BB}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___r_c_c___private___defines_ga5f8a0c3cb5f5c835bf7eef09515138ad}{BDCR\+\_\+\+OFFSET}} \texorpdfstring{$\ast$}{*} 32) + (\mbox{\hyperlink{group___r_c_c___private___defines_ga9302c551752124766afc4cee65436405}{RTCEN\+\_\+\+Bit\+Number}} \texorpdfstring{$\ast$}{*} 4))
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_gae6718158034388d8fde8caaa28ffe8b9}{BDRST\+\_\+\+Bit\+Number}}~0x10
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_ga892fdf297b85b85cbaf0723649b31818}{BDCR\+\_\+\+BDRST\+\_\+\+BB}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___r_c_c___private___defines_ga5f8a0c3cb5f5c835bf7eef09515138ad}{BDCR\+\_\+\+OFFSET}} \texorpdfstring{$\ast$}{*} 32) + (\mbox{\hyperlink{group___r_c_c___private___defines_gae6718158034388d8fde8caaa28ffe8b9}{BDRST\+\_\+\+Bit\+Number}} \texorpdfstring{$\ast$}{*} 4))
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_ga984cbe73312b6d3d355c5053763d499a}{CSR\+\_\+\+OFFSET}}~(\mbox{\hyperlink{group___r_c_c___private___defines_ga539e07c3b3c55f1f1d47231341fb11e1}{RCC\+\_\+\+OFFSET}} + 0x24)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_ga3f9dbe50769ce2a63ae12520433b9b40}{LSION\+\_\+\+Bit\+Number}}~0x00
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_gaa253e36e7e5fb02998c0e4d0388abc52}{CSR\+\_\+\+LSION\+\_\+\+BB}}~(\mbox{\hyperlink{group___peripheral__memory__map_gaed7efc100877000845c236ccdc9e144a}{PERIPH\+\_\+\+BB\+\_\+\+BASE}} + (\mbox{\hyperlink{group___b_k_p___private___defines_ga984cbe73312b6d3d355c5053763d499a}{CSR\+\_\+\+OFFSET}} \texorpdfstring{$\ast$}{*} 32) + (\mbox{\hyperlink{group___r_c_c___private___defines_ga3f9dbe50769ce2a63ae12520433b9b40}{LSION\+\_\+\+Bit\+Number}} \texorpdfstring{$\ast$}{*} 4))
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_ga98f5ef520febdb0a1cd8f407f8e5e62f}{CR\+\_\+\+HSEBYP\+\_\+\+Reset}}~((uint32\+\_\+t)0x\+FFFBFFFF)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_ga84972845ff646ce1d3902d54dd7b9bc6}{CR\+\_\+\+HSEBYP\+\_\+\+Set}}~((uint32\+\_\+t)0x00040000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_ga8185e6ea6e9abafcdee0e5f58e62805e}{CR\+\_\+\+HSEON\+\_\+\+Reset}}~((uint32\+\_\+t)0x\+FFFEFFFF)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_gaca6ef9e2f11b921355809a5eccfec864}{CR\+\_\+\+HSEON\+\_\+\+Set}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_gac6a6adccdfb5a34541e2cdf01daf98ce}{CR\+\_\+\+HSITRIM\+\_\+\+Mask}}~((uint32\+\_\+t)0x\+FFFFFF07)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_gaea605b2eaea5332218130fc2d20d917c}{CFGR\+\_\+\+PLL\+\_\+\+Mask}}~((uint32\+\_\+t)0x\+FFC0\+FFFF)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_ga26ac4de307d4c081867dc0344f54c17a}{CFGR\+\_\+\+PLLMull\+\_\+\+Mask}}~((uint32\+\_\+t)0x003\+C0000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_ga8fd33db1092dfc565314b7bf395bba23}{CFGR\+\_\+\+PLLSRC\+\_\+\+Mask}}~((uint32\+\_\+t)0x00010000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_ga025835ddeb698b8c119ddf355b2fbded}{CFGR\+\_\+\+PLLXTPRE\+\_\+\+Mask}}~((uint32\+\_\+t)0x00020000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_gaefba904c88a72c7e2c12e8fcef38300a}{CFGR\+\_\+\+SWS\+\_\+\+Mask}}~((uint32\+\_\+t)0x0000000C)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_ga41e0b286664f76c2057cffb134809c51}{CFGR\+\_\+\+SW\+\_\+\+Mask}}~((uint32\+\_\+t)0x\+FFFFFFFC)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_ga55937d93be56562243d92c507145112c}{CFGR\+\_\+\+HPRE\+\_\+\+Reset\+\_\+\+Mask}}~((uint32\+\_\+t)0x\+FFFFFF0F)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_gaca06c6cc484e08423a56cfca6928b9ae}{CFGR\+\_\+\+HPRE\+\_\+\+Set\+\_\+\+Mask}}~((uint32\+\_\+t)0x000000\+F0)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_gab02d8032f451eb5a1d139007ff57f22e}{CFGR\+\_\+\+PPRE1\+\_\+\+Reset\+\_\+\+Mask}}~((uint32\+\_\+t)0x\+FFFFF8\+FF)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_ga74838e1873c5e4c46eef61a81b1bd2c5}{CFGR\+\_\+\+PPRE1\+\_\+\+Set\+\_\+\+Mask}}~((uint32\+\_\+t)0x00000700)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_gab2ee73d52f48cb201e493e381928d1ae}{CFGR\+\_\+\+PPRE2\+\_\+\+Reset\+\_\+\+Mask}}~((uint32\+\_\+t)0x\+FFFFC7\+FF)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_ga63883951c986cf6dc1d6a8775f821af7}{CFGR\+\_\+\+PPRE2\+\_\+\+Set\+\_\+\+Mask}}~((uint32\+\_\+t)0x00003800)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_ga12eb3f1b37b9101bf3810374bad68703}{CFGR\+\_\+\+ADCPRE\+\_\+\+Reset\+\_\+\+Mask}}~((uint32\+\_\+t)0x\+FFFF3\+FFF)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_gaead9b35ba6e98274613c28d24bd228cc}{CFGR\+\_\+\+ADCPRE\+\_\+\+Set\+\_\+\+Mask}}~((uint32\+\_\+t)0x0000\+C000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_ga415e9d29487f0ef4101a9c6e4f20151f}{CSR\+\_\+\+RMVF\+\_\+\+Set}}~((uint32\+\_\+t)0x01000000)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_ga2be62bf481cd44de9ab604efe5595ff6}{FLAG\+\_\+\+Mask}}~((uint8\+\_\+t)0x1F)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_gaab58c3f3f81bf1ab9a14cf3fececd8c4}{CIR\+\_\+\+BYTE2\+\_\+\+ADDRESS}}~((uint32\+\_\+t)0x40021009)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_ga43f47430582c9575970901533e525bb5}{CIR\+\_\+\+BYTE3\+\_\+\+ADDRESS}}~((uint32\+\_\+t)0x4002100A)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_ga5fea86b59ec4be059d922db57cca3b3f}{CFGR\+\_\+\+BYTE4\+\_\+\+ADDRESS}}~((uint32\+\_\+t)0x40021007)
\item 
\#define \mbox{\hyperlink{group___r_c_c___private___defines_ga40b5a415d697b6af7babd8a208c92435}{BDCR\+\_\+\+ADDRESS}}~(\mbox{\hyperlink{group___peripheral__memory__map_ga9171f49478fa86d932f89e78e73b88b0}{PERIPH\+\_\+\+BASE}} + \mbox{\hyperlink{group___r_c_c___private___defines_ga5f8a0c3cb5f5c835bf7eef09515138ad}{BDCR\+\_\+\+OFFSET}})
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga413f6422be11b1334abe60b3bff2e062}{RCC\+\_\+\+De\+Init}} (void)
\begin{DoxyCompactList}\small\item\em Resets the RCC clock configuration to the default reset state. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga432b3281546d23345642d55f8670a93d}{RCC\+\_\+\+HSEConfig}} (uint32\+\_\+t RCC\+\_\+\+HSE)
\begin{DoxyCompactList}\small\item\em Configures the External High Speed oscillator (HSE). \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___exported__types_ga8333b96c67f83cba354b3407fcbb6ee8}{Error\+Status}} \mbox{\hyperlink{group___r_c_c___private___functions_gae0f15692614dd048ee4110a056f001dc}{RCC\+\_\+\+Wait\+For\+HSEStart\+Up}} (void)
\begin{DoxyCompactList}\small\item\em Waits for HSE start-\/up. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_gaa2d6a35f5c2e0f86317c3beb222677fc}{RCC\+\_\+\+Adjust\+HSICalibration\+Value}} (uint8\+\_\+t HSICalibration\+Value)
\begin{DoxyCompactList}\small\item\em Adjusts the Internal High Speed oscillator (HSI) calibration value. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga0c6772a1e43765909495f57815ef69e2}{RCC\+\_\+\+HSICmd}} (\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Internal High Speed oscillator (HSI). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga0f67634cbe721f2c42f022d2a93229c8}{RCC\+\_\+\+PLLConfig}} (uint32\+\_\+t RCC\+\_\+\+PLLSource, uint32\+\_\+t RCC\+\_\+\+PLLMul)
\begin{DoxyCompactList}\small\item\em Configures the PLL clock source and multiplication factor. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga84dee53c75e58fdb53571716593c2272}{RCC\+\_\+\+PLLCmd}} (\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the PLL. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga3551a36a8f0a3dc96a74d6b939048337}{RCC\+\_\+\+SYSCLKConfig}} (uint32\+\_\+t RCC\+\_\+\+SYSCLKSource)
\begin{DoxyCompactList}\small\item\em Configures the system clock (SYSCLK). \end{DoxyCompactList}\item 
uint8\+\_\+t \mbox{\hyperlink{group___r_c_c___private___functions_gaaeb32311c208b2a980841c9c884a41ea}{RCC\+\_\+\+Get\+SYSCLKSource}} (void)
\begin{DoxyCompactList}\small\item\em Returns the clock source used as system clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga9d0aec72e236c6cdf3a3a82dfb525491}{RCC\+\_\+\+HCLKConfig}} (uint32\+\_\+t RCC\+\_\+\+SYSCLK)
\begin{DoxyCompactList}\small\item\em Configures the AHB clock (HCLK). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga448137346d4292985d4e7a61dd1a824f}{RCC\+\_\+\+PCLK1\+Config}} (uint32\+\_\+t RCC\+\_\+\+HCLK)
\begin{DoxyCompactList}\small\item\em Configures the Low Speed APB clock (PCLK1). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga09f9c010a4adca9e036da42c2ca6126a}{RCC\+\_\+\+PCLK2\+Config}} (uint32\+\_\+t RCC\+\_\+\+HCLK)
\begin{DoxyCompactList}\small\item\em Configures the High Speed APB clock (PCLK2). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_gaa953aa226e9ce45300d535941e4dfe2f}{RCC\+\_\+\+ITConfig}} (uint8\+\_\+t RCC\+\_\+\+IT, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the specified RCC interrupts. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga895b3ff3d143c990f1cd0146aa260081}{RCC\+\_\+\+USBCLKConfig}} (uint32\+\_\+t RCC\+\_\+\+USBCLKSource)
\begin{DoxyCompactList}\small\item\em Configures the USB clock (USBCLK). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_gadda89cdb838bf49e5fa10f3f774530a4}{RCC\+\_\+\+ADCCLKConfig}} (uint32\+\_\+t RCC\+\_\+\+PCLK2)
\begin{DoxyCompactList}\small\item\em Configures the ADC clock (ADCCLK). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga65209ab5c3589b249c7d70f978735ca6}{RCC\+\_\+\+LSEConfig}} (uint8\+\_\+t RCC\+\_\+\+LSE)
\begin{DoxyCompactList}\small\item\em Configures the External Low Speed oscillator (LSE). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga81e3ca29fd154ac2019bba6936d6d5ed}{RCC\+\_\+\+LSICmd}} (\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Internal Low Speed oscillator (LSI). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga1473d8a5a020642966359611c44181b0}{RCC\+\_\+\+RTCCLKConfig}} (uint32\+\_\+t RCC\+\_\+\+RTCCLKSource)
\begin{DoxyCompactList}\small\item\em Configures the RTC clock (RTCCLK). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga9802f84846df2cea8e369234ed13b159}{RCC\+\_\+\+RTCCLKCmd}} (\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the RTC clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga3e9944fd1ed734275222bbb3e3f29993}{RCC\+\_\+\+Get\+Clocks\+Freq}} (\mbox{\hyperlink{struct_r_c_c___clocks_type_def}{RCC\+\_\+\+Clocks\+Type\+Def}} \texorpdfstring{$\ast$}{*}RCC\+\_\+\+Clocks)
\begin{DoxyCompactList}\small\item\em Returns the frequencies of different on chip clocks. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_gae0b30d8598b8393bdba9c3fefba3a968}{RCC\+\_\+\+AHBPeriph\+Clock\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHBPeriph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB peripheral clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga56ff55caf8d835351916b40dd030bc87}{RCC\+\_\+\+APB2\+Periph\+Clock\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB2\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the High Speed APB (APB2) peripheral clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_gaee7cc5d73af7fe1986fceff8afd3973e}{RCC\+\_\+\+APB1\+Periph\+Clock\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB1\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Low Speed APB (APB1) peripheral clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_gad94553850ac07106a27ee85fec37efdf}{RCC\+\_\+\+APB2\+Periph\+Reset\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB2\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases High Speed APB (APB2) peripheral reset. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_gab197ae4369c10b92640a733b40ed2801}{RCC\+\_\+\+APB1\+Periph\+Reset\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB1\+Periph, \mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases Low Speed APB (APB1) peripheral reset. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga636c3b72f35391e67f12a551b15fa54a}{RCC\+\_\+\+Backup\+Reset\+Cmd}} (\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases the Backup domain reset. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga0ff1fd7b9a8a49cdda11b7d7261c3494}{RCC\+\_\+\+Clock\+Security\+System\+Cmd}} (\mbox{\hyperlink{group___exported__types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State}} New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Clock Security System. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga8f62b86c6ca8ae6585ba1cec79431fe5}{RCC\+\_\+\+MCOConfig}} (uint8\+\_\+t RCC\+\_\+\+MCO)
\begin{DoxyCompactList}\small\item\em Selects the clock source to output on MCO pin. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___exported__types_ga89136caac2e14c55151f527ac02daaff}{Flag\+Status}} \mbox{\hyperlink{group___r_c_c___private___functions_ga2897bdc52f272031c44fb1f72205d295}{RCC\+\_\+\+Get\+Flag\+Status}} (uint8\+\_\+t RCC\+\_\+\+FLAG)
\begin{DoxyCompactList}\small\item\em Checks whether the specified RCC flag is set or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga53f909dbb15a54124419084ebda97d72}{RCC\+\_\+\+Clear\+Flag}} (void)
\begin{DoxyCompactList}\small\item\em Clears the RCC reset flags. \end{DoxyCompactList}\item 
\mbox{\hyperlink{group___exported__types_ga39d4411201fb731279ad5a409b2b80d7}{ITStatus}} \mbox{\hyperlink{group___r_c_c___private___functions_ga6126c99f398ee4be410ad76ae3aee18f}{RCC\+\_\+\+Get\+ITStatus}} (uint8\+\_\+t RCC\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Checks whether the specified RCC interrupt has occurred or not. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___private___functions_ga529842d165910f8f87e26115da36089b}{RCC\+\_\+\+Clear\+ITPending\+Bit}} (uint8\+\_\+t RCC\+\_\+\+IT)
\begin{DoxyCompactList}\small\item\em Clears the RCC\textquotesingle{}s interrupt pending bits. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
static \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___r_c_c___private___variables_gab4232f78d57fe4cfed7055005999ee44}{APBAHBPresc\+Table}} \mbox{[}16\mbox{]} = \{0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9\}
\item 
static \mbox{\hyperlink{group___c_m_s_i_s___c_m3__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint8\+\_\+t \mbox{\hyperlink{group___r_c_c___private___variables_gaac0e741052209924a5352ef1e106e743}{ADCPresc\+Table}} \mbox{[}4\mbox{]} = \{2, 4, 6, 8\}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This file provides all the RCC firmware functions. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V3.\+5.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
11-\/March-\/2011 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/\+OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

\doxysubsubsection*{\begin{center}\copyright{} COPYRIGHT 2011 STMicroelectronics\end{center} }