{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697697560313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697697560322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 19 00:39:20 2023 " "Processing started: Thu Oct 19 00:39:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697697560322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697697560322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off monociclo -c monociclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off monociclo -c monociclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697697560322 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697697560865 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697697560865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga/disp7segs.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga/disp7segs.v" { { "Info" "ISGN_ENTITY_NAME" "1 disp7segs " "Found entity 1: disp7segs" {  } { { "fpga/disp7segs.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura_Practicas/monociclo_fpga/fpga/disp7segs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697697572050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697697572050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga/alu_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga/alu_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_fpga " "Found entity 1: alu_fpga" {  } { { "fpga/alu_fpga.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura_Practicas/monociclo_fpga/fpga/alu_fpga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697697572050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697697572050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monociclo.v 1 1 " "Found 1 design units, including 1 entities, in source file monociclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 monociclo " "Found entity 1: monociclo" {  } { { "monociclo.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura_Practicas/monociclo_fpga/monociclo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697697572060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697697572060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "icache/icache.v 1 1 " "Found 1 design units, including 1 entities, in source file icache/icache.v" { { "Info" "ISGN_ENTITY_NAME" "1 ichache " "Found entity 1: ichache" {  } { { "icache/icache.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura_Practicas/monociclo_fpga/icache/icache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697697572063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697697572063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monociclo_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file monociclo_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 monociclo_fpga " "Found entity 1: monociclo_fpga" {  } { { "monociclo_fpga.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura_Practicas/monociclo_fpga/monociclo_fpga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697697572066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697697572066 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "monociclo_fpga " "Elaborating entity \"monociclo_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697697572100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monociclo monociclo:monocilo_u0 " "Elaborating entity \"monociclo\" for hierarchy \"monociclo:monocilo_u0\"" {  } { { "monociclo_fpga.v" "monocilo_u0" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura_Practicas/monociclo_fpga/monociclo_fpga.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697697572120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ichache monociclo:monocilo_u0\|ichache:icache_u0 " "Elaborating entity \"ichache\" for hierarchy \"monociclo:monocilo_u0\|ichache:icache_u0\"" {  } { { "monociclo.v" "icache_u0" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura_Practicas/monociclo_fpga/monociclo.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697697572150 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "30 0 255 icache.v(12) " "Verilog HDL warning at icache.v(12): number of words (30) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "icache/icache.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura_Practicas/monociclo_fpga/icache/icache.v" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1697697572160 "|monociclo_fpga|monociclo:monocilo_u0|ichache:icache_u0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 icache.v(8) " "Net \"memory.data_a\" at icache.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "icache/icache.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura_Practicas/monociclo_fpga/icache/icache.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1697697572180 "|monociclo_fpga|monociclo:monocilo_u0|ichache:icache_u0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 icache.v(8) " "Net \"memory.waddr_a\" at icache.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "icache/icache.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura_Practicas/monociclo_fpga/icache/icache.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1697697572180 "|monociclo_fpga|monociclo:monocilo_u0|ichache:icache_u0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 icache.v(8) " "Net \"memory.we_a\" at icache.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "icache/icache.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura_Practicas/monociclo_fpga/icache/icache.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1697697572180 "|monociclo_fpga|monociclo:monocilo_u0|ichache:icache_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp7segs disp7segs:disp_0 " "Elaborating entity \"disp7segs\" for hierarchy \"disp7segs:disp_0\"" {  } { { "monociclo_fpga.v" "disp_0" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura_Practicas/monociclo_fpga/monociclo_fpga.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697697572210 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura_Practicas/monociclo_fpga/db/monociclo.ram0_ichache_f5c6e3f2.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/bdvth/OneDrive/Escritorio/Arquitectura_Practicas/monociclo_fpga/db/monociclo.ram0_ichache_f5c6e3f2.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1697697572702 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "disp0\[0\] GND " "Pin \"disp0\[0\]\" is stuck at GND" {  } { { "monociclo_fpga.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura_Practicas/monociclo_fpga/monociclo_fpga.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697697573369 "|monociclo_fpga|disp0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp7\[0\] GND " "Pin \"disp7\[0\]\" is stuck at GND" {  } { { "monociclo_fpga.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura_Practicas/monociclo_fpga/monociclo_fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697697573369 "|monociclo_fpga|disp7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp7\[4\] GND " "Pin \"disp7\[4\]\" is stuck at GND" {  } { { "monociclo_fpga.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura_Practicas/monociclo_fpga/monociclo_fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697697573369 "|monociclo_fpga|disp7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "disp7\[5\] GND " "Pin \"disp7\[5\]\" is stuck at GND" {  } { { "monociclo_fpga.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura_Practicas/monociclo_fpga/monociclo_fpga.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1697697573369 "|monociclo_fpga|disp7[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1697697573369 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697697573466 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1697697574236 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697697574558 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697697574558 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "189 " "Implemented 189 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697697574799 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697697574799 ""} { "Info" "ICUT_CUT_TM_LCELLS" "131 " "Implemented 131 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697697574799 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697697574799 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697697574890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 19 00:39:34 2023 " "Processing ended: Thu Oct 19 00:39:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697697574890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697697574890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697697574890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697697574890 ""}
