

================================================================
== Vitis HLS Report for 'aes_generate_round_keys_Pipeline_VITIS_LOOP_184_1'
================================================================
* Date:           Sat Dec 10 14:02:47 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       24|       24|  0.240 us|  0.240 us|   24|   24|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_184_1  |       22|       22|         3|          2|          1|    11|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 6 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 0, i6 %i_2"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc92"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = load i6 %i_2" [hw-impl/src/pynqrypt.cpp:184]   --->   Operation 9 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 10 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.42ns)   --->   "%icmp_ln184 = icmp_ult  i6 %i, i6 44" [hw-impl/src/pynqrypt.cpp:184]   --->   Operation 11 'icmp' 'icmp_ln184' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 11, i64 11, i64 11"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln184 = br i1 %icmp_ln184, void %for.end94.exitStub, void %for.inc92.split" [hw-impl/src/pynqrypt.cpp:184]   --->   Operation 13 'br' 'br_ln184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_2_cast4 = zext i6 %i" [hw-impl/src/pynqrypt.cpp:184]   --->   Operation 14 'zext' 'i_2_cast4' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_round_key_V_addr = getelementptr i32 %p_round_key_V, i64 0, i64 %i_2_cast4"   --->   Operation 15 'getelementptr' 'p_round_key_V_addr' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (3.25ns)   --->   "%p_round_key_V_load = load i6 %p_round_key_V_addr"   --->   Operation 16 'load' 'p_round_key_V_load' <Predicate = (icmp_ln184)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%or_ln186 = or i6 %i, i6 1" [hw-impl/src/pynqrypt.cpp:186]   --->   Operation 17 'or' 'or_ln186' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln186_5 = zext i6 %or_ln186"   --->   Operation 18 'zext' 'zext_ln186_5' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_round_key_V_addr_8 = getelementptr i32 %p_round_key_V, i64 0, i64 %zext_ln186_5"   --->   Operation 19 'getelementptr' 'p_round_key_V_addr_8' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (3.25ns)   --->   "%p_round_key_V_load_1 = load i6 %p_round_key_V_addr_8"   --->   Operation 20 'load' 'p_round_key_V_load_1' <Predicate = (icmp_ln184)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 42 'ret' 'ret_ln0' <Predicate = (!icmp_ln184)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.41>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %i, i32 2, i32 5" [hw-impl/src/pynqrypt.cpp:184]   --->   Operation 21 'partselect' 'tmp_7' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_2 : Operation 22 [1/2] (3.25ns)   --->   "%p_round_key_V_load = load i6 %p_round_key_V_addr"   --->   Operation 22 'load' 'p_round_key_V_load' <Predicate = (icmp_ln184)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 23 [1/2] (3.25ns)   --->   "%p_round_key_V_load_1 = load i6 %p_round_key_V_addr_8"   --->   Operation 23 'load' 'p_round_key_V_load_1' <Predicate = (icmp_ln184)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%or_ln187 = or i6 %i, i6 2" [hw-impl/src/pynqrypt.cpp:187]   --->   Operation 24 'or' 'or_ln187' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln186_6 = zext i6 %or_ln187"   --->   Operation 25 'zext' 'zext_ln186_6' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_round_key_V_addr_9 = getelementptr i32 %p_round_key_V, i64 0, i64 %zext_ln186_6"   --->   Operation 26 'getelementptr' 'p_round_key_V_addr_9' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (3.25ns)   --->   "%p_round_key_V_load_2 = load i6 %p_round_key_V_addr_9"   --->   Operation 27 'load' 'p_round_key_V_load_2' <Predicate = (icmp_ln184)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%or_ln188 = or i6 %i, i6 3" [hw-impl/src/pynqrypt.cpp:188]   --->   Operation 28 'or' 'or_ln188' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln186_7 = zext i6 %or_ln188"   --->   Operation 29 'zext' 'zext_ln186_7' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_round_key_V_addr_10 = getelementptr i32 %p_round_key_V, i64 0, i64 %zext_ln186_7"   --->   Operation 30 'getelementptr' 'p_round_key_V_addr_10' <Predicate = (icmp_ln184)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (3.25ns)   --->   "%p_round_key_V_load_3 = load i6 %p_round_key_V_addr_10"   --->   Operation 31 'load' 'p_round_key_V_load_3' <Predicate = (icmp_ln184)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_2 : Operation 32 [1/1] (1.82ns)   --->   "%add_ln184 = add i6 %i, i6 4" [hw-impl/src/pynqrypt.cpp:184]   --->   Operation 32 'add' 'add_ln184' <Predicate = (icmp_ln184)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln184 = store i6 %add_ln184, i6 %i_2" [hw-impl/src/pynqrypt.cpp:184]   --->   Operation 33 'store' 'store_ln184' <Predicate = (icmp_ln184)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln184 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [hw-impl/src/pynqrypt.cpp:184]   --->   Operation 34 'specloopname' 'specloopname_ln184' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i4 %tmp_7"   --->   Operation 35 'zext' 'zext_ln186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%p_Val2_s = getelementptr i128 %this_round_keys, i64 0, i64 %zext_ln186"   --->   Operation 36 'getelementptr' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/2] (3.25ns)   --->   "%p_round_key_V_load_2 = load i6 %p_round_key_V_addr_9"   --->   Operation 37 'load' 'p_round_key_V_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_3 : Operation 38 [1/2] (3.25ns)   --->   "%p_round_key_V_load_3 = load i6 %p_round_key_V_addr_10"   --->   Operation 38 'load' 'p_round_key_V_load_3' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 44> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i32.i32.i32.i32, i32 %p_round_key_V_load, i32 %p_round_key_V_load_1, i32 %p_round_key_V_load_2, i32 %p_round_key_V_load_3"   --->   Operation 39 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (3.25ns)   --->   "%store_ln368 = store i128 %p_Result_s, i4 %p_Val2_s"   --->   Operation 40 'store' 'store_ln368' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 11> <RAM>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln184 = br void %for.inc92" [hw-impl/src/pynqrypt.cpp:184]   --->   Operation 41 'br' 'br_ln184' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'alloca' operation ('i') [3]  (0 ns)
	'load' operation ('i', hw-impl/src/pynqrypt.cpp:184) on local variable 'i' [7]  (0 ns)
	'getelementptr' operation ('p_round_key_V_addr') [17]  (0 ns)
	'load' operation ('p_round_key_V_load') on array 'p_round_key_V' [18]  (3.25 ns)

 <State 2>: 3.41ns
The critical path consists of the following:
	'add' operation ('add_ln184', hw-impl/src/pynqrypt.cpp:184) [34]  (1.83 ns)
	'store' operation ('store_ln184', hw-impl/src/pynqrypt.cpp:184) of variable 'add_ln184', hw-impl/src/pynqrypt.cpp:184 on local variable 'i' [35]  (1.59 ns)

 <State 3>: 6.51ns
The critical path consists of the following:
	'load' operation ('p_round_key_V_load_2') on array 'p_round_key_V' [27]  (3.25 ns)
	'store' operation ('store_ln368') of variable '__Result__' on array 'this_round_keys' [33]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
