{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591242582267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591242582294 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 03 20:49:40 2020 " "Processing started: Wed Jun 03 20:49:40 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591242582294 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242582294 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mips_cpu -c mips_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off mips_cpu -c mips_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242582294 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591242590510 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591242590510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/out_of_order_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_core/out_of_order_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ooo_buffer " "Found entity 1: ooo_buffer" {  } { { "mips_core/out_of_order_buffer.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/out_of_order_buffer.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242655106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242655106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/llsc_module.sv 3 3 " "Found 3 design units, including 3 entities, in source file mips_core/llsc_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 llsc_input_ifc " "Found entity 1: llsc_input_ifc" {  } { { "mips_core/llsc_module.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/llsc_module.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242655186 ""} { "Info" "ISGN_ENTITY_NAME" "2 llsc_output_ifc " "Found entity 2: llsc_output_ifc" {  } { { "mips_core/llsc_module.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/llsc_module.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242655186 ""} { "Info" "ISGN_ENTITY_NAME" "3 llsc_module " "Found entity 3: llsc_module" {  } { { "mips_core/llsc_module.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/llsc_module.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242655186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242655186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/cache_bank.sv 2 2 " "Found 2 design units, including 2 entities, in source file mips_core/cache_bank.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_bank " "Found entity 1: cache_bank" {  } { { "mips_core/cache_bank.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/cache_bank.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242655230 ""} { "Info" "ISGN_ENTITY_NAME" "2 cache_bank_core " "Found entity 2: cache_bank_core" {  } { { "mips_core/cache_bank.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/cache_bank.sv" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242655230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242655230 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdr.v(971) " "Verilog HDL warning at sdr.v(971): extended using \"x\" or \"z\"" {  } { { "ip/sdr_sdram/sdr.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/ip/sdr_sdram/sdr.v" 971 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1591242655275 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdr.v(974) " "Verilog HDL warning at sdr.v(974): extended using \"x\" or \"z\"" {  } { { "ip/sdr_sdram/sdr.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/ip/sdr_sdram/sdr.v" 974 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1591242655276 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sdr.v(187) " "Verilog HDL information at sdr.v(187): always construct contains both blocking and non-blocking assignments" {  } { { "ip/sdr_sdram/sdr.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/ip/sdr_sdram/sdr.v" 187 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1591242655276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sdr_sdram/sdr.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sdr_sdram/sdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr " "Found entity 1: sdr" {  } { { "ip/sdr_sdram/sdr.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/ip/sdr_sdram/sdr.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242655288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242655288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/reg_file.sv 2 2 " "Found 2 design units, including 2 entities, in source file mips_core/reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file_output_ifc " "Found entity 1: reg_file_output_ifc" {  } { { "mips_core/reg_file.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/reg_file.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242655378 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg_file " "Found entity 2: reg_file" {  } { { "mips_core/reg_file.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/reg_file.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242655378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242655378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/pipeline_registers.sv 4 4 " "Found 4 design units, including 4 entities, in source file mips_core/pipeline_registers.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pr_i2d " "Found entity 1: pr_i2d" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242655577 ""} { "Info" "ISGN_ENTITY_NAME" "2 pr_d2e " "Found entity 2: pr_d2e" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242655577 ""} { "Info" "ISGN_ENTITY_NAME" "3 pr_e2m " "Found entity 3: pr_e2m" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 163 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242655577 ""} { "Info" "ISGN_ENTITY_NAME" "4 pr_m2w " "Found entity 4: pr_m2w" {  } { { "mips_core/pipeline_registers.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/pipeline_registers.sv" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242655577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242655577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/mips_core_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file mips_core/mips_core_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_core_pkg (SystemVerilog) " "Found design unit 1: mips_core_pkg (SystemVerilog)" {  } { { "mips_core/mips_core_pkg.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core_pkg.sv" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242655608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242655608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/mips_core_interfaces.sv 10 10 " "Found 10 design units, including 10 entities, in source file mips_core/mips_core_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 load_pc_ifc " "Found entity 1: load_pc_ifc" {  } { { "mips_core/mips_core_interfaces.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core_interfaces.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242655732 ""} { "Info" "ISGN_ENTITY_NAME" "2 pc_ifc " "Found entity 2: pc_ifc" {  } { { "mips_core/mips_core_interfaces.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core_interfaces.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242655732 ""} { "Info" "ISGN_ENTITY_NAME" "3 cache_output_ifc " "Found entity 3: cache_output_ifc" {  } { { "mips_core/mips_core_interfaces.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core_interfaces.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242655732 ""} { "Info" "ISGN_ENTITY_NAME" "4 branch_decoded_ifc " "Found entity 4: branch_decoded_ifc" {  } { { "mips_core/mips_core_interfaces.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core_interfaces.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242655732 ""} { "Info" "ISGN_ENTITY_NAME" "5 alu_pass_through_ifc " "Found entity 5: alu_pass_through_ifc" {  } { { "mips_core/mips_core_interfaces.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core_interfaces.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242655732 ""} { "Info" "ISGN_ENTITY_NAME" "6 branch_result_ifc " "Found entity 6: branch_result_ifc" {  } { { "mips_core/mips_core_interfaces.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core_interfaces.sv" 67 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242655732 ""} { "Info" "ISGN_ENTITY_NAME" "7 d_cache_pass_through_ifc " "Found entity 7: d_cache_pass_through_ifc" {  } { { "mips_core/mips_core_interfaces.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core_interfaces.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242655732 ""} { "Info" "ISGN_ENTITY_NAME" "8 write_back_ifc " "Found entity 8: write_back_ifc" {  } { { "mips_core/mips_core_interfaces.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core_interfaces.sv" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242655732 ""} { "Info" "ISGN_ENTITY_NAME" "9 hazard_control_ifc " "Found entity 9: hazard_control_ifc" {  } { { "mips_core/mips_core_interfaces.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core_interfaces.sv" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242655732 ""} { "Info" "ISGN_ENTITY_NAME" "10 decoder_output_ifc " "Found entity 10: decoder_output_ifc" {  } { { "mips_core/mips_core_interfaces.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core_interfaces.sv" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242655732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242655732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/i_cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_core/i_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i_cache " "Found entity 1: i_cache" {  } { { "mips_core/i_cache.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/i_cache.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242655784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242655784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/hazard_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_core/hazard_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_controller " "Found entity 1: hazard_controller" {  } { { "mips_core/hazard_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/hazard_controller.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242655838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242655838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/glue_circuits.sv 3 3 " "Found 3 design units, including 3 entities, in source file mips_core/glue_circuits.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode_stage_glue " "Found entity 1: decode_stage_glue" {  } { { "mips_core/glue_circuits.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/glue_circuits.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242655897 ""} { "Info" "ISGN_ENTITY_NAME" "2 ex_stage_glue " "Found entity 2: ex_stage_glue" {  } { { "mips_core/glue_circuits.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/glue_circuits.sv" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242655897 ""} { "Info" "ISGN_ENTITY_NAME" "3 mem_stage_glue " "Found entity 3: mem_stage_glue" {  } { { "mips_core/glue_circuits.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/glue_circuits.sv" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242655897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242655897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/forward_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_core/forward_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forward_unit " "Found entity 1: forward_unit" {  } { { "mips_core/forward_unit.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/forward_unit.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242655949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242655949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/fetch_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_core/fetch_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_unit " "Found entity 1: fetch_unit" {  } { { "mips_core/fetch_unit.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/fetch_unit.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242655990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242655990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_core/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "mips_core/decoder.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/decoder.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242656048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242656048 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "d_cache.sv(436) " "Verilog HDL information at d_cache.sv(436): always construct contains both blocking and non-blocking assignments" {  } { { "mips_core/d_cache.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/d_cache.sv" 436 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1591242656086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/d_cache.sv 3 3 " "Found 3 design units, including 3 entities, in source file mips_core/d_cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 d_cache_input_ifc " "Found entity 1: d_cache_input_ifc" {  } { { "mips_core/d_cache.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/d_cache.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242656123 ""} { "Info" "ISGN_ENTITY_NAME" "2 d_cache " "Found entity 2: d_cache" {  } { { "mips_core/d_cache.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/d_cache.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242656123 ""} { "Info" "ISGN_ENTITY_NAME" "3 write_buffer " "Found entity 3: write_buffer" {  } { { "mips_core/d_cache.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/d_cache.sv" 348 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242656123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242656123 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "branch_controller.sv(111) " "Verilog HDL information at branch_controller.sv(111): always construct contains both blocking and non-blocking assignments" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 111 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1591242656179 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "branch_controller.sv(179) " "Verilog HDL information at branch_controller.sv(179): always construct contains both blocking and non-blocking assignments" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 179 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1591242656182 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "branch_controller.sv(257) " "Verilog HDL information at branch_controller.sv(257): always construct contains both blocking and non-blocking assignments" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 257 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1591242656189 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "branch_controller.sv(328) " "Verilog HDL information at branch_controller.sv(328): always construct contains both blocking and non-blocking assignments" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 328 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1591242656190 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "branch_controller.sv(443) " "Verilog HDL information at branch_controller.sv(443): always construct contains both blocking and non-blocking assignments" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 443 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1591242656190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/branch_controller.sv 7 7 " "Found 7 design units, including 7 entities, in source file mips_core/branch_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_controller " "Found entity 1: branch_controller" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242656298 ""} { "Info" "ISGN_ENTITY_NAME" "2 branch_predictor_always_not_taken " "Found entity 2: branch_predictor_always_not_taken" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242656298 ""} { "Info" "ISGN_ENTITY_NAME" "3 branch_predictor_2bit " "Found entity 3: branch_predictor_2bit" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242656298 ""} { "Info" "ISGN_ENTITY_NAME" "4 branch_predictor_local " "Found entity 4: branch_predictor_local" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242656298 ""} { "Info" "ISGN_ENTITY_NAME" "5 branch_predictor_bimodal " "Found entity 5: branch_predictor_bimodal" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242656298 ""} { "Info" "ISGN_ENTITY_NAME" "6 branch_predictor_global " "Found entity 6: branch_predictor_global" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 291 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242656298 ""} { "Info" "ISGN_ENTITY_NAME" "7 branch_predictor_tournament " "Found entity 7: branch_predictor_tournament" {  } { { "mips_core/branch_controller.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/branch_controller.sv" 375 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242656298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242656298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/alu.sv 3 3 " "Found 3 design units, including 3 entities, in source file mips_core/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_input_ifc " "Found entity 1: alu_input_ifc" {  } { { "mips_core/alu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/alu.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242656419 ""} { "Info" "ISGN_ENTITY_NAME" "2 alu_output_ifc " "Found entity 2: alu_output_ifc" {  } { { "mips_core/alu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/alu.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242656419 ""} { "Info" "ISGN_ENTITY_NAME" "3 alu " "Found entity 3: alu" {  } { { "mips_core/alu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/alu.sv" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242656419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242656419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pass_done_interface.sv 1 1 " "Found 1 design units, including 1 entities, in source file pass_done_interface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pass_done_ifc " "Found entity 1: pass_done_ifc" {  } { { "pass_done_interface.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/pass_done_interface.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242656469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242656469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_cpu_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file mips_cpu_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_cpu_pkg (SystemVerilog) " "Found design unit 1: mips_cpu_pkg (SystemVerilog)" {  } { { "mips_cpu_pkg.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu_pkg.sv" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242656529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242656529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mips_cpu " "Found entity 1: mips_cpu" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242656610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242656610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "sdram/synthesis/sdram.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/sdram.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242656707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242656707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "sdram/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242656762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242656762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "sdram/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242656795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242656795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0 " "Found entity 1: sdram_mm_interconnect_0" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242656839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242656839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_avalon_st_adapter " "Found entity 1: sdram_mm_interconnect_0_avalon_st_adapter" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242656869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242656869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242656902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242656902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "sdram/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242656939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242656939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "sdram/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242656972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242656972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242657006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242657006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_rsp_mux " "Found entity 1: sdram_mm_interconnect_0_rsp_mux" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242657036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242657036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdram/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "sdram/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242657072 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "sdram/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242657072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242657072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_rsp_demux " "Found entity 1: sdram_mm_interconnect_0_rsp_demux" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242657109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242657109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_cmd_mux " "Found entity 1: sdram_mm_interconnect_0_cmd_mux" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242657143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242657143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_cmd_demux " "Found entity 1: sdram_mm_interconnect_0_cmd_demux" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242657180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242657180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242657218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242657218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242657252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242657252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242657361 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242657361 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242657361 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242657361 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242657361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242657361 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591242657398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242657416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242657416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "sdram/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242657462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242657462 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "sdram/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591242657476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "sdram/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242657490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242657490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "sdram/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242657529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242657529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "sdram/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242657562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242657562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242657606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242657606 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sdram_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at sdram_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591242657633 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sdram_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at sdram_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591242657635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_router_003_default_decode " "Found entity 1: sdram_mm_interconnect_0_router_003_default_decode" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242657660 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_mm_interconnect_0_router_003 " "Found entity 2: sdram_mm_interconnect_0_router_003" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242657660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242657660 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel sdram_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at sdram_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591242657676 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel sdram_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at sdram_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591242657685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_mm_interconnect_0_router_default_decode " "Found entity 1: sdram_mm_interconnect_0_router_default_decode" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242657706 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_mm_interconnect_0_router " "Found entity 2: sdram_mm_interconnect_0_router" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242657706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242657706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "sdram/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242657793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242657793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "sdram/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242657930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242657930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "sdram/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242657999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242657999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "sdram/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242658042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242658042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "sdram/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242658093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242658093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file sdram/synthesis/submodules/sdram_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_sdram_controller_input_efifo_module " "Found entity 1: sdram_sdram_controller_input_efifo_module" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242658134 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_sdram_controller " "Found entity 2: sdram_sdram_controller" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242658134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242658134 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_sdram_controller_test_component.v(236) " "Verilog HDL warning at sdram_sdram_controller_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller_test_component.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1591242658166 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sdram_sdram_controller_test_component.v(237) " "Verilog HDL warning at sdram_sdram_controller_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller_test_component.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1591242658169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_sdram_controller_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file sdram/synthesis/submodules/sdram_sdram_controller_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_sdram_controller_test_component_ram_module " "Found entity 1: sdram_sdram_controller_test_component_ram_module" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller_test_component.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242658202 ""} { "Info" "ISGN_ENTITY_NAME" "2 sdram_sdram_controller_test_component " "Found entity 2: sdram_sdram_controller_test_component" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller_test_component.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242658202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242658202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll_0 " "Found entity 1: sdram_pll_0" {  } { { "sdram/synthesis/submodules/sdram_pll_0.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242658252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242658252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/custom_master.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/custom_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_master " "Found entity 1: custom_master" {  } { { "sdram/synthesis/submodules/custom_master.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/custom_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242658295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242658295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/burst_write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/burst_write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 burst_write_master " "Found entity 1: burst_write_master" {  } { { "sdram/synthesis/submodules/burst_write_master.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/burst_write_master.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242658339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242658339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/burst_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/burst_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 burst_read_master " "Found entity 1: burst_read_master" {  } { { "sdram/synthesis/submodules/burst_read_master.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/burst_read_master.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242658379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242658379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_master " "Found entity 1: write_master" {  } { { "sdram/synthesis/submodules/write_master.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/write_master.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242658411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242658411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram/synthesis/submodules/latency_aware_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram/synthesis/submodules/latency_aware_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 latency_aware_read_master " "Found entity 1: latency_aware_read_master" {  } { { "sdram/synthesis/submodules/latency_aware_read_master.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/latency_aware_read_master.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242658430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242658430 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "mips_core.sv(352) " "Verilog HDL Module Instantiation warning at mips_core.sv(352): ignored dangling comma in List of Port Connections" {  } { { "mips_core/mips_core.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 352 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1591242658453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_core/mips_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file mips_core/mips_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mips_core " "Found entity 1: mips_core" {  } { { "mips_core/mips_core.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242658466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242658466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_interfaces.sv 2 2 " "Found 2 design units, including 2 entities, in source file memory_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_write_ifc " "Found entity 1: mem_write_ifc" {  } { { "memory_interfaces.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/memory_interfaces.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242658498 ""} { "Info" "ISGN_ENTITY_NAME" "2 mem_read_ifc " "Found entity 2: mem_read_ifc" {  } { { "memory_interfaces.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/memory_interfaces.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242658498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242658498 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instruction_id_9 mips_core.sv(181) " "Verilog HDL Implicit Net warning at mips_core.sv(181): created implicit net for \"instruction_id_9\"" {  } { { "mips_core/mips_core.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 181 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242658501 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instruction_id_6 mips_core.sv(280) " "Verilog HDL Implicit Net warning at mips_core.sv(280): created implicit net for \"instruction_id_6\"" {  } { { "mips_core/mips_core.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 280 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242658501 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instruction_id_7 mips_core.sv(300) " "Verilog HDL Implicit Net warning at mips_core.sv(300): created implicit net for \"instruction_id_7\"" {  } { { "mips_core/mips_core.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 300 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242658507 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "instruction_id_8 mips_core.sv(321) " "Verilog HDL Implicit Net warning at mips_core.sv(321): created implicit net for \"instruction_id_8\"" {  } { { "mips_core/mips_core.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 321 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242658507 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_sdram_controller.v(318) " "Verilog HDL or VHDL warning at sdram_sdram_controller.v(318): conditional expression evaluates to a constant" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1591242658585 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_sdram_controller.v(328) " "Verilog HDL or VHDL warning at sdram_sdram_controller.v(328): conditional expression evaluates to a constant" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1591242658585 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_sdram_controller.v(338) " "Verilog HDL or VHDL warning at sdram_sdram_controller.v(338): conditional expression evaluates to a constant" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1591242658586 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "sdram_sdram_controller.v(682) " "Verilog HDL or VHDL warning at sdram_sdram_controller.v(682): conditional expression evaluates to a constant" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1591242658588 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mips_cpu " "Elaborating entity \"mips_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1591242662864 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 mips_cpu.sv(43) " "Output port \"HEX0\" at mips_cpu.sv(43) has no driver" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591242662916 "|mips_cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 mips_cpu.sv(44) " "Output port \"HEX1\" at mips_cpu.sv(44) has no driver" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591242662916 "|mips_cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 mips_cpu.sv(45) " "Output port \"HEX2\" at mips_cpu.sv(45) has no driver" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591242662916 "|mips_cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 mips_cpu.sv(46) " "Output port \"HEX3\" at mips_cpu.sv(46) has no driver" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 46 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591242662917 "|mips_cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 mips_cpu.sv(47) " "Output port \"HEX4\" at mips_cpu.sv(47) has no driver" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 47 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591242662917 "|mips_cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 mips_cpu.sv(48) " "Output port \"HEX5\" at mips_cpu.sv(48) has no driver" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591242662917 "|mips_cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..2\] mips_cpu.sv(54) " "Output port \"LEDR\[9..2\]\" at mips_cpu.sv(54) has no driver" {  } { { "mips_cpu.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1591242662917 "|mips_cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_read_ifc mem_read_ifc:i_cache_read " "Elaborating entity \"mem_read_ifc\" for hierarchy \"mem_read_ifc:i_cache_read\"" {  } { { "mips_cpu.sv" "i_cache_read" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242663129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_write_ifc mem_write_ifc:d_cache_write " "Elaborating entity \"mem_write_ifc\" for hierarchy \"mem_write_ifc:d_cache_write\"" {  } { { "mips_cpu.sv" "d_cache_write" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242663190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pass_done_ifc pass_done_ifc:pass_done " "Elaborating entity \"pass_done_ifc\" for hierarchy \"pass_done_ifc:pass_done\"" {  } { { "mips_cpu.sv" "pass_done" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242663265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram sdram:u0 " "Elaborating entity \"sdram\" for hierarchy \"sdram:u0\"" {  } { { "mips_cpu.sv" "u0" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242663338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_master sdram:u0\|custom_master:d_cache_read " "Elaborating entity \"custom_master\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\"" {  } { { "sdram/synthesis/sdram.v" "d_cache_read" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/sdram.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242663573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latency_aware_read_master sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master " "Elaborating entity \"latency_aware_read_master\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\"" {  } { { "sdram/synthesis/submodules/custom_master.v" "a_latency_aware_read_master" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/custom_master.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242664043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo " "Elaborating entity \"scfifo\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\"" {  } { { "sdram/synthesis/submodules/latency_aware_read_master.v" "the_master_to_user_fifo" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/latency_aware_read_master.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242667385 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo " "Elaborated megafunction instantiation \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\"" {  } { { "sdram/synthesis/submodules/latency_aware_read_master.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/latency_aware_read_master.v" 248 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242667402 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo " "Instantiated megafunction \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242667403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242667403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242667403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242667403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242667403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242667403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242667403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242667403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242667403 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242667403 ""}  } { { "sdram/synthesis/submodules/latency_aware_read_master.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/latency_aware_read_master.v" 248 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591242667403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_en91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_en91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_en91 " "Found entity 1: scfifo_en91" {  } { { "db/scfifo_en91.tdf" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/scfifo_en91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242667988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242667988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_en91 sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated " "Elaborating entity \"scfifo_en91\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242668006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_lt91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_lt91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_lt91 " "Found entity 1: a_dpfifo_lt91" {  } { { "db/a_dpfifo_lt91.tdf" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/a_dpfifo_lt91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242668154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242668154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_lt91 sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo " "Elaborating entity \"a_dpfifo_lt91\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\"" {  } { { "db/scfifo_en91.tdf" "dpfifo" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/scfifo_en91.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242668183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_70i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_70i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_70i1 " "Found entity 1: altsyncram_70i1" {  } { { "db/altsyncram_70i1.tdf" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/altsyncram_70i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242668457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242668457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_70i1 sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|altsyncram_70i1:FIFOram " "Elaborating entity \"altsyncram_70i1\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|altsyncram_70i1:FIFOram\"" {  } { { "db/a_dpfifo_lt91.tdf" "FIFOram" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/a_dpfifo_lt91.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242668493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_4l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_4l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_4l8 " "Found entity 1: cmpr_4l8" {  } { { "db/cmpr_4l8.tdf" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/cmpr_4l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242668659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242668659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4l8 sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|cmpr_4l8:almost_full_comparer " "Elaborating entity \"cmpr_4l8\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|cmpr_4l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_lt91.tdf" "almost_full_comparer" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/a_dpfifo_lt91.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242668676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_4l8 sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|cmpr_4l8:three_comparison " "Elaborating entity \"cmpr_4l8\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|cmpr_4l8:three_comparison\"" {  } { { "db/a_dpfifo_lt91.tdf" "three_comparison" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/a_dpfifo_lt91.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242668712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hgb " "Found entity 1: cntr_hgb" {  } { { "db/cntr_hgb.tdf" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/cntr_hgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242668922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242668922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_hgb sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|cntr_hgb:rd_ptr_msb " "Elaborating entity \"cntr_hgb\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|cntr_hgb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_lt91.tdf" "rd_ptr_msb" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/a_dpfifo_lt91.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242668971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ug7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ug7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ug7 " "Found entity 1: cntr_ug7" {  } { { "db/cntr_ug7.tdf" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/cntr_ug7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242669221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242669221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ug7 sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|cntr_ug7:usedw_counter " "Elaborating entity \"cntr_ug7\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|cntr_ug7:usedw_counter\"" {  } { { "db/a_dpfifo_lt91.tdf" "usedw_counter" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/a_dpfifo_lt91.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242669239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_igb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_igb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_igb " "Found entity 1: cntr_igb" {  } { { "db/cntr_igb.tdf" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/cntr_igb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242669390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242669390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_igb sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|cntr_igb:wr_ptr " "Elaborating entity \"cntr_igb\" for hierarchy \"sdram:u0\|custom_master:d_cache_read\|latency_aware_read_master:a_latency_aware_read_master\|scfifo:the_master_to_user_fifo\|scfifo_en91:auto_generated\|a_dpfifo_lt91:dpfifo\|cntr_igb:wr_ptr\"" {  } { { "db/a_dpfifo_lt91.tdf" "wr_ptr" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/a_dpfifo_lt91.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242669428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "custom_master sdram:u0\|custom_master:d_cache_write " "Elaborating entity \"custom_master\" for hierarchy \"sdram:u0\|custom_master:d_cache_write\"" {  } { { "sdram/synthesis/sdram.v" "d_cache_write" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/sdram.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242669779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_master sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master " "Elaborating entity \"write_master\" for hierarchy \"sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\"" {  } { { "sdram/synthesis/submodules/custom_master.v" "a_write_master" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/custom_master.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242669969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo " "Elaborating entity \"scfifo\" for hierarchy \"sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\"" {  } { { "sdram/synthesis/submodules/write_master.v" "the_user_to_master_fifo" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/write_master.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242670620 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo " "Elaborated megafunction instantiation \"sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\"" {  } { { "sdram/synthesis/submodules/write_master.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/write_master.v" 192 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242670629 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo " "Instantiated megafunction \"sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242670630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242670630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 32 " "Parameter \"lpm_numwords\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242670630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242670630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242670630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242670630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 5 " "Parameter \"lpm_widthu\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242670630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242670630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242670630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242670630 ""}  } { { "sdram/synthesis/submodules/write_master.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/write_master.v" 192 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591242670630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_pj91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_pj91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_pj91 " "Found entity 1: scfifo_pj91" {  } { { "db/scfifo_pj91.tdf" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/scfifo_pj91.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242671091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242671091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_pj91 sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_pj91:auto_generated " "Elaborating entity \"scfifo_pj91\" for hierarchy \"sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_pj91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242671109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_0q91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_0q91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_0q91 " "Found entity 1: a_dpfifo_0q91" {  } { { "db/a_dpfifo_0q91.tdf" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/a_dpfifo_0q91.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591242671531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242671531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_0q91 sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_pj91:auto_generated\|a_dpfifo_0q91:dpfifo " "Elaborating entity \"a_dpfifo_0q91\" for hierarchy \"sdram:u0\|custom_master:d_cache_write\|write_master:a_write_master\|scfifo:the_user_to_master_fifo\|scfifo_pj91:auto_generated\|a_dpfifo_0q91:dpfifo\"" {  } { { "db/scfifo_pj91.tdf" "dpfifo" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/db/scfifo_pj91.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242671582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll_0 sdram:u0\|sdram_pll_0:pll_0 " "Elaborating entity \"sdram_pll_0\" for hierarchy \"sdram:u0\|sdram_pll_0:pll_0\"" {  } { { "sdram/synthesis/sdram.v" "pll_0" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/sdram.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242676518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll sdram:u0\|sdram_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"sdram:u0\|sdram_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "sdram/synthesis/submodules/sdram_pll_0.v" "altera_pll_i" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_pll_0.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242677146 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1591242677181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram:u0\|sdram_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"sdram:u0\|sdram_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "sdram/synthesis/submodules/sdram_pll_0.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_pll_0.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242677181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram:u0\|sdram_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"sdram:u0\|sdram_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591242677182 ""}  } { { "sdram/synthesis/submodules/sdram_pll_0.v" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_pll_0.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591242677182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_sdram_controller sdram:u0\|sdram_sdram_controller:sdram_controller " "Elaborating entity \"sdram_sdram_controller\" for hierarchy \"sdram:u0\|sdram_sdram_controller:sdram_controller\"" {  } { { "sdram/synthesis/sdram.v" "sdram_controller" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/sdram.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242677317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_sdram_controller_input_efifo_module sdram:u0\|sdram_sdram_controller:sdram_controller\|sdram_sdram_controller_input_efifo_module:the_sdram_sdram_controller_input_efifo_module " "Elaborating entity \"sdram_sdram_controller_input_efifo_module\" for hierarchy \"sdram:u0\|sdram_sdram_controller:sdram_controller\|sdram_sdram_controller_input_efifo_module:the_sdram_sdram_controller_input_efifo_module\"" {  } { { "sdram/synthesis/submodules/sdram_sdram_controller.v" "the_sdram_sdram_controller_input_efifo_module" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_sdram_controller.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242677954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0 sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"sdram_mm_interconnect_0\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\"" {  } { { "sdram/synthesis/sdram.v" "mm_interconnect_0" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/sdram.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242678361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:d_cache_read_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:d_cache_read_avalon_master_translator\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "d_cache_read_avalon_master_translator" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242679152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:d_cache_write_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:d_cache_write_avalon_master_translator\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "d_cache_write_avalon_master_translator" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242679559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "sdram_controller_s1_translator" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242679999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:d_cache_read_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:d_cache_read_avalon_master_agent\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "d_cache_read_avalon_master_agent" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242680346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:d_cache_write_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:d_cache_write_avalon_master_agent\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "d_cache_write_avalon_master_agent" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242681000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:i_cache_read_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:i_cache_read_avalon_master_agent\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "i_cache_read_avalon_master_agent" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242681641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "sdram_controller_s1_agent" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242682040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "sdram/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242682428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "sdram_controller_s1_agent_rsp_fifo" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242683258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rdata_fifo\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "sdram_controller_s1_agent_rdata_fifo" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242684304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0_router sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_router:router " "Elaborating entity \"sdram_mm_interconnect_0_router\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_router:router\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "router" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242684887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0_router_default_decode sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_router:router\|sdram_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"sdram_mm_interconnect_0_router_default_decode\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_router:router\|sdram_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242685212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0_router_003 sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"sdram_mm_interconnect_0_router_003\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_router_003:router_003\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "router_003" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 943 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242686777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0_router_003_default_decode sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_router_003:router_003\|sdram_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"sdram_mm_interconnect_0_router_003_default_decode\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_router_003:router_003\|sdram_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_router_003.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242686886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "sdram_controller_s1_burst_adapter" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242687044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_controller_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "sdram/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242687115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0_cmd_demux sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"sdram_mm_interconnect_0_cmd_demux\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 1010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242687244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0_cmd_mux sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"sdram_mm_interconnect_0_cmd_mux\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 1073 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242687426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242687492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "sdram/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242687543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0_rsp_demux sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"sdram_mm_interconnect_0_rsp_demux\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 1102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242687669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0_rsp_mux sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"sdram_mm_interconnect_0_rsp_mux\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 1119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242687761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "sdram_controller_s1_rsp_width_adapter" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 1219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242687936 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "sdram/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591242687949 "|mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "sdram/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591242687951 "|mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "sdram/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591242687951 "|mips_cpu|sdram:u0|sdram_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_controller_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_cmd_width_adapter\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "sdram_controller_s1_cmd_width_adapter" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 1285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242688101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0_avalon_st_adapter sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"sdram_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0.v" 1314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242688216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0 sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"sdram:u0\|sdram_mm_interconnect_0:mm_interconnect_0\|sdram_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|sdram_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/sdram_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242688266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller sdram:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"sdram:u0\|altera_reset_controller:rst_controller\"" {  } { { "sdram/synthesis/sdram.v" "rst_controller" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/sdram.v" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242688399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sdram:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sdram:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "sdram/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242688453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer sdram:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"sdram:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "sdram/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/sdram/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242688539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_core mips_core:MIPS_CORE " "Elaborating entity \"mips_core\" for hierarchy \"mips_core:MIPS_CORE\"" {  } { { "mips_cpu.sv" "MIPS_CORE" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242688661 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pcfile mips_core.sv(387) " "Verilog HDL or VHDL warning at mips_core.sv(387): object \"pcfile\" assigned a value but never read" {  } { { "mips_core/mips_core.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 387 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591242688668 "|mips_cpu|mips_core:MIPS_CORE"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wbfile mips_core.sv(388) " "Verilog HDL or VHDL warning at mips_core.sv(388): object \"wbfile\" assigned a value but never read" {  } { { "mips_core/mips_core.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 388 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591242688668 "|mips_cpu|mips_core:MIPS_CORE"}
{ "Error" "EVRFX_VERI_CANT_FIND_PORT" "instruction_id_out mips_core.sv(300) " "Verilog HDL error at mips_core.sv(300): can't find port \"instruction_id_out\"" {  } { { "mips_core/mips_core.sv" "" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_core/mips_core.sv" 300 0 0 } }  } 0 10052 "Verilog HDL error at %2!s!: can't find port \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242688703 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "mips_core:MIPS_CORE " "Can't elaborate user hierarchy \"mips_core:MIPS_CORE\"" {  } { { "mips_cpu.sv" "MIPS_CORE" { Text "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.sv" 149 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591242688707 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.map.smsg " "Generated suppressed messages file C:/Users/jfujf/Desktop/cse_148/cse_148/Baseline_v2.3/mips_cpu/mips_cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242689421 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 22 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4850 " "Peak virtual memory: 4850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591242689904 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 03 20:51:29 2020 " "Processing ended: Wed Jun 03 20:51:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591242689904 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:49 " "Elapsed time: 00:01:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591242689904 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:59 " "Total CPU time (on all processors): 00:01:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591242689904 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591242689904 ""}
