
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000056                       # Number of seconds simulated
sim_ticks                                    56279500                       # Number of ticks simulated
final_tick                                   56279500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 115542                       # Simulator instruction rate (inst/s)
host_op_rate                                   115540                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               40404714                       # Simulator tick rate (ticks/s)
host_mem_usage                                 745944                       # Number of bytes of host memory used
host_seconds                                     1.39                       # Real time elapsed on the host
sim_insts                                      160932                       # Number of instructions simulated
sim_ops                                        160932                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           24768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           13568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              38336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        24768                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         24768                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              387                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 599                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          440089198                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          241082455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             681171652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     440089198                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        440089198                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         440089198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         241082455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            681171652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         600                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       600                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  38400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   38400                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               23                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               45                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      56261000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   600                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          109                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    329.981651                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   198.051788                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.393259                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           38     34.86%     34.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           21     19.27%     54.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           15     13.76%     67.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            8      7.34%     75.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            5      4.59%     79.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            4      3.67%     83.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            2      1.83%     85.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.92%     86.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           15     13.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          109                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      6101750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                17351750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    3000000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10169.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28919.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       682.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    682.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      484                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      93768.33                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE       22591000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF         1820000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT        30366500                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.throughput                    681171652                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                 513                       # Transaction distribution
system.membus.trans_dist::ReadResp                512                       # Transaction distribution
system.membus.trans_dist::ReadExReq                87                       # Transaction distribution
system.membus.trans_dist::ReadExResp               87                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          775                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          424                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1199                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        24768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        13568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total               38336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                  38336                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy              720000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3624499                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1976500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.5                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.branchPred.lookups                   26265                       # Number of BP lookups
system.cpu.branchPred.condPredicted             17840                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               999                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                15510                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   13279                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             85.615732                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    2623                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 80                       # Number of incorrect RAS predictions.
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                        49610                       # DTB read hits
system.cpu.dtb.read_misses                         54                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                    49664                       # DTB read accesses
system.cpu.dtb.write_hits                       18380                       # DTB write hits
system.cpu.dtb.write_misses                        24                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                   18404                       # DTB write accesses
system.cpu.dtb.data_hits                        67990                       # DTB hits
system.cpu.dtb.data_misses                         78                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                    68068                       # DTB accesses
system.cpu.itb.fetch_hits                       27298                       # ITB hits
system.cpu.itb.fetch_misses                        35                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                   27333                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                  109                       # Number of system calls
system.cpu.numCycles                           112560                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              35460                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         220494                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       26265                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              15902                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         41197                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    8160                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                   9229                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   28                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           753                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                     27298                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1007                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              92489                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.384002                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.223019                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    51292     55.46%     55.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     5573      6.03%     61.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     3755      4.06%     65.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     3661      3.96%     69.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     3710      4.01%     73.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     2962      3.20%     76.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     1902      2.06%     78.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     1706      1.84%     80.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    17928     19.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                92489                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.233342                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.958902                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    38677                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                  7753                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     39374                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   969                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   5716                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 3252                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   109                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                 215342                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   295                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   5716                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    40815                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    1668                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3314                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     38196                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  2780                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 208871                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     2                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                     12                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                  1838                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands              164823                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                290897                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           289961                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups               935                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                126281                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    38542                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                222                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            111                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      7619                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                52580                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               20352                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     197294                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 119                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    183723                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               411                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           35703                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        26963                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             10                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         92489                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.986431                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.961715                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               31469     34.02%     34.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               14010     15.15%     49.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               12777     13.81%     62.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               10921     11.81%     74.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               12586     13.61%     88.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                5837      6.31%     94.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                2974      3.22%     97.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                1297      1.40%     99.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 618      0.67%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           92489                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     105      2.97%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      2.97% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2102     59.36%     62.33% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1334     37.67%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               103      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                111799     60.85%     60.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1476      0.80%     61.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     61.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     61.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     61.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     61.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     61.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     61.71% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     61.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     61.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     61.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     61.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     61.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     61.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     61.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     61.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     61.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     61.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     61.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     61.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     61.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     61.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     61.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     61.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                51650     28.11%     89.83% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               18693     10.17%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 183723                       # Type of FU issued
system.cpu.iq.rate                           1.632223                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        3541                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019274                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             461869                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            233505                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       175796                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                2018                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                911                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          908                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 186052                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    1109                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             6761                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        10440                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          151                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         1403                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         2644                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           99                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            50                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   5716                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1226                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   206                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              197490                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               728                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 52580                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                20352                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                119                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      4                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     1                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           1403                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            207                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          794                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1001                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                179698                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 49671                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4025                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            77                       # number of nop insts executed
system.cpu.iew.exec_refs                        68081                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    21085                       # Number of branches executed
system.cpu.iew.exec_stores                      18410                       # Number of stores executed
system.cpu.iew.exec_rate                     1.596464                       # Inst execution rate
system.cpu.iew.wb_sent                         177718                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        176704                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    115549                       # num instructions producing a value
system.cpu.iew.wb_consumers                    143213                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.569865                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.806833                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           36438                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             109                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               893                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        86773                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.854840                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.597576                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        36973     42.61%     42.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        21326     24.58%     67.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         8202      9.45%     76.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         3601      4.15%     80.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         2050      2.36%     83.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         2914      3.36%     86.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1358      1.57%     88.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1293      1.49%     89.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         9056     10.44%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        86773                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               160950                       # Number of instructions committed
system.cpu.commit.committedOps                 160950                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          59848                       # Number of memory references committed
system.cpu.commit.loads                         42140                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      18527                       # Number of branches committed
system.cpu.commit.fp_insts                        907                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    158446                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 1791                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass          121      0.08%      0.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            99592     61.88%     61.95% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1387      0.86%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     62.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           42140     26.18%     89.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          17708     11.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            160950                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  9056                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                       274702                       # The number of ROB reads
system.cpu.rob.rob_writes                      400503                       # The number of ROB writes
system.cpu.timesIdled                             312                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           20071                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      160932                       # Number of Instructions Simulated
system.cpu.committedOps                        160932                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.699426                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.699426                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.429744                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.429744                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   248212                       # number of integer regfile reads
system.cpu.int_regfile_writes                  140053                       # number of integer regfile writes
system.cpu.fp_regfile_reads                       905                       # number of floating regfile reads
system.cpu.fp_regfile_writes                        3                       # number of floating regfile writes
system.cpu.misc_regfile_reads                       1                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.icache.tags.replacements                69                       # number of replacements
system.cpu.icache.tags.tagsinuse           242.891201                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               26742                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               387                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             69.100775                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   242.891201                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.474397                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.474397                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          318                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          282                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.621094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             54983                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            54983                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst        26742                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           26742                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         26742                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            26742                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        26742                       # number of overall hits
system.cpu.icache.overall_hits::total           26742                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          556                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           556                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          556                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            556                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          556                       # number of overall misses
system.cpu.icache.overall_misses::total           556                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     27806746                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27806746                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     27806746                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27806746                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     27806746                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27806746                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        27298                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        27298                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        27298                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        27298                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        27298                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        27298                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.020368                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.020368                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.020368                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.020368                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.020368                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.020368                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 50012.133094                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50012.133094                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 50012.133094                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50012.133094                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 50012.133094                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50012.133094                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          168                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          168                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          168                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          168                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          168                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          168                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          388                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          388                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          388                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          388                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          388                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          388                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     18723501                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     18723501                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     18723501                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     18723501                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     18723501                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     18723501                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.014213                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.014213                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.014213                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.014213                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.014213                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.014213                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 48256.445876                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48256.445876                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 48256.445876                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48256.445876                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 48256.445876                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48256.445876                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           170.631678                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               59815                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               212                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            282.146226                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   170.631678                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.166632                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.166632                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          212                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          199                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.207031                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            121042                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           121042                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data        42518                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           42518                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        17297                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          17297                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data         59815                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            59815                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        59815                       # number of overall hits
system.cpu.dcache.overall_hits::total           59815                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          189                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           189                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          411                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          411                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          600                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            600                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          600                       # number of overall misses
system.cpu.dcache.overall_misses::total           600                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     11262000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     11262000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     19170993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     19170993                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     30432993                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     30432993                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     30432993                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     30432993                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        42707                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        42707                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        17708                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        17708                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        60415                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        60415                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        60415                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        60415                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004426                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004426                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.023210                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.023210                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.009931                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009931                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.009931                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009931                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 59587.301587                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59587.301587                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 46644.751825                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46644.751825                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 50721.655000                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 50721.655000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 50721.655000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50721.655000                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          399                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    23.470588                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           64                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           64                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          324                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          324                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          388                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          388                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          388                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          388                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          125                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          125                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           87                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           87                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          212                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          212                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          212                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          212                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      7429250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7429250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      4252750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4252750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     11682000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     11682000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     11682000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     11682000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.002927                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002927                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004913                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004913                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003509                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003509                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003509                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003509                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data        59434                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        59434                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 48882.183908                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48882.183908                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 55103.773585                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 55103.773585                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 55103.773585                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 55103.773585                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
