{
  "Top": "IFFT_AP",
  "RtlTop": "IFFT_AP",
  "RtlPrefix": "",
  "RtlSubPrefix": "IFFT_AP_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu7cg",
    "Package": "-fbvb900",
    "Speed": "-1-i",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "in": {
      "index": "0",
      "direction": "inout",
      "srcType": "vector<std::complex<__fp16>, 4>*",
      "srcSize": "128",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "interface",
          "interface": "s_axi_ctrl_bus",
          "name": "",
          "usage": "address",
          "direction": "inout"
        }
      ]
    },
    "out1": {
      "index": "1",
      "direction": "inout",
      "srcType": "vector<__fp16, 8>*",
      "srcSize": "128",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl_bus",
          "name": "out1_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl_bus",
          "name": "out1_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "out2": {
      "index": "2",
      "direction": "inout",
      "srcType": "vector<__fp16, 8>*",
      "srcSize": "128",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl_bus",
          "name": "out2_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_ctrl_bus",
          "name": "out2_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "ctrl1_regp": {
      "index": "3",
      "direction": "in",
      "srcType": "*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_ctrl_bus",
          "name": "ctrl1_regp",
          "usage": "data",
          "direction": "in"
        }]
    },
    "ctrl2_regp": {
      "index": "4",
      "direction": "in",
      "srcType": "*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_ctrl_bus",
          "name": "ctrl2_regp",
          "usage": "data",
          "direction": "in"
        }]
    },
    "layer1_regp": {
      "index": "5",
      "direction": "in",
      "srcType": "*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_ctrl_bus",
          "name": "layer1_regp",
          "usage": "data",
          "direction": "in"
        }]
    },
    "layer2_regp": {
      "index": "6",
      "direction": "in",
      "srcType": "*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_ctrl_bus",
          "name": "layer2_regp",
          "usage": "data",
          "direction": "in"
        }]
    },
    "actp_regp": {
      "index": "7",
      "direction": "in",
      "srcType": "*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_ctrl_bus",
          "name": "actp_regp",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -display_name=VR_IFFT",
      "config_export -format=ip_catalog",
      "config_export -output=\/home\/shine\/Desktop\/fft_story\/vivado\/ip_repo",
      "config_export -rtl=verilog",
      "config_export -version=1.0"
    ],
    "DirectiveTcl": ["set_directive_top IFFT_AP -name IFFT_AP"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "IFFT_AP"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "Uncertainty": "2",
    "IsCombinational": "0",
    "II": "55 ~ 8734371",
    "Latency": "54"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "IFFT_AP",
    "Version": "1.0",
    "DisplayName": "VR_IFFT",
    "Revision": "2112805505",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_IFFT_AP_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/src\/fft.cpp"],
    "Vhdl": [
      "impl\/vhdl\/IFFT_AP_Block_entry6_proc.vhd",
      "impl\/vhdl\/IFFT_AP_buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3.vhd",
      "impl\/vhdl\/IFFT_AP_buffer_r.vhd",
      "impl\/vhdl\/IFFT_AP_buffer_write.vhd",
      "impl\/vhdl\/IFFT_AP_collect_input.vhd",
      "impl\/vhdl\/IFFT_AP_collect_input_Pipeline_VITIS_LOOP_91_2.vhd",
      "impl\/vhdl\/IFFT_AP_ctrl_bus_s_axi.vhd",
      "impl\/vhdl\/IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1.vhd",
      "impl\/vhdl\/IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_input_data2_RAM_T2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_input_data2_RAM_T2P_BRAM_1R1W_memcore.vhd",
      "impl\/vhdl\/IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_6_0_08_RAM_T2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_6_0_08_RAM_T2P_BRAM_1R1W_memcore.vhd",
      "impl\/vhdl\/IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_712_RAM_T2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_712_RAM_T2P_BRAM_1R1W_memcore.vhd",
      "impl\/vhdl\/IFFT_AP_dataflow_in_loop_VITIS_LOOP_332_1.vhd",
      "impl\/vhdl\/IFFT_AP_dataflow_in_loop_VITIS_LOOP_332_1_buffer1_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/IFFT_AP_dataflow_in_loop_VITIS_LOOP_332_1_buffer1_RAM_AUTO_1R1W_memcore.vhd",
      "impl\/vhdl\/IFFT_AP_dataflow_parent_loop_proc.vhd",
      "impl\/vhdl\/IFFT_AP_dataflow_parent_loop_proc18.vhd",
      "impl\/vhdl\/IFFT_AP_entry_proc.vhd",
      "impl\/vhdl\/IFFT_AP_entry_proc20.vhd",
      "impl\/vhdl\/IFFT_AP_entry_proc21.vhd",
      "impl\/vhdl\/IFFT_AP_fft_stage.vhd",
      "impl\/vhdl\/IFFT_AP_fft_stage_1.vhd",
      "impl\/vhdl\/IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y.vhd",
      "impl\/vhdl\/IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_10_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IFFT_AP_fft_stage_1_Pipeline_VITIS_LOOP_66_2.vhd",
      "impl\/vhdl\/IFFT_AP_fft_stage_2.vhd",
      "impl\/vhdl\/IFFT_AP_fft_stage_2_Pipeline_SKIP_X_SKIP_Y.vhd",
      "impl\/vhdl\/IFFT_AP_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_6_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IFFT_AP_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_11_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IFFT_AP_fft_stage_2_Pipeline_VITIS_LOOP_66_2.vhd",
      "impl\/vhdl\/IFFT_AP_fft_stage_3.vhd",
      "impl\/vhdl\/IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y.vhd",
      "impl\/vhdl\/IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_7_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_12_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IFFT_AP_fft_stage_3_Pipeline_VITIS_LOOP_66_2.vhd",
      "impl\/vhdl\/IFFT_AP_fft_stage_4.vhd",
      "impl\/vhdl\/IFFT_AP_fft_stage_4_Pipeline_SKIP_X_SKIP_Y.vhd",
      "impl\/vhdl\/IFFT_AP_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_8_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IFFT_AP_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_13_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IFFT_AP_fft_stage_4_Pipeline_VITIS_LOOP_66_2.vhd",
      "impl\/vhdl\/IFFT_AP_fft_stage_5.vhd",
      "impl\/vhdl\/IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y.vhd",
      "impl\/vhdl\/IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_9_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_14_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/IFFT_AP_fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2.vhd",
      "impl\/vhdl\/IFFT_AP_fft_stage_Pipeline_SKIP_X_SKIP_Y.vhd",
      "impl\/vhdl\/IFFT_AP_fft_stage_Pipeline_VITIS_LOOP_66_2.vhd",
      "impl\/vhdl\/IFFT_AP_fifo_w8_d2_S.vhd",
      "impl\/vhdl\/IFFT_AP_fifo_w8_d2_S_x.vhd",
      "impl\/vhdl\/IFFT_AP_fifo_w16_d2_S.vhd",
      "impl\/vhdl\/IFFT_AP_fifo_w16_d3_S.vhd",
      "impl\/vhdl\/IFFT_AP_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/IFFT_AP_fifo_w32_d10_S.vhd",
      "impl\/vhdl\/IFFT_AP_fifo_w64_d2_S.vhd",
      "impl\/vhdl\/IFFT_AP_fifo_w64_d3_S.vhd",
      "impl\/vhdl\/IFFT_AP_fifo_w64_d3_S_x.vhd",
      "impl\/vhdl\/IFFT_AP_fifo_w128_d2_S.vhd",
      "impl\/vhdl\/IFFT_AP_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/IFFT_AP_gmem_m_axi.vhd",
      "impl\/vhdl\/IFFT_AP_hadd_16ns_16ns_16_5_full_dsp_1.vhd",
      "impl\/vhdl\/IFFT_AP_hcmp_16ns_16ns_1_2_no_dsp_1.vhd",
      "impl\/vhdl\/IFFT_AP_hdiv_16ns_16ns_16_7_no_dsp_1.vhd",
      "impl\/vhdl\/IFFT_AP_hmul_16ns_16ns_16_4_max_dsp_1.vhd",
      "impl\/vhdl\/IFFT_AP_hsub_16ns_16ns_16_5_full_dsp_1.vhd",
      "impl\/vhdl\/IFFT_AP_mul_7ns_7ns_14_1_1.vhd",
      "impl\/vhdl\/IFFT_AP_mul_8ns_7ns_70_1_1.vhd",
      "impl\/vhdl\/IFFT_AP_mul_8ns_8ns_16_1_1.vhd",
      "impl\/vhdl\/IFFT_AP_mul_8ns_8ns_39_1_1.vhd",
      "impl\/vhdl\/IFFT_AP_mul_8ns_8ns_71_1_1.vhd",
      "impl\/vhdl\/IFFT_AP_mul_8ns_16ns_47_1_1.vhd",
      "impl\/vhdl\/IFFT_AP_mul_8ns_31ns_38_2_1.vhd",
      "impl\/vhdl\/IFFT_AP_mul_31ns_8ns_32_2_1.vhd",
      "impl\/vhdl\/IFFT_AP_mul_31ns_9s_32_2_1.vhd",
      "impl\/vhdl\/IFFT_AP_mul_mul_16ns_8ns_24_4_1.vhd",
      "impl\/vhdl\/IFFT_AP_mul_mul_16ns_16ns_32_4_1.vhd",
      "impl\/vhdl\/IFFT_AP_mux_21_16_1_1.vhd",
      "impl\/vhdl\/IFFT_AP_pool.vhd",
      "impl\/vhdl\/IFFT_AP_pool_Pipeline_VITIS_LOOP_178_2.vhd",
      "impl\/vhdl\/IFFT_AP_push_out.vhd",
      "impl\/vhdl\/IFFT_AP_push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2.vhd",
      "impl\/vhdl\/IFFT_AP_rd_data.vhd",
      "impl\/vhdl\/IFFT_AP_rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2.vhd",
      "impl\/vhdl\/IFFT_AP_sptohp_32ns_16_2_no_dsp_1.vhd",
      "impl\/vhdl\/IFFT_AP_start_for_collect_input_U0.vhd",
      "impl\/vhdl\/IFFT_AP_udiv_8ns_8ns_8_12_seq_1.vhd",
      "impl\/vhdl\/IFFT_AP_udiv_16ns_8ns_16_20_seq_1.vhd",
      "impl\/vhdl\/IFFT_AP_uitofp_32ns_32_7_no_dsp_1.vhd",
      "impl\/vhdl\/IFFT_AP_vr_ifft.vhd",
      "impl\/vhdl\/IFFT_AP_write_Pipeline_VITIS_LOOP_273_2.vhd",
      "impl\/vhdl\/IFFT_AP_write_Pipeline_VITIS_LOOP_286_5.vhd",
      "impl\/vhdl\/IFFT_AP_write_r.vhd",
      "impl\/vhdl\/IFFT_AP.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/IFFT_AP_Block_entry6_proc.v",
      "impl\/verilog\/IFFT_AP_buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3.v",
      "impl\/verilog\/IFFT_AP_buffer_r.v",
      "impl\/verilog\/IFFT_AP_buffer_write.v",
      "impl\/verilog\/IFFT_AP_collect_input.v",
      "impl\/verilog\/IFFT_AP_collect_input_Pipeline_VITIS_LOOP_91_2.v",
      "impl\/verilog\/IFFT_AP_ctrl_bus_s_axi.v",
      "impl\/verilog\/IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1.v",
      "impl\/verilog\/IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_input_data2_RAM_T2P_BRAM_1R1W.v",
      "impl\/verilog\/IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_input_data2_RAM_T2P_BRAM_1R1W_memcore.v",
      "impl\/verilog\/IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_6_0_08_RAM_T2P_BRAM_1R1W.v",
      "impl\/verilog\/IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_6_0_08_RAM_T2P_BRAM_1R1W_memcore.v",
      "impl\/verilog\/IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_712_RAM_T2P_BRAM_1R1W.v",
      "impl\/verilog\/IFFT_AP_dataflow_in_loop_VITIS_LOOP_208_1_out_data_712_RAM_T2P_BRAM_1R1W_memcore.v",
      "impl\/verilog\/IFFT_AP_dataflow_in_loop_VITIS_LOOP_332_1.v",
      "impl\/verilog\/IFFT_AP_dataflow_in_loop_VITIS_LOOP_332_1_buffer1_RAM_AUTO_1R1W.v",
      "impl\/verilog\/IFFT_AP_dataflow_in_loop_VITIS_LOOP_332_1_buffer1_RAM_AUTO_1R1W_memcore.v",
      "impl\/verilog\/IFFT_AP_dataflow_parent_loop_proc.v",
      "impl\/verilog\/IFFT_AP_dataflow_parent_loop_proc18.v",
      "impl\/verilog\/IFFT_AP_entry_proc.v",
      "impl\/verilog\/IFFT_AP_entry_proc20.v",
      "impl\/verilog\/IFFT_AP_entry_proc21.v",
      "impl\/verilog\/IFFT_AP_fft_stage.v",
      "impl\/verilog\/IFFT_AP_fft_stage_1.v",
      "impl\/verilog\/IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y.v",
      "impl\/verilog\/IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_10_ROM_AUTO_1R.dat",
      "impl\/verilog\/IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_10_ROM_AUTO_1R.v",
      "impl\/verilog\/IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_ROM_AUTO_1R.dat",
      "impl\/verilog\/IFFT_AP_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_w_ROM_AUTO_1R.v",
      "impl\/verilog\/IFFT_AP_fft_stage_1_Pipeline_VITIS_LOOP_66_2.v",
      "impl\/verilog\/IFFT_AP_fft_stage_2.v",
      "impl\/verilog\/IFFT_AP_fft_stage_2_Pipeline_SKIP_X_SKIP_Y.v",
      "impl\/verilog\/IFFT_AP_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_6_ROM_AUTO_1R.dat",
      "impl\/verilog\/IFFT_AP_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_6_ROM_AUTO_1R.v",
      "impl\/verilog\/IFFT_AP_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_11_ROM_AUTO_1R.dat",
      "impl\/verilog\/IFFT_AP_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_w_11_ROM_AUTO_1R.v",
      "impl\/verilog\/IFFT_AP_fft_stage_2_Pipeline_VITIS_LOOP_66_2.v",
      "impl\/verilog\/IFFT_AP_fft_stage_3.v",
      "impl\/verilog\/IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y.v",
      "impl\/verilog\/IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_7_ROM_AUTO_1R.dat",
      "impl\/verilog\/IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_7_ROM_AUTO_1R.v",
      "impl\/verilog\/IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_12_ROM_AUTO_1R.dat",
      "impl\/verilog\/IFFT_AP_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_w_12_ROM_AUTO_1R.v",
      "impl\/verilog\/IFFT_AP_fft_stage_3_Pipeline_VITIS_LOOP_66_2.v",
      "impl\/verilog\/IFFT_AP_fft_stage_4.v",
      "impl\/verilog\/IFFT_AP_fft_stage_4_Pipeline_SKIP_X_SKIP_Y.v",
      "impl\/verilog\/IFFT_AP_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_8_ROM_AUTO_1R.dat",
      "impl\/verilog\/IFFT_AP_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_8_ROM_AUTO_1R.v",
      "impl\/verilog\/IFFT_AP_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_13_ROM_AUTO_1R.dat",
      "impl\/verilog\/IFFT_AP_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_w_13_ROM_AUTO_1R.v",
      "impl\/verilog\/IFFT_AP_fft_stage_4_Pipeline_VITIS_LOOP_66_2.v",
      "impl\/verilog\/IFFT_AP_fft_stage_5.v",
      "impl\/verilog\/IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y.v",
      "impl\/verilog\/IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_9_ROM_AUTO_1R.dat",
      "impl\/verilog\/IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_9_ROM_AUTO_1R.v",
      "impl\/verilog\/IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_14_ROM_AUTO_1R.dat",
      "impl\/verilog\/IFFT_AP_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_w_14_ROM_AUTO_1R.v",
      "impl\/verilog\/IFFT_AP_fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2.v",
      "impl\/verilog\/IFFT_AP_fft_stage_Pipeline_SKIP_X_SKIP_Y.v",
      "impl\/verilog\/IFFT_AP_fft_stage_Pipeline_VITIS_LOOP_66_2.v",
      "impl\/verilog\/IFFT_AP_fifo_w8_d2_S.v",
      "impl\/verilog\/IFFT_AP_fifo_w8_d2_S_x.v",
      "impl\/verilog\/IFFT_AP_fifo_w16_d2_S.v",
      "impl\/verilog\/IFFT_AP_fifo_w16_d3_S.v",
      "impl\/verilog\/IFFT_AP_fifo_w32_d2_S.v",
      "impl\/verilog\/IFFT_AP_fifo_w32_d10_S.v",
      "impl\/verilog\/IFFT_AP_fifo_w64_d2_S.v",
      "impl\/verilog\/IFFT_AP_fifo_w64_d3_S.v",
      "impl\/verilog\/IFFT_AP_fifo_w64_d3_S_x.v",
      "impl\/verilog\/IFFT_AP_fifo_w128_d2_S.v",
      "impl\/verilog\/IFFT_AP_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/IFFT_AP_gmem_m_axi.v",
      "impl\/verilog\/IFFT_AP_hadd_16ns_16ns_16_5_full_dsp_1.v",
      "impl\/verilog\/IFFT_AP_hcmp_16ns_16ns_1_2_no_dsp_1.v",
      "impl\/verilog\/IFFT_AP_hdiv_16ns_16ns_16_7_no_dsp_1.v",
      "impl\/verilog\/IFFT_AP_hmul_16ns_16ns_16_4_max_dsp_1.v",
      "impl\/verilog\/IFFT_AP_hsub_16ns_16ns_16_5_full_dsp_1.v",
      "impl\/verilog\/IFFT_AP_mul_7ns_7ns_14_1_1.v",
      "impl\/verilog\/IFFT_AP_mul_8ns_7ns_70_1_1.v",
      "impl\/verilog\/IFFT_AP_mul_8ns_8ns_16_1_1.v",
      "impl\/verilog\/IFFT_AP_mul_8ns_8ns_39_1_1.v",
      "impl\/verilog\/IFFT_AP_mul_8ns_8ns_71_1_1.v",
      "impl\/verilog\/IFFT_AP_mul_8ns_16ns_47_1_1.v",
      "impl\/verilog\/IFFT_AP_mul_8ns_31ns_38_2_1.v",
      "impl\/verilog\/IFFT_AP_mul_31ns_8ns_32_2_1.v",
      "impl\/verilog\/IFFT_AP_mul_31ns_9s_32_2_1.v",
      "impl\/verilog\/IFFT_AP_mul_mul_16ns_8ns_24_4_1.v",
      "impl\/verilog\/IFFT_AP_mul_mul_16ns_16ns_32_4_1.v",
      "impl\/verilog\/IFFT_AP_mux_21_16_1_1.v",
      "impl\/verilog\/IFFT_AP_pool.v",
      "impl\/verilog\/IFFT_AP_pool_Pipeline_VITIS_LOOP_178_2.v",
      "impl\/verilog\/IFFT_AP_push_out.v",
      "impl\/verilog\/IFFT_AP_push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2.v",
      "impl\/verilog\/IFFT_AP_rd_data.v",
      "impl\/verilog\/IFFT_AP_rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2.v",
      "impl\/verilog\/IFFT_AP_sptohp_32ns_16_2_no_dsp_1.v",
      "impl\/verilog\/IFFT_AP_start_for_collect_input_U0.v",
      "impl\/verilog\/IFFT_AP_udiv_8ns_8ns_8_12_seq_1.v",
      "impl\/verilog\/IFFT_AP_udiv_16ns_8ns_16_20_seq_1.v",
      "impl\/verilog\/IFFT_AP_uitofp_32ns_32_7_no_dsp_1.v",
      "impl\/verilog\/IFFT_AP_vr_ifft.v",
      "impl\/verilog\/IFFT_AP_write_Pipeline_VITIS_LOOP_273_2.v",
      "impl\/verilog\/IFFT_AP_write_Pipeline_VITIS_LOOP_286_5.v",
      "impl\/verilog\/IFFT_AP_write_r.v",
      "impl\/verilog\/IFFT_AP.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/IFFT_AP_v1_0\/data\/IFFT_AP.mdd",
      "impl\/misc\/drivers\/IFFT_AP_v1_0\/data\/IFFT_AP.tcl",
      "impl\/misc\/drivers\/IFFT_AP_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/IFFT_AP_v1_0\/src\/xifft_ap.c",
      "impl\/misc\/drivers\/IFFT_AP_v1_0\/src\/xifft_ap.h",
      "impl\/misc\/drivers\/IFFT_AP_v1_0\/src\/xifft_ap_hw.h",
      "impl\/misc\/drivers\/IFFT_AP_v1_0\/src\/xifft_ap_linux.c",
      "impl\/misc\/drivers\/IFFT_AP_v1_0\/src\/xifft_ap_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/IFFT_AP_hadd_16ns_16ns_16_5_full_dsp_1_ip.tcl",
      "impl\/misc\/IFFT_AP_hcmp_16ns_16ns_1_2_no_dsp_1_ip.tcl",
      "impl\/misc\/IFFT_AP_hdiv_16ns_16ns_16_7_no_dsp_1_ip.tcl",
      "impl\/misc\/IFFT_AP_hmul_16ns_16ns_16_4_max_dsp_1_ip.tcl",
      "impl\/misc\/IFFT_AP_hsub_16ns_16ns_16_5_full_dsp_1_ip.tcl",
      "impl\/misc\/IFFT_AP_sptohp_32ns_16_2_no_dsp_1_ip.tcl",
      "impl\/misc\/IFFT_AP_uitofp_32ns_32_7_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [
      ".debug\/IFFT_AP.protoinst",
      ".debug\/pool_wr.protoinst",
      ".debug\/pool.protoinst",
      ".debug\/vr_ifft.protoinst",
      ".debug\/fft_stage.protoinst",
      ".debug\/buffer_pool_wr.protoinst",
      ".debug\/buffer_write.protoinst"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "IFFT_AP_hadd_16ns_16ns_16_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name IFFT_AP_hadd_16ns_16ns_16_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "IFFT_AP_hcmp_16ns_16ns_1_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 1 CONFIG.c_result_fraction_width 0 CONFIG.component_name IFFT_AP_hcmp_16ns_16ns_1_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Compare CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "IFFT_AP_hdiv_16ns_16ns_16_7_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name IFFT_AP_hdiv_16ns_16ns_16_7_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "IFFT_AP_hmul_16ns_16ns_16_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name IFFT_AP_hmul_16ns_16ns_16_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "IFFT_AP_hsub_16ns_16ns_16_5_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Half CONFIG.a_tuser_width 1 CONFIG.add_sub_value Subtract CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 5 CONFIG.c_a_fraction_width 11 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name IFFT_AP_hsub_16ns_16ns_16_5_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "IFFT_AP_sptohp_32ns_16_2_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 5 CONFIG.c_result_fraction_width 11 CONFIG.component_name IFFT_AP_sptohp_32ns_16_2_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Half CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "IFFT_AP_uitofp_32ns_32_7_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Uint32 CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name IFFT_AP_uitofp_32ns_32_7_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_ctrl_bus": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_ctrl_bus_",
      "paramPrefix": "C_S_AXI_CTRL_BUS_",
      "ports": [
        "s_axi_ctrl_bus_ARADDR",
        "s_axi_ctrl_bus_ARREADY",
        "s_axi_ctrl_bus_ARVALID",
        "s_axi_ctrl_bus_AWADDR",
        "s_axi_ctrl_bus_AWREADY",
        "s_axi_ctrl_bus_AWVALID",
        "s_axi_ctrl_bus_BREADY",
        "s_axi_ctrl_bus_BRESP",
        "s_axi_ctrl_bus_BVALID",
        "s_axi_ctrl_bus_RDATA",
        "s_axi_ctrl_bus_RREADY",
        "s_axi_ctrl_bus_RRESP",
        "s_axi_ctrl_bus_RVALID",
        "s_axi_ctrl_bus_WDATA",
        "s_axi_ctrl_bus_WREADY",
        "s_axi_ctrl_bus_WSTRB",
        "s_axi_ctrl_bus_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "in_r_1",
          "access": "W",
          "description": "Data signal of in_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_r",
              "access": "W",
              "description": "Bit 31 to 0 of in_r"
            }]
        },
        {
          "offset": "0x14",
          "name": "in_r_2",
          "access": "W",
          "description": "Data signal of in_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_r",
              "access": "W",
              "description": "Bit 63 to 32 of in_r"
            }]
        },
        {
          "offset": "0x1c",
          "name": "out1_1",
          "access": "W",
          "description": "Data signal of out1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out1",
              "access": "W",
              "description": "Bit 31 to 0 of out1"
            }]
        },
        {
          "offset": "0x20",
          "name": "out1_2",
          "access": "W",
          "description": "Data signal of out1",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out1",
              "access": "W",
              "description": "Bit 63 to 32 of out1"
            }]
        },
        {
          "offset": "0x28",
          "name": "out2_1",
          "access": "W",
          "description": "Data signal of out2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out2",
              "access": "W",
              "description": "Bit 31 to 0 of out2"
            }]
        },
        {
          "offset": "0x2c",
          "name": "out2_2",
          "access": "W",
          "description": "Data signal of out2",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out2",
              "access": "W",
              "description": "Bit 63 to 32 of out2"
            }]
        },
        {
          "offset": "0x34",
          "name": "ctrl1_regp",
          "access": "W",
          "description": "Data signal of ctrl1_regp",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ctrl1_regp",
              "access": "W",
              "description": "Bit 31 to 0 of ctrl1_regp"
            }]
        },
        {
          "offset": "0x3c",
          "name": "ctrl2_regp",
          "access": "W",
          "description": "Data signal of ctrl2_regp",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "ctrl2_regp",
              "access": "W",
              "description": "Bit 31 to 0 of ctrl2_regp"
            }]
        },
        {
          "offset": "0x44",
          "name": "layer1_regp",
          "access": "W",
          "description": "Data signal of layer1_regp",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "layer1_regp",
              "access": "W",
              "description": "Bit 31 to 0 of layer1_regp"
            }]
        },
        {
          "offset": "0x4c",
          "name": "layer2_regp",
          "access": "W",
          "description": "Data signal of layer2_regp",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "layer2_regp",
              "access": "W",
              "description": "Bit 31 to 0 of layer2_regp"
            }]
        },
        {
          "offset": "0x54",
          "name": "actp_regp",
          "access": "W",
          "description": "Data signal of actp_regp",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "actp_regp",
              "access": "W",
              "description": "Bit 31 to 0 of actp_regp"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "in"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "out1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "out2"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "52",
          "argName": "ctrl1_regp"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "60",
          "argName": "ctrl2_regp"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "68",
          "argName": "layer1_regp"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "76",
          "argName": "layer2_regp"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "84",
          "argName": "actp_regp"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_ctrl_bus:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "128",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "in"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "128",
          "final_bitwidth": "128",
          "argName": "in"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "out1"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "128",
          "final_bitwidth": "128",
          "argName": "out1"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "argName": "out2"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "128",
          "final_bitwidth": "128",
          "argName": "out2"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_ctrl_bus_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_bus_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_bus_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_ctrl_bus_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_bus_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_bus_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_ctrl_bus_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_ctrl_bus_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_bus_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_bus_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_ctrl_bus_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_bus_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_bus_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_ctrl_bus_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_ctrl_bus_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_ctrl_bus_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_ctrl_bus_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "128"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "16"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "128"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "IFFT_AP",
      "Instances": [
        {
          "ModuleName": "entry_proc21",
          "InstanceName": "entry_proc21_U0"
        },
        {
          "ModuleName": "vr_ifft",
          "InstanceName": "vr_ifft_U0",
          "Instances": [{
              "ModuleName": "dataflow_parent_loop_proc",
              "InstanceName": "grp_dataflow_parent_loop_proc_fu_86",
              "Instances": [{
                  "ModuleName": "dataflow_in_loop_VITIS_LOOP_208_1",
                  "InstanceName": "dataflow_in_loop_VITIS_LOOP_208_1_U0",
                  "Instances": [
                    {
                      "ModuleName": "entry_proc20",
                      "InstanceName": "entry_proc20_U0"
                    },
                    {
                      "ModuleName": "rd_data",
                      "InstanceName": "rd_data_U0",
                      "Instances": [{
                          "ModuleName": "rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2",
                          "InstanceName": "grp_rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2_fu_131"
                        }]
                    },
                    {
                      "ModuleName": "collect_input",
                      "InstanceName": "collect_input_U0",
                      "Instances": [{
                          "ModuleName": "collect_input_Pipeline_VITIS_LOOP_91_2",
                          "InstanceName": "grp_collect_input_Pipeline_VITIS_LOOP_91_2_fu_78"
                        }]
                    },
                    {
                      "ModuleName": "fft_stage",
                      "InstanceName": "fft_stage_U0",
                      "Instances": [
                        {
                          "ModuleName": "fft_stage_Pipeline_SKIP_X_SKIP_Y",
                          "InstanceName": "grp_fft_stage_Pipeline_SKIP_X_SKIP_Y_fu_68"
                        },
                        {
                          "ModuleName": "fft_stage_Pipeline_VITIS_LOOP_66_2",
                          "InstanceName": "grp_fft_stage_Pipeline_VITIS_LOOP_66_2_fu_78"
                        }
                      ]
                    },
                    {
                      "ModuleName": "fft_stage_1",
                      "InstanceName": "fft_stage_1_U0",
                      "Instances": [
                        {
                          "ModuleName": "fft_stage_1_Pipeline_SKIP_X_SKIP_Y",
                          "InstanceName": "grp_fft_stage_1_Pipeline_SKIP_X_SKIP_Y_fu_74"
                        },
                        {
                          "ModuleName": "fft_stage_1_Pipeline_VITIS_LOOP_66_2",
                          "InstanceName": "grp_fft_stage_1_Pipeline_VITIS_LOOP_66_2_fu_88"
                        }
                      ]
                    },
                    {
                      "ModuleName": "fft_stage_2",
                      "InstanceName": "fft_stage_2_U0",
                      "Instances": [
                        {
                          "ModuleName": "fft_stage_2_Pipeline_VITIS_LOOP_66_2",
                          "InstanceName": "grp_fft_stage_2_Pipeline_VITIS_LOOP_66_2_fu_74"
                        },
                        {
                          "ModuleName": "fft_stage_2_Pipeline_SKIP_X_SKIP_Y",
                          "InstanceName": "grp_fft_stage_2_Pipeline_SKIP_X_SKIP_Y_fu_84"
                        }
                      ]
                    },
                    {
                      "ModuleName": "fft_stage_3",
                      "InstanceName": "fft_stage_3_U0",
                      "Instances": [
                        {
                          "ModuleName": "fft_stage_3_Pipeline_SKIP_X_SKIP_Y",
                          "InstanceName": "grp_fft_stage_3_Pipeline_SKIP_X_SKIP_Y_fu_74"
                        },
                        {
                          "ModuleName": "fft_stage_3_Pipeline_VITIS_LOOP_66_2",
                          "InstanceName": "grp_fft_stage_3_Pipeline_VITIS_LOOP_66_2_fu_88"
                        }
                      ]
                    },
                    {
                      "ModuleName": "fft_stage_4",
                      "InstanceName": "fft_stage_4_U0",
                      "Instances": [
                        {
                          "ModuleName": "fft_stage_4_Pipeline_VITIS_LOOP_66_2",
                          "InstanceName": "grp_fft_stage_4_Pipeline_VITIS_LOOP_66_2_fu_74"
                        },
                        {
                          "ModuleName": "fft_stage_4_Pipeline_SKIP_X_SKIP_Y",
                          "InstanceName": "grp_fft_stage_4_Pipeline_SKIP_X_SKIP_Y_fu_84"
                        }
                      ]
                    },
                    {
                      "ModuleName": "fft_stage_5",
                      "InstanceName": "fft_stage_5_U0",
                      "Instances": [
                        {
                          "ModuleName": "fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2",
                          "InstanceName": "grp_fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2_fu_56"
                        },
                        {
                          "ModuleName": "fft_stage_5_Pipeline_SKIP_X_SKIP_Y",
                          "InstanceName": "grp_fft_stage_5_Pipeline_SKIP_X_SKIP_Y_fu_72"
                        }
                      ]
                    },
                    {
                      "ModuleName": "pool",
                      "InstanceName": "pool_U0",
                      "Instances": [{
                          "ModuleName": "pool_Pipeline_VITIS_LOOP_178_2",
                          "InstanceName": "grp_pool_Pipeline_VITIS_LOOP_178_2_fu_110"
                        }]
                    },
                    {
                      "ModuleName": "push_out",
                      "InstanceName": "push_out_U0",
                      "Instances": [{
                          "ModuleName": "push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2",
                          "InstanceName": "grp_push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2_fu_58"
                        }]
                    }
                  ]
                }]
            }]
        },
        {
          "ModuleName": "Block_entry6_proc",
          "InstanceName": "Block_entry6_proc_U0"
        },
        {
          "ModuleName": "buffer_write",
          "InstanceName": "buffer_write_U0",
          "Instances": [{
              "ModuleName": "dataflow_parent_loop_proc18",
              "InstanceName": "grp_dataflow_parent_loop_proc18_fu_100",
              "Instances": [{
                  "ModuleName": "dataflow_in_loop_VITIS_LOOP_332_1",
                  "InstanceName": "dataflow_in_loop_VITIS_LOOP_332_1_U0",
                  "Instances": [
                    {
                      "ModuleName": "buffer_r",
                      "InstanceName": "buffer_U0",
                      "Instances": [{
                          "ModuleName": "buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3",
                          "InstanceName": "grp_buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3_fu_58"
                        }]
                    },
                    {
                      "ModuleName": "entry_proc",
                      "InstanceName": "entry_proc_U0"
                    },
                    {
                      "ModuleName": "write_r",
                      "InstanceName": "write_U0",
                      "Instances": [
                        {
                          "ModuleName": "write_Pipeline_VITIS_LOOP_273_2",
                          "InstanceName": "grp_write_Pipeline_VITIS_LOOP_273_2_fu_160"
                        },
                        {
                          "ModuleName": "write_Pipeline_VITIS_LOOP_286_5",
                          "InstanceName": "grp_write_Pipeline_VITIS_LOOP_286_5_fu_173"
                        }
                      ]
                    }
                  ]
                }]
            }]
        }
      ]
    },
    "Info": {
      "entry_proc21": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "Block_entry6_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "entry_proc20": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "rd_data": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "collect_input_Pipeline_VITIS_LOOP_91_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "collect_input": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_Pipeline_SKIP_X_SKIP_Y": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_Pipeline_VITIS_LOOP_66_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_1_Pipeline_SKIP_X_SKIP_Y": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_1_Pipeline_VITIS_LOOP_66_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_2_Pipeline_VITIS_LOOP_66_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_2_Pipeline_SKIP_X_SKIP_Y": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_3_Pipeline_SKIP_X_SKIP_Y": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_3_Pipeline_VITIS_LOOP_66_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_4_Pipeline_VITIS_LOOP_66_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_4_Pipeline_SKIP_X_SKIP_Y": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_5_Pipeline_SKIP_X_SKIP_Y": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "fft_stage_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pool_Pipeline_VITIS_LOOP_178_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "pool": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "push_out": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_in_loop_VITIS_LOOP_208_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_parent_loop_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "vr_ifft": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "entry_proc": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "buffer_r": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "write_Pipeline_VITIS_LOOP_273_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "write_Pipeline_VITIS_LOOP_286_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "write_r": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_in_loop_VITIS_LOOP_332_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "dataflow_parent_loop_proc18": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "buffer_write": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "IFFT_AP": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "entry_proc21": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "1.500"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "29",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "Block_entry6_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "0.000"
        },
        "Area": {
          "FF": "58",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "56",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "entry_proc20": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "1.500"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "20",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "rd_data_Pipeline_VITIS_LOOP_157_1_VITIS_LOOP_160_2": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "19",
          "LatencyWorst": "67",
          "PipelineIIMin": "3",
          "PipelineIIMax": "67",
          "PipelineII": "3 ~ 67",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "3.000"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_157_1_VITIS_LOOP_160_2",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "65",
            "Latency": "1 ~ 65",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "173",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "125",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "rd_data": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "16",
          "LatencyWorst": "78",
          "PipelineIIMin": "1",
          "PipelineIIMax": "78",
          "PipelineII": "1 ~ 78",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "3.000"
        },
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "864",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "809",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "collect_input_Pipeline_VITIS_LOOP_91_2": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "6",
          "LatencyWorst": "10",
          "PipelineIIMin": "2",
          "PipelineIIMax": "10",
          "PipelineII": "2 ~ 10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.852"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_91_2",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "8",
            "Latency": "0 ~ 8",
            "PipelineII": "2",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "106",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "309",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "collect_input": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "65",
          "LatencyWorst": "193",
          "PipelineIIMin": "1",
          "PipelineIIMax": "193",
          "PipelineII": "1 ~ 193",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.852"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_88_1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "192",
            "Latency": "0 ~ 192",
            "PipelineII": "",
            "PipelineDepthMin": "4",
            "PipelineDepthMax": "12",
            "PipelineDepth": "4 ~ 12"
          }],
        "Area": {
          "FF": "172",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "409",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_Pipeline_SKIP_X_SKIP_Y": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "56",
          "LatencyWorst": "152",
          "PipelineIIMin": "2",
          "PipelineIIMax": "152",
          "PipelineII": "2 ~ 152",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.953"
        },
        "Loops": [{
            "Name": "SKIP_X_SKIP_Y",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "150",
            "Latency": "0 ~ 150",
            "PipelineII": "2",
            "PipelineDepth": "25"
          }],
        "Area": {
          "DSP": "34",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "3428",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "2867",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_Pipeline_VITIS_LOOP_66_2": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "6",
          "LatencyWorst": "10",
          "PipelineIIMin": "2",
          "PipelineIIMax": "10",
          "PipelineII": "2 ~ 10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.704"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_66_2",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "8",
            "Latency": "0 ~ 8",
            "PipelineII": "2",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "90",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "305",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "67",
          "LatencyWorst": "210",
          "PipelineIIMin": "2",
          "PipelineIIMax": "210",
          "PipelineII": "2 ~ 210",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.953"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_63_1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "208",
            "Latency": "0 ~ 208",
            "PipelineII": "",
            "PipelineDepthMin": "5",
            "PipelineDepthMax": "13",
            "PipelineDepth": "5 ~ 13"
          }],
        "Area": {
          "DSP": "34",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "3617",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "3497",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_1_Pipeline_SKIP_X_SKIP_Y": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "57",
          "LatencyWorst": "153",
          "PipelineIIMin": "2",
          "PipelineIIMax": "153",
          "PipelineII": "2 ~ 153",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.953"
        },
        "Loops": [{
            "Name": "SKIP_X_SKIP_Y",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "151",
            "Latency": "0 ~ 151",
            "PipelineII": "2",
            "PipelineDepth": "26"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "40",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "2",
          "FF": "3718",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "3457",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_1_Pipeline_VITIS_LOOP_66_2": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "6",
          "LatencyWorst": "10",
          "PipelineIIMin": "2",
          "PipelineIIMax": "10",
          "PipelineII": "2 ~ 10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.704"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_66_2",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "8",
            "Latency": "0 ~ 8",
            "PipelineII": "2",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "90",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "305",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_1": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "67",
          "LatencyWorst": "210",
          "PipelineIIMin": "2",
          "PipelineIIMax": "210",
          "PipelineII": "2 ~ 210",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.953"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_63_1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "208",
            "Latency": "0 ~ 208",
            "PipelineII": "",
            "PipelineDepthMin": "5",
            "PipelineDepthMax": "13",
            "PipelineDepth": "5 ~ 13"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "40",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "2",
          "FF": "3906",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "4080",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_2_Pipeline_VITIS_LOOP_66_2": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "6",
          "LatencyWorst": "10",
          "PipelineIIMin": "2",
          "PipelineIIMax": "10",
          "PipelineII": "2 ~ 10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.704"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_66_2",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "8",
            "Latency": "0 ~ 8",
            "PipelineII": "2",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "90",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "305",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_2_Pipeline_SKIP_X_SKIP_Y": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "57",
          "LatencyWorst": "153",
          "PipelineIIMin": "2",
          "PipelineIIMax": "153",
          "PipelineII": "2 ~ 153",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.953"
        },
        "Loops": [{
            "Name": "SKIP_X_SKIP_Y",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "151",
            "Latency": "0 ~ 151",
            "PipelineII": "2",
            "PipelineDepth": "26"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "40",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "2",
          "FF": "3720",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "3602",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_2": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "67",
          "LatencyWorst": "210",
          "PipelineIIMin": "2",
          "PipelineIIMax": "210",
          "PipelineII": "2 ~ 210",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.953"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_63_1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "208",
            "Latency": "0 ~ 208",
            "PipelineII": "",
            "PipelineDepthMin": "5",
            "PipelineDepthMax": "13",
            "PipelineDepth": "5 ~ 13"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "40",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "2",
          "FF": "3908",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "4226",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_3_Pipeline_SKIP_X_SKIP_Y": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "57",
          "LatencyWorst": "153",
          "PipelineIIMin": "2",
          "PipelineIIMax": "153",
          "PipelineII": "2 ~ 153",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.953"
        },
        "Loops": [{
            "Name": "SKIP_X_SKIP_Y",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "151",
            "Latency": "0 ~ 151",
            "PipelineII": "2",
            "PipelineDepth": "26"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "40",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "2",
          "FF": "3722",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "3603",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_3_Pipeline_VITIS_LOOP_66_2": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "6",
          "LatencyWorst": "10",
          "PipelineIIMin": "2",
          "PipelineIIMax": "10",
          "PipelineII": "2 ~ 10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.704"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_66_2",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "8",
            "Latency": "0 ~ 8",
            "PipelineII": "2",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "90",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "305",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_3": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "67",
          "LatencyWorst": "210",
          "PipelineIIMin": "2",
          "PipelineIIMax": "210",
          "PipelineII": "2 ~ 210",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.953"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_63_1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "208",
            "Latency": "0 ~ 208",
            "PipelineII": "",
            "PipelineDepthMin": "5",
            "PipelineDepthMax": "13",
            "PipelineDepth": "5 ~ 13"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "40",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "2",
          "FF": "3910",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "4226",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_4_Pipeline_VITIS_LOOP_66_2": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "6",
          "LatencyWorst": "10",
          "PipelineIIMin": "2",
          "PipelineIIMax": "10",
          "PipelineII": "2 ~ 10",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.704"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_66_2",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "8",
            "Latency": "0 ~ 8",
            "PipelineII": "2",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "90",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "305",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_4_Pipeline_SKIP_X_SKIP_Y": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "57",
          "LatencyWorst": "153",
          "PipelineIIMin": "2",
          "PipelineIIMax": "153",
          "PipelineII": "2 ~ 153",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.953"
        },
        "Loops": [{
            "Name": "SKIP_X_SKIP_Y",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "151",
            "Latency": "0 ~ 151",
            "PipelineII": "2",
            "PipelineDepth": "26"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "40",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "2",
          "FF": "3724",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "3605",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_4": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "67",
          "LatencyWorst": "210",
          "PipelineIIMin": "2",
          "PipelineIIMax": "210",
          "PipelineII": "2 ~ 210",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.953"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_63_1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "208",
            "Latency": "0 ~ 208",
            "PipelineII": "",
            "PipelineDepthMin": "5",
            "PipelineDepthMax": "13",
            "PipelineDepth": "5 ~ 13"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "40",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "2",
          "FF": "3912",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "4229",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_5_Pipeline_VITIS_LOOP_63_1_VITIS_LOOP_66_2": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "35",
          "LatencyWorst": "131",
          "PipelineIIMin": "2",
          "PipelineIIMax": "131",
          "PipelineII": "2 ~ 131",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.812"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_63_1_VITIS_LOOP_66_2",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "129",
            "Latency": "0 ~ 129",
            "PipelineII": "2",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "273",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "614",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_5_Pipeline_SKIP_X_SKIP_Y": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "91",
          "LatencyWorst": "283",
          "PipelineIIMin": "2",
          "PipelineIIMax": "283",
          "PipelineII": "2 ~ 283",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.953"
        },
        "Loops": [{
            "Name": "SKIP_X_SKIP_Y",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "281",
            "Latency": "0 ~ 281",
            "PipelineII": "4",
            "PipelineDepth": "30"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "24",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "3043",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "3175",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "fft_stage_5": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "65",
          "LatencyWorst": "285",
          "PipelineIIMin": "4",
          "PipelineIIMax": "285",
          "PipelineII": "4 ~ 285",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.953"
        },
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "24",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "1",
          "FF": "3462",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "4214",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "pool_Pipeline_VITIS_LOOP_178_2": {
        "Latency": {
          "LatencyBest": "21",
          "LatencyAvg": "28",
          "LatencyWorst": "35",
          "PipelineIIMin": "21",
          "PipelineIIMax": "35",
          "PipelineII": "21 ~ 35",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.990"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_178_2",
            "TripCount": "",
            "LatencyMin": "19",
            "LatencyMax": "33",
            "Latency": "19 ~ 33",
            "PipelineII": "1",
            "PipelineDepth": "21"
          }],
        "Area": {
          "FF": "1333",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1269",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "pool": {
        "Latency": {
          "LatencyBest": "14",
          "LatencyAvg": "224",
          "LatencyWorst": "532",
          "PipelineIIMin": "14",
          "PipelineIIMax": "532",
          "PipelineII": "14 ~ 532",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "3.320"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_175_1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "518",
            "Latency": "0 ~ 518",
            "PipelineII": "",
            "PipelineDepthMin": "23",
            "PipelineDepthMax": "37",
            "PipelineDepth": "23 ~ 37"
          }],
        "Area": {
          "DSP": "2",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "1799",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "1694",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "push_out_Pipeline_VITIS_LOOP_136_1_VITIS_LOOP_139_2": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "34",
          "LatencyWorst": "130",
          "PipelineIIMin": "2",
          "PipelineIIMax": "130",
          "PipelineII": "2 ~ 130",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.852"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_136_1_VITIS_LOOP_139_2",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "128",
            "Latency": "0 ~ 128",
            "PipelineII": "2",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "228",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "419",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "push_out": {
        "Latency": {
          "LatencyBest": "17",
          "LatencyAvg": "49",
          "LatencyWorst": "145",
          "PipelineIIMin": "17",
          "PipelineIIMax": "145",
          "PipelineII": "17 ~ 145",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.852"
        },
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "FF": "455",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "617",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_in_loop_VITIS_LOOP_208_1": {
        "Latency": {
          "LatencyBest": "65",
          "LatencyAvg": "757",
          "LatencyWorst": "2224",
          "PipelineIIMin": "18",
          "PipelineIIMax": "533",
          "PipelineII": "18 ~ 533",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "3.320"
        },
        "Area": {
          "BRAM_18K": "128",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "20",
          "DSP": "223",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "12",
          "FF": "27217",
          "AVAIL_FF": "460800",
          "UTIL_FF": "5",
          "LUT": "29146",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "12",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_parent_loop_proc": {
        "Latency": {
          "LatencyBest": "50",
          "LatencyAvg": "1843735",
          "LatencyWorst": "8734366",
          "PipelineIIMin": "50",
          "PipelineIIMax": "8734366",
          "PipelineII": "50 ~ 8734366",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "3.320"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_208_1",
            "TripCount": "",
            "LatencyMin": "49",
            "LatencyMax": "8734365",
            "Latency": "49 ~ 8734365",
            "PipelineII": "",
            "PipelineDepthMin": "49",
            "PipelineDepthMax": "8734365",
            "PipelineDepth": "49 ~ 8734365"
          }],
        "Area": {
          "BRAM_18K": "128",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "20",
          "DSP": "223",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "12",
          "FF": "27725",
          "AVAIL_FF": "460800",
          "UTIL_FF": "6",
          "LUT": "29266",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "12",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "vr_ifft": {
        "Latency": {
          "LatencyBest": "54",
          "LatencyAvg": "1843739",
          "LatencyWorst": "8734370",
          "PipelineIIMin": "54",
          "PipelineIIMax": "8734370",
          "PipelineII": "54 ~ 8734370",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "3.320"
        },
        "Area": {
          "BRAM_18K": "128",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "20",
          "DSP": "224",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "12",
          "FF": "27766",
          "AVAIL_FF": "460800",
          "UTIL_FF": "6",
          "LUT": "29379",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "12",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "entry_proc": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "1.500"
        },
        "Area": {
          "FF": "2",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "38",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "buffer_Pipeline_VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "172",
          "LatencyWorst": "1572",
          "PipelineIIMin": "4",
          "PipelineIIMax": "1572",
          "PipelineII": "4 ~ 1572",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.953"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_304_1_VITIS_LOOP_307_2_VITIS_LOOP_310_3",
            "TripCount": "",
            "LatencyMin": "2",
            "LatencyMax": "1570",
            "Latency": "2 ~ 1570",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "FF": "331",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "650",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "buffer_r": {
        "Latency": {
          "LatencyBest": "20",
          "LatencyAvg": "188",
          "LatencyWorst": "1588",
          "PipelineIIMin": "20",
          "PipelineIIMax": "1588",
          "PipelineII": "20 ~ 1588",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "2.953"
        },
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "575",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "888",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "write_Pipeline_VITIS_LOOP_273_2": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "32",
          "LatencyWorst": "60",
          "PipelineIIMin": "6",
          "PipelineIIMax": "60",
          "PipelineII": "6 ~ 60",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "3.000"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_273_2",
            "TripCount": "",
            "LatencyMin": "4",
            "LatencyMax": "58",
            "Latency": "4 ~ 58",
            "PipelineII": "2",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "276",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "417",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "write_Pipeline_VITIS_LOOP_286_5": {
        "Latency": {
          "LatencyBest": "6",
          "LatencyAvg": "32",
          "LatencyWorst": "60",
          "PipelineIIMin": "6",
          "PipelineIIMax": "60",
          "PipelineII": "6 ~ 60",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "3.000"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_286_5",
            "TripCount": "",
            "LatencyMin": "4",
            "LatencyMax": "58",
            "Latency": "4 ~ 58",
            "PipelineII": "2",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "276",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "417",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "write_r": {
        "Latency": {
          "LatencyBest": "13",
          "LatencyAvg": "178",
          "LatencyWorst": "1966",
          "PipelineIIMin": "13",
          "PipelineIIMax": "1966",
          "PipelineII": "13 ~ 1966",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "3.000"
        },
        "Loops": [
          {
            "Name": "VITIS_LOOP_270_1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "966",
            "Latency": "0 ~ 966",
            "PipelineII": "",
            "PipelineDepthMin": "2",
            "PipelineDepthMax": "69",
            "PipelineDepth": "2 ~ 69"
          },
          {
            "Name": "VITIS_LOOP_283_4",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "966",
            "Latency": "0 ~ 966",
            "PipelineII": "",
            "PipelineDepthMin": "2",
            "PipelineDepthMax": "69",
            "PipelineDepth": "2 ~ 69"
          }
        ],
        "Area": {
          "FF": "1434",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "2133",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_in_loop_VITIS_LOOP_332_1": {
        "Latency": {
          "LatencyBest": "34",
          "LatencyAvg": "367",
          "LatencyWorst": "3555",
          "PipelineIIMin": "21",
          "PipelineIIMax": "1967",
          "PipelineII": "21 ~ 1967",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "4.262"
        },
        "Area": {
          "BRAM_18K": "32",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "5",
          "DSP": "1",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "2512",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "3480",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "dataflow_parent_loop_proc18": {
        "Latency": {
          "LatencyBest": "16",
          "LatencyAvg": "96949",
          "LatencyWorst": "2015799",
          "PipelineIIMin": "16",
          "PipelineIIMax": "2015799",
          "PipelineII": "16 ~ 2015799",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "4.262"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_332_1",
            "TripCount": "",
            "LatencyMin": "15",
            "LatencyMax": "2015798",
            "Latency": "15 ~ 2015798",
            "PipelineII": "",
            "PipelineDepthMin": "15",
            "PipelineDepthMax": "2015798",
            "PipelineDepth": "15 ~ 2015798"
          }],
        "Area": {
          "BRAM_18K": "32",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "5",
          "DSP": "1",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "2896",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "3576",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "buffer_write": {
        "Latency": {
          "LatencyBest": "20",
          "LatencyAvg": "96953",
          "LatencyWorst": "2015803",
          "PipelineIIMin": "20",
          "PipelineIIMax": "2015803",
          "PipelineII": "20 ~ 2015803",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "4.262"
        },
        "Area": {
          "BRAM_18K": "32",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "5",
          "DSP": "2",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "~0",
          "FF": "3057",
          "AVAIL_FF": "460800",
          "UTIL_FF": "~0",
          "LUT": "3678",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "1",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      },
      "IFFT_AP": {
        "Latency": {
          "LatencyBest": "54",
          "LatencyAvg": "1843739",
          "LatencyWorst": "8734370",
          "PipelineIIMin": "55",
          "PipelineIIMax": "8734371",
          "PipelineII": "55 ~ 8734371",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "2.00",
          "Estimate": "4.262"
        },
        "Area": {
          "BRAM_18K": "160",
          "AVAIL_BRAM": "624",
          "UTIL_BRAM": "25",
          "DSP": "226",
          "AVAIL_DSP": "1728",
          "UTIL_DSP": "13",
          "FF": "32930",
          "AVAIL_FF": "460800",
          "UTIL_FF": "7",
          "LUT": "36019",
          "AVAIL_LUT": "230400",
          "UTIL_LUT": "15",
          "URAM": "0",
          "AVAIL_URAM": "96",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2022-12-09 11:05:17 IST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2022.2"
  }
}
