--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Electronics\xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise
-o mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 353 paths analyzed, 110 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.935ns.
--------------------------------------------------------------------------------
Slack:                  16.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.792ns (Levels of Logic = 0)
  Clock Path Skew:      -0.108ns (0.710 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y37.SR       net (fanout=9)        2.846   M_reset_cond_out
    SLICE_X8Y37.CLK      Tsrck                 0.428   myCount/M_flip_q[24]
                                                       myCount/M_flip_q_24
    -------------------------------------------------  ---------------------------
    Total                                      3.792ns (0.946ns logic, 2.846ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  16.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.646ns (Levels of Logic = 0)
  Clock Path Skew:      -0.106ns (0.712 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y36.SR       net (fanout=9)        2.658   M_reset_cond_out
    SLICE_X8Y36.CLK      Tsrck                 0.470   myCount/M_flip_q[23]
                                                       myCount/M_flip_q_23
    -------------------------------------------------  ---------------------------
    Total                                      3.646ns (0.988ns logic, 2.658ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  16.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.637ns (Levels of Logic = 0)
  Clock Path Skew:      -0.106ns (0.712 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y36.SR       net (fanout=9)        2.658   M_reset_cond_out
    SLICE_X8Y36.CLK      Tsrck                 0.461   myCount/M_flip_q[23]
                                                       myCount/M_flip_q_22
    -------------------------------------------------  ---------------------------
    Total                                      3.637ns (0.979ns logic, 2.658ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack:                  16.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.626ns (Levels of Logic = 0)
  Clock Path Skew:      -0.106ns (0.712 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y36.SR       net (fanout=9)        2.658   M_reset_cond_out
    SLICE_X8Y36.CLK      Tsrck                 0.450   myCount/M_flip_q[23]
                                                       myCount/M_flip_q_21
    -------------------------------------------------  ---------------------------
    Total                                      3.626ns (0.968ns logic, 2.658ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  16.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.604ns (Levels of Logic = 0)
  Clock Path Skew:      -0.106ns (0.712 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y36.SR       net (fanout=9)        2.658   M_reset_cond_out
    SLICE_X8Y36.CLK      Tsrck                 0.428   myCount/M_flip_q[23]
                                                       myCount/M_flip_q_20
    -------------------------------------------------  ---------------------------
    Total                                      3.604ns (0.946ns logic, 2.658ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  16.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.605ns (Levels of Logic = 0)
  Clock Path Skew:      -0.101ns (0.717 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y33.SR       net (fanout=9)        2.617   M_reset_cond_out
    SLICE_X8Y33.CLK      Tsrck                 0.470   myCount/M_flip_q[11]
                                                       myCount/M_flip_q_11
    -------------------------------------------------  ---------------------------
    Total                                      3.605ns (0.988ns logic, 2.617ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack:                  16.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.596ns (Levels of Logic = 0)
  Clock Path Skew:      -0.101ns (0.717 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y33.SR       net (fanout=9)        2.617   M_reset_cond_out
    SLICE_X8Y33.CLK      Tsrck                 0.461   myCount/M_flip_q[11]
                                                       myCount/M_flip_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.596ns (0.979ns logic, 2.617ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  16.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.585ns (Levels of Logic = 0)
  Clock Path Skew:      -0.101ns (0.717 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y33.SR       net (fanout=9)        2.617   M_reset_cond_out
    SLICE_X8Y33.CLK      Tsrck                 0.450   myCount/M_flip_q[11]
                                                       myCount/M_flip_q_9
    -------------------------------------------------  ---------------------------
    Total                                      3.585ns (0.968ns logic, 2.617ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  16.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.563ns (Levels of Logic = 0)
  Clock Path Skew:      -0.101ns (0.717 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y33.SR       net (fanout=9)        2.617   M_reset_cond_out
    SLICE_X8Y33.CLK      Tsrck                 0.428   myCount/M_flip_q[11]
                                                       myCount/M_flip_q_8
    -------------------------------------------------  ---------------------------
    Total                                      3.563ns (0.946ns logic, 2.617ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  16.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.453ns (Levels of Logic = 0)
  Clock Path Skew:      -0.103ns (0.715 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y35.SR       net (fanout=9)        2.465   M_reset_cond_out
    SLICE_X8Y35.CLK      Tsrck                 0.470   myCount/M_flip_q[19]
                                                       myCount/M_flip_q_19
    -------------------------------------------------  ---------------------------
    Total                                      3.453ns (0.988ns logic, 2.465ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  16.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.444ns (Levels of Logic = 0)
  Clock Path Skew:      -0.103ns (0.715 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y35.SR       net (fanout=9)        2.465   M_reset_cond_out
    SLICE_X8Y35.CLK      Tsrck                 0.461   myCount/M_flip_q[19]
                                                       myCount/M_flip_q_18
    -------------------------------------------------  ---------------------------
    Total                                      3.444ns (0.979ns logic, 2.465ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  16.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.433ns (Levels of Logic = 0)
  Clock Path Skew:      -0.103ns (0.715 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y35.SR       net (fanout=9)        2.465   M_reset_cond_out
    SLICE_X8Y35.CLK      Tsrck                 0.450   myCount/M_flip_q[19]
                                                       myCount/M_flip_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.433ns (0.968ns logic, 2.465ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  16.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.417ns (Levels of Logic = 0)
  Clock Path Skew:      -0.100ns (0.718 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y32.SR       net (fanout=9)        2.429   M_reset_cond_out
    SLICE_X8Y32.CLK      Tsrck                 0.470   myCount/M_flip_q[7]
                                                       myCount/M_flip_q_7
    -------------------------------------------------  ---------------------------
    Total                                      3.417ns (0.988ns logic, 2.429ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack:                  16.451ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.411ns (Levels of Logic = 0)
  Clock Path Skew:      -0.103ns (0.715 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y35.SR       net (fanout=9)        2.465   M_reset_cond_out
    SLICE_X8Y35.CLK      Tsrck                 0.428   myCount/M_flip_q[19]
                                                       myCount/M_flip_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.411ns (0.946ns logic, 2.465ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  16.457ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.408ns (Levels of Logic = 0)
  Clock Path Skew:      -0.100ns (0.718 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y32.SR       net (fanout=9)        2.429   M_reset_cond_out
    SLICE_X8Y32.CLK      Tsrck                 0.461   myCount/M_flip_q[7]
                                                       myCount/M_flip_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.408ns (0.979ns logic, 2.429ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  16.468ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.397ns (Levels of Logic = 0)
  Clock Path Skew:      -0.100ns (0.718 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y32.SR       net (fanout=9)        2.429   M_reset_cond_out
    SLICE_X8Y32.CLK      Tsrck                 0.450   myCount/M_flip_q[7]
                                                       myCount/M_flip_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.397ns (0.968ns logic, 2.429ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack:                  16.490ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.375ns (Levels of Logic = 0)
  Clock Path Skew:      -0.100ns (0.718 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y32.SR       net (fanout=9)        2.429   M_reset_cond_out
    SLICE_X8Y32.CLK      Tsrck                 0.428   myCount/M_flip_q[7]
                                                       myCount/M_flip_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.375ns (0.946ns logic, 2.429ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  16.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_15 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.259ns (Levels of Logic = 0)
  Clock Path Skew:      -0.102ns (0.716 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y34.SR       net (fanout=9)        2.271   M_reset_cond_out
    SLICE_X8Y34.CLK      Tsrck                 0.470   myCount/M_flip_q[15]
                                                       myCount/M_flip_q_15
    -------------------------------------------------  ---------------------------
    Total                                      3.259ns (0.988ns logic, 2.271ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack:                  16.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.250ns (Levels of Logic = 0)
  Clock Path Skew:      -0.102ns (0.716 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y34.SR       net (fanout=9)        2.271   M_reset_cond_out
    SLICE_X8Y34.CLK      Tsrck                 0.461   myCount/M_flip_q[15]
                                                       myCount/M_flip_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.250ns (0.979ns logic, 2.271ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  16.624ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.239ns (Levels of Logic = 0)
  Clock Path Skew:      -0.102ns (0.716 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y34.SR       net (fanout=9)        2.271   M_reset_cond_out
    SLICE_X8Y34.CLK      Tsrck                 0.450   myCount/M_flip_q[15]
                                                       myCount/M_flip_q_13
    -------------------------------------------------  ---------------------------
    Total                                      3.239ns (0.968ns logic, 2.271ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  16.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.217ns (Levels of Logic = 0)
  Clock Path Skew:      -0.102ns (0.716 - 0.818)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y34.SR       net (fanout=9)        2.271   M_reset_cond_out
    SLICE_X8Y34.CLK      Tsrck                 0.428   myCount/M_flip_q[15]
                                                       myCount/M_flip_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.217ns (0.946ns logic, 2.271ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  16.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.186ns (Levels of Logic = 0)
  Clock Path Skew:      -0.097ns (0.628 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y31.SR       net (fanout=9)        2.198   M_reset_cond_out
    SLICE_X8Y31.CLK      Tsrck                 0.470   myCount/M_flip_q[3]
                                                       myCount/M_flip_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.186ns (0.988ns logic, 2.198ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack:                  16.691ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.177ns (Levels of Logic = 0)
  Clock Path Skew:      -0.097ns (0.628 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y31.SR       net (fanout=9)        2.198   M_reset_cond_out
    SLICE_X8Y31.CLK      Tsrck                 0.461   myCount/M_flip_q[3]
                                                       myCount/M_flip_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.177ns (0.979ns logic, 2.198ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack:                  16.702ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.166ns (Levels of Logic = 0)
  Clock Path Skew:      -0.097ns (0.628 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y31.SR       net (fanout=9)        2.198   M_reset_cond_out
    SLICE_X8Y31.CLK      Tsrck                 0.450   myCount/M_flip_q[3]
                                                       myCount/M_flip_q_1
    -------------------------------------------------  ---------------------------
    Total                                      3.166ns (0.968ns logic, 2.198ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  16.724ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          myCount/M_flip_q_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.144ns (Levels of Logic = 0)
  Clock Path Skew:      -0.097ns (0.628 - 0.725)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to myCount/M_flip_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y11.AMUX     Tshcko                0.518   reset_cond/M_stage_q[2]
                                                       reset_cond/M_stage_q_3
    SLICE_X8Y31.SR       net (fanout=9)        2.198   M_reset_cond_out
    SLICE_X8Y31.CLK      Tsrck                 0.428   myCount/M_flip_q[3]
                                                       myCount/M_flip_q_0
    -------------------------------------------------  ---------------------------
    Total                                      3.144ns (0.946ns logic, 2.198ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  17.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCount/M_flip_q_0 (FF)
  Destination:          myCount/M_flip_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.287ns (Levels of Logic = 6)
  Clock Path Skew:      -0.033ns (0.712 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myCount/M_flip_q_0 to myCount/M_flip_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.AQ       Tcko                  0.525   myCount/M_flip_q[3]
                                                       myCount/M_flip_q_0
    SLICE_X8Y31.A5       net (fanout=1)        0.456   myCount/M_flip_q[0]
    SLICE_X8Y31.COUT     Topcya                0.474   myCount/M_flip_q[3]
                                                       myCount/Mcount_M_flip_q_lut<0>_INV_0
                                                       myCount/Mcount_M_flip_q_cy<3>
    SLICE_X8Y32.CIN      net (fanout=1)        0.135   myCount/Mcount_M_flip_q_cy[3]
    SLICE_X8Y32.COUT     Tbyp                  0.093   myCount/M_flip_q[7]
                                                       myCount/Mcount_M_flip_q_cy<7>
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[7]
    SLICE_X8Y33.COUT     Tbyp                  0.093   myCount/M_flip_q[11]
                                                       myCount/Mcount_M_flip_q_cy<11>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[11]
    SLICE_X8Y34.COUT     Tbyp                  0.093   myCount/M_flip_q[15]
                                                       myCount/Mcount_M_flip_q_cy<15>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[15]
    SLICE_X8Y35.COUT     Tbyp                  0.093   myCount/M_flip_q[19]
                                                       myCount/Mcount_M_flip_q_cy<19>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[19]
    SLICE_X8Y36.CLK      Tcinck                0.313   myCount/M_flip_q[23]
                                                       myCount/Mcount_M_flip_q_cy<23>
                                                       myCount/M_flip_q_23
    -------------------------------------------------  ---------------------------
    Total                                      2.287ns (1.684ns logic, 0.603ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------
Slack:                  17.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCount/M_flip_q_0 (FF)
  Destination:          myCount/M_flip_q_24 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.283ns (Levels of Logic = 7)
  Clock Path Skew:      -0.035ns (0.710 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myCount/M_flip_q_0 to myCount/M_flip_q_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.AQ       Tcko                  0.525   myCount/M_flip_q[3]
                                                       myCount/M_flip_q_0
    SLICE_X8Y31.A5       net (fanout=1)        0.456   myCount/M_flip_q[0]
    SLICE_X8Y31.COUT     Topcya                0.474   myCount/M_flip_q[3]
                                                       myCount/Mcount_M_flip_q_lut<0>_INV_0
                                                       myCount/Mcount_M_flip_q_cy<3>
    SLICE_X8Y32.CIN      net (fanout=1)        0.135   myCount/Mcount_M_flip_q_cy[3]
    SLICE_X8Y32.COUT     Tbyp                  0.093   myCount/M_flip_q[7]
                                                       myCount/Mcount_M_flip_q_cy<7>
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[7]
    SLICE_X8Y33.COUT     Tbyp                  0.093   myCount/M_flip_q[11]
                                                       myCount/Mcount_M_flip_q_cy<11>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[11]
    SLICE_X8Y34.COUT     Tbyp                  0.093   myCount/M_flip_q[15]
                                                       myCount/Mcount_M_flip_q_cy<15>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[15]
    SLICE_X8Y35.COUT     Tbyp                  0.093   myCount/M_flip_q[19]
                                                       myCount/Mcount_M_flip_q_cy<19>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[19]
    SLICE_X8Y36.COUT     Tbyp                  0.093   myCount/M_flip_q[23]
                                                       myCount/Mcount_M_flip_q_cy<23>
    SLICE_X8Y37.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[23]
    SLICE_X8Y37.CLK      Tcinck                0.213   myCount/M_flip_q[24]
                                                       myCount/Mcount_M_flip_q_xor<24>
                                                       myCount/M_flip_q_24
    -------------------------------------------------  ---------------------------
    Total                                      2.283ns (1.677ns logic, 0.606ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------
Slack:                  17.655ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCount/M_flip_q_0 (FF)
  Destination:          myCount/M_flip_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.277ns (Levels of Logic = 6)
  Clock Path Skew:      -0.033ns (0.712 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myCount/M_flip_q_0 to myCount/M_flip_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.AQ       Tcko                  0.525   myCount/M_flip_q[3]
                                                       myCount/M_flip_q_0
    SLICE_X8Y31.A5       net (fanout=1)        0.456   myCount/M_flip_q[0]
    SLICE_X8Y31.COUT     Topcya                0.474   myCount/M_flip_q[3]
                                                       myCount/Mcount_M_flip_q_lut<0>_INV_0
                                                       myCount/Mcount_M_flip_q_cy<3>
    SLICE_X8Y32.CIN      net (fanout=1)        0.135   myCount/Mcount_M_flip_q_cy[3]
    SLICE_X8Y32.COUT     Tbyp                  0.093   myCount/M_flip_q[7]
                                                       myCount/Mcount_M_flip_q_cy<7>
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[7]
    SLICE_X8Y33.COUT     Tbyp                  0.093   myCount/M_flip_q[11]
                                                       myCount/Mcount_M_flip_q_cy<11>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[11]
    SLICE_X8Y34.COUT     Tbyp                  0.093   myCount/M_flip_q[15]
                                                       myCount/Mcount_M_flip_q_cy<15>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[15]
    SLICE_X8Y35.COUT     Tbyp                  0.093   myCount/M_flip_q[19]
                                                       myCount/Mcount_M_flip_q_cy<19>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[19]
    SLICE_X8Y36.CLK      Tcinck                0.303   myCount/M_flip_q[23]
                                                       myCount/Mcount_M_flip_q_cy<23>
                                                       myCount/M_flip_q_21
    -------------------------------------------------  ---------------------------
    Total                                      2.277ns (1.674ns logic, 0.603ns route)
                                                       (73.5% logic, 26.5% route)

--------------------------------------------------------------------------------
Slack:                  17.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCount/M_flip_q_0 (FF)
  Destination:          myCount/M_flip_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.246ns (Levels of Logic = 6)
  Clock Path Skew:      -0.033ns (0.712 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myCount/M_flip_q_0 to myCount/M_flip_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.AQ       Tcko                  0.525   myCount/M_flip_q[3]
                                                       myCount/M_flip_q_0
    SLICE_X8Y31.A5       net (fanout=1)        0.456   myCount/M_flip_q[0]
    SLICE_X8Y31.COUT     Topcya                0.474   myCount/M_flip_q[3]
                                                       myCount/Mcount_M_flip_q_lut<0>_INV_0
                                                       myCount/Mcount_M_flip_q_cy<3>
    SLICE_X8Y32.CIN      net (fanout=1)        0.135   myCount/Mcount_M_flip_q_cy[3]
    SLICE_X8Y32.COUT     Tbyp                  0.093   myCount/M_flip_q[7]
                                                       myCount/Mcount_M_flip_q_cy<7>
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[7]
    SLICE_X8Y33.COUT     Tbyp                  0.093   myCount/M_flip_q[11]
                                                       myCount/Mcount_M_flip_q_cy<11>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[11]
    SLICE_X8Y34.COUT     Tbyp                  0.093   myCount/M_flip_q[15]
                                                       myCount/Mcount_M_flip_q_cy<15>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[15]
    SLICE_X8Y35.COUT     Tbyp                  0.093   myCount/M_flip_q[19]
                                                       myCount/Mcount_M_flip_q_cy<19>
    SLICE_X8Y36.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[19]
    SLICE_X8Y36.CLK      Tcinck                0.272   myCount/M_flip_q[23]
                                                       myCount/Mcount_M_flip_q_cy<23>
                                                       myCount/M_flip_q_22
    -------------------------------------------------  ---------------------------
    Total                                      2.246ns (1.643ns logic, 0.603ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------
Slack:                  17.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myCount/M_flip_q_0 (FF)
  Destination:          myCount/M_flip_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.191ns (Levels of Logic = 5)
  Clock Path Skew:      -0.030ns (0.715 - 0.745)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myCount/M_flip_q_0 to myCount/M_flip_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y31.AQ       Tcko                  0.525   myCount/M_flip_q[3]
                                                       myCount/M_flip_q_0
    SLICE_X8Y31.A5       net (fanout=1)        0.456   myCount/M_flip_q[0]
    SLICE_X8Y31.COUT     Topcya                0.474   myCount/M_flip_q[3]
                                                       myCount/Mcount_M_flip_q_lut<0>_INV_0
                                                       myCount/Mcount_M_flip_q_cy<3>
    SLICE_X8Y32.CIN      net (fanout=1)        0.135   myCount/Mcount_M_flip_q_cy[3]
    SLICE_X8Y32.COUT     Tbyp                  0.093   myCount/M_flip_q[7]
                                                       myCount/Mcount_M_flip_q_cy<7>
    SLICE_X8Y33.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[7]
    SLICE_X8Y33.COUT     Tbyp                  0.093   myCount/M_flip_q[11]
                                                       myCount/Mcount_M_flip_q_cy<11>
    SLICE_X8Y34.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[11]
    SLICE_X8Y34.COUT     Tbyp                  0.093   myCount/M_flip_q[15]
                                                       myCount/Mcount_M_flip_q_cy<15>
    SLICE_X8Y35.CIN      net (fanout=1)        0.003   myCount/Mcount_M_flip_q_cy[15]
    SLICE_X8Y35.CLK      Tcinck                0.313   myCount/M_flip_q[19]
                                                       myCount/Mcount_M_flip_q_cy<19>
                                                       myCount/M_flip_q_19
    -------------------------------------------------  ---------------------------
    Total                                      2.191ns (1.591ns logic, 0.600ns route)
                                                       (72.6% logic, 27.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[3]/CLK
  Logical resource: myCount/M_flip_q_0/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[3]/CLK
  Logical resource: myCount/M_flip_q_1/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[3]/CLK
  Logical resource: myCount/M_flip_q_2/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[3]/CLK
  Logical resource: myCount/M_flip_q_3/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[7]/CLK
  Logical resource: myCount/M_flip_q_4/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[7]/CLK
  Logical resource: myCount/M_flip_q_5/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[7]/CLK
  Logical resource: myCount/M_flip_q_6/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[7]/CLK
  Logical resource: myCount/M_flip_q_7/CK
  Location pin: SLICE_X8Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[11]/CLK
  Logical resource: myCount/M_flip_q_8/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[11]/CLK
  Logical resource: myCount/M_flip_q_9/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[11]/CLK
  Logical resource: myCount/M_flip_q_10/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[11]/CLK
  Logical resource: myCount/M_flip_q_11/CK
  Location pin: SLICE_X8Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[15]/CLK
  Logical resource: myCount/M_flip_q_12/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[15]/CLK
  Logical resource: myCount/M_flip_q_13/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[15]/CLK
  Logical resource: myCount/M_flip_q_14/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[15]/CLK
  Logical resource: myCount/M_flip_q_15/CK
  Location pin: SLICE_X8Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[19]/CLK
  Logical resource: myCount/M_flip_q_16/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[19]/CLK
  Logical resource: myCount/M_flip_q_17/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[19]/CLK
  Logical resource: myCount/M_flip_q_18/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[19]/CLK
  Logical resource: myCount/M_flip_q_19/CK
  Location pin: SLICE_X8Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[23]/CLK
  Logical resource: myCount/M_flip_q_20/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[23]/CLK
  Logical resource: myCount/M_flip_q_21/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[23]/CLK
  Logical resource: myCount/M_flip_q_22/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[23]/CLK
  Logical resource: myCount/M_flip_q_23/CK
  Location pin: SLICE_X8Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: myCount/M_flip_q[24]/CLK
  Logical resource: myCount/M_flip_q_24/CK
  Location pin: SLICE_X8Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X1Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X1Y11.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X1Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X1Y11.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.935|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 353 paths, 0 nets, and 50 connections

Design statistics:
   Minimum period:   3.935ns{1}   (Maximum frequency: 254.130MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Mar 10 05:46:30 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 221 MB



