

================================================================
== Vivado HLS Report for 'worker_COO_SpMV_0'
================================================================
* Date:           Mon Dec  5 14:00:50 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        COO_SpMV.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.09|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3346|  3346|  3346|  3346|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  3344|  3344|        13|          1|          1|  3333|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     17|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     348|    711|
|Memory           |       13|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     14|
|Register         |        -|      -|     176|      8|
+-----------------+---------+-------+--------+-------+
|Total            |       13|      5|     524|    750|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        4|      2|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +----------------------------------------+-------------------------------------+---------+-------+-----+-----+
    |                Instance                |                Module               | BRAM_18K| DSP48E|  FF | LUT |
    +----------------------------------------+-------------------------------------+---------+-------+-----+-----+
    |worker_fadd_32ns_32ns_32_5_full_dsp_U1  |worker_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |worker_fmul_32ns_32ns_32_4_max_dsp_U2   |worker_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    +----------------------------------------+-------------------------------------+---------+-------+-----+-----+
    |Total                                   |                                     |        0|      5|  348|  711|
    +----------------------------------------+-------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+-----------------------------+---------+---+----+------+-----+------+-------------+
    |    Memory   |            Module           | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-----------------------------+---------+---+----+------+-----+------+-------------+
    |col10_1_0_U  |worker_COO_SpMV_0_col10_1_0  |        2|  0|   0|  3333|    8|     1|        26664|
    |row10_1_0_U  |worker_COO_SpMV_0_row10_1_0  |        2|  0|   0|  3333|    8|     1|        26664|
    |val10_1_0_U  |worker_COO_SpMV_0_val10_1_0  |        8|  0|   0|  3333|   32|     1|       106656|
    |vector_U     |worker_COO_SpMV_0_vector     |        1|  0|   0|   100|   32|     1|         3200|
    +-------------+-----------------------------+---------+---+----+------+-----+------+-------------+
    |Total        |                             |       13|  0|   0| 10099|   80|     4|       163184|
    +-------------+-----------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_130_p2       |     +    |      0|  0|  12|          12|           1|
    |exitcond_fu_124_p2  |   icmp   |      0|  0|   5|          12|          11|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  17|          24|          12|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |   1|          4|    1|          4|
    |ap_reg_ppiten_pp0_it12  |   1|          2|    1|          2|
    |i_reg_104               |  12|          2|   12|         24|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  14|          8|   14|         30|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |ap_CS_fsm               |   3|   0|    3|          0|
    |ap_reg_ppiten_pp0_it0   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it10  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it11  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it12  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it8   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it9   |   1|   0|    1|          0|
    |i_reg_104               |  12|   0|   12|          0|
    |output_addr_reg_197     |   7|   0|    7|          0|
    |output_load_reg_223     |  32|   0|   32|          0|
    |tmp_2_reg_228           |  32|   0|   32|          0|
    |tmp_4_reg_183           |   1|   0|    1|          0|
    |tmp_reg_172             |  12|   0|   64|         52|
    |tmp_s_reg_218           |  32|   0|   32|          0|
    |val10_1_0_load_reg_203  |  32|   0|   32|          0|
    |output_addr_reg_197     |   0|   7|    7|          0|
    |tmp_4_reg_183           |   0|   1|    1|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 176|   8|  236|         52|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------+-----+-----+------------+-------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | worker_COO_SpMV.0 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | worker_COO_SpMV.0 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | worker_COO_SpMV.0 | return value |
|ap_done            | out |    1| ap_ctrl_hs | worker_COO_SpMV.0 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | worker_COO_SpMV.0 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | worker_COO_SpMV.0 | return value |
|output_r_address0  | out |    7|  ap_memory |      output_r     |     array    |
|output_r_ce0       | out |    1|  ap_memory |      output_r     |     array    |
|output_r_q0        |  in |   32|  ap_memory |      output_r     |     array    |
|output_r_address1  | out |    7|  ap_memory |      output_r     |     array    |
|output_r_ce1       | out |    1|  ap_memory |      output_r     |     array    |
|output_r_we1       | out |    1|  ap_memory |      output_r     |     array    |
|output_r_d1        | out |   32|  ap_memory |      output_r     |     array    |
+-------------------+-----+-----+------------+-------------------+--------------+

