# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../SKL_Zed_PS_SPI.ip_user_files/bd/Zed_SPI/ip/Zed_SPI_rst_ps7_0_100M_0/sim/Zed_SPI_rst_ps7_0_100M_0.vhd" \

# Do not sort compile order
nosort
