11:04:26 INFO  : Registering command handlers for SDK TCF services
11:04:27 INFO  : Launching XSCT server: xsct.bat -interactive D:\VIVADO\oneBoardTest\test\test.sdk\temp_xsdb_launch_script.tcl
11:04:28 INFO  : XSCT server has started successfully.
11:04:28 INFO  : Successfully done setting XSCT server connection channel  
11:04:28 INFO  : Successfully done setting SDK workspace  
11:04:28 INFO  : Processing command line option -hwspec D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper.hdf.
11:08:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 0' command is executed.
11:08:54 INFO  : 'fpga -state' command is executed.
11:08:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:08:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:11:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 0' command is executed.
11:11:04 INFO  : 'fpga -state' command is executed.
11:11:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:11:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:21:08 INFO  : Launching XSCT server: xsct.bat -interactive D:\VIVADO\oneBoardTest\test\test.sdk\temp_xsdb_launch_script.tcl
12:21:10 INFO  : XSCT server has started successfully.
12:21:10 INFO  : Successfully done setting XSCT server connection channel  
12:21:10 INFO  : Successfully done setting SDK workspace  
12:21:13 INFO  : Registering command handlers for SDK TCF services
12:21:13 INFO  : Processing command line option -hwspec D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper.hdf.
12:21:13 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_0.
12:21:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:21:55 INFO  : 'fpga -state' command is executed.
12:22:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:22:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:22:37 INFO  : 'jtag frequency' command is executed.
12:22:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:22:39 INFO  : FPGA configured successfully with bitstream "D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:22:39 INFO  : Context for 'APU' is selected.
12:22:39 INFO  : Hardware design information is loaded from 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:22:39 INFO  : 'configparams force-mem-access 1' command is executed.
12:22:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:22:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:40 INFO  : The application 'D:/VIVADO/oneBoardTest/test/test.sdk/mem_test/Debug/mem_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:22:40 INFO  : 'configparams force-mem-access 0' command is executed.
12:22:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/VIVADO/oneBoardTest/test/test.sdk/mem_test/Debug/mem_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:22:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:22:40 INFO  : 'con' command is executed.
12:22:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:22:40 INFO  : Disconnected from the channel tcfchan#1.
12:23:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:23:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:23:02 INFO  : 'jtag frequency' command is executed.
12:23:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:23:04 INFO  : FPGA configured successfully with bitstream "D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:23:04 INFO  : Context for 'APU' is selected.
12:23:04 INFO  : Hardware design information is loaded from 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:23:04 INFO  : 'configparams force-mem-access 1' command is executed.
12:23:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:23:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:06 ERROR : Memory write error at 0x0. APB AP transaction error, DAP status f0000021
12:23:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/VIVADO/oneBoardTest/test/test.sdk/mem_test/Debug/mem_test.elf
----------------End of Script----------------

12:23:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:23:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:23:23 INFO  : 'jtag frequency' command is executed.
12:23:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:23:26 INFO  : FPGA configured successfully with bitstream "D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:23:27 INFO  : Context for 'APU' is selected.
12:23:27 INFO  : Hardware design information is loaded from 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:23:27 INFO  : 'configparams force-mem-access 1' command is executed.
12:23:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:23:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:28 INFO  : The application 'D:/VIVADO/oneBoardTest/test/test.sdk/mem_test/Debug/mem_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:23:28 INFO  : 'configparams force-mem-access 0' command is executed.
12:23:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/VIVADO/oneBoardTest/test/test.sdk/mem_test/Debug/mem_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:23:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:28 INFO  : 'con' command is executed.
12:23:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:23:28 INFO  : Disconnected from the channel tcfchan#2.
12:23:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:23:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:23:50 INFO  : 'jtag frequency' command is executed.
12:23:51 INFO  : Sourcing of 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:23:51 INFO  : Context for 'APU' is selected.
12:23:52 INFO  : System reset is completed.
12:23:55 INFO  : 'after 3000' command is executed.
12:23:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:23:58 INFO  : FPGA configured successfully with bitstream "D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:23:59 INFO  : Context for 'APU' is selected.
12:23:59 INFO  : Hardware design information is loaded from 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:23:59 INFO  : 'configparams force-mem-access 1' command is executed.
12:23:59 INFO  : Context for 'APU' is selected.
12:24:00 INFO  : 'ps7_init' command is executed.
12:24:00 INFO  : 'ps7_post_config' command is executed.
12:24:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:24:00 INFO  : The application 'D:/VIVADO/oneBoardTest/test/test.sdk/mem_test/Debug/mem_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:24:00 INFO  : 'configparams force-mem-access 0' command is executed.
12:24:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/VIVADO/oneBoardTest/test/test.sdk/mem_test/Debug/mem_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:24:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:24:00 INFO  : 'con' command is executed.
12:24:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:24:00 INFO  : Disconnected from the channel tcfchan#3.
12:25:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:25:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:25:02 INFO  : 'jtag frequency' command is executed.
12:25:02 INFO  : Sourcing of 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:25:03 INFO  : Context for 'APU' is selected.
12:25:03 INFO  : System reset is completed.
12:25:06 INFO  : 'after 3000' command is executed.
12:25:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:25:09 INFO  : FPGA configured successfully with bitstream "D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:25:10 INFO  : Context for 'APU' is selected.
12:25:10 INFO  : Hardware design information is loaded from 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:25:10 INFO  : 'configparams force-mem-access 1' command is executed.
12:25:10 INFO  : Context for 'APU' is selected.
12:25:11 INFO  : 'ps7_init' command is executed.
12:25:11 INFO  : 'ps7_post_config' command is executed.
12:25:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:11 INFO  : The application 'D:/VIVADO/oneBoardTest/test/test.sdk/mem_test/Debug/mem_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:25:11 INFO  : 'configparams force-mem-access 0' command is executed.
12:25:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/VIVADO/oneBoardTest/test/test.sdk/mem_test/Debug/mem_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:25:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:25:11 INFO  : 'con' command is executed.
12:25:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:25:11 INFO  : Disconnected from the channel tcfchan#4.
12:25:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:25:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:25:56 INFO  : 'jtag frequency' command is executed.
12:25:56 INFO  : Sourcing of 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:25:56 INFO  : Context for 'APU' is selected.
12:25:56 INFO  : System reset is completed.
12:25:59 INFO  : 'after 3000' command is executed.
12:25:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:26:02 INFO  : FPGA configured successfully with bitstream "D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:26:02 INFO  : Context for 'APU' is selected.
12:26:02 INFO  : Hardware design information is loaded from 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:26:02 INFO  : 'configparams force-mem-access 1' command is executed.
12:26:02 INFO  : Context for 'APU' is selected.
12:26:02 INFO  : 'ps7_init' command is executed.
12:26:03 INFO  : 'ps7_post_config' command is executed.
12:26:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:03 INFO  : The application 'D:/VIVADO/oneBoardTest/test/test.sdk/mem_test/Debug/mem_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:26:03 INFO  : 'configparams force-mem-access 0' command is executed.
12:26:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/VIVADO/oneBoardTest/test/test.sdk/mem_test/Debug/mem_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:26:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:26:03 INFO  : 'con' command is executed.
12:26:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:26:03 INFO  : Disconnected from the channel tcfchan#5.
12:27:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:27:12 INFO  : 'fpga -state' command is executed.
12:27:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:27:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:27:12 INFO  : 'jtag frequency' command is executed.
12:27:12 INFO  : Sourcing of 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:27:12 INFO  : Context for 'APU' is selected.
12:27:12 INFO  : Hardware design information is loaded from 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:27:12 INFO  : 'configparams force-mem-access 1' command is executed.
12:27:12 INFO  : Context for 'APU' is selected.
12:27:12 INFO  : 'stop' command is executed.
12:27:12 INFO  : 'ps7_init' command is executed.
12:27:12 INFO  : 'ps7_post_config' command is executed.
12:27:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:27:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:13 INFO  : The application 'D:/VIVADO/oneBoardTest/test/test.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:27:13 INFO  : 'configparams force-mem-access 0' command is executed.
12:27:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/VIVADO/oneBoardTest/test/test.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:27:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:27:13 INFO  : 'con' command is executed.
12:27:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:27:13 INFO  : Disconnected from the channel tcfchan#6.
12:30:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:30:01 INFO  : 'fpga -state' command is executed.
12:30:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:30:01 INFO  : 'jtag frequency' command is executed.
12:30:01 INFO  : Sourcing of 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:30:01 INFO  : Context for 'APU' is selected.
12:30:01 INFO  : Hardware design information is loaded from 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:30:01 INFO  : 'configparams force-mem-access 1' command is executed.
12:30:01 INFO  : Context for 'APU' is selected.
12:30:01 INFO  : 'stop' command is executed.
12:30:01 INFO  : 'ps7_init' command is executed.
12:30:01 INFO  : 'ps7_post_config' command is executed.
12:30:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:30:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:01 INFO  : The application 'D:/VIVADO/oneBoardTest/test/test.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:30:01 INFO  : 'configparams force-mem-access 0' command is executed.
12:30:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/VIVADO/oneBoardTest/test/test.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:30:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:30:01 INFO  : 'con' command is executed.
12:30:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:30:01 INFO  : Disconnected from the channel tcfchan#7.
12:37:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 0' command is executed.
12:37:02 INFO  : 'fpga -state' command is executed.
12:37:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:37:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:37:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 0' command is executed.
12:37:25 INFO  : 'fpga -state' command is executed.
12:37:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:37:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:38:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 0' command is executed.
12:38:13 INFO  : 'fpga -state' command is executed.
12:38:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:38:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:38:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:38:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:40:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:40:53 INFO  : 'jtag frequency' command is executed.
12:40:53 INFO  : Sourcing of 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:40:53 INFO  : Context for 'APU' is selected.
12:40:54 INFO  : System reset is completed.
12:40:57 INFO  : 'after 3000' command is executed.
12:40:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:41:00 INFO  : FPGA configured successfully with bitstream "D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:41:01 INFO  : Context for 'APU' is selected.
12:41:01 INFO  : Hardware design information is loaded from 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:41:01 INFO  : 'configparams force-mem-access 1' command is executed.
12:41:02 INFO  : Context for 'APU' is selected.
12:41:03 INFO  : 'ps7_init' command is executed.
12:41:03 INFO  : 'ps7_post_config' command is executed.
12:41:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:03 INFO  : The application 'D:/VIVADO/oneBoardTest/test/test.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:41:03 INFO  : 'configparams force-mem-access 0' command is executed.
12:41:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/VIVADO/oneBoardTest/test/test.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:41:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:41:03 INFO  : 'con' command is executed.
12:41:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:41:03 INFO  : Disconnected from the channel tcfchan#8.
12:42:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:42:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:42:28 INFO  : 'jtag frequency' command is executed.
12:42:28 INFO  : Sourcing of 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:42:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:42:30 INFO  : FPGA configured successfully with bitstream "D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:42:30 INFO  : Context for 'APU' is selected.
12:42:30 INFO  : Hardware design information is loaded from 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:42:30 INFO  : 'configparams force-mem-access 1' command is executed.
12:42:30 INFO  : Context for 'APU' is selected.
12:42:30 INFO  : 'stop' command is executed.
12:42:30 INFO  : 'ps7_init' command is executed.
12:42:30 INFO  : 'ps7_post_config' command is executed.
12:42:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:42:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:30 INFO  : The application 'D:/VIVADO/oneBoardTest/test/test.sdk/mem_test/Debug/mem_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:42:30 INFO  : 'configparams force-mem-access 0' command is executed.
12:42:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/VIVADO/oneBoardTest/test/test.sdk/mem_test/Debug/mem_test.elf
configparams force-mem-access 0
----------------End of Script----------------

12:42:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:30 INFO  : 'con' command is executed.
12:42:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:42:31 INFO  : Disconnected from the channel tcfchan#9.
12:42:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:42:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:42:49 INFO  : 'jtag frequency' command is executed.
12:42:49 INFO  : Sourcing of 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:42:49 INFO  : Context for 'APU' is selected.
12:42:50 INFO  : System reset is completed.
12:42:53 INFO  : 'after 3000' command is executed.
12:42:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:42:55 INFO  : FPGA configured successfully with bitstream "D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:42:55 INFO  : Context for 'APU' is selected.
12:42:56 INFO  : Hardware design information is loaded from 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:42:56 INFO  : 'configparams force-mem-access 1' command is executed.
12:42:56 INFO  : Context for 'APU' is selected.
12:42:56 INFO  : 'ps7_init' command is executed.
12:42:56 INFO  : 'ps7_post_config' command is executed.
12:42:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:42:56 INFO  : The application 'D:/VIVADO/oneBoardTest/test/test.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:42:56 INFO  : 'configparams force-mem-access 0' command is executed.
12:42:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/VIVADO/oneBoardTest/test/test.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:46:09 INFO  : Disconnected from the channel tcfchan#10.
12:47:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:47:24 INFO  : 'jtag frequency' command is executed.
12:47:24 INFO  : Sourcing of 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:47:24 INFO  : Context for 'APU' is selected.
12:47:25 INFO  : System reset is completed.
12:47:28 INFO  : 'after 3000' command is executed.
12:47:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:47:30 INFO  : FPGA configured successfully with bitstream "D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:47:30 INFO  : Context for 'APU' is selected.
12:47:31 INFO  : Hardware design information is loaded from 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:47:31 INFO  : 'configparams force-mem-access 1' command is executed.
12:47:31 INFO  : Context for 'APU' is selected.
12:47:31 INFO  : 'ps7_init' command is executed.
12:47:31 INFO  : 'ps7_post_config' command is executed.
12:47:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:31 INFO  : The application 'D:/VIVADO/oneBoardTest/test/test.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:47:31 INFO  : 'configparams force-mem-access 0' command is executed.
12:47:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/VIVADO/oneBoardTest/test/test.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:47:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:31 INFO  : 'con' command is executed.
12:47:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:47:31 INFO  : Disconnected from the channel tcfchan#11.
12:47:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:47:42 INFO  : 'jtag frequency' command is executed.
12:47:42 INFO  : Sourcing of 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:47:42 INFO  : Context for 'APU' is selected.
12:47:43 INFO  : System reset is completed.
12:47:46 INFO  : 'after 3000' command is executed.
12:47:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:47:48 INFO  : FPGA configured successfully with bitstream "D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:47:48 INFO  : Context for 'APU' is selected.
12:47:49 INFO  : Hardware design information is loaded from 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:47:49 INFO  : 'configparams force-mem-access 1' command is executed.
12:47:49 INFO  : Context for 'APU' is selected.
12:47:49 INFO  : 'ps7_init' command is executed.
12:47:49 INFO  : 'ps7_post_config' command is executed.
12:47:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:47:49 INFO  : The application 'D:/VIVADO/oneBoardTest/test/test.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:47:49 INFO  : 'configparams force-mem-access 0' command is executed.
12:47:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/VIVADO/oneBoardTest/test/test.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:51:16 INFO  : Disconnected from the channel tcfchan#13.
12:51:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:51:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:51:18 INFO  : 'jtag frequency' command is executed.
12:51:18 INFO  : Sourcing of 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:51:18 INFO  : Context for 'APU' is selected.
12:51:18 INFO  : System reset is completed.
12:51:21 INFO  : 'after 3000' command is executed.
12:51:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:51:23 INFO  : FPGA configured successfully with bitstream "D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
12:51:23 INFO  : Context for 'APU' is selected.
12:51:24 INFO  : Hardware design information is loaded from 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system.hdf'.
12:51:24 INFO  : 'configparams force-mem-access 1' command is executed.
12:51:24 INFO  : Context for 'APU' is selected.
12:51:24 INFO  : 'ps7_init' command is executed.
12:51:24 INFO  : 'ps7_post_config' command is executed.
12:51:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:24 INFO  : The application 'D:/VIVADO/oneBoardTest/test/test.sdk/hello/Debug/hello.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:51:24 INFO  : 'configparams force-mem-access 0' command is executed.
12:51:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/VIVADO/oneBoardTest/test/test.sdk/hello/Debug/hello.elf
configparams force-mem-access 0
----------------End of Script----------------

12:51:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:51:24 INFO  : 'con' command is executed.
12:51:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

12:51:24 INFO  : Disconnected from the channel tcfchan#14.
12:56:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1622544958376,  Project:1622537434761
12:56:28 INFO  : Project system_wrapper_hw_platform_0's source hardware specification located at D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:56:39 INFO  : Project system_wrapper_hw_platform_0's source hardware specification location will not be monitored anymore.
12:56:59 INFO  : Registering command handlers for SDK TCF services
12:56:59 INFO  : Launching XSCT server: xsct.bat -interactive D:\VIVADO\oneBoardTest\test\test.sdk\temp_xsdb_launch_script.tcl
12:57:00 INFO  : XSCT server has started successfully.
12:57:00 INFO  : Successfully done setting XSCT server connection channel  
12:57:00 INFO  : Successfully done setting SDK workspace  
12:57:00 INFO  : Processing command line option -hwspec D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper.hdf.
12:57:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:57:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:57:42 INFO  : 'jtag frequency' command is executed.
12:57:42 INFO  : Sourcing of 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
12:57:42 INFO  : Context for 'APU' is selected.
12:57:42 INFO  : System reset is completed.
12:57:45 INFO  : 'after 3000' command is executed.
12:57:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:57:48 INFO  : FPGA configured successfully with bitstream "D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
12:57:48 INFO  : Context for 'APU' is selected.
12:57:48 INFO  : Hardware design information is loaded from 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_1/system.hdf'.
12:57:48 INFO  : 'configparams force-mem-access 1' command is executed.
12:57:48 INFO  : Context for 'APU' is selected.
12:57:48 INFO  : 'ps7_init' command is executed.
12:57:49 INFO  : 'ps7_post_config' command is executed.
12:57:49 INFO  : 'configparams force-mem-access 0' command is executed.
12:57:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_1/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

12:57:49 INFO  : Disconnected from the channel tcfchan#1.
12:58:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:58:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:58:17 INFO  : 'jtag frequency' command is executed.
12:58:17 INFO  : Sourcing of 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_1/ps7_init.tcl' is done.
12:58:17 INFO  : Context for 'APU' is selected.
12:58:18 INFO  : System reset is completed.
12:58:21 INFO  : 'after 3000' command is executed.
12:58:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
12:58:24 INFO  : FPGA configured successfully with bitstream "D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_1/system_wrapper.bit"
12:58:24 INFO  : Context for 'APU' is selected.
12:58:24 INFO  : Hardware design information is loaded from 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_1/system.hdf'.
12:58:24 INFO  : 'configparams force-mem-access 1' command is executed.
12:58:24 INFO  : Context for 'APU' is selected.
12:58:24 INFO  : 'ps7_init' command is executed.
12:58:24 INFO  : 'ps7_post_config' command is executed.
12:58:24 INFO  : 'configparams force-mem-access 0' command is executed.
12:58:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_1/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

12:58:24 INFO  : Disconnected from the channel tcfchan#2.
13:08:57 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1622545277478,  Project:1622544958376
13:08:57 INFO  : Project system_wrapper_hw_platform_1's source hardware specification located at D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:09:34 INFO  : Project system_wrapper_hw_platform_1's source hardware specification location will not be monitored anymore.
13:09:54 INFO  : Launching XSCT server: xsct.bat -interactive D:\VIVADO\oneBoardTest\test\test.sdk\temp_xsdb_launch_script.tcl
13:09:55 INFO  : XSCT server has started successfully.
13:09:55 INFO  : Successfully done setting XSCT server connection channel  
13:09:57 INFO  : Successfully done setting SDK workspace  
13:09:58 INFO  : Registering command handlers for SDK TCF services
13:09:58 INFO  : Processing command line option -hwspec D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper.hdf.
13:10:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:10:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:10:46 INFO  : 'jtag frequency' command is executed.
13:10:46 INFO  : Sourcing of 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/ps7_init.tcl' is done.
13:10:46 INFO  : Context for 'APU' is selected.
13:10:46 INFO  : System reset is completed.
13:10:49 INFO  : 'after 3000' command is executed.
13:10:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:10:51 INFO  : FPGA configured successfully with bitstream "D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system_wrapper.bit"
13:10:51 INFO  : Context for 'APU' is selected.
13:10:51 INFO  : Hardware design information is loaded from 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system.hdf'.
13:10:51 INFO  : 'configparams force-mem-access 1' command is executed.
13:10:51 INFO  : Context for 'APU' is selected.
13:10:52 INFO  : 'ps7_init' command is executed.
13:10:52 INFO  : 'ps7_post_config' command is executed.
13:10:52 INFO  : 'configparams force-mem-access 0' command is executed.
13:10:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
configparams force-mem-access 0
----------------End of Script----------------

13:10:52 INFO  : Disconnected from the channel tcfchan#1.
13:32:36 INFO  : Refreshed build settings on project mem_test
13:32:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:33:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:33:19 INFO  : 'jtag frequency' command is executed.
13:33:19 INFO  : Sourcing of 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:33:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:33:22 INFO  : FPGA configured successfully with bitstream "D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:33:22 INFO  : Context for 'APU' is selected.
13:33:22 INFO  : Hardware design information is loaded from 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:33:22 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:22 INFO  : Context for 'APU' is selected.
13:33:22 INFO  : 'stop' command is executed.
13:33:22 INFO  : 'ps7_init' command is executed.
13:33:22 INFO  : 'ps7_post_config' command is executed.
13:33:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:33:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:22 INFO  : The application 'D:/VIVADO/oneBoardTest/test/test.sdk/mem_test/Debug/mem_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:33:22 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/VIVADO/oneBoardTest/test/test.sdk/mem_test/Debug/mem_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:33:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:33:22 INFO  : 'con' command is executed.
13:33:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:33:22 INFO  : Disconnected from the channel tcfchan#2.
13:34:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:34:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:34:52 INFO  : 'jtag frequency' command is executed.
13:34:52 INFO  : Sourcing of 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl' is done.
13:34:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:34:55 INFO  : FPGA configured successfully with bitstream "D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit"
13:34:55 INFO  : Context for 'APU' is selected.
13:34:55 INFO  : Hardware design information is loaded from 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system.hdf'.
13:34:55 INFO  : 'configparams force-mem-access 1' command is executed.
13:34:55 INFO  : Context for 'APU' is selected.
13:34:55 INFO  : 'stop' command is executed.
13:34:55 INFO  : 'ps7_init' command is executed.
13:34:55 INFO  : 'ps7_post_config' command is executed.
13:34:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:34:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:55 INFO  : The application 'D:/VIVADO/oneBoardTest/test/test.sdk/mem_test/Debug/mem_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:34:55 INFO  : 'configparams force-mem-access 0' command is executed.
13:34:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/VIVADO/oneBoardTest/test/test.sdk/mem_test/Debug/mem_test.elf
configparams force-mem-access 0
----------------End of Script----------------

13:34:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:34:55 INFO  : 'con' command is executed.
13:34:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:34:55 INFO  : Disconnected from the channel tcfchan#3.
13:35:20 INFO  : Refreshed build settings on project mem_test
13:38:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:38:19 INFO  : 'fpga -state' command is executed.
13:38:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:38:19 INFO  : 'jtag frequency' command is executed.
13:38:19 INFO  : Sourcing of 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/ps7_init.tcl' is done.
13:38:19 INFO  : Context for 'APU' is selected.
13:38:19 INFO  : Hardware design information is loaded from 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system.hdf'.
13:38:19 INFO  : 'configparams force-mem-access 1' command is executed.
13:38:19 INFO  : Context for 'APU' is selected.
13:38:19 INFO  : 'stop' command is executed.
13:38:19 INFO  : 'ps7_init' command is executed.
13:38:19 INFO  : 'ps7_post_config' command is executed.
13:38:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:38:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:20 INFO  : The application 'D:/VIVADO/oneBoardTest/test/test.sdk/HELLO/Debug/HELLO.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:38:20 INFO  : 'configparams force-mem-access 0' command is executed.
13:38:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/VIVADO/oneBoardTest/test/test.sdk/HELLO/Debug/HELLO.elf
configparams force-mem-access 0
----------------End of Script----------------

13:38:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:20 INFO  : 'con' command is executed.
13:38:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:38:20 INFO  : Disconnected from the channel tcfchan#4.
13:38:36 INFO  : Refreshed build settings on project HELLO
13:38:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:38:52 INFO  : 'fpga -state' command is executed.
13:38:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:38:52 INFO  : 'jtag frequency' command is executed.
13:38:52 INFO  : Sourcing of 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/ps7_init.tcl' is done.
13:38:52 INFO  : Context for 'APU' is selected.
13:38:52 INFO  : Hardware design information is loaded from 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system.hdf'.
13:38:52 INFO  : 'configparams force-mem-access 1' command is executed.
13:38:52 INFO  : Context for 'APU' is selected.
13:38:52 INFO  : 'stop' command is executed.
13:38:52 INFO  : 'ps7_init' command is executed.
13:38:52 INFO  : 'ps7_post_config' command is executed.
13:38:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:38:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:52 INFO  : The application 'D:/VIVADO/oneBoardTest/test/test.sdk/HELLO/Debug/HELLO.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:38:52 INFO  : 'configparams force-mem-access 0' command is executed.
13:38:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/VIVADO/oneBoardTest/test/test.sdk/HELLO/Debug/HELLO.elf
configparams force-mem-access 0
----------------End of Script----------------

13:38:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:38:52 INFO  : 'con' command is executed.
13:38:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:38:52 INFO  : Disconnected from the channel tcfchan#5.
13:46:03 INFO  : Launching XSCT server: xsct.bat -interactive D:\VIVADO\oneBoardTest\test\test.sdk\temp_xsdb_launch_script.tcl
13:46:05 INFO  : XSCT server has started successfully.
13:46:05 INFO  : Successfully done setting XSCT server connection channel  
13:46:05 INFO  : Successfully done setting SDK workspace  
13:46:08 INFO  : Registering command handlers for SDK TCF services
13:46:08 INFO  : Processing command line option -hwspec D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper.hdf.
13:46:09 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_2.
13:47:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:47:15 INFO  : 'fpga -state' command is executed.
13:47:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:47:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:47:15 INFO  : 'jtag frequency' command is executed.
13:47:15 INFO  : Sourcing of 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/ps7_init.tcl' is done.
13:47:15 INFO  : Context for 'APU' is selected.
13:47:15 INFO  : Hardware design information is loaded from 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system.hdf'.
13:47:15 INFO  : 'configparams force-mem-access 1' command is executed.
13:47:15 INFO  : Context for 'APU' is selected.
13:47:15 INFO  : 'stop' command is executed.
13:47:15 INFO  : 'ps7_init' command is executed.
13:47:15 INFO  : 'ps7_post_config' command is executed.
13:47:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:47:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:16 INFO  : The application 'D:/VIVADO/oneBoardTest/test/test.sdk/HELLO/Debug/HELLO.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:47:16 INFO  : 'configparams force-mem-access 0' command is executed.
13:47:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/VIVADO/oneBoardTest/test/test.sdk/HELLO/Debug/HELLO.elf
configparams force-mem-access 0
----------------End of Script----------------

13:47:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:47:16 INFO  : 'con' command is executed.
13:47:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:47:16 INFO  : Disconnected from the channel tcfchan#1.
13:48:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:48:00 INFO  : 'fpga -state' command is executed.
13:48:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:48:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:48:00 INFO  : 'jtag frequency' command is executed.
13:48:00 INFO  : Sourcing of 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/ps7_init.tcl' is done.
13:48:00 INFO  : Context for 'APU' is selected.
13:48:01 INFO  : Hardware design information is loaded from 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system.hdf'.
13:48:01 INFO  : 'configparams force-mem-access 1' command is executed.
13:48:01 INFO  : Context for 'APU' is selected.
13:48:01 INFO  : 'stop' command is executed.
13:48:01 INFO  : 'ps7_init' command is executed.
13:48:01 INFO  : 'ps7_post_config' command is executed.
13:48:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:01 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:48:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:01 INFO  : The application 'D:/VIVADO/oneBoardTest/test/test.sdk/HELLO/Debug/HELLO.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:48:01 INFO  : 'configparams force-mem-access 0' command is executed.
13:48:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/VIVADO/oneBoardTest/test/test.sdk/HELLO/Debug/HELLO.elf
configparams force-mem-access 0
----------------End of Script----------------

13:48:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:48:01 INFO  : 'con' command is executed.
13:48:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:48:01 INFO  : Disconnected from the channel tcfchan#2.
13:49:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:49:15 INFO  : 'fpga -state' command is executed.
13:49:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:49:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:49:16 INFO  : 'jtag frequency' command is executed.
13:49:16 INFO  : Sourcing of 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/ps7_init.tcl' is done.
13:49:16 INFO  : Context for 'APU' is selected.
13:49:16 INFO  : Hardware design information is loaded from 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system.hdf'.
13:49:16 INFO  : 'configparams force-mem-access 1' command is executed.
13:49:16 INFO  : Context for 'APU' is selected.
13:49:16 INFO  : 'stop' command is executed.
13:49:16 INFO  : 'ps7_init' command is executed.
13:49:16 INFO  : 'ps7_post_config' command is executed.
13:49:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:49:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:16 INFO  : The application 'D:/VIVADO/oneBoardTest/test/test.sdk/HELLO/Debug/HELLO.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:49:16 INFO  : 'configparams force-mem-access 0' command is executed.
13:49:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/VIVADO/oneBoardTest/test/test.sdk/HELLO/Debug/HELLO.elf
configparams force-mem-access 0
----------------End of Script----------------

13:49:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:49:16 INFO  : 'con' command is executed.
13:49:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:49:16 INFO  : Disconnected from the channel tcfchan#3.
13:55:23 INFO  : Refreshed build settings on project HELLO
13:56:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:56:12 INFO  : 'fpga -state' command is executed.
13:56:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:56:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:56:12 INFO  : 'jtag frequency' command is executed.
13:56:12 INFO  : Sourcing of 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/ps7_init.tcl' is done.
13:56:12 INFO  : Context for 'APU' is selected.
13:56:12 INFO  : Hardware design information is loaded from 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system.hdf'.
13:56:12 INFO  : 'configparams force-mem-access 1' command is executed.
13:56:12 INFO  : Context for 'APU' is selected.
13:56:12 INFO  : 'stop' command is executed.
13:56:12 INFO  : 'ps7_init' command is executed.
13:56:12 INFO  : 'ps7_post_config' command is executed.
13:56:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:56:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:13 INFO  : The application 'D:/VIVADO/oneBoardTest/test/test.sdk/HELLO/Debug/HELLO.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:56:13 INFO  : 'configparams force-mem-access 0' command is executed.
13:56:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/VIVADO/oneBoardTest/test/test.sdk/HELLO/Debug/HELLO.elf
configparams force-mem-access 0
----------------End of Script----------------

13:56:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:56:13 INFO  : 'con' command is executed.
13:56:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:56:13 INFO  : Disconnected from the channel tcfchan#4.
13:58:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
13:58:17 INFO  : 'fpga -state' command is executed.
13:58:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:58:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:58:18 INFO  : 'jtag frequency' command is executed.
13:58:18 INFO  : Sourcing of 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/ps7_init.tcl' is done.
13:58:18 INFO  : Context for 'APU' is selected.
13:58:18 INFO  : Hardware design information is loaded from 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system.hdf'.
13:58:18 INFO  : 'configparams force-mem-access 1' command is executed.
13:58:18 INFO  : Context for 'APU' is selected.
13:58:18 INFO  : 'stop' command is executed.
13:58:18 INFO  : 'ps7_init' command is executed.
13:58:18 INFO  : 'ps7_post_config' command is executed.
13:58:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
13:58:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:18 INFO  : The application 'D:/VIVADO/oneBoardTest/test/test.sdk/HELLO/Debug/HELLO.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:58:18 INFO  : 'configparams force-mem-access 0' command is executed.
13:58:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/VIVADO/oneBoardTest/test/test.sdk/HELLO/Debug/HELLO.elf
configparams force-mem-access 0
----------------End of Script----------------

13:58:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:58:18 INFO  : 'con' command is executed.
13:58:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

13:58:18 INFO  : Disconnected from the channel tcfchan#5.
15:21:31 INFO  : Launching XSCT server: xsct.bat -interactive D:\VIVADO\oneBoardTest\test\test.sdk\temp_xsdb_launch_script.tcl
15:21:33 INFO  : XSCT server has started successfully.
15:21:33 INFO  : Successfully done setting XSCT server connection channel  
15:21:33 INFO  : Successfully done setting SDK workspace  
15:21:36 INFO  : Registering command handlers for SDK TCF services
15:21:36 INFO  : Processing command line option -hwspec D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper.hdf.
15:21:37 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_2.
15:21:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:21:53 INFO  : 'fpga -state' command is executed.
15:21:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:21:53 INFO  : 'jtag frequency' command is executed.
15:21:53 INFO  : Sourcing of 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/ps7_init.tcl' is done.
15:21:53 INFO  : Context for 'APU' is selected.
15:21:53 INFO  : Hardware design information is loaded from 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system.hdf'.
15:21:53 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:53 INFO  : Context for 'APU' is selected.
15:21:53 INFO  : 'stop' command is executed.
15:21:53 INFO  : 'ps7_init' command is executed.
15:21:53 INFO  : 'ps7_post_config' command is executed.
15:21:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:21:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:53 INFO  : The application 'D:/VIVADO/oneBoardTest/test/test.sdk/HELLO/Debug/HELLO.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:53 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/VIVADO/oneBoardTest/test/test.sdk/HELLO/Debug/HELLO.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:53 INFO  : 'con' command is executed.
15:21:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:21:53 INFO  : Disconnected from the channel tcfchan#1.
15:25:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:25:54 INFO  : 'fpga -state' command is executed.
15:25:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:25:54 INFO  : 'jtag frequency' command is executed.
15:25:54 INFO  : Sourcing of 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/ps7_init.tcl' is done.
15:25:54 INFO  : Context for 'APU' is selected.
15:25:54 INFO  : Hardware design information is loaded from 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system.hdf'.
15:25:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:25:54 INFO  : Context for 'APU' is selected.
15:25:54 INFO  : 'stop' command is executed.
15:25:54 INFO  : 'ps7_init' command is executed.
15:25:54 INFO  : 'ps7_post_config' command is executed.
15:25:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:25:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:55 INFO  : The application 'D:/VIVADO/oneBoardTest/test/test.sdk/HELLO/Debug/HELLO.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:25:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:25:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/VIVADO/oneBoardTest/test/test.sdk/HELLO/Debug/HELLO.elf
configparams force-mem-access 0
----------------End of Script----------------

15:25:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:25:55 INFO  : 'con' command is executed.
15:25:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:25:55 INFO  : Disconnected from the channel tcfchan#2.
15:26:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:26:12 INFO  : 'fpga -state' command is executed.
15:26:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:26:12 INFO  : 'jtag frequency' command is executed.
15:26:12 INFO  : Sourcing of 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/ps7_init.tcl' is done.
15:26:12 INFO  : Context for 'APU' is selected.
15:26:12 INFO  : Hardware design information is loaded from 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system.hdf'.
15:26:12 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:12 INFO  : Context for 'APU' is selected.
15:26:12 INFO  : 'stop' command is executed.
15:26:12 INFO  : 'ps7_init' command is executed.
15:26:12 INFO  : 'ps7_post_config' command is executed.
15:26:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:26:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:12 INFO  : The application 'D:/VIVADO/oneBoardTest/test/test.sdk/HELLO/Debug/HELLO.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/VIVADO/oneBoardTest/test/test.sdk/HELLO/Debug/HELLO.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:12 INFO  : 'con' command is executed.
15:26:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:26:12 INFO  : Disconnected from the channel tcfchan#3.
15:32:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:32:55 INFO  : 'fpga -state' command is executed.
15:34:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:34:59 INFO  : FPGA configured successfully with bitstream "D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system_wrapper.bit"
15:35:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:35:25 INFO  : FPGA configured successfully with bitstream "D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system_wrapper.bit"
15:35:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:35:31 INFO  : 'fpga -state' command is executed.
15:35:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:35:31 INFO  : 'jtag frequency' command is executed.
15:35:31 INFO  : Sourcing of 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/ps7_init.tcl' is done.
15:35:31 INFO  : Context for 'APU' is selected.
15:35:31 INFO  : Hardware design information is loaded from 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system.hdf'.
15:35:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:31 INFO  : Context for 'APU' is selected.
15:35:31 INFO  : 'stop' command is executed.
15:35:31 INFO  : 'ps7_init' command is executed.
15:35:31 INFO  : 'ps7_post_config' command is executed.
15:35:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:35:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:31 INFO  : The application 'D:/VIVADO/oneBoardTest/test/test.sdk/HELLO/Debug/HELLO.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:35:31 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/VIVADO/oneBoardTest/test/test.sdk/HELLO/Debug/HELLO.elf
configparams force-mem-access 0
----------------End of Script----------------

15:35:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:31 INFO  : 'con' command is executed.
15:35:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:35:31 INFO  : Disconnected from the channel tcfchan#4.
15:35:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:35:58 INFO  : 'fpga -state' command is executed.
15:35:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:35:58 INFO  : 'jtag frequency' command is executed.
15:35:58 INFO  : Sourcing of 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/ps7_init.tcl' is done.
15:35:58 INFO  : Context for 'APU' is selected.
15:35:58 INFO  : Hardware design information is loaded from 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system.hdf'.
15:35:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:58 INFO  : Context for 'APU' is selected.
15:35:58 INFO  : 'stop' command is executed.
15:35:59 INFO  : 'ps7_init' command is executed.
15:35:59 INFO  : 'ps7_post_config' command is executed.
15:35:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:35:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:59 INFO  : The application 'D:/VIVADO/oneBoardTest/test/test.sdk/HELLO/Debug/HELLO.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:35:59 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/VIVADO/oneBoardTest/test/test.sdk/HELLO/Debug/HELLO.elf
configparams force-mem-access 0
----------------End of Script----------------

15:35:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:59 INFO  : 'con' command is executed.
15:35:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:35:59 INFO  : Disconnected from the channel tcfchan#5.
15:38:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:38:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:38:26 INFO  : 'jtag frequency' command is executed.
15:38:26 INFO  : Sourcing of 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/ps7_init.tcl' is done.
15:38:26 INFO  : Context for 'APU' is selected.
15:38:26 INFO  : System reset is completed.
15:38:29 INFO  : 'after 3000' command is executed.
15:38:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:38:32 INFO  : FPGA configured successfully with bitstream "D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system_wrapper.bit"
15:38:32 INFO  : Context for 'APU' is selected.
15:38:32 INFO  : Hardware design information is loaded from 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system.hdf'.
15:38:32 INFO  : 'configparams force-mem-access 1' command is executed.
15:38:32 INFO  : Context for 'APU' is selected.
15:38:32 INFO  : 'ps7_init' command is executed.
15:38:32 INFO  : 'ps7_post_config' command is executed.
15:38:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:32 INFO  : The application 'D:/VIVADO/oneBoardTest/test/test.sdk/HELLO/Debug/HELLO.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:38:32 INFO  : 'configparams force-mem-access 0' command is executed.
15:38:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/VIVADO/oneBoardTest/test/test.sdk/HELLO/Debug/HELLO.elf
configparams force-mem-access 0
----------------End of Script----------------

15:38:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:38:32 INFO  : 'con' command is executed.
15:38:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:38:32 INFO  : Disconnected from the channel tcfchan#6.
16:42:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:42:22 INFO  : 'jtag frequency' command is executed.
16:42:22 INFO  : Sourcing of 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/ps7_init.tcl' is done.
16:42:23 INFO  : Context for 'APU' is selected.
16:42:23 INFO  : System reset is completed.
16:42:26 INFO  : 'after 3000' command is executed.
16:42:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:42:29 INFO  : FPGA configured successfully with bitstream "D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system_wrapper.bit"
16:42:29 INFO  : Context for 'APU' is selected.
16:42:29 INFO  : Hardware design information is loaded from 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system.hdf'.
16:42:29 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:29 INFO  : Context for 'APU' is selected.
16:42:30 INFO  : 'ps7_init' command is executed.
16:42:30 INFO  : 'ps7_post_config' command is executed.
16:42:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:30 INFO  : The application 'D:/VIVADO/oneBoardTest/test/test.sdk/HELLO/Debug/HELLO.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:42:30 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/VIVADO/oneBoardTest/test/test.sdk/HELLO/Debug/HELLO.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:42:30 INFO  : 'con' command is executed.
16:42:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:42:30 INFO  : Disconnected from the channel tcfchan#7.
16:52:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:52:49 INFO  : 'jtag frequency' command is executed.
16:52:49 INFO  : Sourcing of 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/ps7_init.tcl' is done.
16:52:49 INFO  : Context for 'APU' is selected.
16:52:49 INFO  : System reset is completed.
16:52:52 INFO  : 'after 3000' command is executed.
16:52:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
16:52:56 INFO  : FPGA configured successfully with bitstream "D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system_wrapper.bit"
16:52:58 INFO  : Context for 'APU' is selected.
16:52:58 INFO  : Hardware design information is loaded from 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system.hdf'.
16:52:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:52:58 INFO  : Context for 'APU' is selected.
16:52:58 INFO  : 'ps7_init' command is executed.
16:52:58 INFO  : 'ps7_post_config' command is executed.
16:52:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:58 INFO  : The application 'D:/VIVADO/oneBoardTest/test/test.sdk/HELLO/Debug/HELLO.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:52:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:52:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/VIVADO/oneBoardTest/test/test.sdk/HELLO/Debug/HELLO.elf
configparams force-mem-access 0
----------------End of Script----------------

16:52:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:52:58 INFO  : 'con' command is executed.
16:52:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

16:52:58 INFO  : Disconnected from the channel tcfchan#8.
17:06:17 INFO  : Launching XSCT server: xsct.bat -interactive D:\VIVADO\oneBoardTest\test\test.sdk\temp_xsdb_launch_script.tcl
17:06:18 INFO  : XSCT server has started successfully.
17:06:18 INFO  : Successfully done setting XSCT server connection channel  
17:06:18 INFO  : Successfully done setting SDK workspace  
17:06:21 INFO  : Registering command handlers for SDK TCF services
17:06:21 INFO  : Processing command line option -hwspec D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper.hdf.
17:06:21 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_2.
17:06:49 INFO  : Refreshed build settings on project HELLO
17:07:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:07:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:07:08 INFO  : 'jtag frequency' command is executed.
17:07:08 INFO  : Sourcing of 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/ps7_init.tcl' is done.
17:07:09 INFO  : Context for 'APU' is selected.
17:07:09 INFO  : System reset is completed.
17:07:12 INFO  : 'after 3000' command is executed.
17:07:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:07:15 INFO  : FPGA configured successfully with bitstream "D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system_wrapper.bit"
17:07:16 INFO  : Context for 'APU' is selected.
17:07:16 INFO  : Hardware design information is loaded from 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system.hdf'.
17:07:16 INFO  : 'configparams force-mem-access 1' command is executed.
17:07:17 INFO  : Context for 'APU' is selected.
17:07:17 INFO  : 'ps7_init' command is executed.
17:07:17 INFO  : 'ps7_post_config' command is executed.
17:07:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:17 INFO  : The application 'D:/VIVADO/oneBoardTest/test/test.sdk/HELLO/Debug/HELLO.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:07:17 INFO  : 'configparams force-mem-access 0' command is executed.
17:07:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/VIVADO/oneBoardTest/test/test.sdk/HELLO/Debug/HELLO.elf
configparams force-mem-access 0
----------------End of Script----------------

17:07:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:07:17 INFO  : 'con' command is executed.
17:07:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:07:17 INFO  : Disconnected from the channel tcfchan#1.
17:11:14 INFO  : No changes in MSS file content so not generating sources.
17:28:13 INFO  : Registering command handlers for SDK TCF services
17:28:13 INFO  : Launching XSCT server: xsct.bat -interactive D:\VIVADO\oneBoardTest\test\test.sdk\temp_xsdb_launch_script.tcl
17:28:14 INFO  : XSCT server has started successfully.
17:28:14 INFO  : Successfully done setting XSCT server connection channel  
17:28:14 INFO  : Successfully done setting SDK workspace  
17:28:14 INFO  : Processing command line option -hwspec D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper.hdf.
17:28:14 INFO  : Checking for hwspec changes in the project system_wrapper_hw_platform_2.
17:28:16 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1622561154485,  Project:1622545277478
17:28:16 INFO  : The hardware specification for project 'system_wrapper_hw_platform_2' is different from D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper.hdf.
17:28:16 INFO  : Copied contents of D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper.hdf into \system_wrapper_hw_platform_2\system.hdf.
17:28:17 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:28:19 INFO  : 
17:28:20 INFO  : Updating hardware inferred compiler options for HELLO.
17:28:20 INFO  : Clearing existing target manager status.
17:28:43 INFO  : Refreshed build settings on project HELLO
17:29:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:29:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:30:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:30:18 INFO  : FPGA configured successfully with bitstream "D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system_wrapper.bit"
17:30:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:30:24 INFO  : 'jtag frequency' command is executed.
17:30:24 INFO  : Sourcing of 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/ps7_init.tcl' is done.
17:30:24 INFO  : Context for 'APU' is selected.
17:30:24 INFO  : System reset is completed.
17:30:27 INFO  : 'after 3000' command is executed.
17:30:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:30:30 INFO  : FPGA configured successfully with bitstream "D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system_wrapper.bit"
17:30:30 INFO  : Context for 'APU' is selected.
17:30:30 INFO  : Hardware design information is loaded from 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system.hdf'.
17:30:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:30 INFO  : Context for 'APU' is selected.
17:30:30 INFO  : 'ps7_init' command is executed.
17:30:30 INFO  : 'ps7_post_config' command is executed.
17:30:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:30 INFO  : The application 'D:/VIVADO/oneBoardTest/test/test.sdk/HELLO/Debug/HELLO.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:30 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/VIVADO/oneBoardTest/test/test.sdk/HELLO/Debug/HELLO.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:30 INFO  : 'con' command is executed.
17:30:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:30:30 INFO  : Disconnected from the channel tcfchan#1.
17:30:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:30:51 INFO  : 'jtag frequency' command is executed.
17:30:51 INFO  : Sourcing of 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/ps7_init.tcl' is done.
17:30:51 INFO  : Context for 'APU' is selected.
17:30:51 INFO  : System reset is completed.
17:30:54 INFO  : 'after 3000' command is executed.
17:30:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
17:30:56 INFO  : FPGA configured successfully with bitstream "D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system_wrapper.bit"
17:30:56 INFO  : Context for 'APU' is selected.
17:30:56 INFO  : Hardware design information is loaded from 'D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system.hdf'.
17:30:56 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:56 INFO  : Context for 'APU' is selected.
17:30:57 INFO  : 'ps7_init' command is executed.
17:30:57 INFO  : 'ps7_post_config' command is executed.
17:30:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:57 INFO  : The application 'D:/VIVADO/oneBoardTest/test/test.sdk/HELLO/Debug/HELLO.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:30:57 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw D:/VIVADO/oneBoardTest/test/test.sdk/system_wrapper_hw_platform_2/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow D:/VIVADO/oneBoardTest/test/test.sdk/HELLO/Debug/HELLO.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:30:57 INFO  : 'con' command is executed.
17:30:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

17:30:57 INFO  : Disconnected from the channel tcfchan#2.
