{
  "module_name": "be_hw.h",
  "hash_id": "dd6e83ff39384ec93d2e965113630dd7583a77a86aca20cf4375f02c3fa99c04",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/emulex/benet/be_hw.h",
  "human_readable_source": " \n \n\n \n \n#define MPU_MAILBOX_DB_OFFSET\t0x160\n#define MPU_MAILBOX_DB_RDY_MASK\t0x1 \t \n#define MPU_MAILBOX_DB_HI_MASK\t0x2\t \n\n#define MPU_EP_CONTROL \t\t0\n\n \n#define SLIPORT_SOFTRESET_OFFSET\t\t0x5c\t \n#define SLIPORT_SEMAPHORE_OFFSET_BEx\t\t0xac   \n#define SLIPORT_SEMAPHORE_OFFSET_SH\t\t0x94   \n#define POST_STAGE_MASK\t\t\t\t0x0000FFFF\n#define POST_ERR_MASK\t\t\t\t0x1\n#define POST_ERR_SHIFT\t\t\t\t31\n#define POST_ERR_RECOVERY_CODE_MASK\t\t0xFFF\n\n \n#define SLIPORT_SOFTRESET_SR_MASK\t\t0x00000080\t \n\n \n#define POST_STAGE_AWAITING_HOST_RDY \t0x1  \n#define POST_STAGE_HOST_RDY \t\t0x2  \n#define POST_STAGE_BE_RESET\t\t0x3  \n#define POST_STAGE_ARMFW_RDY\t\t0xc000\t \n#define POST_STAGE_RECOVERABLE_ERR\t0xE000\t \n \n#define POST_STAGE_FAT_LOG_START       0x0D00\n#define POST_STAGE_ARMFW_UE            0xF000   \n\n \n#define SLIPORT_STATUS_OFFSET\t\t0x404\n#define SLIPORT_CONTROL_OFFSET\t\t0x408\n#define SLIPORT_ERROR1_OFFSET\t\t0x40C\n#define SLIPORT_ERROR2_OFFSET\t\t0x410\n#define PHYSDEV_CONTROL_OFFSET\t\t0x414\n\n#define SLIPORT_STATUS_ERR_MASK\t\t0x80000000\n#define SLIPORT_STATUS_DIP_MASK\t\t0x02000000\n#define SLIPORT_STATUS_RN_MASK\t\t0x01000000\n#define SLIPORT_STATUS_RDY_MASK\t\t0x00800000\n#define SLI_PORT_CONTROL_IP_MASK\t0x08000000\n#define PHYSDEV_CONTROL_FW_RESET_MASK\t0x00000002\n#define PHYSDEV_CONTROL_DD_MASK\t\t0x00000004\n#define PHYSDEV_CONTROL_INP_MASK\t0x40000000\n\n#define SLIPORT_ERROR_NO_RESOURCE1\t0x2\n#define SLIPORT_ERROR_NO_RESOURCE2\t0x9\n\n#define SLIPORT_ERROR_FW_RESET1\t\t0x2\n#define SLIPORT_ERROR_FW_RESET2\t\t0x0\n\n \n#define PCICFG_MEMBAR_CTRL_INT_CTRL_OFFSET \t0xfc\n \n#define MEMBAR_CTRL_INT_CTRL_HOSTINTR_MASK\tBIT(29)  \n\n \n#define BE_FUNCTION_CAPS_RSS\t\t\t0x2\n#define BE_FUNCTION_CAPS_SUPER_NIC\t\t0x40\n\n \n#define PCICFG_PM_CONTROL_OFFSET\t\t0x44\n#define PCICFG_PM_CONTROL_MASK\t\t\t0x108\t \n\n \n#define PCICFG_ONLINE0\t\t\t\t0xB0\n#define PCICFG_ONLINE1\t\t\t\t0xB4\n\n \n#define PCICFG_UE_STATUS_LOW\t\t\t0xA0\n#define PCICFG_UE_STATUS_HIGH\t\t\t0xA4\n#define PCICFG_UE_STATUS_LOW_MASK\t\t0xA8\n#define PCICFG_UE_STATUS_HI_MASK\t\t0xAC\n\n \n#define SLI_INTF_REG_OFFSET\t\t\t0x58\n#define SLI_INTF_VALID_MASK\t\t\t0xE0000000\n#define SLI_INTF_VALID\t\t\t\t0xC0000000\n#define SLI_INTF_HINT2_MASK\t\t\t0x1F000000\n#define SLI_INTF_HINT2_SHIFT\t\t\t24\n#define SLI_INTF_HINT1_MASK\t\t\t0x00FF0000\n#define SLI_INTF_HINT1_SHIFT\t\t\t16\n#define SLI_INTF_FAMILY_MASK\t\t\t0x00000F00\n#define SLI_INTF_FAMILY_SHIFT\t\t\t8\n#define SLI_INTF_IF_TYPE_MASK\t\t\t0x0000F000\n#define SLI_INTF_IF_TYPE_SHIFT\t\t\t12\n#define SLI_INTF_REV_MASK\t\t\t0x000000F0\n#define SLI_INTF_REV_SHIFT\t\t\t4\n#define SLI_INTF_FT_MASK\t\t\t0x00000001\n\n#define SLI_INTF_TYPE_2\t\t2\n#define SLI_INTF_TYPE_3\t\t3\n\n \n#define CEV_ISR0_OFFSET \t\t\t0xC18\n#define CEV_ISR_SIZE\t\t\t\t4\n\n \n#define DB_EQ_OFFSET\t\t\tDB_CQ_OFFSET\n#define DB_EQ_RING_ID_MASK\t\t0x1FF\t \n#define DB_EQ_RING_ID_EXT_MASK\t\t0x3e00   \n#define DB_EQ_RING_ID_EXT_MASK_SHIFT\t(2)  \n\n \n#define DB_EQ_CLR_SHIFT\t\t\t(9)\t \n \n#define DB_EQ_EVNT_SHIFT\t\t(10)\t \n \n#define DB_EQ_NUM_POPPED_SHIFT\t\t(16)\t \n \n#define DB_EQ_REARM_SHIFT\t\t(29)\t \n \n#define DB_EQ_R2I_DLY_SHIFT\t\t(30)     \n\n \n#define\tR2I_DLY_ENC_0\t\t\t0\t \n#define\tR2I_DLY_ENC_1\t\t\t1\t \n#define\tR2I_DLY_ENC_2\t\t\t2\t \n#define\tR2I_DLY_ENC_3\t\t\t3\t \n\n \n#define DB_CQ_OFFSET \t\t\t0x120\n#define DB_CQ_RING_ID_MASK\t\t0x3FF\t \n#define DB_CQ_RING_ID_EXT_MASK\t\t0x7C00\t \n#define DB_CQ_RING_ID_EXT_MASK_SHIFT\t(1)\t \n\n \n#define DB_CQ_NUM_POPPED_SHIFT\t\t(16) \t \n \n#define DB_CQ_REARM_SHIFT\t\t(29) \t \n\n \n#define DB_TXULP1_OFFSET\t\t0x60\n#define DB_TXULP_RING_ID_MASK\t\t0x7FF\t \n \n#define DB_TXULP_NUM_POSTED_SHIFT\t(16)\t \n#define DB_TXULP_NUM_POSTED_MASK\t0x3FFF\t \n\n \n#define DB_RQ_OFFSET \t\t\t0x100\n#define DB_RQ_RING_ID_MASK\t\t0x3FF\t \n \n#define DB_RQ_NUM_POSTED_SHIFT\t\t(24)\t \n\n \n#define DB_MCCQ_OFFSET \t\t\t0x140\n#define DB_MCCQ_RING_ID_MASK\t\t0x7FF\t \n \n#define DB_MCCQ_NUM_POSTED_SHIFT\t(16)\t \n\n \n#define SRIOV_VF_PCICFG_OFFSET\t\t(4096)\n\n \n#define RETRIEVE_FAT\t0\n#define QUERY_FAT\t1\n\n \n#define BE_UNICAST_PACKET\t\t0\n#define BE_MULTICAST_PACKET\t\t1\n#define BE_BROADCAST_PACKET\t\t2\n#define BE_RSVD_PACKET\t\t\t3\n\n \n \n#define EQ_ENTRY_VALID_MASK \t\t0x1\t \n#define EQ_ENTRY_RES_ID_MASK \t\t0xFFFF\t \n#define EQ_ENTRY_RES_ID_SHIFT \t\t16\n\nstruct be_eq_entry {\n\tu32 evt;\n};\n\n \n#define ETH_WRB_FRAG_LEN_MASK\t\t0xFFFF\nstruct be_eth_wrb {\n\t__le32 frag_pa_hi;\t\t \n\t__le32 frag_pa_lo;\t\t \n\tu32 rsvd0;\t\t\t \n\t__le32 frag_len;\t\t \n} __packed;\n\n \nstruct amap_eth_hdr_wrb {\n\tu8 rsvd0[32];\t\t \n\tu8 rsvd1[32];\t\t \n\tu8 complete;\t\t \n\tu8 event;\n\tu8 crc;\n\tu8 forward;\n\tu8 lso6;\n\tu8 mgmt;\n\tu8 ipcs;\n\tu8 udpcs;\n\tu8 tcpcs;\n\tu8 lso;\n\tu8 vlan;\n\tu8 gso[2];\n\tu8 num_wrb[5];\n\tu8 lso_mss[14];\n\tu8 len[16];\t\t \n\tu8 vlan_tag[16];\n} __packed;\n\n#define TX_HDR_WRB_COMPL\t\t1\t\t \n#define TX_HDR_WRB_EVT\t\t\tBIT(1)\t\t \n#define TX_HDR_WRB_NUM_SHIFT\t\t13\t\t \n#define TX_HDR_WRB_NUM_MASK\t\t0x1F\t\t \n\nstruct be_eth_hdr_wrb {\n\t__le32 dw[4];\n};\n\n \n#define BE_TX_COMP_HDR_PARSE_ERR\t0x2\n#define BE_TX_COMP_NDMA_ERR\t\t0x3\n#define BE_TX_COMP_ACL_ERR\t\t0x5\n\n#define LANCER_TX_COMP_LSO_ERR\t\t\t0x1\n#define LANCER_TX_COMP_HSW_DROP_MAC_ERR\t\t0x3\n#define LANCER_TX_COMP_HSW_DROP_VLAN_ERR\t0x5\n#define LANCER_TX_COMP_QINQ_ERR\t\t\t0x7\n#define LANCER_TX_COMP_SGE_ERR\t\t\t0x9\n#define LANCER_TX_COMP_PARITY_ERR\t\t0xb\n#define LANCER_TX_COMP_DMA_ERR\t\t\t0xd\n\n \n\n \nstruct amap_eth_tx_compl {\n\tu8 wrb_index[16];\t \n\tu8 ct[2]; \t\t \n\tu8 port[2];\t\t \n\tu8 rsvd0[8];\t\t \n\tu8 status[4];\t\t \n\tu8 user_bytes[16];\t \n\tu8 nwh_bytes[8];\t \n\tu8 lso;\t\t\t \n\tu8 cast_enc[2];\t\t \n\tu8 rsvd1[5];\t\t \n\tu8 rsvd2[32];\t\t \n\tu8 pkts[16];\t\t \n\tu8 ringid[11];\t\t \n\tu8 hash_val[4];\t\t \n\tu8 valid;\t\t \n} __packed;\n\nstruct be_eth_tx_compl {\n\tu32 dw[4];\n};\n\n \nstruct be_eth_rx_d {\n\tu32 fragpa_hi;\n\tu32 fragpa_lo;\n};\n\n \n\n \nstruct amap_eth_rx_compl_v0 {\n\tu8 vlan_tag[16];\t \n\tu8 pktsize[14];\t\t \n\tu8 port;\t\t \n\tu8 ip_opt;\t\t \n\tu8 err;\t\t\t \n\tu8 rsshp;\t\t \n\tu8 ipf;\t\t\t \n\tu8 tcpf;\t\t \n\tu8 udpf;\t\t \n\tu8 ipcksm;\t\t \n\tu8 l4_cksm;\t\t \n\tu8 ip_version;\t\t \n\tu8 macdst[6];\t\t \n\tu8 vtp;\t\t\t \n\tu8 ip_frag;\t\t \n\tu8 fragndx[10];\t\t \n\tu8 ct[2];\t\t \n\tu8 sw;\t\t\t \n\tu8 numfrags[3];\t\t \n\tu8 rss_flush;\t\t \n\tu8 cast_enc[2];\t\t \n\tu8 qnq;\t\t\t \n\tu8 rss_bank;\t\t \n\tu8 rsvd1[23];\t\t \n\tu8 lro_pkt;\t\t \n\tu8 rsvd2[2];\t\t \n\tu8 valid;\t\t \n\tu8 rsshash[32];\t\t \n} __packed;\n\n \nstruct amap_eth_rx_compl_v1 {\n\tu8 vlan_tag[16];\t \n\tu8 pktsize[14];\t\t \n\tu8 vtp;\t\t\t \n\tu8 ip_opt;\t\t \n\tu8 err;\t\t\t \n\tu8 rsshp;\t\t \n\tu8 ipf;\t\t\t \n\tu8 tcpf;\t\t \n\tu8 udpf;\t\t \n\tu8 ipcksm;\t\t \n\tu8 l4_cksm;\t\t \n\tu8 ip_version;\t\t \n\tu8 macdst[7];\t\t \n\tu8 rsvd0;\t\t \n\tu8 fragndx[10];\t\t \n\tu8 ct[2];\t\t \n\tu8 sw;\t\t\t \n\tu8 numfrags[3];\t\t \n\tu8 rss_flush;\t\t \n\tu8 cast_enc[2];\t\t \n\tu8 qnq;\t\t\t \n\tu8 rss_bank;\t\t \n\tu8 port[2];\t\t \n\tu8 vntagp;\t\t \n\tu8 header_len[8];\t \n\tu8 header_split[2];\t \n\tu8 rsvd1[12];\t\t \n\tu8 tunneled;\n\tu8 valid;\t\t \n\tu8 rsshash[32];\t\t \n} __packed;\n\nstruct be_eth_rx_compl {\n\tu32 dw[4];\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}