Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Sep 10 18:23:01 2024
| Host         : SaverZY running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_design_timing_summary_routed.rpt -pb top_design_timing_summary_routed.pb -rpx top_design_timing_summary_routed.rpx -warn_on_violation
| Design       : top_design
| Device       : 7a75t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     58          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-18  Warning           Missing input or output delay   24          
TIMING-20  Warning           Non-clocked latch               5           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (96)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (113)
5. checking no_input_delay (8)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (96)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: U1/clk_500khz_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[3]/Q (HIGH)

 There are 39 register/latch pins with no clock driven by root clock pin: U1/key_flag_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U2/end_station_value_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U2/start_station_value_reg[0]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (113)
--------------------------------------------------
 There are 113 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     17.070        0.000                      0                   78        0.195        0.000                      0                   78        9.500        0.000                       0                    56  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            17.070        0.000                      0                   78        0.195        0.000                      0                   78        9.500        0.000                       0                    56  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       17.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.070ns  (required time - arrival time)
  Source:                 U3/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.643ns (26.305%)  route 1.801ns (73.695%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 24.436 - 20.000 ) 
    Source Clock Delay      (SCD):    4.705ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.439     4.705    U3/sys_clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  U3/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.433     5.138 f  U3/counter_reg[8]/Q
                         net (fo=3, routed)           0.666     5.804    U3/counter_reg_n_0_[8]
    SLICE_X7Y73          LUT4 (Prop_lut4_I3_O)        0.105     5.909 f  U3/counter[16]_i_3/O
                         net (fo=2, routed)           0.555     6.464    U3/counter[16]_i_3_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I3_O)        0.105     6.569 r  U3/counter[16]_i_1/O
                         net (fo=16, routed)          0.580     7.149    U3/counter[16]_i_1_n_0
    SLICE_X6Y74          FDRE                                         r  U3/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.330    24.436    U3/sys_clk_IBUF_BUFG
    SLICE_X6Y74          FDRE                                         r  U3/counter_reg[13]/C
                         clock pessimism              0.241    24.678    
                         clock uncertainty           -0.035    24.642    
    SLICE_X6Y74          FDRE (Setup_fdre_C_R)       -0.423    24.219    U3/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         24.219    
                         arrival time                          -7.149    
  -------------------------------------------------------------------
                         slack                                 17.070    

Slack (MET) :             17.070ns  (required time - arrival time)
  Source:                 U3/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.643ns (26.305%)  route 1.801ns (73.695%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 24.436 - 20.000 ) 
    Source Clock Delay      (SCD):    4.705ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.439     4.705    U3/sys_clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  U3/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.433     5.138 f  U3/counter_reg[8]/Q
                         net (fo=3, routed)           0.666     5.804    U3/counter_reg_n_0_[8]
    SLICE_X7Y73          LUT4 (Prop_lut4_I3_O)        0.105     5.909 f  U3/counter[16]_i_3/O
                         net (fo=2, routed)           0.555     6.464    U3/counter[16]_i_3_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I3_O)        0.105     6.569 r  U3/counter[16]_i_1/O
                         net (fo=16, routed)          0.580     7.149    U3/counter[16]_i_1_n_0
    SLICE_X6Y74          FDRE                                         r  U3/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.330    24.436    U3/sys_clk_IBUF_BUFG
    SLICE_X6Y74          FDRE                                         r  U3/counter_reg[14]/C
                         clock pessimism              0.241    24.678    
                         clock uncertainty           -0.035    24.642    
    SLICE_X6Y74          FDRE (Setup_fdre_C_R)       -0.423    24.219    U3/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         24.219    
                         arrival time                          -7.149    
  -------------------------------------------------------------------
                         slack                                 17.070    

Slack (MET) :             17.070ns  (required time - arrival time)
  Source:                 U3/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.643ns (26.305%)  route 1.801ns (73.695%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 24.436 - 20.000 ) 
    Source Clock Delay      (SCD):    4.705ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.439     4.705    U3/sys_clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  U3/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.433     5.138 f  U3/counter_reg[8]/Q
                         net (fo=3, routed)           0.666     5.804    U3/counter_reg_n_0_[8]
    SLICE_X7Y73          LUT4 (Prop_lut4_I3_O)        0.105     5.909 f  U3/counter[16]_i_3/O
                         net (fo=2, routed)           0.555     6.464    U3/counter[16]_i_3_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I3_O)        0.105     6.569 r  U3/counter[16]_i_1/O
                         net (fo=16, routed)          0.580     7.149    U3/counter[16]_i_1_n_0
    SLICE_X6Y74          FDRE                                         r  U3/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.330    24.436    U3/sys_clk_IBUF_BUFG
    SLICE_X6Y74          FDRE                                         r  U3/counter_reg[15]/C
                         clock pessimism              0.241    24.678    
                         clock uncertainty           -0.035    24.642    
    SLICE_X6Y74          FDRE (Setup_fdre_C_R)       -0.423    24.219    U3/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         24.219    
                         arrival time                          -7.149    
  -------------------------------------------------------------------
                         slack                                 17.070    

Slack (MET) :             17.070ns  (required time - arrival time)
  Source:                 U3/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.643ns (26.305%)  route 1.801ns (73.695%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 24.436 - 20.000 ) 
    Source Clock Delay      (SCD):    4.705ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.439     4.705    U3/sys_clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  U3/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.433     5.138 f  U3/counter_reg[8]/Q
                         net (fo=3, routed)           0.666     5.804    U3/counter_reg_n_0_[8]
    SLICE_X7Y73          LUT4 (Prop_lut4_I3_O)        0.105     5.909 f  U3/counter[16]_i_3/O
                         net (fo=2, routed)           0.555     6.464    U3/counter[16]_i_3_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I3_O)        0.105     6.569 r  U3/counter[16]_i_1/O
                         net (fo=16, routed)          0.580     7.149    U3/counter[16]_i_1_n_0
    SLICE_X6Y74          FDRE                                         r  U3/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.330    24.436    U3/sys_clk_IBUF_BUFG
    SLICE_X6Y74          FDRE                                         r  U3/counter_reg[16]/C
                         clock pessimism              0.241    24.678    
                         clock uncertainty           -0.035    24.642    
    SLICE_X6Y74          FDRE (Setup_fdre_C_R)       -0.423    24.219    U3/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         24.219    
                         arrival time                          -7.149    
  -------------------------------------------------------------------
                         slack                                 17.070    

Slack (MET) :             17.091ns  (required time - arrival time)
  Source:                 U3/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/seg_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.879ns  (logic 0.695ns (24.137%)  route 2.184ns (75.863%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 24.437 - 20.000 ) 
    Source Clock Delay      (SCD):    4.705ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.439     4.705    U3/sys_clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  U3/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.348     5.053 r  U3/num_reg[1]/Q
                         net (fo=26, routed)          1.466     6.519    U3/Q[1]
    SLICE_X8Y74          LUT6 (Prop_lut6_I4_O)        0.242     6.761 r  U3/seg_value[4]_i_3/O
                         net (fo=1, routed)           0.718     7.479    U3/seg_value[4]_i_3_n_0
    SLICE_X5Y73          LUT6 (Prop_lut6_I3_O)        0.105     7.584 r  U3/seg_value[4]_i_1/O
                         net (fo=1, routed)           0.000     7.584    U3/seg_value[4]_i_1_n_0
    SLICE_X5Y73          FDRE                                         r  U3/seg_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.331    24.437    U3/sys_clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  U3/seg_value_reg[4]/C
                         clock pessimism              0.241    24.679    
                         clock uncertainty           -0.035    24.643    
    SLICE_X5Y73          FDRE (Setup_fdre_C_D)        0.032    24.675    U3/seg_value_reg[4]
  -------------------------------------------------------------------
                         required time                         24.675    
                         arrival time                          -7.584    
  -------------------------------------------------------------------
                         slack                                 17.091    

Slack (MET) :             17.155ns  (required time - arrival time)
  Source:                 U3/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.643ns (27.234%)  route 1.718ns (72.766%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 24.437 - 20.000 ) 
    Source Clock Delay      (SCD):    4.705ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.439     4.705    U3/sys_clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  U3/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.433     5.138 f  U3/counter_reg[8]/Q
                         net (fo=3, routed)           0.666     5.804    U3/counter_reg_n_0_[8]
    SLICE_X7Y73          LUT4 (Prop_lut4_I3_O)        0.105     5.909 f  U3/counter[16]_i_3/O
                         net (fo=2, routed)           0.555     6.464    U3/counter[16]_i_3_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I3_O)        0.105     6.569 r  U3/counter[16]_i_1/O
                         net (fo=16, routed)          0.496     7.066    U3/counter[16]_i_1_n_0
    SLICE_X6Y73          FDRE                                         r  U3/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.331    24.437    U3/sys_clk_IBUF_BUFG
    SLICE_X6Y73          FDRE                                         r  U3/counter_reg[10]/C
                         clock pessimism              0.241    24.679    
                         clock uncertainty           -0.035    24.643    
    SLICE_X6Y73          FDRE (Setup_fdre_C_R)       -0.423    24.220    U3/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         24.220    
                         arrival time                          -7.066    
  -------------------------------------------------------------------
                         slack                                 17.155    

Slack (MET) :             17.155ns  (required time - arrival time)
  Source:                 U3/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.643ns (27.234%)  route 1.718ns (72.766%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 24.437 - 20.000 ) 
    Source Clock Delay      (SCD):    4.705ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.439     4.705    U3/sys_clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  U3/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.433     5.138 f  U3/counter_reg[8]/Q
                         net (fo=3, routed)           0.666     5.804    U3/counter_reg_n_0_[8]
    SLICE_X7Y73          LUT4 (Prop_lut4_I3_O)        0.105     5.909 f  U3/counter[16]_i_3/O
                         net (fo=2, routed)           0.555     6.464    U3/counter[16]_i_3_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I3_O)        0.105     6.569 r  U3/counter[16]_i_1/O
                         net (fo=16, routed)          0.496     7.066    U3/counter[16]_i_1_n_0
    SLICE_X6Y73          FDRE                                         r  U3/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.331    24.437    U3/sys_clk_IBUF_BUFG
    SLICE_X6Y73          FDRE                                         r  U3/counter_reg[11]/C
                         clock pessimism              0.241    24.679    
                         clock uncertainty           -0.035    24.643    
    SLICE_X6Y73          FDRE (Setup_fdre_C_R)       -0.423    24.220    U3/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         24.220    
                         arrival time                          -7.066    
  -------------------------------------------------------------------
                         slack                                 17.155    

Slack (MET) :             17.155ns  (required time - arrival time)
  Source:                 U3/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.643ns (27.234%)  route 1.718ns (72.766%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 24.437 - 20.000 ) 
    Source Clock Delay      (SCD):    4.705ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.439     4.705    U3/sys_clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  U3/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.433     5.138 f  U3/counter_reg[8]/Q
                         net (fo=3, routed)           0.666     5.804    U3/counter_reg_n_0_[8]
    SLICE_X7Y73          LUT4 (Prop_lut4_I3_O)        0.105     5.909 f  U3/counter[16]_i_3/O
                         net (fo=2, routed)           0.555     6.464    U3/counter[16]_i_3_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I3_O)        0.105     6.569 r  U3/counter[16]_i_1/O
                         net (fo=16, routed)          0.496     7.066    U3/counter[16]_i_1_n_0
    SLICE_X6Y73          FDRE                                         r  U3/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.331    24.437    U3/sys_clk_IBUF_BUFG
    SLICE_X6Y73          FDRE                                         r  U3/counter_reg[12]/C
                         clock pessimism              0.241    24.679    
                         clock uncertainty           -0.035    24.643    
    SLICE_X6Y73          FDRE (Setup_fdre_C_R)       -0.423    24.220    U3/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         24.220    
                         arrival time                          -7.066    
  -------------------------------------------------------------------
                         slack                                 17.155    

Slack (MET) :             17.155ns  (required time - arrival time)
  Source:                 U3/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.361ns  (logic 0.643ns (27.234%)  route 1.718ns (72.766%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 24.437 - 20.000 ) 
    Source Clock Delay      (SCD):    4.705ns
    Clock Pessimism Removal (CPR):    0.241ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.439     4.705    U3/sys_clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  U3/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.433     5.138 f  U3/counter_reg[8]/Q
                         net (fo=3, routed)           0.666     5.804    U3/counter_reg_n_0_[8]
    SLICE_X7Y73          LUT4 (Prop_lut4_I3_O)        0.105     5.909 f  U3/counter[16]_i_3/O
                         net (fo=2, routed)           0.555     6.464    U3/counter[16]_i_3_n_0
    SLICE_X7Y73          LUT6 (Prop_lut6_I3_O)        0.105     6.569 r  U3/counter[16]_i_1/O
                         net (fo=16, routed)          0.496     7.066    U3/counter[16]_i_1_n_0
    SLICE_X6Y73          FDRE                                         r  U3/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.331    24.437    U3/sys_clk_IBUF_BUFG
    SLICE_X6Y73          FDRE                                         r  U3/counter_reg[9]/C
                         clock pessimism              0.241    24.679    
                         clock uncertainty           -0.035    24.643    
    SLICE_X6Y73          FDRE (Setup_fdre_C_R)       -0.423    24.220    U3/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         24.220    
                         arrival time                          -7.066    
  -------------------------------------------------------------------
                         slack                                 17.155    

Slack (MET) :             17.202ns  (required time - arrival time)
  Source:                 U3/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/seg_value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.752ns  (logic 0.864ns (31.397%)  route 1.888ns (68.603%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.436ns = ( 24.436 - 20.000 ) 
    Source Clock Delay      (SCD):    4.705ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.439     4.705    U3/sys_clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  U3/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.348     5.053 f  U3/num_reg[1]/Q
                         net (fo=26, routed)          1.235     6.288    U3/Q[1]
    SLICE_X6Y75          LUT3 (Prop_lut3_I2_O)        0.252     6.540 f  U3/seg_value[6]_i_4/O
                         net (fo=1, routed)           0.652     7.192    U3/seg_value[6]_i_4_n_0
    SLICE_X5Y75          LUT6 (Prop_lut6_I5_O)        0.264     7.456 r  U3/seg_value[6]_i_1/O
                         net (fo=1, routed)           0.000     7.456    U3/seg_value[6]_i_1_n_0
    SLICE_X5Y75          FDRE                                         r  U3/seg_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.330    24.436    U3/sys_clk_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  U3/seg_value_reg[6]/C
                         clock pessimism              0.225    24.662    
                         clock uncertainty           -0.035    24.626    
    SLICE_X5Y75          FDRE (Setup_fdre_C_D)        0.032    24.658    U3/seg_value_reg[6]
  -------------------------------------------------------------------
                         required time                         24.658    
                         arrival time                          -7.456    
  -------------------------------------------------------------------
                         slack                                 17.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 U1/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.209ns (69.581%)  route 0.091ns (30.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.541    U1/sys_clk_IBUF_BUFG
    SLICE_X10Y77         FDRE                                         r  U1/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDRE (Prop_fdre_C_Q)         0.164     1.705 r  U1/count_reg[2]/Q
                         net (fo=6, routed)           0.091     1.796    U1/count_reg[2]
    SLICE_X11Y77         LUT6 (Prop_lut6_I2_O)        0.045     1.841 r  U1/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.841    U1/count[5]_i_1_n_0
    SLICE_X11Y77         FDRE                                         r  U1/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.831     2.055    U1/sys_clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  U1/count_reg[5]/C
                         clock pessimism             -0.501     1.554    
    SLICE_X11Y77         FDRE (Hold_fdre_C_D)         0.092     1.646    U1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 U1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.209ns (60.949%)  route 0.134ns (39.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.541    U1/sys_clk_IBUF_BUFG
    SLICE_X10Y77         FDRE                                         r  U1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDRE (Prop_fdre_C_Q)         0.164     1.705 r  U1/count_reg[0]/Q
                         net (fo=6, routed)           0.134     1.839    U1/count_reg_n_0_[0]
    SLICE_X11Y77         LUT6 (Prop_lut6_I4_O)        0.045     1.884 r  U1/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.884    U1/count[4]_i_1_n_0
    SLICE_X11Y77         FDRE                                         r  U1/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.831     2.055    U1/sys_clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  U1/count_reg[4]/C
                         clock pessimism             -0.501     1.554    
    SLICE_X11Y77         FDRE (Hold_fdre_C_D)         0.092     1.646    U1/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 U6/refer_money_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/seg_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.846%)  route 0.159ns (46.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.588     1.566    U6/sys_clk_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  U6/refer_money_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y74          FDRE (Prop_fdre_C_Q)         0.141     1.707 r  U6/refer_money_reg[5]/Q
                         net (fo=4, routed)           0.159     1.866    U3/seg_value_reg[0]_0
    SLICE_X5Y73          LUT6 (Prop_lut6_I1_O)        0.045     1.911 r  U3/seg_value[4]_i_1/O
                         net (fo=1, routed)           0.000     1.911    U3/seg_value[4]_i_1_n_0
    SLICE_X5Y73          FDRE                                         r  U3/seg_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.857     2.081    U3/sys_clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  U3/seg_value_reg[4]/C
                         clock pessimism             -0.501     1.580    
    SLICE_X5Y73          FDRE (Hold_fdre_C_D)         0.092     1.672    U3/seg_value_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 U3/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.607%)  route 0.179ns (49.393%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.591     1.569    U3/sys_clk_IBUF_BUFG
    SLICE_X7Y72          FDRE                                         r  U3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y72          FDRE (Prop_fdre_C_Q)         0.141     1.710 f  U3/counter_reg[0]/Q
                         net (fo=4, routed)           0.179     1.888    U3/counter_reg_n_0_[0]
    SLICE_X7Y72          LUT1 (Prop_lut1_I0_O)        0.042     1.930 r  U3/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.930    U3/counter[0]
    SLICE_X7Y72          FDRE                                         r  U3/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.859     2.083    U3/sys_clk_IBUF_BUFG
    SLICE_X7Y72          FDRE                                         r  U3/counter_reg[0]/C
                         clock pessimism             -0.514     1.569    
    SLICE_X7Y72          FDRE (Hold_fdre_C_D)         0.105     1.674    U3/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U1/clk_500khz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/clk_500khz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.674%)  route 0.167ns (47.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.541    U1/sys_clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  U1/clk_500khz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y77         FDRE (Prop_fdre_C_Q)         0.141     1.682 r  U1/clk_500khz_reg/Q
                         net (fo=24, routed)          0.167     1.849    U1/clk_500khz
    SLICE_X11Y77         LUT6 (Prop_lut6_I5_O)        0.045     1.894 r  U1/clk_500khz_i_1/O
                         net (fo=1, routed)           0.000     1.894    U1/clk_500khz_i_1_n_0
    SLICE_X11Y77         FDRE                                         r  U1/clk_500khz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.831     2.055    U1/sys_clk_IBUF_BUFG
    SLICE_X11Y77         FDRE                                         r  U1/clk_500khz_reg/C
                         clock pessimism             -0.514     1.541    
    SLICE_X11Y77         FDRE (Hold_fdre_C_D)         0.091     1.632    U1/clk_500khz_reg
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 U3/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.274ns (68.900%)  route 0.124ns (31.100%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.591     1.569    U3/sys_clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  U3/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y72          FDRE (Prop_fdre_C_Q)         0.164     1.733 r  U3/counter_reg[7]/Q
                         net (fo=3, routed)           0.124     1.857    U3/counter_reg_n_0_[7]
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.967 r  U3/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.967    U3/data0[7]
    SLICE_X6Y72          FDRE                                         r  U3/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.859     2.083    U3/sys_clk_IBUF_BUFG
    SLICE_X6Y72          FDRE                                         r  U3/counter_reg[7]/C
                         clock pessimism             -0.514     1.569    
    SLICE_X6Y72          FDRE (Hold_fdre_C_D)         0.134     1.703    U3/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 U3/num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.183ns (49.036%)  route 0.190ns (50.964%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.591     1.569    U3/sys_clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  U3/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.141     1.710 r  U3/num_reg[0]/Q
                         net (fo=25, routed)          0.190     1.900    U3/Q[0]
    SLICE_X5Y72          LUT2 (Prop_lut2_I1_O)        0.042     1.942 r  U3/num[1]_i_1/O
                         net (fo=1, routed)           0.000     1.942    U3/p_0_in[1]
    SLICE_X5Y72          FDRE                                         r  U3/num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.859     2.083    U3/sys_clk_IBUF_BUFG
    SLICE_X5Y72          FDRE                                         r  U3/num_reg[1]/C
                         clock pessimism             -0.514     1.569    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.107     1.676    U3/num_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 U1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.207ns (51.502%)  route 0.195ns (48.498%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.541    U1/sys_clk_IBUF_BUFG
    SLICE_X10Y77         FDRE                                         r  U1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDRE (Prop_fdre_C_Q)         0.164     1.705 r  U1/count_reg[0]/Q
                         net (fo=6, routed)           0.195     1.900    U1/count_reg_n_0_[0]
    SLICE_X10Y77         LUT2 (Prop_lut2_I1_O)        0.043     1.943 r  U1/count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.943    U1/count[1]_i_1_n_0
    SLICE_X10Y77         FDRE                                         r  U1/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.831     2.055    U1/sys_clk_IBUF_BUFG
    SLICE_X10Y77         FDRE                                         r  U1/count_reg[1]/C
                         clock pessimism             -0.514     1.541    
    SLICE_X10Y77         FDRE (Hold_fdre_C_D)         0.131     1.672    U1/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 U1/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.207ns (51.502%)  route 0.195ns (48.498%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.563     1.541    U1/sys_clk_IBUF_BUFG
    SLICE_X10Y77         FDRE                                         r  U1/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y77         FDRE (Prop_fdre_C_Q)         0.164     1.705 r  U1/count_reg[0]/Q
                         net (fo=6, routed)           0.195     1.900    U1/count_reg_n_0_[0]
    SLICE_X10Y77         LUT4 (Prop_lut4_I3_O)        0.043     1.943 r  U1/count[3]_i_2/O
                         net (fo=1, routed)           0.000     1.943    U1/count[3]_i_2_n_0
    SLICE_X10Y77         FDRE                                         r  U1/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.831     2.055    U1/sys_clk_IBUF_BUFG
    SLICE_X10Y77         FDRE                                         r  U1/count_reg[3]/C
                         clock pessimism             -0.514     1.541    
    SLICE_X10Y77         FDRE (Hold_fdre_C_D)         0.131     1.672    U1/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U3/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.274ns (67.226%)  route 0.134ns (32.774%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.566ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.588     1.566    U3/sys_clk_IBUF_BUFG
    SLICE_X6Y74          FDRE                                         r  U3/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y74          FDRE (Prop_fdre_C_Q)         0.164     1.730 r  U3/counter_reg[15]/Q
                         net (fo=3, routed)           0.134     1.863    U3/counter_reg_n_0_[15]
    SLICE_X6Y74          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.973 r  U3/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.973    U3/data0[15]
    SLICE_X6Y74          FDRE                                         r  U3/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.856     2.080    U3/sys_clk_IBUF_BUFG
    SLICE_X6Y74          FDRE                                         r  U3/counter_reg[15]/C
                         clock pessimism             -0.514     1.566    
    SLICE_X6Y74          FDRE (Hold_fdre_C_D)         0.134     1.700    U3/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.700    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X11Y77   U1/clk_500khz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X10Y77   U1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X10Y77   U1/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X10Y77   U1/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X10Y77   U1/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X11Y77   U1/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X11Y77   U1/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y72    U3/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y73    U3/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X11Y77   U1/clk_500khz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X11Y77   U1/clk_500khz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X10Y77   U1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X10Y77   U1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X10Y77   U1/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X10Y77   U1/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X10Y77   U1/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X10Y77   U1/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X10Y77   U1/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X10Y77   U1/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X11Y77   U1/clk_500khz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X11Y77   U1/clk_500khz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X10Y77   U1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X10Y77   U1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X10Y77   U1/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X10Y77   U1/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X10Y77   U1/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X10Y77   U1/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X10Y77   U1/count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X10Y77   U1/count_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           117 Endpoints
Min Delay           117 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/col_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.564ns  (logic 3.870ns (51.171%)  route 3.693ns (48.829%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE                         0.000     0.000 r  U1/col_reg[3]_lopt_replica/C
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  U1/col_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.693     4.091    lopt_3
    W2                   OBUF (Prop_obuf_I_O)         3.472     7.564 r  col_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.564    col[3]
    W2                                                                r  col[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.487ns  (logic 3.762ns (50.249%)  route 3.725ns (49.751%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE                         0.000     0.000 r  U1/col_reg[0]_lopt_replica/C
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  U1/col_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.725     4.158    lopt
    V2                   OBUF (Prop_obuf_I_O)         3.329     7.487 r  col_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.487    col[0]
    V2                                                                r  col[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.451ns  (logic 3.760ns (50.463%)  route 3.691ns (49.537%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE                         0.000     0.000 r  U1/col_reg[2]_lopt_replica/C
    SLICE_X10Y73         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  U1/col_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.691     4.124    lopt_2
    R2                   OBUF (Prop_obuf_I_O)         3.327     7.451 r  col_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.451    col[2]
    R2                                                                r  col[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.447ns  (logic 3.761ns (50.495%)  route 3.687ns (49.505%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y73         FDRE                         0.000     0.000 r  U1/col_reg[1]_lopt_replica/C
    SLICE_X10Y73         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  U1/col_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.687     4.120    lopt_1
    R3                   OBUF (Prop_obuf_I_O)         3.328     7.447 r  col_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.447    col[1]
    R3                                                                r  col[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            U1/col_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.669ns  (logic 1.669ns (25.026%)  route 5.000ns (74.974%))
  Logic Levels:           3  (IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    T1                   IBUF (Prop_ibuf_I_O)         1.459     1.459 f  row_IBUF[1]_inst/O
                         net (fo=7, routed)           3.821     5.280    U1/row_IBUF[1]
    SLICE_X10Y74         LUT4 (Prop_lut4_I0_O)        0.105     5.385 r  U1/FSM_onehot_state[5]_i_3/O
                         net (fo=7, routed)           0.516     5.901    U1/FSM_onehot_state[5]_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.105     6.006 r  U1/col[3]_i_2/O
                         net (fo=2, routed)           0.663     6.669    U1/col[3]_i_2_n_0
    SLICE_X10Y72         FDRE                                         r  U1/col_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            U1/col_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.556ns  (logic 1.689ns (25.765%)  route 4.867ns (74.235%))
  Logic Levels:           3  (IBUF=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 f  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    T1                   IBUF (Prop_ibuf_I_O)         1.459     1.459 f  row_IBUF[1]_inst/O
                         net (fo=7, routed)           3.821     5.280    U1/row_IBUF[1]
    SLICE_X10Y74         LUT4 (Prop_lut4_I0_O)        0.105     5.385 r  U1/FSM_onehot_state[5]_i_3/O
                         net (fo=7, routed)           0.520     5.905    U1/FSM_onehot_state[5]_i_3_n_0
    SLICE_X10Y72         LUT4 (Prop_lut4_I2_O)        0.125     6.030 r  U1/col[1]_i_1/O
                         net (fo=2, routed)           0.526     6.556    U1/col[1]_i_1_n_0
    SLICE_X10Y72         FDRE                                         r  U1/col_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            U1/col_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.555ns  (logic 1.669ns (25.462%)  route 4.886ns (74.538%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    T1                   IBUF (Prop_ibuf_I_O)         1.459     1.459 r  row_IBUF[1]_inst/O
                         net (fo=7, routed)           3.821     5.280    U1/row_IBUF[1]
    SLICE_X10Y74         LUT4 (Prop_lut4_I0_O)        0.105     5.385 f  U1/FSM_onehot_state[5]_i_3/O
                         net (fo=7, routed)           0.639     6.024    U1/FSM_onehot_state[5]_i_3_n_0
    SLICE_X10Y73         LUT5 (Prop_lut5_I1_O)        0.105     6.129 r  U1/col[3]_i_1/O
                         net (fo=8, routed)           0.426     6.555    U1/col[3]_i_1_n_0
    SLICE_X10Y72         FDRE                                         r  U1/col_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            U1/col_reg[0]_lopt_replica/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.555ns  (logic 1.669ns (25.462%)  route 4.886ns (74.538%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    T1                   IBUF (Prop_ibuf_I_O)         1.459     1.459 r  row_IBUF[1]_inst/O
                         net (fo=7, routed)           3.821     5.280    U1/row_IBUF[1]
    SLICE_X10Y74         LUT4 (Prop_lut4_I0_O)        0.105     5.385 f  U1/FSM_onehot_state[5]_i_3/O
                         net (fo=7, routed)           0.639     6.024    U1/FSM_onehot_state[5]_i_3_n_0
    SLICE_X10Y73         LUT5 (Prop_lut5_I1_O)        0.105     6.129 r  U1/col[3]_i_1/O
                         net (fo=8, routed)           0.426     6.555    U1/col[3]_i_1_n_0
    SLICE_X10Y72         FDRE                                         r  U1/col_reg[0]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            U1/col_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.555ns  (logic 1.669ns (25.462%)  route 4.886ns (74.538%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    T1                   IBUF (Prop_ibuf_I_O)         1.459     1.459 r  row_IBUF[1]_inst/O
                         net (fo=7, routed)           3.821     5.280    U1/row_IBUF[1]
    SLICE_X10Y74         LUT4 (Prop_lut4_I0_O)        0.105     5.385 f  U1/FSM_onehot_state[5]_i_3/O
                         net (fo=7, routed)           0.639     6.024    U1/FSM_onehot_state[5]_i_3_n_0
    SLICE_X10Y73         LUT5 (Prop_lut5_I1_O)        0.105     6.129 r  U1/col[3]_i_1/O
                         net (fo=8, routed)           0.426     6.555    U1/col[3]_i_1_n_0
    SLICE_X10Y72         FDRE                                         r  U1/col_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[1]
                            (input port)
  Destination:            U1/col_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.555ns  (logic 1.669ns (25.462%)  route 4.886ns (74.538%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T1                                                0.000     0.000 r  row[1] (IN)
                         net (fo=0)                   0.000     0.000    row[1]
    T1                   IBUF (Prop_ibuf_I_O)         1.459     1.459 r  row_IBUF[1]_inst/O
                         net (fo=7, routed)           3.821     5.280    U1/row_IBUF[1]
    SLICE_X10Y74         LUT4 (Prop_lut4_I0_O)        0.105     5.385 f  U1/FSM_onehot_state[5]_i_3/O
                         net (fo=7, routed)           0.639     6.024    U1/FSM_onehot_state[5]_i_3_n_0
    SLICE_X10Y73         LUT5 (Prop_lut5_I1_O)        0.105     6.129 r  U1/col[3]_i_1/O
                         net (fo=8, routed)           0.426     6.555    U1/col[3]_i_1_n_0
    SLICE_X10Y72         FDRE                                         r  U1/col_reg[2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/col_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/col_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.148ns (56.158%)  route 0.116ns (43.842%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE                         0.000     0.000 r  U1/col_reg[3]/C
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  U1/col_reg[3]/Q
                         net (fo=1, routed)           0.116     0.264    U1/col_reg[3]_0[3]
    SLICE_X10Y71         FDRE                                         r  U1/col_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/col_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.164ns (60.198%)  route 0.108ns (39.802%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE                         0.000     0.000 r  U1/col_reg[0]/C
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U1/col_reg[0]/Q
                         net (fo=1, routed)           0.108     0.272    U1/col_reg[3]_0[0]
    SLICE_X10Y71         FDRE                                         r  U1/col_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/segdisp_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/start_station_value_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.282ns  (logic 0.212ns (75.096%)  route 0.070ns (24.904%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE                         0.000     0.000 r  U2/segdisp_state_reg[2]/C
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  U2/segdisp_state_reg[2]/Q
                         net (fo=11, routed)          0.070     0.237    U2/segdisp_state_reg[2]_0[2]
    SLICE_X9Y75          LUT6 (Prop_lut6_I3_O)        0.045     0.282 r  U2/start_station_value[0]_i_1/O
                         net (fo=1, routed)           0.000     0.282    U2/start_station_value[0]_i_1_n_0
    SLICE_X9Y75          FDRE                                         r  U2/start_station_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/col_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.164ns (53.663%)  route 0.142ns (46.337%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE                         0.000     0.000 r  U1/col_reg[1]/C
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U1/col_reg[1]/Q
                         net (fo=1, routed)           0.142     0.306    U1/col_reg[3]_0[1]
    SLICE_X10Y71         FDRE                                         r  U1/col_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/col_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.164ns (53.663%)  route 0.142ns (46.337%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y72         FDRE                         0.000     0.000 r  U1/col_reg[2]/C
    SLICE_X10Y72         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U1/col_reg[2]/Q
                         net (fo=1, routed)           0.142     0.306    U1/col_reg[3]_0[2]
    SLICE_X10Y71         FDRE                                         r  U1/col_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/segdisp_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/start_one_unit_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.212ns (67.006%)  route 0.104ns (32.994%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDRE                         0.000     0.000 r  U2/segdisp_state_reg[1]/C
    SLICE_X8Y75          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  U2/segdisp_state_reg[1]/Q
                         net (fo=10, routed)          0.104     0.271    U2/segdisp_state_reg[2]_0[1]
    SLICE_X9Y75          LUT6 (Prop_lut6_I4_O)        0.045     0.316 r  U2/start_one_unit[0]_i_1/O
                         net (fo=1, routed)           0.000     0.316    U2/start_one_unit[0]_i_1_n_0
    SLICE_X9Y75          FDRE                                         r  U2/start_one_unit_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.209ns (64.721%)  route 0.114ns (35.279%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y74         FDRE                         0.000     0.000 r  U1/FSM_onehot_state_reg[3]/C
    SLICE_X10Y74         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U1/FSM_onehot_state_reg[3]/Q
                         net (fo=7, routed)           0.114     0.278    U1/FSM_onehot_state_reg_n_0_[3]
    SLICE_X11Y74         LUT5 (Prop_lut5_I0_O)        0.045     0.323 r  U1/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     0.323    U1/FSM_onehot_state[4]_i_1_n_0
    SLICE_X11Y74         FDRE                                         r  U1/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.186ns (55.196%)  route 0.151ns (44.804%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDRE                         0.000     0.000 r  U1/FSM_onehot_state_reg[0]/C
    SLICE_X11Y74         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           0.151     0.292    U1/FSM_onehot_state_reg_n_0_[0]
    SLICE_X11Y74         LUT4 (Prop_lut4_I1_O)        0.045     0.337 r  U1/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.337    U1/FSM_onehot_state[0]_i_1_n_0
    SLICE_X11Y74         FDRE                                         r  U1/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/FSM_onehot_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.339ns  (logic 0.186ns (54.868%)  route 0.153ns (45.132%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDRE                         0.000     0.000 r  U1/FSM_onehot_state_reg[4]/C
    SLICE_X11Y74         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.153     0.294    U1/FSM_onehot_state_reg_n_0_[4]
    SLICE_X11Y74         LUT6 (Prop_lut6_I0_O)        0.045     0.339 r  U1/FSM_onehot_state[5]_i_2/O
                         net (fo=1, routed)           0.000     0.339    U1/FSM_onehot_state[5]_i_2_n_0
    SLICE_X11Y74         FDRE                                         r  U1/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/segdisp_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/end_one_unit_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.191ns (55.997%)  route 0.150ns (44.003%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE                         0.000     0.000 r  U2/segdisp_state_reg[0]/C
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/segdisp_state_reg[0]/Q
                         net (fo=11, routed)          0.150     0.296    U2/segdisp_state_reg[2]_0[0]
    SLICE_X8Y76          LUT6 (Prop_lut6_I2_O)        0.045     0.341 r  U2/end_one_unit[0]_i_1/O
                         net (fo=1, routed)           0.000     0.341    U2/end_one_unit[0]_i_1_n_0
    SLICE_X8Y76          FDRE                                         r  U2/end_one_unit_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U5/led_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.402ns  (logic 3.735ns (50.464%)  route 3.666ns (49.536%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.444     4.710    U5/sys_clk_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  U5/led_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.433     5.143 r  U5/led_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.666     8.809    lopt_6
    W7                   OBUF (Prop_obuf_I_O)         3.302    12.111 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.111    led[3]
    W7                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.254ns  (logic 3.748ns (51.666%)  route 3.506ns (48.334%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.444     4.710    U5/sys_clk_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  U5/led_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.433     5.143 r  U5/led_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.506     8.649    lopt_4
    AA6                  OBUF (Prop_obuf_I_O)         3.315    11.963 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.963    led[1]
    AA6                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.143ns  (logic 3.737ns (52.324%)  route 3.405ns (47.676%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.444     4.710    U5/sys_clk_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  U5/led_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.433     5.143 r  U5/led_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.405     8.548    lopt_5
    V7                   OBUF (Prop_obuf_I_O)         3.304    11.852 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.852    led[2]
    V7                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U5/led_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.641ns  (logic 3.763ns (56.658%)  route 2.878ns (43.342%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.444     4.710    U5/sys_clk_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  U5/led_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.433     5.143 r  U5/led_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.878     8.021    lopt_7
    AB7                  OBUF (Prop_obuf_I_O)         3.330    11.350 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.350    led[4]
    AB7                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.459ns  (logic 3.703ns (67.824%)  route 1.757ns (32.176%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.436     4.702    U3/sys_clk_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  U3/seg_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.379     5.081 r  U3/seg_value_reg[2]/Q
                         net (fo=1, routed)           1.757     6.837    seg_value_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         3.324    10.161 r  seg_value_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.161    seg_value[2]
    U18                                                               r  seg_value[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.447ns  (logic 3.664ns (67.274%)  route 1.783ns (32.726%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.436     4.702    U3/sys_clk_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  U3/seg_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.379     5.081 r  U3/seg_value_reg[6]/Q
                         net (fo=1, routed)           1.783     6.863    seg_value_OBUF[6]
    T18                  OBUF (Prop_obuf_I_O)         3.285    10.148 r  seg_value_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.148    seg_value[6]
    T18                                                               r  seg_value[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.435ns  (logic 3.709ns (68.235%)  route 1.727ns (31.765%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.436     4.702    U3/sys_clk_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  U3/seg_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y75          FDRE (Prop_fdre_C_Q)         0.379     5.081 r  U3/seg_value_reg[1]/Q
                         net (fo=1, routed)           1.727     6.807    seg_value_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         3.330    10.137 r  seg_value_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.137    seg_value[1]
    U17                                                               r  seg_value[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.401ns  (logic 3.673ns (68.005%)  route 1.728ns (31.995%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.437     4.703    U3/sys_clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  U3/seg_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.379     5.082 r  U3/seg_value_reg[3]/Q
                         net (fo=1, routed)           1.728     6.810    seg_value_OBUF[3]
    P14                  OBUF (Prop_obuf_I_O)         3.294    10.103 r  seg_value_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.103    seg_value[3]
    P14                                                               r  seg_value[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.397ns  (logic 3.668ns (67.957%)  route 1.729ns (32.043%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.437     4.703    U3/sys_clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  U3/seg_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.379     5.082 r  U3/seg_value_reg[4]/Q
                         net (fo=1, routed)           1.729     6.811    seg_value_OBUF[4]
    R14                  OBUF (Prop_obuf_I_O)         3.289    10.100 r  seg_value_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.100    seg_value[4]
    R14                                                               r  seg_value[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.373ns  (logic 3.860ns (71.842%)  route 1.513ns (28.158%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.445     4.711    U3/sys_clk_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  U3/seg_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.398     5.109 r  U3/seg_sel_reg[2]/Q
                         net (fo=1, routed)           1.513     6.621    seg_sel_OBUF[2]
    V17                  OBUF (Prop_obuf_I_O)         3.462    10.083 r  seg_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.083    seg_sel[2]
    V17                                                               r  seg_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U3/seg_sel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.771ns  (logic 1.452ns (81.945%)  route 0.320ns (18.055%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.592     1.570    U3/sys_clk_IBUF_BUFG
    SLICE_X2Y71          FDRE                                         r  U3/seg_sel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.164     1.734 r  U3/seg_sel_reg[5]/Q
                         net (fo=1, routed)           0.320     2.054    seg_sel_OBUF[5]
    V19                  OBUF (Prop_obuf_I_O)         1.288     3.341 r  seg_sel_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.341    seg_sel[5]
    V19                                                               r  seg_sel[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.779ns  (logic 1.459ns (82.026%)  route 0.320ns (17.974%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.592     1.570    U3/sys_clk_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  U3/seg_sel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.164     1.734 r  U3/seg_sel_reg[6]/Q
                         net (fo=1, routed)           0.320     2.054    seg_sel_OBUF[6]
    V18                  OBUF (Prop_obuf_I_O)         1.295     3.349 r  seg_sel_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.349    seg_sel[6]
    V18                                                               r  seg_sel[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.786ns  (logic 1.468ns (82.168%)  route 0.319ns (17.832%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.593     1.571    U3/sys_clk_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  U3/seg_sel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.164     1.735 r  U3/seg_sel_reg[3]/Q
                         net (fo=1, routed)           0.319     2.053    seg_sel_OBUF[3]
    AB20                 OBUF (Prop_obuf_I_O)         1.304     3.357 r  seg_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.357    seg_sel[3]
    AB20                                                              r  seg_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.795ns  (logic 1.455ns (81.026%)  route 0.341ns (18.974%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.593     1.571    U3/sys_clk_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  U3/seg_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.164     1.735 r  U3/seg_sel_reg[1]/Q
                         net (fo=1, routed)           0.341     2.076    seg_sel_OBUF[1]
    W17                  OBUF (Prop_obuf_I_O)         1.291     3.366 r  seg_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.366    seg_sel[1]
    W17                                                               r  seg_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.868ns  (logic 1.465ns (78.402%)  route 0.403ns (21.598%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.592     1.570    U3/sys_clk_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  U3/seg_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.164     1.734 r  U3/seg_sel_reg[0]/Q
                         net (fo=1, routed)           0.403     2.137    seg_sel_OBUF[0]
    AA18                 OBUF (Prop_obuf_I_O)         1.301     3.438 r  seg_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.438    seg_sel[0]
    AA18                                                              r  seg_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.875ns  (logic 1.441ns (76.845%)  route 0.434ns (23.155%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.589     1.567    U3/sys_clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  U3/seg_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141     1.708 r  U3/seg_value_reg[0]/Q
                         net (fo=1, routed)           0.434     2.142    seg_value_OBUF[0]
    AB18                 OBUF (Prop_obuf_I_O)         1.300     3.442 r  seg_value_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.442    seg_value[0]
    AB18                                                              r  seg_value[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.873ns  (logic 1.381ns (73.717%)  route 0.492ns (26.283%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.591     1.569    U3/sys_clk_IBUF_BUFG
    SLICE_X5Y71          FDRE                                         r  U3/seg_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y71          FDRE (Prop_fdre_C_Q)         0.141     1.710 r  U3/seg_value_reg[5]/Q
                         net (fo=1, routed)           0.492     2.202    seg_value_OBUF[5]
    R18                  OBUF (Prop_obuf_I_O)         1.240     3.442 r  seg_value_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.442    seg_value[5]
    R18                                                               r  seg_value[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.876ns  (logic 1.505ns (80.225%)  route 0.371ns (19.775%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.592     1.570    U3/sys_clk_IBUF_BUFG
    SLICE_X2Y72          FDRE                                         r  U3/seg_sel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.148     1.718 r  U3/seg_sel_reg[7]/Q
                         net (fo=1, routed)           0.371     2.089    seg_sel_OBUF[7]
    Y19                  OBUF (Prop_obuf_I_O)         1.357     3.446 r  seg_sel_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.446    seg_sel[7]
    Y19                                                               r  seg_sel[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.881ns  (logic 1.385ns (73.614%)  route 0.496ns (26.386%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.589     1.567    U3/sys_clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  U3/seg_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y73          FDRE (Prop_fdre_C_Q)         0.141     1.708 r  U3/seg_value_reg[4]/Q
                         net (fo=1, routed)           0.496     2.204    seg_value_OBUF[4]
    R14                  OBUF (Prop_obuf_I_O)         1.244     3.448 r  seg_value_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.448    seg_value[4]
    R14                                                               r  seg_value[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.878ns  (logic 1.508ns (80.321%)  route 0.369ns (19.679%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.593     1.571    U3/sys_clk_IBUF_BUFG
    SLICE_X2Y70          FDRE                                         r  U3/seg_sel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y70          FDRE (Prop_fdre_C_Q)         0.148     1.719 r  U3/seg_sel_reg[4]/Q
                         net (fo=1, routed)           0.369     2.088    seg_sel_OBUF[4]
    AA19                 OBUF (Prop_obuf_I_O)         1.360     3.448 r  seg_sel_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.448    seg_sel[4]
    AA19                                                              r  seg_sel[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            U5/led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.574ns  (logic 1.523ns (42.599%)  route 2.052ns (57.401%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    P16                  IBUF (Prop_ibuf_I_O)         1.418     1.418 f  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           1.788     3.205    U5/sw_IBUF[2]
    SLICE_X6Y68          LUT1 (Prop_lut1_I0_O)        0.105     3.310 r  U5/led[2]_i_1/O
                         net (fo=2, routed)           0.264     3.574    U5/p_3_out[1]
    SLICE_X6Y70          FDRE                                         r  U5/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.335     4.441    U5/sys_clk_IBUF_BUFG
    SLICE_X6Y70          FDRE                                         r  U5/led_reg[2]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            U5/led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.535ns  (logic 1.549ns (43.815%)  route 1.986ns (56.185%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    N14                  IBUF (Prop_ibuf_I_O)         1.444     1.444 f  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           1.618     3.062    U5/sw_IBUF[1]
    SLICE_X6Y68          LUT1 (Prop_lut1_I0_O)        0.105     3.167 r  U5/led[1]_i_1/O
                         net (fo=2, routed)           0.368     3.535    U5/p_3_out[0]
    SLICE_X6Y70          FDRE                                         r  U5/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.335     4.441    U5/sys_clk_IBUF_BUFG
    SLICE_X6Y70          FDRE                                         r  U5/led_reg[1]/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            U5/led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.509ns  (logic 1.526ns (43.480%)  route 1.983ns (56.520%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    R17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 f  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           1.618     3.039    U5/sw_IBUF[3]
    SLICE_X6Y68          LUT1 (Prop_lut1_I0_O)        0.105     3.144 r  U5/led[3]_i_1/O
                         net (fo=2, routed)           0.365     3.509    U5/p_3_out[2]
    SLICE_X6Y70          FDRE                                         r  U5/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.335     4.441    U5/sys_clk_IBUF_BUFG
    SLICE_X6Y70          FDRE                                         r  U5/led_reg[3]/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            U5/led_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.421ns  (logic 1.497ns (43.740%)  route 1.925ns (56.260%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    N15                  IBUF (Prop_ibuf_I_O)         1.392     1.392 f  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           1.660     3.052    U5/sw_IBUF[4]
    SLICE_X6Y68          LUT1 (Prop_lut1_I0_O)        0.105     3.157 r  U5/led[4]_i_1/O
                         net (fo=2, routed)           0.265     3.421    U5/p_3_out[3]
    SLICE_X6Y70          FDRE                                         r  U5/led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.335     4.441    U5/sys_clk_IBUF_BUFG
    SLICE_X6Y70          FDRE                                         r  U5/led_reg[4]/C

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            U5/led_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.310ns  (logic 1.523ns (45.995%)  route 1.788ns (54.005%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    P16                  IBUF (Prop_ibuf_I_O)         1.418     1.418 f  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           1.788     3.205    U5/sw_IBUF[2]
    SLICE_X6Y68          LUT1 (Prop_lut1_I0_O)        0.105     3.310 r  U5/led[2]_i_1/O
                         net (fo=2, routed)           0.000     3.310    U5/p_3_out[1]
    SLICE_X6Y68          FDRE                                         r  U5/led_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.337     4.443    U5/sys_clk_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  U5/led_reg[2]_lopt_replica/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            U5/led_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.167ns  (logic 1.549ns (48.905%)  route 1.618ns (51.095%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N14                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    N14                  IBUF (Prop_ibuf_I_O)         1.444     1.444 f  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           1.618     3.062    U5/sw_IBUF[1]
    SLICE_X6Y68          LUT1 (Prop_lut1_I0_O)        0.105     3.167 r  U5/led[1]_i_1/O
                         net (fo=2, routed)           0.000     3.167    U5/p_3_out[0]
    SLICE_X6Y68          FDRE                                         r  U5/led_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.337     4.443    U5/sys_clk_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  U5/led_reg[1]_lopt_replica/C

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            U5/led_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.157ns  (logic 1.497ns (47.408%)  route 1.660ns (52.592%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 f  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    N15                  IBUF (Prop_ibuf_I_O)         1.392     1.392 f  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           1.660     3.052    U5/sw_IBUF[4]
    SLICE_X6Y68          LUT1 (Prop_lut1_I0_O)        0.105     3.157 r  U5/led[4]_i_1/O
                         net (fo=2, routed)           0.000     3.157    U5/p_3_out[3]
    SLICE_X6Y68          FDRE                                         r  U5/led_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.337     4.443    U5/sys_clk_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  U5/led_reg[4]_lopt_replica/C

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            U5/led_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.144ns  (logic 1.526ns (48.531%)  route 1.618ns (51.469%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    R17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 f  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           1.618     3.039    U5/sw_IBUF[3]
    SLICE_X6Y68          LUT1 (Prop_lut1_I0_O)        0.105     3.144 r  U5/led[3]_i_1/O
                         net (fo=2, routed)           0.000     3.144    U5/p_3_out[2]
    SLICE_X6Y68          FDRE                                         r  U5/led_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.337     4.443    U5/sys_clk_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  U5/led_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 U2/end_station_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.136ns  (logic 0.647ns (30.290%)  route 1.489ns (69.710%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y76          FDRE                         0.000     0.000 r  U2/end_station_reg[2]/C
    SLICE_X6Y76          FDRE (Prop_fdre_C_Q)         0.437     0.437 r  U2/end_station_reg[2]/Q
                         net (fo=1, routed)           0.805     1.242    U3/seg_value_reg[4]_0[2]
    SLICE_X5Y74          LUT5 (Prop_lut5_I4_O)        0.105     1.347 r  U3/seg_value[2]_i_2/O
                         net (fo=1, routed)           0.684     2.031    U3/seg_value[2]_i_2_n_0
    SLICE_X5Y75          LUT5 (Prop_lut5_I3_O)        0.105     2.136 r  U3/seg_value[2]_i_1/O
                         net (fo=1, routed)           0.000     2.136    U3/seg_value[2]_i_1_n_0
    SLICE_X5Y75          FDRE                                         r  U3/seg_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.330     4.436    U3/sys_clk_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  U3/seg_value_reg[2]/C

Slack:                    inf
  Source:                 U2/start_station_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.101ns  (logic 0.647ns (30.792%)  route 1.454ns (69.208%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE                         0.000     0.000 r  U2/start_station_reg[11]/C
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.437     0.437 r  U2/start_station_reg[11]/Q
                         net (fo=1, routed)           0.653     1.090    U3/seg_value_reg[6]_1[8]
    SLICE_X6Y75          LUT6 (Prop_lut6_I1_O)        0.105     1.195 r  U3/seg_value[3]_i_2/O
                         net (fo=1, routed)           0.802     1.996    U3/seg_value[3]_i_2_n_0
    SLICE_X5Y73          LUT6 (Prop_lut6_I3_O)        0.105     2.101 r  U3/seg_value[3]_i_1/O
                         net (fo=1, routed)           0.000     2.101    U3/seg_value[3]_i_1_n_0
    SLICE_X5Y73          FDRE                                         r  U3/seg_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.331     4.437    U3/sys_clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  U3/seg_value_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/start_station_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.231ns (64.679%)  route 0.126ns (35.321%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE                         0.000     0.000 r  U2/start_station_reg[4]/C
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.133     0.133 r  U2/start_station_reg[4]/Q
                         net (fo=1, routed)           0.126     0.259    U3/seg_value_reg[6]_1[4]
    SLICE_X5Y73          LUT6 (Prop_lut6_I4_O)        0.098     0.357 r  U3/seg_value[4]_i_1/O
                         net (fo=1, routed)           0.000     0.357    U3/seg_value[4]_i_1_n_0
    SLICE_X5Y73          FDRE                                         r  U3/seg_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.857     2.081    U3/sys_clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  U3/seg_value_reg[4]/C

Slack:                    inf
  Source:                 U2/start_station_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.456ns  (logic 0.191ns (41.898%)  route 0.265ns (58.102%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE                         0.000     0.000 r  U2/start_station_reg[0]/C
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/start_station_reg[0]/Q
                         net (fo=1, routed)           0.265     0.411    U3/seg_value_reg[6]_1[0]
    SLICE_X5Y73          LUT6 (Prop_lut6_I4_O)        0.045     0.456 r  U3/seg_value[0]_i_1/O
                         net (fo=1, routed)           0.000     0.456    U3/seg_value[0]_i_1_n_0
    SLICE_X5Y73          FDRE                                         r  U3/seg_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.857     2.081    U3/sys_clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  U3/seg_value_reg[0]/C

Slack:                    inf
  Source:                 U2/start_station_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.476ns  (logic 0.212ns (44.578%)  route 0.264ns (55.422%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE                         0.000     0.000 r  U2/start_station_reg[14]/C
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  U2/start_station_reg[14]/Q
                         net (fo=1, routed)           0.264     0.431    U3/seg_value_reg[6]_1[11]
    SLICE_X5Y75          LUT6 (Prop_lut6_I4_O)        0.045     0.476 r  U3/seg_value[6]_i_1/O
                         net (fo=1, routed)           0.000     0.476    U3/seg_value[6]_i_1_n_0
    SLICE_X5Y75          FDRE                                         r  U3/seg_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.856     2.080    U3/sys_clk_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  U3/seg_value_reg[6]/C

Slack:                    inf
  Source:                 U2/start_station_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.516ns  (logic 0.250ns (48.456%)  route 0.266ns (51.544%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y75          FDRE                         0.000     0.000 r  U2/start_station_reg[9]/C
    SLICE_X6Y75          FDRE (Prop_fdre_C_Q)         0.151     0.151 r  U2/start_station_reg[9]/Q
                         net (fo=1, routed)           0.266     0.417    U3/seg_value_reg[6]_1[6]
    SLICE_X5Y75          LUT6 (Prop_lut6_I4_O)        0.099     0.516 r  U3/seg_value[1]_i_1/O
                         net (fo=1, routed)           0.000     0.516    U3/seg_value[1]_i_1_n_0
    SLICE_X5Y75          FDRE                                         r  U3/seg_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.856     2.080    U3/sys_clk_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  U3/seg_value_reg[1]/C

Slack:                    inf
  Source:                 U2/start_station_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.536ns  (logic 0.236ns (44.059%)  route 0.300ns (55.941%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y76          FDRE                         0.000     0.000 r  U2/start_station_reg[10]/C
    SLICE_X7Y76          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/start_station_reg[10]/Q
                         net (fo=1, routed)           0.209     0.355    U3/seg_value_reg[6]_1[7]
    SLICE_X7Y75          LUT5 (Prop_lut5_I4_O)        0.045     0.400 r  U3/seg_value[2]_i_3/O
                         net (fo=1, routed)           0.091     0.491    U3/seg_value[2]_i_3_n_0
    SLICE_X5Y75          LUT5 (Prop_lut5_I4_O)        0.045     0.536 r  U3/seg_value[2]_i_1/O
                         net (fo=1, routed)           0.000     0.536    U3/seg_value[2]_i_1_n_0
    SLICE_X5Y75          FDRE                                         r  U3/seg_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.856     2.080    U3/sys_clk_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  U3/seg_value_reg[2]/C

Slack:                    inf
  Source:                 U2/start_station_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.553ns  (logic 0.191ns (34.533%)  route 0.362ns (65.467%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y74          FDRE                         0.000     0.000 r  U2/start_station_reg[3]/C
    SLICE_X7Y74          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/start_station_reg[3]/Q
                         net (fo=1, routed)           0.362     0.508    U3/seg_value_reg[6]_1[3]
    SLICE_X5Y73          LUT6 (Prop_lut6_I4_O)        0.045     0.553 r  U3/seg_value[3]_i_1/O
                         net (fo=1, routed)           0.000     0.553    U3/seg_value[3]_i_1_n_0
    SLICE_X5Y73          FDRE                                         r  U3/seg_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.857     2.081    U3/sys_clk_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  U3/seg_value_reg[3]/C

Slack:                    inf
  Source:                 U2/end_station_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.592ns  (logic 0.236ns (39.866%)  route 0.356ns (60.134%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE                         0.000     0.000 r  U2/end_station_reg[13]/C
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/end_station_reg[13]/Q
                         net (fo=1, routed)           0.088     0.234    U2/data3[5]
    SLICE_X8Y74          LUT6 (Prop_lut6_I0_O)        0.045     0.279 r  U2/seg_value[5]_i_4/O
                         net (fo=1, routed)           0.268     0.547    U3/seg_value_reg[5]_1
    SLICE_X5Y71          LUT5 (Prop_lut5_I4_O)        0.045     0.592 r  U3/seg_value[5]_i_1/O
                         net (fo=1, routed)           0.000     0.592    U3/seg_value[5]_i_1_n_0
    SLICE_X5Y71          FDRE                                         r  U3/seg_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.860     2.084    U3/sys_clk_IBUF_BUFG
    SLICE_X5Y71          FDRE                                         r  U3/seg_value_reg[5]/C

Slack:                    inf
  Source:                 U4/price_reg[1]/L7/G
                            (positive level-sensitive latch)
  Destination:            U6/refer_money_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.613ns  (logic 0.178ns (29.022%)  route 0.435ns (70.978%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          LDCE                         0.000     0.000 r  U4/price_reg[1]/L7/G
    SLICE_X8Y78          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  U4/price_reg[1]/L7/Q
                         net (fo=3, routed)           0.435     0.613    U6/price[0]
    SLICE_X5Y74          FDRE                                         r  U6/refer_money_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.856     2.080    U6/sys_clk_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  U6/refer_money_reg[13]/C

Slack:                    inf
  Source:                 U4/price_reg[1]/L7/G
                            (positive level-sensitive latch)
  Destination:            U6/refer_money_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.645ns  (logic 0.223ns (34.551%)  route 0.422ns (65.449%))
  Logic Levels:           2  (LDCE=1 LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          LDCE                         0.000     0.000 r  U4/price_reg[1]/L7/G
    SLICE_X8Y78          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  U4/price_reg[1]/L7/Q
                         net (fo=3, routed)           0.422     0.600    U4/price[0]
    SLICE_X5Y74          LUT1 (Prop_lut1_I0_O)        0.045     0.645 r  U4/refer_money[14]_i_2/O
                         net (fo=1, routed)           0.000     0.645    U6/refer_money_reg[14]_2
    SLICE_X5Y74          FDRE                                         r  U6/refer_money_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.856     2.080    U6/sys_clk_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  U6/refer_money_reg[14]/C

Slack:                    inf
  Source:                 U4/price_reg[1]/L7/G
                            (positive level-sensitive latch)
  Destination:            U6/refer_money_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.672ns  (logic 0.178ns (26.489%)  route 0.494ns (73.511%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y78          LDCE                         0.000     0.000 r  U4/price_reg[1]/L7/G
    SLICE_X8Y78          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  U4/price_reg[1]/L7/Q
                         net (fo=3, routed)           0.494     0.672    U6/price[0]
    SLICE_X5Y74          FDRE                                         r  U6/refer_money_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.856     2.080    U6/sys_clk_IBUF_BUFG
    SLICE_X5Y74          FDRE                                         r  U6/refer_money_reg[10]/C





