\chapter{Laboratorio 3: \\Clock gating, pipelining and parallelizing}