#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Nov 21 15:09:12 2018
# Process ID: 27699
# Current directory: /home/tj/Documents/Xilinx/Projects/WaveGenerator/WaveGenerator.runs/synth_1
# Command line: vivado -log waveGen.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source waveGen.tcl
# Log file: /home/tj/Documents/Xilinx/Projects/WaveGenerator/WaveGenerator.runs/synth_1/waveGen.vds
# Journal file: /home/tj/Documents/Xilinx/Projects/WaveGenerator/WaveGenerator.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source waveGen.tcl -notrace
Command: synth_design -top waveGen -part xc7z010clg225-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27709 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1260.934 ; gain = 80.746 ; free physical = 563 ; free virtual = 4450
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'waveGen' [/home/tj/Documents/Xilinx/Projects/WaveGenerator/WaveGenerator.srcs/sources_1/new/waveGen.vhd:38]
INFO: [Synth 8-3491] module 'triWave' declared at '/home/tj/Documents/Xilinx/Projects/WaveGenerator/WaveGenerator.srcs/sources_1/new/triWave.vhd:36' bound to instance 'triWaveGen' of component 'triWave' [/home/tj/Documents/Xilinx/Projects/WaveGenerator/WaveGenerator.srcs/sources_1/new/waveGen.vhd:71]
INFO: [Synth 8-638] synthesizing module 'triWave' [/home/tj/Documents/Xilinx/Projects/WaveGenerator/WaveGenerator.srcs/sources_1/new/triWave.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'triWave' (1#1) [/home/tj/Documents/Xilinx/Projects/WaveGenerator/WaveGenerator.srcs/sources_1/new/triWave.vhd:44]
INFO: [Synth 8-3491] module 'sinWave' declared at '/home/tj/Documents/Xilinx/Projects/WaveGenerator/WaveGenerator.srcs/sources_1/new/sinWave.vhd:35' bound to instance 'sinWaveGen' of component 'sinWave' [/home/tj/Documents/Xilinx/Projects/WaveGenerator/WaveGenerator.srcs/sources_1/new/waveGen.vhd:80]
INFO: [Synth 8-638] synthesizing module 'sinWave' [/home/tj/Documents/Xilinx/Projects/WaveGenerator/WaveGenerator.srcs/sources_1/new/sinWave.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'sinWave' (2#1) [/home/tj/Documents/Xilinx/Projects/WaveGenerator/WaveGenerator.srcs/sources_1/new/sinWave.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'waveGen' (3#1) [/home/tj/Documents/Xilinx/Projects/WaveGenerator/WaveGenerator.srcs/sources_1/new/waveGen.vhd:38]
WARNING: [Synth 8-3331] design sinWave has unconnected port i_addr[4]
WARNING: [Synth 8-3331] design sinWave has unconnected port i_addr[3]
WARNING: [Synth 8-3331] design sinWave has unconnected port i_addr[2]
WARNING: [Synth 8-3331] design sinWave has unconnected port i_addr[1]
WARNING: [Synth 8-3331] design sinWave has unconnected port i_addr[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1305.559 ; gain = 125.371 ; free physical = 573 ; free virtual = 4462
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1305.559 ; gain = 125.371 ; free physical = 573 ; free virtual = 4462
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg225-1
INFO: [Device 21-403] Loading part xc7z010clg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1313.562 ; gain = 133.375 ; free physical = 572 ; free virtual = 4461
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "direction" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "count2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1338.594 ; gain = 158.406 ; free physical = 560 ; free virtual = 4452
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module triWave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module sinWave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element triWaveGen/count_reg was removed.  [/home/tj/Documents/Xilinx/Projects/WaveGenerator/WaveGenerator.srcs/sources_1/new/triWave.vhd:59]
WARNING: [Synth 8-6014] Unused sequential element triWaveGen/direction_reg was removed.  [/home/tj/Documents/Xilinx/Projects/WaveGenerator/WaveGenerator.srcs/sources_1/new/triWave.vhd:61]
WARNING: [Synth 8-6014] Unused sequential element triWaveGen/count2_reg was removed.  [/home/tj/Documents/Xilinx/Projects/WaveGenerator/WaveGenerator.srcs/sources_1/new/triWave.vhd:63]
WARNING: [Synth 8-6014] Unused sequential element sinWaveGen/counter_reg was removed.  [/home/tj/Documents/Xilinx/Projects/WaveGenerator/WaveGenerator.srcs/sources_1/new/sinWave.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element sinWaveGen/o_data_reg was removed.  [/home/tj/Documents/Xilinx/Projects/WaveGenerator/WaveGenerator.srcs/sources_1/new/sinWave.vhd:62]
WARNING: [Synth 8-3330] design waveGen has an empty top module
WARNING: [Synth 8-3331] design waveGen has unconnected port clk_200m_in
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:41 . Memory (MB): peak = 1411.594 ; gain = 231.406 ; free physical = 326 ; free virtual = 4225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+----------------+---------------+----------------+
|Module Name | RTL Object     | Depth x Width | Implemented As | 
+------------+----------------+---------------+----------------+
|sinWave     | C_SIN_TABLE[0] | 32x8          | LUT            | 
+------------+----------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:41 . Memory (MB): peak = 1411.594 ; gain = 231.406 ; free physical = 320 ; free virtual = 4218
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:41 . Memory (MB): peak = 1411.594 ; gain = 231.406 ; free physical = 320 ; free virtual = 4218
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 1411.594 ; gain = 231.406 ; free physical = 317 ; free virtual = 4215
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 1411.594 ; gain = 231.406 ; free physical = 317 ; free virtual = 4215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 1411.594 ; gain = 231.406 ; free physical = 317 ; free virtual = 4215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 1411.594 ; gain = 231.406 ; free physical = 317 ; free virtual = 4215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 1411.594 ; gain = 231.406 ; free physical = 317 ; free virtual = 4215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 1411.594 ; gain = 231.406 ; free physical = 317 ; free virtual = 4215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 1411.594 ; gain = 231.406 ; free physical = 317 ; free virtual = 4215
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 1411.594 ; gain = 231.406 ; free physical = 316 ; free virtual = 4215
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:42 . Memory (MB): peak = 1411.602 ; gain = 231.406 ; free physical = 316 ; free virtual = 4215
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:45 . Memory (MB): peak = 1507.656 ; gain = 327.723 ; free physical = 272 ; free virtual = 4185
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/tj/Documents/Xilinx/Projects/WaveGenerator/WaveGenerator.runs/synth_1/waveGen.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file waveGen_utilization_synth.rpt -pb waveGen_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1531.668 ; gain = 0.000 ; free physical = 275 ; free virtual = 4188
INFO: [Common 17-206] Exiting Vivado at Wed Nov 21 15:10:05 2018...
