[file:.\..\..\Verilog_Files\DarkTower.v]
Enabled=1
