

================================================================
== Vivado HLS Report for 'dense_layer1'
================================================================
* Date:           Mon Apr 13 18:57:16 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ER_lenet
* Solution:       default
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.720|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  207721|  207721|  207721|  207721|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                            |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name         |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- dense_layer1_outer_loop   |  207720|  207720|      1731|          -|          -|   120|    no    |
        | + dense_layer1_inner_loop  |    1728|    1728|         3|          -|          -|   576|    no    |
        +----------------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|     276|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |       32|      -|       2|       4|
|Multiplexer      |        -|      -|       -|      65|
|Register         |        -|      -|      76|       -|
+-----------------+---------+-------+--------+--------+
|Total            |       32|      0|      78|     345|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        4|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +---------------------+--------------------------------+---------+---+----+-------+-----+------+-------------+
    |        Memory       |             Module             | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +---------------------+--------------------------------+---------+---+----+-------+-----+------+-------------+
    |dense_1_biases_V_U   |dense_layer1_dense_1_biases_V   |        0|  2|   4|    120|    2|     1|          240|
    |dense_1_weights_V_U  |dense_layer1_dense_1_weights_V  |       32|  0|   0|  69120|    4|     1|       276480|
    +---------------------+--------------------------------+---------+---+----+-------+-----+------+-------------+
    |Total                |                                |       32|  2|   4|  69240|    6|     2|       276720|
    +---------------------+--------------------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+----+------------+------------+
    |r_V_3_fu_300_p2               |     *    |      0|  0|  41|           4|           8|
    |i_4_fu_248_p2                 |     +    |      0|  0|  17|          10|           1|
    |inner_state_V_fu_360_p2       |     +    |      0|  0|  15|           8|           8|
    |p_3_fu_171_p2                 |     +    |      0|  0|  15|           7|           1|
    |p_Val2_17_fu_332_p2           |     +    |      0|  0|  15|           8|           8|
    |p_Val2_26_fu_232_p2           |     +    |      0|  0|  10|           2|           2|
    |ret_V_fu_346_p2               |     +    |      0|  0|  16|           9|           9|
    |tmp_21_fu_206_p2              |     +    |      0|  0|  24|          17|          17|
    |tmp_22_fu_263_p2              |     +    |      0|  0|  24|          17|          17|
    |underflow_fu_379_p2           |    and   |      0|  0|   6|           1|           1|
    |exitcond4_fu_165_p2           |   icmp   |      0|  0|  11|           7|           5|
    |exitcond_fu_242_p2            |   icmp   |      0|  0|  13|          10|          10|
    |tmp_s_fu_277_p2               |   icmp   |      0|  0|  11|           8|           1|
    |brmerge13_fu_393_p2           |    or    |      0|  0|   6|           1|           1|
    |inner_state_V_cast_fu_220_p3  |  select  |      0|  0|   2|           1|           2|
    |output_V_d0                   |  select  |      0|  0|   7|           1|           7|
    |p_0246_3_fu_412_p3            |  select  |      0|  0|   8|           1|           8|
    |p_mux_fu_398_p3               |  select  |      0|  0|   8|           1|           7|
    |p_s_fu_405_p3                 |  select  |      0|  0|   9|           1|           9|
    |brmerge_fu_384_p2             |    xor   |      0|  0|   6|           1|           1|
    |signbit_i_i_0_not_fu_388_p2   |    xor   |      0|  0|   6|           1|           2|
    |tmp_12_fu_374_p2              |    xor   |      0|  0|   6|           1|           2|
    +------------------------------+----------+-------+---+----+------------+------------+
    |Total                         |          |      0|  0| 276|         117|         127|
    +------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  38|          7|    1|          7|
    |i_reg_154          |   9|          2|   10|         20|
    |p_Val2_23_reg_144  |   9|          2|    8|         16|
    |p_reg_132          |   9|          2|    7|         14|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  65|         13|   26|         57|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   6|   0|    6|          0|
    |i_4_reg_451            |  10|   0|   10|          0|
    |i_reg_154              |  10|   0|   10|          0|
    |inner_state_V_reg_473  |   8|   0|    8|          0|
    |p_3_reg_423            |   7|   0|    7|          0|
    |p_Result_12_reg_479    |   1|   0|    1|          0|
    |p_Result_s_reg_466     |   1|   0|    1|          0|
    |p_Val2_23_reg_144      |   8|   0|    8|          0|
    |p_reg_132              |   7|   0|    7|          0|
    |tmp_21_reg_438         |  11|   0|   17|          6|
    |tmp_reg_428            |   7|   0|   64|         57|
    +-----------------------+----+----+-----+-----------+
    |Total                  |  76|   0|  139|         63|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | dense_layer1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | dense_layer1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | dense_layer1 | return value |
|ap_done            | out |    1| ap_ctrl_hs | dense_layer1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | dense_layer1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | dense_layer1 | return value |
|input_V_address0   | out |   10|  ap_memory |    input_V   |     array    |
|input_V_ce0        | out |    1|  ap_memory |    input_V   |     array    |
|input_V_q0         |  in |    8|  ap_memory |    input_V   |     array    |
|output_V_address0  | out |    7|  ap_memory |   output_V   |     array    |
|output_V_ce0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_we0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_d0        | out |    7|  ap_memory |   output_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

