Aldec, Inc. VHDL Compiler, build 10.5.217.6767
VLM Initialized with path: "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg".
DAGGEN WARNING DAGGEN_0523: "The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available."
COMP96 File: C:\Xilinx\Vivado\2019.2\data\ip\xilinx\axi_quad_spi_v3_2\hdl\axi_quad_spi_v3_2_rfs.vhd
COMP96 Compile Package "comp_defs"
COMP96 Compile Entity "pselect_f"
COMP96 Compile Architecture "imp" of Entity "pselect_f"
COMP96 Compile Entity "counter_f"
COMP96 Compile Architecture "imp" of Entity "counter_f"
COMP96 Compile Entity "soft_reset"
COMP96 Compile Architecture "implementation" of Entity "soft_reset"
COMP96 Compile Entity "xip_cross_clk_sync"
COMP96 Compile Architecture "imp" of Entity "xip_cross_clk_sync"
COMP96 Compile Entity "reset_sync_module"
COMP96 Compile Architecture "imp" of Entity "reset_sync_module"
COMP96 Compile Entity "qspi_status_slave_sel_reg"
COMP96 Compile Architecture "imp" of Entity "qspi_status_slave_sel_reg"
COMP96 Compile Entity "qspi_startup_block"
COMP96 Compile Architecture "imp" of Entity "qspi_startup_block"
COMP96 Compile Entity "qspi_receive_transmit_reg"
COMP96 Compile Architecture "imp" of Entity "qspi_receive_transmit_reg"
COMP96 Compile Entity "qspi_occupancy_reg"
COMP96 Compile Architecture "imp" of Entity "qspi_occupancy_reg"
COMP96 Compile Entity "qspi_mode_control_logic"
COMP96 Compile Architecture "imp" of Entity "qspi_mode_control_logic"
COMP96 Compile Entity "qspi_mode_0_module"
COMP96 Compile Architecture "imp" of Entity "qspi_mode_0_module"
COMP96 Compile Entity "qspi_look_up_logic"
COMP96 Compile Architecture "imp" of Entity "qspi_look_up_logic"
COMP96 Compile Entity "qspi_fifo_ifmodule"
COMP96 Compile Architecture "imp" of Entity "qspi_fifo_ifmodule"
COMP96 Compile Entity "qspi_cntrl_reg"
COMP96 Compile Architecture "imp" of Entity "qspi_cntrl_reg"
COMP96 Compile Entity "qspi_address_decoder"
COMP96 Compile Architecture "imp" of Entity "qspi_address_decoder"
COMP96 Compile Entity "qspi_dual_quad_mode"
COMP96 Compile Architecture "work" of Entity "qspi_dual_quad_mode"
COMP96 Compile Entity "cross_clk_sync_fifo_1"
COMP96 Compile Architecture "imp" of Entity "cross_clk_sync_fifo_1"
COMP96 Compile Entity "cross_clk_sync_fifo_0"
COMP96 Compile Architecture "imp" of Entity "cross_clk_sync_fifo_0"
COMP96 Compile Entity "xip_status_reg"
COMP96 Compile Architecture "imp" of Entity "xip_status_reg"
COMP96 Compile Entity "xip_cntrl_reg"
COMP96 Compile Architecture "imp" of Entity "xip_cntrl_reg"
COMP96 Compile Entity "qspi_core_interface"
COMP96 Compile Architecture "imp" of Entity "qspi_core_interface"
COMP96 Compile Entity "axi_qspi_xip_if"
COMP96 Compile Architecture "imp" of Entity "axi_qspi_xip_if"
COMP96 Start Netlist compilation mode.
COMP96 The compiler has detected errors or VHDL constructs preventing compilation in the netlist mode.
COMP96 The unit will be re-compiled in the normal mode.
COMP96 Compile Architecture "imp" of Entity "axi_qspi_xip_if"
COMP96 Compile Entity "axi_qspi_enhanced_mode"
COMP96 Compile Architecture "imp" of Entity "axi_qspi_enhanced_mode"
COMP96 Compile Entity "axi_quad_spi_top"
COMP96 Compile Architecture "imp" of Entity "axi_quad_spi_top"
COMP96 Compile Entity "axi_quad_spi"
COMP96 Compile Architecture "imp" of Entity "axi_quad_spi"
COMP96 Compile success 0 Errors 0 Warnings  Analysis time :  1.0 [s]
