============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/work/anlogic/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     DELL
   Run Date =   Tue Jul  9 10:36:34 2024

   Run on =     DESKTOP-JE5465V
============================================================
RUN-1002 : start command "open_project fpga.prj"
RUN-6001 WARNING: Load IPC file error: ., this IP's generated file D:/anlu/xuezhang2/xuezhang/fpga_Runs/phy_1/../../al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: ., this IP's generated file D:/anlu/xuezhang2/xuezhang/fpga_Runs/phy_1/../../al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/clk_wizz_0.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wizz_0.v(86)
HDL-1007 : analyze verilog file ../../al_ip/clk_wiz_1.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wiz_1.v(72)
HDL-1007 : analyze verilog file ../../al_ip/blk_mem_gen_0.v
HDL-1007 : analyze verilog file ../../al_ip/clk_wiz_2.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wiz_2.v(65)
HDL-1007 : analyze verilog file ../../ADC_get_module.v
HDL-1007 : analyze verilog file ../../SPI_slave_module.v
HDL-1007 : analyze verilog file ../../ad_delay_module.v
HDL-1007 : analyze verilog file ../../detect_module.v
HDL-1007 : analyze verilog file ../../f_div10_module.v
HDL-1007 : analyze verilog file ../../f_measure_module.v
HDL-1007 : analyze verilog file ../../fifo_module.v
HDL-1007 : analyze verilog file ../../mux2_module.v
HDL-1007 : analyze verilog file ../../top_module.v
HDL-5007 WARNING: redeclaration of ANSI port 'PULSE_G' is not allowed in ../../top_module.v(72)
HDL-1007 : analyze verilog file ../../transfer_module.v
HDL-1007 : analyze verilog file ../../DA_module.v
HDL-1007 : analyze verilog file ../../DA_top_module.v
HDL-1007 : analyze verilog file ../../pulse.v
RUN-1001 : Project manager successfully analyzed 18 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/fpga_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/fpga_gate.db" in  1.444216s wall, 1.406250s user + 0.031250s system = 1.437500s CPU (99.5%)

RUN-1004 : used memory is 290 MB, reserved memory is 266 MB, peak memory is 296 MB
RUN-1002 : start command "read_sdc -ip FIFO ../../al_ip/FIFO.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 137438953472"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 109560320753664"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/work/anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top_module
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4027 : Net ad_delay/clk_20b is clkc2 of pll ad_delay/instance_name_my/pll_inst.
SYN-4019 : Net fx_clk_dup_1 is refclk of pll ad_delay/instance_name_my/pll_inst.
SYN-4027 : Net dac/u_rom_256x8b/clka is clkc0 of pll dac/instance_name_da/pll_inst.
SYN-4019 : Net f_m/clk_fs is refclk of pll dac/instance_name_da/pll_inst.
SYN-4027 : Net fifo/fifo_generator_0_u/clkr is clkc0 of pll pll_clk/pll_inst.
SYN-4027 : Net f_m/clk_fs is clkc1 of pll pll_clk/pll_inst.
SYN-4027 : Net ad1_clk_dup_1 is clkc2 of pll pll_clk/pll_inst.
SYN-4027 : Net clk_30m is clkc3 of pll pll_clk/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll pll_clk/pll_inst.
SYN-4024 : Net "ad0_clk_dup_1" drives clk pins.
SYN-4024 : Net "PULSE_G_dup_1" drives clk pins.
SYN-4024 : Net "csget/mcu_write_start_n" drives clk pins.
SYN-4024 : Net "f_div2/clk" drives clk pins.
SYN-4025 : Tag rtl::Net PULSE_G_dup_1 as clock net
SYN-4025 : Tag rtl::Net ad0_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net ad1_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net ad_delay/clk_20b as clock net
SYN-4025 : Tag rtl::Net clk_30m as clock net
SYN-4025 : Tag rtl::Net csget/mcu_write_start_n as clock net
SYN-4025 : Tag rtl::Net dac/u_rom_256x8b/clka as clock net
SYN-4025 : Tag rtl::Net f_div2/clk as clock net
SYN-4025 : Tag rtl::Net f_m/clk_fs as clock net
SYN-4025 : Tag rtl::Net fifo/fifo_generator_0_u/clkr as clock net
SYN-4025 : Tag rtl::Net fx_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 12 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net PULSE_G_dup_1 to drive 81 clock pins.
SYN-4015 : Create BUFG instance for clk Net ad0_clk_dup_1 to drive 77 clock pins.
SYN-4015 : Create BUFG instance for clk Net csget/mcu_write_start_n to drive 74 clock pins.
SYN-4015 : Create BUFG instance for clk Net f_div2/clk to drive 5 clock pins.
PHY-1001 : Populate physical database on model top_module.
RUN-1001 : There are total 5514 instances
RUN-0007 : 2361 luts, 512 seqs, 1701 mslices, 884 lslices, 30 pads, 9 brams, 7 dsps
RUN-1001 : There are total 8026 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5509 nets have 2 pins
RUN-1001 : 2332 nets have [3 - 5] pins
RUN-1001 : 16 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 94 nets have [21 - 99] pins
RUN-1001 : 35 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |     394     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     118     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    8    |   5   |     8      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 17
PHY-3001 : Initial placement ...
PHY-3001 : design contains 5512 instances, 2361 luts, 512 seqs, 2585 slices, 147 macros(2585 instances: 1701 mslices 884 lslices)
PHY-0007 : Cell area utilization is 38%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 30686, tnet num: 8024, tinst num: 5512, tnode num: 32711, tedge num: 54079.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 8024 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.647182s wall, 0.609375s user + 0.031250s system = 0.640625s CPU (99.0%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.07371e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 5512.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 38%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.26118e+06, overlap = 212.031
PHY-3002 : Step(2): len = 1.15194e+06, overlap = 296.5
PHY-3002 : Step(3): len = 605263, overlap = 504.531
PHY-3002 : Step(4): len = 548417, overlap = 575.375
PHY-3002 : Step(5): len = 403698, overlap = 645.844
PHY-3002 : Step(6): len = 338677, overlap = 679.531
PHY-3002 : Step(7): len = 297320, overlap = 718.594
PHY-3002 : Step(8): len = 278303, overlap = 741.031
PHY-3002 : Step(9): len = 240216, overlap = 776.969
PHY-3002 : Step(10): len = 216741, overlap = 814.188
PHY-3002 : Step(11): len = 187268, overlap = 856.875
PHY-3002 : Step(12): len = 177014, overlap = 893.594
PHY-3002 : Step(13): len = 170804, overlap = 922.062
PHY-3002 : Step(14): len = 158261, overlap = 967.531
PHY-3002 : Step(15): len = 153583, overlap = 993.281
PHY-3002 : Step(16): len = 144344, overlap = 1016.28
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.28123e-06
PHY-3002 : Step(17): len = 154870, overlap = 925.875
PHY-3002 : Step(18): len = 162236, overlap = 899.062
PHY-3002 : Step(19): len = 190949, overlap = 784.906
PHY-3002 : Step(20): len = 234514, overlap = 703.812
PHY-3002 : Step(21): len = 240575, overlap = 505.656
PHY-3002 : Step(22): len = 240316, overlap = 493.625
PHY-3002 : Step(23): len = 233302, overlap = 462.406
PHY-3002 : Step(24): len = 212241, overlap = 431.25
PHY-3002 : Step(25): len = 205528, overlap = 426.938
PHY-3002 : Step(26): len = 200527, overlap = 423.469
PHY-3002 : Step(27): len = 193442, overlap = 394.5
PHY-3002 : Step(28): len = 192116, overlap = 394.406
PHY-3002 : Step(29): len = 189930, overlap = 348.531
PHY-3002 : Step(30): len = 189880, overlap = 317.312
PHY-3002 : Step(31): len = 187032, overlap = 301.625
PHY-3002 : Step(32): len = 187862, overlap = 295.094
PHY-3002 : Step(33): len = 187897, overlap = 291.594
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.56246e-06
PHY-3002 : Step(34): len = 185925, overlap = 286.438
PHY-3002 : Step(35): len = 186241, overlap = 288.344
PHY-3002 : Step(36): len = 189223, overlap = 260.156
PHY-3002 : Step(37): len = 190838, overlap = 263.312
PHY-3002 : Step(38): len = 193320, overlap = 221.469
PHY-3002 : Step(39): len = 196737, overlap = 219.594
PHY-3002 : Step(40): len = 201185, overlap = 218.938
PHY-3002 : Step(41): len = 205187, overlap = 203.125
PHY-3002 : Step(42): len = 205642, overlap = 183.375
PHY-3002 : Step(43): len = 207356, overlap = 176.656
PHY-3002 : Step(44): len = 209272, overlap = 158
PHY-3002 : Step(45): len = 207321, overlap = 155.594
PHY-3002 : Step(46): len = 206294, overlap = 146.281
PHY-3002 : Step(47): len = 206095, overlap = 146.562
PHY-3002 : Step(48): len = 202159, overlap = 140.5
PHY-3002 : Step(49): len = 202235, overlap = 140.656
PHY-3002 : Step(50): len = 202143, overlap = 129.406
PHY-3002 : Step(51): len = 201771, overlap = 103.531
PHY-3002 : Step(52): len = 202379, overlap = 98.75
PHY-3002 : Step(53): len = 202624, overlap = 94.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.12492e-06
PHY-3002 : Step(54): len = 201776, overlap = 92.7188
PHY-3002 : Step(55): len = 201922, overlap = 92.9375
PHY-3002 : Step(56): len = 204528, overlap = 89.9375
PHY-3002 : Step(57): len = 205319, overlap = 86.5938
PHY-3002 : Step(58): len = 206563, overlap = 82.6562
PHY-3002 : Step(59): len = 207700, overlap = 84.8125
PHY-3002 : Step(60): len = 208374, overlap = 76.7188
PHY-3002 : Step(61): len = 209251, overlap = 78.5938
PHY-3002 : Step(62): len = 211518, overlap = 69.0938
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.82498e-05
PHY-3002 : Step(63): len = 212986, overlap = 62.75
PHY-3002 : Step(64): len = 213887, overlap = 62.5312
PHY-3002 : Step(65): len = 215224, overlap = 64.5312
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.012062s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (259.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8026.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 349208, over cnt = 1703(4%), over = 9599, worst = 43
PHY-1001 : End global iterations;  0.597971s wall, 0.671875s user + 0.046875s system = 0.718750s CPU (120.2%)

PHY-1001 : Congestion index: top1 = 104.74, top5 = 73.06, top10 = 59.43, top15 = 51.20.
PHY-3001 : End congestion estimation;  0.715853s wall, 0.781250s user + 0.062500s system = 0.843750s CPU (117.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8024 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.150341s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (93.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.22954e-06
PHY-3002 : Step(66): len = 206641, overlap = 203.156
PHY-3002 : Step(67): len = 206641, overlap = 203.156
PHY-3002 : Step(68): len = 199810, overlap = 180.531
PHY-3002 : Step(69): len = 200199, overlap = 180.969
PHY-3002 : Step(70): len = 197498, overlap = 207.5
PHY-3002 : Step(71): len = 197498, overlap = 207.5
PHY-3002 : Step(72): len = 194982, overlap = 240.969
PHY-3002 : Step(73): len = 194860, overlap = 240.656
PHY-3002 : Step(74): len = 192853, overlap = 256.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.45908e-06
PHY-3002 : Step(75): len = 191314, overlap = 255.969
PHY-3002 : Step(76): len = 191296, overlap = 255.469
PHY-3002 : Step(77): len = 191267, overlap = 255.844
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.91817e-06
PHY-3002 : Step(78): len = 191513, overlap = 249.406
PHY-3002 : Step(79): len = 191730, overlap = 248
PHY-3002 : Step(80): len = 193769, overlap = 243.531
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.83634e-06
PHY-3002 : Step(81): len = 197476, overlap = 213.344
PHY-3002 : Step(82): len = 197476, overlap = 213.344
PHY-3002 : Step(83): len = 199297, overlap = 199.5
PHY-3002 : Step(84): len = 199862, overlap = 199.188
PHY-3002 : Step(85): len = 202522, overlap = 180.812
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 45%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 1271/8026.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 349496, over cnt = 1750(4%), over = 9597, worst = 43
PHY-1001 : End global iterations;  0.513142s wall, 0.609375s user + 0.093750s system = 0.703125s CPU (137.0%)

PHY-1001 : Congestion index: top1 = 97.46, top5 = 70.74, top10 = 58.46, top15 = 51.16.
PHY-3001 : End congestion estimation;  0.654048s wall, 0.750000s user + 0.093750s system = 0.843750s CPU (129.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8024 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.154005s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (101.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.74147e-05
PHY-3002 : Step(86): len = 204579, overlap = 319.906
PHY-3002 : Step(87): len = 204938, overlap = 322.531
PHY-3002 : Step(88): len = 210306, overlap = 272.875
PHY-3002 : Step(89): len = 208386, overlap = 260.125
PHY-3002 : Step(90): len = 208314, overlap = 260.438
PHY-3002 : Step(91): len = 207933, overlap = 260.156
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.48293e-05
PHY-3002 : Step(92): len = 215644, overlap = 244.344
PHY-3002 : Step(93): len = 216557, overlap = 242.969
PHY-3002 : Step(94): len = 228522, overlap = 179.906
PHY-3002 : Step(95): len = 232379, overlap = 180.688
PHY-3002 : Step(96): len = 238281, overlap = 162.875
PHY-3002 : Step(97): len = 234814, overlap = 162.938
PHY-3002 : Step(98): len = 234319, overlap = 163.906
PHY-3002 : Step(99): len = 231447, overlap = 144.156
PHY-3002 : Step(100): len = 229565, overlap = 144.906
PHY-3002 : Step(101): len = 229565, overlap = 144.906
PHY-3002 : Step(102): len = 228155, overlap = 146
PHY-3002 : Step(103): len = 228155, overlap = 146
PHY-3002 : Step(104): len = 227429, overlap = 143.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.96586e-05
PHY-3002 : Step(105): len = 241597, overlap = 107.406
PHY-3002 : Step(106): len = 242758, overlap = 107.312
PHY-3002 : Step(107): len = 244611, overlap = 107.531
PHY-3002 : Step(108): len = 245360, overlap = 108.875
PHY-3002 : Step(109): len = 249049, overlap = 109.219
PHY-3002 : Step(110): len = 259315, overlap = 98.0312
PHY-3002 : Step(111): len = 254669, overlap = 87.0312
PHY-3002 : Step(112): len = 253791, overlap = 86.5
PHY-3002 : Step(113): len = 252533, overlap = 94.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000139317
PHY-3002 : Step(114): len = 256698, overlap = 94.9375
PHY-3002 : Step(115): len = 263728, overlap = 100.188
PHY-3002 : Step(116): len = 278405, overlap = 99.5
PHY-3002 : Step(117): len = 294788, overlap = 83.625
PHY-3002 : Step(118): len = 289357, overlap = 96.5938
PHY-3002 : Step(119): len = 281960, overlap = 94.375
PHY-3002 : Step(120): len = 277538, overlap = 92.1562
PHY-3002 : Step(121): len = 277558, overlap = 100.031
PHY-3002 : Step(122): len = 278063, overlap = 99.6562
PHY-3002 : Step(123): len = 278538, overlap = 94.2812
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000278634
PHY-3002 : Step(124): len = 282899, overlap = 95.25
PHY-3002 : Step(125): len = 293878, overlap = 88.5
PHY-3002 : Step(126): len = 304081, overlap = 80.625
PHY-3002 : Step(127): len = 314920, overlap = 77.4375
PHY-3002 : Step(128): len = 314562, overlap = 66.625
PHY-3002 : Step(129): len = 311389, overlap = 71.2188
PHY-3002 : Step(130): len = 307389, overlap = 47.6562
PHY-3002 : Step(131): len = 305829, overlap = 40.3438
PHY-3002 : Step(132): len = 305194, overlap = 40.2812
PHY-3002 : Step(133): len = 305541, overlap = 34.9688
PHY-3002 : Step(134): len = 305895, overlap = 30.4688
PHY-3002 : Step(135): len = 303810, overlap = 35.25
PHY-3002 : Step(136): len = 302436, overlap = 38.5625
PHY-3002 : Step(137): len = 302135, overlap = 37.3438
PHY-3002 : Step(138): len = 302247, overlap = 37.5312
PHY-3002 : Step(139): len = 301945, overlap = 36.5
PHY-3002 : Step(140): len = 301985, overlap = 35
PHY-3002 : Step(141): len = 302241, overlap = 34.9062
PHY-3002 : Step(142): len = 302401, overlap = 38.1875
PHY-3002 : Step(143): len = 302054, overlap = 39.7812
PHY-3002 : Step(144): len = 301719, overlap = 38.7188
PHY-3002 : Step(145): len = 301900, overlap = 39.9062
PHY-3002 : Step(146): len = 302322, overlap = 35.375
PHY-3002 : Step(147): len = 302115, overlap = 36.8438
PHY-3002 : Step(148): len = 301752, overlap = 38.375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000557269
PHY-3002 : Step(149): len = 304822, overlap = 38.5
PHY-3002 : Step(150): len = 312668, overlap = 34.5938
PHY-3002 : Step(151): len = 317543, overlap = 32.8438
PHY-3002 : Step(152): len = 320394, overlap = 36.0312
PHY-3002 : Step(153): len = 321833, overlap = 36.4375
PHY-3002 : Step(154): len = 321800, overlap = 33.8438
PHY-3002 : Step(155): len = 321382, overlap = 35
PHY-3002 : Step(156): len = 321364, overlap = 30.6875
PHY-3002 : Step(157): len = 321284, overlap = 33.8125
PHY-3002 : Step(158): len = 321815, overlap = 34.6562
PHY-3002 : Step(159): len = 322716, overlap = 34.5938
PHY-3002 : Step(160): len = 323416, overlap = 34.9688
PHY-3002 : Step(161): len = 323459, overlap = 33.8125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00111454
PHY-3002 : Step(162): len = 324578, overlap = 34
PHY-3002 : Step(163): len = 326555, overlap = 34.25
PHY-3002 : Step(164): len = 330711, overlap = 33.5938
PHY-3002 : Step(165): len = 334550, overlap = 34.6875
PHY-3002 : Step(166): len = 338439, overlap = 33.5312
PHY-3002 : Step(167): len = 340927, overlap = 32.0625
PHY-3002 : Step(168): len = 341623, overlap = 32.4375
PHY-3002 : Step(169): len = 341423, overlap = 32.2812
PHY-3002 : Step(170): len = 340551, overlap = 33.0625
PHY-3002 : Step(171): len = 339037, overlap = 34.5625
PHY-3002 : Step(172): len = 337677, overlap = 33.0938
PHY-3002 : Step(173): len = 337527, overlap = 32.5938
PHY-3002 : Step(174): len = 338037, overlap = 32.375
PHY-3002 : Step(175): len = 338173, overlap = 32.375
PHY-3002 : Step(176): len = 338688, overlap = 32.4375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00198963
PHY-3002 : Step(177): len = 339268, overlap = 32.25
PHY-3002 : Step(178): len = 342918, overlap = 33.1875
PHY-3002 : Step(179): len = 344563, overlap = 32.5938
PHY-3002 : Step(180): len = 347394, overlap = 30.4375
PHY-3002 : Step(181): len = 351708, overlap = 30.0312
PHY-3002 : Step(182): len = 354073, overlap = 27.3125
PHY-3002 : Step(183): len = 355157, overlap = 26.1875
PHY-3002 : Step(184): len = 355337, overlap = 25.9688
PHY-3002 : Step(185): len = 355086, overlap = 25.7188
PHY-3002 : Step(186): len = 354719, overlap = 26.125
PHY-3002 : Step(187): len = 354391, overlap = 25.9062
PHY-3002 : Step(188): len = 354614, overlap = 26.9375
PHY-3002 : Step(189): len = 355112, overlap = 26.5312
PHY-3002 : Step(190): len = 355805, overlap = 27.25
PHY-3002 : Step(191): len = 356587, overlap = 25.7812
PHY-3002 : Step(192): len = 357205, overlap = 25.75
PHY-3002 : Step(193): len = 357525, overlap = 25.9688
PHY-3002 : Step(194): len = 357846, overlap = 25.625
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.0037931
PHY-3002 : Step(195): len = 358275, overlap = 25.375
PHY-3002 : Step(196): len = 360668, overlap = 25.4375
PHY-3002 : Step(197): len = 362390, overlap = 25.375
PHY-3002 : Step(198): len = 363281, overlap = 25.75
PHY-3002 : Step(199): len = 364406, overlap = 25.625
PHY-3002 : Step(200): len = 365057, overlap = 25.9375
PHY-3002 : Step(201): len = 365562, overlap = 25.9375
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 30686, tnet num: 8024, tinst num: 5512, tnode num: 32711, tedge num: 54079.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 207.44 peak overflow 1.88
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 19/8026.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 603776, over cnt = 1850(5%), over = 6937, worst = 21
PHY-1001 : End global iterations;  0.759808s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (139.8%)

PHY-1001 : Congestion index: top1 = 68.62, top5 = 54.32, top10 = 47.08, top15 = 42.69.
PHY-1001 : End incremental global routing;  0.904747s wall, 1.187500s user + 0.015625s system = 1.203125s CPU (133.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 8024 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.190394s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (98.5%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.226453s wall, 1.515625s user + 0.015625s system = 1.531250s CPU (124.9%)

OPT-1001 : Current memory(MB): used = 421, reserve = 401, peak = 424.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6570/8026.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 603776, over cnt = 1850(5%), over = 6937, worst = 21
PHY-1002 : len = 631800, over cnt = 1203(3%), over = 3282, worst = 18
PHY-1002 : len = 647648, over cnt = 435(1%), over = 1169, worst = 18
PHY-1002 : len = 651152, over cnt = 142(0%), over = 402, worst = 18
PHY-1002 : len = 653576, over cnt = 13(0%), over = 37, worst = 16
PHY-1001 : End global iterations;  0.760312s wall, 1.203125s user + 0.015625s system = 1.218750s CPU (160.3%)

PHY-1001 : Congestion index: top1 = 48.43, top5 = 41.76, top10 = 38.19, top15 = 35.87.
OPT-1001 : End congestion update;  0.898995s wall, 1.343750s user + 0.015625s system = 1.359375s CPU (151.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8024 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.108914s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (100.4%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  1.008014s wall, 1.453125s user + 0.015625s system = 1.468750s CPU (145.7%)

OPT-1001 : Current memory(MB): used = 425, reserve = 404, peak = 425.
OPT-1001 : End physical optimization;  2.938196s wall, 3.640625s user + 0.031250s system = 3.671875s CPU (125.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2361 LUT to BLE ...
SYN-4008 : Packed 2361 LUT and 267 SEQ to BLE.
SYN-4003 : Packing 245 remaining SEQ's ...
SYN-4005 : Packed 95 SEQ with LUT/SLICE
SYN-4006 : 2011 single LUT's are left
SYN-4006 : 150 single SEQ's are left
SYN-4011 : Packing model "top_module" (AL_USER_NORMAL) with 2511/5244 primitive instances ...
PHY-3001 : End packing;  0.134398s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (104.6%)

PHY-1001 : Populate physical database on model top_module.
RUN-1001 : There are total 3945 instances
RUN-1001 : 1945 mslices, 1944 lslices, 30 pads, 9 brams, 7 dsps
RUN-1001 : There are total 7778 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5279 nets have 2 pins
RUN-1001 : 2316 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 95 nets have [21 - 99] pins
RUN-1001 : 34 nets have 100+ pins
PHY-3001 : design contains 3943 instances, 3889 slices, 147 macros(2585 instances: 1701 mslices 884 lslices)
PHY-3001 : Cell area utilization is 46%
PHY-3001 : After packing: Len = 364509, Over = 48
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 46%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5293/7778.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 641272, over cnt = 442(1%), over = 535, worst = 9
PHY-1002 : len = 641440, over cnt = 257(0%), over = 282, worst = 3
PHY-1002 : len = 642904, over cnt = 121(0%), over = 132, worst = 2
PHY-1002 : len = 643840, over cnt = 22(0%), over = 27, worst = 2
PHY-1002 : len = 644160, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.627920s wall, 0.671875s user + 0.046875s system = 0.718750s CPU (114.5%)

PHY-1001 : Congestion index: top1 = 47.76, top5 = 40.88, top10 = 37.32, top15 = 35.10.
PHY-3001 : End congestion estimation;  0.783091s wall, 0.828125s user + 0.046875s system = 0.875000s CPU (111.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 29751, tnet num: 7776, tinst num: 3943, tnode num: 31356, tedge num: 52939.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7776 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.140672s wall, 1.125000s user + 0.000000s system = 1.125000s CPU (98.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.25635e-05
PHY-3002 : Step(202): len = 330014, overlap = 45
PHY-3002 : Step(203): len = 324019, overlap = 46
PHY-3002 : Step(204): len = 316886, overlap = 44.5
PHY-3002 : Step(205): len = 315753, overlap = 43.75
PHY-3002 : Step(206): len = 311176, overlap = 52
PHY-3002 : Step(207): len = 306364, overlap = 58.5
PHY-3002 : Step(208): len = 302224, overlap = 66
PHY-3002 : Step(209): len = 299882, overlap = 63.5
PHY-3002 : Step(210): len = 297643, overlap = 67.25
PHY-3002 : Step(211): len = 293612, overlap = 68.75
PHY-3002 : Step(212): len = 291697, overlap = 66.75
PHY-3002 : Step(213): len = 291355, overlap = 65
PHY-3002 : Step(214): len = 289400, overlap = 69.75
PHY-3002 : Step(215): len = 289078, overlap = 67.5
PHY-3002 : Step(216): len = 288287, overlap = 65.25
PHY-3002 : Step(217): len = 287721, overlap = 66.5
PHY-3002 : Step(218): len = 287067, overlap = 65.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000125127
PHY-3002 : Step(219): len = 293319, overlap = 55.5
PHY-3002 : Step(220): len = 294159, overlap = 55
PHY-3002 : Step(221): len = 297637, overlap = 53
PHY-3002 : Step(222): len = 298302, overlap = 52.5
PHY-3002 : Step(223): len = 302527, overlap = 52.75
PHY-3002 : Step(224): len = 304683, overlap = 48.75
PHY-3002 : Step(225): len = 305037, overlap = 47.25
PHY-3002 : Step(226): len = 305174, overlap = 47.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000250254
PHY-3002 : Step(227): len = 311154, overlap = 47.25
PHY-3002 : Step(228): len = 313196, overlap = 48
PHY-3002 : Step(229): len = 319840, overlap = 48.75
PHY-3002 : Step(230): len = 324939, overlap = 48.75
PHY-3002 : Step(231): len = 320423, overlap = 51.25
PHY-3002 : Step(232): len = 319108, overlap = 51.75
PHY-3002 : Step(233): len = 317392, overlap = 50.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.662607s wall, 0.453125s user + 1.343750s system = 1.796875s CPU (271.2%)

PHY-3001 : Trial Legalized: Len = 343058
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 44%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 211/7778.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 559120, over cnt = 1118(3%), over = 2240, worst = 8
PHY-1002 : len = 570248, over cnt = 677(1%), over = 1072, worst = 8
PHY-1002 : len = 578488, over cnt = 234(0%), over = 371, worst = 7
PHY-1002 : len = 580544, over cnt = 151(0%), over = 224, worst = 7
PHY-1002 : len = 583016, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.435346s wall, 1.906250s user + 0.015625s system = 1.921875s CPU (133.9%)

PHY-1001 : Congestion index: top1 = 44.01, top5 = 38.42, top10 = 35.18, top15 = 33.06.
PHY-3001 : End congestion estimation;  1.630135s wall, 2.093750s user + 0.015625s system = 2.109375s CPU (129.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7776 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.199573s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (101.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.88428e-05
PHY-3002 : Step(234): len = 327156, overlap = 6.25
PHY-3002 : Step(235): len = 320230, overlap = 14.25
PHY-3002 : Step(236): len = 317657, overlap = 14.25
PHY-3002 : Step(237): len = 316880, overlap = 14.5
PHY-3002 : Step(238): len = 316035, overlap = 14.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000177686
PHY-3002 : Step(239): len = 319479, overlap = 13
PHY-3002 : Step(240): len = 320769, overlap = 13.25
PHY-3002 : Step(241): len = 323730, overlap = 11.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000355371
PHY-3002 : Step(242): len = 330208, overlap = 11.25
PHY-3002 : Step(243): len = 333333, overlap = 10.75
PHY-3002 : Step(244): len = 336312, overlap = 11.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009054s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (172.6%)

PHY-3001 : Legalized: Len = 339316, Over = 0
PHY-3001 : Spreading special nets. 13 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.018900s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.7%)

PHY-3001 : 19 instances has been re-located, deltaX = 4, deltaY = 9, maxDist = 1.
PHY-3001 : Final: Len = 339466, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 29751, tnet num: 7776, tinst num: 3943, tnode num: 31356, tedge num: 52939.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2722/7778.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 568720, over cnt = 922(2%), over = 1586, worst = 9
PHY-1002 : len = 573528, over cnt = 637(1%), over = 926, worst = 6
PHY-1002 : len = 579592, over cnt = 290(0%), over = 420, worst = 6
PHY-1002 : len = 583128, over cnt = 100(0%), over = 144, worst = 4
PHY-1002 : len = 585192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.125210s wall, 1.406250s user + 0.015625s system = 1.421875s CPU (126.4%)

PHY-1001 : Congestion index: top1 = 44.38, top5 = 37.93, top10 = 34.96, top15 = 33.05.
PHY-1001 : End incremental global routing;  1.320080s wall, 1.593750s user + 0.015625s system = 1.609375s CPU (121.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7776 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.214222s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (102.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.694166s wall, 1.968750s user + 0.015625s system = 1.984375s CPU (117.1%)

OPT-1001 : Current memory(MB): used = 446, reserve = 426, peak = 449.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6314/7778.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 585192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.073047s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (107.0%)

PHY-1001 : Congestion index: top1 = 44.38, top5 = 37.93, top10 = 34.96, top15 = 33.05.
OPT-1001 : End congestion update;  0.247041s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (101.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7776 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.170889s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (100.6%)

OPT-0007 : Start: WNS 999045 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.418058s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (100.9%)

OPT-1001 : Current memory(MB): used = 448, reserve = 429, peak = 449.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7776 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.151505s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (103.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 6314/7778.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 585192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.078890s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (99.0%)

PHY-1001 : Congestion index: top1 = 44.38, top5 = 37.93, top10 = 34.96, top15 = 33.05.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7776 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.141879s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (99.1%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 999045 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 44.034483
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.706773s wall, 4.203125s user + 0.015625s system = 4.218750s CPU (113.8%)

RUN-1003 : finish command "place" in  21.442767s wall, 40.515625s user + 8.640625s system = 49.156250s CPU (229.2%)

RUN-1004 : used memory is 422 MB, reserved memory is 403 MB, peak memory is 449 MB
RUN-1002 : start command "export_db fpga_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db fpga_place.db" in  1.678313s wall, 2.703125s user + 0.015625s system = 2.718750s CPU (162.0%)

RUN-1004 : used memory is 435 MB, reserved memory is 420 MB, peak memory is 490 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/work/anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3945 instances
RUN-1001 : 1945 mslices, 1944 lslices, 30 pads, 9 brams, 7 dsps
RUN-1001 : There are total 7778 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 5279 nets have 2 pins
RUN-1001 : 2316 nets have [3 - 5] pins
RUN-1001 : 14 nets have [6 - 10] pins
RUN-1001 : 37 nets have [11 - 20] pins
RUN-1001 : 95 nets have [21 - 99] pins
RUN-1001 : 34 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 29751, tnet num: 7776, tinst num: 3943, tnode num: 31356, tedge num: 52939.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 1945 mslices, 1944 lslices, 30 pads, 9 brams, 7 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7776 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 553792, over cnt = 1126(3%), over = 2240, worst = 8
PHY-1002 : len = 564032, over cnt = 692(1%), over = 1106, worst = 8
PHY-1002 : len = 572640, over cnt = 262(0%), over = 404, worst = 7
PHY-1002 : len = 577632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.365603s wall, 1.718750s user + 0.093750s system = 1.812500s CPU (132.7%)

PHY-1001 : Congestion index: top1 = 44.20, top5 = 38.04, top10 = 34.79, top15 = 32.76.
PHY-1001 : End global routing;  1.556431s wall, 1.921875s user + 0.093750s system = 2.015625s CPU (129.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 472, reserve = 454, peak = 490.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net PULSE_G_syn_5 will be merged with clock PULSE_G_dup_1
PHY-1001 : clock net ad0_clk_syn_7 will be merged with clock ad0_clk_dup_1
PHY-1001 : net ad1_clk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : net fx_clk_dup_1 will be routed on clock mesh
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : clock net f_div2/clk_syn_4 will be merged with clock f_div2/clk
PHY-1001 : net f_m/clk_fs will be routed on clock mesh
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 720, reserve = 705, peak = 720.
PHY-1001 : End build detailed router design. 4.803277s wall, 4.687500s user + 0.093750s system = 4.781250s CPU (99.5%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 40576, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End initial clock net routed; 3.642614s wall, 3.609375s user + 0.015625s system = 3.625000s CPU (99.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 40592, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.025233s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (123.8%)

PHY-1001 : Current memory(MB): used = 752, reserve = 738, peak = 752.
PHY-1001 : End phase 1; 3.676667s wall, 3.640625s user + 0.015625s system = 3.656250s CPU (99.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 26% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 68% nets.
PHY-1022 : len = 1.96134e+06, over cnt = 1146(0%), over = 1151, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 757, reserve = 743, peak = 758.
PHY-1001 : End initial routed; 31.383668s wall, 42.625000s user + 0.296875s system = 42.921875s CPU (136.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5305(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.693    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.553582s wall, 1.546875s user + 0.000000s system = 1.546875s CPU (99.6%)

PHY-1001 : Current memory(MB): used = 765, reserve = 750, peak = 765.
PHY-1001 : End phase 2; 32.937321s wall, 44.171875s user + 0.296875s system = 44.468750s CPU (135.0%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.96134e+06, over cnt = 1146(0%), over = 1151, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.029112s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (107.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.89979e+06, over cnt = 464(0%), over = 466, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 9.065977s wall, 9.234375s user + 0.000000s system = 9.234375s CPU (101.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.8688e+06, over cnt = 51(0%), over = 51, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 5.010060s wall, 5.218750s user + 0.000000s system = 5.218750s CPU (104.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.86453e+06, over cnt = 8(0%), over = 8, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.646617s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (101.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.86442e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.145952s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (96.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/5305(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.693    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.365274s wall, 1.375000s user + 0.000000s system = 1.375000s CPU (100.7%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-1001 : 279 feed throughs used by 69 nets
PHY-1001 : End commit to database; 1.797627s wall, 1.781250s user + 0.000000s system = 1.781250s CPU (99.1%)

PHY-1001 : Current memory(MB): used = 812, reserve = 799, peak = 812.
PHY-1001 : End phase 3; 18.266980s wall, 18.625000s user + 0.000000s system = 18.625000s CPU (102.0%)

PHY-1003 : Routed, final wirelength = 1.86442e+06
PHY-1001 : Current memory(MB): used = 813, reserve = 800, peak = 813.
PHY-1001 : End export database. 0.030161s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (51.8%)

PHY-1001 : End detail routing;  60.032758s wall, 71.453125s user + 0.406250s system = 71.859375s CPU (119.7%)

RUN-1003 : finish command "route" in  62.814574s wall, 74.593750s user + 0.500000s system = 75.093750s CPU (119.5%)

RUN-1004 : used memory is 770 MB, reserved memory is 759 MB, peak memory is 813 MB
RUN-1002 : start command "report_area -io_info -file fpga_phy.area"
RUN-1001 : standard
***Report Model: top_module Device: EG4X20BG256***

IO Statistics
#IO                        30
  #input                   17
  #output                  13
  #inout                    0

Utilization Statistics
#lut                     7531   out of  19600   38.42%
#reg                      598   out of  19600    3.05%
#le                      7681
  #lut only              7083   out of   7681   92.21%
  #reg only               150   out of   7681    1.95%
  #lut&reg                448   out of   7681    5.83%
#dsp                        7   out of     29   24.14%
#bram                       9   out of     64   14.06%
  #bram9k                   9
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       30   out of    188   15.96%
  #ireg                    10
  #oreg                     1
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                       4   out of     16   25.00%

Clock Resource Statistics
Index     ClockNet                        Type               DriverType         Driver                                      Fanout
#1        f_m/clk_fs                      GCLK               pll                pll_clk/pll_inst.clkc1                      136
#2        fifo/fifo_generator_0_u/clkr    GCLK               pll                pll_clk/pll_inst.clkc0                      90
#3        ad0_clk_dup_1                   GCLK               mslice             ad0_clk_syn_14.f1                           58
#4        csget/mcu_write_start_n         GCLK               lslice             spi_slave/tx_flag_n_syn_23.f1               51
#5        PULSE_G_dup_1                   GCLK               lslice             PULSE_G_syn_9.f1                            50
#6        ad_delay/clk_20b                GCLK               pll                ad_delay/instance_name_my/pll_inst.clkc2    22
#7        ad1_clk_dup_1                   GCLK               pll                pll_clk/pll_inst.clkc2                      3
#8        f_div2/clk                      GCLK               lslice             f_div/reg0_syn_26.q0                        3
#9        dac/u_rom_256x8b/clka           GCLK               pll                dac/instance_name_da/pll_inst.clkc0         1
#10       fx_clk_dup_1                    GeneralRouting     io                 fx_clk_syn_2.di                             1
#11       sys_clk_dup_1                   GeneralRouting     io                 sys_clk_syn_2.di                            1
#12       clk_30m                         GCLK               pll                pll_clk/pll_inst.clkc3                      0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ad0_data[7]      INPUT        G16        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[6]      INPUT        F15        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[5]      INPUT        D11        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[4]      INPUT        E11        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[3]      INPUT        E15        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[2]      INPUT        C16        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[1]      INPUT        B16        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[0]      INPUT        B14        LVCMOS25          N/A          PULLUP      IREG    
    cs_n_i         INPUT        J16        LVCMOS25          N/A          PULLUP      IREG    
  fifo_rst_n       INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
    fx_clk         INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
    mosi_i         INPUT        M16        LVCMOS25          N/A          PULLUP      NONE    
    sclk_i         INPUT        N16        LVCMOS25          N/A          PULLUP      IREG    
      sel          INPUT        P15        LVCMOS25          N/A          PULLUP      NONE    
     sel1          INPUT        R15        LVCMOS25          N/A          PULLUP      NONE    
    sys_clk        INPUT         T8        LVCMOS25          N/A          PULLUP      NONE    
   sys_rst_n       INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
    PULSE_G       OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    ad0_clk       OUTPUT        H16        LVCMOS25           8            NONE       NONE    
    ad1_clk       OUTPUT        A13        LVCMOS25           8            NONE       NONE    
    da_clk        OUTPUT        H15        LVCMOS25           8            NONE       NONE    
  da_data[7]      OUTPUT        F16        LVCMOS25           8            NONE       NONE    
  da_data[6]      OUTPUT        E16        LVCMOS25           8            NONE       NONE    
  da_data[5]      OUTPUT        C10        LVCMOS25           8            NONE       NONE    
  da_data[4]      OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  da_data[3]      OUTPUT        D16        LVCMOS25           8            NONE       NONE    
  da_data[2]      OUTPUT        C15        LVCMOS25           8            NONE       NONE    
  da_data[1]      OUTPUT        B15        LVCMOS25           8            NONE       NONE    
  da_data[0]      OUTPUT        A14        LVCMOS25           8            NONE       NONE    
    miso_o        OUTPUT        K15        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+-----------------------------------------------------------------------------------------------------------------------+
|Instance                  |Module                                 |le     |lut     |ripple  |seq     |bram    |dsp     |
+-----------------------------------------------------------------------------------------------------------------------+
|top                       |top_module                             |7681   |4946    |2585    |609     |9       |7       |
|  ad_delay                |ad_delay_module                        |56     |37      |19      |36      |0       |0       |
|    instance_name_my      |clk_wiz_1                              |2      |2       |0       |0       |0       |0       |
|  adget                   |ADC_get_module                         |4      |4       |0       |3       |0       |0       |
|  csget                   |detect_module                          |0      |0       |0       |0       |0       |0       |
|  dac                     |DA_top_module                          |10     |5       |5       |8       |1       |0       |
|    instance_name_da      |clk_wiz_2                              |0      |0       |0       |0       |0       |0       |
|    u_da_wave_send        |DA_module                              |10     |5       |5       |8       |0       |0       |
|    u_rom_256x8b          |blk_mem_gen_0                          |0      |0       |0       |0       |1       |0       |
|  f_div                   |f_div10_module                         |5      |5       |0       |5       |0       |0       |
|  f_div2                  |f_div10_module                         |5      |5       |0       |5       |0       |0       |
|  f_m                     |f_measure_module                       |6592   |4331    |2184    |292     |0       |7       |
|  fifo                    |fifo_module                            |212    |107     |32      |168     |8       |0       |
|    fifo_generator_0_u    |FIFO                                   |149    |85      |32      |106     |8       |0       |
|      ram_inst            |ram_infer_FIFO                         |0      |0       |0       |0       |8       |0       |
|      rd_to_wr_cross_inst |fifo_cross_domain_addr_process_al_FIFO |35     |16      |0       |35      |0       |0       |
|      wr_to_rd_cross_inst |fifo_cross_domain_addr_process_al_FIFO |46     |35      |0       |46      |0       |0       |
|  mux                     |mux2_module                            |67     |61      |6       |59      |0       |0       |
|  pll_clk                 |clk_wizz_0                             |0      |0       |0       |0       |0       |0       |
|  pulse_get               |pulse                                  |21     |11      |10      |1       |0       |0       |
|  spi_slave               |SPI_slave_module                       |62     |54      |8       |19      |0       |0       |
+-----------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       5245  
    #2          2       143   
    #3          3       2088  
    #4          4        83   
    #5        5-10       17   
    #6        11-50      71   
    #7       51-100      55   
    #8       101-500     29   
  Average     2.78            

RUN-1002 : start command "export_db fpga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db fpga_pr.db" in  1.927152s wall, 3.296875s user + 0.015625s system = 3.312500s CPU (171.9%)

RUN-1004 : used memory is 771 MB, reserved memory is 761 MB, peak memory is 826 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 16, tpin num: 29751, tnet num: 7776, tinst num: 3943, tnode num: 31356, tedge num: 52939.
TMR-2508 : Levelizing timing graph completed, there are 2705 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file fpga_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 7776 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 12 (12 unconstrainted).
TMR-5009 WARNING: No clock constraint on 12 clock net(s): 
		PULSE_G_syn_5
		ad0_clk_syn_7
		ad1_clk_dup_1
		ad_delay/clk_20b
		clk_30m
		csget/mcu_write_start_n_syn_2
		dac/u_rom_256x8b/clka
		f_div2/clk_syn_4
		f_m/clk_fs
		fifo/fifo_generator_0_u/clkr
		fx_clk_dup_1
		sys_clk_dup_1
USR-6122 CRITICAL-WARNING: No clock constraint on PLL ad_delay/instance_name_my/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL pll_clk/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL dac/instance_name_da/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in fpga_phy.timing, timing summary in fpga_phy.tsm.
RUN-1002 : start command "export_bid fpga_inst.bid"
PRG-1000 : <!-- HMAC is: fbad60c6debaf2a743d62dceaacd744ca2dc3b60e5cee8ed4abf5abb98f9b79e -->
RUN-1002 : start command "bitgen -bit fpga.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3943
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 7778, pip num: 91891
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 279
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3164 valid insts, and 284383 bits set as '1'.
BIT-1004 : the usercode register value: 00000000111111000000000000000000
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file fpga.bit.
RUN-1003 : finish command "bitgen -bit fpga.bit" in  10.218699s wall, 115.375000s user + 0.109375s system = 115.484375s CPU (1130.1%)

RUN-1004 : used memory is 820 MB, reserved memory is 817 MB, peak memory is 984 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240709_103634.log"
