set_location "\TFTSHIELD_1:SPIM_1:BSPIM:tx_status_0\" macrocell 2 0 0 2
set_location "\SPIS_1:BSPIS:es3:SPISlave:tx_load\" macrocell 2 2 1 0
set_location "Net_40" macrocell 2 2 0 0
set_location "\WaveDAC8_1:Net_107\" macrocell 3 1 0 2
set_location "\TFTSHIELD_1:SPIM_1:BSPIM:tx_status_4\" macrocell 2 3 0 3
set_location "\SPIS_1:BSPIS:es3:SPISlave:TxStsReg\" statusicell 2 3 4 
set_location "\SPIS_1:BSPIS:es3:SPISlave:mosi_tmp\" macrocell 2 1 0 2
set_location "\TFTSHIELD_1:SPIM_1:BSPIM:RxStsReg\" statusicell 2 0 4 
set_location "\SPIS_1:BSPIS:es3:SPISlave:byte_complete\" macrocell 2 3 0 1
set_location "\WaveDAC8_1:Net_183\" macrocell 3 1 0 0
set_location "\TFTSHIELD_1:SPIM_1:BSPIM:cnt_enable\" macrocell 3 0 1 3
set_location "Net_42" macrocell 3 3 0 0
set_location "\SPIS_1:BSPIS:es3:SPISlave:rx_status_4\" macrocell 3 1 1 2
set_location "Net_41" macrocell 2 3 1 0
set_location "\TFTSHIELD_1:SPIM_1:BSPIM:state_2\" macrocell 3 1 1 0
set_location "\TFTSHIELD_1:SPIM_1:BSPIM:state_0\" macrocell 2 0 1 3
set_location "\WaveDAC8_1:Net_134\" macrocell 3 1 0 1
set_location "\SPIS_1:BSPIS:es3:SPISlave:mosi_to_dp\" macrocell 2 1 1 1
set_location "\SPIS_1:BSPIS:es3:SPISlave:dpcounter_one_reg\" macrocell 2 2 1 2
set_location "\TFTSHIELD_1:SPIM_1:BSPIM:load_rx_data\" macrocell 2 3 0 2
set_location "\TFTSHIELD_1:SPIM_1:BSPIM:BitCounter\" count7cell 3 0 7 
set_location "\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun_fin\" macrocell 3 2 0 2
set_location "\TFTSHIELD_1:SPIM_1:BSPIM:sR8:Dp:u0\" datapathcell 2 2 2 
set_location "\SPIS_1:BSPIS:es3:SPISlave:rx_buf_overrun\" macrocell 3 1 0 3
set_location "\TFTSHIELD_1:SPIM_1:BSPIM:state_1\" macrocell 3 3 0 2
set_location "\SPIS_1:BSPIS:es3:SPISlave:tx_status_0\" macrocell 2 3 0 0
set_location "\SPIS_1:BSPIS:es3:SPISlave:mosi_buf_overrun\" macrocell 3 2 0 3
set_location "\TFTSHIELD_1:SPIM_1:BSPIM:rx_status_6\" macrocell 2 0 1 0
set_location "\SPIS_1:BSPIS:es3:SPISlave:RxStsReg\" statusicell 3 1 4 
set_location "\SPIS_1:BSPIS:es3:SPISlave:BitCounter\" count7cell 3 2 7 
set_location "\TFTSHIELD_1:SPIM_1:BSPIM:TxStsReg\" statusicell 2 2 4 
set_location "\TFTSHIELD_1:SPIM_1:BSPIM:load_cond\" macrocell 3 0 0 0
set_location "\TFTSHIELD_1:SPIM_1:BSPIM:ld_ident\" macrocell 2 3 1 1
set_location "\SPIS_1:BSPIS:es3:SPISlave:sR8:Dp:u0\" datapathcell 2 1 2 
set_location "__ONE__" macrocell 2 2 0 3
set_io "sclk(0)" iocell 1 1
set_io "miso_lcd(0)" iocell 6 6
set_location "\SPIS_1:BSPIS:es3:SPISlave:sync_4\" synccell 2 1 5 0
set_location "\TFTSHIELD_1:SPIM_1:RxInternalInterrupt\" interrupt -1 -1 0
set_location "\TFTSHIELD_1:SPIM_1:TxInternalInterrupt\" interrupt -1 -1 1
set_io "mosi_lcd(0)" iocell 6 5
# Note: port 12 is the logical name for port 7
set_io "ss_lcd(0)" iocell 12 6
set_io "mosi(0)" iocell 1 4
set_location "ClockBlock" clockblockcell -1 -1 0
set_location "\TFTSHIELD_1:CR_1:Sync:ctrl_reg\" controlcell 2 3 6 
set_location "\WaveDAC8_1:VDAC8:viDAC8\" vidaccell -1 -1 2
set_location "\SPIS_1:BSPIS:es3:SPISlave:sync_1\" synccell 2 1 5 1
set_location "\WaveDAC8_1:BuffAmp:ABuf\" abufcell -1 -1 2
set_location "\WaveDAC8_1:Wave1_DMA\" drqcell -1 -1 0
set_location "\WaveDAC8_1:Wave2_DMA\" drqcell -1 -1 1
set_location "\SPIS_1:BSPIS:es3:SPISlave:sync_2\" synccell 2 1 5 2
set_io "rt_cs(0)" iocell 6 2
set_io "cs_lcd(0)" iocell 6 4
set_io "dc_lcd(0)" iocell 6 3
set_io "sclk_lcd(0)" iocell 6 7
set_io "WaveDAC_out(0)" iocell 0 0
set_io "miso(0)" iocell 1 3
set_location "\SPIS_1:BSPIS:es3:SPISlave:sync_3\" synccell 3 3 5 0
