FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"RIB3_P";
2"RIB2_N";
3"RIB2_P";
4"RIB6_N";
5"RIB7_N";
6"RIB10_N";
7"RIB10_P";
8"RIB7_P";
9"RIB6_P";
10"RIB5_P";
11"RIB1_P";
12"RIB4_P";
13"GND\G";
14"RIB8_P";
15"RIB9_P";
16"RIB5_N";
17"RIB3_N";
18"RIB1_N";
19"RIB9_N";
20"RIB8_N";
21"RIB4_N";
22"GND\G";
23"PULSE_OUT_P";
24"PULSE_OUT_N";
25"VEE\G";
26"VEE\G";
27"PULSE_IN_N";
28"PULSE_IN_P";
29"VTT\G";
30"VTT\G";
%"IDS_C10"
"1","(1525,3775)","0","misc","I1";
;
ROOM"RIBBON_DELAY"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-150,175,125,-225";
"PIN7"20;
"PIN8"14;
"PIN6"10;
"PIN9"19;
"PIN10"15;
"PIN4"12;
"PIN3"21;
"PIN2"11;
"PIN5"16;
"PIN1"18;
%"RSMD0805"
"1","(-650,3650)","0","resistors","I10";
;
ROOM"RIBBON_DELAY"
$LOCATION"?"
VALUE"50"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805";
"A<0>"29;
"B<0>"27;
%"RSMD0805"
"1","(-650,3600)","0","resistors","I11";
;
ROOM"RIBBON_DELAY"
VALUE"50"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805";
"A<0>"29;
"B<0>"12;
%"RSMD0805"
"1","(-650,3550)","0","resistors","I12";
;
ROOM"RIBBON_DELAY"
VALUE"50"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805";
"A<0>"29;
"B<0>"21;
%"RSMD0805"
"1","(-650,3500)","0","resistors","I13";
;
ROOM"RIBBON_DELAY"
VALUE"50"
$LOCATION"?"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805";
"A<0>"29;
"B<0>"14;
%"RSMD0805"
"1","(-650,3450)","0","resistors","I14";
;
ROOM"RIBBON_DELAY"
$LOCATION"?"
VALUE"50"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"5%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
PACKTYPE"0805";
"A<0>"29;
"B<0>"20;
%"RSMD0805"
"1","(-450,2750)","0","resistors","I15";
;
ROOM"RIBBON_DELAY"
$LOCATION"?"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"30;
"B<0>"3;
%"RSMD0805"
"1","(-450,2650)","0","resistors","I16";
;
ROOM"RIBBON_DELAY"
$LOCATION"?"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"30;
"B<0>"2;
%"RSMD0805"
"1","(-450,2600)","0","resistors","I17";
;
ROOM"RIBBON_DELAY"
$LOCATION"?"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"30;
"B<0>"9;
%"RSMD0805"
"1","(-450,2550)","0","resistors","I18";
;
ROOM"RIBBON_DELAY"
$LOCATION"?"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"30;
"B<0>"4;
%"RSMD0805"
"1","(-450,2500)","0","resistors","I19";
;
ROOM"RIBBON_DELAY"
$LOCATION"?"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"30;
"B<0>"7;
%"IDS_C10"
"1","(1525,2800)","0","misc","I2";
;
ROOM"RIBBON_DELAY"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-150,175,125,-225";
"PIN7"5;
"PIN8"8;
"PIN6"9;
"PIN9"6;
"PIN10"7;
"PIN4"1;
"PIN3"17;
"PIN2"3;
"PIN5"4;
"PIN1"2;
%"RSMD0805"
"1","(-450,2450)","0","resistors","I20";
;
ROOM"RIBBON_DELAY"
$LOCATION"?"
VALUE"50"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
TOL"1%"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%";
"A<0>"30;
"B<0>"6;
%"OUTPORT"
"1","(900,2575)","0","standard","I21";
;
ROOM"RIBBON_DELAY"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"23;
%"OUTPORT"
"1","(900,2525)","0","standard","I22";
;
ROOM"RIBBON_DELAY"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"24;
%"MC10H116"
"1","(400,3700)","0","ecl","I3";
;
ROOM"RIBBON_DELAY"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-175"
CDS_LIB"ecl";
"D1"28;
"D2"12;
"D3"14;
"D1* \B"27;
"D2* \B"21;
"D3* \B"20;
"Q1"11;
"Q2"10;
"Q3"15;
"Q1* \B"18;
"Q2* \B"16;
"Q3* \B"19;
"VBB"0;
"VEE"25;
"GND1"13;
"GND2"13;
%"MC10H116"
"1","(300,2650)","0","ecl","I4";
;
ROOM"RIBBON_DELAY"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-175"
CDS_LIB"ecl";
"D1"3;
"D2"9;
"D3"7;
"D1* \B"2;
"D2* \B"4;
"D3* \B"6;
"Q1"1;
"Q2"8;
"Q3"23;
"Q1* \B"17;
"Q2* \B"5;
"Q3* \B"24;
"VBB"0;
"VEE"26;
"GND1"22;
"GND2"22;
%"INPORT"
"1","(-450,3850)","0","standard","I5";
;
ROOM"RIBBON_DELAY"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"28;
%"INPORT"
"1","(-450,3800)","0","standard","I6";
;
ROOM"RIBBON_DELAY"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"27;
%"CSMD0603"
"1","(350,4300)","0","capacitors","I7";
;
ROOM"RIBBON_DELAY"
PART_NAME"CSMD0603"
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"13;
"A<0>"25;
%"CSMD0603"
"1","(250,3100)","0","capacitors","I8";
;
ROOM"RIBBON_DELAY"
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
PART_NAME"CSMD0603"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"22;
"A<0>"26;
%"RSMD0805"
"1","(-650,3700)","0","resistors","I9";
;
ROOM"RIBBON_DELAY"
$LOCATION"?"
VALUE"50"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POSTOL"5%"
CDS_LIB"resistors"
TOL"1%"
PACKTYPE"0805";
"A<0>"29;
"B<0>"28;
END.
