{"cursor":"4166","size":15,"audio":[],"currentlang":"en","article":"\n{| class=\"wikitable\" style=\"float:right;\"\n|+ NAND logic table\n! colspan=2 | Input rowspan=2 | Output\n|-\n! A !! B\n|- || 0 1 - || 1 1 - 1 || 0 1 - 1 || 1 0 }\n\n\nIn digital electronics, a 'NAND gate' ('Negated AND' or 'NOT AND') is a logic\ngate which produces an output that is false only if all its inputs are true. A\nLOW (0) output results only if both the inputs to the gate are HIGH (1); if one\nor both inputs are LOW (0), a HIGH (1) output results. It is made using\ntransistors.\n\nThe NAND gate is significant because any boolean function can be implemented by\nusing a combination of NAND gates. This property is called functional\ncompleteness.\n\nDigital systems employing certain logic circuits take advantage of NAND's\nfunctional completeness.\n\nThe function is logically equivalent to\n","linknr":193,"url":"NAND_gate","recorded":1375054501,"links":["/w/index.php?title=NAND_gate&action=edit","/w/index.php?title=NAND_gate&action=edit","//bits.wikimedia.org/favicon/wikipedia.ico","/w/opensearch_desc.php","//en.wikipedia.org/w/api.php?action=rsd","//creativecommons.org/licenses/by-sa/3.0/","/w/index.php?title=Special:RecentChanges&feed=atom","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=ext.gadget.DRN-wizard%2CReferenceTooltips%2Ccharinsert%2Cteahouse%7Cext.rtlcite%2Cwikihiero%7Cext.uls.nojs%7Cmediawiki.legacy.commonPrint%2Cshared%7Cmw.PopUpMediaTransform%7Cskins.vector&only=styles&skin=vector&*","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=site&only=styles&skin=vector&*","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=startup&only=scripts&skin=vector&*","//bits.wikimedia.org/geoiplookup","//meta.wikimedia.org","#mw-navigation","#p-search","//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/50px-Question_book-new.svg.png","//en.wikipedia.org/w/index.php?title=NAND_gate&action=edit","/wiki/Help:Introduction_to_referencing/1","/wiki/Template:Citation_needed","/wiki/Wikipedia:Verifiability#Burden_of_evidence","/wiki/File:7400.jpg","//upload.wikimedia.org/wikipedia/commons/thumb/2/26/7400.jpg/220px-7400.jpg","/wiki/File:7400.jpg","//bits.wikimedia.org/static-1.22wmf8/skins/common/images/magnify-clip.png","/wiki/Digital_electronics","/wiki/Logic_gate","/wiki/Functional_completeness","/wiki/Logical_equivalence","#Symbols","#Hardware_description_and_pinout","#CMOS_version","#Availability","#Implementations","#See_also","#References","#External_links","/w/index.php?title=NAND_gate&action=edit&section=1","/wiki/ANSI","/wiki/International_Electrotechnical_Commission","/wiki/DIN","/wiki/Logic_gate#Symbols","/wiki/File:NAND_ANSI_Labelled.svg","//upload.wikimedia.org/wikipedia/commons/thumb/e/e6/NAND_ANSI_Labelled.svg/120px-NAND_ANSI_Labelled.svg.png","/wiki/File:NAND_IEC.svg","//upload.wikimedia.org/wikipedia/commons/thumb/d/d8/NAND_IEC.svg/100px-NAND_IEC.svg.png","/wiki/File:NAND_DIN.svg","//upload.wikimedia.org/wikipedia/commons/thumb/0/01/NAND_DIN.svg/100px-NAND_DIN.svg.png","/w/index.php?title=NAND_gate&action=edit&section=2","/wiki/Transistor-transistor_logic","/wiki/CMOS","/wiki/Integrated_circuit","/wiki/File:4011_Pinout.svg","//upload.wikimedia.org/wikipedia/commons/thumb/b/b1/4011_Pinout.svg/220px-4011_Pinout.svg.png","/w/index.php?title=NAND_gate&action=edit&section=3","/wiki/4000_series","/wiki/CMOS","/wiki/Integrated_circuit","/w/index.php?title=NAND_gate&action=edit&section=4","/wiki/Fairchild_Semiconductor","/wiki/Philips","/wiki/Texas_Instruments","/wiki/Dual_in-line_package","/wiki/Small-outline_integrated_circuit","/wiki/Datasheet#Datasheet_Search_Engines","/wiki/CMOS","/wiki/Transistor-transistor_logic","/w/index.php?title=NAND_gate&action=edit&section=5","/wiki/Functional_completeness","/wiki/NAND_logic","/wiki/Transistors","/wiki/File:NMOS_NAND.png","//upload.wikimedia.org/wikipedia/commons/c/c2/NMOS_NAND.png","/wiki/File:NMOS_NAND.png","//bits.wikimedia.org/static-1.22wmf8/skins/common/images/magnify-clip.png","/wiki/NMOS_logic","/wiki/File:CMOS_NAND.svg","//upload.wikimedia.org/wikipedia/commons/thumb/e/e2/CMOS_NAND.svg/100px-CMOS_NAND.svg.png","/wiki/File:CMOS_NAND.svg","//bits.wikimedia.org/static-1.22wmf8/skins/common/images/magnify-clip.png","/wiki/CMOS","/wiki/File:TTL_npn_nand.svg","//upload.wikimedia.org/wikipedia/commons/thumb/d/d4/TTL_npn_nand.svg/200px-TTL_npn_nand.svg.png","/wiki/File:TTL_npn_nand.svg","//bits.wikimedia.org/static-1.22wmf8/skins/common/images/magnify-clip.png","/wiki/Transistor%E2%80%93transistor_logic","/wiki/File:CMOS_NAND_Layout.svg","//upload.wikimedia.org/wikipedia/commons/thumb/8/8f/CMOS_NAND_Layout.svg/100px-CMOS_NAND_Layout.svg.png","/wiki/File:CMOS_NAND_Layout.svg","//bits.wikimedia.org/static-1.22wmf8/skins/common/images/magnify-clip.png","/wiki/Physical_layout","/wiki/File:NXP-74AHC00D-HD.jpg","//upload.wikimedia.org/wikipedia/commons/thumb/0/0d/NXP-74AHC00D-HD.jpg/220px-NXP-74AHC00D-HD.jpg","/wiki/File:NXP-74AHC00D-HD.jpg","//bits.wikimedia.org/static-1.22wmf8/skins/common/images/magnify-clip.png","/wiki/Die_(integrated_circuit)","/wiki/NXP_Semiconductors","/w/index.php?title=NAND_gate&action=edit&section=6","/wiki/AND_gate","/wiki/OR_gate","/wiki/NOT_gate","/wiki/NOR_gate","/wiki/XOR_gate","/wiki/Boolean_algebra_(logic)","/wiki/Logic_gates","/wiki/NAND_logic","/wiki/Digital_electronics","/w/index.php?title=NAND_gate&action=edit&section=7","/w/index.php?title=NAND_gate&action=edit&section=8","//upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/30px-Commons-logo.svg.png","//commons.wikimedia.org/wiki/Category:NAND_gates","//en.wikipedia.org/w/index.php?title=Special:CentralAutoLogin/start&type=1x1&from=enwiki","http://en.wikipedia.org/w/index.php?title=NAND_gate&oldid=559325939","/wiki/Help:Categories","/wiki/Category:Logic_gates","/wiki/Category:Articles_needing_additional_references_from_July_2012","/wiki/Category:All_articles_needing_additional_references","/wiki/Category:Commons_category_with_local_link_same_as_on_Wikidata","/w/index.php?title=Special:UserLogin&returnto=NAND+gate&type=signup","/w/index.php?title=Special:UserLogin&returnto=NAND+gate","/wiki/NAND_gate","/wiki/Talk:NAND_gate","#","/wiki/NAND_gate","/w/index.php?title=NAND_gate&action=edit","/w/index.php?title=NAND_gate&action=history","#","/w/index.php","//bits.wikimedia.org/static-1.22wmf11/skins/vector/images/search-ltr.png?303-4","/wiki/Main_Page","/wiki/Main_Page","/wiki/Portal:Contents","/wiki/Portal:Featured_content","/wiki/Portal:Current_events","/wiki/Special:Random","//donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&utm_medium=sidebar&utm_campaign=C13_en.wikipedia.org&uselang=en","/wiki/Help:Contents","/wiki/Wikipedia:About","/wiki/Wikipedia:Community_portal","/wiki/Special:RecentChanges","//en.wikipedia.org/wiki/Wikipedia:Contact_us","/wiki/Special:WhatLinksHere/NAND_gate","/wiki/Special:RecentChangesLinked/NAND_gate","/wiki/Wikipedia:File_Upload_Wizard","/wiki/Special:SpecialPages","/w/index.php?title=NAND_gate&oldid=559325939","/w/index.php?title=NAND_gate&action=info","//www.wikidata.org/wiki/Q575178","/w/index.php?title=Special:Cite&page=NAND_gate&id=559325939","/w/index.php?title=Special:Book&bookcmd=book_creator&referer=NAND+gate","/w/index.php?title=Special:Book&bookcmd=render_article&arttitle=NAND+gate&oldid=559325939&writer=rl","/w/index.php?title=NAND_gate&printable=yes","//de.wikipedia.org/wiki/NAND-Gatter","//es.wikipedia.org/wiki/Puerta_l%C3%B3gica#Puerta_NO-Y_.28NAND.29","//eo.wikipedia.org/wiki/NAND","//eu.wikipedia.org/wiki/EZ-ETA_ate_logikoa","//fa.wikipedia.org/wiki/%D8%AF%D8%B1%D9%88%D8%A7%D8%B2%D9%87_%D9%86%D9%82%DB%8C%D8%B6_%D9%88","//fr.wikipedia.org/wiki/Fonction_NON-ET","//ko.wikipedia.org/wiki/%EB%B6%80%EC%A0%95%EB%85%BC%EB%A6%AC%EA%B3%B1","//hr.wikipedia.org/wiki/Logi%C4%8Dki_sklop_NI_(NAND)","//it.wikipedia.org/wiki/NAND","//he.wikipedia.org/wiki/NAND_%D7%9C%D7%95%D7%92%D7%99","//la.wikipedia.org/wiki/Porta_NON-ET","//nl.wikipedia.org/wiki/NAND-poort","//ja.wikipedia.org/wiki/NAND%E3%82%B2%E3%83%BC%E3%83%88","//no.wikipedia.org/wiki/Eksklusjon_(logikk)","//pl.wikipedia.org/wiki/Bramka_NAND","//pt.wikipedia.org/wiki/NOU","//ro.wikipedia.org/wiki/Poart%C4%83_NAND","//ru.wikipedia.org/wiki/%D0%A8%D1%82%D1%80%D0%B8%D1%85_%D0%A8%D0%B5%D1%84%D1%84%D0%B5%D1%80%D0%B0","//simple.wikipedia.org/wiki/NAND_gate","//sk.wikipedia.org/wiki/Hradlo_NAND","//sr.wikipedia.org/wiki/%D0%9B%D0%BE%D0%B3%D0%B8%D1%87%D0%BA%D0%BE_%D0%9D%D0%98","//fi.wikipedia.org/wiki/NAND","//sv.wikipedia.org/wiki/NAND_(logisk_funktion)","//ta.wikipedia.org/wiki/%E0%AE%87%E0%AE%B2%E0%AF%8D-%E0%AE%89%E0%AE%AE%E0%AF%8D%E0%AE%AE%E0%AF%88_%E0%AE%B5%E0%AE%BE%E0%AE%AF%E0%AE%BF%E0%AE%B2%E0%AF%8D","//tr.wikipedia.org/wiki/Vede%C4%9Fil_kap%C4%B1s%C4%B1","//uk.wikipedia.org/wiki/%D0%A8%D1%82%D1%80%D0%B8%D1%85_%D0%A8%D0%B5%D1%84%D0%B5%D1%80%D0%B0","//zh.wikipedia.org/wiki/%E4%B8%8E%E9%9D%9E%E9%97%A8","#","//www.wikidata.org/wiki/Q575178#sitelinks-wikipedia","//en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License","//creativecommons.org/licenses/by-sa/3.0/","//wikimediafoundation.org/wiki/Terms_of_Use","//wikimediafoundation.org/wiki/Privacy_policy","//www.wikimediafoundation.org/","//wikimediafoundation.org/wiki/Privacy_policy","/wiki/Wikipedia:About","/wiki/Wikipedia:General_disclaimer","//en.wikipedia.org/wiki/Wikipedia:Contact_us","//en.m.wikipedia.org/wiki/NAND_gate","//wikimediafoundation.org/","//bits.wikimedia.org/images/wikimedia-button.png","//www.mediawiki.org/","//bits.wikimedia.org/static-1.22wmf11/skins/common/images/poweredby_mediawiki_88x31.png","//bits.wikimedia.org/en.wikipedia.org/load.php?debug=false&lang=en&modules=site&only=scripts&skin=vector&*"],"instances":["logic"],"pdf":[],"categories":["Logic gates|NAND gate"],"headings":["Symbols","Hardware description and pinout","Implementations","See also","References","External links"],"image":["//upload.wikimedia.org/wikipedia/en/thumb/9/99/Question_book-new.svg/50px-Question_book-new.svg.png","//upload.wikimedia.org/wikipedia/commons/thumb/2/26/7400.jpg/220px-7400.jpg","//bits.wikimedia.org/static-1.22wmf8/skins/common/images/magnify-clip.png","//upload.wikimedia.org/wikipedia/commons/thumb/e/e6/NAND_ANSI_Labelled.svg/120px-NAND_ANSI_Labelled.svg.png","//upload.wikimedia.org/wikipedia/commons/thumb/d/d8/NAND_IEC.svg/100px-NAND_IEC.svg.png","//upload.wikimedia.org/wikipedia/commons/thumb/0/01/NAND_DIN.svg/100px-NAND_DIN.svg.png","//upload.wikimedia.org/wikipedia/commons/thumb/b/b1/4011_Pinout.svg/220px-4011_Pinout.svg.png","//upload.wikimedia.org/wikipedia/commons/c/c2/NMOS_NAND.png","//bits.wikimedia.org/static-1.22wmf8/skins/common/images/magnify-clip.png","//upload.wikimedia.org/wikipedia/commons/thumb/e/e2/CMOS_NAND.svg/100px-CMOS_NAND.svg.png","//bits.wikimedia.org/static-1.22wmf8/skins/common/images/magnify-clip.png","//upload.wikimedia.org/wikipedia/commons/thumb/d/d4/TTL_npn_nand.svg/200px-TTL_npn_nand.svg.png","//bits.wikimedia.org/static-1.22wmf8/skins/common/images/magnify-clip.png","//upload.wikimedia.org/wikipedia/commons/thumb/8/8f/CMOS_NAND_Layout.svg/100px-CMOS_NAND_Layout.svg.png","//bits.wikimedia.org/static-1.22wmf8/skins/common/images/magnify-clip.png","//upload.wikimedia.org/wikipedia/commons/thumb/0/0d/NXP-74AHC00D-HD.jpg/220px-NXP-74AHC00D-HD.jpg","//bits.wikimedia.org/static-1.22wmf8/skins/common/images/magnify-clip.png","//upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/30px-Commons-logo.svg.png","//en.wikipedia.org/w/index.php?title=Special:CentralAutoLogin/start&type=1x1&from=enwiki","//bits.wikimedia.org/static-1.22wmf11/skins/vector/images/search-ltr.png?303-4","//bits.wikimedia.org/images/wikimedia-button.png","//bits.wikimedia.org/static-1.22wmf11/skins/common/images/poweredby_mediawiki_88x31.png"],"tags":[["boolean_algebra","logic"]],"members":["boolean_algebra"],"related":["Digital_electronics","Logic_gate","Functional_completeness","Logical_equivalence","ANSI","International_Electrotechnical_Commission","DIN","Transistor-transistor_logic","CMOS","Integrated_circuit","4000_series","CMOS","Integrated_circuit","Fairchild_Semiconductor","Philips","Texas_Instruments","Dual_in-line_package","Small-outline_integrated_circuit","CMOS","Transistor-transistor_logic","Functional_completeness","NAND_logic","Transistors","NXP_Semiconductors","AND_gate","OR_gate","NOT_gate","NOR_gate","XOR_gate","Boolean_algebra_(logic)","Logic_gates","NAND_logic","Digital_electronics"]}