Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Nov 17 15:57:54 2022
| Host         : LAPTOP-NHPTAOI2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    16          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (34)
5. checking no_input_delay (3)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: CLK_1Hz/sclk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: MUX/CLK256Hz/sclk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (34)
-------------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.836        0.000                      0                   63        0.274        0.000                      0                   63        4.500        0.000                       0                    47  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.836        0.000                      0                   63        0.274        0.000                      0                   63        4.500        0.000                       0                    47  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.836ns  (required time - arrival time)
  Source:                 MUX/CLK256Hz/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUX/CLK256Hz/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 1.058ns (28.791%)  route 2.617ns (71.209%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.724     5.327    MUX/CLK256Hz/CLK_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  MUX/CLK256Hz/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  MUX/CLK256Hz/counter_reg[13]/Q
                         net (fo=2, routed)           0.831     6.614    MUX/CLK256Hz/counter_reg_n_0_[13]
    SLICE_X5Y91          LUT4 (Prop_lut4_I3_O)        0.124     6.738 f  MUX/CLK256Hz/sclk_i_3/O
                         net (fo=2, routed)           0.677     7.415    MUX/CLK256Hz/sclk_i_3_n_0
    SLICE_X5Y91          LUT5 (Prop_lut5_I4_O)        0.152     7.567 f  MUX/CLK256Hz/counter[17]_i_2/O
                         net (fo=1, routed)           0.455     8.022    MUX/CLK256Hz/counter[17]_i_2_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.326     8.348 r  MUX/CLK256Hz/counter[17]_i_1/O
                         net (fo=17, routed)          0.654     9.001    MUX/CLK256Hz/sclk
    SLICE_X4Y94          FDRE                                         r  MUX/CLK256Hz/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.603    15.026    MUX/CLK256Hz/CLK_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  MUX/CLK256Hz/counter_reg[17]/C
                         clock pessimism              0.276    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X4Y94          FDRE (Setup_fdre_C_R)       -0.429    14.837    MUX/CLK256Hz/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.001    
  -------------------------------------------------------------------
                         slack                                  5.836    

Slack (MET) :             5.954ns  (required time - arrival time)
  Source:                 CLK_1Hz/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_1Hz/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.066ns  (logic 0.890ns (21.890%)  route 3.176ns (78.110%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.724     5.327    CLK_1Hz/CLK_IBUF_BUFG
    SLICE_X6Y93          FDCE                                         r  CLK_1Hz/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDCE (Prop_fdce_C_Q)         0.518     5.845 r  CLK_1Hz/counter_reg[6]/Q
                         net (fo=2, routed)           0.822     6.667    CLK_1Hz/counter[6]
    SLICE_X6Y93          LUT4 (Prop_lut4_I1_O)        0.124     6.791 r  CLK_1Hz/counter[25]_i_5/O
                         net (fo=1, routed)           0.955     7.746    CLK_1Hz/counter[25]_i_5_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I2_O)        0.124     7.870 r  CLK_1Hz/counter[25]_i_2/O
                         net (fo=26, routed)          1.399     9.268    CLK_1Hz/counter[25]_i_2_n_0
    SLICE_X6Y92          LUT2 (Prop_lut2_I0_O)        0.124     9.392 r  CLK_1Hz/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.392    CLK_1Hz/counter_0[2]
    SLICE_X6Y92          FDCE                                         r  CLK_1Hz/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.602    15.025    CLK_1Hz/CLK_IBUF_BUFG
    SLICE_X6Y92          FDCE                                         r  CLK_1Hz/counter_reg[2]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X6Y92          FDCE (Setup_fdce_C_D)        0.081    15.346    CLK_1Hz/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.346    
                         arrival time                          -9.392    
  -------------------------------------------------------------------
                         slack                                  5.954    

Slack (MET) :             5.963ns  (required time - arrival time)
  Source:                 CLK_1Hz/counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_1Hz/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.094ns  (logic 0.918ns (22.424%)  route 3.176ns (77.576%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.724     5.327    CLK_1Hz/CLK_IBUF_BUFG
    SLICE_X6Y93          FDCE                                         r  CLK_1Hz/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDCE (Prop_fdce_C_Q)         0.518     5.845 r  CLK_1Hz/counter_reg[6]/Q
                         net (fo=2, routed)           0.822     6.667    CLK_1Hz/counter[6]
    SLICE_X6Y93          LUT4 (Prop_lut4_I1_O)        0.124     6.791 r  CLK_1Hz/counter[25]_i_5/O
                         net (fo=1, routed)           0.955     7.746    CLK_1Hz/counter[25]_i_5_n_0
    SLICE_X4Y95          LUT6 (Prop_lut6_I2_O)        0.124     7.870 r  CLK_1Hz/counter[25]_i_2/O
                         net (fo=26, routed)          1.399     9.268    CLK_1Hz/counter[25]_i_2_n_0
    SLICE_X6Y92          LUT2 (Prop_lut2_I0_O)        0.152     9.420 r  CLK_1Hz/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     9.420    CLK_1Hz/counter_0[3]
    SLICE_X6Y92          FDCE                                         r  CLK_1Hz/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.602    15.025    CLK_1Hz/CLK_IBUF_BUFG
    SLICE_X6Y92          FDCE                                         r  CLK_1Hz/counter_reg[3]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X6Y92          FDCE (Setup_fdce_C_D)        0.118    15.383    CLK_1Hz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.383    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                  5.963    

Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 MUX/CLK256Hz/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUX/CLK256Hz/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 1.058ns (29.904%)  route 2.480ns (70.096%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.724     5.327    MUX/CLK256Hz/CLK_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  MUX/CLK256Hz/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  MUX/CLK256Hz/counter_reg[13]/Q
                         net (fo=2, routed)           0.831     6.614    MUX/CLK256Hz/counter_reg_n_0_[13]
    SLICE_X5Y91          LUT4 (Prop_lut4_I3_O)        0.124     6.738 f  MUX/CLK256Hz/sclk_i_3/O
                         net (fo=2, routed)           0.677     7.415    MUX/CLK256Hz/sclk_i_3_n_0
    SLICE_X5Y91          LUT5 (Prop_lut5_I4_O)        0.152     7.567 f  MUX/CLK256Hz/counter[17]_i_2/O
                         net (fo=1, routed)           0.455     8.022    MUX/CLK256Hz/counter[17]_i_2_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.326     8.348 r  MUX/CLK256Hz/counter[17]_i_1/O
                         net (fo=17, routed)          0.517     8.865    MUX/CLK256Hz/sclk
    SLICE_X4Y90          FDRE                                         r  MUX/CLK256Hz/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.601    15.024    MUX/CLK256Hz/CLK_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  MUX/CLK256Hz/counter_reg[1]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X4Y90          FDRE (Setup_fdre_C_R)       -0.429    14.835    MUX/CLK256Hz/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  5.971    

Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 MUX/CLK256Hz/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUX/CLK256Hz/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 1.058ns (29.904%)  route 2.480ns (70.096%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.724     5.327    MUX/CLK256Hz/CLK_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  MUX/CLK256Hz/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  MUX/CLK256Hz/counter_reg[13]/Q
                         net (fo=2, routed)           0.831     6.614    MUX/CLK256Hz/counter_reg_n_0_[13]
    SLICE_X5Y91          LUT4 (Prop_lut4_I3_O)        0.124     6.738 f  MUX/CLK256Hz/sclk_i_3/O
                         net (fo=2, routed)           0.677     7.415    MUX/CLK256Hz/sclk_i_3_n_0
    SLICE_X5Y91          LUT5 (Prop_lut5_I4_O)        0.152     7.567 f  MUX/CLK256Hz/counter[17]_i_2/O
                         net (fo=1, routed)           0.455     8.022    MUX/CLK256Hz/counter[17]_i_2_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.326     8.348 r  MUX/CLK256Hz/counter[17]_i_1/O
                         net (fo=17, routed)          0.517     8.865    MUX/CLK256Hz/sclk
    SLICE_X4Y90          FDRE                                         r  MUX/CLK256Hz/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.601    15.024    MUX/CLK256Hz/CLK_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  MUX/CLK256Hz/counter_reg[2]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X4Y90          FDRE (Setup_fdre_C_R)       -0.429    14.835    MUX/CLK256Hz/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  5.971    

Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 MUX/CLK256Hz/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUX/CLK256Hz/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 1.058ns (29.904%)  route 2.480ns (70.096%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.724     5.327    MUX/CLK256Hz/CLK_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  MUX/CLK256Hz/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  MUX/CLK256Hz/counter_reg[13]/Q
                         net (fo=2, routed)           0.831     6.614    MUX/CLK256Hz/counter_reg_n_0_[13]
    SLICE_X5Y91          LUT4 (Prop_lut4_I3_O)        0.124     6.738 f  MUX/CLK256Hz/sclk_i_3/O
                         net (fo=2, routed)           0.677     7.415    MUX/CLK256Hz/sclk_i_3_n_0
    SLICE_X5Y91          LUT5 (Prop_lut5_I4_O)        0.152     7.567 f  MUX/CLK256Hz/counter[17]_i_2/O
                         net (fo=1, routed)           0.455     8.022    MUX/CLK256Hz/counter[17]_i_2_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.326     8.348 r  MUX/CLK256Hz/counter[17]_i_1/O
                         net (fo=17, routed)          0.517     8.865    MUX/CLK256Hz/sclk
    SLICE_X4Y90          FDRE                                         r  MUX/CLK256Hz/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.601    15.024    MUX/CLK256Hz/CLK_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  MUX/CLK256Hz/counter_reg[3]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X4Y90          FDRE (Setup_fdre_C_R)       -0.429    14.835    MUX/CLK256Hz/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  5.971    

Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 MUX/CLK256Hz/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUX/CLK256Hz/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.538ns  (logic 1.058ns (29.904%)  route 2.480ns (70.096%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.724     5.327    MUX/CLK256Hz/CLK_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  MUX/CLK256Hz/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  MUX/CLK256Hz/counter_reg[13]/Q
                         net (fo=2, routed)           0.831     6.614    MUX/CLK256Hz/counter_reg_n_0_[13]
    SLICE_X5Y91          LUT4 (Prop_lut4_I3_O)        0.124     6.738 f  MUX/CLK256Hz/sclk_i_3/O
                         net (fo=2, routed)           0.677     7.415    MUX/CLK256Hz/sclk_i_3_n_0
    SLICE_X5Y91          LUT5 (Prop_lut5_I4_O)        0.152     7.567 f  MUX/CLK256Hz/counter[17]_i_2/O
                         net (fo=1, routed)           0.455     8.022    MUX/CLK256Hz/counter[17]_i_2_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.326     8.348 r  MUX/CLK256Hz/counter[17]_i_1/O
                         net (fo=17, routed)          0.517     8.865    MUX/CLK256Hz/sclk
    SLICE_X4Y90          FDRE                                         r  MUX/CLK256Hz/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.601    15.024    MUX/CLK256Hz/CLK_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  MUX/CLK256Hz/counter_reg[4]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X4Y90          FDRE (Setup_fdre_C_R)       -0.429    14.835    MUX/CLK256Hz/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -8.865    
  -------------------------------------------------------------------
                         slack                                  5.971    

Slack (MET) :             5.987ns  (required time - arrival time)
  Source:                 MUX/CLK256Hz/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUX/CLK256Hz/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 1.058ns (30.035%)  route 2.465ns (69.965%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.724     5.327    MUX/CLK256Hz/CLK_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  MUX/CLK256Hz/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  MUX/CLK256Hz/counter_reg[13]/Q
                         net (fo=2, routed)           0.831     6.614    MUX/CLK256Hz/counter_reg_n_0_[13]
    SLICE_X5Y91          LUT4 (Prop_lut4_I3_O)        0.124     6.738 f  MUX/CLK256Hz/sclk_i_3/O
                         net (fo=2, routed)           0.677     7.415    MUX/CLK256Hz/sclk_i_3_n_0
    SLICE_X5Y91          LUT5 (Prop_lut5_I4_O)        0.152     7.567 f  MUX/CLK256Hz/counter[17]_i_2/O
                         net (fo=1, routed)           0.455     8.022    MUX/CLK256Hz/counter[17]_i_2_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.326     8.348 r  MUX/CLK256Hz/counter[17]_i_1/O
                         net (fo=17, routed)          0.502     8.849    MUX/CLK256Hz/sclk
    SLICE_X4Y92          FDRE                                         r  MUX/CLK256Hz/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.602    15.025    MUX/CLK256Hz/CLK_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  MUX/CLK256Hz/counter_reg[10]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X4Y92          FDRE (Setup_fdre_C_R)       -0.429    14.836    MUX/CLK256Hz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  5.987    

Slack (MET) :             5.987ns  (required time - arrival time)
  Source:                 MUX/CLK256Hz/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUX/CLK256Hz/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 1.058ns (30.035%)  route 2.465ns (69.965%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.724     5.327    MUX/CLK256Hz/CLK_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  MUX/CLK256Hz/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  MUX/CLK256Hz/counter_reg[13]/Q
                         net (fo=2, routed)           0.831     6.614    MUX/CLK256Hz/counter_reg_n_0_[13]
    SLICE_X5Y91          LUT4 (Prop_lut4_I3_O)        0.124     6.738 f  MUX/CLK256Hz/sclk_i_3/O
                         net (fo=2, routed)           0.677     7.415    MUX/CLK256Hz/sclk_i_3_n_0
    SLICE_X5Y91          LUT5 (Prop_lut5_I4_O)        0.152     7.567 f  MUX/CLK256Hz/counter[17]_i_2/O
                         net (fo=1, routed)           0.455     8.022    MUX/CLK256Hz/counter[17]_i_2_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.326     8.348 r  MUX/CLK256Hz/counter[17]_i_1/O
                         net (fo=17, routed)          0.502     8.849    MUX/CLK256Hz/sclk
    SLICE_X4Y92          FDRE                                         r  MUX/CLK256Hz/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.602    15.025    MUX/CLK256Hz/CLK_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  MUX/CLK256Hz/counter_reg[11]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X4Y92          FDRE (Setup_fdre_C_R)       -0.429    14.836    MUX/CLK256Hz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  5.987    

Slack (MET) :             5.987ns  (required time - arrival time)
  Source:                 MUX/CLK256Hz/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUX/CLK256Hz/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.523ns  (logic 1.058ns (30.035%)  route 2.465ns (69.965%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.724     5.327    MUX/CLK256Hz/CLK_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  MUX/CLK256Hz/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  MUX/CLK256Hz/counter_reg[13]/Q
                         net (fo=2, routed)           0.831     6.614    MUX/CLK256Hz/counter_reg_n_0_[13]
    SLICE_X5Y91          LUT4 (Prop_lut4_I3_O)        0.124     6.738 f  MUX/CLK256Hz/sclk_i_3/O
                         net (fo=2, routed)           0.677     7.415    MUX/CLK256Hz/sclk_i_3_n_0
    SLICE_X5Y91          LUT5 (Prop_lut5_I4_O)        0.152     7.567 f  MUX/CLK256Hz/counter[17]_i_2/O
                         net (fo=1, routed)           0.455     8.022    MUX/CLK256Hz/counter[17]_i_2_n_0
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.326     8.348 r  MUX/CLK256Hz/counter[17]_i_1/O
                         net (fo=17, routed)          0.502     8.849    MUX/CLK256Hz/sclk
    SLICE_X4Y92          FDRE                                         r  MUX/CLK256Hz/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.602    15.025    MUX/CLK256Hz/CLK_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  MUX/CLK256Hz/counter_reg[12]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X4Y92          FDRE (Setup_fdre_C_R)       -0.429    14.836    MUX/CLK256Hz/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  5.987    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 MUX/CLK256Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUX/CLK256Hz/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.603     1.522    MUX/CLK256Hz/CLK_IBUF_BUFG
    SLICE_X7Y93          FDRE                                         r  MUX/CLK256Hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  MUX/CLK256Hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.179     1.843    MUX/CLK256Hz/counter_reg_n_0_[0]
    SLICE_X7Y93          LUT1 (Prop_lut1_I0_O)        0.045     1.888 r  MUX/CLK256Hz/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.888    MUX/CLK256Hz/counter[0]
    SLICE_X7Y93          FDRE                                         r  MUX/CLK256Hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.874     2.039    MUX/CLK256Hz/CLK_IBUF_BUFG
    SLICE_X7Y93          FDRE                                         r  MUX/CLK256Hz/counter_reg[0]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X7Y93          FDRE (Hold_fdre_C_D)         0.091     1.613    MUX/CLK256Hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 MUX/CLK256Hz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUX/CLK256Hz/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.602     1.521    MUX/CLK256Hz/CLK_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  MUX/CLK256Hz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  MUX/CLK256Hz/counter_reg[7]/Q
                         net (fo=3, routed)           0.133     1.795    MUX/CLK256Hz/counter_reg_n_0_[7]
    SLICE_X4Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.906 r  MUX/CLK256Hz/counter0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.906    MUX/CLK256Hz/counter0_carry__0_n_5
    SLICE_X4Y91          FDRE                                         r  MUX/CLK256Hz/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.873     2.038    MUX/CLK256Hz/CLK_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  MUX/CLK256Hz/counter_reg[7]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.105     1.626    MUX/CLK256Hz/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 MUX/CLK256Hz/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUX/CLK256Hz/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.603     1.522    MUX/CLK256Hz/CLK_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  MUX/CLK256Hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  MUX/CLK256Hz/counter_reg[15]/Q
                         net (fo=2, routed)           0.134     1.797    MUX/CLK256Hz/counter_reg_n_0_[15]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.908 r  MUX/CLK256Hz/counter0_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.908    MUX/CLK256Hz/counter0_carry__2_n_5
    SLICE_X4Y93          FDRE                                         r  MUX/CLK256Hz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.874     2.039    MUX/CLK256Hz/CLK_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  MUX/CLK256Hz/counter_reg[15]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X4Y93          FDRE (Hold_fdre_C_D)         0.105     1.627    MUX/CLK256Hz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 MUX/CLK256Hz/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUX/CLK256Hz/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.602     1.521    MUX/CLK256Hz/CLK_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  MUX/CLK256Hz/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  MUX/CLK256Hz/counter_reg[11]/Q
                         net (fo=2, routed)           0.134     1.796    MUX/CLK256Hz/counter_reg_n_0_[11]
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  MUX/CLK256Hz/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.907    MUX/CLK256Hz/counter0_carry__1_n_5
    SLICE_X4Y92          FDRE                                         r  MUX/CLK256Hz/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.873     2.038    MUX/CLK256Hz/CLK_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  MUX/CLK256Hz/counter_reg[11]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.105     1.626    MUX/CLK256Hz/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 MUX/CLK256Hz/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUX/CLK256Hz/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.154%)  route 0.200ns (48.846%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.602     1.521    MUX/CLK256Hz/CLK_IBUF_BUFG
    SLICE_X6Y91          FDRE                                         r  MUX/CLK256Hz/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y91          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  MUX/CLK256Hz/sclk_reg/Q
                         net (fo=9, routed)           0.200     1.885    MUX/CLK256Hz/sclk_reg_0
    SLICE_X6Y91          LUT5 (Prop_lut5_I4_O)        0.045     1.930 r  MUX/CLK256Hz/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.930    MUX/CLK256Hz/sclk_i_1_n_0
    SLICE_X6Y91          FDRE                                         r  MUX/CLK256Hz/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.873     2.038    MUX/CLK256Hz/CLK_IBUF_BUFG
    SLICE_X6Y91          FDRE                                         r  MUX/CLK256Hz/sclk_reg/C
                         clock pessimism             -0.516     1.521    
    SLICE_X6Y91          FDRE (Hold_fdre_C_D)         0.120     1.641    MUX/CLK256Hz/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 MUX/CLK256Hz/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUX/CLK256Hz/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.602     1.521    MUX/CLK256Hz/CLK_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  MUX/CLK256Hz/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  MUX/CLK256Hz/counter_reg[7]/Q
                         net (fo=3, routed)           0.133     1.795    MUX/CLK256Hz/counter_reg_n_0_[7]
    SLICE_X4Y91          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.939 r  MUX/CLK256Hz/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.939    MUX/CLK256Hz/counter0_carry__0_n_4
    SLICE_X4Y91          FDRE                                         r  MUX/CLK256Hz/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.873     2.038    MUX/CLK256Hz/CLK_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  MUX/CLK256Hz/counter_reg[8]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X4Y91          FDRE (Hold_fdre_C_D)         0.105     1.626    MUX/CLK256Hz/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 MUX/CLK256Hz/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUX/CLK256Hz/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.602     1.521    MUX/CLK256Hz/CLK_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  MUX/CLK256Hz/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  MUX/CLK256Hz/counter_reg[11]/Q
                         net (fo=2, routed)           0.134     1.796    MUX/CLK256Hz/counter_reg_n_0_[11]
    SLICE_X4Y92          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.940 r  MUX/CLK256Hz/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.940    MUX/CLK256Hz/counter0_carry__1_n_4
    SLICE_X4Y92          FDRE                                         r  MUX/CLK256Hz/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.873     2.038    MUX/CLK256Hz/CLK_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  MUX/CLK256Hz/counter_reg[12]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.105     1.626    MUX/CLK256Hz/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 MUX/CLK256Hz/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUX/CLK256Hz/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.285ns (68.085%)  route 0.134ns (31.915%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.603     1.522    MUX/CLK256Hz/CLK_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  MUX/CLK256Hz/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  MUX/CLK256Hz/counter_reg[15]/Q
                         net (fo=2, routed)           0.134     1.797    MUX/CLK256Hz/counter_reg_n_0_[15]
    SLICE_X4Y93          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.941 r  MUX/CLK256Hz/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.941    MUX/CLK256Hz/counter0_carry__2_n_4
    SLICE_X4Y93          FDRE                                         r  MUX/CLK256Hz/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.874     2.039    MUX/CLK256Hz/CLK_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  MUX/CLK256Hz/counter_reg[16]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X4Y93          FDRE (Hold_fdre_C_D)         0.105     1.627    MUX/CLK256Hz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 CLK_1Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLK_1Hz/counter_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.604     1.523    CLK_1Hz/CLK_IBUF_BUFG
    SLICE_X3Y95          FDPE                                         r  CLK_1Hz/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDPE (Prop_fdpe_C_Q)         0.141     1.664 f  CLK_1Hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.231     1.896    CLK_1Hz/counter[0]
    SLICE_X3Y95          LUT1 (Prop_lut1_I0_O)        0.045     1.941 r  CLK_1Hz/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.941    CLK_1Hz/counter_0[0]
    SLICE_X3Y95          FDPE                                         r  CLK_1Hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.877     2.042    CLK_1Hz/CLK_IBUF_BUFG
    SLICE_X3Y95          FDPE                                         r  CLK_1Hz/counter_reg[0]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y95          FDPE (Hold_fdpe_C_D)         0.092     1.615    CLK_1Hz/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 MUX/CLK256Hz/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MUX/CLK256Hz/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.077%)  route 0.185ns (41.923%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.602     1.521    MUX/CLK256Hz/CLK_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  MUX/CLK256Hz/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  MUX/CLK256Hz/counter_reg[1]/Q
                         net (fo=2, routed)           0.185     1.847    MUX/CLK256Hz/counter_reg_n_0_[1]
    SLICE_X4Y90          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.962 r  MUX/CLK256Hz/counter0_carry/O[0]
                         net (fo=1, routed)           0.000     1.962    MUX/CLK256Hz/counter0_carry_n_7
    SLICE_X4Y90          FDRE                                         r  MUX/CLK256Hz/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.873     2.038    MUX/CLK256Hz/CLK_IBUF_BUFG
    SLICE_X4Y90          FDRE                                         r  MUX/CLK256Hz/counter_reg[1]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X4Y90          FDRE (Hold_fdre_C_D)         0.105     1.626    MUX/CLK256Hz/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.336    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X3Y95     CLK_1Hz/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y95     CLK_1Hz/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y94     CLK_1Hz/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y94     CLK_1Hz/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y95     CLK_1Hz/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y95     CLK_1Hz/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y95     CLK_1Hz/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y95     CLK_1Hz/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y95     CLK_1Hz/counter_reg[17]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y95     CLK_1Hz/counter_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y95     CLK_1Hz/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     CLK_1Hz/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     CLK_1Hz/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y94     CLK_1Hz/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y94     CLK_1Hz/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y94     CLK_1Hz/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y94     CLK_1Hz/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     CLK_1Hz/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     CLK_1Hz/counter_reg[13]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y95     CLK_1Hz/counter_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y95     CLK_1Hz/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     CLK_1Hz/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     CLK_1Hz/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y94     CLK_1Hz/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y94     CLK_1Hz/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y94     CLK_1Hz/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y94     CLK_1Hz/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     CLK_1Hz/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y95     CLK_1Hz/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MUX/bcd_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.396ns  (logic 4.383ns (52.202%)  route 4.013ns (47.798%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE                         0.000     0.000 r  MUX/bcd_reg[3]/C
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MUX/bcd_reg[3]/Q
                         net (fo=7, routed)           0.884     1.340    DECODER/Q[3]
    SLICE_X2Y90          LUT4 (Prop_lut4_I0_O)        0.146     1.486 r  DECODER/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.129     4.615    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.781     8.396 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.396    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MUX/bcd_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.149ns  (logic 4.135ns (50.746%)  route 4.014ns (49.254%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE                         0.000     0.000 r  MUX/bcd_reg[3]/C
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MUX/bcd_reg[3]/Q
                         net (fo=7, routed)           0.884     1.340    DECODER/Q[3]
    SLICE_X2Y90          LUT4 (Prop_lut4_I0_O)        0.124     1.464 r  DECODER/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.130     4.594    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     8.149 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.149    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MUX/bcd_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.903ns  (logic 4.382ns (55.449%)  route 3.521ns (44.551%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE                         0.000     0.000 r  MUX/bcd_reg[3]/C
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MUX/bcd_reg[3]/Q
                         net (fo=7, routed)           0.876     1.332    DECODER/Q[3]
    SLICE_X2Y90          LUT4 (Prop_lut4_I0_O)        0.152     1.484 r  DECODER/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.645     4.129    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.774     7.903 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.903    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MUX/bcd_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.709ns  (logic 4.377ns (56.772%)  route 3.333ns (43.228%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE                         0.000     0.000 r  MUX/bcd_reg[1]/C
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MUX/bcd_reg[1]/Q
                         net (fo=7, routed)           0.878     1.334    DECODER/Q[1]
    SLICE_X2Y90          LUT4 (Prop_lut4_I3_O)        0.153     1.487 r  DECODER/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.455     3.942    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.768     7.709 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.709    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MUX/bcd_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.139ns  (logic 4.114ns (57.622%)  route 3.025ns (42.378%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE                         0.000     0.000 r  MUX/bcd_reg[1]/C
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  MUX/bcd_reg[1]/Q
                         net (fo=7, routed)           0.878     1.334    DECODER/Q[1]
    SLICE_X2Y90          LUT4 (Prop_lut4_I1_O)        0.124     1.458 r  DECODER/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.148     3.605    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.139 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.139    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MUX/bcd_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.862ns  (logic 4.073ns (59.356%)  route 2.789ns (40.644%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE                         0.000     0.000 r  MUX/bcd_reg[3]/C
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MUX/bcd_reg[3]/Q
                         net (fo=7, routed)           0.876     1.332    DECODER/Q[3]
    SLICE_X2Y90          LUT4 (Prop_lut4_I0_O)        0.124     1.456 r  DECODER/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.913     3.369    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     6.862 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.862    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MUX/bcd_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.642ns  (logic 4.117ns (61.990%)  route 2.525ns (38.010%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE                         0.000     0.000 r  MUX/bcd_reg[0]/C
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  MUX/bcd_reg[0]/Q
                         net (fo=7, routed)           0.722     1.178    DECODER/Q[0]
    SLICE_X2Y90          LUT4 (Prop_lut4_I1_O)        0.124     1.302 r  DECODER/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.802     3.105    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537     6.642 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.642    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MUX/an_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.124ns  (logic 4.054ns (66.190%)  route 2.071ns (33.810%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDSE                         0.000     0.000 r  MUX/an_reg[7]/C
    SLICE_X2Y91          FDSE (Prop_fdse_C_Q)         0.518     0.518 r  MUX/an_reg[7]/Q
                         net (fo=1, routed)           2.071     2.589    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536     6.124 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.124    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MUX/an_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.042ns  (logic 3.992ns (66.065%)  route 2.050ns (33.935%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDSE                         0.000     0.000 r  MUX/an_reg[6]/C
    SLICE_X1Y91          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  MUX/an_reg[6]/Q
                         net (fo=1, routed)           2.050     2.506    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     6.042 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.042    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UPDOWN
                            (input port)
  Destination:            counterdecsec_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.522ns  (logic 1.609ns (45.686%)  route 1.913ns (54.314%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  UPDOWN (IN)
                         net (fo=0)                   0.000     0.000    UPDOWN
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  UPDOWN_IBUF_inst/O
                         net (fo=7, routed)           1.577     3.062    UPDOWN_IBUF
    SLICE_X3Y91          LUT6 (Prop_lut6_I5_O)        0.124     3.186 r  counterdecsec[3]_i_1/O
                         net (fo=4, routed)           0.336     3.522    counterdecsec
    SLICE_X5Y91          FDCE                                         r  counterdecsec_reg[0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MUX/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MUX/an_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.128ns (43.470%)  route 0.166ns (56.530%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE                         0.000     0.000 r  MUX/counter_reg[1]/C
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  MUX/counter_reg[1]/Q
                         net (fo=7, routed)           0.166     0.294    MUX/counter_reg_n_0_[1]
    SLICE_X2Y91          FDSE                                         r  MUX/an_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MUX/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MUX/bcd_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.226ns (60.911%)  route 0.145ns (39.089%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE                         0.000     0.000 r  MUX/counter_reg[0]/C
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  MUX/counter_reg[0]/Q
                         net (fo=8, routed)           0.145     0.273    MUX/counter_reg_n_0_[0]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.098     0.371 r  MUX/bcd[2]_i_1/O
                         net (fo=1, routed)           0.000     0.371    MUX/bcd[2]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  MUX/bcd_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MUX/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MUX/bcd_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.226ns (60.911%)  route 0.145ns (39.089%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE                         0.000     0.000 r  MUX/counter_reg[0]/C
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  MUX/counter_reg[0]/Q
                         net (fo=8, routed)           0.145     0.273    MUX/counter_reg_n_0_[0]
    SLICE_X3Y90          LUT4 (Prop_lut4_I1_O)        0.098     0.371 r  MUX/bcd[3]_i_1/O
                         net (fo=1, routed)           0.000     0.371    MUX/bcd[3]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  MUX/bcd_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterdecsec_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counterdecsec_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.279ns (70.625%)  route 0.116ns (29.375%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE                         0.000     0.000 r  counterdecsec_reg[2]/C
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.181     0.181 r  counterdecsec_reg[2]/Q
                         net (fo=4, routed)           0.116     0.297    counterdecsec_reg_n_0_[2]
    SLICE_X5Y91          LUT5 (Prop_lut5_I1_O)        0.098     0.395 r  counterdecsec[1]_i_1/O
                         net (fo=1, routed)           0.000     0.395    counterdecsec[1]_i_1_n_0
    SLICE_X5Y91          FDCE                                         r  counterdecsec_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterdecsec_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counterdecsec_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.283ns (70.924%)  route 0.116ns (29.076%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE                         0.000     0.000 r  counterdecsec_reg[3]/C
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.181     0.181 r  counterdecsec_reg[3]/Q
                         net (fo=4, routed)           0.116     0.297    counterdecsec_reg_n_0_[3]
    SLICE_X5Y91          LUT5 (Prop_lut5_I4_O)        0.102     0.399 r  counterdecsec[2]_i_1/O
                         net (fo=1, routed)           0.000     0.399    counterdecsec[2]_i_1_n_0
    SLICE_X5Y91          FDCE                                         r  counterdecsec_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterdecsec_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counterdecsec_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.285ns (71.065%)  route 0.116ns (28.935%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y91          FDCE                         0.000     0.000 r  counterdecsec_reg[2]/C
    SLICE_X5Y91          FDCE (Prop_fdce_C_Q)         0.181     0.181 r  counterdecsec_reg[2]/Q
                         net (fo=4, routed)           0.116     0.297    counterdecsec_reg_n_0_[2]
    SLICE_X5Y91          LUT5 (Prop_lut5_I1_O)        0.104     0.401 r  counterdecsec[3]_i_2/O
                         net (fo=1, routed)           0.000     0.401    counterdecsec[3]_i_2_n_0
    SLICE_X5Y91          FDCE                                         r  counterdecsec_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MUX/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MUX/an_reg[6]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.414ns  (logic 0.128ns (30.882%)  route 0.286ns (69.118%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE                         0.000     0.000 r  MUX/counter_reg[0]/C
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  MUX/counter_reg[0]/Q
                         net (fo=8, routed)           0.286     0.414    MUX/counter_reg_n_0_[0]
    SLICE_X1Y91          FDSE                                         r  MUX/an_reg[6]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counterunisec_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counterunisec_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.236ns (55.208%)  route 0.191ns (44.792%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE                         0.000     0.000 r  counterunisec_reg[0]/C
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.194     0.194 r  counterunisec_reg[0]/Q
                         net (fo=6, routed)           0.191     0.385    counterunisec_reg_n_0_[0]
    SLICE_X3Y91          LUT5 (Prop_lut5_I3_O)        0.042     0.427 r  counterunisec[3]_i_1/O
                         net (fo=1, routed)           0.000     0.427    counterunisec[3]_i_1_n_0
    SLICE_X3Y91          FDCE                                         r  counterunisec_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MUX/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MUX/bcd_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.429ns  (logic 0.227ns (52.954%)  route 0.202ns (47.046%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE                         0.000     0.000 r  MUX/counter_reg[1]/C
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  MUX/counter_reg[1]/Q
                         net (fo=7, routed)           0.202     0.330    MUX/counter_reg_n_0_[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I2_O)        0.099     0.429 r  MUX/bcd[0]_i_1/O
                         net (fo=1, routed)           0.000     0.429    MUX/bcd[0]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  MUX/bcd_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MUX/counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            MUX/bcd_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.430ns  (logic 0.227ns (52.831%)  route 0.203ns (47.169%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE                         0.000     0.000 r  MUX/counter_reg[1]/C
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  MUX/counter_reg[1]/Q
                         net (fo=7, routed)           0.203     0.331    MUX/counter_reg_n_0_[1]
    SLICE_X3Y90          LUT4 (Prop_lut4_I2_O)        0.099     0.430 r  MUX/bcd[1]_i_1/O
                         net (fo=1, routed)           0.000     0.430    MUX/bcd[1]_i_1_n_0
    SLICE_X3Y90          FDRE                                         r  MUX/bcd_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK_1Hz/counter_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.350ns  (logic 1.478ns (44.101%)  route 1.873ns (55.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RESET_IBUF_inst/O
                         net (fo=35, routed)          1.873     3.350    CLK_1Hz/AR[0]
    SLICE_X6Y92          FDCE                                         f  CLK_1Hz/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.602     5.025    CLK_1Hz/CLK_IBUF_BUFG
    SLICE_X6Y92          FDCE                                         r  CLK_1Hz/counter_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK_1Hz/counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.350ns  (logic 1.478ns (44.101%)  route 1.873ns (55.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RESET_IBUF_inst/O
                         net (fo=35, routed)          1.873     3.350    CLK_1Hz/AR[0]
    SLICE_X6Y92          FDCE                                         f  CLK_1Hz/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.602     5.025    CLK_1Hz/CLK_IBUF_BUFG
    SLICE_X6Y92          FDCE                                         r  CLK_1Hz/counter_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK_1Hz/counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.350ns  (logic 1.478ns (44.101%)  route 1.873ns (55.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RESET_IBUF_inst/O
                         net (fo=35, routed)          1.873     3.350    CLK_1Hz/AR[0]
    SLICE_X6Y92          FDCE                                         f  CLK_1Hz/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.602     5.025    CLK_1Hz/CLK_IBUF_BUFG
    SLICE_X6Y92          FDCE                                         r  CLK_1Hz/counter_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK_1Hz/counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.350ns  (logic 1.478ns (44.101%)  route 1.873ns (55.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RESET_IBUF_inst/O
                         net (fo=35, routed)          1.873     3.350    CLK_1Hz/AR[0]
    SLICE_X6Y92          FDCE                                         f  CLK_1Hz/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.602     5.025    CLK_1Hz/CLK_IBUF_BUFG
    SLICE_X6Y92          FDCE                                         r  CLK_1Hz/counter_reg[4]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK_1Hz/counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.350ns  (logic 1.478ns (44.101%)  route 1.873ns (55.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RESET_IBUF_inst/O
                         net (fo=35, routed)          1.873     3.350    CLK_1Hz/AR[0]
    SLICE_X6Y92          FDCE                                         f  CLK_1Hz/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.602     5.025    CLK_1Hz/CLK_IBUF_BUFG
    SLICE_X6Y92          FDCE                                         r  CLK_1Hz/counter_reg[5]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK_1Hz/sclk_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.350ns  (logic 1.478ns (44.101%)  route 1.873ns (55.899%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RESET_IBUF_inst/O
                         net (fo=35, routed)          1.873     3.350    CLK_1Hz/AR[0]
    SLICE_X6Y92          FDCE                                         f  CLK_1Hz/sclk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.602     5.025    CLK_1Hz/CLK_IBUF_BUFG
    SLICE_X6Y92          FDCE                                         r  CLK_1Hz/sclk_reg/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK_1Hz/counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.200ns  (logic 1.478ns (46.179%)  route 1.722ns (53.821%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RESET_IBUF_inst/O
                         net (fo=35, routed)          1.722     3.200    CLK_1Hz/AR[0]
    SLICE_X6Y93          FDCE                                         f  CLK_1Hz/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.603     5.026    CLK_1Hz/CLK_IBUF_BUFG
    SLICE_X6Y93          FDCE                                         r  CLK_1Hz/counter_reg[6]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK_1Hz/counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.200ns  (logic 1.478ns (46.179%)  route 1.722ns (53.821%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RESET_IBUF_inst/O
                         net (fo=35, routed)          1.722     3.200    CLK_1Hz/AR[0]
    SLICE_X6Y93          FDCE                                         f  CLK_1Hz/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.603     5.026    CLK_1Hz/CLK_IBUF_BUFG
    SLICE_X6Y93          FDCE                                         r  CLK_1Hz/counter_reg[7]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK_1Hz/counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.200ns  (logic 1.478ns (46.179%)  route 1.722ns (53.821%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RESET_IBUF_inst/O
                         net (fo=35, routed)          1.722     3.200    CLK_1Hz/AR[0]
    SLICE_X6Y93          FDCE                                         f  CLK_1Hz/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.603     5.026    CLK_1Hz/CLK_IBUF_BUFG
    SLICE_X6Y93          FDCE                                         r  CLK_1Hz/counter_reg[8]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK_1Hz/counter_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.200ns  (logic 1.478ns (46.179%)  route 1.722ns (53.821%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RESET_IBUF_inst/O
                         net (fo=35, routed)          1.722     3.200    CLK_1Hz/AR[0]
    SLICE_X6Y93          FDCE                                         f  CLK_1Hz/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.603     5.026    CLK_1Hz/CLK_IBUF_BUFG
    SLICE_X6Y93          FDCE                                         r  CLK_1Hz/counter_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK_1Hz/counter_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.245ns (33.074%)  route 0.497ns (66.926%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  RESET_IBUF_inst/O
                         net (fo=35, routed)          0.497     0.742    CLK_1Hz/AR[0]
    SLICE_X3Y95          FDPE                                         f  CLK_1Hz/counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.877     2.042    CLK_1Hz/CLK_IBUF_BUFG
    SLICE_X3Y95          FDPE                                         r  CLK_1Hz/counter_reg[0]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK_1Hz/counter_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.245ns (33.074%)  route 0.497ns (66.926%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  RESET_IBUF_inst/O
                         net (fo=35, routed)          0.497     0.742    CLK_1Hz/AR[0]
    SLICE_X3Y95          FDCE                                         f  CLK_1Hz/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.877     2.042    CLK_1Hz/CLK_IBUF_BUFG
    SLICE_X3Y95          FDCE                                         r  CLK_1Hz/counter_reg[15]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK_1Hz/counter_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.245ns (33.074%)  route 0.497ns (66.926%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  RESET_IBUF_inst/O
                         net (fo=35, routed)          0.497     0.742    CLK_1Hz/AR[0]
    SLICE_X3Y95          FDCE                                         f  CLK_1Hz/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.877     2.042    CLK_1Hz/CLK_IBUF_BUFG
    SLICE_X3Y95          FDCE                                         r  CLK_1Hz/counter_reg[16]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK_1Hz/counter_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.245ns (32.680%)  route 0.506ns (67.320%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  RESET_IBUF_inst/O
                         net (fo=35, routed)          0.506     0.751    CLK_1Hz/AR[0]
    SLICE_X4Y96          FDCE                                         f  CLK_1Hz/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.874     2.039    CLK_1Hz/CLK_IBUF_BUFG
    SLICE_X4Y96          FDCE                                         r  CLK_1Hz/counter_reg[18]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK_1Hz/counter_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.245ns (32.680%)  route 0.506ns (67.320%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  RESET_IBUF_inst/O
                         net (fo=35, routed)          0.506     0.751    CLK_1Hz/AR[0]
    SLICE_X4Y96          FDCE                                         f  CLK_1Hz/counter_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.874     2.039    CLK_1Hz/CLK_IBUF_BUFG
    SLICE_X4Y96          FDCE                                         r  CLK_1Hz/counter_reg[21]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK_1Hz/counter_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.245ns (32.680%)  route 0.506ns (67.320%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  RESET_IBUF_inst/O
                         net (fo=35, routed)          0.506     0.751    CLK_1Hz/AR[0]
    SLICE_X4Y96          FDCE                                         f  CLK_1Hz/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.874     2.039    CLK_1Hz/CLK_IBUF_BUFG
    SLICE_X4Y96          FDCE                                         r  CLK_1Hz/counter_reg[22]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK_1Hz/counter_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.245ns (32.680%)  route 0.506ns (67.320%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  RESET_IBUF_inst/O
                         net (fo=35, routed)          0.506     0.751    CLK_1Hz/AR[0]
    SLICE_X4Y96          FDCE                                         f  CLK_1Hz/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.874     2.039    CLK_1Hz/CLK_IBUF_BUFG
    SLICE_X4Y96          FDCE                                         r  CLK_1Hz/counter_reg[23]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK_1Hz/counter_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.245ns (32.680%)  route 0.506ns (67.320%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  RESET_IBUF_inst/O
                         net (fo=35, routed)          0.506     0.751    CLK_1Hz/AR[0]
    SLICE_X4Y96          FDCE                                         f  CLK_1Hz/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.874     2.039    CLK_1Hz/CLK_IBUF_BUFG
    SLICE_X4Y96          FDCE                                         r  CLK_1Hz/counter_reg[24]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK_1Hz/counter_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.245ns (32.680%)  route 0.506ns (67.320%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  RESET_IBUF_inst/O
                         net (fo=35, routed)          0.506     0.751    CLK_1Hz/AR[0]
    SLICE_X4Y96          FDCE                                         f  CLK_1Hz/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.874     2.039    CLK_1Hz/CLK_IBUF_BUFG
    SLICE_X4Y96          FDCE                                         r  CLK_1Hz/counter_reg[25]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            CLK_1Hz/counter_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.796ns  (logic 0.245ns (30.854%)  route 0.550ns (69.146%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  RESET_IBUF_inst/O
                         net (fo=35, routed)          0.550     0.796    CLK_1Hz/AR[0]
    SLICE_X3Y96          FDCE                                         f  CLK_1Hz/counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.877     2.042    CLK_1Hz/CLK_IBUF_BUFG
    SLICE_X3Y96          FDCE                                         r  CLK_1Hz/counter_reg[19]/C





