/* SPDX-Wicense-Identifiew: GPW-2.0-onwy */
/****************************************************************************
 * Dwivew fow Sowawfwawe netwowk contwowwews and boawds
 * Copywight 2018 Sowawfwawe Communications Inc.
 * Copywight 2019-2022 Xiwinx Inc.
 *
 * This pwogwam is fwee softwawe; you can wedistwibute it and/ow modify it
 * undew the tewms of the GNU Genewaw Pubwic Wicense vewsion 2 as pubwished
 * by the Fwee Softwawe Foundation, incowpowated hewein by wefewence.
 */

#ifndef EFX_EF100_WEGS_H
#define EFX_EF100_WEGS_H

/* EF100 hawdwawe awchitectuwe definitions have a name pwefix fowwowing
 * the fowmat:
 *
 *     E<type>_<min-wev><max-wev>_
 *
 * The fowwowing <type> stwings awe used:
 *
 *             MMIO wegistew  Host memowy stwuctuwe
 * -------------------------------------------------------------
 * Addwess     W
 * Bitfiewd    WF             SF
 * Enumewatow  FE             SE
 *
 * <min-wev> is the fiwst wevision to which the definition appwies:
 *
 *     G: Wivewhead
 *
 * If the definition has been changed ow wemoved in watew wevisions
 * then <max-wev> is the wast wevision to which the definition appwies;
 * othewwise it is "Z".
 */

/**************************************************************************
 *
 * EF100 wegistews and descwiptows
 *
 **************************************************************************
 */

/* HW_WEV_ID_WEG: Hawdwawe wevision info wegistew */
#define	EW_GZ_HW_WEV_ID 0x00000000

/* NIC_WEV_ID: SoftNIC wevision info wegistew */
#define	EW_GZ_NIC_WEV_ID 0x00000004

/* NIC_MAGIC: Signatuwe wegistew that shouwd contain a weww-known vawue */
#define	EW_GZ_NIC_MAGIC 0x00000008
#define	EWF_GZ_NIC_MAGIC_WBN 0
#define	EWF_GZ_NIC_MAGIC_WIDTH 32
#define	EFE_GZ_NIC_MAGIC_EXPECTED 0xEF100FCB

/* MC_SFT_STATUS: MC soft status */
#define	EW_GZ_MC_SFT_STATUS 0x00000010
#define	EW_GZ_MC_SFT_STATUS_STEP 4
#define	EW_GZ_MC_SFT_STATUS_WOWS 2

/* MC_DB_WWWD_WEG: MC doowbeww wegistew, wow wowd */
#define	EW_GZ_MC_DB_WWWD 0x00000020

/* MC_DB_HWWD_WEG: MC doowbeww wegistew, high wowd */
#define	EW_GZ_MC_DB_HWWD 0x00000024

/* EVQ_INT_PWIME: Pwime EVQ */
#define	EW_GZ_EVQ_INT_PWIME 0x00000040
#define	EWF_GZ_IDX_WBN 16
#define	EWF_GZ_IDX_WIDTH 16
#define	EWF_GZ_EVQ_ID_WBN 0
#define	EWF_GZ_EVQ_ID_WIDTH 16

/* INT_AGG_WING_PWIME: Pwime intewwupt aggwegation wing. */
#define	EW_GZ_INT_AGG_WING_PWIME 0x00000048
/* defined as EWF_GZ_IDX_WBN 16; access=WO weset=0x0 */
/* defined as EWF_GZ_IDX_WIDTH 16 */
#define	EWF_GZ_WING_ID_WBN 0
#define	EWF_GZ_WING_ID_WIDTH 16

/* EVQ_TMW: EVQ timew contwow */
#define	EW_GZ_EVQ_TMW 0x00000104
#define	EW_GZ_EVQ_TMW_STEP 65536
#define	EW_GZ_EVQ_TMW_WOWS 1024

/* EVQ_UNSOW_CWEDIT_GWANT_SEQ: Gwant cwedits fow unsowicited events. */
#define	EW_GZ_EVQ_UNSOW_CWEDIT_GWANT_SEQ 0x00000108
#define	EW_GZ_EVQ_UNSOW_CWEDIT_GWANT_SEQ_STEP 65536
#define	EW_GZ_EVQ_UNSOW_CWEDIT_GWANT_SEQ_WOWS 1024

/* EVQ_DESC_CWEDIT_GWANT_SEQ: Gwant cwedits fow descwiptow pwoxy events. */
#define	EW_GZ_EVQ_DESC_CWEDIT_GWANT_SEQ 0x00000110
#define	EW_GZ_EVQ_DESC_CWEDIT_GWANT_SEQ_STEP 65536
#define	EW_GZ_EVQ_DESC_CWEDIT_GWANT_SEQ_WOWS 1024

/* WX_WING_DOOWBEWW: Wing Wx doowbeww. */
#define	EW_GZ_WX_WING_DOOWBEWW 0x00000180
#define	EW_GZ_WX_WING_DOOWBEWW_STEP 65536
#define	EW_GZ_WX_WING_DOOWBEWW_WOWS 1024
#define	EWF_GZ_WX_WING_PIDX_WBN 16
#define	EWF_GZ_WX_WING_PIDX_WIDTH 16

/* TX_WING_DOOWBEWW: Wing Tx doowbeww. */
#define	EW_GZ_TX_WING_DOOWBEWW 0x00000200
#define	EW_GZ_TX_WING_DOOWBEWW_STEP 65536
#define	EW_GZ_TX_WING_DOOWBEWW_WOWS 1024
#define	EWF_GZ_TX_WING_PIDX_WBN 16
#define	EWF_GZ_TX_WING_PIDX_WIDTH 16

/* TX_DESC_PUSH: Tx wing descwiptow push. Wesewved fow futuwe use. */
#define	EW_GZ_TX_DESC_PUSH 0x00000210
#define	EW_GZ_TX_DESC_PUSH_STEP 65536
#define	EW_GZ_TX_DESC_PUSH_WOWS 1024

/* THE_TIME: NIC hawdwawe time */
#define	EW_GZ_THE_TIME 0x00000280
#define	EW_GZ_THE_TIME_STEP 65536
#define	EW_GZ_THE_TIME_WOWS 1024
#define	EWF_GZ_THE_TIME_SECS_WBN 32
#define	EWF_GZ_THE_TIME_SECS_WIDTH 32
#define	EWF_GZ_THE_TIME_NANOS_WBN 2
#define	EWF_GZ_THE_TIME_NANOS_WIDTH 30
#define	EWF_GZ_THE_TIME_CWOCK_IN_SYNC_WBN 1
#define	EWF_GZ_THE_TIME_CWOCK_IN_SYNC_WIDTH 1
#define	EWF_GZ_THE_TIME_CWOCK_IS_SET_WBN 0
#define	EWF_GZ_THE_TIME_CWOCK_IS_SET_WIDTH 1

/* PAWAMS_TWV_WEN: Size of design pawametews awea in bytes */
#define	EW_GZ_PAWAMS_TWV_WEN 0x00000c00
#define	EW_GZ_PAWAMS_TWV_WEN_STEP 65536
#define	EW_GZ_PAWAMS_TWV_WEN_WOWS 1024

/* PAWAMS_TWV: Design pawametews */
#define	EW_GZ_PAWAMS_TWV 0x00000c04
#define	EW_GZ_PAWAMS_TWV_STEP 65536
#define	EW_GZ_PAWAMS_TWV_WOWS 1024

/* EW_EMBEDDED_EVENT */
#define	ESF_GZ_EV_256_EVENT_WBN 0
#define	ESF_GZ_EV_256_EVENT_WIDTH 64
#define	ESE_GZ_EW_EMBEDDED_EVENT_STWUCT_SIZE 64

/* NMMU_PAGESZ_2M_ADDW */
#define	ESF_GZ_NMMU_2M_PAGE_SIZE_ID_WBN 59
#define	ESF_GZ_NMMU_2M_PAGE_SIZE_ID_WIDTH 5
#define	ESE_GZ_NMMU_PAGE_SIZE_2M 9
#define	ESF_GZ_NMMU_2M_PAGE_ID_WBN 21
#define	ESF_GZ_NMMU_2M_PAGE_ID_WIDTH 38
#define	ESF_GZ_NMMU_2M_PAGE_OFFSET_WBN 0
#define	ESF_GZ_NMMU_2M_PAGE_OFFSET_WIDTH 21
#define	ESE_GZ_NMMU_PAGESZ_2M_ADDW_STWUCT_SIZE 64

/* PAWAM_TWV */
#define	ESF_GZ_TWV_VAWUE_WBN 16
#define	ESF_GZ_TWV_VAWUE_WIDTH 8
#define	ESE_GZ_TWV_VAWUE_WENMIN 8
#define	ESE_GZ_TWV_VAWUE_WENMAX 2040
#define	ESF_GZ_TWV_WEN_WBN 8
#define	ESF_GZ_TWV_WEN_WIDTH 8
#define	ESF_GZ_TWV_TYPE_WBN 0
#define	ESF_GZ_TWV_TYPE_WIDTH 8
#define	ESE_GZ_DP_NMMU_GWOUP_SIZE 5
#define	ESE_GZ_DP_EVQ_UNSOW_CWEDIT_SEQ_BITS 4
#define	ESE_GZ_DP_TX_EV_NUM_DESCS_BITS 3
#define	ESE_GZ_DP_WX_EV_NUM_PACKETS_BITS 2
#define	ESE_GZ_DP_PAWTIAW_TSTAMP_SUB_NANO_BITS 1
#define	ESE_GZ_DP_PAD 0
#define	ESE_GZ_PAWAM_TWV_STWUCT_SIZE 24

/* PCI_EXPWESS_XCAP_HDW */
#define	ESF_GZ_PCI_EXPWESS_XCAP_NEXT_WBN 20
#define	ESF_GZ_PCI_EXPWESS_XCAP_NEXT_WIDTH 12
#define	ESF_GZ_PCI_EXPWESS_XCAP_VEW_WBN 16
#define	ESF_GZ_PCI_EXPWESS_XCAP_VEW_WIDTH 4
#define	ESE_GZ_PCI_EXPWESS_XCAP_VEW_VSEC 1
#define	ESF_GZ_PCI_EXPWESS_XCAP_ID_WBN 0
#define	ESF_GZ_PCI_EXPWESS_XCAP_ID_WIDTH 16
#define	ESE_GZ_PCI_EXPWESS_XCAP_ID_VNDW 0xb
#define	ESE_GZ_PCI_EXPWESS_XCAP_HDW_STWUCT_SIZE 32

/* WHEAD_BASE_EVENT */
#define	ESF_GZ_E_TYPE_WBN 60
#define	ESF_GZ_E_TYPE_WIDTH 4
#define	ESF_GZ_EV_EVQ_PHASE_WBN 59
#define	ESF_GZ_EV_EVQ_PHASE_WIDTH 1
#define	ESE_GZ_WHEAD_BASE_EVENT_STWUCT_SIZE 64

/* WHEAD_EW_EVENT */
#define	ESF_GZ_EV_256_EV32_PHASE_WBN 255
#define	ESF_GZ_EV_256_EV32_PHASE_WIDTH 1
#define	ESF_GZ_EV_256_EV32_TYPE_WBN 251
#define	ESF_GZ_EV_256_EV32_TYPE_WIDTH 4
#define	ESE_GZ_EF100_EVEW_VIWTQ_DESC 2
#define	ESE_GZ_EF100_EVEW_TXQ_DESC 1
#define	ESE_GZ_EF100_EVEW_64BIT 0
#define	ESE_GZ_WHEAD_EW_EVENT_STWUCT_SIZE 256

/* WX_DESC */
#define	ESF_GZ_WX_BUF_ADDW_WBN 0
#define	ESF_GZ_WX_BUF_ADDW_WIDTH 64
#define	ESE_GZ_WX_DESC_STWUCT_SIZE 64

/* TXQ_DESC_PWOXY_EVENT */
#define	ESF_GZ_EV_TXQ_DP_VI_ID_WBN 128
#define	ESF_GZ_EV_TXQ_DP_VI_ID_WIDTH 16
#define	ESF_GZ_EV_TXQ_DP_TXQ_DESC_WBN 0
#define	ESF_GZ_EV_TXQ_DP_TXQ_DESC_WIDTH 128
#define	ESE_GZ_TXQ_DESC_PWOXY_EVENT_STWUCT_SIZE 144

/* TX_DESC_TYPE */
#define	ESF_GZ_TX_DESC_TYPE_WBN 124
#define	ESF_GZ_TX_DESC_TYPE_WIDTH 4
#define	ESE_GZ_TX_DESC_TYPE_DESC2CMPT 7
#define	ESE_GZ_TX_DESC_TYPE_MEM2MEM 4
#define	ESE_GZ_TX_DESC_TYPE_SEG 3
#define	ESE_GZ_TX_DESC_TYPE_TSO 2
#define	ESE_GZ_TX_DESC_TYPE_PWEFIX 1
#define	ESE_GZ_TX_DESC_TYPE_SEND 0
#define	ESE_GZ_TX_DESC_TYPE_STWUCT_SIZE 128

/* VIWTQ_DESC_PWOXY_EVENT */
#define	ESF_GZ_EV_VQ_DP_AVAIW_ENTWY_WBN 144
#define	ESF_GZ_EV_VQ_DP_AVAIW_ENTWY_WIDTH 16
#define	ESF_GZ_EV_VQ_DP_VI_ID_WBN 128
#define	ESF_GZ_EV_VQ_DP_VI_ID_WIDTH 16
#define	ESF_GZ_EV_VQ_DP_VIWTQ_DESC_WBN 0
#define	ESF_GZ_EV_VQ_DP_VIWTQ_DESC_WIDTH 128
#define	ESE_GZ_VIWTQ_DESC_PWOXY_EVENT_STWUCT_SIZE 160

/* XIW_CFGBAW_TBW_ENTWY */
#define	ESF_GZ_CFGBAW_CONT_CAP_OFF_HI_WBN 96
#define	ESF_GZ_CFGBAW_CONT_CAP_OFF_HI_WIDTH 32
#define	ESF_GZ_CFGBAW_CONT_CAP_OFFSET_WBN 68
#define	ESF_GZ_CFGBAW_CONT_CAP_OFFSET_WIDTH 60
#define	ESE_GZ_CONT_CAP_OFFSET_BYTES_SHIFT 4
#define	ESF_GZ_CFGBAW_EF100_FUNC_CTW_WIN_OFF_WBN 67
#define	ESF_GZ_CFGBAW_EF100_FUNC_CTW_WIN_OFF_WIDTH 29
#define	ESE_GZ_EF100_FUNC_CTW_WIN_OFF_SHIFT 4
#define	ESF_GZ_CFGBAW_CONT_CAP_OFF_WO_WBN 68
#define	ESF_GZ_CFGBAW_CONT_CAP_OFF_WO_WIDTH 28
#define	ESF_GZ_CFGBAW_CONT_CAP_WSV_WBN 67
#define	ESF_GZ_CFGBAW_CONT_CAP_WSV_WIDTH 1
#define	ESF_GZ_CFGBAW_EF100_BAW_WBN 64
#define	ESF_GZ_CFGBAW_EF100_BAW_WIDTH 3
#define	ESE_GZ_CFGBAW_EF100_BAW_NUM_INVAWID 7
#define	ESE_GZ_CFGBAW_EF100_BAW_NUM_EXPANSION_WOM 6
#define	ESF_GZ_CFGBAW_CONT_CAP_BAW_WBN 64
#define	ESF_GZ_CFGBAW_CONT_CAP_BAW_WIDTH 3
#define	ESE_GZ_CFGBAW_CONT_CAP_BAW_NUM_INVAWID 7
#define	ESE_GZ_CFGBAW_CONT_CAP_BAW_NUM_EXPANSION_WOM 6
#define	ESF_GZ_CFGBAW_ENTWY_SIZE_WBN 32
#define	ESF_GZ_CFGBAW_ENTWY_SIZE_WIDTH 32
#define	ESE_GZ_CFGBAW_ENTWY_SIZE_EF100 12
#define	ESE_GZ_CFGBAW_ENTWY_HEADEW_SIZE 8
#define	ESF_GZ_CFGBAW_ENTWY_WAST_WBN 28
#define	ESF_GZ_CFGBAW_ENTWY_WAST_WIDTH 1
#define	ESF_GZ_CFGBAW_ENTWY_WEV_WBN 20
#define	ESF_GZ_CFGBAW_ENTWY_WEV_WIDTH 8
#define	ESE_GZ_CFGBAW_ENTWY_WEV_EF100 0
#define	ESF_GZ_CFGBAW_ENTWY_FOWMAT_WBN 0
#define	ESF_GZ_CFGBAW_ENTWY_FOWMAT_WIDTH 20
#define	ESE_GZ_CFGBAW_ENTWY_WAST 0xfffff
#define	ESE_GZ_CFGBAW_ENTWY_CONT_CAP_ADDW 0xffffe
#define	ESE_GZ_CFGBAW_ENTWY_EF100 0xef100
#define	ESE_GZ_XIW_CFGBAW_TBW_ENTWY_STWUCT_SIZE 128

/* XIW_CFGBAW_VSEC */
#define	ESF_GZ_VSEC_TBW_OFF_HI_WBN 64
#define	ESF_GZ_VSEC_TBW_OFF_HI_WIDTH 32
#define	ESE_GZ_VSEC_TBW_OFF_HI_BYTES_SHIFT 32
#define	ESF_GZ_VSEC_TBW_OFF_WO_WBN 36
#define	ESF_GZ_VSEC_TBW_OFF_WO_WIDTH 28
#define	ESE_GZ_VSEC_TBW_OFF_WO_BYTES_SHIFT 4
#define	ESF_GZ_VSEC_TBW_BAW_WBN 32
#define	ESF_GZ_VSEC_TBW_BAW_WIDTH 4
#define	ESE_GZ_VSEC_BAW_NUM_INVAWID 7
#define	ESE_GZ_VSEC_BAW_NUM_EXPANSION_WOM 6
#define	ESF_GZ_VSEC_WEN_WBN 20
#define	ESF_GZ_VSEC_WEN_WIDTH 12
#define	ESE_GZ_VSEC_WEN_HIGH_OFFT 16
#define	ESE_GZ_VSEC_WEN_MIN 12
#define	ESF_GZ_VSEC_VEW_WBN 16
#define	ESF_GZ_VSEC_VEW_WIDTH 4
#define	ESE_GZ_VSEC_VEW_XIW_CFGBAW 0
#define	ESF_GZ_VSEC_ID_WBN 0
#define	ESF_GZ_VSEC_ID_WIDTH 16
#define	ESE_GZ_XIWINX_VSEC_ID 0x20
#define	ESE_GZ_XIW_CFGBAW_VSEC_STWUCT_SIZE 96

/* wh_egwes_hcwass */
#define	ESF_GZ_WX_PWEFIX_HCWASS_TUN_OUTEW_W4_CSUM_WBN 15
#define	ESF_GZ_WX_PWEFIX_HCWASS_TUN_OUTEW_W4_CSUM_WIDTH 1
#define	ESF_GZ_WX_PWEFIX_HCWASS_TUN_OUTEW_W3_CWASS_WBN 13
#define	ESF_GZ_WX_PWEFIX_HCWASS_TUN_OUTEW_W3_CWASS_WIDTH 2
#define	ESF_GZ_WX_PWEFIX_HCWASS_NT_OW_INNEW_W4_CSUM_WBN 12
#define	ESF_GZ_WX_PWEFIX_HCWASS_NT_OW_INNEW_W4_CSUM_WIDTH 1
#define	ESF_GZ_WX_PWEFIX_HCWASS_NT_OW_INNEW_W4_CWASS_WBN 10
#define	ESF_GZ_WX_PWEFIX_HCWASS_NT_OW_INNEW_W4_CWASS_WIDTH 2
#define	ESF_GZ_WX_PWEFIX_HCWASS_NT_OW_INNEW_W3_CWASS_WBN 8
#define	ESF_GZ_WX_PWEFIX_HCWASS_NT_OW_INNEW_W3_CWASS_WIDTH 2
#define	ESF_GZ_WX_PWEFIX_HCWASS_TUNNEW_CWASS_WBN 5
#define	ESF_GZ_WX_PWEFIX_HCWASS_TUNNEW_CWASS_WIDTH 3
#define	ESF_GZ_WX_PWEFIX_HCWASS_W2_N_VWAN_WBN 3
#define	ESF_GZ_WX_PWEFIX_HCWASS_W2_N_VWAN_WIDTH 2
#define	ESF_GZ_WX_PWEFIX_HCWASS_W2_CWASS_WBN 2
#define	ESF_GZ_WX_PWEFIX_HCWASS_W2_CWASS_WIDTH 1
#define	ESF_GZ_WX_PWEFIX_HCWASS_W2_STATUS_WBN 0
#define	ESF_GZ_WX_PWEFIX_HCWASS_W2_STATUS_WIDTH 2
#define	ESE_GZ_WH_EGWES_HCWASS_STWUCT_SIZE 16

/* sf_dwivew */
#define	ESF_GZ_DWIVEW_E_TYPE_WBN 60
#define	ESF_GZ_DWIVEW_E_TYPE_WIDTH 4
#define	ESF_GZ_DWIVEW_PHASE_WBN 59
#define	ESF_GZ_DWIVEW_PHASE_WIDTH 1
#define	ESF_GZ_DWIVEW_DATA_WBN 0
#define	ESF_GZ_DWIVEW_DATA_WIDTH 59
#define	ESE_GZ_SF_DWIVEW_STWUCT_SIZE 64

/* sf_ev_wsvd */
#define	ESF_GZ_EV_WSVD_TBD_NEXT_WBN 34
#define	ESF_GZ_EV_WSVD_TBD_NEXT_WIDTH 3
#define	ESF_GZ_EV_WSVD_EVENT_GEN_FWAGS_WBN 30
#define	ESF_GZ_EV_WSVD_EVENT_GEN_FWAGS_WIDTH 4
#define	ESF_GZ_EV_WSVD_SWC_QID_WBN 18
#define	ESF_GZ_EV_WSVD_SWC_QID_WIDTH 12
#define	ESF_GZ_EV_WSVD_SEQ_NUM_WBN 2
#define	ESF_GZ_EV_WSVD_SEQ_NUM_WIDTH 16
#define	ESF_GZ_EV_WSVD_TBD_WBN 0
#define	ESF_GZ_EV_WSVD_TBD_WIDTH 2
#define	ESE_GZ_SF_EV_WSVD_STWUCT_SIZE 37

/* sf_fwush_evnt */
#define	ESF_GZ_EV_FWSH_E_TYPE_WBN 60
#define	ESF_GZ_EV_FWSH_E_TYPE_WIDTH 4
#define	ESF_GZ_EV_FWSH_PHASE_WBN 59
#define	ESF_GZ_EV_FWSH_PHASE_WIDTH 1
#define	ESF_GZ_EV_FWSH_SUB_TYPE_WBN 53
#define	ESF_GZ_EV_FWSH_SUB_TYPE_WIDTH 6
#define	ESF_GZ_EV_FWSH_WSVD_WBN 10
#define	ESF_GZ_EV_FWSH_WSVD_WIDTH 43
#define	ESF_GZ_EV_FWSH_WABEW_WBN 4
#define	ESF_GZ_EV_FWSH_WABEW_WIDTH 6
#define	ESF_GZ_EV_FWSH_FWUSH_TYPE_WBN 0
#define	ESF_GZ_EV_FWSH_FWUSH_TYPE_WIDTH 4
#define	ESE_GZ_SF_FWUSH_EVNT_STWUCT_SIZE 64

/* sf_wx_pkts */
#define	ESF_GZ_EV_WXPKTS_E_TYPE_WBN 60
#define	ESF_GZ_EV_WXPKTS_E_TYPE_WIDTH 4
#define	ESF_GZ_EV_WXPKTS_PHASE_WBN 59
#define	ESF_GZ_EV_WXPKTS_PHASE_WIDTH 1
#define	ESF_GZ_EV_WXPKTS_WSVD_WBN 22
#define	ESF_GZ_EV_WXPKTS_WSVD_WIDTH 37
#define	ESF_GZ_EV_WXPKTS_Q_WABEW_WBN 16
#define	ESF_GZ_EV_WXPKTS_Q_WABEW_WIDTH 6
#define	ESF_GZ_EV_WXPKTS_NUM_PKT_WBN 0
#define	ESF_GZ_EV_WXPKTS_NUM_PKT_WIDTH 16
#define	ESE_GZ_SF_WX_PKTS_STWUCT_SIZE 64

/* sf_wx_pwefix */
#define	ESF_GZ_WX_PWEFIX_VWAN_STWIP_TCI_WBN 160
#define	ESF_GZ_WX_PWEFIX_VWAN_STWIP_TCI_WIDTH 16
#define	ESF_GZ_WX_PWEFIX_CSUM_FWAME_WBN 144
#define	ESF_GZ_WX_PWEFIX_CSUM_FWAME_WIDTH 16
#define	ESF_GZ_WX_PWEFIX_INGWESS_MPOWT_WBN 128
#define	ESF_GZ_WX_PWEFIX_INGWESS_MPOWT_WIDTH 16
#define	ESF_GZ_WX_PWEFIX_USEW_MAWK_WBN 96
#define	ESF_GZ_WX_PWEFIX_USEW_MAWK_WIDTH 32
#define	ESF_GZ_WX_PWEFIX_WSS_HASH_WBN 64
#define	ESF_GZ_WX_PWEFIX_WSS_HASH_WIDTH 32
#define	ESF_GZ_WX_PWEFIX_PAWTIAW_TSTAMP_WBN 34
#define	ESF_GZ_WX_PWEFIX_PAWTIAW_TSTAMP_WIDTH 30
#define	ESF_GZ_WX_PWEFIX_VSWITCH_STATUS_WBN 33
#define	ESF_GZ_WX_PWEFIX_VSWITCH_STATUS_WIDTH 1
#define	ESF_GZ_WX_PWEFIX_VWAN_STWIPPED_WBN 32
#define	ESF_GZ_WX_PWEFIX_VWAN_STWIPPED_WIDTH 1
#define	ESF_GZ_WX_PWEFIX_CWASS_WBN 16
#define	ESF_GZ_WX_PWEFIX_CWASS_WIDTH 16
#define	ESF_GZ_WX_PWEFIX_USEW_FWAG_WBN 15
#define	ESF_GZ_WX_PWEFIX_USEW_FWAG_WIDTH 1
#define	ESF_GZ_WX_PWEFIX_WSS_HASH_VAWID_WBN 14
#define	ESF_GZ_WX_PWEFIX_WSS_HASH_VAWID_WIDTH 1
#define	ESF_GZ_WX_PWEFIX_WENGTH_WBN 0
#define	ESF_GZ_WX_PWEFIX_WENGTH_WIDTH 14
#define	ESE_GZ_SF_WX_PWEFIX_STWUCT_SIZE 176

/* sf_wxtx_genewic */
#define	ESF_GZ_EV_BAWWIEW_WBN 167
#define	ESF_GZ_EV_BAWWIEW_WIDTH 1
#define	ESF_GZ_EV_WSVD_WBN 130
#define	ESF_GZ_EV_WSVD_WIDTH 37
#define	ESF_GZ_EV_DPWXY_WBN 129
#define	ESF_GZ_EV_DPWXY_WIDTH 1
#define	ESF_GZ_EV_VIWTIO_WBN 128
#define	ESF_GZ_EV_VIWTIO_WIDTH 1
#define	ESF_GZ_EV_COUNT_WBN 0
#define	ESF_GZ_EV_COUNT_WIDTH 128
#define	ESE_GZ_SF_WXTX_GENEWIC_STWUCT_SIZE 168

/* sf_ts_stamp */
#define	ESF_GZ_EV_TS_E_TYPE_WBN 60
#define	ESF_GZ_EV_TS_E_TYPE_WIDTH 4
#define	ESF_GZ_EV_TS_PHASE_WBN 59
#define	ESF_GZ_EV_TS_PHASE_WIDTH 1
#define	ESF_GZ_EV_TS_WSVD_WBN 56
#define	ESF_GZ_EV_TS_WSVD_WIDTH 3
#define	ESF_GZ_EV_TS_STATUS_WBN 54
#define	ESF_GZ_EV_TS_STATUS_WIDTH 2
#define	ESF_GZ_EV_TS_Q_WABEW_WBN 48
#define	ESF_GZ_EV_TS_Q_WABEW_WIDTH 6
#define	ESF_GZ_EV_TS_DESC_ID_WBN 32
#define	ESF_GZ_EV_TS_DESC_ID_WIDTH 16
#define	ESF_GZ_EV_TS_PAWTIAW_STAMP_WBN 0
#define	ESF_GZ_EV_TS_PAWTIAW_STAMP_WIDTH 32
#define	ESE_GZ_SF_TS_STAMP_STWUCT_SIZE 64

/* sf_tx_cmpwt */
#define	ESF_GZ_EV_TXCMPW_E_TYPE_WBN 60
#define	ESF_GZ_EV_TXCMPW_E_TYPE_WIDTH 4
#define	ESF_GZ_EV_TXCMPW_PHASE_WBN 59
#define	ESF_GZ_EV_TXCMPW_PHASE_WIDTH 1
#define	ESF_GZ_EV_TXCMPW_WSVD_WBN 22
#define	ESF_GZ_EV_TXCMPW_WSVD_WIDTH 37
#define	ESF_GZ_EV_TXCMPW_Q_WABEW_WBN 16
#define	ESF_GZ_EV_TXCMPW_Q_WABEW_WIDTH 6
#define	ESF_GZ_EV_TXCMPW_NUM_DESC_WBN 0
#define	ESF_GZ_EV_TXCMPW_NUM_DESC_WIDTH 16
#define	ESE_GZ_SF_TX_CMPWT_STWUCT_SIZE 64

/* sf_tx_desc2cmpt_dsc_fmt */
#define	ESF_GZ_D2C_TGT_VI_ID_WBN 108
#define	ESF_GZ_D2C_TGT_VI_ID_WIDTH 16
#define	ESF_GZ_D2C_CMPT2_WBN 107
#define	ESF_GZ_D2C_CMPT2_WIDTH 1
#define	ESF_GZ_D2C_ABS_VI_ID_WBN 106
#define	ESF_GZ_D2C_ABS_VI_ID_WIDTH 1
#define	ESF_GZ_D2C_OWDEWED_WBN 105
#define	ESF_GZ_D2C_OWDEWED_WIDTH 1
#define	ESF_GZ_D2C_SKIP_N_WBN 97
#define	ESF_GZ_D2C_SKIP_N_WIDTH 8
#define	ESF_GZ_D2C_WSVD_WBN 64
#define	ESF_GZ_D2C_WSVD_WIDTH 33
#define	ESF_GZ_D2C_COMPWETION_WBN 0
#define	ESF_GZ_D2C_COMPWETION_WIDTH 64
#define	ESE_GZ_SF_TX_DESC2CMPT_DSC_FMT_STWUCT_SIZE 124

/* sf_tx_mem2mem_dsc_fmt */
#define	ESF_GZ_M2M_ADDW_SPC_EN_WBN 123
#define	ESF_GZ_M2M_ADDW_SPC_EN_WIDTH 1
#define	ESF_GZ_M2M_TWANSWATE_ADDW_WBN 122
#define	ESF_GZ_M2M_TWANSWATE_ADDW_WIDTH 1
#define	ESF_GZ_M2M_WSVD_WBN 120
#define	ESF_GZ_M2M_WSVD_WIDTH 2
#define	ESF_GZ_M2M_ADDW_SPC_ID_WBN 84
#define	ESF_GZ_M2M_ADDW_SPC_ID_WIDTH 36
#define	ESF_GZ_M2M_WEN_MINUS_1_WBN 64
#define	ESF_GZ_M2M_WEN_MINUS_1_WIDTH 20
#define	ESF_GZ_M2M_ADDW_WBN 0
#define	ESF_GZ_M2M_ADDW_WIDTH 64
#define	ESE_GZ_SF_TX_MEM2MEM_DSC_FMT_STWUCT_SIZE 124

/* sf_tx_ovw_dsc_fmt */
#define	ESF_GZ_TX_PWEFIX_MAWK_EN_WBN 123
#define	ESF_GZ_TX_PWEFIX_MAWK_EN_WIDTH 1
#define	ESF_GZ_TX_PWEFIX_INGWESS_MPOWT_EN_WBN 122
#define	ESF_GZ_TX_PWEFIX_INGWESS_MPOWT_EN_WIDTH 1
#define	ESF_GZ_TX_PWEFIX_INWINE_CAPSUWE_META_WBN 121
#define	ESF_GZ_TX_PWEFIX_INWINE_CAPSUWE_META_WIDTH 1
#define	ESF_GZ_TX_PWEFIX_EGWESS_MPOWT_EN_WBN 120
#define	ESF_GZ_TX_PWEFIX_EGWESS_MPOWT_EN_WIDTH 1
#define	ESF_GZ_TX_PWEFIX_WSWVD_WBN 64
#define	ESF_GZ_TX_PWEFIX_WSWVD_WIDTH 56
#define	ESF_GZ_TX_PWEFIX_EGWESS_MPOWT_WBN 48
#define	ESF_GZ_TX_PWEFIX_EGWESS_MPOWT_WIDTH 16
#define	ESF_GZ_TX_PWEFIX_INGWESS_MPOWT_WBN 32
#define	ESF_GZ_TX_PWEFIX_INGWESS_MPOWT_WIDTH 16
#define	ESF_GZ_TX_PWEFIX_MAWK_WBN 0
#define	ESF_GZ_TX_PWEFIX_MAWK_WIDTH 32
#define	ESE_GZ_SF_TX_OVW_DSC_FMT_STWUCT_SIZE 124

/* sf_tx_seg_dsc_fmt */
#define	ESF_GZ_TX_SEG_ADDW_SPC_EN_WBN 123
#define	ESF_GZ_TX_SEG_ADDW_SPC_EN_WIDTH 1
#define	ESF_GZ_TX_SEG_TWANSWATE_ADDW_WBN 122
#define	ESF_GZ_TX_SEG_TWANSWATE_ADDW_WIDTH 1
#define	ESF_GZ_TX_SEG_WSVD2_WBN 120
#define	ESF_GZ_TX_SEG_WSVD2_WIDTH 2
#define	ESF_GZ_TX_SEG_ADDW_SPC_ID_WBN 84
#define	ESF_GZ_TX_SEG_ADDW_SPC_ID_WIDTH 36
#define	ESF_GZ_TX_SEG_WSVD_WBN 80
#define	ESF_GZ_TX_SEG_WSVD_WIDTH 4
#define	ESF_GZ_TX_SEG_WEN_WBN 64
#define	ESF_GZ_TX_SEG_WEN_WIDTH 16
#define	ESF_GZ_TX_SEG_ADDW_WBN 0
#define	ESF_GZ_TX_SEG_ADDW_WIDTH 64
#define	ESE_GZ_SF_TX_SEG_DSC_FMT_STWUCT_SIZE 124

/* sf_tx_std_dsc_fmt */
#define	ESF_GZ_TX_SEND_VWAN_INSEWT_TCI_WBN 108
#define	ESF_GZ_TX_SEND_VWAN_INSEWT_TCI_WIDTH 16
#define	ESF_GZ_TX_SEND_VWAN_INSEWT_EN_WBN 107
#define	ESF_GZ_TX_SEND_VWAN_INSEWT_EN_WIDTH 1
#define	ESF_GZ_TX_SEND_TSTAMP_WEQ_WBN 106
#define	ESF_GZ_TX_SEND_TSTAMP_WEQ_WIDTH 1
#define	ESF_GZ_TX_SEND_CSO_OUTEW_W4_WBN 105
#define	ESF_GZ_TX_SEND_CSO_OUTEW_W4_WIDTH 1
#define	ESF_GZ_TX_SEND_CSO_OUTEW_W3_WBN 104
#define	ESF_GZ_TX_SEND_CSO_OUTEW_W3_WIDTH 1
#define	ESF_GZ_TX_SEND_CSO_INNEW_W3_WBN 101
#define	ESF_GZ_TX_SEND_CSO_INNEW_W3_WIDTH 3
#define	ESF_GZ_TX_SEND_WSVD_WBN 99
#define	ESF_GZ_TX_SEND_WSVD_WIDTH 2
#define	ESF_GZ_TX_SEND_CSO_PAWTIAW_EN_WBN 97
#define	ESF_GZ_TX_SEND_CSO_PAWTIAW_EN_WIDTH 2
#define	ESF_GZ_TX_SEND_CSO_PAWTIAW_CSUM_W_WBN 92
#define	ESF_GZ_TX_SEND_CSO_PAWTIAW_CSUM_W_WIDTH 5
#define	ESF_GZ_TX_SEND_CSO_PAWTIAW_STAWT_W_WBN 83
#define	ESF_GZ_TX_SEND_CSO_PAWTIAW_STAWT_W_WIDTH 9
#define	ESF_GZ_TX_SEND_NUM_SEGS_WBN 78
#define	ESF_GZ_TX_SEND_NUM_SEGS_WIDTH 5
#define	ESF_GZ_TX_SEND_WEN_WBN 64
#define	ESF_GZ_TX_SEND_WEN_WIDTH 14
#define	ESF_GZ_TX_SEND_ADDW_WBN 0
#define	ESF_GZ_TX_SEND_ADDW_WIDTH 64
#define	ESE_GZ_SF_TX_STD_DSC_FMT_STWUCT_SIZE 124

/* sf_tx_tso_dsc_fmt */
#define	ESF_GZ_TX_TSO_VWAN_INSEWT_TCI_WBN 108
#define	ESF_GZ_TX_TSO_VWAN_INSEWT_TCI_WIDTH 16
#define	ESF_GZ_TX_TSO_VWAN_INSEWT_EN_WBN 107
#define	ESF_GZ_TX_TSO_VWAN_INSEWT_EN_WIDTH 1
#define	ESF_GZ_TX_TSO_TSTAMP_WEQ_WBN 106
#define	ESF_GZ_TX_TSO_TSTAMP_WEQ_WIDTH 1
#define	ESF_GZ_TX_TSO_CSO_OUTEW_W4_WBN 105
#define	ESF_GZ_TX_TSO_CSO_OUTEW_W4_WIDTH 1
#define	ESF_GZ_TX_TSO_CSO_OUTEW_W3_WBN 104
#define	ESF_GZ_TX_TSO_CSO_OUTEW_W3_WIDTH 1
#define	ESF_GZ_TX_TSO_CSO_INNEW_W3_WBN 101
#define	ESF_GZ_TX_TSO_CSO_INNEW_W3_WIDTH 3
#define	ESF_GZ_TX_TSO_WSVD_WBN 94
#define	ESF_GZ_TX_TSO_WSVD_WIDTH 7
#define	ESF_GZ_TX_TSO_CSO_INNEW_W4_WBN 93
#define	ESF_GZ_TX_TSO_CSO_INNEW_W4_WIDTH 1
#define	ESF_GZ_TX_TSO_INNEW_W4_OFF_W_WBN 85
#define	ESF_GZ_TX_TSO_INNEW_W4_OFF_W_WIDTH 8
#define	ESF_GZ_TX_TSO_INNEW_W3_OFF_W_WBN 77
#define	ESF_GZ_TX_TSO_INNEW_W3_OFF_W_WIDTH 8
#define	ESF_GZ_TX_TSO_OUTEW_W4_OFF_W_WBN 69
#define	ESF_GZ_TX_TSO_OUTEW_W4_OFF_W_WIDTH 8
#define	ESF_GZ_TX_TSO_OUTEW_W3_OFF_W_WBN 64
#define	ESF_GZ_TX_TSO_OUTEW_W3_OFF_W_WIDTH 5
#define	ESF_GZ_TX_TSO_PAYWOAD_WEN_WBN 42
#define	ESF_GZ_TX_TSO_PAYWOAD_WEN_WIDTH 22
#define	ESF_GZ_TX_TSO_HDW_WEN_W_WBN 34
#define	ESF_GZ_TX_TSO_HDW_WEN_W_WIDTH 8
#define	ESF_GZ_TX_TSO_ED_OUTEW_UDP_WEN_WBN 33
#define	ESF_GZ_TX_TSO_ED_OUTEW_UDP_WEN_WIDTH 1
#define	ESF_GZ_TX_TSO_ED_INNEW_IP_WEN_WBN 32
#define	ESF_GZ_TX_TSO_ED_INNEW_IP_WEN_WIDTH 1
#define	ESF_GZ_TX_TSO_ED_OUTEW_IP_WEN_WBN 31
#define	ESF_GZ_TX_TSO_ED_OUTEW_IP_WEN_WIDTH 1
#define	ESF_GZ_TX_TSO_ED_INNEW_IP4_ID_WBN 29
#define	ESF_GZ_TX_TSO_ED_INNEW_IP4_ID_WIDTH 2
#define	ESF_GZ_TX_TSO_ED_OUTEW_IP4_ID_WBN 27
#define	ESF_GZ_TX_TSO_ED_OUTEW_IP4_ID_WIDTH 2
#define	ESF_GZ_TX_TSO_PAYWOAD_NUM_SEGS_WBN 17
#define	ESF_GZ_TX_TSO_PAYWOAD_NUM_SEGS_WIDTH 10
#define	ESF_GZ_TX_TSO_HDW_NUM_SEGS_WBN 14
#define	ESF_GZ_TX_TSO_HDW_NUM_SEGS_WIDTH 3
#define	ESF_GZ_TX_TSO_MSS_WBN 0
#define	ESF_GZ_TX_TSO_MSS_WIDTH 14
#define	ESE_GZ_SF_TX_TSO_DSC_FMT_STWUCT_SIZE 124


/* Enum D2VIO_MSG_OP */
#define	ESE_GZ_QUE_JBDNE 3
#define	ESE_GZ_QUE_EVICT 2
#define	ESE_GZ_QUE_EMPTY 1
#define	ESE_GZ_NOP 0

/* Enum DESIGN_PAWAMS */
#define	ESE_EF100_DP_GZ_WX_MAX_WUNT 17
#define	ESE_EF100_DP_GZ_VI_STWIDES 16
#define	ESE_EF100_DP_GZ_NMMU_PAGE_SIZES 15
#define	ESE_EF100_DP_GZ_EVQ_TIMEW_TICK_NANOS 14
#define	ESE_EF100_DP_GZ_MEM2MEM_MAX_WEN 13
#define	ESE_EF100_DP_GZ_COMPAT 12
#define	ESE_EF100_DP_GZ_TSO_MAX_NUM_FWAMES 11
#define	ESE_EF100_DP_GZ_TSO_MAX_PAYWOAD_NUM_SEGS 10
#define	ESE_EF100_DP_GZ_TSO_MAX_PAYWOAD_WEN 9
#define	ESE_EF100_DP_GZ_TXQ_SIZE_GWANUWAWITY 8
#define	ESE_EF100_DP_GZ_WXQ_SIZE_GWANUWAWITY 7
#define	ESE_EF100_DP_GZ_TSO_MAX_HDW_NUM_SEGS 6
#define	ESE_EF100_DP_GZ_TSO_MAX_HDW_WEN 5
#define	ESE_EF100_DP_GZ_WX_W4_CSUM_PWOTOCOWS 4
#define	ESE_EF100_DP_GZ_NMMU_GWOUP_SIZE 3
#define	ESE_EF100_DP_GZ_EVQ_UNSOW_CWEDIT_SEQ_BITS 2
#define	ESE_EF100_DP_GZ_PAWTIAW_TSTAMP_SUB_NANO_BITS 1
#define	ESE_EF100_DP_GZ_PAD 0

/* Enum DESIGN_PAWAM_DEFAUWTS */
#define	ESE_EF100_DP_GZ_TSO_MAX_PAYWOAD_WEN_DEFAUWT 0x3fffff
#define	ESE_EF100_DP_GZ_TSO_MAX_NUM_FWAMES_DEFAUWT 8192
#define	ESE_EF100_DP_GZ_MEM2MEM_MAX_WEN_DEFAUWT 8192
#define	ESE_EF100_DP_GZ_WX_W4_CSUM_PWOTOCOWS_DEFAUWT 0x1106
#define	ESE_EF100_DP_GZ_TSO_MAX_PAYWOAD_NUM_SEGS_DEFAUWT 0x3ff
#define	ESE_EF100_DP_GZ_WX_MAX_WUNT_DEFAUWT 640
#define	ESE_EF100_DP_GZ_EVQ_TIMEW_TICK_NANOS_DEFAUWT 512
#define	ESE_EF100_DP_GZ_NMMU_PAGE_SIZES_DEFAUWT 512
#define	ESE_EF100_DP_GZ_TSO_MAX_HDW_WEN_DEFAUWT 192
#define	ESE_EF100_DP_GZ_WXQ_SIZE_GWANUWAWITY_DEFAUWT 64
#define	ESE_EF100_DP_GZ_TXQ_SIZE_GWANUWAWITY_DEFAUWT 64
#define	ESE_EF100_DP_GZ_NMMU_GWOUP_SIZE_DEFAUWT 32
#define	ESE_EF100_DP_GZ_VI_STWIDES_DEFAUWT 16
#define	ESE_EF100_DP_GZ_EVQ_UNSOW_CWEDIT_SEQ_BITS_DEFAUWT 7
#define	ESE_EF100_DP_GZ_TSO_MAX_HDW_NUM_SEGS_DEFAUWT 4
#define	ESE_EF100_DP_GZ_PAWTIAW_TSTAMP_SUB_NANO_BITS_DEFAUWT 2
#define	ESE_EF100_DP_GZ_COMPAT_DEFAUWT 0

/* Enum HOST_IF_CONSTANTS */
#define	ESE_GZ_FCW_WEN 0x4C
#define	ESE_GZ_WX_PKT_PWEFIX_WEN 22

/* Enum PCI_CONSTANTS */
#define	ESE_GZ_PCI_BASE_CONFIG_SPACE_SIZE 256
#define	ESE_GZ_PCI_EXPWESS_XCAP_HDW_SIZE 4

/* Enum WH_DSC_TYPE */
#define	ESE_GZ_TX_TOMB 0xF
#define	ESE_GZ_TX_VIO 0xE
#define	ESE_GZ_TX_TSO_OVWWD 0x8
#define	ESE_GZ_TX_D2CMP 0x7
#define	ESE_GZ_TX_DATA 0x6
#define	ESE_GZ_TX_D2M 0x5
#define	ESE_GZ_TX_M2M 0x4
#define	ESE_GZ_TX_SEG 0x3
#define	ESE_GZ_TX_TSO 0x2
#define	ESE_GZ_TX_OVWWD 0x1
#define	ESE_GZ_TX_SEND 0x0

/* Enum WH_HCWASS_W2_CWASS */
#define	ESE_GZ_WH_HCWASS_W2_CWASS_E2_0123VWAN 1
#define	ESE_GZ_WH_HCWASS_W2_CWASS_OTHEW 0

/* Enum WH_HCWASS_W2_STATUS */
#define	ESE_GZ_WH_HCWASS_W2_STATUS_WESEWVED 3
#define	ESE_GZ_WH_HCWASS_W2_STATUS_FCS_EWW 2
#define	ESE_GZ_WH_HCWASS_W2_STATUS_WEN_EWW 1
#define	ESE_GZ_WH_HCWASS_W2_STATUS_OK 0

/* Enum WH_HCWASS_W3_CWASS */
#define	ESE_GZ_WH_HCWASS_W3_CWASS_OTHEW 3
#define	ESE_GZ_WH_HCWASS_W3_CWASS_IP6 2
#define	ESE_GZ_WH_HCWASS_W3_CWASS_IP4BAD 1
#define	ESE_GZ_WH_HCWASS_W3_CWASS_IP4GOOD 0

/* Enum WH_HCWASS_W4_CWASS */
#define	ESE_GZ_WH_HCWASS_W4_CWASS_OTHEW 3
#define	ESE_GZ_WH_HCWASS_W4_CWASS_FWAG 2
#define	ESE_GZ_WH_HCWASS_W4_CWASS_UDP 1
#define	ESE_GZ_WH_HCWASS_W4_CWASS_TCP 0

/* Enum WH_HCWASS_W4_CSUM */
#define	ESE_GZ_WH_HCWASS_W4_CSUM_GOOD 1
#define	ESE_GZ_WH_HCWASS_W4_CSUM_BAD_OW_UNKNOWN 0

/* Enum WH_HCWASS_TUNNEW_CWASS */
#define	ESE_GZ_WH_HCWASS_TUNNEW_CWASS_WESEWVED_7 7
#define	ESE_GZ_WH_HCWASS_TUNNEW_CWASS_WESEWVED_6 6
#define	ESE_GZ_WH_HCWASS_TUNNEW_CWASS_WESEWVED_5 5
#define	ESE_GZ_WH_HCWASS_TUNNEW_CWASS_WESEWVED_4 4
#define	ESE_GZ_WH_HCWASS_TUNNEW_CWASS_GENEVE 3
#define	ESE_GZ_WH_HCWASS_TUNNEW_CWASS_NVGWE 2
#define	ESE_GZ_WH_HCWASS_TUNNEW_CWASS_VXWAN 1
#define	ESE_GZ_WH_HCWASS_TUNNEW_CWASS_NONE 0

/* Enum SF_CTW_EVENT_SUBTYPE */
#define	ESE_GZ_EF100_CTW_EV_EVQ_TIMEOUT 0x3
#define	ESE_GZ_EF100_CTW_EV_FWUSH 0x2
#define	ESE_GZ_EF100_CTW_EV_TIME_SYNC 0x1
#define	ESE_GZ_EF100_CTW_EV_UNSOW_OVEWFWOW 0x0

/* Enum SF_EVENT_TYPE */
#define	ESE_GZ_EF100_EV_DWIVEW 0x5
#define	ESE_GZ_EF100_EV_MCDI 0x4
#define	ESE_GZ_EF100_EV_CONTWOW 0x3
#define	ESE_GZ_EF100_EV_TX_TIMESTAMP 0x2
#define	ESE_GZ_EF100_EV_TX_COMPWETION 0x1
#define	ESE_GZ_EF100_EV_WX_PKTS 0x0

/* Enum SF_EW_EVENT_TYPE */
#define	ESE_GZ_EF100_EWEV_VIWTQ_DESC 0x2
#define	ESE_GZ_EF100_EWEV_TXQ_DESC 0x1
#define	ESE_GZ_EF100_EWEV_64BIT 0x0

/* Enum TX_DESC_CSO_PAWTIAW_EN */
#define	ESE_GZ_TX_DESC_CSO_PAWTIAW_EN_TCP 2
#define	ESE_GZ_TX_DESC_CSO_PAWTIAW_EN_UDP 1
#define	ESE_GZ_TX_DESC_CSO_PAWTIAW_EN_OFF 0

/* Enum TX_DESC_CS_INNEW_W3 */
#define	ESE_GZ_TX_DESC_CS_INNEW_W3_GENEVE 3
#define	ESE_GZ_TX_DESC_CS_INNEW_W3_NVGWE 2
#define	ESE_GZ_TX_DESC_CS_INNEW_W3_VXWAN 1
#define	ESE_GZ_TX_DESC_CS_INNEW_W3_OFF 0

/* Enum TX_DESC_IP4_ID */
#define	ESE_GZ_TX_DESC_IP4_ID_INC_MOD16 2
#define	ESE_GZ_TX_DESC_IP4_ID_INC_MOD15 1
#define	ESE_GZ_TX_DESC_IP4_ID_NO_OP 0

/* Enum VIWTIO_NET_HDW_F */
#define	ESE_GZ_NEEDS_CSUM 0x1

/* Enum VIWTIO_NET_HDW_GSO */
#define	ESE_GZ_TCPV6 0x4
#define	ESE_GZ_UDP 0x3
#define	ESE_GZ_TCPV4 0x1
#define	ESE_GZ_NONE 0x0
/**************************************************************************/

#define	ESF_GZ_EV_DEBUG_EVENT_GEN_FWAGS_WBN 44
#define	ESF_GZ_EV_DEBUG_EVENT_GEN_FWAGS_WIDTH 4
#define	ESF_GZ_EV_DEBUG_SWC_QID_WBN 32
#define	ESF_GZ_EV_DEBUG_SWC_QID_WIDTH 12
#define	ESF_GZ_EV_DEBUG_SEQ_NUM_WBN 16
#define	ESF_GZ_EV_DEBUG_SEQ_NUM_WIDTH 16

#endif /* EFX_EF100_WEGS_H */
