make_file_target(FILE carry4.sim.v SCANNER_TYPE verilog)
v2x(NAME carry4 SRCS carry4.sim.v)
