static int timbgpio_update_bit(struct gpio_chip *gpio, unsigned index,\r\nunsigned offset, bool enabled)\r\n{\r\nstruct timbgpio *tgpio = container_of(gpio, struct timbgpio, gpio);\r\nu32 reg;\r\nspin_lock(&tgpio->lock);\r\nreg = ioread32(tgpio->membase + offset);\r\nif (enabled)\r\nreg |= (1 << index);\r\nelse\r\nreg &= ~(1 << index);\r\niowrite32(reg, tgpio->membase + offset);\r\nspin_unlock(&tgpio->lock);\r\nreturn 0;\r\n}\r\nstatic int timbgpio_gpio_direction_input(struct gpio_chip *gpio, unsigned nr)\r\n{\r\nreturn timbgpio_update_bit(gpio, nr, TGPIODIR, true);\r\n}\r\nstatic int timbgpio_gpio_get(struct gpio_chip *gpio, unsigned nr)\r\n{\r\nstruct timbgpio *tgpio = container_of(gpio, struct timbgpio, gpio);\r\nu32 value;\r\nvalue = ioread32(tgpio->membase + TGPIOVAL);\r\nreturn (value & (1 << nr)) ? 1 : 0;\r\n}\r\nstatic int timbgpio_gpio_direction_output(struct gpio_chip *gpio,\r\nunsigned nr, int val)\r\n{\r\nreturn timbgpio_update_bit(gpio, nr, TGPIODIR, false);\r\n}\r\nstatic void timbgpio_gpio_set(struct gpio_chip *gpio,\r\nunsigned nr, int val)\r\n{\r\ntimbgpio_update_bit(gpio, nr, TGPIOVAL, val != 0);\r\n}\r\nstatic int timbgpio_to_irq(struct gpio_chip *gpio, unsigned offset)\r\n{\r\nstruct timbgpio *tgpio = container_of(gpio, struct timbgpio, gpio);\r\nif (tgpio->irq_base <= 0)\r\nreturn -EINVAL;\r\nreturn tgpio->irq_base + offset;\r\n}\r\nstatic void timbgpio_irq_disable(struct irq_data *d)\r\n{\r\nstruct timbgpio *tgpio = irq_data_get_irq_chip_data(d);\r\nint offset = d->irq - tgpio->irq_base;\r\nunsigned long flags;\r\nspin_lock_irqsave(&tgpio->lock, flags);\r\ntgpio->last_ier &= ~(1UL << offset);\r\niowrite32(tgpio->last_ier, tgpio->membase + TGPIO_IER);\r\nspin_unlock_irqrestore(&tgpio->lock, flags);\r\n}\r\nstatic void timbgpio_irq_enable(struct irq_data *d)\r\n{\r\nstruct timbgpio *tgpio = irq_data_get_irq_chip_data(d);\r\nint offset = d->irq - tgpio->irq_base;\r\nunsigned long flags;\r\nspin_lock_irqsave(&tgpio->lock, flags);\r\ntgpio->last_ier |= 1UL << offset;\r\niowrite32(tgpio->last_ier, tgpio->membase + TGPIO_IER);\r\nspin_unlock_irqrestore(&tgpio->lock, flags);\r\n}\r\nstatic int timbgpio_irq_type(struct irq_data *d, unsigned trigger)\r\n{\r\nstruct timbgpio *tgpio = irq_data_get_irq_chip_data(d);\r\nint offset = d->irq - tgpio->irq_base;\r\nunsigned long flags;\r\nu32 lvr, flr, bflr = 0;\r\nu32 ver;\r\nint ret = 0;\r\nif (offset < 0 || offset > tgpio->gpio.ngpio)\r\nreturn -EINVAL;\r\nver = ioread32(tgpio->membase + TGPIO_VER);\r\nspin_lock_irqsave(&tgpio->lock, flags);\r\nlvr = ioread32(tgpio->membase + TGPIO_LVR);\r\nflr = ioread32(tgpio->membase + TGPIO_FLR);\r\nif (ver > 2)\r\nbflr = ioread32(tgpio->membase + TGPIO_BFLR);\r\nif (trigger & (IRQ_TYPE_LEVEL_HIGH | IRQ_TYPE_LEVEL_LOW)) {\r\nbflr &= ~(1 << offset);\r\nflr &= ~(1 << offset);\r\nif (trigger & IRQ_TYPE_LEVEL_HIGH)\r\nlvr |= 1 << offset;\r\nelse\r\nlvr &= ~(1 << offset);\r\n}\r\nif ((trigger & IRQ_TYPE_EDGE_BOTH) == IRQ_TYPE_EDGE_BOTH) {\r\nif (ver < 3) {\r\nret = -EINVAL;\r\ngoto out;\r\n} else {\r\nflr |= 1 << offset;\r\nbflr |= 1 << offset;\r\n}\r\n} else {\r\nbflr &= ~(1 << offset);\r\nflr |= 1 << offset;\r\nif (trigger & IRQ_TYPE_EDGE_FALLING)\r\nlvr &= ~(1 << offset);\r\nelse\r\nlvr |= 1 << offset;\r\n}\r\niowrite32(lvr, tgpio->membase + TGPIO_LVR);\r\niowrite32(flr, tgpio->membase + TGPIO_FLR);\r\nif (ver > 2)\r\niowrite32(bflr, tgpio->membase + TGPIO_BFLR);\r\niowrite32(1 << offset, tgpio->membase + TGPIO_ICR);\r\nout:\r\nspin_unlock_irqrestore(&tgpio->lock, flags);\r\nreturn ret;\r\n}\r\nstatic void timbgpio_irq(unsigned int irq, struct irq_desc *desc)\r\n{\r\nstruct timbgpio *tgpio = irq_get_handler_data(irq);\r\nunsigned long ipr;\r\nint offset;\r\ndesc->irq_data.chip->irq_ack(irq_get_irq_data(irq));\r\nipr = ioread32(tgpio->membase + TGPIO_IPR);\r\niowrite32(ipr, tgpio->membase + TGPIO_ICR);\r\niowrite32(0, tgpio->membase + TGPIO_IER);\r\nfor_each_set_bit(offset, &ipr, tgpio->gpio.ngpio)\r\ngeneric_handle_irq(timbgpio_to_irq(&tgpio->gpio, offset));\r\niowrite32(tgpio->last_ier, tgpio->membase + TGPIO_IER);\r\n}\r\nstatic int timbgpio_probe(struct platform_device *pdev)\r\n{\r\nint err, i;\r\nstruct gpio_chip *gc;\r\nstruct timbgpio *tgpio;\r\nstruct resource *iomem;\r\nstruct timbgpio_platform_data *pdata = dev_get_platdata(&pdev->dev);\r\nint irq = platform_get_irq(pdev, 0);\r\nif (!pdata || pdata->nr_pins > 32) {\r\nerr = -EINVAL;\r\ngoto err_mem;\r\n}\r\niomem = platform_get_resource(pdev, IORESOURCE_MEM, 0);\r\nif (!iomem) {\r\nerr = -EINVAL;\r\ngoto err_mem;\r\n}\r\ntgpio = kzalloc(sizeof(*tgpio), GFP_KERNEL);\r\nif (!tgpio) {\r\nerr = -EINVAL;\r\ngoto err_mem;\r\n}\r\ntgpio->irq_base = pdata->irq_base;\r\nspin_lock_init(&tgpio->lock);\r\nif (!request_mem_region(iomem->start, resource_size(iomem),\r\nDRIVER_NAME)) {\r\nerr = -EBUSY;\r\ngoto err_request;\r\n}\r\ntgpio->membase = ioremap(iomem->start, resource_size(iomem));\r\nif (!tgpio->membase) {\r\nerr = -ENOMEM;\r\ngoto err_ioremap;\r\n}\r\ngc = &tgpio->gpio;\r\ngc->label = dev_name(&pdev->dev);\r\ngc->owner = THIS_MODULE;\r\ngc->dev = &pdev->dev;\r\ngc->direction_input = timbgpio_gpio_direction_input;\r\ngc->get = timbgpio_gpio_get;\r\ngc->direction_output = timbgpio_gpio_direction_output;\r\ngc->set = timbgpio_gpio_set;\r\ngc->to_irq = (irq >= 0 && tgpio->irq_base > 0) ? timbgpio_to_irq : NULL;\r\ngc->dbg_show = NULL;\r\ngc->base = pdata->gpio_base;\r\ngc->ngpio = pdata->nr_pins;\r\ngc->can_sleep = 0;\r\nerr = gpiochip_add(gc);\r\nif (err)\r\ngoto err_chipadd;\r\nplatform_set_drvdata(pdev, tgpio);\r\niowrite32(0x0, tgpio->membase + TGPIO_IER);\r\nif (irq < 0 || tgpio->irq_base <= 0)\r\nreturn 0;\r\nfor (i = 0; i < pdata->nr_pins; i++) {\r\nirq_set_chip_and_handler_name(tgpio->irq_base + i,\r\n&timbgpio_irqchip, handle_simple_irq, "mux");\r\nirq_set_chip_data(tgpio->irq_base + i, tgpio);\r\n#ifdef CONFIG_ARM\r\nset_irq_flags(tgpio->irq_base + i, IRQF_VALID | IRQF_PROBE);\r\n#endif\r\n}\r\nirq_set_handler_data(irq, tgpio);\r\nirq_set_chained_handler(irq, timbgpio_irq);\r\nreturn 0;\r\nerr_chipadd:\r\niounmap(tgpio->membase);\r\nerr_ioremap:\r\nrelease_mem_region(iomem->start, resource_size(iomem));\r\nerr_request:\r\nkfree(tgpio);\r\nerr_mem:\r\nprintk(KERN_ERR DRIVER_NAME": Failed to register GPIOs: %d\n", err);\r\nreturn err;\r\n}\r\nstatic int timbgpio_remove(struct platform_device *pdev)\r\n{\r\nint err;\r\nstruct timbgpio_platform_data *pdata = dev_get_platdata(&pdev->dev);\r\nstruct timbgpio *tgpio = platform_get_drvdata(pdev);\r\nstruct resource *iomem = platform_get_resource(pdev, IORESOURCE_MEM, 0);\r\nint irq = platform_get_irq(pdev, 0);\r\nif (irq >= 0 && tgpio->irq_base > 0) {\r\nint i;\r\nfor (i = 0; i < pdata->nr_pins; i++) {\r\nirq_set_chip(tgpio->irq_base + i, NULL);\r\nirq_set_chip_data(tgpio->irq_base + i, NULL);\r\n}\r\nirq_set_handler(irq, NULL);\r\nirq_set_handler_data(irq, NULL);\r\n}\r\nerr = gpiochip_remove(&tgpio->gpio);\r\nif (err)\r\nprintk(KERN_ERR DRIVER_NAME": failed to remove gpio_chip\n");\r\niounmap(tgpio->membase);\r\nrelease_mem_region(iomem->start, resource_size(iomem));\r\nkfree(tgpio);\r\nreturn 0;\r\n}
