- 👋 Hi, I’m @zeeshandildar-lm
- 👀 I’m interested in RISC-V based hardware design and verification
- 🌱 I’m currently learning UVM for verification
- 💞️ I’m looking to collaborate on Verification of RISC-V Core IPs and Peripheral IPs and anyother hardware designing and verification projects
- 📫 How to reach me zeeshandildar1995@gmail.com

<!---
zeeshandildar-lm/zeeshandildar-lm is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
