strict digraph "" {
	node [label="\N"];
	"Leaf_1829:AL"	 [def_var="['utmi_vend_ctrl_r']",
		label="Leaf_1829:AL"];
	"1830:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a38ecf750>",
		fillcolor=springgreen,
		label="1830:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1830:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38ecf510>",
		fillcolor=firebrick,
		label="1830:NS
utmi_vend_ctrl_r <= din[3:0];",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38ecf510>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1830:IF" -> "1830:NS"	 [cond="['adr', 'we']",
		label="((adr[6:0] == 7'h5) && we)",
		lineno=1830];
	"1829:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a38ecfd10>",
		clk_sens=False,
		fillcolor=gold,
		label="1829:AL",
		sens="['wclk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['we', 'adr', 'din']"];
	"1829:AL" -> "1830:IF"	 [cond="[]",
		lineno=None];
	"1830:NS" -> "Leaf_1829:AL"	 [cond="[]",
		lineno=None];
}
