{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1608020803522 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1608020803531 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 16:26:43 2020 " "Processing started: Tue Dec 15 16:26:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1608020803531 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1608020803531 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Hex8_top -c Hex8_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off Hex8_top -c Hex8_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1608020803531 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1608020804046 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "hex_data.qsys " "Elaborating Qsys system entity \"hex_data.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608020813804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.15.16:26:58 Progress: Loading IP/hex_data.qsys " "2020.12.15.16:26:58 Progress: Loading IP/hex_data.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608020818361 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.15.16:27:02 Progress: Reading input file " "2020.12.15.16:27:02 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608020822448 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.15.16:27:02 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 15.0\] " "2020.12.15.16:27:02 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608020822510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.15.16:27:02 Progress: Parameterizing module in_system_sources_probes_0 " "2020.12.15.16:27:02 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608020822692 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.15.16:27:02 Progress: Building connections " "2020.12.15.16:27:02 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608020822694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.15.16:27:02 Progress: Parameterizing connections " "2020.12.15.16:27:02 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608020822695 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.15.16:27:02 Progress: Validating " "2020.12.15.16:27:02 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608020822726 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.12.15.16:27:03 Progress: Done reading input file " "2020.12.15.16:27:03 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608020823736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_data: Generating hex_data \"hex_data\" for QUARTUS_SYNTH " "Hex_data: Generating hex_data \"hex_data\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608020829936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"hex_data\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"hex_data\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608020837802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hex_data: Done \"hex_data\" with 2 modules, 1 files " "Hex_data: Done \"hex_data\" with 2 modules, 1 files" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1608020837802 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "hex_data.qsys " "Finished elaborating Qsys system entity \"hex_data.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608020838548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_code/ac620_draft/fpga_beginning/chapter3_class7/rtl/hex8_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_code/ac620_draft/fpga_beginning/chapter3_class7/rtl/hex8_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hex8_top " "Found entity 1: Hex8_top" {  } { { "../rtl/Hex8_top.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class7/rtl/Hex8_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608020838565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608020838565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_code/ac620_draft/fpga_beginning/chapter3_class7/rtl/divder.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_code/ac620_draft/fpga_beginning/chapter3_class7/rtl/divder.v" { { "Info" "ISGN_ENTITY_NAME" "1 divder " "Found entity 1: divder" {  } { { "../rtl/divder.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class7/rtl/divder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608020838568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608020838568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_code/ac620_draft/fpga_beginning/chapter3_class7/rtl/shift8.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_code/ac620_draft/fpga_beginning/chapter3_class7/rtl/shift8.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift8 " "Found entity 1: shift8" {  } { { "../rtl/shift8.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class7/rtl/shift8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608020838571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608020838571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_code/ac620_draft/fpga_beginning/chapter3_class7/rtl/mux8.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_code/ac620_draft/fpga_beginning/chapter3_class7/rtl/mux8.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "../rtl/mux8.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class7/rtl/mux8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608020838573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608020838573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_code/ac620_draft/fpga_beginning/chapter3_class7/rtl/lut.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_code/ac620_draft/fpga_beginning/chapter3_class7/rtl/lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 lut " "Found entity 1: lut" {  } { { "../rtl/lut.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class7/rtl/lut.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608020838576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608020838576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_code/ac620_draft/fpga_beginning/chapter3_class7/rtl/hex8_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_code/ac620_draft/fpga_beginning/chapter3_class7/rtl/hex8_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hex8_tb " "Found entity 1: Hex8_tb" {  } { { "../rtl/Hex8_tb.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class7/rtl/Hex8_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608020838579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608020838579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_code/ac620_draft/fpga_beginning/chapter3_class7/rtl/hc595_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_code/ac620_draft/fpga_beginning/chapter3_class7/rtl/hc595_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 HC595_Driver " "Found entity 1: HC595_Driver" {  } { { "../rtl/HC595_Driver.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class7/rtl/HC595_Driver.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608020838582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608020838582 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../testbench/divide_into_tb.v " "Can't analyze file -- file ../testbench/divide_into_tb.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1608020838587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga_code/ac620_draft/fpga_beginning/chapter3_class7/rtl/hex_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga_code/ac620_draft/fpga_beginning/chapter3_class7/rtl/hex_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hex_top " "Found entity 1: Hex_top" {  } { { "../rtl/Hex_top.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class7/rtl/Hex_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608020838590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608020838590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/hex_data/hex_data.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/hex_data/hex_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_data " "Found entity 1: hex_data" {  } { { "db/ip/hex_data/hex_data.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class7/prj/db/ip/hex_data/hex_data.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608020838592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608020838592 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Hex_top " "Elaborating entity \"Hex_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1608020838647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_data hex_data:hex_data0 " "Elaborating entity \"hex_data\" for hierarchy \"hex_data:hex_data0\"" {  } { { "../rtl/Hex_top.v" "hex_data0" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class7/rtl/Hex_top.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608020838659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe hex_data:hex_data0\|altsource_probe:in_system_sources_probes_0 " "Elaborating entity \"altsource_probe\" for hierarchy \"hex_data:hex_data0\|altsource_probe:in_system_sources_probes_0\"" {  } { { "db/ip/hex_data/hex_data.v" "in_system_sources_probes_0" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class7/prj/db/ip/hex_data/hex_data.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608020838696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hex_data:hex_data0\|altsource_probe:in_system_sources_probes_0 " "Elaborated megafunction instantiation \"hex_data:hex_data0\|altsource_probe:in_system_sources_probes_0\"" {  } { { "db/ip/hex_data/hex_data.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class7/prj/db/ip/hex_data/hex_data.v" 21 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608020838698 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hex_data:hex_data0\|altsource_probe:in_system_sources_probes_0 " "Instantiated megafunction \"hex_data:hex_data0\|altsource_probe:in_system_sources_probes_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608020838702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608020838702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id NONE " "Parameter \"instance_id\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608020838702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608020838702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 32 " "Parameter \"source_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608020838702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608020838702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608020838702 ""}  } { { "db/ip/hex_data/hex_data.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class7/prj/db/ip/hex_data/hex_data.v" 21 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1608020838702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter hex_data:hex_data0\|altsource_probe:in_system_sources_probes_0\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"hex_data:hex_data0\|altsource_probe:in_system_sources_probes_0\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altsource_probe.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608020839155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl hex_data:hex_data0\|altsource_probe:in_system_sources_probes_0\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"hex_data:hex_data0\|altsource_probe:in_system_sources_probes_0\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608020839201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body hex_data:hex_data0\|altsource_probe:in_system_sources_probes_0\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"hex_data:hex_data0\|altsource_probe:in_system_sources_probes_0\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altsource_probe.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608020839236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl hex_data:hex_data0\|altsource_probe:in_system_sources_probes_0\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"hex_data:hex_data0\|altsource_probe:in_system_sources_probes_0\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altsource_probe_body.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608020839240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr hex_data:hex_data0\|altsource_probe:in_system_sources_probes_0\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"hex_data:hex_data0\|altsource_probe:in_system_sources_probes_0\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\no_instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\no_instance_id_gen:rom_info_inst" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altsource_probe_body.vhd" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608020839276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hex8_top Hex8_top:Hex8_top0 " "Elaborating entity \"Hex8_top\" for hierarchy \"Hex8_top:Hex8_top0\"" {  } { { "../rtl/Hex_top.v" "Hex8_top0" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class7/rtl/Hex_top.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608020839282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divder Hex8_top:Hex8_top0\|divder:divder_0 " "Elaborating entity \"divder\" for hierarchy \"Hex8_top:Hex8_top0\|divder:divder_0\"" {  } { { "../rtl/Hex8_top.v" "divder_0" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class7/rtl/Hex8_top.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608020839284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift8 Hex8_top:Hex8_top0\|shift8:shift8_0 " "Elaborating entity \"shift8\" for hierarchy \"Hex8_top:Hex8_top0\|shift8:shift8_0\"" {  } { { "../rtl/Hex8_top.v" "shift8_0" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class7/rtl/Hex8_top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608020839286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 Hex8_top:Hex8_top0\|mux8:mux8_0 " "Elaborating entity \"mux8\" for hierarchy \"Hex8_top:Hex8_top0\|mux8:mux8_0\"" {  } { { "../rtl/Hex8_top.v" "mux8_0" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class7/rtl/Hex8_top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608020839287 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mux8.v(8) " "Verilog HDL Case Statement information at mux8.v(8): all case item expressions in this case statement are onehot" {  } { { "../rtl/mux8.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class7/rtl/mux8.v" 8 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1608020839288 "|Hex_top|Hex8_top:Hex8_top0|mux8:mux8_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lut Hex8_top:Hex8_top0\|lut:lut_0 " "Elaborating entity \"lut\" for hierarchy \"Hex8_top:Hex8_top0\|lut:lut_0\"" {  } { { "../rtl/Hex8_top.v" "lut_0" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class7/rtl/Hex8_top.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608020839288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HC595_Driver HC595_Driver:HC595_Driver0 " "Elaborating entity \"HC595_Driver\" for hierarchy \"HC595_Driver:HC595_Driver0\"" {  } { { "../rtl/Hex_top.v" "HC595_Driver0" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class7/rtl/Hex_top.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608020839290 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1608020839375 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.12.15.16:27:23 Progress: Loading sld227dfb7b/alt_sld_fab_wrapper_hw.tcl " "2020.12.15.16:27:23 Progress: Loading sld227dfb7b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1608020843620 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1608020852463 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1608020852693 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1608020872130 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1608020872152 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1608020872180 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1608020872218 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1608020872227 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1608020872228 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1608020872918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld227dfb7b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld227dfb7b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld227dfb7b/alt_sld_fab.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class7/prj/db/ip/sld227dfb7b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608020873030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608020873030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld227dfb7b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld227dfb7b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld227dfb7b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class7/prj/db/ip/sld227dfb7b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608020873054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608020873054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld227dfb7b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld227dfb7b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld227dfb7b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class7/prj/db/ip/sld227dfb7b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608020873057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608020873057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld227dfb7b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld227dfb7b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld227dfb7b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class7/prj/db/ip/sld227dfb7b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608020873064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608020873064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld227dfb7b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld227dfb7b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld227dfb7b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class7/prj/db/ip/sld227dfb7b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608020873090 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld227dfb7b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class7/prj/db/ip/sld227dfb7b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608020873090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608020873090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld227dfb7b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld227dfb7b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld227dfb7b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class7/prj/db/ip/sld227dfb7b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608020873100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608020873100 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1608020874200 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/shift8.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class7/rtl/shift8.v" 15 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1608020874257 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1608020874257 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608020874436 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 256 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 371 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1608020875174 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1608020875174 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608020875305 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1608020876070 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608020876070 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "en " "No output dependent on input pin \"en\"" {  } { { "../rtl/Hex_top.v" "" { Text "E:/FPGA_Code/AC620_Draft/FPGA_Beginning/chapter3_class7/rtl/Hex_top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608020876154 "|Hex_top|en"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1608020876154 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "369 " "Implemented 369 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1608020876157 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1608020876157 ""} { "Info" "ICUT_CUT_TM_LCELLS" "358 " "Implemented 358 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1608020876157 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1608020876157 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1608020876185 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 16:27:56 2020 " "Processing ended: Tue Dec 15 16:27:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1608020876185 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1608020876185 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:29 " "Total CPU time (on all processors): 00:01:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1608020876185 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1608020876185 ""}
