# Reading C:/altera/12.1/modelsim_ase/tcl/vsim/pref.tcl 
# do msim_setup.tcl 
# first_nios2_system_tb
# ./../
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# Modifying modelsim.ini
# List Of Command Line Aliases 
# 
# dev_com                       -- Compile device library files 
# 
# com                           -- Compile the design files in correct order 
# 
# elab                          -- Elaborate top level design 
# 
# elab_debug                    -- Elaborate the top level design with novopt option 
# 
# ld                            -- Compile all the design files and elaborate the top level design 
# 
# ld_debug                      -- Compile all the design files and elaborate the top level design with -novopt 
# 
# 
# 
# List Of Variables 
# 
# TOP_LEVEL_NAME                -- Top level module name. 
# 
# SYSTEM_INSTANCE_NAME          -- Instantiated system module name inside top level module. 
# 
# QSYS_SIMDIR                   -- Qsys base simulation directory. 
#  ld 
# [exec] dev_com 
# [exec] com 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_irq_mapper
# 
# Top level modules:
# 	first_nios2_system_irq_mapper
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_rsp_xbar_mux_001
# 
# Top level modules:
# 	first_nios2_system_rsp_xbar_mux_001
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_rsp_xbar_mux
# 
# Top level modules:
# 	first_nios2_system_rsp_xbar_mux
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_rsp_xbar_demux_001
# 
# Top level modules:
# 	first_nios2_system_rsp_xbar_demux_001
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_rsp_xbar_demux
# 
# Top level modules:
# 	first_nios2_system_rsp_xbar_demux
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_cmd_xbar_mux_001
# 
# Top level modules:
# 	first_nios2_system_cmd_xbar_mux_001
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_cmd_xbar_mux
# 
# Top level modules:
# 	first_nios2_system_cmd_xbar_mux
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_cmd_xbar_demux_002
# 
# Top level modules:
# 	first_nios2_system_cmd_xbar_demux_002
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_cmd_xbar_demux_001
# 
# Top level modules:
# 	first_nios2_system_cmd_xbar_demux_001
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_cmd_xbar_demux
# 
# Top level modules:
# 	first_nios2_system_cmd_xbar_demux
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# -- Compiling module altera_merlin_burst_adapter_full
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_merlin_traffic_limiter
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_id_router_002_default_decode
# -- Compiling module first_nios2_system_id_router_002
# 
# Top level modules:
# 	first_nios2_system_id_router_002
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_id_router_001_default_decode
# -- Compiling module first_nios2_system_id_router_001
# 
# Top level modules:
# 	first_nios2_system_id_router_001
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_id_router_default_decode
# -- Compiling module first_nios2_system_id_router
# 
# Top level modules:
# 	first_nios2_system_id_router
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_addr_router_002_default_decode
# -- Compiling module first_nios2_system_addr_router_002
# 
# Top level modules:
# 	first_nios2_system_addr_router_002
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_addr_router_001_default_decode
# -- Compiling module first_nios2_system_addr_router_001
# 
# Top level modules:
# 	first_nios2_system_addr_router_001
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_addr_router_default_decode
# -- Compiling module first_nios2_system_addr_router
# 
# Top level modules:
# 	first_nios2_system_addr_router
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_merlin_slave_agent
# 
# Top level modules:
# 	altera_merlin_slave_agent
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_customins_slave_translator
# 
# Top level modules:
# 	altera_customins_slave_translator
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_cpu_custom_instruction_master_multi_xconnect
# 
# Top level modules:
# 	first_nios2_system_cpu_custom_instruction_master_multi_xconnect
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_customins_master_translator
# 
# Top level modules:
# 	altera_customins_master_translator
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module determinant
# 
# Top level modules:
# 	determinant
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module fp_cust_insn
# 
# Top level modules:
# 	fp_cust_insn
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_sdram_0_input_efifo_module
# -- Compiling module first_nios2_system_sdram_0
# 
# Top level modules:
# 	first_nios2_system_sdram_0
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_sdram_0_test_component_ram_module
# -- Compiling module first_nios2_system_sdram_0_test_component
# 
# Top level modules:
# 	first_nios2_system_sdram_0_test_component
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_led_pio
# 
# Top level modules:
# 	first_nios2_system_led_pio
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_sysid
# 
# Top level modules:
# 	first_nios2_system_sysid
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_sys_clk_timer
# 
# Top level modules:
# 	first_nios2_system_sys_clk_timer
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_jtag_uart_log_module
# -- Compiling module first_nios2_system_jtag_uart_sim_scfifo_w
# -- Compiling module first_nios2_system_jtag_uart_scfifo_w
# -- Compiling module first_nios2_system_jtag_uart_drom_module
# -- Compiling module first_nios2_system_jtag_uart_sim_scfifo_r
# -- Compiling module first_nios2_system_jtag_uart_scfifo_r
# -- Compiling module first_nios2_system_jtag_uart
# 
# Top level modules:
# 	first_nios2_system_jtag_uart
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_cpu
# 
# Top level modules:
# 	first_nios2_system_cpu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_cpu_jtag_debug_module_sysclk
# 
# Top level modules:
# 	first_nios2_system_cpu_jtag_debug_module_sysclk
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_cpu_jtag_debug_module_tck
# 
# Top level modules:
# 	first_nios2_system_cpu_jtag_debug_module_tck
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_cpu_jtag_debug_module_wrapper
# 
# Top level modules:
# 	first_nios2_system_cpu_jtag_debug_module_wrapper
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_cpu_mult_cell
# 
# Top level modules:
# 	first_nios2_system_cpu_mult_cell
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_cpu_oci_test_bench
# 
# Top level modules:
# 	first_nios2_system_cpu_oci_test_bench
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_cpu_test_bench
# 
# Top level modules:
# 	first_nios2_system_cpu_test_bench
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_sdram_partner_module
# 
# Top level modules:
# 	altera_sdram_partner_module
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_conduit_bfm
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	altera_conduit_bfm
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_avalon_reset_source
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_avalon_clock_source
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system
# 
# Top level modules:
# 	first_nios2_system
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_tb
# 
# Top level modules:
# 	first_nios2_system_tb
# [exec] elab 
# vsim -L work -L work_lib -L irq_mapper -L width_adapter -L rsp_xbar_mux_001 -L rsp_xbar_mux -L rsp_xbar_demux_001 -L rsp_xbar_demux -L cmd_xbar_mux_001 -L cmd_xbar_mux -L cmd_xbar_demux_002 -L cmd_xbar_demux_001 -L cmd_xbar_demux -L rst_controller -L burst_adapter -L limiter -L id_router_002 -L id_router_001 -L id_router -L addr_router_002 -L addr_router_001 -L addr_router -L cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo -L cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent -L cpu_instruction_master_translator_avalon_universal_master_0_agent -L cpu_jtag_debug_module_translator -L cpu_instruction_master_translator -L cpu_custom_instruction_master_multi_slave_translator0 -L cpu_custom_instruction_master_multi_xconnect -L cpu_custom_instruction_master_translator -L determinant_0 -L fp_cust_insn_0 -L sdram_0 -L led_pio -L sysid -L sys_clk_timer -L jtag_uart -L cpu -L sdram_0_my_partner -L first_nios2_system_inst_led_pio_external_connection_bfm -L first_nios2_system_inst_reset_bfm -L first_nios2_system_inst_clk_bfm -L first_nios2_system_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -t ps -G/first_nios2_system_tb/sdram_0_my_partner/INIT_FILE=\"C:/local_dsd/fp_cust_simple/DSD/software/dsd/mem_init/hdl_sim/sdram_0.dat\" first_nios2_system_tb 
# Loading work.first_nios2_system_tb
# Loading first_nios2_system_inst.first_nios2_system
# Loading cpu.first_nios2_system_cpu
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading cpu.first_nios2_system_cpu_jtag_debug_module_wrapper
# Loading cpu.first_nios2_system_cpu_jtag_debug_module_tck
# Loading altera_mf_ver.altera_std_synchronizer
# Loading cpu.first_nios2_system_cpu_jtag_debug_module_sysclk
# Loading cpu.first_nios2_system_cpu_mult_cell
# Loading altera_mf_ver.altmult_add
# Loading cpu.first_nios2_system_cpu_oci_test_bench
# Loading cpu.first_nios2_system_cpu_test_bench
# Loading sgate_ver.oper_add
# Loading lpm_ver.lpm_add_sub
# Loading sgate_ver.oper_less_than
# Loading jtag_uart.first_nios2_system_jtag_uart
# Loading jtag_uart.first_nios2_system_jtag_uart_scfifo_w
# Loading jtag_uart.first_nios2_system_jtag_uart_sim_scfifo_w
# Loading jtag_uart.first_nios2_system_jtag_uart_log_module
# Loading jtag_uart.first_nios2_system_jtag_uart_scfifo_r
# Loading jtag_uart.first_nios2_system_jtag_uart_sim_scfifo_r
# Loading jtag_uart.first_nios2_system_jtag_uart_drom_module
# Loading sys_clk_timer.first_nios2_system_sys_clk_timer
# Loading sysid.first_nios2_system_sysid
# Loading led_pio.first_nios2_system_led_pio
# Loading sdram_0.first_nios2_system_sdram_0
# Loading sdram_0.first_nios2_system_sdram_0_input_efifo_module
# Loading work.fp_cust_insn
# Loading work.altfp_addsub
# Loading work.altfp_addsub_altfp_add_sub_vsk
# Loading work.altfp_addsub_altbarrel_shift_q3e
# Loading work.altfp_addsub_altbarrel_shift_fkb
# Loading work.altfp_addsub_altpriority_encoder_qb6
# Loading work.altfp_addsub_altpriority_encoder_r08
# Loading work.altfp_addsub_altpriority_encoder_bv7
# Loading work.altfp_addsub_altpriority_encoder_6v7
# Loading work.altfp_addsub_altpriority_encoder_3v7
# Loading work.altfp_addsub_altpriority_encoder_3e8
# Loading work.altfp_addsub_altpriority_encoder_6e8
# Loading work.altfp_addsub_altpriority_encoder_be8
# Loading work.altfp_addsub_altpriority_encoder_rf8
# Loading work.altfp_addsub_altpriority_encoder_e48
# Loading work.altfp_addsub_altpriority_encoder_fj8
# Loading work.altfp_addsub_altpriority_encoder_vh8
# Loading work.altfp_addsub_altpriority_encoder_qh8
# Loading work.altfp_addsub_altpriority_encoder_nh8
# Loading work.altfp_addsub_altpriority_encoder_f48
# Loading work.altfp_addsub_altpriority_encoder_v28
# Loading work.altfp_addsub_altpriority_encoder_q28
# Loading work.altfp_addsub_altpriority_encoder_n28
# Loading lpm_ver.lpm_compare
# Loading work.altfp_mul
# Loading work.altfp_mul_altfp_mult_0fo
# Loading lpm_ver.lpm_mult
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.determinant
# Loading work.fp_div1
# Loading work.fp_div1_altfp_div_s0i
# Loading work.fp_div1_altfp_div_pst_coe
# Loading work.fp_mul1
# Loading work.fp_mul1_altfp_mult_kqn
# Loading work.fp_sub1
# Loading work.fp_sub1_altfp_add_sub_u4j
# Loading work.fp_sub1_altbarrel_shift_q3e
# Loading work.fp_sub1_altbarrel_shift_fkb
# Loading work.fp_sub1_altpriority_encoder_qb6
# Loading work.fp_sub1_altpriority_encoder_r08
# Loading work.fp_sub1_altpriority_encoder_be8
# Loading work.fp_sub1_altpriority_encoder_6e8
# Loading work.fp_sub1_altpriority_encoder_3e8
# Loading work.fp_sub1_altpriority_encoder_bv7
# Loading work.fp_sub1_altpriority_encoder_6v7
# Loading work.fp_sub1_altpriority_encoder_3v7
# Loading work.fp_sub1_altpriority_encoder_rf8
# Loading work.fp_sub1_altpriority_encoder_e48
# Loading work.fp_sub1_altpriority_encoder_fj8
# Loading work.fp_sub1_altpriority_encoder_vh8
# Loading work.fp_sub1_altpriority_encoder_qh8
# Loading work.fp_sub1_altpriority_encoder_nh8
# Loading work.fp_sub1_altpriority_encoder_f48
# Loading work.fp_sub1_altpriority_encoder_v28
# Loading work.fp_sub1_altpriority_encoder_q28
# Loading work.fp_sub1_altpriority_encoder_n28
# Loading work.matrixram
# Loading cpu_custom_instruction_master_translator.altera_customins_master_translator
# Loading sv_std.std
# Loading cpu_custom_instruction_master_multi_xconnect.first_nios2_system_cpu_custom_instruction_master_multi_xconnect
# Loading cpu_custom_instruction_master_multi_slave_translator0.altera_customins_slave_translator
# Loading cpu_instruction_master_translator.altera_merlin_master_translator
# Loading cpu_jtag_debug_module_translator.altera_merlin_slave_translator
# Loading cpu_instruction_master_translator_avalon_universal_master_0_agent.altera_merlin_master_agent
# Loading cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.altera_merlin_slave_agent
# Loading cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.altera_merlin_burst_uncompressor
# Loading cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.altera_avalon_sc_fifo
# Loading addr_router.first_nios2_system_addr_router
# Loading addr_router.first_nios2_system_addr_router_default_decode
# Loading addr_router_001.first_nios2_system_addr_router_001
# Loading addr_router_001.first_nios2_system_addr_router_001_default_decode
# Loading addr_router_002.first_nios2_system_addr_router_002
# Loading addr_router_002.first_nios2_system_addr_router_002_default_decode
# Loading id_router.first_nios2_system_id_router
# Loading id_router.first_nios2_system_id_router_default_decode
# Loading id_router_001.first_nios2_system_id_router_001
# Loading id_router_001.first_nios2_system_id_router_001_default_decode
# Loading id_router_002.first_nios2_system_id_router_002
# Loading id_router_002.first_nios2_system_id_router_002_default_decode
# Loading limiter.altera_merlin_traffic_limiter
# Loading burst_adapter.altera_merlin_burst_adapter
# Loading rst_controller.altera_reset_controller
# Loading cmd_xbar_demux.first_nios2_system_cmd_xbar_demux
# Loading cmd_xbar_demux_001.first_nios2_system_cmd_xbar_demux_001
# Loading cmd_xbar_demux_002.first_nios2_system_cmd_xbar_demux_002
# Loading cmd_xbar_mux.first_nios2_system_cmd_xbar_mux
# Loading cmd_xbar_mux.altera_merlin_arbitrator
# Loading cmd_xbar_mux.altera_merlin_arb_adder
# Loading cmd_xbar_mux_001.first_nios2_system_cmd_xbar_mux_001
# Loading cmd_xbar_mux_001.altera_merlin_arbitrator
# Loading cmd_xbar_mux_001.altera_merlin_arb_adder
# Loading rsp_xbar_demux.first_nios2_system_rsp_xbar_demux
# Loading rsp_xbar_demux_001.first_nios2_system_rsp_xbar_demux_001
# Loading rsp_xbar_mux.first_nios2_system_rsp_xbar_mux
# Loading rsp_xbar_mux.altera_merlin_arbitrator
# Loading rsp_xbar_mux.altera_merlin_arb_adder
# Loading rsp_xbar_mux_001.first_nios2_system_rsp_xbar_mux_001
# Loading rsp_xbar_mux_001.altera_merlin_arbitrator
# Loading rsp_xbar_mux_001.altera_merlin_arb_adder
# Loading width_adapter.altera_merlin_width_adapter
# Loading irq_mapper.first_nios2_system_irq_mapper
# Loading first_nios2_system_inst_clk_bfm.verbosity_pkg
# Loading first_nios2_system_inst_clk_bfm.altera_avalon_clock_source
# Loading first_nios2_system_inst_reset_bfm.verbosity_pkg
# Loading first_nios2_system_inst_reset_bfm.altera_avalon_reset_source
# Loading first_nios2_system_inst_led_pio_external_connection_bfm.verbosity_pkg
# Loading first_nios2_system_inst_led_pio_external_connection_bfm.altera_conduit_bfm
# Loading sdram_0_my_partner.altera_sdram_partner_module
# Loading burst_adapter.altera_merlin_burst_adapter_uncompressed_only
# Loading rst_controller.altera_reset_synchronizer
# Loading width_adapter.altera_merlin_burst_uncompressor
# ** Warning: (vsim-3017) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(669): [TFMPC] - Too few port connections. Expected 43, found 40.
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/cpu
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(669): [TFMPC] - Missing connection for port 'M_ci_multi_estatus'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(669): [TFMPC] - Missing connection for port 'M_ci_multi_ipending'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(669): [TFMPC] - Missing connection for port 'M_ci_multi_status'.
# 
# ** Warning: (vsim-3017) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Too few port connections. Expected 52, found 6.
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/cpu/ni1OOil/the_altmult_add_part_1
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'datac'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'scanina'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'scaninb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'sourcea'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'sourceb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'clock3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'clock2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'clock1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'aclr3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'aclr2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'aclr1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'ena3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'ena2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'ena1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'signa'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'signb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'addnsub1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'addnsub3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'scanouta'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'scanoutb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult01_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult23_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult01_saturation'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult23_saturation'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'addnsub1_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'addnsub3_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult0_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult1_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult2_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult3_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'output_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'chainout_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'output_saturate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'chainout_saturate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'overflow'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'chainout_sat_overflow'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'chainin'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'zero_chainout'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'rotate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'shift_right'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'zero_loopback'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'accum_sload'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'coefsel0'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'coefsel1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'coefsel2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'coefsel3'.
# 
# ** Warning: (vsim-3017) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Too few port connections. Expected 52, found 6.
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/cpu/ni1OOil/the_altmult_add_part_2
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'datac'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'scanina'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'scaninb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'sourcea'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'sourceb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'clock3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'clock2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'clock1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'aclr3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'aclr2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'aclr1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'ena3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'ena2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'ena1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'signa'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'signb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'addnsub1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'addnsub3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'scanouta'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'scanoutb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult01_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult23_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult01_saturation'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult23_saturation'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'addnsub1_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'addnsub3_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult0_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult1_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult2_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult3_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'output_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'chainout_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'output_saturate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'chainout_saturate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'overflow'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'chainout_sat_overflow'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'chainin'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'zero_chainout'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'rotate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'shift_right'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'zero_loopback'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'accum_sload'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'coefsel0'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'coefsel1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'coefsel2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'coefsel3'.
# 
# ** Warning: (vsim-8607) C:/altera/12.1/modelsim_ase/win32aloem/../altera/verilog/src/altera_mf.v(40317): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(682): [TFMPC] - Too few port connections. Expected 12, found 10.
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/jtag_uart
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(682): [TFMPC] - Missing connection for port 'dataavailable'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(682): [TFMPC] - Missing connection for port 'readyfordata'.
# 
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1357): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/a1_prod
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1382): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/b1_prod
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1407): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/q_partial_0
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1432): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/q_partial_1
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1457): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/remainder_mult_0
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_mul1.v(469): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_mul1_inst/fp_mul1_altfp_mult_kqn_component/man_product2_mult
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_sub1.v(1325): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_sub1_inst/fp_sub1_altfp_add_sub_u4j_component/lbarrel_shift
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_mul1.v(469): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_mul1_inst_2/fp_mul1_altfp_mult_kqn_component/man_product2_mult
# ** Warning: Design size of 128 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
#   
# Load canceled
help ld
# "ld" is a user-defined alias for another command
# Alias for: eval {
#   dev_com
#   com
#   elab
# }
libraries
# invalid command name "libraries"
libraries
# invalid command name "libraries"
 ld
# [exec] dev_com 
# [exec] com 
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_irq_mapper
# 
# Top level modules:
# 	first_nios2_system_irq_mapper
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_rsp_xbar_mux_001
# 
# Top level modules:
# 	first_nios2_system_rsp_xbar_mux_001
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_rsp_xbar_mux
# 
# Top level modules:
# 	first_nios2_system_rsp_xbar_mux
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_rsp_xbar_demux_001
# 
# Top level modules:
# 	first_nios2_system_rsp_xbar_demux_001
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_rsp_xbar_demux
# 
# Top level modules:
# 	first_nios2_system_rsp_xbar_demux
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_cmd_xbar_mux_001
# 
# Top level modules:
# 	first_nios2_system_cmd_xbar_mux_001
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_cmd_xbar_mux
# 
# Top level modules:
# 	first_nios2_system_cmd_xbar_mux
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_cmd_xbar_demux_002
# 
# Top level modules:
# 	first_nios2_system_cmd_xbar_demux_002
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_cmd_xbar_demux_001
# 
# Top level modules:
# 	first_nios2_system_cmd_xbar_demux_001
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_cmd_xbar_demux
# 
# Top level modules:
# 	first_nios2_system_cmd_xbar_demux
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_merlin_burst_adapter_burstwrap_increment
# -- Compiling module altera_merlin_burst_adapter_adder
# -- Compiling module altera_merlin_burst_adapter_subtractor
# -- Compiling module altera_merlin_burst_adapter_min
# -- Compiling module altera_merlin_burst_adapter
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# -- Compiling module altera_merlin_burst_adapter_full
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_merlin_address_alignment
# 
# Top level modules:
# 	altera_merlin_address_alignment
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_merlin_traffic_limiter
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_id_router_002_default_decode
# -- Compiling module first_nios2_system_id_router_002
# 
# Top level modules:
# 	first_nios2_system_id_router_002
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_id_router_001_default_decode
# -- Compiling module first_nios2_system_id_router_001
# 
# Top level modules:
# 	first_nios2_system_id_router_001
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_id_router_default_decode
# -- Compiling module first_nios2_system_id_router
# 
# Top level modules:
# 	first_nios2_system_id_router
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_addr_router_002_default_decode
# -- Compiling module first_nios2_system_addr_router_002
# 
# Top level modules:
# 	first_nios2_system_addr_router_002
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_addr_router_001_default_decode
# -- Compiling module first_nios2_system_addr_router_001
# 
# Top level modules:
# 	first_nios2_system_addr_router_001
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_addr_router_default_decode
# -- Compiling module first_nios2_system_addr_router
# 
# Top level modules:
# 	first_nios2_system_addr_router
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_merlin_slave_agent
# 
# Top level modules:
# 	altera_merlin_slave_agent
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_customins_slave_translator
# 
# Top level modules:
# 	altera_customins_slave_translator
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_cpu_custom_instruction_master_multi_xconnect
# 
# Top level modules:
# 	first_nios2_system_cpu_custom_instruction_master_multi_xconnect
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_customins_master_translator
# 
# Top level modules:
# 	altera_customins_master_translator
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module determinant
# 
# Top level modules:
# 	determinant
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module fp_cust_insn
# 
# Top level modules:
# 	fp_cust_insn
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_sdram_0_input_efifo_module
# -- Compiling module first_nios2_system_sdram_0
# 
# Top level modules:
# 	first_nios2_system_sdram_0
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_sdram_0_test_component_ram_module
# -- Compiling module first_nios2_system_sdram_0_test_component
# 
# Top level modules:
# 	first_nios2_system_sdram_0_test_component
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_led_pio
# 
# Top level modules:
# 	first_nios2_system_led_pio
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_sysid
# 
# Top level modules:
# 	first_nios2_system_sysid
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_sys_clk_timer
# 
# Top level modules:
# 	first_nios2_system_sys_clk_timer
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_jtag_uart_log_module
# -- Compiling module first_nios2_system_jtag_uart_sim_scfifo_w
# -- Compiling module first_nios2_system_jtag_uart_scfifo_w
# -- Compiling module first_nios2_system_jtag_uart_drom_module
# -- Compiling module first_nios2_system_jtag_uart_sim_scfifo_r
# -- Compiling module first_nios2_system_jtag_uart_scfifo_r
# -- Compiling module first_nios2_system_jtag_uart
# 
# Top level modules:
# 	first_nios2_system_jtag_uart
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_cpu
# 
# Top level modules:
# 	first_nios2_system_cpu
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_cpu_jtag_debug_module_sysclk
# 
# Top level modules:
# 	first_nios2_system_cpu_jtag_debug_module_sysclk
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_cpu_jtag_debug_module_tck
# 
# Top level modules:
# 	first_nios2_system_cpu_jtag_debug_module_tck
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_cpu_jtag_debug_module_wrapper
# 
# Top level modules:
# 	first_nios2_system_cpu_jtag_debug_module_wrapper
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_cpu_mult_cell
# 
# Top level modules:
# 	first_nios2_system_cpu_mult_cell
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_cpu_oci_test_bench
# 
# Top level modules:
# 	first_nios2_system_cpu_oci_test_bench
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_cpu_test_bench
# 
# Top level modules:
# 	first_nios2_system_cpu_test_bench
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_sdram_partner_module
# 
# Top level modules:
# 	altera_sdram_partner_module
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_conduit_bfm
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	altera_conduit_bfm
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_avalon_reset_source
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_reset_source
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling package verbosity_pkg
# 
# Top level modules:
# 	--none--
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module altera_avalon_clock_source
# -- Importing package verbosity_pkg
# 
# Top level modules:
# 	altera_avalon_clock_source
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system
# 
# Top level modules:
# 	first_nios2_system
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module first_nios2_system_tb
# 
# Top level modules:
# 	first_nios2_system_tb
# [exec] elab 
# vsim -L work -L work_lib -L irq_mapper -L width_adapter -L rsp_xbar_mux_001 -L rsp_xbar_mux -L rsp_xbar_demux_001 -L rsp_xbar_demux -L cmd_xbar_mux_001 -L cmd_xbar_mux -L cmd_xbar_demux_002 -L cmd_xbar_demux_001 -L cmd_xbar_demux -L rst_controller -L burst_adapter -L limiter -L id_router_002 -L id_router_001 -L id_router -L addr_router_002 -L addr_router_001 -L addr_router -L cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo -L cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent -L cpu_instruction_master_translator_avalon_universal_master_0_agent -L cpu_jtag_debug_module_translator -L cpu_instruction_master_translator -L cpu_custom_instruction_master_multi_slave_translator0 -L cpu_custom_instruction_master_multi_xconnect -L cpu_custom_instruction_master_translator -L determinant_0 -L fp_cust_insn_0 -L sdram_0 -L led_pio -L sysid -L sys_clk_timer -L jtag_uart -L cpu -L sdram_0_my_partner -L first_nios2_system_inst_led_pio_external_connection_bfm -L first_nios2_system_inst_reset_bfm -L first_nios2_system_inst_clk_bfm -L first_nios2_system_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -t ps -G/first_nios2_system_tb/sdram_0_my_partner/INIT_FILE=\"C:/local_dsd/fp_cust_simple/DSD/software/dsd/mem_init/hdl_sim/sdram_0.dat\" first_nios2_system_tb 
# Loading work.first_nios2_system_tb
# Loading first_nios2_system_inst.first_nios2_system
# Loading cpu.first_nios2_system_cpu
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading cpu.first_nios2_system_cpu_jtag_debug_module_wrapper
# Loading cpu.first_nios2_system_cpu_jtag_debug_module_tck
# Loading altera_mf_ver.altera_std_synchronizer
# Loading cpu.first_nios2_system_cpu_jtag_debug_module_sysclk
# Loading cpu.first_nios2_system_cpu_mult_cell
# Loading altera_mf_ver.altmult_add
# Loading cpu.first_nios2_system_cpu_oci_test_bench
# Loading cpu.first_nios2_system_cpu_test_bench
# Loading sgate_ver.oper_add
# Loading lpm_ver.lpm_add_sub
# Loading sgate_ver.oper_less_than
# Loading jtag_uart.first_nios2_system_jtag_uart
# Loading jtag_uart.first_nios2_system_jtag_uart_scfifo_w
# Loading jtag_uart.first_nios2_system_jtag_uart_sim_scfifo_w
# Loading jtag_uart.first_nios2_system_jtag_uart_log_module
# Loading jtag_uart.first_nios2_system_jtag_uart_scfifo_r
# Loading jtag_uart.first_nios2_system_jtag_uart_sim_scfifo_r
# Loading jtag_uart.first_nios2_system_jtag_uart_drom_module
# Loading sys_clk_timer.first_nios2_system_sys_clk_timer
# Loading sysid.first_nios2_system_sysid
# Loading led_pio.first_nios2_system_led_pio
# Loading sdram_0.first_nios2_system_sdram_0
# Loading sdram_0.first_nios2_system_sdram_0_input_efifo_module
# Loading work.fp_cust_insn
# Loading work.altfp_addsub
# Loading work.altfp_addsub_altfp_add_sub_vsk
# Loading work.altfp_addsub_altbarrel_shift_q3e
# Loading work.altfp_addsub_altbarrel_shift_fkb
# Loading work.altfp_addsub_altpriority_encoder_qb6
# Loading work.altfp_addsub_altpriority_encoder_r08
# Loading work.altfp_addsub_altpriority_encoder_bv7
# Loading work.altfp_addsub_altpriority_encoder_6v7
# Loading work.altfp_addsub_altpriority_encoder_3v7
# Loading work.altfp_addsub_altpriority_encoder_3e8
# Loading work.altfp_addsub_altpriority_encoder_6e8
# Loading work.altfp_addsub_altpriority_encoder_be8
# Loading work.altfp_addsub_altpriority_encoder_rf8
# Loading work.altfp_addsub_altpriority_encoder_e48
# Loading work.altfp_addsub_altpriority_encoder_fj8
# Loading work.altfp_addsub_altpriority_encoder_vh8
# Loading work.altfp_addsub_altpriority_encoder_qh8
# Loading work.altfp_addsub_altpriority_encoder_nh8
# Loading work.altfp_addsub_altpriority_encoder_f48
# Loading work.altfp_addsub_altpriority_encoder_v28
# Loading work.altfp_addsub_altpriority_encoder_q28
# Loading work.altfp_addsub_altpriority_encoder_n28
# Loading lpm_ver.lpm_compare
# Loading work.altfp_mul
# Loading work.altfp_mul_altfp_mult_0fo
# Loading lpm_ver.lpm_mult
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.determinant
# Loading work.fp_div1
# Loading work.fp_div1_altfp_div_s0i
# Loading work.fp_div1_altfp_div_pst_coe
# Loading work.fp_mul1
# Loading work.fp_mul1_altfp_mult_kqn
# Loading work.fp_sub1
# Loading work.fp_sub1_altfp_add_sub_u4j
# Loading work.fp_sub1_altbarrel_shift_q3e
# Loading work.fp_sub1_altbarrel_shift_fkb
# Loading work.fp_sub1_altpriority_encoder_qb6
# Loading work.fp_sub1_altpriority_encoder_r08
# Loading work.fp_sub1_altpriority_encoder_be8
# Loading work.fp_sub1_altpriority_encoder_6e8
# Loading work.fp_sub1_altpriority_encoder_3e8
# Loading work.fp_sub1_altpriority_encoder_bv7
# Loading work.fp_sub1_altpriority_encoder_6v7
# Loading work.fp_sub1_altpriority_encoder_3v7
# Loading work.fp_sub1_altpriority_encoder_rf8
# Loading work.fp_sub1_altpriority_encoder_e48
# Loading work.fp_sub1_altpriority_encoder_fj8
# Loading work.fp_sub1_altpriority_encoder_vh8
# Loading work.fp_sub1_altpriority_encoder_qh8
# Loading work.fp_sub1_altpriority_encoder_nh8
# Loading work.fp_sub1_altpriority_encoder_f48
# Loading work.fp_sub1_altpriority_encoder_v28
# Loading work.fp_sub1_altpriority_encoder_q28
# Loading work.fp_sub1_altpriority_encoder_n28
# Loading work.matrixram
# Loading cpu_custom_instruction_master_translator.altera_customins_master_translator
# Loading sv_std.std
# Loading cpu_custom_instruction_master_multi_xconnect.first_nios2_system_cpu_custom_instruction_master_multi_xconnect
# Loading cpu_custom_instruction_master_multi_slave_translator0.altera_customins_slave_translator
# Loading cpu_instruction_master_translator.altera_merlin_master_translator
# Loading cpu_jtag_debug_module_translator.altera_merlin_slave_translator
# Loading cpu_instruction_master_translator_avalon_universal_master_0_agent.altera_merlin_master_agent
# Loading cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.altera_merlin_slave_agent
# Loading cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.altera_merlin_burst_uncompressor
# Loading cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.altera_avalon_sc_fifo
# Loading addr_router.first_nios2_system_addr_router
# Loading addr_router.first_nios2_system_addr_router_default_decode
# Loading addr_router_001.first_nios2_system_addr_router_001
# Loading addr_router_001.first_nios2_system_addr_router_001_default_decode
# Loading addr_router_002.first_nios2_system_addr_router_002
# Loading addr_router_002.first_nios2_system_addr_router_002_default_decode
# Loading id_router.first_nios2_system_id_router
# Loading id_router.first_nios2_system_id_router_default_decode
# Loading id_router_001.first_nios2_system_id_router_001
# Loading id_router_001.first_nios2_system_id_router_001_default_decode
# Loading id_router_002.first_nios2_system_id_router_002
# Loading id_router_002.first_nios2_system_id_router_002_default_decode
# Loading limiter.altera_merlin_traffic_limiter
# Loading burst_adapter.altera_merlin_burst_adapter
# Loading rst_controller.altera_reset_controller
# Loading cmd_xbar_demux.first_nios2_system_cmd_xbar_demux
# Loading cmd_xbar_demux_001.first_nios2_system_cmd_xbar_demux_001
# Loading cmd_xbar_demux_002.first_nios2_system_cmd_xbar_demux_002
# Loading cmd_xbar_mux.first_nios2_system_cmd_xbar_mux
# Loading cmd_xbar_mux.altera_merlin_arbitrator
# Loading cmd_xbar_mux.altera_merlin_arb_adder
# Loading cmd_xbar_mux_001.first_nios2_system_cmd_xbar_mux_001
# Loading cmd_xbar_mux_001.altera_merlin_arbitrator
# Loading cmd_xbar_mux_001.altera_merlin_arb_adder
# Loading rsp_xbar_demux.first_nios2_system_rsp_xbar_demux
# Loading rsp_xbar_demux_001.first_nios2_system_rsp_xbar_demux_001
# Loading rsp_xbar_mux.first_nios2_system_rsp_xbar_mux
# Loading rsp_xbar_mux.altera_merlin_arbitrator
# Loading rsp_xbar_mux.altera_merlin_arb_adder
# Loading rsp_xbar_mux_001.first_nios2_system_rsp_xbar_mux_001
# Loading rsp_xbar_mux_001.altera_merlin_arbitrator
# Loading rsp_xbar_mux_001.altera_merlin_arb_adder
# Loading width_adapter.altera_merlin_width_adapter
# Loading irq_mapper.first_nios2_system_irq_mapper
# Loading first_nios2_system_inst_clk_bfm.verbosity_pkg
# Loading first_nios2_system_inst_clk_bfm.altera_avalon_clock_source
# Loading first_nios2_system_inst_reset_bfm.verbosity_pkg
# Loading first_nios2_system_inst_reset_bfm.altera_avalon_reset_source
# Loading first_nios2_system_inst_led_pio_external_connection_bfm.verbosity_pkg
# Loading first_nios2_system_inst_led_pio_external_connection_bfm.altera_conduit_bfm
# Loading sdram_0_my_partner.altera_sdram_partner_module
# Loading burst_adapter.altera_merlin_burst_adapter_uncompressed_only
# Loading rst_controller.altera_reset_synchronizer
# Loading width_adapter.altera_merlin_burst_uncompressor
# ** Warning: (vsim-3017) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(669): [TFMPC] - Too few port connections. Expected 43, found 40.
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/cpu
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(669): [TFMPC] - Missing connection for port 'M_ci_multi_estatus'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(669): [TFMPC] - Missing connection for port 'M_ci_multi_ipending'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(669): [TFMPC] - Missing connection for port 'M_ci_multi_status'.
# 
# ** Warning: (vsim-3017) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Too few port connections. Expected 52, found 6.
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/cpu/ni1OOil/the_altmult_add_part_1
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'datac'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'scanina'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'scaninb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'sourcea'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'sourceb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'clock3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'clock2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'clock1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'aclr3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'aclr2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'aclr1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'ena3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'ena2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'ena1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'signa'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'signb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'addnsub1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'addnsub3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'scanouta'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'scanoutb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult01_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult23_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult01_saturation'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult23_saturation'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'addnsub1_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'addnsub3_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult0_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult1_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult2_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult3_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'output_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'chainout_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'output_saturate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'chainout_saturate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'overflow'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'chainout_sat_overflow'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'chainin'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'zero_chainout'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'rotate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'shift_right'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'zero_loopback'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'accum_sload'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'coefsel0'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'coefsel1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'coefsel2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'coefsel3'.
# 
# ** Warning: (vsim-3017) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Too few port connections. Expected 52, found 6.
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/cpu/ni1OOil/the_altmult_add_part_2
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'datac'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'scanina'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'scaninb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'sourcea'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'sourceb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'clock3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'clock2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'clock1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'aclr3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'aclr2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'aclr1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'ena3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'ena2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'ena1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'signa'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'signb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'addnsub1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'addnsub3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'scanouta'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'scanoutb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult01_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult23_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult01_saturation'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult23_saturation'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'addnsub1_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'addnsub3_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult0_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult1_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult2_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult3_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'output_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'chainout_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'output_saturate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'chainout_saturate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'overflow'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'chainout_sat_overflow'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'chainin'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'zero_chainout'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'rotate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'shift_right'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'zero_loopback'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'accum_sload'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'coefsel0'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'coefsel1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'coefsel2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'coefsel3'.
# 
# ** Warning: (vsim-8607) C:/altera/12.1/modelsim_ase/win32aloem/../altera/verilog/src/altera_mf.v(40317): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(682): [TFMPC] - Too few port connections. Expected 12, found 10.
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/jtag_uart
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(682): [TFMPC] - Missing connection for port 'dataavailable'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(682): [TFMPC] - Missing connection for port 'readyfordata'.
# 
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1357): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/a1_prod
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1382): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/b1_prod
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1407): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/q_partial_0
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1432): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/q_partial_1
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1457): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/remainder_mult_0
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_mul1.v(469): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_mul1_inst/fp_mul1_altfp_mult_kqn_component/man_product2_mult
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_sub1.v(1325): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_sub1_inst/fp_sub1_altfp_add_sub_u4j_component/lbarrel_shift
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_mul1.v(469): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_mul1_inst_2/fp_mul1_altfp_mult_kqn_component/man_product2_mult
# ** Warning: Design size of 128 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
vsim -L work -Lf lpm_ver -Lf altera_mf_ver -L work_lib -L irq_mapper -L width_adapter -L rsp_xbar_mux_001 -L rsp_xbar_mux -L rsp_xbar_demux_001 -L rsp_xbar_demux -L cmd_xbar_mux_001 -L cmd_xbar_mux -L cmd_xbar_demux_002 -L cmd_xbar_demux_001 -L cmd_xbar_demux -L rst_controller -L burst_adapter -L limiter -L id_router_002 -L id_router_001 -L id_router -L addr_router_002 -L addr_router_001 -L addr_router -L cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo -L cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent -L cpu_instruction_master_translator_avalon_universal_master_0_agent -L cpu_jtag_debug_module_translator -L cpu_instruction_master_translator -L cpu_custom_instruction_master_multi_slave_translator0 -L cpu_custom_instruction_master_multi_xconnect -L cpu_custom_instruction_master_translator -L determinant_0 -L fp_cust_insn_0 -L sdram_0 -L led_pio -L sysid -L sys_clk_timer -L jtag_uart -L cpu -L sdram_0_my_partner -L first_nios2_system_inst_led_pio_external_connection_bfm -L first_nios2_system_inst_reset_bfm -L first_nios2_system_inst_clk_bfm -L first_nios2_system_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -t ps -G/first_nios2_system_tb/sdram_0_my_partner/INIT_FILE=\"C:/local_dsd/fp_cust_simple/DSD/software/dsd/mem_init/hdl_sim/sdram_0.dat\" first_nios2_system_tb
# vsim -L work -L work_lib -L irq_mapper -L width_adapter -L rsp_xbar_mux_001 -L rsp_xbar_mux -L rsp_xbar_demux_001 -L rsp_xbar_demux -L cmd_xbar_mux_001 -L cmd_xbar_mux -L cmd_xbar_demux_002 -L cmd_xbar_demux_001 -L cmd_xbar_demux -L rst_controller -L burst_adapter -L limiter -L id_router_002 -L id_router_001 -L id_router -L addr_router_002 -L addr_router_001 -L addr_router -L cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo -L cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent -L cpu_instruction_master_translator_avalon_universal_master_0_agent -L cpu_jtag_debug_module_translator -L cpu_instruction_master_translator -L cpu_custom_instruction_master_multi_slave_translator0 -L cpu_custom_instruction_master_multi_xconnect -L cpu_custom_instruction_master_translator -L determinant_0 -L fp_cust_insn_0 -L sdram_0 -L led_pio -L sysid -L sys_clk_timer -L jtag_uart -L cpu -L sdram_0_my_partner -L first_nios2_system_inst_led_pio_external_connection_bfm -L first_nios2_system_inst_reset_bfm -L first_nios2_system_inst_clk_bfm -L first_nios2_system_inst -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -Lf lpm_ver -Lf altera_mf_ver -t ps -G/first_nios2_system_tb/sdram_0_my_partner/INIT_FILE=\"C:/local_dsd/fp_cust_simple/DSD/software/dsd/mem_init/hdl_sim/sdram_0.dat\" first_nios2_system_tb 
# Loading work.first_nios2_system_tb
# Loading first_nios2_system_inst.first_nios2_system
# Loading cpu.first_nios2_system_cpu
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading cpu.first_nios2_system_cpu_jtag_debug_module_wrapper
# Loading cpu.first_nios2_system_cpu_jtag_debug_module_tck
# Loading altera_mf_ver.altera_std_synchronizer
# Loading cpu.first_nios2_system_cpu_jtag_debug_module_sysclk
# Loading cpu.first_nios2_system_cpu_mult_cell
# Loading altera_mf_ver.altmult_add
# Loading cpu.first_nios2_system_cpu_oci_test_bench
# Loading cpu.first_nios2_system_cpu_test_bench
# Loading sgate_ver.oper_add
# Loading lpm_ver.lpm_add_sub
# Loading sgate_ver.oper_less_than
# Loading jtag_uart.first_nios2_system_jtag_uart
# Loading jtag_uart.first_nios2_system_jtag_uart_scfifo_w
# Loading jtag_uart.first_nios2_system_jtag_uart_sim_scfifo_w
# Loading jtag_uart.first_nios2_system_jtag_uart_log_module
# Loading jtag_uart.first_nios2_system_jtag_uart_scfifo_r
# Loading jtag_uart.first_nios2_system_jtag_uart_sim_scfifo_r
# Loading jtag_uart.first_nios2_system_jtag_uart_drom_module
# Loading sys_clk_timer.first_nios2_system_sys_clk_timer
# Loading sysid.first_nios2_system_sysid
# Loading led_pio.first_nios2_system_led_pio
# Loading sdram_0.first_nios2_system_sdram_0
# Loading sdram_0.first_nios2_system_sdram_0_input_efifo_module
# Loading work.fp_cust_insn
# Loading work.altfp_addsub
# Loading work.altfp_addsub_altfp_add_sub_vsk
# Loading work.altfp_addsub_altbarrel_shift_q3e
# Loading work.altfp_addsub_altbarrel_shift_fkb
# Loading work.altfp_addsub_altpriority_encoder_qb6
# Loading work.altfp_addsub_altpriority_encoder_r08
# Loading work.altfp_addsub_altpriority_encoder_bv7
# Loading work.altfp_addsub_altpriority_encoder_6v7
# Loading work.altfp_addsub_altpriority_encoder_3v7
# Loading work.altfp_addsub_altpriority_encoder_3e8
# Loading work.altfp_addsub_altpriority_encoder_6e8
# Loading work.altfp_addsub_altpriority_encoder_be8
# Loading work.altfp_addsub_altpriority_encoder_rf8
# Loading work.altfp_addsub_altpriority_encoder_e48
# Loading work.altfp_addsub_altpriority_encoder_fj8
# Loading work.altfp_addsub_altpriority_encoder_vh8
# Loading work.altfp_addsub_altpriority_encoder_qh8
# Loading work.altfp_addsub_altpriority_encoder_nh8
# Loading work.altfp_addsub_altpriority_encoder_f48
# Loading work.altfp_addsub_altpriority_encoder_v28
# Loading work.altfp_addsub_altpriority_encoder_q28
# Loading work.altfp_addsub_altpriority_encoder_n28
# Loading lpm_ver.lpm_compare
# Loading work.altfp_mul
# Loading work.altfp_mul_altfp_mult_0fo
# Loading lpm_ver.lpm_mult
# Loading lpm_ver.LPM_HINT_EVALUATION
# Loading work.determinant
# Loading work.fp_div1
# Loading work.fp_div1_altfp_div_s0i
# Loading work.fp_div1_altfp_div_pst_coe
# Loading work.fp_mul1
# Loading work.fp_mul1_altfp_mult_kqn
# Loading work.fp_sub1
# Loading work.fp_sub1_altfp_add_sub_u4j
# Loading work.fp_sub1_altbarrel_shift_q3e
# Loading work.fp_sub1_altbarrel_shift_fkb
# Loading work.fp_sub1_altpriority_encoder_qb6
# Loading work.fp_sub1_altpriority_encoder_r08
# Loading work.fp_sub1_altpriority_encoder_be8
# Loading work.fp_sub1_altpriority_encoder_6e8
# Loading work.fp_sub1_altpriority_encoder_3e8
# Loading work.fp_sub1_altpriority_encoder_bv7
# Loading work.fp_sub1_altpriority_encoder_6v7
# Loading work.fp_sub1_altpriority_encoder_3v7
# Loading work.fp_sub1_altpriority_encoder_rf8
# Loading work.fp_sub1_altpriority_encoder_e48
# Loading work.fp_sub1_altpriority_encoder_fj8
# Loading work.fp_sub1_altpriority_encoder_vh8
# Loading work.fp_sub1_altpriority_encoder_qh8
# Loading work.fp_sub1_altpriority_encoder_nh8
# Loading work.fp_sub1_altpriority_encoder_f48
# Loading work.fp_sub1_altpriority_encoder_v28
# Loading work.fp_sub1_altpriority_encoder_q28
# Loading work.fp_sub1_altpriority_encoder_n28
# Loading work.matrixram
# Loading cpu_custom_instruction_master_translator.altera_customins_master_translator
# Loading sv_std.std
# Loading cpu_custom_instruction_master_multi_xconnect.first_nios2_system_cpu_custom_instruction_master_multi_xconnect
# Loading cpu_custom_instruction_master_multi_slave_translator0.altera_customins_slave_translator
# Loading cpu_instruction_master_translator.altera_merlin_master_translator
# Loading cpu_jtag_debug_module_translator.altera_merlin_slave_translator
# Loading cpu_instruction_master_translator_avalon_universal_master_0_agent.altera_merlin_master_agent
# Loading cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.altera_merlin_slave_agent
# Loading cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.altera_merlin_burst_uncompressor
# Loading cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.altera_avalon_sc_fifo
# Loading addr_router.first_nios2_system_addr_router
# Loading addr_router.first_nios2_system_addr_router_default_decode
# Loading addr_router_001.first_nios2_system_addr_router_001
# Loading addr_router_001.first_nios2_system_addr_router_001_default_decode
# Loading addr_router_002.first_nios2_system_addr_router_002
# Loading addr_router_002.first_nios2_system_addr_router_002_default_decode
# Loading id_router.first_nios2_system_id_router
# Loading id_router.first_nios2_system_id_router_default_decode
# Loading id_router_001.first_nios2_system_id_router_001
# Loading id_router_001.first_nios2_system_id_router_001_default_decode
# Loading id_router_002.first_nios2_system_id_router_002
# Loading id_router_002.first_nios2_system_id_router_002_default_decode
# Loading limiter.altera_merlin_traffic_limiter
# Loading burst_adapter.altera_merlin_burst_adapter
# Loading rst_controller.altera_reset_controller
# Loading cmd_xbar_demux.first_nios2_system_cmd_xbar_demux
# Loading cmd_xbar_demux_001.first_nios2_system_cmd_xbar_demux_001
# Loading cmd_xbar_demux_002.first_nios2_system_cmd_xbar_demux_002
# Loading cmd_xbar_mux.first_nios2_system_cmd_xbar_mux
# Loading cmd_xbar_mux.altera_merlin_arbitrator
# Loading cmd_xbar_mux.altera_merlin_arb_adder
# Loading cmd_xbar_mux_001.first_nios2_system_cmd_xbar_mux_001
# Loading cmd_xbar_mux_001.altera_merlin_arbitrator
# Loading cmd_xbar_mux_001.altera_merlin_arb_adder
# Loading rsp_xbar_demux.first_nios2_system_rsp_xbar_demux
# Loading rsp_xbar_demux_001.first_nios2_system_rsp_xbar_demux_001
# Loading rsp_xbar_mux.first_nios2_system_rsp_xbar_mux
# Loading rsp_xbar_mux.altera_merlin_arbitrator
# Loading rsp_xbar_mux.altera_merlin_arb_adder
# Loading rsp_xbar_mux_001.first_nios2_system_rsp_xbar_mux_001
# Loading rsp_xbar_mux_001.altera_merlin_arbitrator
# Loading rsp_xbar_mux_001.altera_merlin_arb_adder
# Loading width_adapter.altera_merlin_width_adapter
# Loading irq_mapper.first_nios2_system_irq_mapper
# Loading first_nios2_system_inst_clk_bfm.verbosity_pkg
# Loading first_nios2_system_inst_clk_bfm.altera_avalon_clock_source
# Loading first_nios2_system_inst_reset_bfm.verbosity_pkg
# Loading first_nios2_system_inst_reset_bfm.altera_avalon_reset_source
# Loading first_nios2_system_inst_led_pio_external_connection_bfm.verbosity_pkg
# Loading first_nios2_system_inst_led_pio_external_connection_bfm.altera_conduit_bfm
# Loading sdram_0_my_partner.altera_sdram_partner_module
# Loading burst_adapter.altera_merlin_burst_adapter_uncompressed_only
# Loading rst_controller.altera_reset_synchronizer
# Loading width_adapter.altera_merlin_burst_uncompressor
# ** Warning: (vsim-3017) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(669): [TFMPC] - Too few port connections. Expected 43, found 40.
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/cpu
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(669): [TFMPC] - Missing connection for port 'M_ci_multi_estatus'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(669): [TFMPC] - Missing connection for port 'M_ci_multi_ipending'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(669): [TFMPC] - Missing connection for port 'M_ci_multi_status'.
# 
# ** Warning: (vsim-3017) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Too few port connections. Expected 52, found 6.
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/cpu/ni1OOil/the_altmult_add_part_1
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'datac'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'scanina'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'scaninb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'sourcea'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'sourceb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'clock3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'clock2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'clock1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'aclr3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'aclr2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'aclr1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'ena3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'ena2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'ena1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'signa'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'signb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'addnsub1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'addnsub3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'scanouta'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'scanoutb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult01_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult23_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult01_saturation'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult23_saturation'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'addnsub1_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'addnsub3_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult0_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult1_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult2_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult3_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'output_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'chainout_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'output_saturate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'chainout_saturate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'overflow'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'chainout_sat_overflow'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'chainin'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'zero_chainout'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'rotate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'shift_right'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'zero_loopback'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'accum_sload'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'coefsel0'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'coefsel1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'coefsel2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'coefsel3'.
# 
# ** Warning: (vsim-3017) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Too few port connections. Expected 52, found 6.
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/cpu/ni1OOil/the_altmult_add_part_2
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'datac'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'scanina'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'scaninb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'sourcea'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'sourceb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'clock3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'clock2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'clock1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'aclr3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'aclr2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'aclr1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'ena3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'ena2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'ena1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'signa'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'signb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'addnsub1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'addnsub3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'scanouta'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'scanoutb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult01_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult23_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult01_saturation'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult23_saturation'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'addnsub1_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'addnsub3_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult0_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult1_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult2_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult3_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'output_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'chainout_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'output_saturate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'chainout_saturate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'overflow'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'chainout_sat_overflow'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'chainin'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'zero_chainout'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'rotate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'shift_right'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'zero_loopback'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'accum_sload'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'coefsel0'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'coefsel1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'coefsel2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'coefsel3'.
# 
# ** Warning: (vsim-8607) C:/altera/12.1/modelsim_ase/win32aloem/../altera/verilog/src/altera_mf.v(40317): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(682): [TFMPC] - Too few port connections. Expected 12, found 10.
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/jtag_uart
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(682): [TFMPC] - Missing connection for port 'dataavailable'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(682): [TFMPC] - Missing connection for port 'readyfordata'.
# 
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1357): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/a1_prod
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1382): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/b1_prod
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1407): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/q_partial_0
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1432): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/q_partial_1
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1457): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/remainder_mult_0
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_mul1.v(469): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_mul1_inst/fp_mul1_altfp_mult_kqn_component/man_product2_mult
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_sub1.v(1325): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_sub1_inst/fp_sub1_altfp_add_sub_u4j_component/lbarrel_shift
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_mul1.v(469): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_mul1_inst_2/fp_mul1_altfp_mult_kqn_component/man_product2_mult
# ** Warning: Design size of 128 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
run 2 ns
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: first_nios2_system_tb.first_nios2_system_inst.cpu.ni1OO0i
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "fp_div1.hex" for reading.
# 
# No such file or directory. (errno = ENOENT)    : C:/altera/12.1/modelsim_ase/win32aloem/../altera/verilog/src/altera_mf.v(782)
#    Time: 0 ps  Iteration: 0  Instance: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/altsyncram3
# ERROR: cannot read fp_div1.hex.
# ** Warning: (vsim-7) Failed to open readmem file "fp_div1.ver" in read mode.
# 
# No such file or directory. (errno = ENOENT)    : C:/altera/12.1/modelsim_ase/win32aloem/../altera/verilog/src/altera_mf.v(45411)
#    Time: 0 ps  Iteration: 0  Instance: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/altsyncram3
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: first_nios2_system_tb.first_nios2_system_inst.determinant_0.matrixram_inst.altsyncram_component
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_clk_bfm.__hello: -   $Date: 2012/08/12 $
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.__hello: -   $Date: 2012/08/12 $
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.reset_assert: Reset asserted
# 
# ************************************************************
# This testbench includes an SOPC Builder Generated Altera model:
# 'altera_sdram_partner_module.v', to simulate accesses to SDRAM.
# Initial contents are loaded from the file: 'altera_sdram_partner_module.dat'.
# ************************************************************
#                    0: INFO: first_nios2_system_tb.sdram_0_my_partner_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: first_nios2_system_tb.sdram_0_my_partner_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: first_nios2_system_tb.sdram_0_my_partner_clk_bfm.__hello: -   $Date: 2012/08/12 $
#                    0: INFO: first_nios2_system_tb.sdram_0_my_partner_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
run 30 us
#               990000: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.reset_deassert: Reset deasserted
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/address
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/readdata
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/readdatavalid
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/waitrequest
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/read
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/clk
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/reset
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/slave_address
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/slave_waitrequest
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/slave_writedata
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/slave_write
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/slave_read
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/slave_readdata
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/irq
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/ptr
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/isrunning
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/mxsize
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/nummxentries
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/done
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/result
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/status
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/dma_matrix_addr
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/dma_matrix_data
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/dma_matrix_we
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/start_dma_pulse
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/dma_done
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/MXSIZE
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/current_mxsize
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/current_mxsize_r
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/update_current_mxsize
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/alpha_value
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/reset_pipe
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/div_enable
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/get_next_coefficient
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/pipe_done_at_edge
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/dmul_done_next_cycle
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/mul_input_2
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/coefficient_dividend
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/mxram_data_out_a
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/mxram_data_out_b
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/diag_mul_in1
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/diag_mul_in2
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/diag_mul_out
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/div_out
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/mul_out
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/sub_out
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/div_in1
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/div_in2
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/mul_in1
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/mul_in2
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/sub_in1
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/sub_in2
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/i
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/fsm_state
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/rot_alpha_addr
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/preload_row_addr
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/preload_col_addr
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/readmx_addr
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/writemx_addr
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/diag_addr
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/writemx_wen
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/mxram_addr_a
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/mxram_addr_b
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/mxram_data_in_a
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/mxram_data_in_b
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/mxram_wen_a
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/mxram_wen_b
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/rotate
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/reset_rowptr
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/v
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/det_instr_pending
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/alpha_dead_read_cycle
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/rot_cnt
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/rc_cnt
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/nop_rc_done
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/p_sign
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/det_done_pulse
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/div_saturated
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/div_cnt
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/div_sat_cnt
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/mul_cnt
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/mul_sat_cnt
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/mul_saturated_next_cycle
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/i_read
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/j_read
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/sub_saturated
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/sub_sat_cnt
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/mx_iterate_done
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/i_write
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/j_write
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/diag_mul_out_reg
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/diag_index
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/diag_mul_delay_cnt
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/diag_init_cycle_done
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/dmul_in1
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/dmul_in2
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/dma_currptr
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/dma_currrow
add wave -position end  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/dma_currcol
run 200 us
run 200 us
run 400 us
# 803090 ns: WARNING: first_nios2_system_cpu_test_bench/M_wr_data_unfiltered is 'x'
run 100 us
ls
# first_nios2_system_cpu.tr
# first_nios2_system_cpu_ic_tag_ram.dat
# first_nios2_system_cpu_ic_tag_ram.hex
# first_nios2_system_cpu_ic_tag_ram.mif
# first_nios2_system_cpu_ociram_default_contents.dat
# first_nios2_system_cpu_ociram_default_contents.hex
# first_nios2_system_cpu_ociram_default_contents.mif
# first_nios2_system_cpu_rf_ram_a.dat
# first_nios2_system_cpu_rf_ram_a.hex
# first_nios2_system_cpu_rf_ram_a.mif
# first_nios2_system_cpu_rf_ram_b.dat
# first_nios2_system_cpu_rf_ram_b.hex
# first_nios2_system_cpu_rf_ram_b.mif
# first_nios2_system_jtag_uart_output_stream.dat
# libraries
# modelsim.ini
# msim_setup.tcl
# sdram_0.dat
# transcript
# vsim.wlf
pwd
# C:/local_dsd/fp_cust_simple/DSD/software/dsd/obj/default/runtime/sim/mentor
vlog ../../../../../../../det_custom/determinant.v
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module determinant
# 
# Top level modules:
# 	determinant
restart -f
# Loading work.determinant
# Loading sv_std.std
# Loading cpu_custom_instruction_master_multi_xconnect.first_nios2_system_cpu_custom_instruction_master_multi_xconnect
# Loading cpu_custom_instruction_master_multi_slave_translator0.altera_customins_slave_translator
# Loading cpu_instruction_master_translator.altera_merlin_master_translator
# Loading cpu_jtag_debug_module_translator.altera_merlin_slave_translator
# Loading cpu_instruction_master_translator_avalon_universal_master_0_agent.altera_merlin_master_agent
# Loading cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.altera_merlin_slave_agent
# Loading cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.altera_merlin_burst_uncompressor
# Loading addr_router.first_nios2_system_addr_router
# Loading addr_router.first_nios2_system_addr_router_default_decode
# Loading addr_router_001.first_nios2_system_addr_router_001
# Loading addr_router_001.first_nios2_system_addr_router_001_default_decode
# Loading addr_router_002.first_nios2_system_addr_router_002
# Loading addr_router_002.first_nios2_system_addr_router_002_default_decode
# Loading id_router.first_nios2_system_id_router
# Loading id_router.first_nios2_system_id_router_default_decode
# Loading id_router_001.first_nios2_system_id_router_001
# Loading id_router_001.first_nios2_system_id_router_001_default_decode
# Loading id_router_002.first_nios2_system_id_router_002
# Loading id_router_002.first_nios2_system_id_router_002_default_decode
# Loading limiter.altera_merlin_traffic_limiter
# Loading burst_adapter.altera_merlin_burst_adapter
# Loading cmd_xbar_demux.first_nios2_system_cmd_xbar_demux
# Loading cmd_xbar_demux_001.first_nios2_system_cmd_xbar_demux_001
# Loading cmd_xbar_demux_002.first_nios2_system_cmd_xbar_demux_002
# Loading cmd_xbar_mux.first_nios2_system_cmd_xbar_mux
# Loading cmd_xbar_mux.altera_merlin_arbitrator
# Loading cmd_xbar_mux.altera_merlin_arb_adder
# Loading cmd_xbar_mux_001.first_nios2_system_cmd_xbar_mux_001
# Loading cmd_xbar_mux_001.altera_merlin_arbitrator
# Loading cmd_xbar_mux_001.altera_merlin_arb_adder
# Loading rsp_xbar_demux.first_nios2_system_rsp_xbar_demux
# Loading rsp_xbar_demux_001.first_nios2_system_rsp_xbar_demux_001
# Loading rsp_xbar_mux.first_nios2_system_rsp_xbar_mux
# Loading rsp_xbar_mux.altera_merlin_arbitrator
# Loading rsp_xbar_mux.altera_merlin_arb_adder
# Loading rsp_xbar_mux_001.first_nios2_system_rsp_xbar_mux_001
# Loading rsp_xbar_mux_001.altera_merlin_arbitrator
# Loading rsp_xbar_mux_001.altera_merlin_arb_adder
# Loading width_adapter.altera_merlin_width_adapter
# Loading irq_mapper.first_nios2_system_irq_mapper
# Loading first_nios2_system_inst_clk_bfm.verbosity_pkg
# Loading first_nios2_system_inst_clk_bfm.altera_avalon_clock_source
# Loading first_nios2_system_inst_reset_bfm.verbosity_pkg
# Loading first_nios2_system_inst_reset_bfm.altera_avalon_reset_source
# Loading first_nios2_system_inst_led_pio_external_connection_bfm.verbosity_pkg
# Loading first_nios2_system_inst_led_pio_external_connection_bfm.altera_conduit_bfm
# Loading burst_adapter.altera_merlin_burst_adapter_uncompressed_only
# Loading width_adapter.altera_merlin_burst_uncompressor
# ** Warning: (vsim-3017) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(669): [TFMPC] - Too few port connections. Expected 43, found 40.
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/cpu
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(669): [TFMPC] - Missing connection for port 'M_ci_multi_estatus'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(669): [TFMPC] - Missing connection for port 'M_ci_multi_ipending'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(669): [TFMPC] - Missing connection for port 'M_ci_multi_status'.
# 
# ** Warning: (vsim-3017) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Too few port connections. Expected 52, found 6.
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/cpu/ni1OOil/the_altmult_add_part_1
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'datac'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'scanina'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'scaninb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'sourcea'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'sourceb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'clock3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'clock2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'clock1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'aclr3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'aclr2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'aclr1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'ena3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'ena2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'ena1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'signa'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'signb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'addnsub1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'addnsub3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'scanouta'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'scanoutb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult01_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult23_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult01_saturation'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult23_saturation'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'addnsub1_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'addnsub3_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult0_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult1_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult2_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult3_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'output_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'chainout_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'output_saturate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'chainout_saturate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'overflow'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'chainout_sat_overflow'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'chainin'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'zero_chainout'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'rotate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'shift_right'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'zero_loopback'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'accum_sload'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'coefsel0'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'coefsel1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'coefsel2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'coefsel3'.
# 
# ** Warning: (vsim-3017) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Too few port connections. Expected 52, found 6.
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/cpu/ni1OOil/the_altmult_add_part_2
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'datac'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'scanina'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'scaninb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'sourcea'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'sourceb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'clock3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'clock2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'clock1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'aclr3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'aclr2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'aclr1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'ena3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'ena2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'ena1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'signa'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'signb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'addnsub1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'addnsub3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'scanouta'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'scanoutb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult01_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult23_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult01_saturation'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult23_saturation'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'addnsub1_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'addnsub3_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult0_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult1_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult2_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult3_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'output_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'chainout_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'output_saturate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'chainout_saturate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'overflow'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'chainout_sat_overflow'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'chainin'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'zero_chainout'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'rotate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'shift_right'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'zero_loopback'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'accum_sload'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'coefsel0'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'coefsel1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'coefsel2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'coefsel3'.
# 
# ** Warning: (vsim-8607) C:/altera/12.1/modelsim_ase/win32aloem/../altera/verilog/src/altera_mf.v(40317): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(682): [TFMPC] - Too few port connections. Expected 12, found 10.
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/jtag_uart
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(682): [TFMPC] - Missing connection for port 'dataavailable'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(682): [TFMPC] - Missing connection for port 'readyfordata'.
# 
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1357): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/a1_prod
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1382): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/b1_prod
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1407): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/q_partial_0
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1432): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/q_partial_1
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1457): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/remainder_mult_0
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_mul1.v(469): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_mul1_inst/fp_mul1_altfp_mult_kqn_component/man_product2_mult
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_sub1.v(1325): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_sub1_inst/fp_sub1_altfp_add_sub_u4j_component/lbarrel_shift
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_mul1.v(469): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_mul1_inst_2/fp_mul1_altfp_mult_kqn_component/man_product2_mult
# ** Warning: Design size of 128 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
run 500 us
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: first_nios2_system_tb.first_nios2_system_inst.cpu.ni1OO0i
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: first_nios2_system_tb.first_nios2_system_inst.determinant_0.matrixram_inst.altsyncram_component
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_clk_bfm.__hello: -   $Date: 2012/08/12 $
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.__hello: -   $Date: 2012/08/12 $
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.reset_assert: Reset asserted
# 
# ************************************************************
# This testbench includes an SOPC Builder Generated Altera model:
# 'altera_sdram_partner_module.v', to simulate accesses to SDRAM.
# Initial contents are loaded from the file: 'altera_sdram_partner_module.dat'.
# ************************************************************
#                    0: INFO: first_nios2_system_tb.sdram_0_my_partner_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: first_nios2_system_tb.sdram_0_my_partner_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: first_nios2_system_tb.sdram_0_my_partner_clk_bfm.__hello: -   $Date: 2012/08/12 $
#                    0: INFO: first_nios2_system_tb.sdram_0_my_partner_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#               990000: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.reset_deassert: Reset deasserted
run 500 us
# 803090 ns: WARNING: first_nios2_system_cpu_test_bench/M_wr_data_unfiltered is 'x'
add wave -position 98  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/left_col
add wave -position 99  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/top_row
add wave -position 100  sim:/first_nios2_system_tb/first_nios2_system_inst/determinant_0/alpha_value
restart -f
# Loading sv_std.std
# Loading cpu_custom_instruction_master_multi_xconnect.first_nios2_system_cpu_custom_instruction_master_multi_xconnect
# Loading cpu_custom_instruction_master_multi_slave_translator0.altera_customins_slave_translator
# Loading cpu_instruction_master_translator.altera_merlin_master_translator
# Loading cpu_jtag_debug_module_translator.altera_merlin_slave_translator
# Loading cpu_instruction_master_translator_avalon_universal_master_0_agent.altera_merlin_master_agent
# Loading cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.altera_merlin_slave_agent
# Loading cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.altera_merlin_burst_uncompressor
# Loading addr_router.first_nios2_system_addr_router
# Loading addr_router.first_nios2_system_addr_router_default_decode
# Loading addr_router_001.first_nios2_system_addr_router_001
# Loading addr_router_001.first_nios2_system_addr_router_001_default_decode
# Loading addr_router_002.first_nios2_system_addr_router_002
# Loading addr_router_002.first_nios2_system_addr_router_002_default_decode
# Loading id_router.first_nios2_system_id_router
# Loading id_router.first_nios2_system_id_router_default_decode
# Loading id_router_001.first_nios2_system_id_router_001
# Loading id_router_001.first_nios2_system_id_router_001_default_decode
# Loading id_router_002.first_nios2_system_id_router_002
# Loading id_router_002.first_nios2_system_id_router_002_default_decode
# Loading limiter.altera_merlin_traffic_limiter
# Loading burst_adapter.altera_merlin_burst_adapter
# Loading cmd_xbar_demux.first_nios2_system_cmd_xbar_demux
# Loading cmd_xbar_demux_001.first_nios2_system_cmd_xbar_demux_001
# Loading cmd_xbar_demux_002.first_nios2_system_cmd_xbar_demux_002
# Loading cmd_xbar_mux.first_nios2_system_cmd_xbar_mux
# Loading cmd_xbar_mux.altera_merlin_arbitrator
# Loading cmd_xbar_mux.altera_merlin_arb_adder
# Loading cmd_xbar_mux_001.first_nios2_system_cmd_xbar_mux_001
# Loading cmd_xbar_mux_001.altera_merlin_arbitrator
# Loading cmd_xbar_mux_001.altera_merlin_arb_adder
# Loading rsp_xbar_demux.first_nios2_system_rsp_xbar_demux
# Loading rsp_xbar_demux_001.first_nios2_system_rsp_xbar_demux_001
# Loading rsp_xbar_mux.first_nios2_system_rsp_xbar_mux
# Loading rsp_xbar_mux.altera_merlin_arbitrator
# Loading rsp_xbar_mux.altera_merlin_arb_adder
# Loading rsp_xbar_mux_001.first_nios2_system_rsp_xbar_mux_001
# Loading rsp_xbar_mux_001.altera_merlin_arbitrator
# Loading rsp_xbar_mux_001.altera_merlin_arb_adder
# Loading width_adapter.altera_merlin_width_adapter
# Loading irq_mapper.first_nios2_system_irq_mapper
# Loading first_nios2_system_inst_clk_bfm.verbosity_pkg
# Loading first_nios2_system_inst_clk_bfm.altera_avalon_clock_source
# Loading first_nios2_system_inst_reset_bfm.verbosity_pkg
# Loading first_nios2_system_inst_reset_bfm.altera_avalon_reset_source
# Loading first_nios2_system_inst_led_pio_external_connection_bfm.verbosity_pkg
# Loading first_nios2_system_inst_led_pio_external_connection_bfm.altera_conduit_bfm
# Loading burst_adapter.altera_merlin_burst_adapter_uncompressed_only
# Loading width_adapter.altera_merlin_burst_uncompressor
# ** Warning: (vsim-3017) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(669): [TFMPC] - Too few port connections. Expected 43, found 40.
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/cpu
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(669): [TFMPC] - Missing connection for port 'M_ci_multi_estatus'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(669): [TFMPC] - Missing connection for port 'M_ci_multi_ipending'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(669): [TFMPC] - Missing connection for port 'M_ci_multi_status'.
# 
# ** Warning: (vsim-3017) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Too few port connections. Expected 52, found 6.
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/cpu/ni1OOil/the_altmult_add_part_1
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'datac'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'scanina'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'scaninb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'sourcea'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'sourceb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'clock3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'clock2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'clock1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'aclr3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'aclr2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'aclr1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'ena3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'ena2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'ena1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'signa'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'signb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'addnsub1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'addnsub3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'scanouta'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'scanoutb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult01_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult23_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult01_saturation'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult23_saturation'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'addnsub1_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'addnsub3_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult0_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult1_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult2_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult3_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'output_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'chainout_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'output_saturate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'chainout_saturate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'overflow'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'chainout_sat_overflow'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'chainin'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'zero_chainout'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'rotate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'shift_right'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'zero_loopback'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'accum_sload'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'coefsel0'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'coefsel1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'coefsel2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'coefsel3'.
# 
# ** Warning: (vsim-3017) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Too few port connections. Expected 52, found 6.
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/cpu/ni1OOil/the_altmult_add_part_2
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'datac'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'scanina'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'scaninb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'sourcea'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'sourceb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'clock3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'clock2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'clock1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'aclr3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'aclr2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'aclr1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'ena3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'ena2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'ena1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'signa'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'signb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'addnsub1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'addnsub3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'scanouta'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'scanoutb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult01_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult23_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult01_saturation'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult23_saturation'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'addnsub1_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'addnsub3_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult0_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult1_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult2_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult3_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'output_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'chainout_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'output_saturate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'chainout_saturate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'overflow'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'chainout_sat_overflow'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'chainin'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'zero_chainout'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'rotate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'shift_right'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'zero_loopback'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'accum_sload'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'coefsel0'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'coefsel1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'coefsel2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'coefsel3'.
# 
# ** Warning: (vsim-8607) C:/altera/12.1/modelsim_ase/win32aloem/../altera/verilog/src/altera_mf.v(40317): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(682): [TFMPC] - Too few port connections. Expected 12, found 10.
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/jtag_uart
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(682): [TFMPC] - Missing connection for port 'dataavailable'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(682): [TFMPC] - Missing connection for port 'readyfordata'.
# 
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1357): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/a1_prod
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1382): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/b1_prod
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1407): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/q_partial_0
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1432): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/q_partial_1
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1457): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/remainder_mult_0
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_mul1.v(469): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_mul1_inst/fp_mul1_altfp_mult_kqn_component/man_product2_mult
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_sub1.v(1325): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_sub1_inst/fp_sub1_altfp_add_sub_u4j_component/lbarrel_shift
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_mul1.v(469): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_mul1_inst_2/fp_mul1_altfp_mult_kqn_component/man_product2_mult
# ** Warning: Design size of 128 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
run 1 ms
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: first_nios2_system_tb.first_nios2_system_inst.cpu.ni1OO0i
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: first_nios2_system_tb.first_nios2_system_inst.determinant_0.matrixram_inst.altsyncram_component
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_clk_bfm.__hello: -   $Date: 2012/08/12 $
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.__hello: -   $Date: 2012/08/12 $
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.reset_assert: Reset asserted
# 
# ************************************************************
# This testbench includes an SOPC Builder Generated Altera model:
# 'altera_sdram_partner_module.v', to simulate accesses to SDRAM.
# Initial contents are loaded from the file: 'altera_sdram_partner_module.dat'.
# ************************************************************
#                    0: INFO: first_nios2_system_tb.sdram_0_my_partner_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: first_nios2_system_tb.sdram_0_my_partner_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: first_nios2_system_tb.sdram_0_my_partner_clk_bfm.__hello: -   $Date: 2012/08/12 $
#                    0: INFO: first_nios2_system_tb.sdram_0_my_partner_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#               990000: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.reset_deassert: Reset deasserted
# 803090 ns: WARNING: first_nios2_system_cpu_test_bench/M_wr_data_unfiltered is 'x'
restart -f
# Loading sv_std.std
# Loading cpu_custom_instruction_master_multi_xconnect.first_nios2_system_cpu_custom_instruction_master_multi_xconnect
# Loading cpu_custom_instruction_master_multi_slave_translator0.altera_customins_slave_translator
# Loading cpu_instruction_master_translator.altera_merlin_master_translator
# Loading cpu_jtag_debug_module_translator.altera_merlin_slave_translator
# Loading cpu_instruction_master_translator_avalon_universal_master_0_agent.altera_merlin_master_agent
# Loading cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.altera_merlin_slave_agent
# Loading cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.altera_merlin_burst_uncompressor
# Loading addr_router.first_nios2_system_addr_router
# Loading addr_router.first_nios2_system_addr_router_default_decode
# Loading addr_router_001.first_nios2_system_addr_router_001
# Loading addr_router_001.first_nios2_system_addr_router_001_default_decode
# Loading addr_router_002.first_nios2_system_addr_router_002
# Loading addr_router_002.first_nios2_system_addr_router_002_default_decode
# Loading id_router.first_nios2_system_id_router
# Loading id_router.first_nios2_system_id_router_default_decode
# Loading id_router_001.first_nios2_system_id_router_001
# Loading id_router_001.first_nios2_system_id_router_001_default_decode
# Loading id_router_002.first_nios2_system_id_router_002
# Loading id_router_002.first_nios2_system_id_router_002_default_decode
# Loading limiter.altera_merlin_traffic_limiter
# Loading burst_adapter.altera_merlin_burst_adapter
# Loading cmd_xbar_demux.first_nios2_system_cmd_xbar_demux
# Loading cmd_xbar_demux_001.first_nios2_system_cmd_xbar_demux_001
# Loading cmd_xbar_demux_002.first_nios2_system_cmd_xbar_demux_002
# Loading cmd_xbar_mux.first_nios2_system_cmd_xbar_mux
# Loading cmd_xbar_mux.altera_merlin_arbitrator
# Loading cmd_xbar_mux.altera_merlin_arb_adder
# Loading cmd_xbar_mux_001.first_nios2_system_cmd_xbar_mux_001
# Loading cmd_xbar_mux_001.altera_merlin_arbitrator
# Loading cmd_xbar_mux_001.altera_merlin_arb_adder
# Loading rsp_xbar_demux.first_nios2_system_rsp_xbar_demux
# Loading rsp_xbar_demux_001.first_nios2_system_rsp_xbar_demux_001
# Loading rsp_xbar_mux.first_nios2_system_rsp_xbar_mux
# Loading rsp_xbar_mux.altera_merlin_arbitrator
# Loading rsp_xbar_mux.altera_merlin_arb_adder
# Loading rsp_xbar_mux_001.first_nios2_system_rsp_xbar_mux_001
# Loading rsp_xbar_mux_001.altera_merlin_arbitrator
# Loading rsp_xbar_mux_001.altera_merlin_arb_adder
# Loading width_adapter.altera_merlin_width_adapter
# Loading irq_mapper.first_nios2_system_irq_mapper
# Loading first_nios2_system_inst_clk_bfm.verbosity_pkg
# Loading first_nios2_system_inst_clk_bfm.altera_avalon_clock_source
# Loading first_nios2_system_inst_reset_bfm.verbosity_pkg
# Loading first_nios2_system_inst_reset_bfm.altera_avalon_reset_source
# Loading first_nios2_system_inst_led_pio_external_connection_bfm.verbosity_pkg
# Loading first_nios2_system_inst_led_pio_external_connection_bfm.altera_conduit_bfm
# Loading burst_adapter.altera_merlin_burst_adapter_uncompressed_only
# Loading width_adapter.altera_merlin_burst_uncompressor
# ** Warning: (vsim-3017) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(669): [TFMPC] - Too few port connections. Expected 43, found 40.
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/cpu
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(669): [TFMPC] - Missing connection for port 'M_ci_multi_estatus'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(669): [TFMPC] - Missing connection for port 'M_ci_multi_ipending'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(669): [TFMPC] - Missing connection for port 'M_ci_multi_status'.
# 
# ** Warning: (vsim-3017) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Too few port connections. Expected 52, found 6.
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/cpu/ni1OOil/the_altmult_add_part_1
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'datac'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'scanina'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'scaninb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'sourcea'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'sourceb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'clock3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'clock2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'clock1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'aclr3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'aclr2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'aclr1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'ena3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'ena2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'ena1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'signa'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'signb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'addnsub1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'addnsub3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'scanouta'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'scanoutb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult01_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult23_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult01_saturation'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult23_saturation'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'addnsub1_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'addnsub3_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult0_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult1_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult2_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult3_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'output_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'chainout_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'output_saturate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'chainout_saturate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'overflow'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'chainout_sat_overflow'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'chainin'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'zero_chainout'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'rotate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'shift_right'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'zero_loopback'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'accum_sload'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'coefsel0'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'coefsel1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'coefsel2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'coefsel3'.
# 
# ** Warning: (vsim-3017) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Too few port connections. Expected 52, found 6.
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/cpu/ni1OOil/the_altmult_add_part_2
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'datac'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'scanina'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'scaninb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'sourcea'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'sourceb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'clock3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'clock2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'clock1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'aclr3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'aclr2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'aclr1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'ena3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'ena2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'ena1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'signa'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'signb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'addnsub1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'addnsub3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'scanouta'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'scanoutb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult01_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult23_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult01_saturation'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult23_saturation'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'addnsub1_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'addnsub3_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult0_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult1_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult2_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult3_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'output_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'chainout_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'output_saturate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'chainout_saturate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'overflow'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'chainout_sat_overflow'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'chainin'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'zero_chainout'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'rotate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'shift_right'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'zero_loopback'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'accum_sload'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'coefsel0'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'coefsel1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'coefsel2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'coefsel3'.
# 
# ** Warning: (vsim-8607) C:/altera/12.1/modelsim_ase/win32aloem/../altera/verilog/src/altera_mf.v(40317): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(682): [TFMPC] - Too few port connections. Expected 12, found 10.
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/jtag_uart
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(682): [TFMPC] - Missing connection for port 'dataavailable'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(682): [TFMPC] - Missing connection for port 'readyfordata'.
# 
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1357): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/a1_prod
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1382): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/b1_prod
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1407): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/q_partial_0
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1432): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/q_partial_1
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1457): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/remainder_mult_0
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_mul1.v(469): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_mul1_inst/fp_mul1_altfp_mult_kqn_component/man_product2_mult
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_sub1.v(1325): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_sub1_inst/fp_sub1_altfp_add_sub_u4j_component/lbarrel_shift
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_mul1.v(469): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_mul1_inst_2/fp_mul1_altfp_mult_kqn_component/man_product2_mult
# ** Warning: Design size of 128 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
vlog ../../../../../../../det_custom/matrixram.v
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module matrixram
# 
# Top level modules:
# 	matrixram
vlog ../../../../../../../det_custom/determinant.v
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module determinant
# 
# Top level modules:
# 	determinant
restart -f
# Loading work.determinant
# Loading work.matrixram
# Loading sv_std.std
# Loading cpu_custom_instruction_master_multi_xconnect.first_nios2_system_cpu_custom_instruction_master_multi_xconnect
# Loading cpu_custom_instruction_master_multi_slave_translator0.altera_customins_slave_translator
# Loading cpu_instruction_master_translator.altera_merlin_master_translator
# Loading cpu_jtag_debug_module_translator.altera_merlin_slave_translator
# Loading cpu_instruction_master_translator_avalon_universal_master_0_agent.altera_merlin_master_agent
# Loading cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.altera_merlin_slave_agent
# Loading cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.altera_merlin_burst_uncompressor
# Loading addr_router.first_nios2_system_addr_router
# Loading addr_router.first_nios2_system_addr_router_default_decode
# Loading addr_router_001.first_nios2_system_addr_router_001
# Loading addr_router_001.first_nios2_system_addr_router_001_default_decode
# Loading addr_router_002.first_nios2_system_addr_router_002
# Loading addr_router_002.first_nios2_system_addr_router_002_default_decode
# Loading id_router.first_nios2_system_id_router
# Loading id_router.first_nios2_system_id_router_default_decode
# Loading id_router_001.first_nios2_system_id_router_001
# Loading id_router_001.first_nios2_system_id_router_001_default_decode
# Loading id_router_002.first_nios2_system_id_router_002
# Loading id_router_002.first_nios2_system_id_router_002_default_decode
# Loading limiter.altera_merlin_traffic_limiter
# Loading burst_adapter.altera_merlin_burst_adapter
# Loading cmd_xbar_demux.first_nios2_system_cmd_xbar_demux
# Loading cmd_xbar_demux_001.first_nios2_system_cmd_xbar_demux_001
# Loading cmd_xbar_demux_002.first_nios2_system_cmd_xbar_demux_002
# Loading cmd_xbar_mux.first_nios2_system_cmd_xbar_mux
# Loading cmd_xbar_mux.altera_merlin_arbitrator
# Loading cmd_xbar_mux.altera_merlin_arb_adder
# Loading cmd_xbar_mux_001.first_nios2_system_cmd_xbar_mux_001
# Loading cmd_xbar_mux_001.altera_merlin_arbitrator
# Loading cmd_xbar_mux_001.altera_merlin_arb_adder
# Loading rsp_xbar_demux.first_nios2_system_rsp_xbar_demux
# Loading rsp_xbar_demux_001.first_nios2_system_rsp_xbar_demux_001
# Loading rsp_xbar_mux.first_nios2_system_rsp_xbar_mux
# Loading rsp_xbar_mux.altera_merlin_arbitrator
# Loading rsp_xbar_mux.altera_merlin_arb_adder
# Loading rsp_xbar_mux_001.first_nios2_system_rsp_xbar_mux_001
# Loading rsp_xbar_mux_001.altera_merlin_arbitrator
# Loading rsp_xbar_mux_001.altera_merlin_arb_adder
# Loading width_adapter.altera_merlin_width_adapter
# Loading irq_mapper.first_nios2_system_irq_mapper
# Loading first_nios2_system_inst_clk_bfm.verbosity_pkg
# Loading first_nios2_system_inst_clk_bfm.altera_avalon_clock_source
# Loading first_nios2_system_inst_reset_bfm.verbosity_pkg
# Loading first_nios2_system_inst_reset_bfm.altera_avalon_reset_source
# Loading first_nios2_system_inst_led_pio_external_connection_bfm.verbosity_pkg
# Loading first_nios2_system_inst_led_pio_external_connection_bfm.altera_conduit_bfm
# Loading burst_adapter.altera_merlin_burst_adapter_uncompressed_only
# Loading width_adapter.altera_merlin_burst_uncompressor
# ** Warning: (vsim-3017) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(669): [TFMPC] - Too few port connections. Expected 43, found 40.
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/cpu
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(669): [TFMPC] - Missing connection for port 'M_ci_multi_estatus'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(669): [TFMPC] - Missing connection for port 'M_ci_multi_ipending'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(669): [TFMPC] - Missing connection for port 'M_ci_multi_status'.
# 
# ** Warning: (vsim-3017) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Too few port connections. Expected 52, found 6.
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/cpu/ni1OOil/the_altmult_add_part_1
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'datac'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'scanina'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'scaninb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'sourcea'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'sourceb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'clock3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'clock2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'clock1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'aclr3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'aclr2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'aclr1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'ena3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'ena2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'ena1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'signa'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'signb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'addnsub1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'addnsub3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'scanouta'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'scanoutb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult01_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult23_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult01_saturation'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult23_saturation'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'addnsub1_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'addnsub3_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult0_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult1_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult2_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult3_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'output_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'chainout_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'output_saturate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'chainout_saturate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'overflow'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'chainout_sat_overflow'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'chainin'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'zero_chainout'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'rotate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'shift_right'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'zero_loopback'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'accum_sload'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'coefsel0'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'coefsel1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'coefsel2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'coefsel3'.
# 
# ** Warning: (vsim-3017) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Too few port connections. Expected 52, found 6.
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/cpu/ni1OOil/the_altmult_add_part_2
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'datac'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'scanina'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'scaninb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'sourcea'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'sourceb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'clock3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'clock2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'clock1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'aclr3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'aclr2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'aclr1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'ena3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'ena2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'ena1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'signa'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'signb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'addnsub1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'addnsub3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'scanouta'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'scanoutb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult01_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult23_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult01_saturation'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult23_saturation'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'addnsub1_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'addnsub3_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult0_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult1_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult2_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult3_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'output_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'chainout_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'output_saturate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'chainout_saturate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'overflow'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'chainout_sat_overflow'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'chainin'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'zero_chainout'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'rotate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'shift_right'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'zero_loopback'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'accum_sload'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'coefsel0'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'coefsel1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'coefsel2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'coefsel3'.
# 
# ** Warning: (vsim-8607) C:/altera/12.1/modelsim_ase/win32aloem/../altera/verilog/src/altera_mf.v(40317): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(682): [TFMPC] - Too few port connections. Expected 12, found 10.
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/jtag_uart
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(682): [TFMPC] - Missing connection for port 'dataavailable'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(682): [TFMPC] - Missing connection for port 'readyfordata'.
# 
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1357): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/a1_prod
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1382): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/b1_prod
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1407): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/q_partial_0
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1432): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/q_partial_1
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1457): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/remainder_mult_0
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_mul1.v(469): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_mul1_inst/fp_mul1_altfp_mult_kqn_component/man_product2_mult
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_sub1.v(1325): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_sub1_inst/fp_sub1_altfp_add_sub_u4j_component/lbarrel_shift
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_mul1.v(469): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_mul1_inst_2/fp_mul1_altfp_mult_kqn_component/man_product2_mult
# ** Warning: Design size of 128 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
run 800 us
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: first_nios2_system_tb.first_nios2_system_inst.cpu.ni1OO0i
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: first_nios2_system_tb.first_nios2_system_inst.determinant_0.matrixram_inst.altsyncram_component
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_clk_bfm.__hello: -   $Date: 2012/08/12 $
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.__hello: -   $Date: 2012/08/12 $
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.reset_assert: Reset asserted
# 
# ************************************************************
# This testbench includes an SOPC Builder Generated Altera model:
# 'altera_sdram_partner_module.v', to simulate accesses to SDRAM.
# Initial contents are loaded from the file: 'altera_sdram_partner_module.dat'.
# ************************************************************
#                    0: INFO: first_nios2_system_tb.sdram_0_my_partner_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: first_nios2_system_tb.sdram_0_my_partner_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: first_nios2_system_tb.sdram_0_my_partner_clk_bfm.__hello: -   $Date: 2012/08/12 $
#                    0: INFO: first_nios2_system_tb.sdram_0_my_partner_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#               990000: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.reset_deassert: Reset deasserted
run 100 us
# 803090 ns: WARNING: first_nios2_system_cpu_test_bench/M_wr_data_unfiltered is 'x'
vlog ../../../../../../../det_custom/determinant.v
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module determinant
# 
# Top level modules:
# 	determinant
restart -f
# Loading work.determinant
# Loading sv_std.std
# Loading cpu_custom_instruction_master_multi_xconnect.first_nios2_system_cpu_custom_instruction_master_multi_xconnect
# Loading cpu_custom_instruction_master_multi_slave_translator0.altera_customins_slave_translator
# Loading cpu_instruction_master_translator.altera_merlin_master_translator
# Loading cpu_jtag_debug_module_translator.altera_merlin_slave_translator
# Loading cpu_instruction_master_translator_avalon_universal_master_0_agent.altera_merlin_master_agent
# Loading cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.altera_merlin_slave_agent
# Loading cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.altera_merlin_burst_uncompressor
# Loading addr_router.first_nios2_system_addr_router
# Loading addr_router.first_nios2_system_addr_router_default_decode
# Loading addr_router_001.first_nios2_system_addr_router_001
# Loading addr_router_001.first_nios2_system_addr_router_001_default_decode
# Loading addr_router_002.first_nios2_system_addr_router_002
# Loading addr_router_002.first_nios2_system_addr_router_002_default_decode
# Loading id_router.first_nios2_system_id_router
# Loading id_router.first_nios2_system_id_router_default_decode
# Loading id_router_001.first_nios2_system_id_router_001
# Loading id_router_001.first_nios2_system_id_router_001_default_decode
# Loading id_router_002.first_nios2_system_id_router_002
# Loading id_router_002.first_nios2_system_id_router_002_default_decode
# Loading limiter.altera_merlin_traffic_limiter
# Loading burst_adapter.altera_merlin_burst_adapter
# Loading cmd_xbar_demux.first_nios2_system_cmd_xbar_demux
# Loading cmd_xbar_demux_001.first_nios2_system_cmd_xbar_demux_001
# Loading cmd_xbar_demux_002.first_nios2_system_cmd_xbar_demux_002
# Loading cmd_xbar_mux.first_nios2_system_cmd_xbar_mux
# Loading cmd_xbar_mux.altera_merlin_arbitrator
# Loading cmd_xbar_mux.altera_merlin_arb_adder
# Loading cmd_xbar_mux_001.first_nios2_system_cmd_xbar_mux_001
# Loading cmd_xbar_mux_001.altera_merlin_arbitrator
# Loading cmd_xbar_mux_001.altera_merlin_arb_adder
# Loading rsp_xbar_demux.first_nios2_system_rsp_xbar_demux
# Loading rsp_xbar_demux_001.first_nios2_system_rsp_xbar_demux_001
# Loading rsp_xbar_mux.first_nios2_system_rsp_xbar_mux
# Loading rsp_xbar_mux.altera_merlin_arbitrator
# Loading rsp_xbar_mux.altera_merlin_arb_adder
# Loading rsp_xbar_mux_001.first_nios2_system_rsp_xbar_mux_001
# Loading rsp_xbar_mux_001.altera_merlin_arbitrator
# Loading rsp_xbar_mux_001.altera_merlin_arb_adder
# Loading width_adapter.altera_merlin_width_adapter
# Loading irq_mapper.first_nios2_system_irq_mapper
# Loading first_nios2_system_inst_clk_bfm.verbosity_pkg
# Loading first_nios2_system_inst_clk_bfm.altera_avalon_clock_source
# Loading first_nios2_system_inst_reset_bfm.verbosity_pkg
# Loading first_nios2_system_inst_reset_bfm.altera_avalon_reset_source
# Loading first_nios2_system_inst_led_pio_external_connection_bfm.verbosity_pkg
# Loading first_nios2_system_inst_led_pio_external_connection_bfm.altera_conduit_bfm
# Loading burst_adapter.altera_merlin_burst_adapter_uncompressed_only
# Loading width_adapter.altera_merlin_burst_uncompressor
# ** Warning: (vsim-3017) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(669): [TFMPC] - Too few port connections. Expected 43, found 40.
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/cpu
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(669): [TFMPC] - Missing connection for port 'M_ci_multi_estatus'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(669): [TFMPC] - Missing connection for port 'M_ci_multi_ipending'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(669): [TFMPC] - Missing connection for port 'M_ci_multi_status'.
# 
# ** Warning: (vsim-3017) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Too few port connections. Expected 52, found 6.
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/cpu/ni1OOil/the_altmult_add_part_1
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'datac'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'scanina'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'scaninb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'sourcea'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'sourceb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'clock3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'clock2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'clock1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'aclr3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'aclr2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'aclr1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'ena3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'ena2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'ena1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'signa'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'signb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'addnsub1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'addnsub3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'scanouta'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'scanoutb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult01_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult23_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult01_saturation'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult23_saturation'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'addnsub1_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'addnsub3_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult0_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult1_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult2_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult3_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'output_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'chainout_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'output_saturate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'chainout_saturate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'overflow'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'chainout_sat_overflow'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'chainin'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'zero_chainout'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'rotate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'shift_right'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'zero_loopback'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'accum_sload'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'coefsel0'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'coefsel1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'coefsel2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'coefsel3'.
# 
# ** Warning: (vsim-3017) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Too few port connections. Expected 52, found 6.
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/cpu/ni1OOil/the_altmult_add_part_2
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'datac'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'scanina'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'scaninb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'sourcea'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'sourceb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'clock3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'clock2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'clock1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'aclr3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'aclr2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'aclr1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'ena3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'ena2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'ena1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'signa'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'signb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'addnsub1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'addnsub3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'scanouta'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'scanoutb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult01_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult23_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult01_saturation'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult23_saturation'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'addnsub1_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'addnsub3_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult0_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult1_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult2_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult3_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'output_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'chainout_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'output_saturate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'chainout_saturate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'overflow'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'chainout_sat_overflow'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'chainin'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'zero_chainout'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'rotate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'shift_right'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'zero_loopback'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'accum_sload'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'coefsel0'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'coefsel1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'coefsel2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'coefsel3'.
# 
# ** Warning: (vsim-8607) C:/altera/12.1/modelsim_ase/win32aloem/../altera/verilog/src/altera_mf.v(40317): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(682): [TFMPC] - Too few port connections. Expected 12, found 10.
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/jtag_uart
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(682): [TFMPC] - Missing connection for port 'dataavailable'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(682): [TFMPC] - Missing connection for port 'readyfordata'.
# 
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1357): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/a1_prod
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1382): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/b1_prod
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1407): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/q_partial_0
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1432): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/q_partial_1
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1457): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/remainder_mult_0
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_mul1.v(469): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_mul1_inst/fp_mul1_altfp_mult_kqn_component/man_product2_mult
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_sub1.v(1325): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_sub1_inst/fp_sub1_altfp_add_sub_u4j_component/lbarrel_shift
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_mul1.v(469): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_mul1_inst_2/fp_mul1_altfp_mult_kqn_component/man_product2_mult
# ** Warning: Design size of 128 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
run 900 us
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: first_nios2_system_tb.first_nios2_system_inst.cpu.ni1OO0i
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: first_nios2_system_tb.first_nios2_system_inst.determinant_0.matrixram_inst.altsyncram_component
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_clk_bfm.__hello: -   $Date: 2012/08/12 $
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.__hello: -   $Date: 2012/08/12 $
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.reset_assert: Reset asserted
# 
# ************************************************************
# This testbench includes an SOPC Builder Generated Altera model:
# 'altera_sdram_partner_module.v', to simulate accesses to SDRAM.
# Initial contents are loaded from the file: 'altera_sdram_partner_module.dat'.
# ************************************************************
#                    0: INFO: first_nios2_system_tb.sdram_0_my_partner_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: first_nios2_system_tb.sdram_0_my_partner_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: first_nios2_system_tb.sdram_0_my_partner_clk_bfm.__hello: -   $Date: 2012/08/12 $
#                    0: INFO: first_nios2_system_tb.sdram_0_my_partner_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#               990000: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.reset_deassert: Reset deasserted
# 803090 ns: WARNING: first_nios2_system_cpu_test_bench/M_wr_data_unfiltered is 'x'
vlog ../../../../../../../det_custom/determinant.v
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module determinant
# 
# Top level modules:
# 	determinant
restart -f
# Loading work.determinant
# Loading sv_std.std
# Loading cpu_custom_instruction_master_multi_xconnect.first_nios2_system_cpu_custom_instruction_master_multi_xconnect
# Loading cpu_custom_instruction_master_multi_slave_translator0.altera_customins_slave_translator
# Loading cpu_instruction_master_translator.altera_merlin_master_translator
# Loading cpu_jtag_debug_module_translator.altera_merlin_slave_translator
# Loading cpu_instruction_master_translator_avalon_universal_master_0_agent.altera_merlin_master_agent
# Loading cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.altera_merlin_slave_agent
# Loading cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent.altera_merlin_burst_uncompressor
# Loading addr_router.first_nios2_system_addr_router
# Loading addr_router.first_nios2_system_addr_router_default_decode
# Loading addr_router_001.first_nios2_system_addr_router_001
# Loading addr_router_001.first_nios2_system_addr_router_001_default_decode
# Loading addr_router_002.first_nios2_system_addr_router_002
# Loading addr_router_002.first_nios2_system_addr_router_002_default_decode
# Loading id_router.first_nios2_system_id_router
# Loading id_router.first_nios2_system_id_router_default_decode
# Loading id_router_001.first_nios2_system_id_router_001
# Loading id_router_001.first_nios2_system_id_router_001_default_decode
# Loading id_router_002.first_nios2_system_id_router_002
# Loading id_router_002.first_nios2_system_id_router_002_default_decode
# Loading limiter.altera_merlin_traffic_limiter
# Loading burst_adapter.altera_merlin_burst_adapter
# Loading cmd_xbar_demux.first_nios2_system_cmd_xbar_demux
# Loading cmd_xbar_demux_001.first_nios2_system_cmd_xbar_demux_001
# Loading cmd_xbar_demux_002.first_nios2_system_cmd_xbar_demux_002
# Loading cmd_xbar_mux.first_nios2_system_cmd_xbar_mux
# Loading cmd_xbar_mux.altera_merlin_arbitrator
# Loading cmd_xbar_mux.altera_merlin_arb_adder
# Loading cmd_xbar_mux_001.first_nios2_system_cmd_xbar_mux_001
# Loading cmd_xbar_mux_001.altera_merlin_arbitrator
# Loading cmd_xbar_mux_001.altera_merlin_arb_adder
# Loading rsp_xbar_demux.first_nios2_system_rsp_xbar_demux
# Loading rsp_xbar_demux_001.first_nios2_system_rsp_xbar_demux_001
# Loading rsp_xbar_mux.first_nios2_system_rsp_xbar_mux
# Loading rsp_xbar_mux.altera_merlin_arbitrator
# Loading rsp_xbar_mux.altera_merlin_arb_adder
# Loading rsp_xbar_mux_001.first_nios2_system_rsp_xbar_mux_001
# Loading rsp_xbar_mux_001.altera_merlin_arbitrator
# Loading rsp_xbar_mux_001.altera_merlin_arb_adder
# Loading width_adapter.altera_merlin_width_adapter
# Loading irq_mapper.first_nios2_system_irq_mapper
# Loading first_nios2_system_inst_clk_bfm.verbosity_pkg
# Loading first_nios2_system_inst_clk_bfm.altera_avalon_clock_source
# Loading first_nios2_system_inst_reset_bfm.verbosity_pkg
# Loading first_nios2_system_inst_reset_bfm.altera_avalon_reset_source
# Loading first_nios2_system_inst_led_pio_external_connection_bfm.verbosity_pkg
# Loading first_nios2_system_inst_led_pio_external_connection_bfm.altera_conduit_bfm
# Loading burst_adapter.altera_merlin_burst_adapter_uncompressed_only
# Loading width_adapter.altera_merlin_burst_uncompressor
# ** Warning: (vsim-3017) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(669): [TFMPC] - Too few port connections. Expected 43, found 40.
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/cpu
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(669): [TFMPC] - Missing connection for port 'M_ci_multi_estatus'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(669): [TFMPC] - Missing connection for port 'M_ci_multi_ipending'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(669): [TFMPC] - Missing connection for port 'M_ci_multi_status'.
# 
# ** Warning: (vsim-3017) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Too few port connections. Expected 52, found 6.
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/cpu/ni1OOil/the_altmult_add_part_1
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'datac'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'scanina'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'scaninb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'sourcea'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'sourceb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'clock3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'clock2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'clock1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'aclr3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'aclr2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'aclr1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'ena3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'ena2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'ena1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'signa'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'signb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'addnsub1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'addnsub3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'scanouta'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'scanoutb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult01_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult23_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult01_saturation'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult23_saturation'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'addnsub1_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'addnsub3_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult0_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult1_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult2_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'mult3_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'output_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'chainout_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'output_saturate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'chainout_saturate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'overflow'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'chainout_sat_overflow'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'chainin'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'zero_chainout'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'rotate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'shift_right'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'zero_loopback'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'accum_sload'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'coefsel0'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'coefsel1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'coefsel2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(52): [TFMPC] - Missing connection for port 'coefsel3'.
# 
# ** Warning: (vsim-3017) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Too few port connections. Expected 52, found 6.
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/cpu/ni1OOil/the_altmult_add_part_2
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'datac'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'scanina'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'scaninb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'sourcea'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'sourceb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'clock3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'clock2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'clock1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'aclr3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'aclr2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'aclr1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'ena3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'ena2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'ena1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'signa'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'signb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'addnsub1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'addnsub3'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'scanouta'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'scanoutb'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult01_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult23_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult01_saturation'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult23_saturation'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'addnsub1_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'addnsub3_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult0_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult1_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult2_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'mult3_is_saturated'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'output_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'chainout_round'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'output_saturate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'chainout_saturate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'overflow'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'chainout_sat_overflow'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'chainin'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'zero_chainout'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'rotate'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'shift_right'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'zero_loopback'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'accum_sload'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'coefsel0'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'coefsel1'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'coefsel2'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system_cpu_mult_cell.v(93): [TFMPC] - Missing connection for port 'coefsel3'.
# 
# ** Warning: (vsim-8607) C:/altera/12.1/modelsim_ase/win32aloem/../altera/verilog/src/altera_mf.v(40317): Non-positive replication multiplier inside concat. Replication will be ignored.
# 
# ** Warning: (vsim-3017) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(682): [TFMPC] - Too few port connections. Expected 12, found 10.
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/jtag_uart
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(682): [TFMPC] - Missing connection for port 'dataavailable'.
# 
# ** Warning: (vsim-3722) C:/local_dsd/fp_cust_simple/DSD/first_nios2_system/testbench/first_nios2_system_tb/simulation/submodules/first_nios2_system.v(682): [TFMPC] - Missing connection for port 'readyfordata'.
# 
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1357): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/a1_prod
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1382): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/b1_prod
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1407): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/q_partial_0
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1432): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/q_partial_1
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_div1.v(1457): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_div1_inst/fp_div1_altfp_div_s0i_component/altfp_div_pst1/remainder_mult_0
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_mul1.v(469): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_mul1_inst/fp_mul1_altfp_mult_kqn_component/man_product2_mult
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_sub1.v(1325): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_sub1_inst/fp_sub1_altfp_add_sub_u4j_component/lbarrel_shift
# ** Warning: (vsim-3016) ../../../../../../../det_custom/fp_mul1.v(469): Port type is incompatible with connection (port 'clock').
# 
#         Region: /first_nios2_system_tb/first_nios2_system_inst/determinant_0/fp_mul1_inst_2/fp_mul1_altfp_mult_kqn_component/man_product2_mult
# ** Warning: Design size of 128 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
run 900 us
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: first_nios2_system_tb.first_nios2_system_inst.cpu.ni1OO0i
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: first_nios2_system_tb.first_nios2_system_inst.determinant_0.matrixram_inst.altsyncram_component
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_clk_bfm.__hello: -   $Date: 2012/08/12 $
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.__hello: - Hello from altera_reset_source
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.__hello: -   $Date: 2012/08/12 $
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.__hello: -   ASSERT_HIGH_RESET = 0
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.__hello: -   INITIAL_RESET_CYCLES = 50
#                    0: INFO: ------------------------------------------------------------
#                    0: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.reset_assert: Reset asserted
# 
# ************************************************************
# This testbench includes an SOPC Builder Generated Altera model:
# 'altera_sdram_partner_module.v', to simulate accesses to SDRAM.
# Initial contents are loaded from the file: 'altera_sdram_partner_module.dat'.
# ************************************************************
#                    0: INFO: first_nios2_system_tb.sdram_0_my_partner_clk_bfm.__hello: - Hello from altera_clock_source.
#                    0: INFO: first_nios2_system_tb.sdram_0_my_partner_clk_bfm.__hello: -   $Revision: #1 $
#                    0: INFO: first_nios2_system_tb.sdram_0_my_partner_clk_bfm.__hello: -   $Date: 2012/08/12 $
#                    0: INFO: first_nios2_system_tb.sdram_0_my_partner_clk_bfm.__hello: -   CLOCK_RATE = 50000000 Hz
#                    0: INFO: ------------------------------------------------------------
#               990000: INFO: first_nios2_system_tb.first_nios2_system_inst_reset_bfm.reset_deassert: Reset deasserted
# 803090 ns: WARNING: first_nios2_system_cpu_test_bench/M_wr_data_unfiltered is 'x'
run 300 us
