// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        data_V_data_V_TDATA,
        data_V_data_V_TVALID,
        data_V_data_V_TREADY,
        res_V_data_0_V_din,
        res_V_data_0_V_full_n,
        res_V_data_0_V_write,
        res_V_data_1_V_din,
        res_V_data_1_V_full_n,
        res_V_data_1_V_write,
        res_V_data_2_V_din,
        res_V_data_2_V_full_n,
        res_V_data_2_V_write,
        res_V_data_3_V_din,
        res_V_data_3_V_full_n,
        res_V_data_3_V_write
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [15:0] data_V_data_V_TDATA;
input   data_V_data_V_TVALID;
output   data_V_data_V_TREADY;
output  [15:0] res_V_data_0_V_din;
input   res_V_data_0_V_full_n;
output   res_V_data_0_V_write;
output  [15:0] res_V_data_1_V_din;
input   res_V_data_1_V_full_n;
output   res_V_data_1_V_write;
output  [15:0] res_V_data_2_V_din;
input   res_V_data_2_V_full_n;
output   res_V_data_2_V_write;
output  [15:0] res_V_data_3_V_din;
input   res_V_data_3_V_full_n;
output   res_V_data_3_V_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg data_V_data_V_TREADY;
reg res_V_data_0_V_write;
reg res_V_data_1_V_write;
reg res_V_data_2_V_write;
reg res_V_data_3_V_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
reg   [31:0] pX_1;
reg   [31:0] sX_1;
reg   [31:0] pY_1;
reg   [31:0] sY_1;
reg   [15:0] kernel_data_V_1170;
reg   [15:0] kernel_data_V_5;
reg   [15:0] kernel_data_V_9;
reg   [15:0] kernel_data_V_13;
reg   [15:0] kernel_data_V_2;
reg   [15:0] kernel_data_V_6;
reg   [15:0] kernel_data_V_10;
reg   [15:0] kernel_data_V_14;
reg   [15:0] kernel_data_V_3;
reg   [15:0] kernel_data_V_7;
reg   [15:0] kernel_data_V_11;
reg   [15:0] kernel_data_V_15;
reg    line_buffer_Array_V_0_0_ce0;
reg    line_buffer_Array_V_0_0_we0;
wire   [15:0] line_buffer_Array_V_0_0_q0;
reg    line_buffer_Array_V_1169_0_ce0;
reg    line_buffer_Array_V_1169_0_we0;
wire   [15:0] line_buffer_Array_V_1169_0_q0;
reg    line_buffer_Array_V_2_0_ce0;
reg    line_buffer_Array_V_2_0_we0;
wire   [15:0] line_buffer_Array_V_2_0_q0;
reg    data_V_data_V_TDATA_blk_n;
wire    ap_CS_fsm_state4;
reg    res_V_data_0_V_blk_n;
reg   [0:0] and_ln289_2_reg_4824;
reg    res_V_data_1_V_blk_n;
reg    res_V_data_2_V_blk_n;
reg    res_V_data_3_V_blk_n;
wire   [14:0] grp_fu_3508_p4;
reg   [14:0] reg_3720;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln79_fu_3724_p2;
wire   [0:0] and_ln289_2_fu_3836_p2;
wire    ap_CS_fsm_state3;
wire   [9:0] add_ln79_fu_3730_p2;
reg   [9:0] add_ln79_reg_4782;
reg  signed [15:0] kernel_data_V_7_load_reg_4787;
reg   [31:0] sX_1_load_reg_4792;
wire   [0:0] icmp_ln289_fu_3788_p2;
reg   [0:0] icmp_ln289_reg_4797;
reg   [31:0] sY_1_load_reg_4802;
wire   [0:0] icmp_ln289_1_fu_3798_p2;
reg   [0:0] icmp_ln289_1_reg_4807;
reg   [31:0] pY_1_load_reg_4812;
reg   [31:0] pX_1_load_reg_4818;
reg   [12:0] trunc_ln708_582_reg_4828;
wire   [15:0] grp_fu_3588_p4;
reg   [15:0] trunc_ln708_583_reg_4833;
wire   [15:0] grp_fu_3598_p4;
reg   [15:0] trunc_ln708_584_reg_4838;
reg   [15:0] trunc_ln708_589_reg_4843;
wire   [15:0] grp_fu_3618_p4;
reg   [15:0] trunc_ln708_590_reg_4848;
reg   [11:0] trunc_ln708_591_reg_4853;
wire   [15:0] add_ln703_fu_3976_p2;
reg   [15:0] add_ln703_reg_4858;
wire   [15:0] add_ln703_578_fu_3982_p2;
reg   [15:0] add_ln703_578_reg_4863;
wire   [15:0] grp_fu_3698_p2;
reg   [15:0] add_ln703_591_reg_4868;
wire   [15:0] add_ln703_594_fu_3988_p2;
reg   [15:0] add_ln703_594_reg_4873;
wire   [15:0] add_ln703_607_fu_3994_p2;
reg   [15:0] add_ln703_607_reg_4878;
wire   [15:0] grp_fu_3704_p2;
reg   [15:0] add_ln703_610_reg_4883;
wire   [15:0] add_ln703_623_fu_4000_p2;
reg   [15:0] add_ln703_623_reg_4888;
wire   [15:0] add_ln703_626_fu_4006_p2;
reg   [15:0] add_ln703_626_reg_4893;
wire   [15:0] grp_fu_3528_p4;
reg   [15:0] trunc_ln708_606_reg_4898;
wire   [15:0] grp_fu_3538_p4;
reg   [15:0] trunc_ln708_607_reg_4903;
reg   [14:0] trunc_ln708_608_reg_4908;
wire   [15:0] grp_fu_3578_p4;
reg   [15:0] trunc_ln708_612_reg_4913;
reg   [15:0] trunc_ln708_616_reg_4918;
reg   [13:0] trunc_ln708_621_reg_4923;
reg   [15:0] trunc_ln708_622_reg_4928;
reg   [15:0] trunc_ln708_623_reg_4933;
reg   [15:0] trunc_ln708_624_reg_4938;
wire   [15:0] grp_fu_3628_p4;
reg   [15:0] trunc_ln708_625_reg_4943;
wire   [15:0] grp_fu_3638_p4;
reg   [15:0] trunc_ln708_626_reg_4948;
reg   [13:0] trunc_ln708_628_reg_4953;
wire  signed [25:0] sext_ln1118_606_fu_4224_p1;
reg  signed [25:0] sext_ln1118_606_reg_4958;
wire   [15:0] grp_fu_3668_p4;
reg   [15:0] trunc_ln708_629_reg_4963;
wire   [15:0] grp_fu_3678_p4;
reg   [15:0] trunc_ln708_630_reg_4968;
reg   [15:0] add_ln703_579_reg_4973;
wire   [15:0] add_ln703_585_fu_4231_p2;
reg   [15:0] add_ln703_585_reg_4978;
wire   [15:0] add_ln703_601_fu_4237_p2;
reg   [15:0] add_ln703_601_reg_4983;
wire   [15:0] add_ln703_614_fu_4243_p2;
reg   [15:0] add_ln703_614_reg_4988;
reg   [15:0] add_ln703_617_reg_4993;
reg   [9:0] indvar_flatten_reg_360;
reg    ap_block_state1;
wire    io_acc_block_signal_op309;
reg    ap_block_state4;
wire   [31:0] select_ln323_fu_4759_p3;
reg   [31:0] ap_phi_mux_storemerge_i_i_phi_fu_374_p4;
wire   [0:0] icmp_ln313_fu_4692_p2;
wire   [0:0] icmp_ln317_fu_4738_p2;
wire   [31:0] add_ln326_fu_4697_p2;
wire   [31:0] select_ln328_fu_4713_p3;
wire   [31:0] add_ln321_fu_4743_p2;
reg  signed [15:0] grp_fu_381_p0;
wire  signed [25:0] sext_ln1118_fu_3842_p1;
wire  signed [25:0] sext_ln1118_593_fu_4073_p1;
wire  signed [25:0] sext_ln1118_608_fu_4380_p1;
reg  signed [11:0] grp_fu_381_p1;
reg  signed [15:0] grp_fu_382_p0;
wire  signed [25:0] sext_ln1118_585_fu_3916_p1;
wire  signed [25:0] sext_ln1118_604_fu_4207_p1;
reg  signed [11:0] grp_fu_382_p1;
reg  signed [15:0] grp_fu_383_p0;
wire  signed [25:0] sext_ln1118_579_fu_3877_p1;
wire  signed [25:0] sext_ln1118_596_fu_4106_p1;
wire  signed [25:0] sext_ln1118_590_fu_4321_p1;
reg  signed [11:0] grp_fu_383_p1;
reg  signed [15:0] grp_fu_384_p0;
wire  signed [25:0] sext_ln1118_595_fu_4095_p1;
wire  signed [25:0] sext_ln1118_581_fu_4306_p1;
reg   [10:0] grp_fu_384_p1;
reg  signed [15:0] grp_fu_385_p0;
wire  signed [24:0] sext_ln1118_576_fu_3849_p1;
wire  signed [24:0] sext_ln1118_588_fu_4064_p1;
wire  signed [24:0] sext_ln1118_607_fu_4374_p1;
reg  signed [9:0] grp_fu_385_p1;
reg  signed [15:0] grp_fu_386_p0;
wire  signed [25:0] sext_ln1118_589_fu_3969_p1;
reg  signed [11:0] grp_fu_386_p1;
reg  signed [15:0] grp_fu_387_p0;
reg  signed [10:0] grp_fu_387_p1;
reg  signed [15:0] grp_fu_388_p0;
wire  signed [23:0] sext_ln1118_591_fu_4328_p1;
reg  signed [11:0] grp_fu_388_p1;
reg  signed [15:0] grp_fu_389_p0;
wire  signed [25:0] sext_ln1118_583_fu_3899_p1;
reg  signed [11:0] grp_fu_389_p1;
reg  signed [15:0] grp_fu_390_p0;
wire  signed [25:0] sext_ln1118_598_fu_4350_p1;
reg  signed [11:0] grp_fu_390_p1;
reg  signed [15:0] grp_fu_391_p0;
wire  signed [21:0] sext_ln1118_582_fu_3894_p1;
wire  signed [25:0] sext_ln1118_599_fu_4145_p1;
reg  signed [9:0] grp_fu_391_p1;
reg  signed [15:0] grp_fu_392_p0;
wire  signed [25:0] sext_ln1118_577_fu_3854_p1;
wire  signed [24:0] sext_ln1118_592_fu_4068_p1;
reg  signed [10:0] grp_fu_392_p1;
reg  signed [15:0] grp_fu_393_p0;
reg  signed [11:0] grp_fu_393_p1;
reg  signed [15:0] grp_fu_394_p0;
reg   [10:0] grp_fu_394_p1;
reg  signed [15:0] grp_fu_395_p0;
reg  signed [10:0] grp_fu_395_p1;
reg  signed [15:0] grp_fu_396_p0;
reg  signed [12:0] grp_fu_396_p1;
reg  signed [15:0] grp_fu_397_p0;
wire  signed [23:0] sext_ln1118_603_fu_4202_p1;
reg  signed [11:0] grp_fu_397_p1;
reg  signed [15:0] grp_fu_398_p0;
wire  signed [24:0] sext_ln1118_594_fu_4090_p1;
reg   [11:0] grp_fu_398_p1;
reg  signed [15:0] grp_fu_399_p0;
reg  signed [11:0] grp_fu_399_p1;
reg  signed [15:0] grp_fu_400_p0;
wire  signed [22:0] sext_ln1118_578_fu_3872_p1;
wire  signed [24:0] sext_ln1118_597_fu_4112_p1;
reg  signed [10:0] grp_fu_400_p1;
reg  signed [15:0] grp_fu_401_p0;
reg  signed [10:0] grp_fu_401_p1;
reg  signed [15:0] grp_fu_402_p0;
reg  signed [12:0] grp_fu_402_p1;
wire   [24:0] grp_fu_385_p2;
wire   [25:0] grp_fu_381_p2;
wire   [25:0] grp_fu_388_p2;
wire   [25:0] grp_fu_396_p2;
wire   [25:0] grp_fu_392_p2;
wire   [25:0] grp_fu_402_p2;
wire   [25:0] grp_fu_401_p2;
wire   [25:0] grp_fu_384_p2;
wire   [25:0] grp_fu_399_p2;
wire   [25:0] grp_fu_383_p2;
wire   [25:0] grp_fu_393_p2;
wire   [25:0] grp_fu_395_p2;
wire   [25:0] grp_fu_389_p2;
wire   [25:0] grp_fu_382_p2;
wire   [25:0] grp_fu_387_p2;
wire   [25:0] grp_fu_397_p2;
wire   [25:0] grp_fu_386_p2;
wire   [25:0] grp_fu_394_p2;
wire   [25:0] grp_fu_390_p2;
wire   [15:0] grp_fu_3558_p4;
wire   [15:0] grp_fu_3518_p4;
wire   [15:0] grp_fu_3688_p4;
wire   [15:0] grp_fu_3648_p4;
wire   [24:0] grp_fu_3710_p1;
wire   [25:0] grp_fu_398_p2;
wire   [0:0] icmp_ln289_2_fu_3808_p2;
wire   [0:0] icmp_ln289_3_fu_3818_p2;
wire   [0:0] and_ln289_1_fu_3830_p2;
wire   [0:0] and_ln289_fu_3824_p2;
wire  signed [15:0] sext_ln1118_fu_3842_p0;
wire  signed [15:0] sext_ln1118_576_fu_3849_p0;
wire  signed [15:0] sext_ln1118_577_fu_3854_p0;
wire  signed [15:0] sext_ln1118_578_fu_3872_p0;
wire  signed [15:0] sext_ln1118_579_fu_3877_p0;
wire   [22:0] trunc_ln708_582_fu_3884_p1;
wire   [25:0] grp_fu_400_p2;
wire  signed [15:0] sext_ln1118_582_fu_3894_p0;
wire  signed [15:0] sext_ln1118_583_fu_3899_p0;
wire   [21:0] trunc_ln708_591_fu_3906_p1;
wire   [25:0] grp_fu_391_p2;
wire  signed [15:0] sext_ln1118_585_fu_3916_p0;
wire  signed [15:0] shl_ln_fu_3923_p1;
wire   [24:0] shl_ln_fu_3923_p3;
wire  signed [25:0] sext_ln1118_586_fu_3931_p1;
wire  signed [15:0] shl_ln1118_1_fu_3941_p1;
wire   [18:0] shl_ln1118_1_fu_3941_p3;
wire   [25:0] sub_ln1118_fu_3935_p2;
wire  signed [25:0] sext_ln1118_587_fu_3949_p1;
wire   [25:0] sub_ln1118_1_fu_3953_p2;
wire  signed [15:0] sext_ln1118_589_fu_3969_p0;
wire   [15:0] grp_fu_3548_p4;
wire   [15:0] trunc_ln708_594_fu_3959_p4;
wire   [15:0] trunc_ln708_579_fu_3862_p4;
wire   [15:0] grp_fu_3568_p4;
wire   [15:0] grp_fu_3658_p4;
wire  signed [15:0] sext_ln1118_592_fu_4068_p0;
wire  signed [15:0] sext_ln1118_593_fu_4073_p0;
wire   [24:0] trunc_ln708_608_fu_4080_p1;
wire  signed [15:0] sext_ln1118_594_fu_4090_p0;
wire  signed [15:0] sext_ln1118_595_fu_4095_p0;
wire   [14:0] grp_fu_3710_p4;
wire  signed [15:0] sext_ln1118_596_fu_4106_p0;
wire  signed [15:0] sext_ln1118_597_fu_4112_p0;
wire   [24:0] trunc_ln708_613_fu_4117_p1;
wire   [14:0] trunc_ln708_613_fu_4117_p4;
wire  signed [15:0] trunc_ln708_614_fu_4131_p1;
wire   [14:0] trunc_ln708_614_fu_4131_p4;
wire  signed [15:0] sext_ln1118_599_fu_4145_p0;
wire  signed [15:0] shl_ln1118_2_fu_4152_p1;
wire   [22:0] shl_ln1118_2_fu_4152_p3;
wire  signed [15:0] shl_ln1118_3_fu_4164_p1;
wire   [16:0] shl_ln1118_3_fu_4164_p3;
wire  signed [23:0] sext_ln1118_601_fu_4172_p1;
wire  signed [23:0] sext_ln1118_600_fu_4160_p1;
wire   [23:0] add_ln1118_fu_4176_p2;
wire  signed [15:0] sext_ln1118_603_fu_4202_p0;
wire  signed [15:0] sext_ln1118_604_fu_4207_p0;
wire   [23:0] trunc_ln708_628_fu_4214_p1;
wire  signed [15:0] sext_ln1118_606_fu_4224_p0;
wire  signed [15:0] sext_ln708_6_fu_4127_p1;
wire  signed [15:0] sext_ln708_1_fu_4060_p1;
wire  signed [15:0] sext_ln708_fu_4141_p1;
wire  signed [15:0] sext_ln708_5_fu_4102_p1;
wire  signed [15:0] sext_ln1118_581_fu_4306_p0;
wire  signed [15:0] sext_ln1118_590_fu_4321_p0;
wire  signed [15:0] sext_ln1118_591_fu_4328_p0;
wire   [23:0] trunc_ln708_601_fu_4333_p1;
wire   [13:0] trunc_ln708_601_fu_4333_p4;
wire  signed [15:0] sext_ln1118_598_fu_4350_p0;
wire  signed [15:0] sext_ln1118_607_fu_4374_p0;
wire  signed [15:0] sext_ln1118_608_fu_4380_p0;
wire   [15:0] add_ln703_576_fu_4394_p2;
wire   [15:0] add_ln703_577_fu_4399_p2;
wire   [15:0] add_ln703_580_fu_4404_p2;
wire   [15:0] add_ln703_582_fu_4414_p2;
wire   [15:0] add_ln703_583_fu_4419_p2;
wire  signed [14:0] sext_ln1118_602_fu_4368_p1;
wire   [14:0] add_ln703_586_fu_4430_p2;
wire  signed [15:0] sext_ln708_3_fu_4343_p1;
wire  signed [15:0] sext_ln703_fu_4436_p1;
wire   [15:0] add_ln703_587_fu_4440_p2;
wire   [15:0] add_ln703_584_fu_4424_p2;
wire   [15:0] add_ln703_588_fu_4446_p2;
wire   [15:0] add_ln703_581_fu_4408_p2;
wire   [15:0] add_ln703_589_fu_4451_p2;
wire   [15:0] add_ln703_592_fu_4464_p2;
wire   [15:0] add_ln703_595_fu_4474_p2;
wire   [15:0] add_ln703_593_fu_4469_p2;
wire   [15:0] add_ln703_596_fu_4479_p2;
wire   [15:0] add_ln703_598_fu_4490_p2;
wire   [15:0] add_ln703_599_fu_4495_p2;
wire  signed [13:0] sext_ln1118_580_fu_4303_p1;
wire   [13:0] add_ln703_602_fu_4505_p2;
wire  signed [15:0] sext_ln708_7_fu_4386_p1;
wire  signed [15:0] sext_ln703_13_fu_4511_p1;
wire   [15:0] add_ln703_603_fu_4515_p2;
wire   [15:0] add_ln703_600_fu_4499_p2;
wire   [15:0] add_ln703_604_fu_4521_p2;
wire   [15:0] add_ln703_597_fu_4484_p2;
wire   [15:0] add_ln703_605_fu_4526_p2;
wire   [15:0] add_ln703_608_fu_4539_p2;
wire   [15:0] add_ln703_611_fu_4549_p2;
wire   [15:0] add_ln703_609_fu_4544_p2;
wire   [15:0] add_ln703_612_fu_4554_p2;
wire   [15:0] trunc_ln708_619_fu_4358_p4;
wire   [15:0] add_ln703_615_fu_4565_p2;
wire  signed [12:0] sext_ln1118_584_fu_4314_p1;
wire   [12:0] add_ln703_618_fu_4575_p2;
wire  signed [15:0] sext_ln708_8_fu_4390_p1;
wire  signed [15:0] sext_ln703_14_fu_4581_p1;
wire   [15:0] add_ln703_619_fu_4585_p2;
wire   [15:0] add_ln703_616_fu_4570_p2;
wire   [15:0] add_ln703_620_fu_4591_p2;
wire   [15:0] add_ln703_613_fu_4559_p2;
wire   [15:0] add_ln703_621_fu_4596_p2;
wire   [15:0] add_ln703_624_fu_4609_p2;
wire   [15:0] add_ln703_627_fu_4619_p2;
wire   [15:0] add_ln703_625_fu_4614_p2;
wire   [15:0] add_ln703_628_fu_4624_p2;
wire   [15:0] add_ln703_630_fu_4635_p2;
wire   [15:0] add_ln703_631_fu_4640_p2;
wire  signed [15:0] sext_ln708_2_fu_4317_p1;
wire  signed [14:0] sext_ln1118_605_fu_4371_p1;
wire   [14:0] add_ln703_634_fu_4657_p2;
wire  signed [15:0] sext_ln708_4_fu_4347_p1;
wire  signed [15:0] sext_ln703_15_fu_4663_p1;
wire   [15:0] add_ln703_633_fu_4651_p2;
wire   [15:0] add_ln703_635_fu_4667_p2;
wire   [15:0] add_ln703_632_fu_4645_p2;
wire   [15:0] add_ln703_636_fu_4673_p2;
wire   [15:0] add_ln703_629_fu_4629_p2;
wire   [15:0] add_ln703_637_fu_4679_p2;
wire   [31:0] add_ln328_fu_4708_p2;
wire   [31:0] add_ln323_fu_4754_p2;
wire    ap_CS_fsm_state5;
reg   [4:0] ap_NS_fsm;
wire    regslice_both_data_V_data_V_U_apdone_blk;
wire   [15:0] data_V_data_V_TDATA_int;
wire    data_V_data_V_TVALID_int;
reg    data_V_data_V_TREADY_int;
wire    regslice_both_data_V_data_V_U_ack_in;
reg    ap_condition_1099;
reg    ap_condition_1100;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 5'd1;
#0 pX_1 = 32'd0;
#0 sX_1 = 32'd0;
#0 pY_1 = 32'd0;
#0 sY_1 = 32'd0;
#0 kernel_data_V_1170 = 16'd0;
#0 kernel_data_V_5 = 16'd0;
#0 kernel_data_V_9 = 16'd0;
#0 kernel_data_V_13 = 16'd0;
#0 kernel_data_V_2 = 16'd0;
#0 kernel_data_V_6 = 16'd0;
#0 kernel_data_V_10 = 16'd0;
#0 kernel_data_V_14 = 16'd0;
#0 kernel_data_V_3 = 16'd0;
#0 kernel_data_V_7 = 16'd0;
#0 kernel_data_V_11 = 16'd0;
#0 kernel_data_V_15 = 16'd0;
end

conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb #(
    .DataWidth( 16 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
line_buffer_Array_V_0_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd27),
    .ce0(line_buffer_Array_V_0_0_ce0),
    .we0(line_buffer_Array_V_0_0_we0),
    .d0(data_V_data_V_TDATA_int),
    .q0(line_buffer_Array_V_0_0_q0)
);

conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb #(
    .DataWidth( 16 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
line_buffer_Array_V_1169_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd27),
    .ce0(line_buffer_Array_V_1169_0_ce0),
    .we0(line_buffer_Array_V_1169_0_we0),
    .d0(line_buffer_Array_V_0_0_q0),
    .q0(line_buffer_Array_V_1169_0_q0)
);

conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s_line_buffbkb #(
    .DataWidth( 16 ),
    .AddressRange( 28 ),
    .AddressWidth( 5 ))
line_buffer_Array_V_2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(5'd27),
    .ce0(line_buffer_Array_V_2_0_ce0),
    .we0(line_buffer_Array_V_2_0_we0),
    .d0(line_buffer_Array_V_1169_0_q0),
    .q0(line_buffer_Array_V_2_0_q0)
);

regslice_both #(
    .DataWidth( 16 ))
regslice_both_data_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(data_V_data_V_TDATA),
    .vld_in(data_V_data_V_TVALID),
    .ack_in(regslice_both_data_V_data_V_U_ack_in),
    .data_out(data_V_data_V_TDATA_int),
    .vld_out(data_V_data_V_TVALID_int),
    .ack_out(data_V_data_V_TREADY_int),
    .apdone_blk(regslice_both_data_V_data_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state5)) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((data_V_data_V_TVALID_int == 1'b0) | ((io_acc_block_signal_op309 == 1'b0) & (1'd1 == and_ln289_2_reg_4824))) & (1'b1 == ap_CS_fsm_state4))) begin
        indvar_flatten_reg_360 <= add_ln79_reg_4782;
    end else if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_360 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1099)) begin
        if ((icmp_ln313_fu_4692_p2 == 1'd1)) begin
            pX_1 <= 32'd0;
        end else if ((icmp_ln313_fu_4692_p2 == 1'd0)) begin
            pX_1 <= add_ln326_fu_4697_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1100)) begin
        if ((icmp_ln317_fu_4738_p2 == 1'd1)) begin
            pY_1 <= 32'd0;
        end else if ((icmp_ln317_fu_4738_p2 == 1'd0)) begin
            pY_1 <= add_ln321_fu_4743_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1099)) begin
        if ((icmp_ln313_fu_4692_p2 == 1'd1)) begin
            sX_1 <= 32'd0;
        end else if ((icmp_ln313_fu_4692_p2 == 1'd0)) begin
            sX_1 <= select_ln328_fu_4713_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln79_fu_3724_p2 == 1'd0) & (1'd1 == and_ln289_2_fu_3836_p2))) begin
        add_ln703_578_reg_4863 <= add_ln703_578_fu_3982_p2;
        add_ln703_591_reg_4868 <= grp_fu_3698_p2;
        add_ln703_594_reg_4873 <= add_ln703_594_fu_3988_p2;
        add_ln703_607_reg_4878 <= add_ln703_607_fu_3994_p2;
        add_ln703_610_reg_4883 <= grp_fu_3704_p2;
        add_ln703_623_reg_4888 <= add_ln703_623_fu_4000_p2;
        add_ln703_626_reg_4893 <= add_ln703_626_fu_4006_p2;
        add_ln703_reg_4858 <= add_ln703_fu_3976_p2;
        trunc_ln708_582_reg_4828 <= {{trunc_ln708_582_fu_3884_p1[22:10]}};
        trunc_ln708_583_reg_4833 <= {{grp_fu_399_p2[25:10]}};
        trunc_ln708_584_reg_4838 <= {{grp_fu_383_p2[25:10]}};
        trunc_ln708_589_reg_4843 <= {{grp_fu_393_p2[25:10]}};
        trunc_ln708_590_reg_4848 <= {{grp_fu_395_p2[25:10]}};
        trunc_ln708_591_reg_4853 <= {{trunc_ln708_591_fu_3906_p1[21:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln289_2_reg_4824))) begin
        add_ln703_579_reg_4973 <= grp_fu_3698_p2;
        add_ln703_585_reg_4978 <= add_ln703_585_fu_4231_p2;
        add_ln703_601_reg_4983 <= add_ln703_601_fu_4237_p2;
        add_ln703_614_reg_4988 <= add_ln703_614_fu_4243_p2;
        add_ln703_617_reg_4993 <= grp_fu_3704_p2;
        sext_ln1118_606_reg_4958 <= sext_ln1118_606_fu_4224_p1;
        trunc_ln708_606_reg_4898 <= {{grp_fu_388_p2[25:10]}};
        trunc_ln708_607_reg_4903 <= {{grp_fu_396_p2[25:10]}};
        trunc_ln708_608_reg_4908 <= {{trunc_ln708_608_fu_4080_p1[24:10]}};
        trunc_ln708_612_reg_4913 <= {{grp_fu_384_p2[25:10]}};
        trunc_ln708_616_reg_4918 <= {{grp_fu_383_p2[25:10]}};
        trunc_ln708_621_reg_4923 <= {{add_ln1118_fu_4176_p2[23:10]}};
        trunc_ln708_622_reg_4928 <= {{grp_fu_393_p2[25:10]}};
        trunc_ln708_623_reg_4933 <= {{grp_fu_395_p2[25:10]}};
        trunc_ln708_624_reg_4938 <= {{grp_fu_391_p2[25:10]}};
        trunc_ln708_625_reg_4943 <= {{grp_fu_389_p2[25:10]}};
        trunc_ln708_626_reg_4948 <= {{grp_fu_382_p2[25:10]}};
        trunc_ln708_628_reg_4953 <= {{trunc_ln708_628_fu_4214_p1[23:10]}};
        trunc_ln708_629_reg_4963 <= {{grp_fu_386_p2[25:10]}};
        trunc_ln708_630_reg_4968 <= {{grp_fu_394_p2[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln79_reg_4782 <= add_ln79_fu_3730_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln79_fu_3724_p2 == 1'd0))) begin
        and_ln289_2_reg_4824 <= and_ln289_2_fu_3836_p2;
        icmp_ln289_1_reg_4807 <= icmp_ln289_1_fu_3798_p2;
        icmp_ln289_reg_4797 <= icmp_ln289_fu_3788_p2;
        kernel_data_V_1170 <= kernel_data_V_2;
        kernel_data_V_2 <= kernel_data_V_3;
        kernel_data_V_5 <= kernel_data_V_6;
        kernel_data_V_6 <= kernel_data_V_7;
        kernel_data_V_7_load_reg_4787 <= kernel_data_V_7;
        pX_1_load_reg_4818 <= pX_1;
        pY_1_load_reg_4812 <= pY_1;
        sX_1_load_reg_4792 <= sX_1;
        sY_1_load_reg_4802 <= sY_1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        kernel_data_V_10 <= kernel_data_V_11;
        kernel_data_V_13 <= kernel_data_V_14;
        kernel_data_V_14 <= kernel_data_V_15;
        kernel_data_V_9 <= kernel_data_V_10;
    end
end

always @ (posedge ap_clk) begin
    if ((~((data_V_data_V_TVALID_int == 1'b0) | ((io_acc_block_signal_op309 == 1'b0) & (1'd1 == and_ln289_2_reg_4824))) & (1'b1 == ap_CS_fsm_state4))) begin
        kernel_data_V_11 <= line_buffer_Array_V_0_0_q0;
        kernel_data_V_15 <= data_V_data_V_TDATA_int;
        kernel_data_V_3 <= line_buffer_Array_V_2_0_q0;
        kernel_data_V_7 <= line_buffer_Array_V_1169_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (icmp_ln79_fu_3724_p2 == 1'd0) & (1'd1 == and_ln289_2_fu_3836_p2)) | ((1'b1 == ap_CS_fsm_state3) & (1'd1 == and_ln289_2_reg_4824)))) begin
        reg_3720 <= {{grp_fu_385_p2[24:10]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~((data_V_data_V_TVALID_int == 1'b0) | ((io_acc_block_signal_op309 == 1'b0) & (1'd1 == and_ln289_2_reg_4824))) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln313_fu_4692_p2 == 1'd1))) begin
        sY_1 <= ap_phi_mux_storemerge_i_i_phi_fu_374_p4;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((real_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln313_fu_4692_p2 == 1'd1))) begin
        if ((icmp_ln317_fu_4738_p2 == 1'd1)) begin
            ap_phi_mux_storemerge_i_i_phi_fu_374_p4 = 32'd0;
        end else if ((icmp_ln317_fu_4738_p2 == 1'd0)) begin
            ap_phi_mux_storemerge_i_i_phi_fu_374_p4 = select_ln323_fu_4759_p3;
        end else begin
            ap_phi_mux_storemerge_i_i_phi_fu_374_p4 = 'bx;
        end
    end else begin
        ap_phi_mux_storemerge_i_i_phi_fu_374_p4 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        data_V_data_V_TDATA_blk_n = data_V_data_V_TVALID_int;
    end else begin
        data_V_data_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((data_V_data_V_TVALID == 1'b1) & (regslice_both_data_V_data_V_U_ack_in == 1'b1))) begin
        data_V_data_V_TREADY = 1'b1;
    end else begin
        data_V_data_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_V_data_V_TVALID_int == 1'b0) | ((io_acc_block_signal_op309 == 1'b0) & (1'd1 == and_ln289_2_reg_4824))) & (1'b1 == ap_CS_fsm_state4))) begin
        data_V_data_V_TREADY_int = 1'b1;
    end else begin
        data_V_data_V_TREADY_int = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_381_p0 = sext_ln1118_608_fu_4380_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_381_p0 = sext_ln1118_593_fu_4073_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_381_p0 = sext_ln1118_fu_3842_p1;
    end else begin
        grp_fu_381_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_381_p1 = 26'd760;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_381_p1 = 26'd487;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_381_p1 = 26'd67108272;
    end else begin
        grp_fu_381_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_382_p0 = sext_ln1118_608_fu_4380_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_382_p0 = sext_ln1118_604_fu_4207_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_382_p0 = sext_ln1118_585_fu_3916_p1;
    end else begin
        grp_fu_382_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_382_p1 = 26'd67108268;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_382_p1 = 26'd659;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_382_p1 = 26'd803;
    end else begin
        grp_fu_382_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_383_p0 = sext_ln1118_590_fu_4321_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_383_p0 = sext_ln1118_596_fu_4106_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_383_p0 = sext_ln1118_579_fu_3877_p1;
    end else begin
        grp_fu_383_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_383_p1 = 26'd810;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_383_p1 = 26'd707;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_383_p1 = 26'd67108147;
    end else begin
        grp_fu_383_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_384_p0 = sext_ln1118_581_fu_4306_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_384_p0 = sext_ln1118_595_fu_4095_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_384_p0 = sext_ln1118_579_fu_3877_p1;
    end else begin
        grp_fu_384_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_384_p1 = 26'd663;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_384_p1 = 26'd615;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_384_p1 = 26'd749;
    end else begin
        grp_fu_384_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_385_p0 = sext_ln1118_607_fu_4374_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_385_p0 = sext_ln1118_588_fu_4064_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_385_p0 = sext_ln1118_576_fu_3849_p1;
    end else begin
        grp_fu_385_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_385_p1 = 25'd33554263;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_385_p1 = 25'd158;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_385_p1 = 25'd147;
    end else begin
        grp_fu_385_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_386_p0 = sext_ln1118_606_fu_4224_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_386_p0 = sext_ln1118_589_fu_3969_p1;
    end else begin
        grp_fu_386_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_386_p1 = 26'd67107814;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_386_p1 = 26'd655;
    end else begin
        grp_fu_386_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_387_p0 = sext_ln1118_604_fu_4207_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_387_p0 = sext_ln1118_585_fu_3916_p1;
    end else begin
        grp_fu_387_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_387_p1 = 26'd67108136;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_387_p1 = 26'd450;
    end else begin
        grp_fu_387_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_388_p0 = sext_ln1118_591_fu_4328_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_388_p0 = sext_ln1118_593_fu_4073_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_388_p0 = sext_ln1118_fu_3842_p1;
    end else begin
        grp_fu_388_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_388_p1 = 24'd16777145;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_388_p1 = 26'd67107860;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_388_p1 = 26'd919;
    end else begin
        grp_fu_388_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_389_p0 = sext_ln1118_581_fu_4306_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_389_p0 = sext_ln1118_604_fu_4207_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_389_p0 = sext_ln1118_583_fu_3899_p1;
    end else begin
        grp_fu_389_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_389_p1 = 26'd850;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_389_p1 = 26'd67108398;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_389_p1 = 26'd614;
    end else begin
        grp_fu_389_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_390_p0 = sext_ln1118_598_fu_4350_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_390_p0 = sext_ln1118_606_fu_4224_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_390_p0 = sext_ln1118_589_fu_3969_p1;
    end else begin
        grp_fu_390_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_390_p1 = 26'd305;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_390_p1 = 26'd67108055;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_390_p1 = 26'd588;
    end else begin
        grp_fu_390_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_391_p0 = sext_ln1118_599_fu_4145_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_391_p0 = sext_ln1118_582_fu_3894_p1;
    end else begin
        grp_fu_391_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_391_p1 = 26'd67108594;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_391_p1 = 22'd4194283;
    end else begin
        grp_fu_391_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_392_p0 = sext_ln1118_590_fu_4321_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_392_p0 = sext_ln1118_592_fu_4068_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_392_p0 = sext_ln1118_577_fu_3854_p1;
    end else begin
        grp_fu_392_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_392_p1 = 26'd67108281;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_392_p1 = 25'd33554243;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_392_p1 = 26'd410;
    end else begin
        grp_fu_392_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_393_p0 = sext_ln1118_599_fu_4145_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_393_p0 = sext_ln1118_583_fu_3899_p1;
    end else begin
        grp_fu_393_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_393_p1 = 26'd67108563;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_393_p1 = 26'd524;
    end else begin
        grp_fu_393_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_394_p0 = sext_ln1118_590_fu_4321_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_394_p0 = sext_ln1118_606_fu_4224_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_394_p0 = sext_ln1118_589_fu_3969_p1;
    end else begin
        grp_fu_394_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_394_p1 = 26'd673;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_394_p1 = 26'd619;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_394_p1 = 26'd739;
    end else begin
        grp_fu_394_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_395_p0 = sext_ln1118_606_reg_4958;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_395_p0 = sext_ln1118_599_fu_4145_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_395_p0 = sext_ln1118_583_fu_3899_p1;
    end else begin
        grp_fu_395_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_395_p1 = 26'd313;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_395_p1 = 26'd67107913;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_395_p1 = 26'd67108103;
    end else begin
        grp_fu_395_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_396_p0 = sext_ln1118_598_fu_4350_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_396_p0 = sext_ln1118_593_fu_4073_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_396_p0 = sext_ln1118_fu_3842_p1;
    end else begin
        grp_fu_396_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_396_p1 = 26'd846;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_396_p1 = 26'd67107654;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_396_p1 = 26'd1104;
    end else begin
        grp_fu_396_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_397_p0 = sext_ln1118_598_fu_4350_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_397_p0 = sext_ln1118_603_fu_4202_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_397_p0 = sext_ln1118_585_fu_3916_p1;
    end else begin
        grp_fu_397_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_397_p1 = 26'd67107697;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_397_p1 = 24'd74;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_397_p1 = 26'd662;
    end else begin
        grp_fu_397_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_398_p0 = sext_ln1118_607_fu_4374_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_398_p0 = sext_ln1118_594_fu_4090_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_398_p0 = sext_ln1118_577_fu_3854_p1;
    end else begin
        grp_fu_398_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_398_p1 = 25'd204;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_398_p1 = 25'd191;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_398_p1 = 26'd1141;
    end else begin
        grp_fu_398_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_399_p0 = sext_ln1118_596_fu_4106_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_399_p0 = sext_ln1118_579_fu_3877_p1;
    end else begin
        grp_fu_399_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_399_p1 = 26'd67108412;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_399_p1 = 26'd884;
    end else begin
        grp_fu_399_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_400_p0 = sext_ln1118_598_fu_4350_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_400_p0 = sext_ln1118_597_fu_4112_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_400_p0 = sext_ln1118_578_fu_3872_p1;
    end else begin
        grp_fu_400_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_400_p1 = 26'd367;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_400_p1 = 25'd33554269;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_400_p1 = 23'd8388565;
    end else begin
        grp_fu_400_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_401_p0 = sext_ln1118_581_fu_4306_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_401_p0 = sext_ln1118_595_fu_4095_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_401_p0 = sext_ln1118_577_fu_3854_p1;
    end else begin
        grp_fu_401_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_401_p1 = 26'd67108033;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_401_p1 = 26'd67108179;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_401_p1 = 26'd458;
    end else begin
        grp_fu_401_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_402_p0 = sext_ln1118_581_fu_4306_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_402_p0 = sext_ln1118_595_fu_4095_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_402_p0 = sext_ln1118_577_fu_3854_p1;
    end else begin
        grp_fu_402_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        grp_fu_402_p1 = 26'd1339;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_402_p1 = 26'd493;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        grp_fu_402_p1 = 26'd67108121;
    end else begin
        grp_fu_402_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_V_data_V_TVALID_int == 1'b0) | ((io_acc_block_signal_op309 == 1'b0) & (1'd1 == and_ln289_2_reg_4824))) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_0_0_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_0_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_V_data_V_TVALID_int == 1'b0) | ((io_acc_block_signal_op309 == 1'b0) & (1'd1 == and_ln289_2_reg_4824))) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_0_0_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_0_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_V_data_V_TVALID_int == 1'b0) | ((io_acc_block_signal_op309 == 1'b0) & (1'd1 == and_ln289_2_reg_4824))) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1169_0_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_1169_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_V_data_V_TVALID_int == 1'b0) | ((io_acc_block_signal_op309 == 1'b0) & (1'd1 == and_ln289_2_reg_4824))) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_1169_0_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_1169_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_V_data_V_TVALID_int == 1'b0) | ((io_acc_block_signal_op309 == 1'b0) & (1'd1 == and_ln289_2_reg_4824))) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_2_0_ce0 = 1'd1;
    end else begin
        line_buffer_Array_V_2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((data_V_data_V_TVALID_int == 1'b0) | ((io_acc_block_signal_op309 == 1'b0) & (1'd1 == and_ln289_2_reg_4824))) & (1'b1 == ap_CS_fsm_state4))) begin
        line_buffer_Array_V_2_0_we0 = 1'd1;
    end else begin
        line_buffer_Array_V_2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln289_2_reg_4824))) begin
        res_V_data_0_V_blk_n = res_V_data_0_V_full_n;
    end else begin
        res_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((data_V_data_V_TVALID_int == 1'b0) | ((io_acc_block_signal_op309 == 1'b0) & (1'd1 == and_ln289_2_reg_4824))) & (1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln289_2_reg_4824))) begin
        res_V_data_0_V_write = 1'b1;
    end else begin
        res_V_data_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln289_2_reg_4824))) begin
        res_V_data_1_V_blk_n = res_V_data_1_V_full_n;
    end else begin
        res_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((data_V_data_V_TVALID_int == 1'b0) | ((io_acc_block_signal_op309 == 1'b0) & (1'd1 == and_ln289_2_reg_4824))) & (1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln289_2_reg_4824))) begin
        res_V_data_1_V_write = 1'b1;
    end else begin
        res_V_data_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln289_2_reg_4824))) begin
        res_V_data_2_V_blk_n = res_V_data_2_V_full_n;
    end else begin
        res_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((data_V_data_V_TVALID_int == 1'b0) | ((io_acc_block_signal_op309 == 1'b0) & (1'd1 == and_ln289_2_reg_4824))) & (1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln289_2_reg_4824))) begin
        res_V_data_2_V_write = 1'b1;
    end else begin
        res_V_data_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln289_2_reg_4824))) begin
        res_V_data_3_V_blk_n = res_V_data_3_V_full_n;
    end else begin
        res_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((data_V_data_V_TVALID_int == 1'b0) | ((io_acc_block_signal_op309 == 1'b0) & (1'd1 == and_ln289_2_reg_4824))) & (1'b1 == ap_CS_fsm_state4) & (1'd1 == and_ln289_2_reg_4824))) begin
        res_V_data_3_V_write = 1'b1;
    end else begin
        res_V_data_3_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((real_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln79_fu_3724_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if ((~((data_V_data_V_TVALID_int == 1'b0) | ((io_acc_block_signal_op309 == 1'b0) & (1'd1 == and_ln289_2_reg_4824))) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1118_fu_4176_p2 = ($signed(sext_ln1118_601_fu_4172_p1) + $signed(sext_ln1118_600_fu_4160_p1));

assign add_ln321_fu_4743_p2 = (pY_1_load_reg_4812 + 32'd1);

assign add_ln323_fu_4754_p2 = (sY_1_load_reg_4802 + 32'd1);

assign add_ln326_fu_4697_p2 = (pX_1_load_reg_4818 + 32'd1);

assign add_ln328_fu_4708_p2 = (sX_1_load_reg_4792 + 32'd1);

assign add_ln703_576_fu_4394_p2 = (trunc_ln708_589_reg_4843 + grp_fu_3578_p4);

assign add_ln703_577_fu_4399_p2 = (add_ln703_reg_4858 + add_ln703_576_fu_4394_p2);

assign add_ln703_578_fu_3982_p2 = (grp_fu_3668_p4 + grp_fu_3638_p4);

assign add_ln703_580_fu_4404_p2 = (add_ln703_578_reg_4863 + add_ln703_579_reg_4973);

assign add_ln703_581_fu_4408_p2 = (add_ln703_577_fu_4399_p2 + add_ln703_580_fu_4404_p2);

assign add_ln703_582_fu_4414_p2 = (trunc_ln708_625_reg_4943 + grp_fu_3658_p4);

assign add_ln703_583_fu_4419_p2 = (grp_fu_3638_p4 + trunc_ln708_629_reg_4963);

assign add_ln703_584_fu_4424_p2 = (add_ln703_582_fu_4414_p2 + add_ln703_583_fu_4419_p2);

assign add_ln703_585_fu_4231_p2 = ($signed(sext_ln708_6_fu_4127_p1) + $signed(sext_ln708_1_fu_4060_p1));

assign add_ln703_586_fu_4430_p2 = ($signed(sext_ln1118_602_fu_4368_p1) + $signed(15'd362));

assign add_ln703_587_fu_4440_p2 = ($signed(sext_ln708_3_fu_4343_p1) + $signed(sext_ln703_fu_4436_p1));

assign add_ln703_588_fu_4446_p2 = (add_ln703_585_reg_4978 + add_ln703_587_fu_4440_p2);

assign add_ln703_589_fu_4451_p2 = (add_ln703_584_fu_4424_p2 + add_ln703_588_fu_4446_p2);

assign add_ln703_592_fu_4464_p2 = (trunc_ln708_590_reg_4848 + grp_fu_3558_p4);

assign add_ln703_593_fu_4469_p2 = (add_ln703_591_reg_4868 + add_ln703_592_fu_4464_p2);

assign add_ln703_594_fu_3988_p2 = (grp_fu_3678_p4 + trunc_ln708_594_fu_3959_p4);

assign add_ln703_595_fu_4474_p2 = (trunc_ln708_606_reg_4898 + grp_fu_3598_p4);

assign add_ln703_596_fu_4479_p2 = (add_ln703_594_reg_4873 + add_ln703_595_fu_4474_p2);

assign add_ln703_597_fu_4484_p2 = (add_ln703_593_fu_4469_p2 + add_ln703_596_fu_4479_p2);

assign add_ln703_598_fu_4490_p2 = (trunc_ln708_622_reg_4928 + grp_fu_3688_p4);

assign add_ln703_599_fu_4495_p2 = (trunc_ln708_630_reg_4968 + trunc_ln708_626_reg_4948);

assign add_ln703_600_fu_4499_p2 = (add_ln703_598_fu_4490_p2 + add_ln703_599_fu_4495_p2);

assign add_ln703_601_fu_4237_p2 = ($signed(sext_ln708_fu_4141_p1) + $signed(sext_ln708_5_fu_4102_p1));

assign add_ln703_602_fu_4505_p2 = ($signed(sext_ln1118_580_fu_4303_p1) + $signed(14'd16039));

assign add_ln703_603_fu_4515_p2 = ($signed(sext_ln708_7_fu_4386_p1) + $signed(sext_ln703_13_fu_4511_p1));

assign add_ln703_604_fu_4521_p2 = (add_ln703_601_reg_4983 + add_ln703_603_fu_4515_p2);

assign add_ln703_605_fu_4526_p2 = (add_ln703_600_fu_4499_p2 + add_ln703_604_fu_4521_p2);

assign add_ln703_607_fu_3994_p2 = (trunc_ln708_579_fu_3862_p4 + grp_fu_3528_p4);

assign add_ln703_608_fu_4539_p2 = (grp_fu_3628_p4 + trunc_ln708_583_reg_4833);

assign add_ln703_609_fu_4544_p2 = (add_ln703_607_reg_4878 + add_ln703_608_fu_4539_p2);

assign add_ln703_611_fu_4549_p2 = (trunc_ln708_607_reg_4903 + grp_fu_3678_p4);

assign add_ln703_612_fu_4554_p2 = (add_ln703_610_reg_4883 + add_ln703_611_fu_4549_p2);

assign add_ln703_613_fu_4559_p2 = (add_ln703_609_fu_4544_p2 + add_ln703_612_fu_4554_p2);

assign add_ln703_614_fu_4243_p2 = (grp_fu_3588_p4 + grp_fu_3568_p4);

assign add_ln703_615_fu_4565_p2 = (trunc_ln708_623_reg_4933 + trunc_ln708_619_fu_4358_p4);

assign add_ln703_616_fu_4570_p2 = (add_ln703_614_reg_4988 + add_ln703_615_fu_4565_p2);

assign add_ln703_618_fu_4575_p2 = ($signed(sext_ln1118_584_fu_4314_p1) + $signed(13'd8187));

assign add_ln703_619_fu_4585_p2 = ($signed(sext_ln708_8_fu_4390_p1) + $signed(sext_ln703_14_fu_4581_p1));

assign add_ln703_620_fu_4591_p2 = (add_ln703_617_reg_4993 + add_ln703_619_fu_4585_p2);

assign add_ln703_621_fu_4596_p2 = (add_ln703_616_fu_4570_p2 + add_ln703_620_fu_4591_p2);

assign add_ln703_623_fu_4000_p2 = (grp_fu_3568_p4 + grp_fu_3538_p4);

assign add_ln703_624_fu_4609_p2 = (grp_fu_3568_p4 + trunc_ln708_584_reg_4838);

assign add_ln703_625_fu_4614_p2 = (add_ln703_623_reg_4888 + add_ln703_624_fu_4609_p2);

assign add_ln703_626_fu_4006_p2 = (grp_fu_3658_p4 + grp_fu_3628_p4);

assign add_ln703_627_fu_4619_p2 = (trunc_ln708_612_reg_4913 + grp_fu_3548_p4);

assign add_ln703_628_fu_4624_p2 = (add_ln703_626_reg_4893 + add_ln703_627_fu_4619_p2);

assign add_ln703_629_fu_4629_p2 = (add_ln703_625_fu_4614_p2 + add_ln703_628_fu_4624_p2);

assign add_ln703_630_fu_4635_p2 = (grp_fu_3538_p4 + trunc_ln708_616_reg_4918);

assign add_ln703_631_fu_4640_p2 = (grp_fu_3618_p4 + trunc_ln708_624_reg_4938);

assign add_ln703_632_fu_4645_p2 = (add_ln703_630_fu_4635_p2 + add_ln703_631_fu_4640_p2);

assign add_ln703_633_fu_4651_p2 = ($signed(sext_ln708_2_fu_4317_p1) + $signed(grp_fu_3518_p4));

assign add_ln703_634_fu_4657_p2 = ($signed(sext_ln1118_605_fu_4371_p1) + $signed(15'd32283));

assign add_ln703_635_fu_4667_p2 = ($signed(sext_ln708_4_fu_4347_p1) + $signed(sext_ln703_15_fu_4663_p1));

assign add_ln703_636_fu_4673_p2 = (add_ln703_633_fu_4651_p2 + add_ln703_635_fu_4667_p2);

assign add_ln703_637_fu_4679_p2 = (add_ln703_632_fu_4645_p2 + add_ln703_636_fu_4673_p2);

assign add_ln703_fu_3976_p2 = (grp_fu_3578_p4 + grp_fu_3548_p4);

assign add_ln79_fu_3730_p2 = (indvar_flatten_reg_360 + 10'd1);

assign and_ln289_1_fu_3830_p2 = (icmp_ln289_3_fu_3818_p2 & icmp_ln289_2_fu_3808_p2);

assign and_ln289_2_fu_3836_p2 = (and_ln289_fu_3824_p2 & and_ln289_1_fu_3830_p2);

assign and_ln289_fu_3824_p2 = (icmp_ln289_fu_3788_p2 & icmp_ln289_1_fu_3798_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_state1 = ((real_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state4 = ((data_V_data_V_TVALID_int == 1'b0) | ((io_acc_block_signal_op309 == 1'b0) & (1'd1 == and_ln289_2_reg_4824)));
end

always @ (*) begin
    ap_condition_1099 = (~((data_V_data_V_TVALID_int == 1'b0) | ((io_acc_block_signal_op309 == 1'b0) & (1'd1 == and_ln289_2_reg_4824))) & (1'b1 == ap_CS_fsm_state4));
end

always @ (*) begin
    ap_condition_1100 = (~((data_V_data_V_TVALID_int == 1'b0) | ((io_acc_block_signal_op309 == 1'b0) & (1'd1 == and_ln289_2_reg_4824))) & (1'b1 == ap_CS_fsm_state4) & (icmp_ln313_fu_4692_p2 == 1'd1));
end

assign ap_ready = internal_ap_ready;

assign grp_fu_3508_p4 = {{grp_fu_385_p2[24:10]}};

assign grp_fu_3518_p4 = {{grp_fu_381_p2[25:10]}};

assign grp_fu_3528_p4 = {{grp_fu_388_p2[25:10]}};

assign grp_fu_3538_p4 = {{grp_fu_396_p2[25:10]}};

assign grp_fu_3548_p4 = {{grp_fu_392_p2[25:10]}};

assign grp_fu_3558_p4 = {{grp_fu_402_p2[25:10]}};

assign grp_fu_3568_p4 = {{grp_fu_401_p2[25:10]}};

assign grp_fu_3578_p4 = {{grp_fu_384_p2[25:10]}};

assign grp_fu_3588_p4 = {{grp_fu_399_p2[25:10]}};

assign grp_fu_3598_p4 = {{grp_fu_383_p2[25:10]}};

assign grp_fu_3618_p4 = {{grp_fu_395_p2[25:10]}};

assign grp_fu_3628_p4 = {{grp_fu_389_p2[25:10]}};

assign grp_fu_3638_p4 = {{grp_fu_382_p2[25:10]}};

assign grp_fu_3648_p4 = {{grp_fu_387_p2[25:10]}};

assign grp_fu_3658_p4 = {{grp_fu_397_p2[25:10]}};

assign grp_fu_3668_p4 = {{grp_fu_386_p2[25:10]}};

assign grp_fu_3678_p4 = {{grp_fu_394_p2[25:10]}};

assign grp_fu_3688_p4 = {{grp_fu_390_p2[25:10]}};

assign grp_fu_3698_p2 = (grp_fu_3558_p4 + grp_fu_3518_p4);

assign grp_fu_3704_p2 = (grp_fu_3688_p4 + grp_fu_3648_p4);

assign grp_fu_3710_p1 = grp_fu_398_p2;

assign grp_fu_3710_p4 = {{grp_fu_3710_p1[24:10]}};

assign grp_fu_381_p2 = ($signed(grp_fu_381_p0) * $signed(grp_fu_381_p1));

assign grp_fu_382_p2 = ($signed(grp_fu_382_p0) * $signed(grp_fu_382_p1));

assign grp_fu_383_p2 = ($signed(grp_fu_383_p0) * $signed(grp_fu_383_p1));

assign grp_fu_384_p2 = ($signed(grp_fu_384_p0) * $signed({{1'b0}, {grp_fu_384_p1}}));

assign grp_fu_385_p2 = ($signed(grp_fu_385_p0) * $signed(grp_fu_385_p1));

assign grp_fu_386_p2 = ($signed(grp_fu_386_p0) * $signed(grp_fu_386_p1));

assign grp_fu_387_p2 = ($signed(grp_fu_387_p0) * $signed(grp_fu_387_p1));

assign grp_fu_388_p2 = ($signed(grp_fu_388_p0) * $signed(grp_fu_388_p1));

assign grp_fu_389_p2 = ($signed(grp_fu_389_p0) * $signed(grp_fu_389_p1));

assign grp_fu_390_p2 = ($signed(grp_fu_390_p0) * $signed(grp_fu_390_p1));

assign grp_fu_391_p2 = ($signed(grp_fu_391_p0) * $signed(grp_fu_391_p1));

assign grp_fu_392_p2 = ($signed(grp_fu_392_p0) * $signed(grp_fu_392_p1));

assign grp_fu_393_p2 = ($signed(grp_fu_393_p0) * $signed(grp_fu_393_p1));

assign grp_fu_394_p2 = ($signed(grp_fu_394_p0) * $signed({{1'b0}, {grp_fu_394_p1}}));

assign grp_fu_395_p2 = ($signed(grp_fu_395_p0) * $signed(grp_fu_395_p1));

assign grp_fu_396_p2 = ($signed(grp_fu_396_p0) * $signed(grp_fu_396_p1));

assign grp_fu_397_p2 = ($signed(grp_fu_397_p0) * $signed(grp_fu_397_p1));

assign grp_fu_398_p2 = ($signed(grp_fu_398_p0) * $signed({{1'b0}, {grp_fu_398_p1}}));

assign grp_fu_399_p2 = ($signed(grp_fu_399_p0) * $signed(grp_fu_399_p1));

assign grp_fu_400_p2 = ($signed(grp_fu_400_p0) * $signed(grp_fu_400_p1));

assign grp_fu_401_p2 = ($signed(grp_fu_401_p0) * $signed(grp_fu_401_p1));

assign grp_fu_402_p2 = ($signed(grp_fu_402_p0) * $signed(grp_fu_402_p1));

assign icmp_ln289_1_fu_3798_p2 = ((sY_1 == 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln289_2_fu_3808_p2 = (($signed(pY_1) > $signed(32'd2)) ? 1'b1 : 1'b0);

assign icmp_ln289_3_fu_3818_p2 = (($signed(pX_1) > $signed(32'd2)) ? 1'b1 : 1'b0);

assign icmp_ln289_fu_3788_p2 = ((sX_1 == 32'd3) ? 1'b1 : 1'b0);

assign icmp_ln313_fu_4692_p2 = ((pX_1_load_reg_4818 == 32'd27) ? 1'b1 : 1'b0);

assign icmp_ln317_fu_4738_p2 = ((pY_1_load_reg_4812 == 32'd27) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_3724_p2 = ((indvar_flatten_reg_360 == 10'd784) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op309 = (res_V_data_3_V_full_n & res_V_data_2_V_full_n & res_V_data_1_V_full_n & res_V_data_0_V_full_n);

assign res_V_data_0_V_din = (add_ln703_581_fu_4408_p2 + add_ln703_589_fu_4451_p2);

assign res_V_data_1_V_din = (add_ln703_597_fu_4484_p2 + add_ln703_605_fu_4526_p2);

assign res_V_data_2_V_din = (add_ln703_613_fu_4559_p2 + add_ln703_621_fu_4596_p2);

assign res_V_data_3_V_din = (add_ln703_629_fu_4629_p2 + add_ln703_637_fu_4679_p2);

assign select_ln323_fu_4759_p3 = ((icmp_ln289_1_reg_4807[0:0] === 1'b1) ? 32'd3 : add_ln323_fu_4754_p2);

assign select_ln328_fu_4713_p3 = ((icmp_ln289_reg_4797[0:0] === 1'b1) ? 32'd3 : add_ln328_fu_4708_p2);

assign sext_ln1118_576_fu_3849_p0 = kernel_data_V_1170;

assign sext_ln1118_576_fu_3849_p1 = sext_ln1118_576_fu_3849_p0;

assign sext_ln1118_577_fu_3854_p0 = kernel_data_V_2;

assign sext_ln1118_577_fu_3854_p1 = sext_ln1118_577_fu_3854_p0;

assign sext_ln1118_578_fu_3872_p0 = kernel_data_V_3;

assign sext_ln1118_578_fu_3872_p1 = sext_ln1118_578_fu_3872_p0;

assign sext_ln1118_579_fu_3877_p0 = kernel_data_V_3;

assign sext_ln1118_579_fu_3877_p1 = sext_ln1118_579_fu_3877_p0;

assign sext_ln1118_580_fu_4303_p1 = $signed(trunc_ln708_582_reg_4828);

assign sext_ln1118_581_fu_4306_p0 = line_buffer_Array_V_2_0_q0;

assign sext_ln1118_581_fu_4306_p1 = sext_ln1118_581_fu_4306_p0;

assign sext_ln1118_582_fu_3894_p0 = kernel_data_V_5;

assign sext_ln1118_582_fu_3894_p1 = sext_ln1118_582_fu_3894_p0;

assign sext_ln1118_583_fu_3899_p0 = kernel_data_V_5;

assign sext_ln1118_583_fu_3899_p1 = sext_ln1118_583_fu_3899_p0;

assign sext_ln1118_584_fu_4314_p1 = $signed(trunc_ln708_591_reg_4853);

assign sext_ln1118_585_fu_3916_p0 = kernel_data_V_6;

assign sext_ln1118_585_fu_3916_p1 = sext_ln1118_585_fu_3916_p0;

assign sext_ln1118_586_fu_3931_p1 = $signed(shl_ln_fu_3923_p3);

assign sext_ln1118_587_fu_3949_p1 = $signed(shl_ln1118_1_fu_3941_p3);

assign sext_ln1118_588_fu_4064_p1 = kernel_data_V_7_load_reg_4787;

assign sext_ln1118_589_fu_3969_p0 = kernel_data_V_7;

assign sext_ln1118_589_fu_3969_p1 = sext_ln1118_589_fu_3969_p0;

assign sext_ln1118_590_fu_4321_p0 = line_buffer_Array_V_1169_0_q0;

assign sext_ln1118_590_fu_4321_p1 = sext_ln1118_590_fu_4321_p0;

assign sext_ln1118_591_fu_4328_p0 = line_buffer_Array_V_1169_0_q0;

assign sext_ln1118_591_fu_4328_p1 = sext_ln1118_591_fu_4328_p0;

assign sext_ln1118_592_fu_4068_p0 = kernel_data_V_9;

assign sext_ln1118_592_fu_4068_p1 = sext_ln1118_592_fu_4068_p0;

assign sext_ln1118_593_fu_4073_p0 = kernel_data_V_9;

assign sext_ln1118_593_fu_4073_p1 = sext_ln1118_593_fu_4073_p0;

assign sext_ln1118_594_fu_4090_p0 = kernel_data_V_10;

assign sext_ln1118_594_fu_4090_p1 = sext_ln1118_594_fu_4090_p0;

assign sext_ln1118_595_fu_4095_p0 = kernel_data_V_10;

assign sext_ln1118_595_fu_4095_p1 = sext_ln1118_595_fu_4095_p0;

assign sext_ln1118_596_fu_4106_p0 = kernel_data_V_11;

assign sext_ln1118_596_fu_4106_p1 = sext_ln1118_596_fu_4106_p0;

assign sext_ln1118_597_fu_4112_p0 = kernel_data_V_11;

assign sext_ln1118_597_fu_4112_p1 = sext_ln1118_597_fu_4112_p0;

assign sext_ln1118_598_fu_4350_p0 = line_buffer_Array_V_0_0_q0;

assign sext_ln1118_598_fu_4350_p1 = sext_ln1118_598_fu_4350_p0;

assign sext_ln1118_599_fu_4145_p0 = kernel_data_V_13;

assign sext_ln1118_599_fu_4145_p1 = sext_ln1118_599_fu_4145_p0;

assign sext_ln1118_600_fu_4160_p1 = $signed(shl_ln1118_2_fu_4152_p3);

assign sext_ln1118_601_fu_4172_p1 = $signed(shl_ln1118_3_fu_4164_p3);

assign sext_ln1118_602_fu_4368_p1 = $signed(trunc_ln708_621_reg_4923);

assign sext_ln1118_603_fu_4202_p0 = kernel_data_V_14;

assign sext_ln1118_603_fu_4202_p1 = sext_ln1118_603_fu_4202_p0;

assign sext_ln1118_604_fu_4207_p0 = kernel_data_V_14;

assign sext_ln1118_604_fu_4207_p1 = sext_ln1118_604_fu_4207_p0;

assign sext_ln1118_605_fu_4371_p1 = $signed(trunc_ln708_628_reg_4953);

assign sext_ln1118_606_fu_4224_p0 = kernel_data_V_15;

assign sext_ln1118_606_fu_4224_p1 = sext_ln1118_606_fu_4224_p0;

assign sext_ln1118_607_fu_4374_p0 = data_V_data_V_TDATA_int;

assign sext_ln1118_607_fu_4374_p1 = sext_ln1118_607_fu_4374_p0;

assign sext_ln1118_608_fu_4380_p0 = data_V_data_V_TDATA_int;

assign sext_ln1118_608_fu_4380_p1 = sext_ln1118_608_fu_4380_p0;

assign sext_ln1118_fu_3842_p0 = kernel_data_V_1170;

assign sext_ln1118_fu_3842_p1 = sext_ln1118_fu_3842_p0;

assign sext_ln703_13_fu_4511_p1 = $signed(add_ln703_602_fu_4505_p2);

assign sext_ln703_14_fu_4581_p1 = $signed(add_ln703_618_fu_4575_p2);

assign sext_ln703_15_fu_4663_p1 = $signed(add_ln703_634_fu_4657_p2);

assign sext_ln703_fu_4436_p1 = $signed(add_ln703_586_fu_4430_p2);

assign sext_ln708_1_fu_4060_p1 = $signed(reg_3720);

assign sext_ln708_2_fu_4317_p1 = $signed(reg_3720);

assign sext_ln708_3_fu_4343_p1 = $signed(trunc_ln708_601_fu_4333_p4);

assign sext_ln708_4_fu_4347_p1 = $signed(trunc_ln708_608_reg_4908);

assign sext_ln708_5_fu_4102_p1 = $signed(grp_fu_3710_p4);

assign sext_ln708_6_fu_4127_p1 = $signed(trunc_ln708_613_fu_4117_p4);

assign sext_ln708_7_fu_4386_p1 = $signed(grp_fu_3710_p4);

assign sext_ln708_8_fu_4390_p1 = $signed(grp_fu_3508_p4);

assign sext_ln708_fu_4141_p1 = $signed(trunc_ln708_614_fu_4131_p4);

assign shl_ln1118_1_fu_3941_p1 = kernel_data_V_6;

assign shl_ln1118_1_fu_3941_p3 = {{shl_ln1118_1_fu_3941_p1}, {3'd0}};

assign shl_ln1118_2_fu_4152_p1 = kernel_data_V_13;

assign shl_ln1118_2_fu_4152_p3 = {{shl_ln1118_2_fu_4152_p1}, {7'd0}};

assign shl_ln1118_3_fu_4164_p1 = kernel_data_V_13;

assign shl_ln1118_3_fu_4164_p3 = {{shl_ln1118_3_fu_4164_p1}, {1'd0}};

assign shl_ln_fu_3923_p1 = kernel_data_V_6;

assign shl_ln_fu_3923_p3 = {{shl_ln_fu_3923_p1}, {9'd0}};

assign start_out = real_start;

assign sub_ln1118_1_fu_3953_p2 = ($signed(sub_ln1118_fu_3935_p2) - $signed(sext_ln1118_587_fu_3949_p1));

assign sub_ln1118_fu_3935_p2 = ($signed(26'd0) - $signed(sext_ln1118_586_fu_3931_p1));

assign trunc_ln708_579_fu_3862_p4 = {{grp_fu_398_p2[25:10]}};

assign trunc_ln708_582_fu_3884_p1 = grp_fu_400_p2;

assign trunc_ln708_591_fu_3906_p1 = grp_fu_391_p2;

assign trunc_ln708_594_fu_3959_p4 = {{sub_ln1118_1_fu_3953_p2[25:10]}};

assign trunc_ln708_601_fu_4333_p1 = grp_fu_388_p2;

assign trunc_ln708_601_fu_4333_p4 = {{trunc_ln708_601_fu_4333_p1[23:10]}};

assign trunc_ln708_608_fu_4080_p1 = grp_fu_392_p2;

assign trunc_ln708_613_fu_4117_p1 = grp_fu_400_p2;

assign trunc_ln708_613_fu_4117_p4 = {{trunc_ln708_613_fu_4117_p1[24:10]}};

assign trunc_ln708_614_fu_4131_p1 = kernel_data_V_11;

assign trunc_ln708_614_fu_4131_p4 = {{trunc_ln708_614_fu_4131_p1[15:1]}};

assign trunc_ln708_619_fu_4358_p4 = {{grp_fu_400_p2[25:10]}};

assign trunc_ln708_628_fu_4214_p1 = grp_fu_397_p2;

endmodule //conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_4u_config2_s
