\hypertarget{sysdeps_2powerpc_2fpu__control_8h}{}\doxysection{sysdeps/powerpc/fpu\+\_\+control.h File Reference}
\label{sysdeps_2powerpc_2fpu__control_8h}\index{sysdeps/powerpc/fpu\_control.h@{sysdeps/powerpc/fpu\_control.h}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{sysdeps_2powerpc_2fpu__control_8h_a71ff5d059d8178e29e2e1e2ec7770e33}{\+\_\+\+F\+P\+U\+\_\+\+R\+C\+\_\+\+N\+E\+A\+R\+E\+ST}}~0x00   /$\ast$ R\+E\+C\+O\+M\+M\+E\+N\+D\+E\+D $\ast$/
\item 
\#define \mbox{\hyperlink{sysdeps_2powerpc_2fpu__control_8h_a643b8fa05eee41d4d046fb98f4dfc73b}{\+\_\+\+F\+P\+U\+\_\+\+R\+C\+\_\+\+D\+O\+WN}}~0x03
\item 
\#define \mbox{\hyperlink{sysdeps_2powerpc_2fpu__control_8h_a9d870f255c146209a92c974e24470b17}{\+\_\+\+F\+P\+U\+\_\+\+R\+C\+\_\+\+UP}}~0x02
\item 
\#define \mbox{\hyperlink{sysdeps_2powerpc_2fpu__control_8h_a964b20abe22a84235da31494e92eaa87}{\+\_\+\+F\+P\+U\+\_\+\+R\+C\+\_\+\+Z\+E\+RO}}~0x01
\item 
\#define \mbox{\hyperlink{sysdeps_2powerpc_2fpu__control_8h_af5067cb077dceb3c0ce9ddc6fab2ccd4}{\+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+NI}}~0x04 /$\ast$ non-\/ieee mode $\ast$/
\item 
\#define \mbox{\hyperlink{sysdeps_2powerpc_2fpu__control_8h_a307ad8e13360fd78ffe669f8b3aff02f}{\+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+ZM}}~0x10 /$\ast$ zero divide $\ast$/
\item 
\#define \mbox{\hyperlink{sysdeps_2powerpc_2fpu__control_8h_aec23ca2a4c702432eed4e32178424d81}{\+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+OM}}~0x40 /$\ast$ overflow $\ast$/
\item 
\#define \mbox{\hyperlink{sysdeps_2powerpc_2fpu__control_8h_a3ccb2d2d2eab31d396a40712c1193280}{\+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+UM}}~0x20 /$\ast$ underflow $\ast$/
\item 
\#define \mbox{\hyperlink{sysdeps_2powerpc_2fpu__control_8h_aa501ad02d304f779ca834bf64d9c4a66}{\+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+XM}}~0x08 /$\ast$ inexact $\ast$/
\item 
\#define \mbox{\hyperlink{sysdeps_2powerpc_2fpu__control_8h_a2bd512529409eb2fab6e429c8e360947}{\+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+IM}}~0x80 /$\ast$ invalid operation $\ast$/
\item 
\#define \mbox{\hyperlink{sysdeps_2powerpc_2fpu__control_8h_af0737a650f396982f25c7ea70568af05}{\+\_\+\+F\+P\+U\+\_\+\+R\+E\+S\+E\+R\+V\+ED}}~0xffffff00 /$\ast$ These bits are reserved are not changed. $\ast$/
\item 
\#define \mbox{\hyperlink{sysdeps_2powerpc_2fpu__control_8h_a18efebabd40da2c99860a91c796a7c97}{\+\_\+\+F\+P\+U\+\_\+\+D\+E\+F\+A\+U\+LT}}~0x00000000 /$\ast$ Default value.  $\ast$/
\item 
\#define \mbox{\hyperlink{sysdeps_2powerpc_2fpu__control_8h_a4c546049611d96d1687b7d670e4dd7fa}{\+\_\+\+F\+P\+U\+\_\+\+I\+E\+EE}}~0x000000f0
\item 
\#define \mbox{\hyperlink{sysdeps_2powerpc_2fpu__control_8h_ab8ddbdd01791d2af1bb3b735eee089ad}{\+\_\+\+F\+P\+U\+\_\+\+G\+E\+T\+CW}}(cw)
\item 
\#define \mbox{\hyperlink{sysdeps_2powerpc_2fpu__control_8h_a73d3374234d8d20fc6a11009fd6b6927}{\+\_\+\+F\+P\+U\+\_\+\+S\+E\+T\+CW}}(cw)
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef unsigned \mbox{\hyperlink{tst-efgcvt_8c_ac16130087a6e16522b07fb091dc1ad62}{int}} \mbox{\hyperlink{sysdeps_2powerpc_2fpu__control_8h_a4cfb5935dc3693108e9c5e8c49bfea54}{fpu\+\_\+control\+\_\+t}}
\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a4cfb5935dc3693108e9c5e8c49bfea54}{fpu\+\_\+control\+\_\+t}} \mbox{\hyperlink{sysdeps_2powerpc_2fpu__control_8h_a157555f1ae3af1991e10900c30d391e8}{\+\_\+\+\_\+fpu\+\_\+control}}
\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{sysdeps_2powerpc_2fpu__control_8h_a18efebabd40da2c99860a91c796a7c97}\label{sysdeps_2powerpc_2fpu__control_8h_a18efebabd40da2c99860a91c796a7c97}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_DEFAULT@{\_FPU\_DEFAULT}}
\index{\_FPU\_DEFAULT@{\_FPU\_DEFAULT}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_DEFAULT}{\_FPU\_DEFAULT}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+D\+E\+F\+A\+U\+LT~0x00000000 /$\ast$ Default value.  $\ast$/}

\mbox{\Hypertarget{sysdeps_2powerpc_2fpu__control_8h_ab8ddbdd01791d2af1bb3b735eee089ad}\label{sysdeps_2powerpc_2fpu__control_8h_ab8ddbdd01791d2af1bb3b735eee089ad}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_GETCW@{\_FPU\_GETCW}}
\index{\_FPU\_GETCW@{\_FPU\_GETCW}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_GETCW}{\_FPU\_GETCW}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+G\+E\+T\+CW(\begin{DoxyParamCaption}\item[{}]{cw }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{(\{\textcolor{keyword}{union }\{ \textcolor{keywordtype}{double} \mbox{\hyperlink{sysdeps_2ieee754_2bits_2nan_8h_ac7655c74c9b6d7d9e4b141dcf0c685d1}{\_\_d}}; \textcolor{keywordtype}{unsigned} \textcolor{keywordtype}{long} \textcolor{keywordtype}{long} \_\_ll; \} \_\_u;        \(\backslash\)}
\DoxyCodeLine{    register \textcolor{keywordtype}{double} \_\_fr;                   \(\backslash\)}
\DoxyCodeLine{    \_\_asm\_\_ (\textcolor{stringliteral}{"mffs \%0"} : \textcolor{stringliteral}{"=f"} (\_\_fr));              \(\backslash\)}
\DoxyCodeLine{    \_\_u.\_\_d = \_\_fr;                     \(\backslash\)}
\DoxyCodeLine{    (cw) = (\mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a4cfb5935dc3693108e9c5e8c49bfea54}{fpu\_control\_t}}) \_\_u.\_\_ll;               \(\backslash\)}
\DoxyCodeLine{    (\mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a4cfb5935dc3693108e9c5e8c49bfea54}{fpu\_control\_t}}) \_\_u.\_\_ll;                  \(\backslash\)}
\DoxyCodeLine{  \})}

\end{DoxyCode}
\mbox{\Hypertarget{sysdeps_2powerpc_2fpu__control_8h_a4c546049611d96d1687b7d670e4dd7fa}\label{sysdeps_2powerpc_2fpu__control_8h_a4c546049611d96d1687b7d670e4dd7fa}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_IEEE@{\_FPU\_IEEE}}
\index{\_FPU\_IEEE@{\_FPU\_IEEE}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_IEEE}{\_FPU\_IEEE}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+I\+E\+EE~0x000000f0}

\mbox{\Hypertarget{sysdeps_2powerpc_2fpu__control_8h_a2bd512529409eb2fab6e429c8e360947}\label{sysdeps_2powerpc_2fpu__control_8h_a2bd512529409eb2fab6e429c8e360947}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_MASK\_IM@{\_FPU\_MASK\_IM}}
\index{\_FPU\_MASK\_IM@{\_FPU\_MASK\_IM}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_MASK\_IM}{\_FPU\_MASK\_IM}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+IM~0x80 /$\ast$ invalid operation $\ast$/}

\mbox{\Hypertarget{sysdeps_2powerpc_2fpu__control_8h_af5067cb077dceb3c0ce9ddc6fab2ccd4}\label{sysdeps_2powerpc_2fpu__control_8h_af5067cb077dceb3c0ce9ddc6fab2ccd4}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_MASK\_NI@{\_FPU\_MASK\_NI}}
\index{\_FPU\_MASK\_NI@{\_FPU\_MASK\_NI}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_MASK\_NI}{\_FPU\_MASK\_NI}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+NI~0x04 /$\ast$ non-\/ieee mode $\ast$/}

\mbox{\Hypertarget{sysdeps_2powerpc_2fpu__control_8h_aec23ca2a4c702432eed4e32178424d81}\label{sysdeps_2powerpc_2fpu__control_8h_aec23ca2a4c702432eed4e32178424d81}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_MASK\_OM@{\_FPU\_MASK\_OM}}
\index{\_FPU\_MASK\_OM@{\_FPU\_MASK\_OM}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_MASK\_OM}{\_FPU\_MASK\_OM}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+OM~0x40 /$\ast$ overflow $\ast$/}

\mbox{\Hypertarget{sysdeps_2powerpc_2fpu__control_8h_a3ccb2d2d2eab31d396a40712c1193280}\label{sysdeps_2powerpc_2fpu__control_8h_a3ccb2d2d2eab31d396a40712c1193280}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_MASK\_UM@{\_FPU\_MASK\_UM}}
\index{\_FPU\_MASK\_UM@{\_FPU\_MASK\_UM}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_MASK\_UM}{\_FPU\_MASK\_UM}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+UM~0x20 /$\ast$ underflow $\ast$/}

\mbox{\Hypertarget{sysdeps_2powerpc_2fpu__control_8h_aa501ad02d304f779ca834bf64d9c4a66}\label{sysdeps_2powerpc_2fpu__control_8h_aa501ad02d304f779ca834bf64d9c4a66}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_MASK\_XM@{\_FPU\_MASK\_XM}}
\index{\_FPU\_MASK\_XM@{\_FPU\_MASK\_XM}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_MASK\_XM}{\_FPU\_MASK\_XM}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+XM~0x08 /$\ast$ inexact $\ast$/}

\mbox{\Hypertarget{sysdeps_2powerpc_2fpu__control_8h_a307ad8e13360fd78ffe669f8b3aff02f}\label{sysdeps_2powerpc_2fpu__control_8h_a307ad8e13360fd78ffe669f8b3aff02f}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_MASK\_ZM@{\_FPU\_MASK\_ZM}}
\index{\_FPU\_MASK\_ZM@{\_FPU\_MASK\_ZM}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_MASK\_ZM}{\_FPU\_MASK\_ZM}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+ZM~0x10 /$\ast$ zero divide $\ast$/}

\mbox{\Hypertarget{sysdeps_2powerpc_2fpu__control_8h_a643b8fa05eee41d4d046fb98f4dfc73b}\label{sysdeps_2powerpc_2fpu__control_8h_a643b8fa05eee41d4d046fb98f4dfc73b}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_RC\_DOWN@{\_FPU\_RC\_DOWN}}
\index{\_FPU\_RC\_DOWN@{\_FPU\_RC\_DOWN}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_RC\_DOWN}{\_FPU\_RC\_DOWN}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+R\+C\+\_\+\+D\+O\+WN~0x03}

\mbox{\Hypertarget{sysdeps_2powerpc_2fpu__control_8h_a71ff5d059d8178e29e2e1e2ec7770e33}\label{sysdeps_2powerpc_2fpu__control_8h_a71ff5d059d8178e29e2e1e2ec7770e33}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_RC\_NEAREST@{\_FPU\_RC\_NEAREST}}
\index{\_FPU\_RC\_NEAREST@{\_FPU\_RC\_NEAREST}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_RC\_NEAREST}{\_FPU\_RC\_NEAREST}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+R\+C\+\_\+\+N\+E\+A\+R\+E\+ST~0x00   /$\ast$ R\+E\+C\+O\+M\+M\+E\+N\+D\+E\+D $\ast$/}

\mbox{\Hypertarget{sysdeps_2powerpc_2fpu__control_8h_a9d870f255c146209a92c974e24470b17}\label{sysdeps_2powerpc_2fpu__control_8h_a9d870f255c146209a92c974e24470b17}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_RC\_UP@{\_FPU\_RC\_UP}}
\index{\_FPU\_RC\_UP@{\_FPU\_RC\_UP}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_RC\_UP}{\_FPU\_RC\_UP}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+R\+C\+\_\+\+UP~0x02}

\mbox{\Hypertarget{sysdeps_2powerpc_2fpu__control_8h_a964b20abe22a84235da31494e92eaa87}\label{sysdeps_2powerpc_2fpu__control_8h_a964b20abe22a84235da31494e92eaa87}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_RC\_ZERO@{\_FPU\_RC\_ZERO}}
\index{\_FPU\_RC\_ZERO@{\_FPU\_RC\_ZERO}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_RC\_ZERO}{\_FPU\_RC\_ZERO}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+R\+C\+\_\+\+Z\+E\+RO~0x01}

\mbox{\Hypertarget{sysdeps_2powerpc_2fpu__control_8h_af0737a650f396982f25c7ea70568af05}\label{sysdeps_2powerpc_2fpu__control_8h_af0737a650f396982f25c7ea70568af05}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_RESERVED@{\_FPU\_RESERVED}}
\index{\_FPU\_RESERVED@{\_FPU\_RESERVED}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_RESERVED}{\_FPU\_RESERVED}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+R\+E\+S\+E\+R\+V\+ED~0xffffff00 /$\ast$ These bits are reserved are not changed. $\ast$/}

\mbox{\Hypertarget{sysdeps_2powerpc_2fpu__control_8h_a73d3374234d8d20fc6a11009fd6b6927}\label{sysdeps_2powerpc_2fpu__control_8h_a73d3374234d8d20fc6a11009fd6b6927}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_SETCW@{\_FPU\_SETCW}}
\index{\_FPU\_SETCW@{\_FPU\_SETCW}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_SETCW}{\_FPU\_SETCW}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+S\+E\+T\+CW(\begin{DoxyParamCaption}\item[{}]{cw }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\{ \textcolor{keyword}{union }\{ \textcolor{keywordtype}{double} \mbox{\hyperlink{sysdeps_2ieee754_2bits_2nan_8h_ac7655c74c9b6d7d9e4b141dcf0c685d1}{\_\_d}}; \textcolor{keywordtype}{unsigned} \textcolor{keywordtype}{long} \textcolor{keywordtype}{long} \_\_ll; \} \_\_u;        \(\backslash\)}
\DoxyCodeLine{    register \textcolor{keywordtype}{double} \_\_fr;                   \(\backslash\)}
\DoxyCodeLine{    \_\_u.\_\_ll = 0xfff80000LL << 32; \textcolor{comment}{/* This is a QNaN.  */}   \(\backslash\)}
\DoxyCodeLine{    \_\_u.\_\_ll |= (cw) \& 0xffffffffLL;                \(\backslash\)}
\DoxyCodeLine{    \_\_fr = \_\_u.\_\_d;                     \(\backslash\)}
\DoxyCodeLine{    \_\_asm\_\_ (\textcolor{stringliteral}{"mtfsf 255,\%0"} : : \textcolor{stringliteral}{"f"} (\_\_fr));            \(\backslash\)}
\DoxyCodeLine{  \}}

\end{DoxyCode}


\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{sysdeps_2powerpc_2fpu__control_8h_a4cfb5935dc3693108e9c5e8c49bfea54}\label{sysdeps_2powerpc_2fpu__control_8h_a4cfb5935dc3693108e9c5e8c49bfea54}} 
\index{fpu\_control.h@{fpu\_control.h}!fpu\_control\_t@{fpu\_control\_t}}
\index{fpu\_control\_t@{fpu\_control\_t}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{fpu\_control\_t}{fpu\_control\_t}}
{\footnotesize\ttfamily typedef unsigned \mbox{\hyperlink{tst-efgcvt_8c_ac16130087a6e16522b07fb091dc1ad62}{int}} \mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a4cfb5935dc3693108e9c5e8c49bfea54}{fpu\+\_\+control\+\_\+t}}}



\doxysubsection{Variable Documentation}
\mbox{\Hypertarget{sysdeps_2powerpc_2fpu__control_8h_a157555f1ae3af1991e10900c30d391e8}\label{sysdeps_2powerpc_2fpu__control_8h_a157555f1ae3af1991e10900c30d391e8}} 
\index{fpu\_control.h@{fpu\_control.h}!\_\_fpu\_control@{\_\_fpu\_control}}
\index{\_\_fpu\_control@{\_\_fpu\_control}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_\_fpu\_control}{\_\_fpu\_control}}
{\footnotesize\ttfamily \mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a4cfb5935dc3693108e9c5e8c49bfea54}{fpu\+\_\+control\+\_\+t}} \+\_\+\+\_\+fpu\+\_\+control}

