"C:\Users\Gustas\Documents\KTU\Logika\L3\L3\AA\src\TestBench\uzd1_TB.vhd" VHDL work 1 0 0 -02
. . 0 0 0