{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1739226833978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1739226833985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 10 19:33:53 2025 " "Processing started: Mon Feb 10 19:33:53 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1739226833985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739226833985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pratica10 -c Pratica10 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pratica10 -c Pratica10" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739226833985 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1739226834751 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1739226834751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgasync.v 1 1 " "Found 1 design units, including 1 entities, in source file vgasync.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGASync " "Found entity 1: VGASync" {  } { { "VGASync.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/VGASync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739226850897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739226850897 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Square.v " "Can't analyze file -- file Square.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1739226850904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pratica10.v 1 1 " "Found 1 design units, including 1 entities, in source file pratica10.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pratica10 " "Found entity 1: Pratica10" {  } { { "Pratica10.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739226850906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739226850906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pixelgen.v 1 1 " "Found 1 design units, including 1 entities, in source file pixelgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 PixelGen " "Found entity 1: PixelGen" {  } { { "PixelGen.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/PixelGen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739226850906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739226850906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.v 1 1 " "Found 1 design units, including 1 entities, in source file edgedetector.v" { { "Info" "ISGN_ENTITY_NAME" "1 EdgeDetector " "Found entity 1: EdgeDetector" {  } { { "EdgeDetector.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/EdgeDetector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739226850916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739226850916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "directioncontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file directioncontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 DirectionController " "Found entity 1: DirectionController" {  } { { "DirectionController.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/DirectionController.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739226850926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739226850926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "asyncinputsynchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file asyncinputsynchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 AsyncInputSynchronizer " "Found entity 1: AsyncInputSynchronizer" {  } { { "AsyncInputSynchronizer.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/AsyncInputSynchronizer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739226850926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739226850926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.v 1 1 " "Found 1 design units, including 1 entities, in source file ball.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ball " "Found entity 1: Ball" {  } { { "Ball.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Ball.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739226850936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1739226850936 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "paddle_x PixelGen.v(35) " "Verilog HDL Implicit Net warning at PixelGen.v(35): created implicit net for \"paddle_x\"" {  } { { "PixelGen.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/PixelGen.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739226850936 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "paddle_y PixelGen.v(36) " "Verilog HDL Implicit Net warning at PixelGen.v(36): created implicit net for \"paddle_y\"" {  } { { "PixelGen.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/PixelGen.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739226850936 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Pratica10.v(36) " "Verilog HDL Instantiation warning at Pratica10.v(36): instance has no name" {  } { { "Pratica10.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1739226850936 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pratica10 " "Elaborating entity \"Pratica10\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1739226850986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AsyncInputSynchronizer AsyncInputSynchronizer:comb_5 " "Elaborating entity \"AsyncInputSynchronizer\" for hierarchy \"AsyncInputSynchronizer:comb_5\"" {  } { { "Pratica10.v" "comb_5" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739226850997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EdgeDetector EdgeDetector:right_key " "Elaborating entity \"EdgeDetector\" for hierarchy \"EdgeDetector:right_key\"" {  } { { "Pratica10.v" "right_key" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739226851000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGASync VGASync:vsync_unit " "Elaborating entity \"VGASync\" for hierarchy \"VGASync:vsync_unit\"" {  } { { "Pratica10.v" "vsync_unit" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739226851005 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGASync.v(68) " "Verilog HDL assignment warning at VGASync.v(68): truncated value with size 32 to match size of target (10)" {  } { { "VGASync.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/VGASync.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739226851006 "|Pratica10|VGASync:vsync_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGASync.v(78) " "Verilog HDL assignment warning at VGASync.v(78): truncated value with size 32 to match size of target (10)" {  } { { "VGASync.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/VGASync.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739226851006 "|Pratica10|VGASync:vsync_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PixelGen PixelGen:px_gen " "Elaborating entity \"PixelGen\" for hierarchy \"PixelGen:px_gen\"" {  } { { "Pratica10.v" "px_gen" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739226851006 ""}
{ "Warning" "WSGN_SEARCH_FILE" "paddle.v 1 1 " "Using design file paddle.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Paddle " "Found entity 1: Paddle" {  } { { "paddle.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1739226851026 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1739226851026 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "paddle.v(58) " "Verilog HDL Instantiation warning at paddle.v(58): instance has no name" {  } { { "paddle.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 58 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1739226851026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Paddle PixelGen:px_gen\|Paddle:sq " "Elaborating entity \"Paddle\" for hierarchy \"PixelGen:px_gen\|Paddle:sq\"" {  } { { "PixelGen.v" "sq" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/PixelGen.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739226851026 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y_count paddle.v(42) " "Verilog HDL Always Construct warning at paddle.v(42): inferring latch(es) for variable \"y_count\", which holds its previous value in one or more paths through the always construct" {  } { { "paddle.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 42 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1739226851036 "|Pratica10|PixelGen:px_gen|Paddle:sq"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y_count\[0\] paddle.v(42) " "Inferred latch for \"y_count\[0\]\" at paddle.v(42)" {  } { { "paddle.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1739226851036 "|Pratica10|PixelGen:px_gen|Paddle:sq"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DirectionController PixelGen:px_gen\|Paddle:sq\|DirectionController:comb_490 " "Elaborating entity \"DirectionController\" for hierarchy \"PixelGen:px_gen\|Paddle:sq\|DirectionController:comb_490\"" {  } { { "paddle.v" "comb_490" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739226851036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ball PixelGen:px_gen\|Ball:bl " "Elaborating entity \"Ball\" for hierarchy \"PixelGen:px_gen\|Ball:bl\"" {  } { { "PixelGen.v" "bl" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/PixelGen.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739226851036 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball.v(25) " "Verilog HDL assignment warning at Ball.v(25): truncated value with size 32 to match size of target (10)" {  } { { "Ball.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Ball.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739226851036 "|Pratica10|PixelGen:px_gen|Ball:bl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball.v(26) " "Verilog HDL assignment warning at Ball.v(26): truncated value with size 32 to match size of target (10)" {  } { { "Ball.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Ball.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739226851036 "|Pratica10|PixelGen:px_gen|Ball:bl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball.v(27) " "Verilog HDL assignment warning at Ball.v(27): truncated value with size 32 to match size of target (10)" {  } { { "Ball.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Ball.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739226851036 "|Pratica10|PixelGen:px_gen|Ball:bl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball.v(28) " "Verilog HDL assignment warning at Ball.v(28): truncated value with size 32 to match size of target (10)" {  } { { "Ball.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Ball.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739226851036 "|Pratica10|PixelGen:px_gen|Ball:bl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball.v(36) " "Verilog HDL assignment warning at Ball.v(36): truncated value with size 32 to match size of target (10)" {  } { { "Ball.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Ball.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739226851036 "|Pratica10|PixelGen:px_gen|Ball:bl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball.v(41) " "Verilog HDL assignment warning at Ball.v(41): truncated value with size 32 to match size of target (10)" {  } { { "Ball.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Ball.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739226851036 "|Pratica10|PixelGen:px_gen|Ball:bl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball.v(46) " "Verilog HDL assignment warning at Ball.v(46): truncated value with size 32 to match size of target (10)" {  } { { "Ball.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Ball.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739226851036 "|Pratica10|PixelGen:px_gen|Ball:bl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball.v(52) " "Verilog HDL assignment warning at Ball.v(52): truncated value with size 32 to match size of target (10)" {  } { { "Ball.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Ball.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739226851036 "|Pratica10|PixelGen:px_gen|Ball:bl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball.v(61) " "Verilog HDL assignment warning at Ball.v(61): truncated value with size 32 to match size of target (10)" {  } { { "Ball.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Ball.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739226851046 "|Pratica10|PixelGen:px_gen|Ball:bl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Ball.v(63) " "Verilog HDL assignment warning at Ball.v(63): truncated value with size 32 to match size of target (10)" {  } { { "Ball.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Ball.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1739226851046 "|Pratica10|PixelGen:px_gen|Ball:bl"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1739226851791 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "paddle.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/paddle.v" 34 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1739226851815 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1739226851815 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "Pratica10.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739226851926 "|Pratica10|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "Pratica10.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1739226851926 "|Pratica10|VGA_G[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1739226851926 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1739226852021 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1739226852881 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1739226852881 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Pratica10.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739226853037 "|Pratica10|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Pratica10.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739226853037 "|Pratica10|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Pratica10.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739226853037 "|Pratica10|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Pratica10.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739226853037 "|Pratica10|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "Pratica10.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739226853037 "|Pratica10|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Pratica10.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739226853037 "|Pratica10|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "Pratica10.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739226853037 "|Pratica10|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Pratica10.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739226853037 "|Pratica10|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Pratica10.v" "" { Text "C:/Users/guilherme.maia.AD/Downloads/Pratica10/Pratica10_restored/Pratica10.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1739226853037 "|Pratica10|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1739226853037 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "389 " "Implemented 389 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1739226853037 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1739226853037 ""} { "Info" "ICUT_CUT_TM_LCELLS" "362 " "Implemented 362 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1739226853037 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1739226853037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 34 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "678 " "Peak virtual memory: 678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1739226853137 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 10 19:34:13 2025 " "Processing ended: Mon Feb 10 19:34:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1739226853137 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1739226853137 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1739226853137 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1739226853137 ""}
