// Seed: 2774705162
module module_0 (
    input wire id_0,
    input tri1 id_1,
    input tri1 id_2,
    input wor  id_3
);
  assign module_1.id_3 = 0;
  wor id_5, id_6;
  assign id_6 = 1;
endmodule
module module_1 (
    output tri0  id_0,
    output tri0  id_1,
    input  wand  id_2,
    input  logic id_3,
    output tri1  id_4,
    output tri1  id_5
);
  always begin : LABEL_0
    assign id_0 = id_3;
  end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign id_1 = id_2;
  wire id_7;
endmodule
module module_2 (
    output wire id_0,
    input supply0 id_1,
    input tri0 id_2
    , id_4
);
  assign id_0 = id_1 - id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_2
  );
  assign modCall_1.id_5 = 0;
  wor  id_5 = 1;
  wand id_6 = id_2;
endmodule
