--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2L -n
3 -fastpaths -xml Hex827Seg.twx Hex827Seg.ncd -o Hex827Seg.twr Hex827Seg.pcf
-ucf Hex427Seg.ucf

Design file:              Hex827Seg.ncd
Physical constraint file: Hex827Seg.pcf
Device,package,speed:     xc7k160t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1586 paths analyzed, 494 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.021ns.
--------------------------------------------------------------------------------

Paths for end point M3/XLXI_3/buffer_39 (SLICE_X99Y60.A2), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M3/XLXI_3/s_clk (FF)
  Destination:          M3/XLXI_3/buffer_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.996ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (0.606 - 0.596)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M3/XLXI_3/s_clk to M3/XLXI_3/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y56.BQ      Tcko                  0.259   seg_clk_OBUF
                                                       M3/XLXI_3/s_clk
    SLICE_X68Y56.A6      net (fanout=7)        0.421   seg_clk_OBUF
    SLICE_X68Y56.A       Tilo                  0.043   XLXN_17
                                                       M3/XLXI_3/_n0075_inv31
    SLICE_X68Y56.C1      net (fanout=1)        0.363   M3/XLXI_3/_n0075_inv_bdd3
    SLICE_X68Y56.CMUX    Tilo                  0.239   XLXN_17
                                                       M3/XLXI_3/_n0103_inv12_G
                                                       M3/XLXI_3/_n0103_inv12
    SLICE_X99Y60.A2      net (fanout=64)       1.662   M3/XLXI_3/_n0103_inv
    SLICE_X99Y60.CLK     Tas                   0.009   M3/XLXI_3/buffer<41>
                                                       M3/XLXI_3/buffer_39_rstpot
                                                       M3/XLXI_3/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      2.996ns (0.550ns logic, 2.446ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M3/XLXI_3/shift_count_4 (FF)
  Destination:          M3/XLXI_3/buffer_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.977ns (Levels of Logic = 3)
  Clock Path Skew:      0.009ns (0.606 - 0.597)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M3/XLXI_3/shift_count_4 to M3/XLXI_3/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y56.BQ      Tcko                  0.259   M3/XLXI_3/shift_count<5>
                                                       M3/XLXI_3/shift_count_4
    SLICE_X68Y56.A3      net (fanout=5)        0.402   M3/XLXI_3/shift_count<4>
    SLICE_X68Y56.A       Tilo                  0.043   XLXN_17
                                                       M3/XLXI_3/_n0075_inv31
    SLICE_X68Y56.C1      net (fanout=1)        0.363   M3/XLXI_3/_n0075_inv_bdd3
    SLICE_X68Y56.CMUX    Tilo                  0.239   XLXN_17
                                                       M3/XLXI_3/_n0103_inv12_G
                                                       M3/XLXI_3/_n0103_inv12
    SLICE_X99Y60.A2      net (fanout=64)       1.662   M3/XLXI_3/_n0103_inv
    SLICE_X99Y60.CLK     Tas                   0.009   M3/XLXI_3/buffer<41>
                                                       M3/XLXI_3/buffer_39_rstpot
                                                       M3/XLXI_3/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      2.977ns (0.550ns logic, 2.427ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M3/XLXI_3/shift_count_2 (FF)
  Destination:          M3/XLXI_3/buffer_39 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.924ns (Levels of Logic = 3)
  Clock Path Skew:      0.008ns (0.606 - 0.598)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M3/XLXI_3/shift_count_2 to M3/XLXI_3/buffer_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y56.DQ      Tcko                  0.223   M3/XLXI_3/shift_count<2>
                                                       M3/XLXI_3/shift_count_2
    SLICE_X68Y56.A1      net (fanout=4)        0.385   M3/XLXI_3/shift_count<2>
    SLICE_X68Y56.A       Tilo                  0.043   XLXN_17
                                                       M3/XLXI_3/_n0075_inv31
    SLICE_X68Y56.C1      net (fanout=1)        0.363   M3/XLXI_3/_n0075_inv_bdd3
    SLICE_X68Y56.CMUX    Tilo                  0.239   XLXN_17
                                                       M3/XLXI_3/_n0103_inv12_G
                                                       M3/XLXI_3/_n0103_inv12
    SLICE_X99Y60.A2      net (fanout=64)       1.662   M3/XLXI_3/_n0103_inv
    SLICE_X99Y60.CLK     Tas                   0.009   M3/XLXI_3/buffer<41>
                                                       M3/XLXI_3/buffer_39_rstpot
                                                       M3/XLXI_3/buffer_39
    -------------------------------------------------  ---------------------------
    Total                                      2.924ns (0.514ns logic, 2.410ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point M3/XLXI_3/buffer_17 (SLICE_X100Y59.C2), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M3/XLXI_3/s_clk (FF)
  Destination:          M3/XLXI_3/buffer_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.984ns (Levels of Logic = 3)
  Clock Path Skew:      0.011ns (0.607 - 0.596)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M3/XLXI_3/s_clk to M3/XLXI_3/buffer_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y56.BQ      Tcko                  0.259   seg_clk_OBUF
                                                       M3/XLXI_3/s_clk
    SLICE_X68Y56.A6      net (fanout=7)        0.421   seg_clk_OBUF
    SLICE_X68Y56.A       Tilo                  0.043   XLXN_17
                                                       M3/XLXI_3/_n0075_inv31
    SLICE_X68Y56.C1      net (fanout=1)        0.363   M3/XLXI_3/_n0075_inv_bdd3
    SLICE_X68Y56.CMUX    Tilo                  0.239   XLXN_17
                                                       M3/XLXI_3/_n0103_inv12_G
                                                       M3/XLXI_3/_n0103_inv12
    SLICE_X100Y59.C2     net (fanout=64)       1.650   M3/XLXI_3/_n0103_inv
    SLICE_X100Y59.CLK    Tas                   0.009   M3/XLXI_3/buffer<17>
                                                       M3/XLXI_3/buffer_17_rstpot
                                                       M3/XLXI_3/buffer_17
    -------------------------------------------------  ---------------------------
    Total                                      2.984ns (0.550ns logic, 2.434ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M3/XLXI_3/shift_count_4 (FF)
  Destination:          M3/XLXI_3/buffer_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.965ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (0.607 - 0.597)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M3/XLXI_3/shift_count_4 to M3/XLXI_3/buffer_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y56.BQ      Tcko                  0.259   M3/XLXI_3/shift_count<5>
                                                       M3/XLXI_3/shift_count_4
    SLICE_X68Y56.A3      net (fanout=5)        0.402   M3/XLXI_3/shift_count<4>
    SLICE_X68Y56.A       Tilo                  0.043   XLXN_17
                                                       M3/XLXI_3/_n0075_inv31
    SLICE_X68Y56.C1      net (fanout=1)        0.363   M3/XLXI_3/_n0075_inv_bdd3
    SLICE_X68Y56.CMUX    Tilo                  0.239   XLXN_17
                                                       M3/XLXI_3/_n0103_inv12_G
                                                       M3/XLXI_3/_n0103_inv12
    SLICE_X100Y59.C2     net (fanout=64)       1.650   M3/XLXI_3/_n0103_inv
    SLICE_X100Y59.CLK    Tas                   0.009   M3/XLXI_3/buffer<17>
                                                       M3/XLXI_3/buffer_17_rstpot
                                                       M3/XLXI_3/buffer_17
    -------------------------------------------------  ---------------------------
    Total                                      2.965ns (0.550ns logic, 2.415ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M3/XLXI_3/shift_count_2 (FF)
  Destination:          M3/XLXI_3/buffer_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.912ns (Levels of Logic = 3)
  Clock Path Skew:      0.009ns (0.607 - 0.598)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M3/XLXI_3/shift_count_2 to M3/XLXI_3/buffer_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y56.DQ      Tcko                  0.223   M3/XLXI_3/shift_count<2>
                                                       M3/XLXI_3/shift_count_2
    SLICE_X68Y56.A1      net (fanout=4)        0.385   M3/XLXI_3/shift_count<2>
    SLICE_X68Y56.A       Tilo                  0.043   XLXN_17
                                                       M3/XLXI_3/_n0075_inv31
    SLICE_X68Y56.C1      net (fanout=1)        0.363   M3/XLXI_3/_n0075_inv_bdd3
    SLICE_X68Y56.CMUX    Tilo                  0.239   XLXN_17
                                                       M3/XLXI_3/_n0103_inv12_G
                                                       M3/XLXI_3/_n0103_inv12
    SLICE_X100Y59.C2     net (fanout=64)       1.650   M3/XLXI_3/_n0103_inv
    SLICE_X100Y59.CLK    Tas                   0.009   M3/XLXI_3/buffer<17>
                                                       M3/XLXI_3/buffer_17_rstpot
                                                       M3/XLXI_3/buffer_17
    -------------------------------------------------  ---------------------------
    Total                                      2.912ns (0.514ns logic, 2.398ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

Paths for end point M3/XLXI_3/buffer_42 (SLICE_X98Y60.A2), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M3/XLXI_3/s_clk (FF)
  Destination:          M3/XLXI_3/buffer_42 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.972ns (Levels of Logic = 3)
  Clock Path Skew:      0.010ns (0.606 - 0.596)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M3/XLXI_3/s_clk to M3/XLXI_3/buffer_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y56.BQ      Tcko                  0.259   seg_clk_OBUF
                                                       M3/XLXI_3/s_clk
    SLICE_X68Y56.A6      net (fanout=7)        0.421   seg_clk_OBUF
    SLICE_X68Y56.A       Tilo                  0.043   XLXN_17
                                                       M3/XLXI_3/_n0075_inv31
    SLICE_X68Y56.C1      net (fanout=1)        0.363   M3/XLXI_3/_n0075_inv_bdd3
    SLICE_X68Y56.CMUX    Tilo                  0.239   XLXN_17
                                                       M3/XLXI_3/_n0103_inv12_G
                                                       M3/XLXI_3/_n0103_inv12
    SLICE_X98Y60.A2      net (fanout=64)       1.668   M3/XLXI_3/_n0103_inv
    SLICE_X98Y60.CLK     Tas                  -0.021   M3/XLXI_3/buffer<45>
                                                       M3/XLXI_3/buffer_42_rstpot
                                                       M3/XLXI_3/buffer_42
    -------------------------------------------------  ---------------------------
    Total                                      2.972ns (0.520ns logic, 2.452ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.021ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M3/XLXI_3/shift_count_4 (FF)
  Destination:          M3/XLXI_3/buffer_42 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.953ns (Levels of Logic = 3)
  Clock Path Skew:      0.009ns (0.606 - 0.597)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M3/XLXI_3/shift_count_4 to M3/XLXI_3/buffer_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y56.BQ      Tcko                  0.259   M3/XLXI_3/shift_count<5>
                                                       M3/XLXI_3/shift_count_4
    SLICE_X68Y56.A3      net (fanout=5)        0.402   M3/XLXI_3/shift_count<4>
    SLICE_X68Y56.A       Tilo                  0.043   XLXN_17
                                                       M3/XLXI_3/_n0075_inv31
    SLICE_X68Y56.C1      net (fanout=1)        0.363   M3/XLXI_3/_n0075_inv_bdd3
    SLICE_X68Y56.CMUX    Tilo                  0.239   XLXN_17
                                                       M3/XLXI_3/_n0103_inv12_G
                                                       M3/XLXI_3/_n0103_inv12
    SLICE_X98Y60.A2      net (fanout=64)       1.668   M3/XLXI_3/_n0103_inv
    SLICE_X98Y60.CLK     Tas                  -0.021   M3/XLXI_3/buffer<45>
                                                       M3/XLXI_3/buffer_42_rstpot
                                                       M3/XLXI_3/buffer_42
    -------------------------------------------------  ---------------------------
    Total                                      2.953ns (0.520ns logic, 2.433ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M3/XLXI_3/shift_count_2 (FF)
  Destination:          M3/XLXI_3/buffer_42 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.900ns (Levels of Logic = 3)
  Clock Path Skew:      0.008ns (0.606 - 0.598)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M3/XLXI_3/shift_count_2 to M3/XLXI_3/buffer_42
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y56.DQ      Tcko                  0.223   M3/XLXI_3/shift_count<2>
                                                       M3/XLXI_3/shift_count_2
    SLICE_X68Y56.A1      net (fanout=4)        0.385   M3/XLXI_3/shift_count<2>
    SLICE_X68Y56.A       Tilo                  0.043   XLXN_17
                                                       M3/XLXI_3/_n0075_inv31
    SLICE_X68Y56.C1      net (fanout=1)        0.363   M3/XLXI_3/_n0075_inv_bdd3
    SLICE_X68Y56.CMUX    Tilo                  0.239   XLXN_17
                                                       M3/XLXI_3/_n0103_inv12_G
                                                       M3/XLXI_3/_n0103_inv12
    SLICE_X98Y60.A2      net (fanout=64)       1.668   M3/XLXI_3/_n0103_inv
    SLICE_X98Y60.CLK     Tas                  -0.021   M3/XLXI_3/buffer<45>
                                                       M3/XLXI_3/buffer_42_rstpot
                                                       M3/XLXI_3/buffer_42
    -------------------------------------------------  ---------------------------
    Total                                      2.900ns (0.484ns logic, 2.416ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point M3/XLXI_3/shift_count_4 (SLICE_X66Y56.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M3/XLXI_3/state_FSM_FFd2 (FF)
  Destination:          M3/XLXI_3/shift_count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.148ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M3/XLXI_3/state_FSM_FFd2 to M3/XLXI_3/shift_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y56.CQ      Tcko                  0.100   M3/XLXI_3/state_FSM_FFd2
                                                       M3/XLXI_3/state_FSM_FFd2
    SLICE_X66Y56.B6      net (fanout=74)       0.107   M3/XLXI_3/state_FSM_FFd2
    SLICE_X66Y56.CLK     Tah         (-Th)     0.059   M3/XLXI_3/shift_count<5>
                                                       M3/XLXI_3/shift_count_4_rstpot
                                                       M3/XLXI_3/shift_count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.148ns (0.041ns logic, 0.107ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Paths for end point M3/XLXI_3/shift_count_3 (SLICE_X66Y56.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M3/XLXI_3/state_FSM_FFd2 (FF)
  Destination:          M3/XLXI_3/shift_count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.149ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M3/XLXI_3/state_FSM_FFd2 to M3/XLXI_3/shift_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y56.CQ      Tcko                  0.100   M3/XLXI_3/state_FSM_FFd2
                                                       M3/XLXI_3/state_FSM_FFd2
    SLICE_X66Y56.A6      net (fanout=74)       0.108   M3/XLXI_3/state_FSM_FFd2
    SLICE_X66Y56.CLK     Tah         (-Th)     0.059   M3/XLXI_3/shift_count<5>
                                                       M3/XLXI_3/shift_count_3_rstpot
                                                       M3/XLXI_3/shift_count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.149ns (0.041ns logic, 0.108ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------

Paths for end point M3/XLXI_3/buffer_49 (SLICE_X98Y62.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               M3/XLXI_3/buffer_50 (FF)
  Destination:          M3/XLXI_3/buffer_49 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.178ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.075 - 0.063)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: M3/XLXI_3/buffer_50 to M3/XLXI_3/buffer_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y61.AQ      Tcko                  0.100   M3/XLXI_3/buffer<52>
                                                       M3/XLXI_3/buffer_50
    SLICE_X98Y62.D5      net (fanout=2)        0.137   M3/XLXI_3/buffer<50>
    SLICE_X98Y62.CLK     Tah         (-Th)     0.059   M3/XLXI_3/buffer<49>
                                                       M3/XLXI_3/buffer_49_rstpot
                                                       M3/XLXI_3/buffer_49
    -------------------------------------------------  ---------------------------
    Total                                      0.178ns (0.041ns logic, 0.137ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.591ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: clk_100mhz_BUFGP/BUFG/I0
  Logical resource: clk_100mhz_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y0.I0
  Clock network: clk_100mhz_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: M1/clkdiv<3>/SR
  Logical resource: M1/clkdiv_0/SR
  Location pin: SLICE_X77Y51.SR
  Clock network: XLXN_17
--------------------------------------------------------------------------------
Slack: 9.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.400ns (Trpw)
  Physical resource: M1/clkdiv<3>/SR
  Logical resource: M1/clkdiv_1/SR
  Location pin: SLICE_X77Y51.SR
  Clock network: XLXN_17
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    3.021|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1586 paths, 0 nets, and 510 connections

Design statistics:
   Minimum period:   3.021ns{1}   (Maximum frequency: 331.016MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 16 10:32:08 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 476 MB



