Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Apr 27 21:14:05 2025
| Host         : DESKTOP-9S7JRPS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_level_control_sets_placed.rpt
| Design       : top_level
| Device       : xc7a50ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    47 |
|    Minimum number of control sets                        |    47 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   206 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    47 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |    28 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              34 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              34 |           18 |
| Yes          | No                    | No                     |              40 |           19 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             870 |          236 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+-------------------------------------------+------------------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |               Enable Signal               |                Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+-------------------------------------------+------------------------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG | u_debounce_BTNU/clear                     |                                                |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | u_debounce_BTNR/clear                     |                                                |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | u_debounce_BTNL/clear                     |                                                |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | u_clock_en_dynseg/pulse_dynseg_sig        | u_clock_en_dynseg/FSM_sequential_sig_tc_reg[1] |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | u_clock_en_dynseg/pulse_dynseg_sig        | u_dyn_seg/AN[2]_i_1_n_0                        |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | u_debounce_BTNC/clear                     |                                                |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | u_debounce_BTND/clear                     |                                                |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | u_clock/LED17_B_i_1_n_0                   |                                                |                1 |              2 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | u_clock/LED16_B_i_1_n_0                   |                                                |                2 |              3 |         1.50 |
|  CLK100MHZ_IBUF_BUFG |                                           | SW4_IBUF                                       |                3 |              4 |         1.33 |
|  CLK100MHZ_IBUF_BUFG | u_clock/sig_inclock2[3]_i_1_n_0           |                                                |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | u_clock/sig_inclock4[3]_i_1_n_0           |                                                |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | u_clock/sig_inclock3[3]_i_1_n_0           |                                                |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | u_clock/sig_inclock1[3]_i_2_n_0           | u_clock/sig_inclock1[3]_i_1_n_0                |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | u_goal_counter/tens1                      | u_goal_counter/tens1[3]_i_1_n_0                |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | u_goal_counter/tens2                      | u_goal_counter/tens2[3]_i_1_n_0                |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG | u_debounce_BTNC/E[0]                      |                                                |                2 |              5 |         2.50 |
|  CLK100MHZ_IBUF_BUFG |                                           | SW13_IBUF                                      |               10 |             12 |         1.20 |
|  CLK100MHZ_IBUF_BUFG | u_clock_en_dynseg/pulse_dynseg_sig        |                                                |                4 |             13 |         3.25 |
|  CLK100MHZ_IBUF_BUFG |                                           | u_clock_en_dynseg/sig_count[0]_i_1_n_0         |                5 |             18 |         3.60 |
|  CLK100MHZ_IBUF_BUFG | u_debounce_BTND/sel                       | u_debounce_BTND/clear                          |                6 |             21 |         3.50 |
|  CLK100MHZ_IBUF_BUFG | u_debounce_BTNR/sel                       | u_debounce_BTNR/clear                          |                6 |             21 |         3.50 |
|  CLK100MHZ_IBUF_BUFG | u_debounce_BTNL/sel                       | u_debounce_BTNL/clear                          |                6 |             21 |         3.50 |
|  CLK100MHZ_IBUF_BUFG | u_debounce_BTNC/sel                       | u_debounce_BTNC/clear                          |                6 |             21 |         3.50 |
|  CLK100MHZ_IBUF_BUFG | u_debounce_BTNU/sel                       | u_debounce_BTNU/clear                          |                6 |             21 |         3.50 |
|  CLK100MHZ_IBUF_BUFG | u_clock/counter[31]_i_2_n_0               | u_clock/counter[31]_i_1_n_0                    |                8 |             31 |         3.88 |
|  CLK100MHZ_IBUF_BUFG |                                           |                                                |               18 |             34 |         1.89 |
|  CLK100MHZ_IBUF_BUFG | u_power_plays/timer_5min_2[3]_21          | u_power_plays/timer_5min_2[3][0]_i_1_n_0       |                9 |             36 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | u_power_plays/timer_5min_2[1]_17          | u_power_plays/timer_5min_2[1][0]_i_1_n_0       |                9 |             36 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | u_power_plays/timer_5min_2[0]_15          | u_power_plays/timer_5min_2[0][0]_i_1_n_0       |                9 |             36 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | u_power_plays/timer_5min_2[4]_13          | u_power_plays/timer_5min_2[4][0]_i_1_n_0       |                9 |             36 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | u_power_plays/timer_5min_2[2]_19          | u_power_plays/timer_5min_2[2][0]_i_1_n_0       |                9 |             36 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | u_power_plays/timer_5min_1[0]_14          | u_power_plays/timer_5min_1[0][0]_i_1_n_0       |                9 |             36 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | u_power_plays/timer_5min_1[1]_16          | u_power_plays/timer_5min_1[1][0]_i_1_n_0       |                9 |             36 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | u_power_plays/timer_5min_1[3]_20          | u_power_plays/timer_5min_1[3][0]_i_1_n_0       |                9 |             36 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | u_power_plays/timer_5min_1[4]_12          | u_power_plays/timer_5min_1[4][0]_i_1_n_0       |                9 |             36 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | u_power_plays/timer_5min_1[2]_18          | u_power_plays/timer_5min_1[2][0]_i_1_n_0       |                9 |             36 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | u_power_plays/timer_2min_1[1][35]_i_2_n_0 | u_power_plays/timer_2min_1[1][35]_i_1_n_0      |                9 |             36 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | u_power_plays/timer_2min_1[0][35]_i_2_n_0 | u_power_plays/timer_2min_1[0][35]_i_1_n_0      |               12 |             36 |         3.00 |
|  CLK100MHZ_IBUF_BUFG | u_power_plays/timer_2min_1[2][35]_i_2_n_0 | u_power_plays/timer_2min_1[2][35]_i_1_n_0      |               10 |             36 |         3.60 |
|  CLK100MHZ_IBUF_BUFG | u_power_plays/timer_2min_1[4][0]_i_2_n_0  | u_power_plays/timer_2min_1[4][0]_i_1_n_0       |                9 |             36 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | u_power_plays/timer_2min_1[3][35]_i_2_n_0 | u_power_plays/timer_2min_1[3][35]_i_1_n_0      |               11 |             36 |         3.27 |
|  CLK100MHZ_IBUF_BUFG | u_power_plays/timer_2min_2[0][35]_i_2_n_0 | u_power_plays/timer_2min_2[0][35]_i_1_n_0      |               11 |             36 |         3.27 |
|  CLK100MHZ_IBUF_BUFG | u_power_plays/timer_2min_2[1][35]_i_2_n_0 | u_power_plays/timer_2min_2[1][35]_i_1_n_0      |               10 |             36 |         3.60 |
|  CLK100MHZ_IBUF_BUFG | u_power_plays/timer_2min_2[2][35]_i_2_n_0 | u_power_plays/timer_2min_2[2][35]_i_1_n_0      |               10 |             36 |         3.60 |
|  CLK100MHZ_IBUF_BUFG | u_power_plays/timer_2min_2[4][0]_i_2_n_0  | u_power_plays/timer_2min_2[4][0]_i_1_n_0       |                9 |             36 |         4.00 |
|  CLK100MHZ_IBUF_BUFG | u_power_plays/timer_2min_2[3][35]_i_2_n_0 | u_power_plays/timer_2min_2[3][35]_i_1_n_0      |               11 |             36 |         3.27 |
+----------------------+-------------------------------------------+------------------------------------------------+------------------+----------------+--------------+


