<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="lab3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="beat32_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="beat32_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="bicycle_fsm_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="blinker_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="blinker_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="dffre_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab3_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lab3_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="lab3_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="lab3_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lab3_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="lab3_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab3_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="lab3_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="lab3_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="lab3_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="lab3_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="lab3_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="lab3_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab3_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="lab3_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="lab3_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="lab3_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="lab3_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="lab3_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="lab3_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab3_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="lab3_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="lab3_top.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab3_top_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="lab3_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="lab3_top_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab3_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="lab3_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="lab3_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="lab3_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab3_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab3_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="lab3_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="lab3_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab3_top_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="lab3_top_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="lab3_top_summary.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="lab3_top_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="lab3_top_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="lab3_top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="lab3_top_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="master_fsm_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="master_fsm_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="master_fsm_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="master_fsm_tb_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="programmable_blinker_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="programmable_blinker_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="shifter_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="shifter_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="shifter_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="timer_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="timer_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1549444584" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1549444584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549447032" xil_pn:in_ck="1478184036138375809" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1549447032">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Mux4a.v"/>
      <outfile xil_pn:name="beat32.v"/>
      <outfile xil_pn:name="beat32_tb.v"/>
      <outfile xil_pn:name="bicycle_fsm.v"/>
      <outfile xil_pn:name="blinker.v"/>
      <outfile xil_pn:name="blinker_tb.v"/>
      <outfile xil_pn:name="brute_force_synchronizer.v"/>
      <outfile xil_pn:name="button_press_unit.v"/>
      <outfile xil_pn:name="debouncer.v"/>
      <outfile xil_pn:name="ff_lib.v"/>
      <outfile xil_pn:name="lab3_top.v"/>
      <outfile xil_pn:name="lab3_top_tb.v"/>
      <outfile xil_pn:name="master_fsm.v"/>
      <outfile xil_pn:name="master_fsm_tb.v"/>
      <outfile xil_pn:name="one_pulse.v"/>
      <outfile xil_pn:name="programmable_blinker.v"/>
      <outfile xil_pn:name="programmable_blinker_tb.v"/>
      <outfile xil_pn:name="shifter.v"/>
      <outfile xil_pn:name="shifter_tb.v"/>
      <outfile xil_pn:name="timer.v"/>
      <outfile xil_pn:name="timer_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1549445668" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4239696766334934141" xil_pn:start_ts="1549445668">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549445668" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4415025906902909311" xil_pn:start_ts="1549445668">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549444584" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="7392355222459931050" xil_pn:start_ts="1549444584">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549447033" xil_pn:in_ck="1478184036138375809" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1549447032">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Mux4a.v"/>
      <outfile xil_pn:name="beat32.v"/>
      <outfile xil_pn:name="beat32_tb.v"/>
      <outfile xil_pn:name="bicycle_fsm.v"/>
      <outfile xil_pn:name="blinker.v"/>
      <outfile xil_pn:name="blinker_tb.v"/>
      <outfile xil_pn:name="brute_force_synchronizer.v"/>
      <outfile xil_pn:name="button_press_unit.v"/>
      <outfile xil_pn:name="debouncer.v"/>
      <outfile xil_pn:name="ff_lib.v"/>
      <outfile xil_pn:name="lab3_top.v"/>
      <outfile xil_pn:name="lab3_top_tb.v"/>
      <outfile xil_pn:name="master_fsm.v"/>
      <outfile xil_pn:name="master_fsm_tb.v"/>
      <outfile xil_pn:name="one_pulse.v"/>
      <outfile xil_pn:name="programmable_blinker.v"/>
      <outfile xil_pn:name="programmable_blinker_tb.v"/>
      <outfile xil_pn:name="shifter.v"/>
      <outfile xil_pn:name="shifter_tb.v"/>
      <outfile xil_pn:name="timer.v"/>
      <outfile xil_pn:name="timer_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1549447037" xil_pn:in_ck="1478184036138375809" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3680283643627043100" xil_pn:start_ts="1549447033">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="master_fsm_tb_beh.prj"/>
      <outfile xil_pn:name="master_fsm_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1549447039" xil_pn:in_ck="591593834772706254" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1167726982973093825" xil_pn:start_ts="1549447037">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="master_fsm_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1549241244" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1549241244">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549241244" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1954226434153475985" xil_pn:start_ts="1549241244">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549241244" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="7392355222459931050" xil_pn:start_ts="1549241244">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549241244" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1549241244">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549241244" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6740208457676570901" xil_pn:start_ts="1549241244">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549241244" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8962985228163542118" xil_pn:start_ts="1549241244">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1549241244" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8198396125620316276" xil_pn:start_ts="1549241244">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1550104651" xil_pn:in_ck="-3923653415412436528" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="3537148164255550298" xil_pn:start_ts="1550104633">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="lab3_top.lso"/>
      <outfile xil_pn:name="lab3_top.ngc"/>
      <outfile xil_pn:name="lab3_top.ngr"/>
      <outfile xil_pn:name="lab3_top.prj"/>
      <outfile xil_pn:name="lab3_top.stx"/>
      <outfile xil_pn:name="lab3_top.syr"/>
      <outfile xil_pn:name="lab3_top.xst"/>
      <outfile xil_pn:name="lab3_top_tb_stx_beh.prj"/>
      <outfile xil_pn:name="lab3_top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1549241309" xil_pn:in_ck="5611734920405072352" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784893872733827350" xil_pn:start_ts="1549241309">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1550104665" xil_pn:in_ck="3720601890703150458" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-8867633152743514322" xil_pn:start_ts="1550104651">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="lab3_top.bld"/>
      <outfile xil_pn:name="lab3_top.ngd"/>
      <outfile xil_pn:name="lab3_top_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1550104712" xil_pn:in_ck="5388491405656135419" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-2813571987086292429" xil_pn:start_ts="1550104665">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="lab3_top.pcf"/>
      <outfile xil_pn:name="lab3_top_map.map"/>
      <outfile xil_pn:name="lab3_top_map.mrp"/>
      <outfile xil_pn:name="lab3_top_map.ncd"/>
      <outfile xil_pn:name="lab3_top_map.ngm"/>
      <outfile xil_pn:name="lab3_top_map.xrpt"/>
      <outfile xil_pn:name="lab3_top_summary.xml"/>
      <outfile xil_pn:name="lab3_top_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1550104770" xil_pn:in_ck="7083654856983690004" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="378965794422880756" xil_pn:start_ts="1550104712">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="lab3_top.ncd"/>
      <outfile xil_pn:name="lab3_top.pad"/>
      <outfile xil_pn:name="lab3_top.par"/>
      <outfile xil_pn:name="lab3_top.ptwx"/>
      <outfile xil_pn:name="lab3_top.unroutes"/>
      <outfile xil_pn:name="lab3_top.xpi"/>
      <outfile xil_pn:name="lab3_top_pad.csv"/>
      <outfile xil_pn:name="lab3_top_pad.txt"/>
      <outfile xil_pn:name="lab3_top_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1550104827" xil_pn:in_ck="5611734920405064727" xil_pn:name="TRANEXT_bitFile_zynq" xil_pn:prop_ck="-8808622799194500101" xil_pn:start_ts="1550104770">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lab3_top.bgn"/>
      <outfile xil_pn:name="lab3_top.bit"/>
      <outfile xil_pn:name="lab3_top.drc"/>
      <outfile xil_pn:name="lab3_top.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1550104853" xil_pn:in_ck="5611734920405051873" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="7848542507718471525" xil_pn:start_ts="1550104827">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1550104770" xil_pn:in_ck="6588004316376739959" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1550104747">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="lab3_top.twr"/>
      <outfile xil_pn:name="lab3_top.twx"/>
    </transform>
  </transforms>

</generated_project>
