// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.


// 
// Device: Altera EP4CE40U19A7 Package UFBGA484
// 

//
// This file contains Slow Corner delays for the design using part EP4CE40U19A7,
// with speed grade 7, core voltage 1.2V, and temperature -40 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "FPGA")
  (DATE "05/06/2025 10:24:01")
  (VENDOR "Altera")
  (PROGRAM "Quartus II 64-Bit")
  (VERSION "Version 13.1.0 Build 162 10/23/2013 SJ Full Version")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LCD_PCLK\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1351:1351:1351) (1304:1304:1304))
        (IOPATH i o (2453:2453:2453) (2406:2406:2406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE LCD_DE\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2438:2438:2438) (2300:2300:2300))
        (IOPATH i o (3570:3570:3570) (3575:3575:3575))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1761:1761:1761) (1618:1618:1618))
        (IOPATH i o (2582:2582:2582) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2466:2466:2466) (2217:2217:2217))
        (IOPATH i o (2443:2443:2443) (2396:2396:2396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1607:1607:1607) (1539:1539:1539))
        (IOPATH i o (2443:2443:2443) (2396:2396:2396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2471:2471:2471) (2209:2209:2209))
        (IOPATH i o (2602:2602:2602) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1976:1976:1976) (1795:1795:1795))
        (IOPATH i o (2602:2602:2602) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2366:2366:2366) (2207:2207:2207))
        (IOPATH i o (2502:2502:2502) (2439:2439:2439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3235:3235:3235) (2900:2900:2900))
        (IOPATH i o (2463:2463:2463) (2416:2416:2416))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE R\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2377:2377:2377) (2211:2211:2211))
        (IOPATH i o (2522:2522:2522) (2459:2459:2459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2199:2199:2199) (1959:1959:1959))
        (IOPATH i o (3574:3574:3574) (3607:3607:3607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2232:2232:2232) (2112:2112:2112))
        (IOPATH i o (2582:2582:2582) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2504:2504:2504) (2236:2236:2236))
        (IOPATH i o (2552:2552:2552) (2494:2494:2494))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2046:2046:2046) (1800:1800:1800))
        (IOPATH i o (2572:2572:2572) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2458:2458:2458) (2180:2180:2180))
        (IOPATH i o (3604:3604:3604) (3637:3637:3637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1429:1429:1429) (1317:1317:1317))
        (IOPATH i o (2562:2562:2562) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1724:1724:1724) (1593:1593:1593))
        (IOPATH i o (2572:2572:2572) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE G\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2130:2130:2130) (1865:1865:1865))
        (IOPATH i o (2562:2562:2562) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2106:2106:2106) (1853:1853:1853))
        (IOPATH i o (2572:2572:2572) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (916:916:916) (843:843:843))
        (IOPATH i o (2572:2572:2572) (2514:2514:2514))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2547:2547:2547) (2343:2343:2343))
        (IOPATH i o (2562:2562:2562) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1784:1784:1784) (1549:1549:1549))
        (IOPATH i o (3594:3594:3594) (3627:3627:3627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1887:1887:1887) (1674:1674:1674))
        (IOPATH i o (2582:2582:2582) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1769:1769:1769) (1629:1629:1629))
        (IOPATH i o (2582:2582:2582) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1884:1884:1884) (1658:1658:1658))
        (IOPATH i o (3564:3564:3564) (3597:3597:3597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE B\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2022:2022:2022) (1772:1772:1772))
        (IOPATH i o (2443:2443:2443) (2396:2396:2396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE rst\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (638:638:638) (715:715:715))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (628:628:628) (705:705:705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE altpll1_inst\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT areset (3560:3560:3560) (3560:3560:3560))
        (PORT inclk[0] (1801:1801:1801) (1801:1801:1801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE altpll1_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1789:1789:1789) (1761:1761:1761))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (356:356:356))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1588:1588:1588))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4226:4226:4226) (4383:4383:4383))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (307:307:307) (377:377:377))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1588:1588:1588))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4226:4226:4226) (4383:4383:4383))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (302:302:302) (368:368:368))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1588:1588:1588))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4226:4226:4226) (4383:4383:4383))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (304:304:304) (366:366:366))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1588:1588:1588))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4226:4226:4226) (4383:4383:4383))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (295:295:295) (354:354:354))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1588:1588:1588))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4226:4226:4226) (4383:4383:4383))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (494:494:494) (499:499:499))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (280:280:280) (336:336:336))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1588:1588:1588))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4226:4226:4226) (4383:4383:4383))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (363:363:363))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1588:1588:1588))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4226:4226:4226) (4383:4383:4383))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (299:299:299) (356:356:356))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1588:1588:1588))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4226:4226:4226) (4383:4383:4383))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (343:343:343))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1588:1588:1588))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4226:4226:4226) (4383:4383:4383))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (693:693:693) (681:681:681))
        (PORT datab (1351:1351:1351) (1275:1275:1275))
        (PORT datac (457:457:457) (476:476:476))
        (PORT datad (465:465:465) (482:482:482))
        (IOPATH dataa combout (343:343:343) (378:378:378))
        (IOPATH datab combout (344:344:344) (382:382:382))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (368:368:368))
        (PORT datac (199:199:199) (224:224:224))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datac combout (259:259:259) (243:243:243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add0\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (291:291:291) (351:351:351))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cnth\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (237:237:237))
        (PORT datad (206:206:206) (219:219:219))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1573:1573:1573) (1588:1588:1588))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4226:4226:4226) (4383:4383:4383))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (378:378:378))
        (PORT datab (286:286:286) (345:345:345))
        (PORT datac (271:271:271) (339:339:339))
        (PORT datad (270:270:270) (331:331:331))
        (IOPATH dataa combout (297:297:297) (310:310:310))
        (IOPATH datab combout (303:303:303) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (453:453:453) (417:417:417))
        (PORT datab (217:217:217) (233:233:233))
        (PORT datac (262:262:262) (327:327:327))
        (PORT datad (265:265:265) (325:325:325))
        (IOPATH dataa combout (297:297:297) (310:310:310))
        (IOPATH datab combout (303:303:303) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cnth\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (377:377:377) (357:357:357))
        (PORT datac (374:374:374) (350:350:350))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cnth\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1587:1587:1587))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4469:4469:4469) (4602:4602:4602))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (306:306:306) (378:378:378))
        (PORT datab (296:296:296) (357:357:357))
        (PORT datac (271:271:271) (339:339:339))
        (PORT datad (270:270:270) (331:331:331))
        (IOPATH dataa combout (297:297:297) (310:310:310))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|LessThan5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (367:367:367))
        (PORT datab (1356:1356:1356) (1282:1282:1282))
        (PORT datac (659:659:659) (645:645:645))
        (PORT datad (375:375:375) (342:342:342))
        (IOPATH dataa combout (320:320:320) (322:322:322))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (445:445:445) (468:468:468))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (742:742:742))
        (PORT datab (273:273:273) (303:303:303))
        (PORT datad (385:385:385) (353:353:353))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (329:329:329) (338:338:338))
        (IOPATH datac combout (352:352:352) (367:367:367))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1586:1586:1586))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4217:4217:4217) (4377:4377:4377))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (346:346:346))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (456:456:456) (477:477:477))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (742:742:742))
        (PORT datab (429:429:429) (389:389:389))
        (PORT datad (242:242:242) (271:271:271))
        (IOPATH dataa combout (333:333:333) (350:350:350))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (352:352:352) (367:367:367))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1586:1586:1586))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4217:4217:4217) (4377:4377:4377))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (451:451:451) (472:472:472))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (742:742:742))
        (PORT datab (387:387:387) (366:366:366))
        (PORT datad (243:243:243) (272:272:272))
        (IOPATH dataa combout (333:333:333) (350:350:350))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (352:352:352) (367:367:367))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1586:1586:1586))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4217:4217:4217) (4377:4377:4377))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (279:279:279) (337:337:337))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[4\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (894:894:894))
        (PORT datab (468:468:468) (443:443:443))
        (PORT datad (188:188:188) (199:199:199))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (329:329:329) (338:338:338))
        (IOPATH datac combout (352:352:352) (367:367:367))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1585:1585:1585))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4199:4199:4199) (4345:4345:4345))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|always1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (296:296:296) (356:356:356))
        (PORT datac (468:468:468) (486:486:486))
        (PORT datad (262:262:262) (319:319:319))
        (IOPATH datab combout (319:319:319) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (442:442:442) (463:463:463))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[5\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (742:742:742))
        (PORT datab (428:428:428) (388:388:388))
        (PORT datad (240:240:240) (270:270:270))
        (IOPATH dataa combout (333:333:333) (350:350:350))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (352:352:352) (367:367:367))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1586:1586:1586))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4217:4217:4217) (4377:4377:4377))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (301:301:301) (364:364:364))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[6\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (887:887:887))
        (PORT datab (463:463:463) (437:437:437))
        (PORT datad (188:188:188) (200:200:200))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (329:329:329) (338:338:338))
        (IOPATH datac combout (352:352:352) (367:367:367))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1585:1585:1585))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4199:4199:4199) (4345:4345:4345))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (488:488:488) (493:493:493))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[7\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (742:742:742))
        (PORT datab (277:277:277) (307:307:307))
        (PORT datad (382:382:382) (347:347:347))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (329:329:329) (338:338:338))
        (IOPATH datac combout (352:352:352) (367:367:367))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1586:1586:1586))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4217:4217:4217) (4377:4377:4377))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (476:476:476) (482:482:482))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[8\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (791:791:791) (742:742:742))
        (PORT datab (271:271:271) (301:301:301))
        (PORT datad (549:549:549) (482:482:482))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (329:329:329) (338:338:338))
        (IOPATH datac combout (352:352:352) (367:367:367))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1570:1570:1570) (1586:1586:1586))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4217:4217:4217) (4377:4377:4377))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (301:301:301) (360:360:360))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[9\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (243:243:243))
        (PORT datab (467:467:467) (442:442:442))
        (PORT datad (932:932:932) (837:837:837))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (352:352:352) (367:367:367))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1585:1585:1585))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4199:4199:4199) (4345:4345:4345))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add1\~20)
    (DELAY
      (ABSOLUTE
        (PORT datad (250:250:250) (303:303:303))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[10\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (887:887:887))
        (PORT datab (463:463:463) (437:437:437))
        (PORT datad (187:187:187) (199:199:199))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (329:329:329) (338:338:338))
        (IOPATH datac combout (352:352:352) (367:367:367))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1585:1585:1585))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4199:4199:4199) (4345:4345:4345))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (475:475:475) (504:504:504))
        (PORT datab (289:289:289) (348:348:348))
        (PORT datac (675:675:675) (650:650:650))
        (PORT datad (427:427:427) (450:450:450))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (358:358:358))
        (PORT datab (286:286:286) (346:346:346))
        (PORT datac (479:479:479) (495:495:495))
        (PORT datad (640:640:640) (618:618:618))
        (IOPATH dataa combout (343:343:343) (378:378:378))
        (IOPATH datab combout (344:344:344) (382:382:382))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[8\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (243:243:243))
        (PORT datab (220:220:220) (237:237:237))
        (PORT datac (745:745:745) (704:704:704))
        (PORT datad (203:203:203) (222:222:222))
        (IOPATH dataa combout (297:297:297) (310:310:310))
        (IOPATH datab combout (303:303:303) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|cntv\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (888:888:888))
        (PORT datab (464:464:464) (437:437:437))
        (PORT datad (189:189:189) (202:202:202))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (329:329:329) (338:338:338))
        (IOPATH datac combout (352:352:352) (367:367:367))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|cntv\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1585:1585:1585))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4199:4199:4199) (4345:4345:4345))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|LessThan6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (683:683:683))
        (PORT datab (296:296:296) (356:356:356))
        (PORT datac (469:469:469) (487:487:487))
        (PORT datad (262:262:262) (319:319:319))
        (IOPATH dataa combout (297:297:297) (310:310:310))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|always4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (801:801:801) (787:787:787))
        (PORT datab (434:434:434) (451:451:451))
        (PORT datac (205:205:205) (225:225:225))
        (PORT datad (734:734:734) (730:730:730))
        (IOPATH dataa combout (343:343:343) (378:378:378))
        (IOPATH datab combout (344:344:344) (382:382:382))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|always4\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (232:232:232) (253:253:253))
        (PORT datac (193:193:193) (214:214:214))
        (PORT datad (370:370:370) (336:336:336))
        (IOPATH datab combout (329:329:329) (338:338:338))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|LessThan11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (292:292:292) (357:357:357))
        (PORT datab (287:287:287) (347:347:347))
        (PORT datac (478:478:478) (493:493:493))
        (PORT datad (639:639:639) (617:617:617))
        (IOPATH dataa combout (297:297:297) (310:310:310))
        (IOPATH datab combout (303:303:303) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|always4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (243:243:243))
        (PORT datab (378:378:378) (357:357:357))
        (PORT datac (196:196:196) (219:219:219))
        (PORT datad (204:204:204) (223:223:223))
        (IOPATH dataa combout (333:333:333) (341:341:341))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|always4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (241:241:241))
        (PORT datab (513:513:513) (518:518:518))
        (PORT datac (458:458:458) (475:475:475))
        (PORT datad (632:632:632) (589:589:589))
        (IOPATH dataa combout (297:297:297) (310:310:310))
        (IOPATH datab combout (300:300:300) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|rgb_valid)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1587:1587:1587))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4469:4469:4469) (4602:4602:4602))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE keyin\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (628:628:628) (705:705:705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE keyin\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (628:628:628) (705:705:705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE keyin\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (628:628:628) (705:705:705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE keyin\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (628:628:628) (705:705:705))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[23\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3238:3238:3238) (3407:3407:3407))
        (PORT datab (3099:3099:3099) (3224:3224:3224))
        (PORT datac (3360:3360:3360) (3493:3493:3493))
        (PORT datad (1167:1167:1167) (1122:1122:1122))
        (IOPATH dataa combout (371:371:371) (350:350:350))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE vga_pic\|color_data_out\[23\]\~2clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1467:1467:1467) (1393:1393:1393))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (279:279:279) (335:335:335))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|LessThan8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (309:309:309) (380:380:380))
        (PORT datab (304:304:304) (369:369:369))
        (PORT datac (265:265:265) (331:331:331))
        (PORT datad (271:271:271) (333:333:333))
        (IOPATH dataa combout (320:320:320) (322:322:322))
        (IOPATH datab combout (329:329:329) (338:338:338))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|LessThan8\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (446:446:446) (458:458:458))
        (PORT datad (340:340:340) (313:313:313))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|LessThan10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (703:703:703) (678:678:678))
        (PORT datab (287:287:287) (347:347:347))
        (PORT datac (264:264:264) (329:329:329))
        (PORT datad (262:262:262) (319:319:319))
        (IOPATH dataa combout (295:295:295) (316:316:316))
        (IOPATH datab combout (300:300:300) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|always5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (241:241:241))
        (PORT datab (227:227:227) (246:246:246))
        (PORT datac (471:471:471) (489:489:489))
        (PORT datad (202:202:202) (221:221:221))
        (IOPATH dataa combout (333:333:333) (341:341:341))
        (IOPATH datab combout (334:334:334) (363:363:363))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|LessThan9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (367:367:367))
        (PORT datab (1354:1354:1354) (1279:1279:1279))
        (PORT datac (194:194:194) (217:217:217))
        (PORT datad (425:425:425) (436:436:436))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|always5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (628:628:628))
        (PORT datab (513:513:513) (519:519:519))
        (PORT datac (459:459:459) (477:477:477))
        (PORT datad (188:188:188) (199:199:199))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|always5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (249:249:249))
        (PORT datab (226:226:226) (244:244:244))
        (PORT datac (203:203:203) (227:227:227))
        (PORT datad (189:189:189) (201:201:201))
        (IOPATH dataa combout (320:320:320) (333:333:333))
        (IOPATH datab combout (322:322:322) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_ctrl\|pix_data_req)
    (DELAY
      (ABSOLUTE
        (PORT clk (1572:1572:1572) (1587:1587:1587))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4469:4469:4469) (4602:4602:4602))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (728:728:728) (727:727:727))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add3\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (793:793:793) (770:770:770))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add3\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (753:753:753) (749:749:749))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add3\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (726:726:726))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add3\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (773:773:773) (753:753:753))
        (IOPATH datab combout (356:356:356) (338:338:338))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (404:404:404))
        (PORT datab (632:632:632) (558:558:558))
        (PORT datac (604:604:604) (532:532:532))
        (PORT datad (742:742:742) (737:737:737))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datab combout (322:322:322) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add3\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (779:779:779) (763:763:763))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add3\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1052:1052:1052) (984:984:984))
        (IOPATH dataa combout (357:357:357) (341:341:341))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add3\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (798:798:798) (785:785:785))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add3\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (745:745:745) (746:746:746))
        (IOPATH datab combout (356:356:356) (338:338:338))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add3\~18)
    (DELAY
      (ABSOLUTE
        (PORT datad (735:735:735) (724:724:724))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (617:617:617) (556:556:556))
        (PORT datab (400:400:400) (381:381:381))
        (PORT datac (373:373:373) (354:354:354))
        (PORT datad (388:388:388) (365:365:365))
        (IOPATH dataa combout (320:320:320) (333:333:333))
        (IOPATH datab combout (329:329:329) (338:338:338))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|LessThan2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (251:251:251))
        (PORT datab (435:435:435) (404:404:404))
        (PORT datac (908:908:908) (865:865:865))
        (PORT datad (187:187:187) (199:199:199))
        (IOPATH dataa combout (333:333:333) (350:350:350))
        (IOPATH datab combout (334:334:334) (363:363:363))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add5\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (724:724:724) (713:713:713))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add5\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (795:795:795) (769:769:769))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add5\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (762:762:762) (743:743:743))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add5\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (756:756:756) (737:737:737))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add5\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (448:448:448) (469:469:469))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add5\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (764:764:764) (744:744:744))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add5\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (769:769:769) (742:742:742))
        (IOPATH datab combout (356:356:356) (338:338:338))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (282:282:282))
        (PORT datab (739:739:739) (731:731:731))
        (PORT datac (211:211:211) (240:240:240))
        (PORT datad (215:215:215) (231:231:231))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add5\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (767:767:767) (741:741:741))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add5\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (706:706:706) (710:710:710))
        (IOPATH dataa combout (357:357:357) (341:341:341))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_en\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (275:275:275))
        (PORT datab (216:216:216) (231:231:231))
        (PORT datac (222:222:222) (247:247:247))
        (PORT datad (220:220:220) (238:238:238))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|Add5\~18)
    (DELAY
      (ABSOLUTE
        (PORT datad (748:748:748) (725:725:725))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_en\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (787:787:787))
        (PORT datab (219:219:219) (236:236:236))
        (PORT datac (386:386:386) (353:353:353))
        (PORT datad (386:386:386) (353:353:353))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_en\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (228:228:228) (251:251:251))
        (PORT datab (402:402:402) (383:383:383))
        (PORT datac (375:375:375) (355:355:355))
        (PORT datad (391:391:391) (368:368:368))
        (IOPATH dataa combout (295:295:295) (316:316:316))
        (IOPATH datab combout (300:300:300) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_en\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (251:251:251))
        (PORT datab (409:409:409) (389:389:389))
        (PORT datac (187:187:187) (206:206:206))
        (PORT datad (388:388:388) (365:365:365))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datab combout (329:329:329) (338:338:338))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_en\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (247:247:247) (281:281:281))
        (PORT datab (738:738:738) (731:731:731))
        (PORT datac (211:211:211) (239:239:239))
        (PORT datad (215:215:215) (230:230:230))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_en\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (249:249:249) (274:274:274))
        (PORT datab (217:217:217) (233:233:233))
        (PORT datac (221:221:221) (246:246:246))
        (PORT datad (220:220:220) (237:237:237))
        (IOPATH dataa combout (295:295:295) (310:310:310))
        (IOPATH datab combout (300:300:300) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3231:3231:3231) (3399:3399:3399))
        (PORT datab (3101:3101:3101) (3227:3227:3227))
        (PORT datac (3355:3355:3355) (3488:3488:3488))
        (PORT datad (1167:1167:1167) (1122:1122:1122))
        (IOPATH dataa combout (343:343:343) (378:378:378))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_en\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (694:694:694) (643:643:643))
        (PORT datab (698:698:698) (636:636:636))
        (PORT datad (922:922:922) (841:841:841))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (352:352:352) (367:367:367))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_en)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1578:1578:1578))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4614:4614:4614) (4698:4698:4698))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[5\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT datab (1255:1255:1255) (1154:1154:1154))
        (PORT datad (209:209:209) (222:222:222))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|always1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (792:792:792) (782:782:782))
        (PORT datab (401:401:401) (382:382:382))
        (PORT datac (374:374:374) (355:355:355))
        (PORT datad (386:386:386) (354:354:354))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|always1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (442:442:442) (404:404:404))
        (PORT datab (436:436:436) (405:405:405))
        (PORT datac (605:605:605) (533:533:533))
        (PORT datad (381:381:381) (360:360:360))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|always1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (363:363:363))
        (PORT datab (453:453:453) (416:416:416))
        (PORT datac (380:380:380) (368:368:368))
        (PORT datad (746:746:746) (742:742:742))
        (IOPATH dataa combout (297:297:297) (310:310:310))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|always1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (282:282:282))
        (PORT datab (244:244:244) (269:269:269))
        (PORT datac (221:221:221) (247:247:247))
        (PORT datad (220:220:220) (238:238:238))
        (IOPATH dataa combout (319:319:319) (310:310:310))
        (IOPATH datab combout (329:329:329) (328:328:328))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|always1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (240:240:240))
        (PORT datab (216:216:216) (232:232:232))
        (PORT datac (189:189:189) (207:207:207))
        (PORT datad (385:385:385) (353:353:353))
        (IOPATH dataa combout (297:297:297) (310:310:310))
        (IOPATH datab combout (303:303:303) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|always1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (362:362:362))
        (PORT datab (435:435:435) (404:404:404))
        (PORT datac (572:572:572) (503:503:503))
        (PORT datad (375:375:375) (352:352:352))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|always1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (380:380:380) (350:350:350))
        (PORT datac (392:392:392) (363:363:363))
        (PORT datad (188:188:188) (201:201:201))
        (IOPATH datab combout (329:329:329) (328:328:328))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[5\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3230:3230:3230) (3398:3398:3398))
        (PORT datab (3102:3102:3102) (3228:3228:3228))
        (PORT datac (3354:3354:3354) (3487:3487:3487))
        (PORT datad (1167:1167:1167) (1122:1122:1122))
        (IOPATH dataa combout (319:319:319) (310:310:310))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[5\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3230:3230:3230) (3399:3399:3399))
        (PORT datab (1253:1253:1253) (1152:1152:1152))
        (PORT datad (1167:1167:1167) (1122:1122:1122))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[5\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (840:840:840) (737:737:737))
        (PORT datab (1131:1131:1131) (1004:1004:1004))
        (PORT datac (350:350:350) (320:320:320))
        (PORT datad (340:340:340) (312:312:312))
        (IOPATH dataa combout (295:295:295) (310:310:310))
        (IOPATH datab combout (300:300:300) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1935:1935:1935))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4172:4172:4172) (4322:4322:4322))
        (PORT sclr (890:890:890) (905:905:905))
        (PORT ena (831:831:831) (811:811:811))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (279:279:279) (336:336:336))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1935:1935:1935))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4172:4172:4172) (4322:4322:4322))
        (PORT sclr (890:890:890) (905:905:905))
        (PORT ena (831:831:831) (811:811:811))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[2\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (343:343:343))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1935:1935:1935))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4172:4172:4172) (4322:4322:4322))
        (PORT sclr (890:890:890) (905:905:905))
        (PORT ena (831:831:831) (811:811:811))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[3\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (280:280:280) (337:337:337))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1935:1935:1935))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4172:4172:4172) (4322:4322:4322))
        (PORT sclr (890:890:890) (905:905:905))
        (PORT ena (831:831:831) (811:811:811))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[4\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (343:343:343))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1935:1935:1935))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4172:4172:4172) (4322:4322:4322))
        (PORT sclr (890:890:890) (905:905:905))
        (PORT ena (831:831:831) (811:811:811))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[5\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (343:343:343))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1935:1935:1935))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4172:4172:4172) (4322:4322:4322))
        (PORT sclr (890:890:890) (905:905:905))
        (PORT ena (831:831:831) (811:811:811))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[6\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (281:281:281) (336:336:336))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1935:1935:1935))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4172:4172:4172) (4322:4322:4322))
        (PORT sclr (890:890:890) (905:905:905))
        (PORT ena (831:831:831) (811:811:811))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[7\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (281:281:281) (336:336:336))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1935:1935:1935))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4172:4172:4172) (4322:4322:4322))
        (PORT sclr (890:890:890) (905:905:905))
        (PORT ena (831:831:831) (811:811:811))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[8\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (281:281:281) (337:337:337))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1935:1935:1935))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4172:4172:4172) (4322:4322:4322))
        (PORT sclr (890:890:890) (905:905:905))
        (PORT ena (831:831:831) (811:811:811))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[9\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (281:281:281) (337:337:337))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1935:1935:1935))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4172:4172:4172) (4322:4322:4322))
        (PORT sclr (890:890:890) (905:905:905))
        (PORT ena (831:831:831) (811:811:811))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[10\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (344:344:344))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1935:1935:1935))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4172:4172:4172) (4322:4322:4322))
        (PORT sclr (890:890:890) (905:905:905))
        (PORT ena (831:831:831) (811:811:811))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[11\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (281:281:281) (337:337:337))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1935:1935:1935))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4172:4172:4172) (4322:4322:4322))
        (PORT sclr (890:890:890) (905:905:905))
        (PORT ena (831:831:831) (811:811:811))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[12\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (344:344:344))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1935:1935:1935))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4172:4172:4172) (4322:4322:4322))
        (PORT sclr (890:890:890) (905:905:905))
        (PORT ena (831:831:831) (811:811:811))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[13\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (280:280:280) (337:337:337))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1935:1935:1935))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4172:4172:4172) (4322:4322:4322))
        (PORT sclr (890:890:890) (905:905:905))
        (PORT ena (831:831:831) (811:811:811))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom_addr\[14\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (283:283:283) (345:345:345))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom_addr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1949:1949:1949) (1935:1935:1935))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4172:4172:4172) (4322:4322:4322))
        (PORT sclr (890:890:890) (905:905:905))
        (PORT ena (831:831:831) (811:811:811))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1563:1563:1563))
        (PORT asdata (1670:1670:1670) (1598:1598:1598))
        (PORT ena (3024:3024:3024) (2799:2799:2799))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|out_address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1563:1563:1563))
        (PORT asdata (590:590:590) (647:647:647))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1294:1294:1294) (1225:1225:1225))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1563:1563:1563))
        (PORT d (78:78:78) (87:87:87))
        (PORT ena (3024:3024:3024) (2799:2799:2799))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|out_address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1563:1563:1563))
        (PORT asdata (591:591:591) (648:648:648))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|rden_a_store)
    (DELAY
      (ABSOLUTE
        (PORT clk (1549:1549:1549) (1563:1563:1563))
        (PORT asdata (2709:2709:2709) (2505:2505:2505))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode420w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1361:1361:1361) (1281:1281:1281))
        (PORT datab (2387:2387:2387) (2174:2174:2174))
        (PORT datad (1292:1292:1292) (1222:1222:1222))
        (IOPATH dataa combout (357:357:357) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (352:352:352) (367:367:367))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3165:3165:3165) (2955:2955:2955))
        (PORT d[1] (4215:4215:4215) (3981:3981:3981))
        (PORT d[2] (4084:4084:4084) (3992:3992:3992))
        (PORT d[3] (2807:2807:2807) (2663:2663:2663))
        (PORT d[4] (4081:4081:4081) (3955:3955:3955))
        (PORT d[5] (3141:3141:3141) (2970:2970:2970))
        (PORT d[6] (2890:2890:2890) (2788:2788:2788))
        (PORT d[7] (5006:5006:5006) (4685:4685:4685))
        (PORT d[8] (3129:3129:3129) (3057:3057:3057))
        (PORT d[9] (2434:2434:2434) (2272:2272:2272))
        (PORT d[10] (3069:3069:3069) (2885:2885:2885))
        (PORT d[11] (3143:3143:3143) (2969:2969:2969))
        (PORT d[12] (2067:2067:2067) (2034:2034:2034))
        (PORT clk (1889:1889:1889) (1927:1927:1927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a64.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2854:2854:2854) (2702:2702:2702))
        (PORT clk (1889:1889:1889) (1927:1927:1927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1927:1927:1927))
        (PORT d[0] (3127:3127:3127) (3007:3007:3007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1928:1928:1928))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a64.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1886:1886:1886))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1039:1039:1039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1040:1040:1040))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1040:1040:1040))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1040:1040:1040))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode399w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1361:1361:1361) (1281:1281:1281))
        (PORT datab (2386:2386:2386) (2172:2172:2172))
        (PORT datac (240:240:240) (305:305:305))
        (PORT datad (1291:1291:1291) (1222:1222:1222))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4520:4520:4520) (4256:4256:4256))
        (PORT d[1] (4909:4909:4909) (4601:4601:4601))
        (PORT d[2] (4642:4642:4642) (4494:4494:4494))
        (PORT d[3] (3839:3839:3839) (3690:3690:3690))
        (PORT d[4] (4781:4781:4781) (4641:4641:4641))
        (PORT d[5] (4931:4931:4931) (4603:4603:4603))
        (PORT d[6] (3026:3026:3026) (2932:2932:2932))
        (PORT d[7] (3134:3134:3134) (2908:2908:2908))
        (PORT d[8] (3344:3344:3344) (3236:3236:3236))
        (PORT d[9] (2032:2032:2032) (1994:1994:1994))
        (PORT d[10] (4642:4642:4642) (4298:4298:4298))
        (PORT d[11] (4388:4388:4388) (4197:4197:4197))
        (PORT d[12] (2365:2365:2365) (2307:2307:2307))
        (PORT clk (1866:1866:1866) (1904:1904:1904))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a16.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2748:2748:2748) (2674:2674:2674))
        (PORT clk (1866:1866:1866) (1904:1904:1904))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1904:1904:1904))
        (PORT d[0] (4223:4223:4223) (4016:4016:4016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1905:1905:1905))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a16.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1863:1863:1863))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1019:1019:1019) (1016:1016:1016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1020:1020:1020) (1017:1017:1017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1020:1020:1020) (1017:1017:1017))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1020:1020:1020) (1017:1017:1017))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[16\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2390:2390:2390) (2334:2334:2334))
        (PORT datab (2376:2376:2376) (2307:2307:2307))
        (PORT datac (2221:2221:2221) (2087:2087:2087))
        (PORT datad (2219:2219:2219) (1994:1994:1994))
        (IOPATH dataa combout (357:357:357) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode412w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1354:1354:1354) (1273:1273:1273))
        (PORT datab (2394:2394:2394) (2182:2182:2182))
        (PORT datac (245:245:245) (310:310:310))
        (PORT datad (1294:1294:1294) (1224:1224:1224))
        (IOPATH dataa combout (320:320:320) (333:333:333))
        (IOPATH datab combout (319:319:319) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3938:3938:3938) (3709:3709:3709))
        (PORT d[1] (3144:3144:3144) (2882:2882:2882))
        (PORT d[2] (3956:3956:3956) (3828:3828:3828))
        (PORT d[3] (3143:3143:3143) (2973:2973:2973))
        (PORT d[4] (4189:4189:4189) (4081:4081:4081))
        (PORT d[5] (2799:2799:2799) (2668:2668:2668))
        (PORT d[6] (3144:3144:3144) (3090:3090:3090))
        (PORT d[7] (3651:3651:3651) (3372:3372:3372))
        (PORT d[8] (2672:2672:2672) (2587:2587:2587))
        (PORT d[9] (2713:2713:2713) (2658:2658:2658))
        (PORT d[10] (3116:3116:3116) (2974:2974:2974))
        (PORT d[11] (5113:5113:5113) (4901:4901:4901))
        (PORT d[12] (3253:3253:3253) (3114:3114:3114))
        (PORT clk (1861:1861:1861) (1898:1898:1898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a40.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3729:3729:3729) (3619:3619:3619))
        (PORT clk (1861:1861:1861) (1898:1898:1898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1898:1898:1898))
        (PORT d[0] (3297:3297:3297) (3134:3134:3134))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a40.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1857:1857:1857))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1014:1014:1014) (1010:1010:1010))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1015:1015:1015) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1015:1015:1015) (1011:1011:1011))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1015:1015:1015) (1011:1011:1011))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode428w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1361:1361:1361) (1281:1281:1281))
        (PORT datab (2388:2388:2388) (2174:2174:2174))
        (PORT datac (241:241:241) (306:306:306))
        (PORT datad (1292:1292:1292) (1222:1222:1222))
        (IOPATH dataa combout (321:321:321) (310:310:310))
        (IOPATH datab combout (300:300:300) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1632:1632:1632) (1569:1569:1569))
        (PORT d[1] (1689:1689:1689) (1624:1624:1624))
        (PORT d[2] (3899:3899:3899) (3775:3775:3775))
        (PORT d[3] (5666:5666:5666) (5253:5253:5253))
        (PORT d[4] (3713:3713:3713) (3556:3556:3556))
        (PORT d[5] (2698:2698:2698) (2600:2600:2600))
        (PORT d[6] (3239:3239:3239) (3113:3113:3113))
        (PORT d[7] (6172:6172:6172) (5783:5783:5783))
        (PORT d[8] (5069:5069:5069) (4913:4913:4913))
        (PORT d[9] (3270:3270:3270) (3150:3150:3150))
        (PORT d[10] (5286:5286:5286) (5008:5008:5008))
        (PORT d[11] (4864:4864:4864) (4688:4688:4688))
        (PORT d[12] (2581:2581:2581) (2468:2468:2468))
        (PORT clk (1876:1876:1876) (1914:1914:1914))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a88.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3676:3676:3676) (3544:3544:3544))
        (PORT clk (1876:1876:1876) (1914:1914:1914))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1876:1876:1876) (1914:1914:1914))
        (PORT d[0] (4685:4685:4685) (4426:4426:4426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1915:1915:1915))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a88.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1873:1873:1873))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1029:1029:1029) (1026:1026:1026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1030:1030:1030) (1027:1027:1027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1030:1030:1030) (1027:1027:1027))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1030:1030:1030) (1027:1027:1027))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[16\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (586:586:586) (533:533:533))
        (PORT datab (2952:2952:2952) (2729:2729:2729))
        (PORT datac (3574:3574:3574) (3424:3424:3424))
        (PORT datad (3166:3166:3166) (2893:2893:2893))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3341:3341:3341) (3419:3419:3419))
        (PORT datab (2891:2891:2891) (3051:3051:3051))
        (PORT datac (3601:3601:3601) (3685:3685:3685))
        (PORT datad (1933:1933:1933) (1884:1884:1884))
        (IOPATH dataa combout (295:295:295) (316:316:316))
        (IOPATH datab combout (300:300:300) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3342:3342:3342) (3420:3420:3420))
        (PORT datab (2892:2892:2892) (3051:3051:3051))
        (PORT datac (3601:3601:3601) (3685:3685:3685))
        (PORT datad (1932:1932:1932) (1884:1884:1884))
        (IOPATH dataa combout (333:333:333) (350:350:350))
        (IOPATH datab combout (334:334:334) (363:363:363))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4201:4201:4201) (3943:3943:3943))
        (PORT d[1] (3468:3468:3468) (3207:3207:3207))
        (PORT d[2] (4122:4122:4122) (3928:3928:3928))
        (PORT d[3] (3159:3159:3159) (2985:2985:2985))
        (PORT d[4] (3763:3763:3763) (3626:3626:3626))
        (PORT d[5] (2773:2773:2773) (2639:2639:2639))
        (PORT d[6] (3291:3291:3291) (3200:3200:3200))
        (PORT d[7] (6056:6056:6056) (5732:5732:5732))
        (PORT d[8] (3132:3132:3132) (3088:3088:3088))
        (PORT d[9] (3595:3595:3595) (3494:3494:3494))
        (PORT d[10] (3432:3432:3432) (3268:3268:3268))
        (PORT d[11] (4524:4524:4524) (4357:4357:4357))
        (PORT d[12] (3265:3265:3265) (3245:3245:3245))
        (PORT clk (1862:1862:1862) (1903:1903:1903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a78.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2336:2336:2336) (2126:2126:2126))
        (PORT clk (1862:1862:1862) (1903:1903:1903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1903:1903:1903))
        (PORT d[0] (3420:3420:3420) (3220:3220:3220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a78.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1862:1862:1862))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1015:1015:1015) (1015:1015:1015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1016:1016:1016) (1016:1016:1016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1016:1016:1016) (1016:1016:1016))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1016:1016:1016) (1016:1016:1016))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4195:4195:4195) (3941:3941:3941))
        (PORT d[1] (3727:3727:3727) (3428:3428:3428))
        (PORT d[2] (3850:3850:3850) (3682:3682:3682))
        (PORT d[3] (2764:2764:2764) (2608:2608:2608))
        (PORT d[4] (4038:4038:4038) (3873:3873:3873))
        (PORT d[5] (2734:2734:2734) (2600:2600:2600))
        (PORT d[6] (3015:3015:3015) (2933:2933:2933))
        (PORT d[7] (6089:6089:6089) (5757:5757:5757))
        (PORT d[8] (3137:3137:3137) (3088:3088:3088))
        (PORT d[9] (3290:3290:3290) (3200:3200:3200))
        (PORT d[10] (3121:3121:3121) (2980:2980:2980))
        (PORT d[11] (4558:4558:4558) (4390:4390:4390))
        (PORT d[12] (3218:3218:3218) (3204:3204:3204))
        (PORT clk (1870:1870:1870) (1908:1908:1908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a30.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2637:2637:2637) (2407:2407:2407))
        (PORT clk (1870:1870:1870) (1908:1908:1908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1908:1908:1908))
        (PORT d[0] (3399:3399:3399) (3270:3270:3270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1909:1909:1909))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a30.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1867:1867:1867))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1023:1023:1023) (1020:1020:1020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1024:1024:1024) (1021:1021:1021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1024:1024:1024) (1021:1021:1021))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1024:1024:1024) (1021:1021:1021))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1292:1292:1292) (1237:1237:1237))
        (PORT d[1] (4591:4591:4591) (4238:4238:4238))
        (PORT d[2] (3897:3897:3897) (3765:3765:3765))
        (PORT d[3] (3472:3472:3472) (3286:3286:3286))
        (PORT d[4] (3752:3752:3752) (3619:3619:3619))
        (PORT d[5] (3114:3114:3114) (2961:2961:2961))
        (PORT d[6] (3375:3375:3375) (3276:3276:3276))
        (PORT d[7] (5732:5732:5732) (5427:5427:5427))
        (PORT d[8] (3784:3784:3784) (3708:3708:3708))
        (PORT d[9] (4210:4210:4210) (4073:4073:4073))
        (PORT d[10] (4012:4012:4012) (3829:3829:3829))
        (PORT d[11] (4857:4857:4857) (4664:4664:4664))
        (PORT d[12] (3245:3245:3245) (3120:3120:3120))
        (PORT clk (1868:1868:1868) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a6.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1467:1467:1467) (1331:1331:1331))
        (PORT clk (1868:1868:1868) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1906:1906:1906))
        (PORT d[0] (1486:1486:1486) (1418:1418:1418))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a6.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1865:1865:1865))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1021:1021:1021) (1018:1018:1018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1022:1022:1022) (1019:1019:1019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1022:1022:1022) (1019:1019:1019))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1022:1022:1022) (1019:1019:1019))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4070:4070:4070) (3884:3884:3884))
        (PORT d[1] (5275:5275:5275) (5026:5026:5026))
        (PORT d[2] (4498:4498:4498) (4410:4410:4410))
        (PORT d[3] (4957:4957:4957) (4578:4578:4578))
        (PORT d[4] (3657:3657:3657) (3518:3518:3518))
        (PORT d[5] (2006:2006:2006) (1932:1932:1932))
        (PORT d[6] (2574:2574:2574) (2454:2454:2454))
        (PORT d[7] (5532:5532:5532) (5168:5168:5168))
        (PORT d[8] (4074:4074:4074) (3968:3968:3968))
        (PORT d[9] (2656:2656:2656) (2574:2574:2574))
        (PORT d[10] (4268:4268:4268) (4040:4040:4040))
        (PORT d[11] (4910:4910:4910) (4728:4728:4728))
        (PORT d[12] (1908:1908:1908) (1836:1836:1836))
        (PORT clk (1853:1853:1853) (1893:1893:1893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a54.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3032:3032:3032) (2919:2919:2919))
        (PORT clk (1853:1853:1853) (1893:1893:1893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1893:1893:1893))
        (PORT d[0] (2354:2354:2354) (2222:2222:2222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1854:1854:1854) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a54.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1852:1852:1852))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1006:1006:1006) (1005:1005:1005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1007:1007:1007) (1006:1006:1006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1007:1007:1007) (1006:1006:1006))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1007:1007:1007) (1006:1006:1006))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2145:2145:2145) (2011:2011:2011))
        (PORT datab (1874:1874:1874) (1676:1676:1676))
        (PORT datac (2173:2173:2173) (2077:2077:2077))
        (PORT datad (1915:1915:1915) (1802:1802:1802))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[6\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2551:2551:2551) (2365:2365:2365))
        (PORT datab (2530:2530:2530) (2351:2351:2351))
        (PORT datac (2962:2962:2962) (2754:2754:2754))
        (PORT datad (592:592:592) (536:536:536))
        (IOPATH dataa combout (321:321:321) (310:310:310))
        (IOPATH datab combout (356:356:356) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4251:4251:4251) (3994:3994:3994))
        (PORT d[1] (3702:3702:3702) (3405:3405:3405))
        (PORT d[2] (3823:3823:3823) (3662:3662:3662))
        (PORT d[3] (2771:2771:2771) (2610:2610:2610))
        (PORT d[4] (3713:3713:3713) (3585:3585:3585))
        (PORT d[5] (2740:2740:2740) (2606:2606:2606))
        (PORT d[6] (2985:2985:2985) (2914:2914:2914))
        (PORT d[7] (5769:5769:5769) (5459:5459:5459))
        (PORT d[8] (3076:3076:3076) (3019:3019:3019))
        (PORT d[9] (3262:3262:3262) (3167:3167:3167))
        (PORT d[10] (3089:3089:3089) (2949:2949:2949))
        (PORT d[11] (4591:4591:4591) (4417:4417:4417))
        (PORT d[12] (2965:2965:2965) (2973:2973:2973))
        (PORT clk (1873:1873:1873) (1910:1910:1910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a28.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2647:2647:2647) (2416:2416:2416))
        (PORT clk (1873:1873:1873) (1910:1910:1910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1910:1910:1910))
        (PORT d[0] (3444:3444:3444) (3308:3308:3308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1911:1911:1911))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a28.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1869:1869:1869))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1026:1026:1026) (1022:1022:1022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1023:1023:1023))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1023:1023:1023))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1023:1023:1023))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1298:1298:1298) (1236:1236:1236))
        (PORT d[1] (1357:1357:1357) (1302:1302:1302))
        (PORT d[2] (3842:3842:3842) (3710:3710:3710))
        (PORT d[3] (3489:3489:3489) (3300:3300:3300))
        (PORT d[4] (3744:3744:3744) (3610:3610:3610))
        (PORT d[5] (3075:3075:3075) (2924:2924:2924))
        (PORT d[6] (2989:2989:2989) (2901:2901:2901))
        (PORT d[7] (6016:6016:6016) (5688:5688:5688))
        (PORT d[8] (3442:3442:3442) (3381:3381:3381))
        (PORT d[9] (3908:3908:3908) (3787:3787:3787))
        (PORT d[10] (3746:3746:3746) (3570:3570:3570))
        (PORT d[11] (4586:4586:4586) (4411:4411:4411))
        (PORT d[12] (3507:3507:3507) (3360:3360:3360))
        (PORT clk (1862:1862:1862) (1903:1903:1903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a4.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2029:2029:2029) (1827:1827:1827))
        (PORT clk (1862:1862:1862) (1903:1903:1903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1903:1903:1903))
        (PORT d[0] (1773:1773:1773) (1683:1683:1683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a4.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1862:1862:1862))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1015:1015:1015) (1015:1015:1015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1016:1016:1016) (1016:1016:1016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1016:1016:1016) (1016:1016:1016))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1016:1016:1016) (1016:1016:1016))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1025:1025:1025) (981:981:981))
        (PORT d[1] (1004:1004:1004) (945:945:945))
        (PORT d[2] (3881:3881:3881) (3747:3747:3747))
        (PORT d[3] (3820:3820:3820) (3612:3612:3612))
        (PORT d[4] (4055:4055:4055) (3880:3880:3880))
        (PORT d[5] (3346:3346:3346) (3213:3213:3213))
        (PORT d[6] (3682:3682:3682) (3568:3568:3568))
        (PORT d[7] (6006:6006:6006) (5675:5675:5675))
        (PORT d[8] (4113:4113:4113) (4010:4010:4010))
        (PORT d[9] (3939:3939:3939) (3797:3797:3797))
        (PORT d[10] (4052:4052:4052) (3863:3863:3863))
        (PORT d[11] (1035:1035:1035) (995:995:995))
        (PORT d[12] (3236:3236:3236) (3109:3109:3109))
        (PORT clk (1873:1873:1873) (1910:1910:1910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a52.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2040:2040:2040) (1850:1850:1850))
        (PORT clk (1873:1873:1873) (1910:1910:1910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1910:1910:1910))
        (PORT d[0] (1522:1522:1522) (1451:1451:1451))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1911:1911:1911))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a52.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1869:1869:1869))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1026:1026:1026) (1022:1022:1022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1023:1023:1023))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1023:1023:1023))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1023:1023:1023))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1936:1936:1936) (1839:1839:1839))
        (PORT datab (1291:1291:1291) (1169:1169:1169))
        (PORT datad (1578:1578:1578) (1447:1447:1447))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (352:352:352) (367:367:367))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4156:4156:4156) (3871:3871:3871))
        (PORT d[1] (4535:4535:4535) (4169:4169:4169))
        (PORT d[2] (3887:3887:3887) (3723:3723:3723))
        (PORT d[3] (3140:3140:3140) (2969:2969:2969))
        (PORT d[4] (3739:3739:3739) (3601:3601:3601))
        (PORT d[5] (2757:2757:2757) (2627:2627:2627))
        (PORT d[6] (3360:3360:3360) (3253:3253:3253))
        (PORT d[7] (5732:5732:5732) (5426:5426:5426))
        (PORT d[8] (3459:3459:3459) (3399:3399:3399))
        (PORT d[9] (3891:3891:3891) (3775:3775:3775))
        (PORT d[10] (3436:3436:3436) (3281:3281:3281))
        (PORT d[11] (4286:4286:4286) (4140:4140:4140))
        (PORT d[12] (3263:3263:3263) (3254:3254:3254))
        (PORT clk (1858:1858:1858) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a76.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2278:2278:2278) (2061:2061:2061))
        (PORT clk (1858:1858:1858) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1894:1894:1894))
        (PORT d[0] (3705:3705:3705) (3471:3471:3471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a76.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1853:1853:1853))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1011:1011:1011) (1006:1006:1006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1007:1007:1007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1007:1007:1007))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1007:1007:1007))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[4\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2814:2814:2814) (2658:2658:2658))
        (PORT datab (2398:2398:2398) (2198:2198:2198))
        (PORT datac (879:879:879) (812:812:812))
        (PORT datad (2628:2628:2628) (2403:2403:2403))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4082:4082:4082) (3896:3896:3896))
        (PORT d[1] (5291:5291:5291) (5054:5054:5054))
        (PORT d[2] (4785:4785:4785) (4683:4683:4683))
        (PORT d[3] (5028:5028:5028) (4648:4648:4648))
        (PORT d[4] (3703:3703:3703) (3566:3566:3566))
        (PORT d[5] (2029:2029:2029) (1958:1958:1958))
        (PORT d[6] (2561:2561:2561) (2448:2448:2448))
        (PORT d[7] (5864:5864:5864) (5485:5485:5485))
        (PORT d[8] (4367:4367:4367) (4241:4241:4241))
        (PORT d[9] (2638:2638:2638) (2558:2558:2558))
        (PORT d[10] (4294:4294:4294) (4061:4061:4061))
        (PORT d[11] (5196:5196:5196) (4995:4995:4995))
        (PORT d[12] (1950:1950:1950) (1881:1881:1881))
        (PORT clk (1862:1862:1862) (1903:1903:1903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a79.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3340:3340:3340) (3221:3221:3221))
        (PORT clk (1862:1862:1862) (1903:1903:1903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1903:1903:1903))
        (PORT d[0] (4089:4089:4089) (3861:3861:3861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a79.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1862:1862:1862))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1015:1015:1015) (1015:1015:1015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1016:1016:1016) (1016:1016:1016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1016:1016:1016) (1016:1016:1016))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1016:1016:1016) (1016:1016:1016))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3727:3727:3727) (3555:3555:3555))
        (PORT d[1] (4973:4973:4973) (4746:4746:4746))
        (PORT d[2] (5042:5042:5042) (4897:4897:4897))
        (PORT d[3] (4629:4629:4629) (4265:4265:4265))
        (PORT d[4] (3435:3435:3435) (3330:3330:3330))
        (PORT d[5] (2035:2035:2035) (1964:1964:1964))
        (PORT d[6] (2323:2323:2323) (2253:2253:2253))
        (PORT d[7] (5279:5279:5279) (4911:4911:4911))
        (PORT d[8] (3733:3733:3733) (3641:3641:3641))
        (PORT d[9] (2633:2633:2633) (2538:2538:2538))
        (PORT d[10] (3950:3950:3950) (3740:3740:3740))
        (PORT d[11] (4602:4602:4602) (4442:4442:4442))
        (PORT d[12] (1741:1741:1741) (1713:1713:1713))
        (PORT clk (1865:1865:1865) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a55.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2688:2688:2688) (2602:2602:2602))
        (PORT clk (1865:1865:1865) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1906:1906:1906))
        (PORT d[0] (2674:2674:2674) (2530:2530:2530))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a55.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1865:1865:1865))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1018:1018:1018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1019:1019:1019) (1019:1019:1019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1019:1019:1019) (1019:1019:1019))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1019:1019:1019) (1019:1019:1019))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4221:4221:4221) (3965:3965:3965))
        (PORT d[1] (4569:4569:4569) (4212:4212:4212))
        (PORT d[2] (3854:3854:3854) (3722:3722:3722))
        (PORT d[3] (3122:3122:3122) (2948:2948:2948))
        (PORT d[4] (3755:3755:3755) (3617:3617:3617))
        (PORT d[5] (2797:2797:2797) (2667:2667:2667))
        (PORT d[6] (3321:3321:3321) (3220:3220:3220))
        (PORT d[7] (6367:6367:6367) (6023:6023:6023))
        (PORT d[8] (3466:3466:3466) (3407:3407:3407))
        (PORT d[9] (3930:3930:3930) (3811:3811:3811))
        (PORT d[10] (3713:3713:3713) (3541:3541:3541))
        (PORT d[11] (4544:4544:4544) (4380:4380:4380))
        (PORT d[12] (3511:3511:3511) (3364:3364:3364))
        (PORT clk (1858:1858:1858) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a7.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2028:2028:2028) (1837:1837:1837))
        (PORT clk (1858:1858:1858) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1894:1894:1894))
        (PORT d[0] (1814:1814:1814) (1718:1718:1718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a7.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1853:1853:1853))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1011:1011:1011) (1006:1006:1006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1007:1007:1007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1007:1007:1007))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1007:1007:1007))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4208:4208:4208) (3949:3949:3949))
        (PORT d[1] (3720:3720:3720) (3422:3422:3422))
        (PORT d[2] (3565:3565:3565) (3425:3425:3425))
        (PORT d[3] (2798:2798:2798) (2641:2641:2641))
        (PORT d[4] (3795:3795:3795) (3656:3656:3656))
        (PORT d[5] (2710:2710:2710) (2560:2560:2560))
        (PORT d[6] (3316:3316:3316) (3220:3220:3220))
        (PORT d[7] (6079:6079:6079) (5753:5753:5753))
        (PORT d[8] (3122:3122:3122) (3077:3077:3077))
        (PORT d[9] (3586:3586:3586) (3483:3483:3483))
        (PORT d[10] (3392:3392:3392) (3232:3232:3232))
        (PORT d[11] (4600:4600:4600) (4431:4431:4431))
        (PORT d[12] (2941:2941:2941) (2953:2953:2953))
        (PORT clk (1868:1868:1868) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a31.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2656:2656:2656) (2414:2414:2414))
        (PORT clk (1868:1868:1868) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1906:1906:1906))
        (PORT d[0] (3062:3062:3062) (2939:2939:2939))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a31.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1865:1865:1865))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1021:1021:1021) (1018:1018:1018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1022:1022:1022) (1019:1019:1019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1022:1022:1022) (1019:1019:1019))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1022:1022:1022) (1019:1019:1019))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1934:1934:1934) (1836:1836:1836))
        (PORT datab (1494:1494:1494) (1363:1363:1363))
        (PORT datac (2110:2110:2110) (1975:1975:1975))
        (PORT datad (1731:1731:1731) (1578:1578:1578))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[7\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2588:2588:2588) (2445:2445:2445))
        (PORT datab (2468:2468:2468) (2297:2297:2297))
        (PORT datac (987:987:987) (902:902:902))
        (PORT datad (3218:3218:3218) (3117:3117:3117))
        (IOPATH dataa combout (321:321:321) (310:310:310))
        (IOPATH datab combout (319:319:319) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3923:3923:3923) (3690:3690:3690))
        (PORT d[1] (4246:4246:4246) (3902:3902:3902))
        (PORT d[2] (4121:4121:4121) (3928:3928:3928))
        (PORT d[3] (2799:2799:2799) (2642:2642:2642))
        (PORT d[4] (3737:3737:3737) (3603:3603:3603))
        (PORT d[5] (2479:2479:2479) (2354:2354:2354))
        (PORT d[6] (3315:3315:3315) (3222:3222:3222))
        (PORT d[7] (6055:6055:6055) (5731:5731:5731))
        (PORT d[8] (3131:3131:3131) (3087:3087:3087))
        (PORT d[9] (3563:3563:3563) (3462:3462:3462))
        (PORT d[10] (3399:3399:3399) (3239:3239:3239))
        (PORT d[11] (4562:4562:4562) (4395:4395:4395))
        (PORT d[12] (3290:3290:3290) (3276:3276:3276))
        (PORT clk (1865:1865:1865) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a29.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2326:2326:2326) (2109:2109:2109))
        (PORT clk (1865:1865:1865) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1906:1906:1906))
        (PORT d[0] (3696:3696:3696) (3538:3538:3538))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a29.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1865:1865:1865))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1018:1018:1018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1019:1019:1019) (1019:1019:1019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1019:1019:1019) (1019:1019:1019))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1019:1019:1019) (1019:1019:1019))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1293:1293:1293) (1235:1235:1235))
        (PORT d[1] (4889:4889:4889) (4515:4515:4515))
        (PORT d[2] (3880:3880:3880) (3743:3743:3743))
        (PORT d[3] (3801:3801:3801) (3596:3596:3596))
        (PORT d[4] (4052:4052:4052) (3877:3877:3877))
        (PORT d[5] (3347:3347:3347) (3212:3212:3212))
        (PORT d[6] (3715:3715:3715) (3597:3597:3597))
        (PORT d[7] (6037:6037:6037) (5704:5704:5704))
        (PORT d[8] (4093:4093:4093) (3995:3995:3995))
        (PORT d[9] (3574:3574:3574) (3446:3446:3446))
        (PORT d[10] (4058:4058:4058) (3868:3868:3868))
        (PORT d[11] (5199:5199:5199) (5006:5006:5006))
        (PORT d[12] (3221:3221:3221) (3091:3091:3091))
        (PORT clk (1873:1873:1873) (1912:1912:1912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a5.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2073:2073:2073) (1882:1882:1882))
        (PORT clk (1873:1873:1873) (1912:1912:1912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1912:1912:1912))
        (PORT d[0] (3489:3489:3489) (3271:3271:3271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1913:1913:1913))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a5.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1871:1871:1871))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1026:1026:1026) (1024:1024:1024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1025:1025:1025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1025:1025:1025))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1025:1025:1025))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1505:1505:1505) (1332:1332:1332))
        (PORT datab (1833:1833:1833) (1726:1726:1726))
        (PORT datac (1889:1889:1889) (1798:1798:1798))
        (PORT datad (1583:1583:1583) (1449:1449:1449))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (356:356:356) (328:328:328))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4121:4121:4121) (3931:3931:3931))
        (PORT d[1] (5549:5549:5549) (5261:5261:5261))
        (PORT d[2] (5337:5337:5337) (5171:5171:5171))
        (PORT d[3] (4971:4971:4971) (4594:4594:4594))
        (PORT d[4] (3734:3734:3734) (3608:3608:3608))
        (PORT d[5] (1989:1989:1989) (1920:1920:1920))
        (PORT d[6] (2611:2611:2611) (2493:2493:2493))
        (PORT d[7] (5533:5533:5533) (5169:5169:5169))
        (PORT d[8] (4074:4074:4074) (3969:3969:3969))
        (PORT d[9] (2619:2619:2619) (2539:2539:2539))
        (PORT d[10] (4038:4038:4038) (3830:3830:3830))
        (PORT d[11] (4903:4903:4903) (4725:4725:4725))
        (PORT d[12] (2269:2269:2269) (2178:2178:2178))
        (PORT clk (1858:1858:1858) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a77.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3023:3023:3023) (2922:2922:2922))
        (PORT clk (1858:1858:1858) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1894:1894:1894))
        (PORT d[0] (4116:4116:4116) (3886:3886:3886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a77.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1853:1853:1853))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1011:1011:1011) (1006:1006:1006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1007:1007:1007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1007:1007:1007))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1007:1007:1007))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4089:4089:4089) (3900:3900:3900))
        (PORT d[1] (4980:4980:4980) (4747:4747:4747))
        (PORT d[2] (4465:4465:4465) (4378:4378:4378))
        (PORT d[3] (4701:4701:4701) (4338:4338:4338))
        (PORT d[4] (3438:3438:3438) (3316:3316:3316))
        (PORT d[5] (1692:1692:1692) (1643:1643:1643))
        (PORT d[6] (2321:2321:2321) (2232:2232:2232))
        (PORT d[7] (5523:5523:5523) (5158:5158:5158))
        (PORT d[8] (4034:4034:4034) (3930:3930:3930))
        (PORT d[9] (2316:2316:2316) (2258:2258:2258))
        (PORT d[10] (3988:3988:3988) (3783:3783:3783))
        (PORT d[11] (4877:4877:4877) (4699:4699:4699))
        (PORT d[12] (1696:1696:1696) (1640:1640:1640))
        (PORT clk (1858:1858:1858) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a53.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3042:3042:3042) (2937:2937:2937))
        (PORT clk (1858:1858:1858) (1894:1894:1894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1894:1894:1894))
        (PORT d[0] (2678:2678:2678) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1895:1895:1895))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a53.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1853:1853:1853))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1011:1011:1011) (1006:1006:1006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1007:1007:1007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1007:1007:1007))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1007:1007:1007))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[5\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2805:2805:2805) (2553:2553:2553))
        (PORT datab (580:580:580) (522:522:522))
        (PORT datac (2381:2381:2381) (2201:2201:2201))
        (PORT datad (2555:2555:2555) (2411:2411:2411))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[1\]\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1635:1635:1635) (1550:1550:1550))
        (PORT datab (1820:1820:1820) (1674:1674:1674))
        (PORT datac (1660:1660:1660) (1601:1601:1601))
        (PORT datad (1897:1897:1897) (1701:1701:1701))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3903:3903:3903) (3669:3669:3669))
        (PORT d[1] (3820:3820:3820) (3559:3559:3559))
        (PORT d[2] (3810:3810:3810) (3635:3635:3635))
        (PORT d[3] (3255:3255:3255) (3028:3028:3028))
        (PORT d[4] (3814:3814:3814) (3717:3717:3717))
        (PORT d[5] (2741:2741:2741) (2571:2571:2571))
        (PORT d[6] (3949:3949:3949) (3785:3785:3785))
        (PORT d[7] (2756:2756:2756) (2598:2598:2598))
        (PORT d[8] (3093:3093:3093) (3026:3026:3026))
        (PORT d[9] (3776:3776:3776) (3689:3689:3689))
        (PORT d[10] (3336:3336:3336) (3140:3140:3140))
        (PORT d[11] (3171:3171:3171) (3001:3001:3001))
        (PORT d[12] (3419:3419:3419) (3345:3345:3345))
        (PORT clk (1869:1869:1869) (1909:1909:1909))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a26.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4131:4131:4131) (4039:4039:4039))
        (PORT clk (1869:1869:1869) (1909:1909:1909))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1909:1909:1909))
        (PORT d[0] (2669:2669:2669) (2521:2521:2521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a26.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1868:1868:1868))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1022:1022:1022) (1021:1021:1021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1023:1023:1023) (1022:1022:1022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1023:1023:1023) (1022:1022:1022))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1023:1023:1023) (1022:1022:1022))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3903:3903:3903) (3670:3670:3670))
        (PORT d[1] (3531:3531:3531) (3299:3299:3299))
        (PORT d[2] (4134:4134:4134) (3935:3935:3935))
        (PORT d[3] (3576:3576:3576) (3322:3322:3322))
        (PORT d[4] (4107:4107:4107) (3977:3977:3977))
        (PORT d[5] (3074:3074:3074) (2899:2899:2899))
        (PORT d[6] (4006:4006:4006) (3837:3837:3837))
        (PORT d[7] (3052:3052:3052) (2868:2868:2868))
        (PORT d[8] (3130:3130:3130) (3061:3061:3061))
        (PORT d[9] (4090:4090:4090) (3978:3978:3978))
        (PORT d[10] (3369:3369:3369) (3170:3170:3170))
        (PORT d[11] (2897:2897:2897) (2748:2748:2748))
        (PORT d[12] (3727:3727:3727) (3630:3630:3630))
        (PORT clk (1874:1874:1874) (1911:1911:1911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4431:4431:4431) (4323:4323:4323))
        (PORT clk (1874:1874:1874) (1911:1911:1911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1911:1911:1911))
        (PORT d[0] (2668:2668:2668) (2456:2456:2456))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1835:1835:1835) (1870:1870:1870))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1023:1023:1023))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1024:1024:1024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1024:1024:1024))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1024:1024:1024))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3176:3176:3176) (2967:2967:2967))
        (PORT d[1] (3958:3958:3958) (3737:3737:3737))
        (PORT d[2] (4086:4086:4086) (3989:3989:3989))
        (PORT d[3] (2809:2809:2809) (2667:2667:2667))
        (PORT d[4] (4053:4053:4053) (3914:3914:3914))
        (PORT d[5] (2860:2860:2860) (2710:2710:2710))
        (PORT d[6] (2672:2672:2672) (2587:2587:2587))
        (PORT d[7] (4985:4985:4985) (4663:4663:4663))
        (PORT d[8] (2772:2772:2772) (2728:2728:2728))
        (PORT d[9] (2487:2487:2487) (2336:2336:2336))
        (PORT d[10] (3416:3416:3416) (3222:3222:3222))
        (PORT d[11] (3090:3090:3090) (2917:2917:2917))
        (PORT d[12] (2032:2032:2032) (2005:2005:2005))
        (PORT clk (1884:1884:1884) (1923:1923:1923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a50.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2878:2878:2878) (2730:2730:2730))
        (PORT clk (1884:1884:1884) (1923:1923:1923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1923:1923:1923))
        (PORT d[0] (3430:3430:3430) (3286:3286:3286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1924:1924:1924))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a50.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1882:1882:1882))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1037:1037:1037) (1035:1035:1035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1038:1038:1038) (1036:1036:1036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1038:1038:1038) (1036:1036:1036))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1038:1038:1038) (1036:1036:1036))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1892:1892:1892) (1720:1720:1720))
        (PORT datab (2315:2315:2315) (2167:2167:2167))
        (PORT datac (2500:2500:2500) (2497:2497:2497))
        (PORT datad (2132:2132:2132) (1964:1964:1964))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4069:4069:4069) (3893:3893:3893))
        (PORT d[1] (3892:3892:3892) (3677:3677:3677))
        (PORT d[2] (2482:2482:2482) (2344:2344:2344))
        (PORT d[3] (2481:2481:2481) (2345:2345:2345))
        (PORT d[4] (4681:4681:4681) (4521:4521:4521))
        (PORT d[5] (2491:2491:2491) (2354:2354:2354))
        (PORT d[6] (2964:2964:2964) (2847:2847:2847))
        (PORT d[7] (5262:5262:5262) (4917:4917:4917))
        (PORT d[8] (2793:2793:2793) (2746:2746:2746))
        (PORT d[9] (3094:3094:3094) (2913:2913:2913))
        (PORT d[10] (2713:2713:2713) (2556:2556:2556))
        (PORT d[11] (2777:2777:2777) (2617:2617:2617))
        (PORT d[12] (1748:1748:1748) (1731:1731:1731))
        (PORT clk (1874:1874:1874) (1911:1911:1911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a74.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3198:3198:3198) (3039:3039:3039))
        (PORT clk (1874:1874:1874) (1911:1911:1911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1911:1911:1911))
        (PORT d[0] (3849:3849:3849) (3668:3668:3668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a74.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1835:1835:1835) (1870:1870:1870))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1023:1023:1023))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1024:1024:1024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1024:1024:1024))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1024:1024:1024))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[2\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2763:2763:2763) (2533:2533:2533))
        (PORT datab (3186:3186:3186) (3028:3028:3028))
        (PORT datac (582:582:582) (529:529:529))
        (PORT datad (2853:2853:2853) (2649:2649:2649))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1837:1837:1837) (1711:1711:1711))
        (PORT d[1] (5670:5670:5670) (5409:5409:5409))
        (PORT d[2] (5148:5148:5148) (5028:5028:5028))
        (PORT d[3] (5937:5937:5937) (5492:5492:5492))
        (PORT d[4] (3392:3392:3392) (3256:3256:3256))
        (PORT d[5] (1663:1663:1663) (1612:1612:1612))
        (PORT d[6] (2644:2644:2644) (2557:2557:2557))
        (PORT d[7] (6192:6192:6192) (5799:5799:5799))
        (PORT d[8] (4735:4735:4735) (4596:4596:4596))
        (PORT d[9] (3214:3214:3214) (3106:3106:3106))
        (PORT d[10] (4951:4951:4951) (4693:4693:4693))
        (PORT d[11] (4526:4526:4526) (4364:4364:4364))
        (PORT d[12] (2010:2010:2010) (1958:1958:1958))
        (PORT clk (1873:1873:1873) (1912:1912:1912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3709:3709:3709) (3568:3568:3568))
        (PORT clk (1873:1873:1873) (1912:1912:1912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1912:1912:1912))
        (PORT d[0] (4029:4029:4029) (3751:3751:3751))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1913:1913:1913))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1871:1871:1871))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1026:1026:1026) (1024:1024:1024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1025:1025:1025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1025:1025:1025))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1025:1025:1025))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1541:1541:1541) (1434:1434:1434))
        (PORT d[1] (1372:1372:1372) (1326:1326:1326))
        (PORT d[2] (3937:3937:3937) (3808:3808:3808))
        (PORT d[3] (5965:5965:5965) (5534:5534:5534))
        (PORT d[4] (3725:3725:3725) (3570:3570:3570))
        (PORT d[5] (3041:3041:3041) (2927:2927:2927))
        (PORT d[6] (3529:3529:3529) (3393:3393:3393))
        (PORT d[7] (6487:6487:6487) (6079:6079:6079))
        (PORT d[8] (5079:5079:5079) (4924:4924:4924))
        (PORT d[9] (3582:3582:3582) (3463:3463:3463))
        (PORT d[10] (5283:5283:5283) (5009:5009:5009))
        (PORT d[11] (4876:4876:4876) (4702:4702:4702))
        (PORT d[12] (2907:2907:2907) (2791:2791:2791))
        (PORT clk (1876:1876:1876) (1915:1915:1915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a25.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4035:4035:4035) (3875:3875:3875))
        (PORT clk (1876:1876:1876) (1915:1915:1915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1876:1876:1876) (1915:1915:1915))
        (PORT d[0] (3482:3482:3482) (3378:3378:3378))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1916:1916:1916))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a25.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1874:1874:1874))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1029:1029:1029) (1027:1027:1027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1030:1030:1030) (1028:1028:1028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1030:1030:1030) (1028:1028:1028))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1030:1030:1030) (1028:1028:1028))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (984:984:984) (907:907:907))
        (PORT datab (1509:1509:1509) (1417:1417:1417))
        (PORT datac (1291:1291:1291) (1188:1188:1188))
        (PORT datad (1617:1617:1617) (1541:1541:1541))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4398:4398:4398) (4197:4197:4197))
        (PORT d[1] (5600:5600:5600) (5336:5336:5336))
        (PORT d[2] (4833:4833:4833) (4735:4735:4735))
        (PORT d[3] (5338:5338:5338) (4939:4939:4939))
        (PORT d[4] (3967:3967:3967) (3808:3808:3808))
        (PORT d[5] (1956:1956:1956) (1879:1879:1879))
        (PORT d[6] (2899:2899:2899) (2764:2764:2764))
        (PORT d[7] (5871:5871:5871) (5493:5493:5493))
        (PORT d[8] (4396:4396:4396) (4272:4272:4272))
        (PORT d[9] (2972:2972:2972) (2875:2875:2875))
        (PORT d[10] (4613:4613:4613) (4372:4372:4372))
        (PORT d[11] (5202:5202:5202) (5002:5002:5002))
        (PORT d[12] (2247:2247:2247) (2159:2159:2159))
        (PORT clk (1868:1868:1868) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a73.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3373:3373:3373) (3247:3247:3247))
        (PORT clk (1868:1868:1868) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1906:1906:1906))
        (PORT d[0] (4352:4352:4352) (4111:4111:4111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a73.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1865:1865:1865))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1021:1021:1021) (1018:1018:1018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1022:1022:1022) (1019:1019:1019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1022:1022:1022) (1019:1019:1019))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1022:1022:1022) (1019:1019:1019))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4417:4417:4417) (4213:4213:4213))
        (PORT d[1] (5349:5349:5349) (5109:5109:5109))
        (PORT d[2] (4812:4812:4812) (4701:4701:4701))
        (PORT d[3] (5012:5012:5012) (4629:4629:4629))
        (PORT d[4] (3730:3730:3730) (3592:3592:3592))
        (PORT d[5] (2022:2022:2022) (1952:1952:1952))
        (PORT d[6] (2594:2594:2594) (2482:2482:2482))
        (PORT d[7] (5871:5871:5871) (5492:5492:5492))
        (PORT d[8] (4356:4356:4356) (4235:4235:4235))
        (PORT d[9] (2626:2626:2626) (2547:2547:2547))
        (PORT d[10] (4636:4636:4636) (4393:4393:4393))
        (PORT d[11] (4198:4198:4198) (4050:4050:4050))
        (PORT d[12] (1715:1715:1715) (1688:1688:1688))
        (PORT clk (1865:1865:1865) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a49.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3381:3381:3381) (3264:3264:3264))
        (PORT clk (1865:1865:1865) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1906:1906:1906))
        (PORT d[0] (2043:2043:2043) (1937:1937:1937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a49.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1865:1865:1865))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1018:1018:1018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1019:1019:1019) (1019:1019:1019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1019:1019:1019) (1019:1019:1019))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1019:1019:1019) (1019:1019:1019))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[1\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (529:529:529))
        (PORT datab (2034:2034:2034) (1928:1928:1928))
        (PORT datac (2519:2519:2519) (2530:2530:2530))
        (PORT datad (2231:2231:2231) (2104:2104:2104))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datab combout (339:339:339) (332:332:332))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1292:1292:1292) (1245:1245:1245))
        (PORT d[1] (4881:4881:4881) (4505:4505:4505))
        (PORT d[2] (3842:3842:3842) (3712:3712:3712))
        (PORT d[3] (3779:3779:3779) (3571:3571:3571))
        (PORT d[4] (3443:3443:3443) (3315:3315:3315))
        (PORT d[5] (3346:3346:3346) (3214:3214:3214))
        (PORT d[6] (3675:3675:3675) (3560:3560:3560))
        (PORT d[7] (5993:5993:5993) (5661:5661:5661))
        (PORT d[8] (3784:3784:3784) (3709:3709:3709))
        (PORT d[9] (4243:4243:4243) (4103:4103:4103))
        (PORT d[10] (4051:4051:4051) (3861:3861:3861))
        (PORT d[11] (4825:4825:4825) (4636:4636:4636))
        (PORT d[12] (3212:3212:3212) (3089:3089:3089))
        (PORT clk (1870:1870:1870) (1908:1908:1908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2026:2026:2026) (1834:1834:1834))
        (PORT clk (1870:1870:1870) (1908:1908:1908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1908:1908:1908))
        (PORT d[0] (3522:3522:3522) (3302:3302:3302))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1909:1909:1909))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1867:1867:1867))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1023:1023:1023) (1020:1020:1020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1024:1024:1024) (1021:1021:1021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1024:1024:1024) (1021:1021:1021))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1024:1024:1024) (1021:1021:1021))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4522:4522:4522) (4234:4234:4234))
        (PORT d[1] (4268:4268:4268) (3927:3927:3927))
        (PORT d[2] (3856:3856:3856) (3724:3724:3724))
        (PORT d[3] (3141:3141:3141) (2970:2970:2970))
        (PORT d[4] (3486:3486:3486) (3373:3373:3373))
        (PORT d[5] (2765:2765:2765) (2636:2636:2636))
        (PORT d[6] (2969:2969:2969) (2896:2896:2896))
        (PORT d[7] (6399:6399:6399) (6050:6050:6050))
        (PORT d[8] (3465:3465:3465) (3407:3407:3407))
        (PORT d[9] (3898:3898:3898) (3782:3782:3782))
        (PORT d[10] (3706:3706:3706) (3534:3534:3534))
        (PORT d[11] (4547:4547:4547) (4377:4377:4377))
        (PORT d[12] (3548:3548:3548) (3506:3506:3506))
        (PORT clk (1853:1853:1853) (1893:1893:1893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a27.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2344:2344:2344) (2122:2122:2122))
        (PORT clk (1853:1853:1853) (1893:1893:1893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1893:1893:1893))
        (PORT d[0] (3980:3980:3980) (3801:3801:3801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1854:1854:1854) (1894:1894:1894))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a27.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1814:1814:1814) (1852:1852:1852))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1006:1006:1006) (1005:1005:1005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1007:1007:1007) (1006:1006:1006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1007:1007:1007) (1006:1006:1006))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1007:1007:1007) (1006:1006:1006))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1239:1239:1239) (1118:1118:1118))
        (PORT datab (1749:1749:1749) (1696:1696:1696))
        (PORT datad (1473:1473:1473) (1345:1345:1345))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (352:352:352) (367:367:367))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3754:3754:3754) (3581:3581:3581))
        (PORT d[1] (4963:4963:4963) (4740:4740:4740))
        (PORT d[2] (4451:4451:4451) (4362:4362:4362))
        (PORT d[3] (4667:4667:4667) (4304:4304:4304))
        (PORT d[4] (3680:3680:3680) (3537:3537:3537))
        (PORT d[5] (2013:2013:2013) (1939:1939:1939))
        (PORT d[6] (2340:2340:2340) (2265:2265:2265))
        (PORT d[7] (5507:5507:5507) (5139:5139:5139))
        (PORT d[8] (4045:4045:4045) (3936:3936:3936))
        (PORT d[9] (2316:2316:2316) (2257:2257:2257))
        (PORT d[10] (4017:4017:4017) (3804:3804:3804))
        (PORT d[11] (4903:4903:4903) (4721:4721:4721))
        (PORT d[12] (1726:1726:1726) (1695:1695:1695))
        (PORT clk (1862:1862:1862) (1903:1903:1903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a51.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3000:3000:3000) (2894:2894:2894))
        (PORT clk (1862:1862:1862) (1903:1903:1903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1903:1903:1903))
        (PORT d[0] (2347:2347:2347) (2219:2219:2219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1863:1863:1863) (1904:1904:1904))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a51.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1823:1823:1823) (1862:1862:1862))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1015:1015:1015) (1015:1015:1015))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1016:1016:1016) (1016:1016:1016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1016:1016:1016) (1016:1016:1016))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1016:1016:1016) (1016:1016:1016))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1298:1298:1298) (1236:1236:1236))
        (PORT d[1] (1605:1605:1605) (1515:1515:1515))
        (PORT d[2] (3848:3848:3848) (3712:3712:3712))
        (PORT d[3] (3471:3471:3471) (3285:3285:3285))
        (PORT d[4] (3751:3751:3751) (3618:3618:3618))
        (PORT d[5] (3081:3081:3081) (2932:2932:2932))
        (PORT d[6] (3350:3350:3350) (3253:3253:3253))
        (PORT d[7] (6017:6017:6017) (5689:5689:5689))
        (PORT d[8] (3776:3776:3776) (3699:3699:3699))
        (PORT d[9] (4204:4204:4204) (4066:4066:4066))
        (PORT d[10] (3751:3751:3751) (3584:3584:3584))
        (PORT d[11] (4817:4817:4817) (4627:4627:4627))
        (PORT d[12] (3527:3527:3527) (3375:3375:3375))
        (PORT clk (1865:1865:1865) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a75.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1975:1975:1975) (1779:1779:1779))
        (PORT clk (1865:1865:1865) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1906:1906:1906))
        (PORT d[0] (3108:3108:3108) (2913:2913:2913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a75.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1826:1826:1826) (1865:1865:1865))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1018:1018:1018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1019:1019:1019) (1019:1019:1019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1019:1019:1019) (1019:1019:1019))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1019:1019:1019) (1019:1019:1019))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[3\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (902:902:902) (794:794:794))
        (PORT datab (2534:2534:2534) (2319:2319:2319))
        (PORT datac (2975:2975:2975) (2912:2912:2912))
        (PORT datad (2733:2733:2733) (2504:2504:2504))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3880:3880:3880) (3639:3639:3639))
        (PORT d[1] (2831:2831:2831) (2605:2605:2605))
        (PORT d[2] (3944:3944:3944) (3821:3821:3821))
        (PORT d[3] (3118:3118:3118) (2931:2931:2931))
        (PORT d[4] (4174:4174:4174) (4063:4063:4063))
        (PORT d[5] (2497:2497:2497) (2392:2392:2392))
        (PORT d[6] (3143:3143:3143) (3089:3089:3089))
        (PORT d[7] (3670:3670:3670) (3375:3375:3375))
        (PORT d[8] (2388:2388:2388) (2318:2318:2318))
        (PORT d[9] (2727:2727:2727) (2670:2670:2670))
        (PORT d[10] (3108:3108:3108) (2964:2964:2964))
        (PORT d[11] (4753:4753:4753) (4561:4561:4561))
        (PORT d[12] (2989:2989:2989) (2874:2874:2874))
        (PORT clk (1864:1864:1864) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a24.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3704:3704:3704) (3596:3596:3596))
        (PORT clk (1864:1864:1864) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1901:1901:1901))
        (PORT d[0] (2979:2979:2979) (2844:2844:2844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a24.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1860:1860:1860))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1017:1017:1017) (1013:1013:1013))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1014:1014:1014))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1014:1014:1014))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1014:1014:1014))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4817:4817:4817) (4538:4538:4538))
        (PORT d[1] (4547:4547:4547) (4252:4252:4252))
        (PORT d[2] (3254:3254:3254) (3150:3150:3150))
        (PORT d[3] (4192:4192:4192) (4029:4029:4029))
        (PORT d[4] (5122:5122:5122) (4967:4967:4967))
        (PORT d[5] (5606:5606:5606) (5243:5243:5243))
        (PORT d[6] (3350:3350:3350) (3248:3248:3248))
        (PORT d[7] (2776:2776:2776) (2558:2558:2558))
        (PORT d[8] (2047:2047:2047) (1980:1980:1980))
        (PORT d[9] (2068:2068:2068) (2031:2031:2031))
        (PORT d[10] (4361:4361:4361) (4158:4158:4158))
        (PORT d[11] (4729:4729:4729) (4527:4527:4527))
        (PORT d[12] (2752:2752:2752) (2681:2681:2681))
        (PORT clk (1871:1871:1871) (1908:1908:1908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3070:3070:3070) (2998:2998:2998))
        (PORT clk (1871:1871:1871) (1908:1908:1908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1908:1908:1908))
        (PORT d[0] (4589:4589:4589) (4371:4371:4371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1909:1909:1909))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1867:1867:1867))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1024:1024:1024) (1020:1020:1020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1025:1025:1025) (1021:1021:1021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1025:1025:1025) (1021:1021:1021))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1025:1025:1025) (1021:1021:1021))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3724:3724:3724) (3559:3559:3559))
        (PORT d[1] (3942:3942:3942) (3721:3721:3721))
        (PORT d[2] (4308:4308:4308) (4178:4178:4178))
        (PORT d[3] (3657:3657:3657) (3451:3451:3451))
        (PORT d[4] (4343:4343:4343) (4205:4205:4205))
        (PORT d[5] (2825:2825:2825) (2676:2676:2676))
        (PORT d[6] (2581:2581:2581) (2482:2482:2482))
        (PORT d[7] (4953:4953:4953) (4627:4627:4627))
        (PORT d[8] (2750:2750:2750) (2702:2702:2702))
        (PORT d[9] (2814:2814:2814) (2648:2648:2648))
        (PORT d[10] (3401:3401:3401) (3209:3209:3209))
        (PORT d[11] (2839:2839:2839) (2686:2686:2686))
        (PORT d[12] (1808:1808:1808) (1793:1793:1793))
        (PORT clk (1877:1877:1877) (1919:1919:1919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a48.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3216:3216:3216) (3041:3041:3041))
        (PORT clk (1877:1877:1877) (1919:1919:1919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1919:1919:1919))
        (PORT d[0] (3439:3439:3439) (3296:3296:3296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1920:1920:1920))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a48.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1878:1878:1878))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1030:1030:1030) (1031:1031:1031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1032:1032:1032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1032:1032:1032))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1032:1032:1032))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1965:1965:1965) (1841:1841:1841))
        (PORT datab (2317:2317:2317) (2170:2170:2170))
        (PORT datac (2501:2501:2501) (2499:2499:2499))
        (PORT datad (2206:2206:2206) (2044:2044:2044))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4341:4341:4341) (4142:4142:4142))
        (PORT d[1] (3927:3927:3927) (3717:3717:3717))
        (PORT d[2] (2462:2462:2462) (2332:2332:2332))
        (PORT d[3] (2466:2466:2466) (2332:2332:2332))
        (PORT d[4] (4705:4705:4705) (4543:4543:4543))
        (PORT d[5] (2468:2468:2468) (2327:2327:2327))
        (PORT d[6] (2959:2959:2959) (2846:2846:2846))
        (PORT d[7] (5597:5597:5597) (5237:5237:5237))
        (PORT d[8] (2802:2802:2802) (2755:2755:2755))
        (PORT d[9] (3141:3141:3141) (2962:2962:2962))
        (PORT d[10] (2719:2719:2719) (2560:2560:2560))
        (PORT d[11] (2806:2806:2806) (2660:2660:2660))
        (PORT d[12] (2120:2120:2120) (2083:2083:2083))
        (PORT clk (1881:1881:1881) (1923:1923:1923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a72.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3532:3532:3532) (3354:3354:3354))
        (PORT clk (1881:1881:1881) (1923:1923:1923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1923:1923:1923))
        (PORT d[0] (4132:4132:4132) (3927:3927:3927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1924:1924:1924))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a72.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1882:1882:1882))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1034:1034:1034) (1035:1035:1035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1035:1035:1035) (1036:1036:1036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1035:1035:1035) (1036:1036:1036))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1035:1035:1035) (1036:1036:1036))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2820:2820:2820) (2630:2630:2630))
        (PORT datab (2312:2312:2312) (2164:2164:2164))
        (PORT datac (627:627:627) (562:562:562))
        (PORT datad (2932:2932:2932) (2668:2668:2668))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[0\]\[8\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1604:1604:1604) (1526:1526:1526))
        (PORT datab (2347:2347:2347) (2241:2241:2241))
        (PORT datac (1789:1789:1789) (1665:1665:1665))
        (PORT datad (986:986:986) (926:926:926))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[0\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1605:1605:1605) (1527:1527:1527))
        (PORT datab (2348:2348:2348) (2242:2242:2242))
        (PORT datac (1787:1787:1787) (1662:1662:1662))
        (PORT datad (987:987:987) (928:928:928))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (363:363:363))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1634:1634:1634) (1549:1549:1549))
        (PORT datab (1820:1820:1820) (1674:1674:1674))
        (PORT datac (1659:1659:1659) (1600:1600:1600))
        (PORT datad (1897:1897:1897) (1700:1700:1700))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (363:363:363))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[1\]\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1637:1637:1637) (1552:1552:1552))
        (PORT datad (1773:1773:1773) (1640:1640:1640))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[0\]\[6\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1607:1607:1607) (1530:1530:1530))
        (PORT datab (2349:2349:2349) (2244:2244:2244))
        (PORT datac (1783:1783:1783) (1657:1657:1657))
        (PORT datad (989:989:989) (930:930:930))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1608:1608:1608) (1531:1531:1531))
        (PORT datab (2350:2350:2350) (2244:2244:2244))
        (PORT datac (1781:1781:1781) (1654:1654:1654))
        (PORT datad (990:990:990) (931:931:931))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[0\]\[4\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1606:1606:1606) (1529:1529:1529))
        (PORT datab (2349:2349:2349) (2243:2243:2243))
        (PORT datac (1785:1785:1785) (1660:1660:1660))
        (PORT datad (988:988:988) (929:929:929))
        (IOPATH dataa combout (371:371:371) (381:381:381))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (700:700:700) (640:640:640))
        (PORT datab (1820:1820:1820) (1673:1673:1673))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1945:1945:1945) (1739:1739:1739))
        (PORT datab (647:647:647) (604:604:604))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (242:242:242))
        (PORT datab (692:692:692) (627:627:627))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (687:687:687) (644:644:644))
        (PORT datab (217:217:217) (233:233:233))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (240:240:240))
        (PORT datab (651:651:651) (608:608:608))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2173:2173:2173) (2062:2062:2062))
        (PORT d[1] (4235:4235:4235) (4000:4000:4000))
        (PORT d[2] (2156:2156:2156) (2031:2031:2031))
        (PORT d[3] (2423:2423:2423) (2291:2291:2291))
        (PORT d[4] (2634:2634:2634) (2508:2508:2508))
        (PORT d[5] (2142:2142:2142) (2015:2015:2015))
        (PORT d[6] (3282:3282:3282) (3162:3162:3162))
        (PORT d[7] (5886:5886:5886) (5504:5504:5504))
        (PORT d[8] (3127:3127:3127) (3062:3062:3062))
        (PORT d[9] (3473:3473:3473) (3282:3282:3282))
        (PORT d[10] (2125:2125:2125) (1984:1984:1984))
        (PORT d[11] (3108:3108:3108) (2941:2941:2941))
        (PORT d[12] (2490:2490:2490) (2441:2441:2441))
        (PORT clk (1889:1889:1889) (1929:1929:1929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a23.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3850:3850:3850) (3657:3657:3657))
        (PORT clk (1889:1889:1889) (1929:1929:1929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1929:1929:1929))
        (PORT d[0] (4456:4456:4456) (4233:4233:4233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1930:1930:1930))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a23.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1888:1888:1888))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1041:1041:1041))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1042:1042:1042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1042:1042:1042))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1042:1042:1042))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4562:4562:4562) (4306:4306:4306))
        (PORT d[1] (3846:3846:3846) (3575:3575:3575))
        (PORT d[2] (3641:3641:3641) (3533:3533:3533))
        (PORT d[3] (3189:3189:3189) (3041:3041:3041))
        (PORT d[4] (3857:3857:3857) (3769:3769:3769))
        (PORT d[5] (3783:3783:3783) (3597:3597:3597))
        (PORT d[6] (4089:4089:4089) (3958:3958:3958))
        (PORT d[7] (3047:3047:3047) (2799:2799:2799))
        (PORT d[8] (3341:3341:3341) (3228:3228:3228))
        (PORT d[9] (3074:3074:3074) (2993:2993:2993))
        (PORT d[10] (3752:3752:3752) (3578:3578:3578))
        (PORT d[11] (5725:5725:5725) (5471:5471:5471))
        (PORT d[12] (3428:3428:3428) (3323:3323:3323))
        (PORT clk (1861:1861:1861) (1898:1898:1898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a47.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3712:3712:3712) (3593:3593:3593))
        (PORT clk (1861:1861:1861) (1898:1898:1898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1898:1898:1898))
        (PORT d[0] (2982:2982:2982) (2838:2838:2838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a47.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1857:1857:1857))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1014:1014:1014) (1010:1010:1010))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1015:1015:1015) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1015:1015:1015) (1011:1011:1011))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1015:1015:1015) (1011:1011:1011))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[23\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1910:1910:1910) (1774:1774:1774))
        (PORT datab (2317:2317:2317) (2169:2169:2169))
        (PORT datac (2501:2501:2501) (2498:2498:2498))
        (PORT datad (2089:2089:2089) (1934:1934:1934))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3492:3492:3492) (3250:3250:3250))
        (PORT d[1] (3947:3947:3947) (3736:3736:3736))
        (PORT d[2] (4085:4085:4085) (3993:3993:3993))
        (PORT d[3] (3054:3054:3054) (2895:2895:2895))
        (PORT d[4] (4045:4045:4045) (3915:3915:3915))
        (PORT d[5] (3139:3139:3139) (2971:2971:2971))
        (PORT d[6] (2724:2724:2724) (2638:2638:2638))
        (PORT d[7] (5006:5006:5006) (4686:4686:4686))
        (PORT d[8] (3078:3078:3078) (3014:3014:3014))
        (PORT d[9] (2184:2184:2184) (2062:2062:2062))
        (PORT d[10] (3009:3009:3009) (2828:2828:2828))
        (PORT d[11] (3143:3143:3143) (2970:2970:2970))
        (PORT d[12] (2044:2044:2044) (2019:2019:2019))
        (PORT clk (1889:1889:1889) (1929:1929:1929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a71.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2543:2543:2543) (2407:2407:2407))
        (PORT clk (1889:1889:1889) (1929:1929:1929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1929:1929:1929))
        (PORT d[0] (2852:2852:2852) (2750:2750:2750))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1930:1930:1930))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a71.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1888:1888:1888))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1041:1041:1041))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1042:1042:1042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1042:1042:1042))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1042:1042:1042))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4418:4418:4418) (4208:4208:4208))
        (PORT d[1] (5614:5614:5614) (5356:5356:5356))
        (PORT d[2] (5116:5116:5116) (4998:4998:4998))
        (PORT d[3] (5316:5316:5316) (4914:4914:4914))
        (PORT d[4] (3107:3107:3107) (2995:2995:2995))
        (PORT d[5] (2334:2334:2334) (2250:2250:2250))
        (PORT d[6] (2895:2895:2895) (2781:2781:2781))
        (PORT d[7] (6185:6185:6185) (5791:5791:5791))
        (PORT d[8] (4696:4696:4696) (4559:4559:4559))
        (PORT d[9] (1964:1964:1964) (1894:1894:1894))
        (PORT d[10] (4944:4944:4944) (4686:4686:4686))
        (PORT d[11] (4525:4525:4525) (4363:4363:4363))
        (PORT d[12] (2266:2266:2266) (2182:2182:2182))
        (PORT clk (1873:1873:1873) (1910:1910:1910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a95.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3693:3693:3693) (3563:3563:3563))
        (PORT clk (1873:1873:1873) (1910:1910:1910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1910:1910:1910))
        (PORT d[0] (4359:4359:4359) (4120:4120:4120))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1911:1911:1911))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a95.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1869:1869:1869))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1026:1026:1026) (1022:1022:1022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1023:1023:1023))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1023:1023:1023))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1023:1023:1023))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[23\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3677:3677:3677) (3532:3532:3532))
        (PORT datab (953:953:953) (841:841:841))
        (PORT datac (3083:3083:3083) (2977:2977:2977))
        (PORT datad (3388:3388:3388) (3132:3132:3132))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3733:3733:3733) (3573:3573:3573))
        (PORT d[1] (4158:4158:4158) (3919:3919:3919))
        (PORT d[2] (2445:2445:2445) (2307:2307:2307))
        (PORT d[3] (2498:2498:2498) (2367:2367:2367))
        (PORT d[4] (4680:4680:4680) (4520:4520:4520))
        (PORT d[5] (2490:2490:2490) (2352:2352:2352))
        (PORT d[6] (2977:2977:2977) (2862:2862:2862))
        (PORT d[7] (5287:5287:5287) (4941:4941:4941))
        (PORT d[8] (2769:2769:2769) (2725:2725:2725))
        (PORT d[9] (3140:3140:3140) (2960:2960:2960))
        (PORT d[10] (2445:2445:2445) (2296:2296:2296))
        (PORT d[11] (2517:2517:2517) (2381:2381:2381))
        (PORT d[12] (2112:2112:2112) (2073:2073:2073))
        (PORT clk (1877:1877:1877) (1919:1919:1919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a93.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3535:3535:3535) (3345:3345:3345))
        (PORT clk (1877:1877:1877) (1919:1919:1919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1919:1919:1919))
        (PORT d[0] (4139:4139:4139) (3926:3926:3926))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1920:1920:1920))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a93.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1878:1878:1878))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1030:1030:1030) (1031:1031:1031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1032:1032:1032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1032:1032:1032))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1032:1032:1032))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3384:3384:3384) (3229:3229:3229))
        (PORT d[1] (4613:4613:4613) (4391:4391:4391))
        (PORT d[2] (4771:4771:4771) (4651:4651:4651))
        (PORT d[3] (4326:4326:4326) (3973:3973:3973))
        (PORT d[4] (3421:3421:3421) (3309:3309:3309))
        (PORT d[5] (2321:2321:2321) (2226:2226:2226))
        (PORT d[6] (2659:2659:2659) (2570:2570:2570))
        (PORT d[7] (5514:5514:5514) (5139:5139:5139))
        (PORT d[8] (3406:3406:3406) (3333:3333:3333))
        (PORT d[9] (2288:2288:2288) (2217:2217:2217))
        (PORT d[10] (3634:3634:3634) (3439:3439:3439))
        (PORT d[11] (4536:4536:4536) (4353:4353:4353))
        (PORT d[12] (2065:2065:2065) (2022:2022:2022))
        (PORT clk (1873:1873:1873) (1910:1910:1910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a69.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2665:2665:2665) (2574:2574:2574))
        (PORT clk (1873:1873:1873) (1910:1910:1910))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1910:1910:1910))
        (PORT d[0] (2622:2622:2622) (2483:2483:2483))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1911:1911:1911))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a69.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1869:1869:1869))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1026:1026:1026) (1022:1022:1022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1023:1023:1023))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1023:1023:1023))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1023:1023:1023))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4593:4593:4593) (4336:4336:4336))
        (PORT d[1] (3846:3846:3846) (3576:3576:3576))
        (PORT d[2] (3595:3595:3595) (3470:3470:3470))
        (PORT d[3] (3206:3206:3206) (3043:3043:3043))
        (PORT d[4] (4186:4186:4186) (4075:4075:4075))
        (PORT d[5] (3789:3789:3789) (3603:3603:3603))
        (PORT d[6] (4359:4359:4359) (4206:4206:4206))
        (PORT d[7] (3049:3049:3049) (2791:2791:2791))
        (PORT d[8] (2230:2230:2230) (2137:2137:2137))
        (PORT d[9] (3048:3048:3048) (2971:2971:2971))
        (PORT d[10] (4061:4061:4061) (3871:3871:3871))
        (PORT d[11] (5052:5052:5052) (4836:4836:4836))
        (PORT d[12] (3358:3358:3358) (3255:3255:3255))
        (PORT clk (1864:1864:1864) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a21.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3811:3811:3811) (3692:3692:3692))
        (PORT clk (1864:1864:1864) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1901:1901:1901))
        (PORT d[0] (5222:5222:5222) (4965:4965:4965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a21.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1860:1860:1860))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1017:1017:1017) (1013:1013:1013))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1014:1014:1014))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1014:1014:1014))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1014:1014:1014))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1864:1864:1864) (1732:1732:1732))
        (PORT d[1] (4217:4217:4217) (3950:3950:3950))
        (PORT d[2] (1568:1568:1568) (1474:1474:1474))
        (PORT d[3] (2795:2795:2795) (2655:2655:2655))
        (PORT d[4] (4430:4430:4430) (4280:4280:4280))
        (PORT d[5] (1540:1540:1540) (1428:1428:1428))
        (PORT d[6] (3905:3905:3905) (3749:3749:3749))
        (PORT d[7] (1562:1562:1562) (1464:1464:1464))
        (PORT d[8] (3811:3811:3811) (3720:3720:3720))
        (PORT d[9] (4084:4084:4084) (3859:3859:3859))
        (PORT d[10] (1793:1793:1793) (1675:1675:1675))
        (PORT d[11] (2547:2547:2547) (2407:2407:2407))
        (PORT d[12] (3357:3357:3357) (3255:3255:3255))
        (PORT clk (1891:1891:1891) (1930:1930:1930))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a45.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1864:1864:1864) (1761:1761:1761))
        (PORT clk (1891:1891:1891) (1930:1930:1930))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1930:1930:1930))
        (PORT d[0] (2688:2688:2688) (2544:2544:2544))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1931:1931:1931))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a45.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1852:1852:1852) (1889:1889:1889))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1044:1044:1044) (1042:1042:1042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1045:1045:1045) (1043:1043:1043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1045:1045:1045) (1043:1043:1043))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1045:1045:1045) (1043:1043:1043))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[21\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1878:1878:1878) (1720:1720:1720))
        (PORT datab (2225:2225:2225) (2053:2053:2053))
        (PORT datac (2059:2059:2059) (1861:1861:1861))
        (PORT datad (2558:2558:2558) (2422:2422:2422))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[21\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2701:2701:2701) (2449:2449:2449))
        (PORT datab (2629:2629:2629) (2401:2401:2401))
        (PORT datac (579:579:579) (511:511:511))
        (PORT datad (3273:3273:3273) (2973:2973:2973))
        (IOPATH dataa combout (321:321:321) (310:310:310))
        (IOPATH datab combout (319:319:319) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3960:3960:3960) (3735:3735:3735))
        (PORT d[1] (3194:3194:3194) (2939:2939:2939))
        (PORT d[2] (3891:3891:3891) (3748:3748:3748))
        (PORT d[3] (3453:3453:3453) (3257:3257:3257))
        (PORT d[4] (4174:4174:4174) (4068:4068:4068))
        (PORT d[5] (2845:2845:2845) (2715:2715:2715))
        (PORT d[6] (3688:3688:3688) (3573:3573:3573))
        (PORT d[7] (3360:3360:3360) (3104:3104:3104))
        (PORT d[8] (2688:2688:2688) (2605:2605:2605))
        (PORT d[9] (2380:2380:2380) (2350:2350:2350))
        (PORT d[10] (3392:3392:3392) (3235:3235:3235))
        (PORT d[11] (5104:5104:5104) (4898:4898:4898))
        (PORT d[12] (2889:2889:2889) (2872:2872:2872))
        (PORT clk (1854:1854:1854) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a44.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3681:3681:3681) (3571:3571:3571))
        (PORT clk (1854:1854:1854) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1854:1854:1854) (1891:1891:1891))
        (PORT d[0] (3287:3287:3287) (3130:3130:3130))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1855:1855:1855) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a44.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1850:1850:1850))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1007:1007:1007) (1003:1003:1003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1008:1008:1008) (1004:1004:1004))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1008:1008:1008) (1004:1004:1004))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1008:1008:1008) (1004:1004:1004))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4134:4134:4134) (3885:3885:3885))
        (PORT d[1] (5250:5250:5250) (4939:4939:4939))
        (PORT d[2] (3986:3986:3986) (3865:3865:3865))
        (PORT d[3] (3833:3833:3833) (3668:3668:3668))
        (PORT d[4] (4130:4130:4130) (4019:4019:4019))
        (PORT d[5] (4636:4636:4636) (4318:4318:4318))
        (PORT d[6] (2640:2640:2640) (2548:2548:2548))
        (PORT d[7] (3461:3461:3461) (3222:3222:3222))
        (PORT d[8] (2672:2672:2672) (2592:2592:2592))
        (PORT d[9] (2404:2404:2404) (2355:2355:2355))
        (PORT d[10] (4265:4265:4265) (3932:3932:3932))
        (PORT d[11] (3785:3785:3785) (3629:3629:3629))
        (PORT d[12] (1770:1770:1770) (1741:1741:1741))
        (PORT clk (1850:1850:1850) (1887:1887:1887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a92.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2740:2740:2740) (2666:2666:2666))
        (PORT clk (1850:1850:1850) (1887:1887:1887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1887:1887:1887))
        (PORT d[0] (3913:3913:3913) (3726:3726:3726))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1851:1851:1851) (1888:1888:1888))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a92.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1846:1846:1846))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1003:1003:1003) (999:999:999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1004:1004:1004) (1000:1000:1000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1004:1004:1004) (1000:1000:1000))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1004:1004:1004) (1000:1000:1000))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3206:3206:3206) (2989:2989:2989))
        (PORT d[1] (4534:4534:4534) (4268:4268:4268))
        (PORT d[2] (4049:4049:4049) (3951:3951:3951))
        (PORT d[3] (3376:3376:3376) (3200:3200:3200))
        (PORT d[4] (3720:3720:3720) (3609:3609:3609))
        (PORT d[5] (2828:2828:2828) (2679:2679:2679))
        (PORT d[6] (2328:2328:2328) (2269:2269:2269))
        (PORT d[7] (4662:4662:4662) (4363:4363:4363))
        (PORT d[8] (2765:2765:2765) (2719:2719:2719))
        (PORT d[9] (2479:2479:2479) (2324:2324:2324))
        (PORT d[10] (3393:3393:3393) (3200:3200:3200))
        (PORT d[11] (2808:2808:2808) (2658:2658:2658))
        (PORT d[12] (2077:2077:2077) (2045:2045:2045))
        (PORT clk (1881:1881:1881) (1923:1923:1923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a68.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2879:2879:2879) (2731:2731:2731))
        (PORT clk (1881:1881:1881) (1923:1923:1923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1923:1923:1923))
        (PORT d[0] (3464:3464:3464) (3319:3319:3319))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1924:1924:1924))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a68.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1882:1882:1882))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1034:1034:1034) (1035:1035:1035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1035:1035:1035) (1036:1036:1036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1035:1035:1035) (1036:1036:1036))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1035:1035:1035) (1036:1036:1036))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2216:2216:2216) (2101:2101:2101))
        (PORT d[1] (4756:4756:4756) (4450:4450:4450))
        (PORT d[2] (2517:2517:2517) (2369:2369:2369))
        (PORT d[3] (2416:2416:2416) (2288:2288:2288))
        (PORT d[4] (2626:2626:2626) (2498:2498:2498))
        (PORT d[5] (1871:1871:1871) (1762:1762:1762))
        (PORT d[6] (3273:3273:3273) (3153:3153:3153))
        (PORT d[7] (5900:5900:5900) (5521:5521:5521))
        (PORT d[8] (3463:3463:3463) (3387:3387:3387))
        (PORT d[9] (3506:3506:3506) (3313:3313:3313))
        (PORT d[10] (3101:3101:3101) (2929:2929:2929))
        (PORT d[11] (1853:1853:1853) (1748:1748:1748))
        (PORT d[12] (2466:2466:2466) (2420:2420:2420))
        (PORT clk (1891:1891:1891) (1930:1930:1930))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a20.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3851:3851:3851) (3658:3658:3658))
        (PORT clk (1891:1891:1891) (1930:1930:1930))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1930:1930:1930))
        (PORT d[0] (4502:4502:4502) (4264:4264:4264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1931:1931:1931))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a20.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1852:1852:1852) (1889:1889:1889))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1044:1044:1044) (1042:1042:1042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1045:1045:1045) (1043:1043:1043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1045:1045:1045) (1043:1043:1043))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1045:1045:1045) (1043:1043:1043))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[20\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1937:1937:1937) (1795:1795:1795))
        (PORT datab (1641:1641:1641) (1502:1502:1502))
        (PORT datac (1602:1602:1602) (1490:1490:1490))
        (PORT datad (2268:2268:2268) (2132:2132:2132))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[20\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2876:2876:2876) (2720:2720:2720))
        (PORT datab (3409:3409:3409) (3215:3215:3215))
        (PORT datac (3132:3132:3132) (2870:2870:2870))
        (PORT datad (1383:1383:1383) (1192:1192:1192))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1612:1612:1612) (1536:1536:1536))
        (PORT d[1] (1729:1729:1729) (1663:1663:1663))
        (PORT d[2] (3899:3899:3899) (3774:3774:3774))
        (PORT d[3] (5920:5920:5920) (5489:5489:5489))
        (PORT d[4] (3719:3719:3719) (3562:3562:3562))
        (PORT d[5] (3038:3038:3038) (2923:2923:2923))
        (PORT d[6] (3215:3215:3215) (3091:3091:3091))
        (PORT d[7] (6509:6509:6509) (6102:6102:6102))
        (PORT d[8] (5075:5075:5075) (4920:4920:4920))
        (PORT d[9] (3584:3584:3584) (3460:3460:3460))
        (PORT d[10] (5272:5272:5272) (4997:4997:4997))
        (PORT d[11] (4872:4872:4872) (4697:4697:4697))
        (PORT d[12] (2595:2595:2595) (2492:2492:2492))
        (PORT clk (1876:1876:1876) (1915:1915:1915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a22.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4015:4015:4015) (3866:3866:3866))
        (PORT clk (1876:1876:1876) (1915:1915:1915))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1876:1876:1876) (1915:1915:1915))
        (PORT d[0] (3473:3473:3473) (3251:3251:3251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1916:1916:1916))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a22.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1874:1874:1874))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1029:1029:1029) (1027:1027:1027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1030:1030:1030) (1028:1028:1028))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1030:1030:1030) (1028:1028:1028))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1030:1030:1030) (1028:1028:1028))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3854:3854:3854) (3622:3622:3622))
        (PORT d[1] (5263:5263:5263) (4956:4956:4956))
        (PORT d[2] (4003:4003:4003) (3880:3880:3880))
        (PORT d[3] (3824:3824:3824) (3664:3664:3664))
        (PORT d[4] (4097:4097:4097) (3987:3987:3987))
        (PORT d[5] (4619:4619:4619) (4298:4298:4298))
        (PORT d[6] (2399:2399:2399) (2338:2338:2338))
        (PORT d[7] (3757:3757:3757) (3497:3497:3497))
        (PORT d[8] (2696:2696:2696) (2612:2612:2612))
        (PORT d[9] (2707:2707:2707) (2638:2638:2638))
        (PORT d[10] (3721:3721:3721) (3450:3450:3450))
        (PORT d[11] (3776:3776:3776) (3618:3618:3618))
        (PORT d[12] (2049:2049:2049) (2008:2008:2008))
        (PORT clk (1850:1850:1850) (1887:1887:1887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a70.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2749:2749:2749) (2675:2675:2675))
        (PORT clk (1850:1850:1850) (1887:1887:1887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1887:1887:1887))
        (PORT d[0] (3412:3412:3412) (3249:3249:3249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1851:1851:1851) (1888:1888:1888))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a70.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1846:1846:1846))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1003:1003:1003) (999:999:999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1004:1004:1004) (1000:1000:1000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1004:1004:1004) (1000:1000:1000))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1004:1004:1004) (1000:1000:1000))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[22\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2511:2511:2511) (2294:2294:2294))
        (PORT datab (2415:2415:2415) (2358:2358:2358))
        (PORT datac (2187:2187:2187) (2047:2047:2047))
        (PORT datad (2344:2344:2344) (2211:2211:2211))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (363:363:363))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3917:3917:3917) (3671:3671:3671))
        (PORT d[1] (4351:4351:4351) (3940:3940:3940))
        (PORT d[2] (3493:3493:3493) (3330:3330:3330))
        (PORT d[3] (2943:2943:2943) (2733:2733:2733))
        (PORT d[4] (4377:4377:4377) (4231:4231:4231))
        (PORT d[5] (2430:2430:2430) (2286:2286:2286))
        (PORT d[6] (3630:3630:3630) (3480:3480:3480))
        (PORT d[7] (2430:2430:2430) (2289:2289:2289))
        (PORT d[8] (2772:2772:2772) (2726:2726:2726))
        (PORT d[9] (3422:3422:3422) (3349:3349:3349))
        (PORT d[10] (3022:3022:3022) (2845:2845:2845))
        (PORT d[11] (5231:5231:5231) (5063:5063:5063))
        (PORT d[12] (3114:3114:3114) (3055:3055:3055))
        (PORT clk (1884:1884:1884) (1923:1923:1923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a46.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3823:3823:3823) (3747:3747:3747))
        (PORT clk (1884:1884:1884) (1923:1923:1923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1923:1923:1923))
        (PORT d[0] (3254:3254:3254) (3073:3073:3073))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1924:1924:1924))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a46.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1882:1882:1882))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1037:1037:1037) (1035:1035:1035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1038:1038:1038) (1036:1036:1036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1038:1038:1038) (1036:1036:1036))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1038:1038:1038) (1036:1036:1036))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3920:3920:3920) (3684:3684:3684))
        (PORT d[1] (3511:3511:3511) (3275:3275:3275))
        (PORT d[2] (3810:3810:3810) (3634:3634:3634))
        (PORT d[3] (3264:3264:3264) (3033:3033:3033))
        (PORT d[4] (4134:4134:4134) (4011:4011:4011))
        (PORT d[5] (2776:2776:2776) (2618:2618:2618))
        (PORT d[6] (3942:3942:3942) (3777:3777:3777))
        (PORT d[7] (2756:2756:2756) (2597:2597:2597))
        (PORT d[8] (3112:3112:3112) (3041:3041:3041))
        (PORT d[9] (3775:3775:3775) (3688:3688:3688))
        (PORT d[10] (3337:3337:3337) (3139:3139:3139))
        (PORT d[11] (3214:3214:3214) (3047:3047:3047))
        (PORT d[12] (3375:3375:3375) (3295:3295:3295))
        (PORT clk (1874:1874:1874) (1911:1911:1911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a94.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4131:4131:4131) (4039:4039:4039))
        (PORT clk (1874:1874:1874) (1911:1911:1911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1911:1911:1911))
        (PORT d[0] (3025:3025:3025) (2797:2797:2797))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a94.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1835:1835:1835) (1870:1870:1870))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1023:1023:1023))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1024:1024:1024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1024:1024:1024))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1024:1024:1024))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[22\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (597:597:597) (537:537:537))
        (PORT datab (2915:2915:2915) (2666:2666:2666))
        (PORT datac (3137:3137:3137) (2960:2960:2960))
        (PORT datad (3650:3650:3650) (3461:3461:3461))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datab combout (322:322:322) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[1\]\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (308:308:308))
        (PORT datab (286:286:286) (316:316:316))
        (PORT datac (392:392:392) (377:377:377))
        (PORT datad (234:234:234) (259:259:259))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4040:4040:4040) (3716:3716:3716))
        (PORT d[1] (4353:4353:4353) (3937:3937:3937))
        (PORT d[2] (3458:3458:3458) (3294:3294:3294))
        (PORT d[3] (3203:3203:3203) (2954:2954:2954))
        (PORT d[4] (4426:4426:4426) (4285:4285:4285))
        (PORT d[5] (2364:2364:2364) (2219:2219:2219))
        (PORT d[6] (3283:3283:3283) (3151:3151:3151))
        (PORT d[7] (2376:2376:2376) (2232:2232:2232))
        (PORT d[8] (2959:2959:2959) (2841:2841:2841))
        (PORT d[9] (3085:3085:3085) (3030:3030:3030))
        (PORT d[10] (2999:2999:2999) (2818:2818:2818))
        (PORT d[11] (5209:5209:5209) (5046:5046:5046))
        (PORT d[12] (3061:3061:3061) (3001:3001:3001))
        (PORT clk (1889:1889:1889) (1927:1927:1927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a42.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3825:3825:3825) (3751:3751:3751))
        (PORT clk (1889:1889:1889) (1927:1927:1927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1927:1927:1927))
        (PORT d[0] (3262:3262:3262) (3077:3077:3077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1928:1928:1928))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a42.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1886:1886:1886))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1039:1039:1039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1040:1040:1040))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1040:1040:1040))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1040:1040:1040))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1514:1514:1514) (1440:1440:1440))
        (PORT d[1] (3562:3562:3562) (3342:3342:3342))
        (PORT d[2] (1535:1535:1535) (1446:1446:1446))
        (PORT d[3] (2770:2770:2770) (2631:2631:2631))
        (PORT d[4] (2611:2611:2611) (2489:2489:2489))
        (PORT d[5] (1477:1477:1477) (1381:1381:1381))
        (PORT d[6] (3924:3924:3924) (3763:3763:3763))
        (PORT d[7] (1481:1481:1481) (1387:1387:1387))
        (PORT d[8] (3778:3778:3778) (3690:3690:3690))
        (PORT d[9] (3822:3822:3822) (3611:3611:3611))
        (PORT d[10] (1464:1464:1464) (1374:1374:1374))
        (PORT d[11] (2237:2237:2237) (2119:2119:2119))
        (PORT d[12] (3076:3076:3076) (2999:2999:2999))
        (PORT clk (1892:1892:1892) (1931:1931:1931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a18.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1881:1881:1881) (1780:1780:1780))
        (PORT clk (1892:1892:1892) (1931:1931:1931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1931:1931:1931))
        (PORT d[0] (3093:3093:3093) (2857:2857:2857))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1932:1932:1932))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a18.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1890:1890:1890))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1045:1045:1045) (1043:1043:1043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1046:1046:1046) (1044:1044:1044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1046:1046:1046) (1044:1044:1044))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1046:1046:1046) (1044:1044:1044))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3737:3737:3737) (3547:3547:3547))
        (PORT d[1] (4658:4658:4658) (4438:4438:4438))
        (PORT d[2] (4990:4990:4990) (4863:4863:4863))
        (PORT d[3] (4340:4340:4340) (3989:3989:3989))
        (PORT d[4] (3416:3416:3416) (3307:3307:3307))
        (PORT d[5] (2012:2012:2012) (1944:1944:1944))
        (PORT d[6] (2679:2679:2679) (2584:2584:2584))
        (PORT d[7] (5342:5342:5342) (5000:5000:5000))
        (PORT d[8] (3407:3407:3407) (3334:3334:3334))
        (PORT d[9] (2254:2254:2254) (2190:2190:2190))
        (PORT d[10] (3679:3679:3679) (3494:3494:3494))
        (PORT d[11] (4238:4238:4238) (4079:4079:4079))
        (PORT d[12] (1775:1775:1775) (1746:1746:1746))
        (PORT clk (1870:1870:1870) (1908:1908:1908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a66.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2706:2706:2706) (2617:2617:2617))
        (PORT clk (1870:1870:1870) (1908:1908:1908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1908:1908:1908))
        (PORT d[0] (2370:2370:2370) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1909:1909:1909))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a66.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1867:1867:1867))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1023:1023:1023) (1020:1020:1020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1024:1024:1024) (1021:1021:1021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1024:1024:1024) (1021:1021:1021))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1024:1024:1024) (1021:1021:1021))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[18\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2223:2223:2223) (2038:2038:2038))
        (PORT datab (2587:2587:2587) (2442:2442:2442))
        (PORT datac (2242:2242:2242) (2124:2124:2124))
        (PORT datad (2708:2708:2708) (2649:2649:2649))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4465:4465:4465) (4204:4204:4204))
        (PORT d[1] (4893:4893:4893) (4586:4586:4586))
        (PORT d[2] (3607:3607:3607) (3498:3498:3498))
        (PORT d[3] (3830:3830:3830) (3680:3680:3680))
        (PORT d[4] (4464:4464:4464) (4339:4339:4339))
        (PORT d[5] (5010:5010:5010) (4678:4678:4678))
        (PORT d[6] (2688:2688:2688) (2618:2618:2618))
        (PORT d[7] (3134:3134:3134) (2910:2910:2910))
        (PORT d[8] (2345:2345:2345) (2276:2276:2276))
        (PORT d[9] (2064:2064:2064) (2025:2025:2025))
        (PORT d[10] (4603:4603:4603) (4260:4260:4260))
        (PORT d[11] (4084:4084:4084) (3912:3912:3912))
        (PORT d[12] (2378:2378:2378) (2319:2319:2319))
        (PORT clk (1864:1864:1864) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a90.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2740:2740:2740) (2666:2666:2666))
        (PORT clk (1864:1864:1864) (1901:1901:1901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1864:1864:1864) (1901:1901:1901))
        (PORT d[0] (3903:3903:3903) (3733:3733:3733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1865:1865:1865) (1902:1902:1902))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a90.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1825:1825:1825) (1860:1860:1860))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1017:1017:1017) (1013:1013:1013))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1014:1014:1014))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1014:1014:1014))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1018:1018:1018) (1014:1014:1014))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[18\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2966:2966:2966) (2688:2688:2688))
        (PORT datab (3475:3475:3475) (3258:3258:3258))
        (PORT datac (580:580:580) (502:502:502))
        (PORT datad (3103:3103:3103) (2893:2893:2893))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3839:3839:3839) (3604:3604:3604))
        (PORT d[1] (5229:5229:5229) (4924:4924:4924))
        (PORT d[2] (3643:3643:3643) (3533:3533:3533))
        (PORT d[3] (3527:3527:3527) (3384:3384:3384))
        (PORT d[4] (4108:4108:4108) (3993:3993:3993))
        (PORT d[5] (4305:4305:4305) (4009:4009:4009))
        (PORT d[6] (2353:2353:2353) (2292:2292:2292))
        (PORT d[7] (3778:3778:3778) (3519:3519:3519))
        (PORT d[8] (2649:2649:2649) (2566:2566:2566))
        (PORT d[9] (2690:2690:2690) (2622:2622:2622))
        (PORT d[10] (3728:3728:3728) (3458:3458:3458))
        (PORT d[11] (3761:3761:3761) (3600:3600:3600))
        (PORT d[12] (2088:2088:2088) (2044:2044:2044))
        (PORT clk (1854:1854:1854) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a65.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3075:3075:3075) (2983:2983:2983))
        (PORT clk (1854:1854:1854) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1854:1854:1854) (1891:1891:1891))
        (PORT d[0] (3425:3425:3425) (3257:3257:3257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1855:1855:1855) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a65.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1850:1850:1850))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1007:1007:1007) (1003:1003:1003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1008:1008:1008) (1004:1004:1004))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1008:1008:1008) (1004:1004:1004))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1008:1008:1008) (1004:1004:1004))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1538:1538:1538) (1437:1437:1437))
        (PORT d[1] (4899:4899:4899) (4524:4524:4524))
        (PORT d[2] (3873:3873:3873) (3743:3743:3743))
        (PORT d[3] (3802:3802:3802) (3597:3597:3597))
        (PORT d[4] (4047:4047:4047) (3871:3871:3871))
        (PORT d[5] (3019:3019:3019) (2904:2904:2904))
        (PORT d[6] (3569:3569:3569) (3432:3432:3432))
        (PORT d[7] (6495:6495:6495) (6087:6087:6087))
        (PORT d[8] (4099:4099:4099) (4002:4002:4002))
        (PORT d[9] (3622:3622:3622) (3503:3503:3503))
        (PORT d[10] (5269:5269:5269) (4990:4990:4990))
        (PORT d[11] (5193:5193:5193) (4999:4999:4999))
        (PORT d[12] (2914:2914:2914) (2799:2799:2799))
        (PORT clk (1875:1875:1875) (1913:1913:1913))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a41.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2048:2048:2048) (1859:1859:1859))
        (PORT clk (1875:1875:1875) (1913:1913:1913))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1913:1913:1913))
        (PORT d[0] (1522:1522:1522) (1453:1453:1453))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1876:1876:1876) (1914:1914:1914))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a41.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1872:1872:1872))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1025:1025:1025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1029:1029:1029) (1026:1026:1026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1029:1029:1029) (1026:1026:1026))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1029:1029:1029) (1026:1026:1026))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3737:3737:3737) (3588:3588:3588))
        (PORT d[1] (4248:4248:4248) (4011:4011:4011))
        (PORT d[2] (2211:2211:2211) (2095:2095:2095))
        (PORT d[3] (2140:2140:2140) (2017:2017:2017))
        (PORT d[4] (2649:2649:2649) (2527:2527:2527))
        (PORT d[5] (2165:2165:2165) (2042:2042:2042))
        (PORT d[6] (3273:3273:3273) (3153:3153:3153))
        (PORT d[7] (5629:5629:5629) (5268:5268:5268))
        (PORT d[8] (3119:3119:3119) (3053:3053:3053))
        (PORT d[9] (3425:3425:3425) (3231:3231:3231))
        (PORT d[10] (2767:2767:2767) (2610:2610:2610))
        (PORT d[11] (2847:2847:2847) (2700:2700:2700))
        (PORT d[12] (2136:2136:2136) (2101:2101:2101))
        (PORT clk (1887:1887:1887) (1925:1925:1925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a17.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3518:3518:3518) (3344:3344:3344))
        (PORT clk (1887:1887:1887) (1925:1925:1925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1925:1925:1925))
        (PORT d[0] (4468:4468:4468) (4241:4241:4241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1926:1926:1926))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a17.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1884:1884:1884))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1040:1040:1040) (1037:1037:1037))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1038:1038:1038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1038:1038:1038))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1038:1038:1038))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[17\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2353:2353:2353) (2188:2188:2188))
        (PORT datab (1986:1986:1986) (1759:1759:1759))
        (PORT datac (1871:1871:1871) (1765:1765:1765))
        (PORT datad (2343:2343:2343) (2271:2271:2271))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (322:322:322) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3906:3906:3906) (3668:3668:3668))
        (PORT d[1] (3262:3262:3262) (3041:3041:3041))
        (PORT d[2] (3801:3801:3801) (3625:3625:3625))
        (PORT d[3] (3285:3285:3285) (3051:3051:3051))
        (PORT d[4] (4128:4128:4128) (4008:4008:4008))
        (PORT d[5] (2744:2744:2744) (2587:2587:2587))
        (PORT d[6] (3663:3663:3663) (3512:3512:3512))
        (PORT d[7] (2097:2097:2097) (1958:1958:1958))
        (PORT d[8] (2812:2812:2812) (2766:2766:2766))
        (PORT d[9] (3767:3767:3767) (3680:3680:3680))
        (PORT d[10] (2046:2046:2046) (1916:1916:1916))
        (PORT d[11] (3217:3217:3217) (3047:3047:3047))
        (PORT d[12] (3412:3412:3412) (3337:3337:3337))
        (PORT clk (1877:1877:1877) (1919:1919:1919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a89.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4111:4111:4111) (4024:4024:4024))
        (PORT clk (1877:1877:1877) (1919:1919:1919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1919:1919:1919))
        (PORT d[0] (3031:3031:3031) (2804:2804:2804))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1878:1878:1878) (1920:1920:1920))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a89.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1838:1838:1838) (1878:1878:1878))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1030:1030:1030) (1031:1031:1031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1032:1032:1032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1032:1032:1032))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1031:1031:1031) (1032:1032:1032))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[17\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2913:2913:2913) (2750:2750:2750))
        (PORT datab (612:612:612) (563:563:563))
        (PORT datac (3031:3031:3031) (2785:2785:2785))
        (PORT datad (3453:3453:3453) (3423:3423:3423))
        (IOPATH dataa combout (321:321:321) (310:310:310))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4274:4274:4274) (4029:4029:4029))
        (PORT d[1] (3497:3497:3497) (3240:3240:3240))
        (PORT d[2] (3953:3953:3953) (3828:3828:3828))
        (PORT d[3] (3469:3469:3469) (3309:3309:3309))
        (PORT d[4] (4517:4517:4517) (4394:4394:4394))
        (PORT d[5] (3465:3465:3465) (3301:3301:3301))
        (PORT d[6] (4033:4033:4033) (3899:3899:3899))
        (PORT d[7] (3384:3384:3384) (3119:3119:3119))
        (PORT d[8] (3010:3010:3010) (2915:2915:2915))
        (PORT d[9] (2698:2698:2698) (2646:2646:2646))
        (PORT d[10] (3443:3443:3443) (3287:3287:3287))
        (PORT d[11] (5358:5358:5358) (5123:5123:5123))
        (PORT d[12] (3615:3615:3615) (3469:3469:3469))
        (PORT clk (1850:1850:1850) (1887:1887:1887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a91.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3384:3384:3384) (3289:3289:3289))
        (PORT clk (1850:1850:1850) (1887:1887:1887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1887:1887:1887))
        (PORT d[0] (4577:4577:4577) (4388:4388:4388))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1851:1851:1851) (1888:1888:1888))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a91.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1846:1846:1846))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1003:1003:1003) (999:999:999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1004:1004:1004) (1000:1000:1000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1004:1004:1004) (1000:1000:1000))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1004:1004:1004) (1000:1000:1000))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4446:4446:4446) (4183:4183:4183))
        (PORT d[1] (4919:4919:4919) (4611:4611:4611))
        (PORT d[2] (4343:4343:4343) (4211:4211:4211))
        (PORT d[3] (3814:3814:3814) (3661:3661:3661))
        (PORT d[4] (4475:4475:4475) (4338:4338:4338))
        (PORT d[5] (4953:4953:4953) (4625:4625:4625))
        (PORT d[6] (2689:2689:2689) (2611:2611:2611))
        (PORT d[7] (3167:3167:3167) (2941:2941:2941))
        (PORT d[8] (3017:3017:3017) (2925:2925:2925))
        (PORT d[9] (2348:2348:2348) (2294:2294:2294))
        (PORT d[10] (4290:4290:4290) (3961:3961:3961))
        (PORT d[11] (4091:4091:4091) (3916:3916:3916))
        (PORT d[12] (2055:2055:2055) (1998:1998:1998))
        (PORT clk (1861:1861:1861) (1898:1898:1898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a67.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2760:2760:2760) (2670:2670:2670))
        (PORT clk (1861:1861:1861) (1898:1898:1898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1861:1861:1861) (1898:1898:1898))
        (PORT d[0] (3740:3740:3740) (3558:3558:3558))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1862:1862:1862) (1899:1899:1899))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a67.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1822:1822:1822) (1857:1857:1857))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1014:1014:1014) (1010:1010:1010))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1015:1015:1015) (1011:1011:1011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1015:1015:1015) (1011:1011:1011))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1015:1015:1015) (1011:1011:1011))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4871:4871:4871) (4592:4592:4592))
        (PORT d[1] (4176:4176:4176) (3891:3891:3891))
        (PORT d[2] (3322:3322:3322) (3216:3216:3216))
        (PORT d[3] (4487:4487:4487) (4305:4305:4305))
        (PORT d[4] (5131:5131:5131) (4978:4978:4978))
        (PORT d[5] (5638:5638:5638) (5275:5275:5275))
        (PORT d[6] (3650:3650:3650) (3521:3521:3521))
        (PORT d[7] (3063:3063:3063) (2798:2798:2798))
        (PORT d[8] (1946:1946:1946) (1864:1864:1864))
        (PORT d[9] (2045:2045:2045) (2010:2010:2010))
        (PORT d[10] (4380:4380:4380) (4172:4172:4172))
        (PORT d[11] (5030:5030:5030) (4810:4810:4810))
        (PORT d[12] (2973:2973:2973) (2882:2882:2882))
        (PORT clk (1868:1868:1868) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a43.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3480:3480:3480) (3380:3380:3380))
        (PORT clk (1868:1868:1868) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1906:1906:1906))
        (PORT d[0] (2733:2733:2733) (2597:2597:2597))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a43.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1865:1865:1865))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1021:1021:1021) (1018:1018:1018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1022:1022:1022) (1019:1019:1019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1022:1022:1022) (1019:1019:1019))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1022:1022:1022) (1019:1019:1019))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4800:4800:4800) (4520:4520:4520))
        (PORT d[1] (4587:4587:4587) (4303:4303:4303))
        (PORT d[2] (4677:4677:4677) (4527:4527:4527))
        (PORT d[3] (3538:3538:3538) (3394:3394:3394))
        (PORT d[4] (4779:4779:4779) (4645:4645:4645))
        (PORT d[5] (5333:5333:5333) (4980:4980:4980))
        (PORT d[6] (3001:3001:3001) (2911:2911:2911))
        (PORT d[7] (2839:2839:2839) (2630:2630:2630))
        (PORT d[8] (3319:3319:3319) (3205:3205:3205))
        (PORT d[9] (2010:2010:2010) (1967:1967:1967))
        (PORT d[10] (4596:4596:4596) (4249:4249:4249))
        (PORT d[11] (4396:4396:4396) (4206:4206:4206))
        (PORT d[12] (2406:2406:2406) (2352:2352:2352))
        (PORT clk (1868:1868:1868) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a19.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3098:3098:3098) (2999:2999:2999))
        (PORT clk (1868:1868:1868) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1906:1906:1906))
        (PORT d[0] (4231:4231:4231) (4024:4024:4024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a19.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1865:1865:1865))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1021:1021:1021) (1018:1018:1018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1022:1022:1022) (1019:1019:1019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1022:1022:1022) (1019:1019:1019))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1022:1022:1022) (1019:1019:1019))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[19\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2152:2152:2152) (1984:1984:1984))
        (PORT datab (2586:2586:2586) (2442:2442:2442))
        (PORT datac (2710:2710:2710) (2647:2647:2647))
        (PORT datad (2268:2268:2268) (2030:2030:2030))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (356:356:356) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[19\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2869:2869:2869) (2672:2672:2672))
        (PORT datab (2862:2862:2862) (2669:2669:2669))
        (PORT datac (612:612:612) (549:549:549))
        (PORT datad (3576:3576:3576) (3445:3445:3445))
        (IOPATH dataa combout (321:321:321) (310:310:310))
        (IOPATH datab combout (319:319:319) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[0\]\[8\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (342:342:342))
        (PORT datab (306:306:306) (346:346:346))
        (PORT datac (258:258:258) (297:297:297))
        (PORT datad (243:243:243) (271:271:271))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (306:306:306))
        (PORT datab (289:289:289) (320:320:320))
        (PORT datac (393:393:393) (378:378:378))
        (PORT datad (229:229:229) (253:253:253))
        (IOPATH dataa combout (371:371:371) (381:381:381))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[0\]\[7\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (298:298:298) (345:345:345))
        (PORT datab (312:312:312) (353:353:353))
        (PORT datac (254:254:254) (293:293:293))
        (PORT datad (246:246:246) (275:275:275))
        (IOPATH dataa combout (357:357:357) (322:322:322))
        (IOPATH datab combout (370:370:370) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[0\]\[6\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (347:347:347))
        (PORT datab (314:314:314) (355:355:355))
        (PORT datac (253:253:253) (292:292:292))
        (PORT datad (248:248:248) (276:276:276))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (363:363:363))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[1\]\[2\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (638:638:638) (572:572:572))
        (PORT datad (402:402:402) (388:388:388))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (300:300:300) (348:348:348))
        (PORT datab (316:316:316) (357:357:357))
        (PORT datac (252:252:252) (291:291:291))
        (PORT datad (249:249:249) (278:278:278))
        (IOPATH dataa combout (371:371:371) (350:350:350))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[0\]\[4\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (295:295:295) (343:343:343))
        (PORT datab (307:307:307) (348:348:348))
        (PORT datac (257:257:257) (296:296:296))
        (PORT datad (244:244:244) (272:272:272))
        (IOPATH dataa combout (371:371:371) (381:381:381))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (353:353:353))
        (PORT datab (433:433:433) (419:419:419))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (696:696:696) (641:641:641))
        (PORT datab (376:376:376) (357:357:357))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (518:518:518))
        (PORT datab (216:216:216) (232:232:232))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (388:388:388) (373:373:373))
        (PORT datab (374:374:374) (353:353:353))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (365:365:365))
        (PORT datab (370:370:370) (346:346:346))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4620:4620:4620) (4361:4361:4361))
        (PORT d[1] (2447:2447:2447) (2210:2210:2210))
        (PORT d[2] (3329:3329:3329) (3223:3223:3223))
        (PORT d[3] (4521:4521:4521) (4338:4338:4338))
        (PORT d[4] (4193:4193:4193) (4082:4082:4082))
        (PORT d[5] (3795:3795:3795) (3611:3611:3611))
        (PORT d[6] (4348:4348:4348) (4199:4199:4199))
        (PORT d[7] (2756:2756:2756) (2531:2531:2531))
        (PORT d[8] (2224:2224:2224) (2130:2130:2130))
        (PORT d[9] (2384:2384:2384) (2324:2324:2324))
        (PORT d[10] (4052:4052:4052) (3867:3867:3867))
        (PORT d[11] (5051:5051:5051) (4835:4835:4835))
        (PORT d[12] (3085:3085:3085) (3002:3002:3002))
        (PORT clk (1866:1866:1866) (1904:1904:1904))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a39.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3782:3782:3782) (3668:3668:3668))
        (PORT clk (1866:1866:1866) (1904:1904:1904))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1904:1904:1904))
        (PORT d[0] (2705:2705:2705) (2577:2577:2577))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1905:1905:1905))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a39.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1863:1863:1863))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1019:1019:1019) (1016:1016:1016))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1020:1020:1020) (1017:1017:1017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1020:1020:1020) (1017:1017:1017))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1020:1020:1020) (1017:1017:1017))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2202:2202:2202) (2084:2084:2084))
        (PORT d[1] (3544:3544:3544) (3326:3326:3326))
        (PORT d[2] (1871:1871:1871) (1770:1770:1770))
        (PORT d[3] (2425:2425:2425) (2299:2299:2299))
        (PORT d[4] (2616:2616:2616) (2486:2486:2486))
        (PORT d[5] (1839:1839:1839) (1728:1728:1728))
        (PORT d[6] (3621:3621:3621) (3476:3476:3476))
        (PORT d[7] (5908:5908:5908) (5529:5529:5529))
        (PORT d[8] (3440:3440:3440) (3367:3367:3367))
        (PORT d[9] (3786:3786:3786) (3583:3583:3583))
        (PORT d[10] (3110:3110:3110) (2936:2936:2936))
        (PORT d[11] (2173:2173:2173) (2047:2047:2047))
        (PORT d[12] (2761:2761:2761) (2702:2702:2702))
        (PORT clk (1892:1892:1892) (1931:1931:1931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a15.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3821:3821:3821) (3625:3625:3625))
        (PORT clk (1892:1892:1892) (1931:1931:1931))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1931:1931:1931))
        (PORT d[0] (4750:4750:4750) (4508:4508:4508))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1932:1932:1932))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a15.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1853:1853:1853) (1890:1890:1890))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1045:1045:1045) (1043:1043:1043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1046:1046:1046) (1044:1044:1044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1046:1046:1046) (1044:1044:1044))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1046:1046:1046) (1044:1044:1044))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[15\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1876:1876:1876) (1716:1716:1716))
        (PORT datab (2313:2313:2313) (2165:2165:2165))
        (PORT datac (2499:2499:2499) (2496:2496:2496))
        (PORT datad (2071:2071:2071) (1883:1883:1883))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (356:356:356) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4496:4496:4496) (4235:4235:4235))
        (PORT d[1] (4895:4895:4895) (4584:4584:4584))
        (PORT d[2] (4650:4650:4650) (4502:4502:4502))
        (PORT d[3] (3864:3864:3864) (3714:3714:3714))
        (PORT d[4] (4771:4771:4771) (4635:4635:4635))
        (PORT d[5] (5275:5275:5275) (4931:4931:4931))
        (PORT d[6] (3032:3032:3032) (2939:2939:2939))
        (PORT d[7] (3111:3111:3111) (2883:2883:2883))
        (PORT d[8] (3345:3345:3345) (3236:3236:3236))
        (PORT d[9] (2080:2080:2080) (2038:2038:2038))
        (PORT d[10] (4611:4611:4611) (4270:4270:4270))
        (PORT d[11] (4395:4395:4395) (4205:4205:4205))
        (PORT d[12] (2399:2399:2399) (2339:2339:2339))
        (PORT clk (1866:1866:1866) (1905:1905:1905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a87.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2775:2775:2775) (2700:2700:2700))
        (PORT clk (1866:1866:1866) (1905:1905:1905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1905:1905:1905))
        (PORT d[0] (4198:4198:4198) (4004:4004:4004))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1906:1906:1906))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a87.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1864:1864:1864))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1019:1019:1019) (1017:1017:1017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1020:1020:1020) (1018:1018:1018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1020:1020:1020) (1018:1018:1018))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1020:1020:1020) (1018:1018:1018))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3493:3493:3493) (3246:3246:3246))
        (PORT d[1] (3966:3966:3966) (3754:3754:3754))
        (PORT d[2] (4076:4076:4076) (3984:3984:3984))
        (PORT d[3] (3066:3066:3066) (2909:2909:2909))
        (PORT d[4] (4075:4075:4075) (3945:3945:3945))
        (PORT d[5] (3120:3120:3120) (2950:2950:2950))
        (PORT d[6] (2950:2950:2950) (2844:2844:2844))
        (PORT d[7] (5031:5031:5031) (4707:4707:4707))
        (PORT d[8] (2804:2804:2804) (2759:2759:2759))
        (PORT d[9] (2448:2448:2448) (2289:2289:2289))
        (PORT d[10] (3345:3345:3345) (3151:3151:3151))
        (PORT d[11] (3136:3136:3136) (2962:2962:2962))
        (PORT d[12] (2112:2112:2112) (2072:2072:2072))
        (PORT clk (1887:1887:1887) (1925:1925:1925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a63.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2870:2870:2870) (2721:2721:2721))
        (PORT clk (1887:1887:1887) (1925:1925:1925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1925:1925:1925))
        (PORT d[0] (2840:2840:2840) (2742:2742:2742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1926:1926:1926))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a63.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1884:1884:1884))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1040:1040:1040) (1037:1037:1037))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1038:1038:1038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1038:1038:1038))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1038:1038:1038))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[15\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (589:589:589) (527:527:527))
        (PORT datab (2874:2874:2874) (2566:2566:2566))
        (PORT datac (3241:3241:3241) (3054:3054:3054))
        (PORT datad (2826:2826:2826) (2644:2644:2644))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datab combout (339:339:339) (332:332:332))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3776:3776:3776) (3617:3617:3617))
        (PORT d[1] (4769:4769:4769) (4480:4480:4480))
        (PORT d[2] (4608:4608:4608) (4456:4456:4456))
        (PORT d[3] (3992:3992:3992) (3771:3771:3771))
        (PORT d[4] (4689:4689:4689) (4535:4535:4535))
        (PORT d[5] (2524:2524:2524) (2385:2385:2385))
        (PORT d[6] (2650:2650:2650) (2555:2555:2555))
        (PORT d[7] (5253:5253:5253) (4907:4907:4907))
        (PORT d[8] (2747:2747:2747) (2699:2699:2699))
        (PORT d[9] (2847:2847:2847) (2680:2680:2680))
        (PORT d[10] (3722:3722:3722) (3514:3514:3514))
        (PORT d[11] (2788:2788:2788) (2635:2635:2635))
        (PORT d[12] (1789:1789:1789) (1769:1769:1769))
        (PORT clk (1869:1869:1869) (1909:1909:1909))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a62.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3240:3240:3240) (3075:3075:3075))
        (PORT clk (1869:1869:1869) (1909:1909:1909))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1909:1909:1909))
        (PORT d[0] (3795:3795:3795) (3630:3630:3630))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1910:1910:1910))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a62.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1830:1830:1830) (1868:1868:1868))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1022:1022:1022) (1021:1021:1021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1023:1023:1023) (1022:1022:1022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1023:1023:1023) (1022:1022:1022))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1023:1023:1023) (1022:1022:1022))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4913:4913:4913) (4626:4626:4626))
        (PORT d[1] (4192:4192:4192) (3904:3904:3904))
        (PORT d[2] (3330:3330:3330) (3225:3225:3225))
        (PORT d[3] (4494:4494:4494) (4313:4313:4313))
        (PORT d[4] (4169:4169:4169) (4060:4060:4060))
        (PORT d[5] (3764:3764:3764) (3586:3586:3586))
        (PORT d[6] (4379:4379:4379) (4229:4229:4229))
        (PORT d[7] (3043:3043:3043) (2784:2784:2784))
        (PORT d[8] (2210:2210:2210) (2115:2115:2115))
        (PORT d[9] (2379:2379:2379) (2318:2318:2318))
        (PORT d[10] (4090:4090:4090) (3906:3906:3906))
        (PORT d[11] (5044:5044:5044) (4827:4827:4827))
        (PORT d[12] (3076:3076:3076) (2994:2994:2994))
        (PORT clk (1866:1866:1866) (1905:1905:1905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a14.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3068:3068:3068) (2995:2995:2995))
        (PORT clk (1866:1866:1866) (1905:1905:1905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1866:1866:1866) (1905:1905:1905))
        (PORT d[0] (4927:4927:4927) (4688:4688:4688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1867:1867:1867) (1906:1906:1906))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a14.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1827:1827:1827) (1864:1864:1864))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1019:1019:1019) (1017:1017:1017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1020:1020:1020) (1018:1018:1018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1020:1020:1020) (1018:1018:1018))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1020:1020:1020) (1018:1018:1018))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[14\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2534:2534:2534) (2530:2530:2530))
        (PORT datab (2312:2312:2312) (2163:2163:2163))
        (PORT datac (1978:1978:1978) (1865:1865:1865))
        (PORT datad (2088:2088:2088) (1812:1812:1812))
        (IOPATH dataa combout (357:357:357) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4181:4181:4181) (3938:3938:3938))
        (PORT d[1] (5217:5217:5217) (4905:4905:4905))
        (PORT d[2] (4342:4342:4342) (4210:4210:4210))
        (PORT d[3] (3499:3499:3499) (3361:3361:3361))
        (PORT d[4] (4431:4431:4431) (4306:4306:4306))
        (PORT d[5] (4969:4969:4969) (4639:4639:4639))
        (PORT d[6] (2720:2720:2720) (2639:2639:2639))
        (PORT d[7] (3438:3438:3438) (3195:3195:3195))
        (PORT d[8] (3016:3016:3016) (2924:2924:2924))
        (PORT d[9] (2419:2419:2419) (2366:2366:2366))
        (PORT d[10] (4320:4320:4320) (3991:3991:3991))
        (PORT d[11] (4090:4090:4090) (3915:3915:3915))
        (PORT d[12] (2074:2074:2074) (2014:2014:2014))
        (PORT clk (1858:1858:1858) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a86.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2702:2702:2702) (2628:2628:2628))
        (PORT clk (1858:1858:1858) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1895:1895:1895))
        (PORT d[0] (3895:3895:3895) (3725:3725:3725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a86.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1854:1854:1854))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1011:1011:1011) (1007:1007:1007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1008:1008:1008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1008:1008:1008))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1008:1008:1008))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3749:3749:3749) (3453:3453:3453))
        (PORT d[1] (4368:4368:4368) (3954:3954:3954))
        (PORT d[2] (3467:3467:3467) (3304:3304:3304))
        (PORT d[3] (2985:2985:2985) (2771:2771:2771))
        (PORT d[4] (4432:4432:4432) (4288:4288:4288))
        (PORT d[5] (2398:2398:2398) (2252:2252:2252))
        (PORT d[6] (3608:3608:3608) (3456:3456:3456))
        (PORT d[7] (2422:2422:2422) (2280:2280:2280))
        (PORT d[8] (2789:2789:2789) (2739:2739:2739))
        (PORT d[9] (3415:3415:3415) (3342:3342:3342))
        (PORT d[10] (3021:3021:3021) (2843:2843:2843))
        (PORT d[11] (5183:5183:5183) (5020:5020:5020))
        (PORT d[12] (2747:2747:2747) (2695:2695:2695))
        (PORT clk (1887:1887:1887) (1925:1925:1925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a38.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4084:4084:4084) (3978:3978:3978))
        (PORT clk (1887:1887:1887) (1925:1925:1925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1925:1925:1925))
        (PORT d[0] (3248:3248:3248) (3066:3066:3066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1888:1888:1888) (1926:1926:1926))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a38.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1848:1848:1848) (1884:1884:1884))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1040:1040:1040) (1037:1037:1037))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1038:1038:1038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1038:1038:1038))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1038:1038:1038))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[14\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (621:621:621) (545:545:545))
        (PORT datab (2634:2634:2634) (2524:2524:2524))
        (PORT datac (3152:3152:3152) (2997:2997:2997))
        (PORT datad (2740:2740:2740) (2535:2535:2535))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datab combout (339:339:339) (332:332:332))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4035:4035:4035) (3859:3859:3859))
        (PORT d[1] (3924:3924:3924) (3699:3699:3699))
        (PORT d[2] (4345:4345:4345) (4216:4216:4216))
        (PORT d[3] (3696:3696:3696) (3499:3499:3499))
        (PORT d[4] (4396:4396:4396) (4257:4257:4257))
        (PORT d[5] (2802:2802:2802) (2648:2648:2648))
        (PORT d[6] (2648:2648:2648) (2542:2542:2542))
        (PORT d[7] (5237:5237:5237) (4887:4887:4887))
        (PORT d[8] (2714:2714:2714) (2659:2659:2659))
        (PORT d[9] (2814:2814:2814) (2650:2650:2650))
        (PORT d[10] (3716:3716:3716) (3508:3508:3508))
        (PORT d[11] (2801:2801:2801) (2650:2650:2650))
        (PORT d[12] (1770:1770:1770) (1756:1756:1756))
        (PORT clk (1874:1874:1874) (1911:1911:1911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a60.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3240:3240:3240) (3074:3074:3074))
        (PORT clk (1874:1874:1874) (1911:1911:1911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1911:1911:1911))
        (PORT d[0] (3762:3762:3762) (3600:3600:3600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1912:1912:1912))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a60.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1835:1835:1835) (1870:1870:1870))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1023:1023:1023))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1024:1024:1024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1024:1024:1024))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1024:1024:1024))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4832:4832:4832) (4548:4548:4548))
        (PORT d[1] (4577:4577:4577) (4287:4287:4287))
        (PORT d[2] (3282:3282:3282) (3173:3173:3173))
        (PORT d[3] (4206:4206:4206) (4040:4040:4040))
        (PORT d[4] (5094:5094:5094) (4940:4940:4940))
        (PORT d[5] (5232:5232:5232) (4882:4882:4882))
        (PORT d[6] (3340:3340:3340) (3236:3236:3236))
        (PORT d[7] (2806:2806:2806) (2597:2597:2597))
        (PORT d[8] (2003:2003:2003) (1939:1939:1939))
        (PORT d[9] (2014:2014:2014) (1973:1973:1973))
        (PORT d[10] (4918:4918:4918) (4557:4557:4557))
        (PORT d[11] (4718:4718:4718) (4514:4514:4514))
        (PORT d[12] (2716:2716:2716) (2647:2647:2647))
        (PORT clk (1871:1871:1871) (1908:1908:1908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a12.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3125:3125:3125) (3035:3035:3035))
        (PORT clk (1871:1871:1871) (1908:1908:1908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1908:1908:1908))
        (PORT d[0] (4611:4611:4611) (4390:4390:4390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1909:1909:1909))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a12.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1867:1867:1867))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1024:1024:1024) (1020:1020:1020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1025:1025:1025) (1021:1021:1021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1025:1025:1025) (1021:1021:1021))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1025:1025:1025) (1021:1021:1021))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[12\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2538:2538:2538) (2535:2535:2535))
        (PORT datab (2319:2319:2319) (2173:2173:2173))
        (PORT datac (1944:1944:1944) (1833:1833:1833))
        (PORT datad (1996:1996:1996) (1764:1764:1764))
        (IOPATH dataa combout (357:357:357) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4198:4198:4198) (3946:3946:3946))
        (PORT d[1] (5230:5230:5230) (4919:4919:4919))
        (PORT d[2] (4310:4310:4310) (4178:4178:4178))
        (PORT d[3] (3508:3508:3508) (3369:3369:3369))
        (PORT d[4] (4442:4442:4442) (4313:4313:4313))
        (PORT d[5] (4668:4668:4668) (4350:4350:4350))
        (PORT d[6] (2714:2714:2714) (2632:2632:2632))
        (PORT d[7] (3460:3460:3460) (3220:3220:3220))
        (PORT d[8] (2309:2309:2309) (2238:2238:2238))
        (PORT d[9] (2372:2372:2372) (2323:2323:2323))
        (PORT d[10] (3923:3923:3923) (3631:3631:3631))
        (PORT d[11] (4084:4084:4084) (3908:3908:3908))
        (PORT d[12] (2029:2029:2029) (1977:1977:1977))
        (PORT clk (1854:1854:1854) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a84.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2751:2751:2751) (2672:2672:2672))
        (PORT clk (1854:1854:1854) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1854:1854:1854) (1891:1891:1891))
        (PORT d[0] (3883:3883:3883) (3710:3710:3710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1855:1855:1855) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a84.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1850:1850:1850))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1007:1007:1007) (1003:1003:1003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1008:1008:1008) (1004:1004:1004))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1008:1008:1008) (1004:1004:1004))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1008:1008:1008) (1004:1004:1004))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4302:4302:4302) (4054:4054:4054))
        (PORT d[1] (3498:3498:3498) (3241:3241:3241))
        (PORT d[2] (3949:3949:3949) (3823:3823:3823))
        (PORT d[3] (3513:3513:3513) (3339:3339:3339))
        (PORT d[4] (3873:3873:3873) (3783:3783:3783))
        (PORT d[5] (3448:3448:3448) (3288:3288:3288))
        (PORT d[6] (4024:4024:4024) (3895:3895:3895))
        (PORT d[7] (3057:3057:3057) (2818:2818:2818))
        (PORT d[8] (3066:3066:3066) (2968:2968:2968))
        (PORT d[9] (2699:2699:2699) (2647:2647:2647))
        (PORT d[10] (3713:3713:3713) (3539:3539:3539))
        (PORT d[11] (5357:5357:5357) (5122:5122:5122))
        (PORT d[12] (3380:3380:3380) (3280:3280:3280))
        (PORT clk (1854:1854:1854) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a36.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3099:3099:3099) (3030:3030:3030))
        (PORT clk (1854:1854:1854) (1891:1891:1891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1854:1854:1854) (1891:1891:1891))
        (PORT d[0] (2990:2990:2990) (2846:2846:2846))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1855:1855:1855) (1892:1892:1892))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a36.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1815:1815:1815) (1850:1850:1850))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1007:1007:1007) (1003:1003:1003))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1008:1008:1008) (1004:1004:1004))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1008:1008:1008) (1004:1004:1004))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1008:1008:1008) (1004:1004:1004))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[12\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (649:649:649) (565:565:565))
        (PORT datab (3183:3183:3183) (3025:3025:3025))
        (PORT datac (2931:2931:2931) (2669:2669:2669))
        (PORT datad (3009:3009:3009) (2739:2739:2739))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4244:4244:4244) (4000:4000:4000))
        (PORT d[1] (2849:2849:2849) (2610:2610:2610))
        (PORT d[2] (3954:3954:3954) (3829:3829:3829))
        (PORT d[3] (3456:3456:3456) (3293:3293:3293))
        (PORT d[4] (4526:4526:4526) (4391:4391:4391))
        (PORT d[5] (3126:3126:3126) (2980:2980:2980))
        (PORT d[6] (3753:3753:3753) (3636:3636:3636))
        (PORT d[7] (3364:3364:3364) (3105:3105:3105))
        (PORT d[8] (3033:3033:3033) (2936:2936:2936))
        (PORT d[9] (2715:2715:2715) (2661:2661:2661))
        (PORT d[10] (3443:3443:3443) (3286:3286:3286))
        (PORT d[11] (5426:5426:5426) (5194:5194:5194))
        (PORT d[12] (3582:3582:3582) (3439:3439:3439))
        (PORT clk (1846:1846:1846) (1884:1884:1884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a85.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3358:3358:3358) (3262:3262:3262))
        (PORT clk (1846:1846:1846) (1884:1884:1884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1884:1884:1884))
        (PORT d[0] (4584:4584:4584) (4396:4396:4396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1847:1847:1847) (1885:1885:1885))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a85.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1843:1843:1843))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (999:999:999) (996:996:996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1000:1000:1000) (997:997:997))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1000:1000:1000) (997:997:997))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1000:1000:1000) (997:997:997))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2173:2173:2173) (2063:2063:2063))
        (PORT d[1] (4256:4256:4256) (4019:4019:4019))
        (PORT d[2] (2152:2152:2152) (2042:2042:2042))
        (PORT d[3] (2080:2080:2080) (1966:1966:1966))
        (PORT d[4] (2664:2664:2664) (2535:2535:2535))
        (PORT d[5] (2157:2157:2157) (2033:2033:2033))
        (PORT d[6] (3313:3313:3313) (3191:3191:3191))
        (PORT d[7] (5611:5611:5611) (5248:5248:5248))
        (PORT d[8] (3094:3094:3094) (3032:3032:3032))
        (PORT d[9] (3472:3472:3472) (3280:3280:3280))
        (PORT d[10] (2775:2775:2775) (2619:2619:2619))
        (PORT d[11] (2157:2157:2157) (2036:2036:2036))
        (PORT d[12] (2457:2457:2457) (2410:2410:2410))
        (PORT clk (1889:1889:1889) (1927:1927:1927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a13.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3844:3844:3844) (3651:3651:3651))
        (PORT clk (1889:1889:1889) (1927:1927:1927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1927:1927:1927))
        (PORT d[0] (4732:4732:4732) (4487:4487:4487))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1928:1928:1928))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a13.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1886:1886:1886))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1039:1039:1039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1040:1040:1040))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1040:1040:1040))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1040:1040:1040))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3928:3928:3928) (3703:3703:3703))
        (PORT d[1] (3150:3150:3150) (2908:2908:2908))
        (PORT d[2] (3634:3634:3634) (3532:3532:3532))
        (PORT d[3] (3176:3176:3176) (3029:3029:3029))
        (PORT d[4] (4147:4147:4147) (4043:4043:4043))
        (PORT d[5] (2814:2814:2814) (2684:2684:2684))
        (PORT d[6] (3672:3672:3672) (3554:3554:3554))
        (PORT d[7] (3663:3663:3663) (3383:3383:3383))
        (PORT d[8] (2656:2656:2656) (2574:2574:2574))
        (PORT d[9] (2700:2700:2700) (2644:2644:2644))
        (PORT d[10] (3117:3117:3117) (2975:2975:2975))
        (PORT d[11] (5128:5128:5128) (4919:4919:4919))
        (PORT d[12] (3274:3274:3274) (3152:3152:3152))
        (PORT clk (1858:1858:1858) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a37.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3695:3695:3695) (3587:3587:3587))
        (PORT clk (1858:1858:1858) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1895:1895:1895))
        (PORT d[0] (3281:3281:3281) (3124:3124:3124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a37.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1854:1854:1854))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1011:1011:1011) (1007:1007:1007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1008:1008:1008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1008:1008:1008))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1008:1008:1008))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[13\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2538:2538:2538) (2534:2534:2534))
        (PORT datab (2319:2319:2319) (2172:2172:2172))
        (PORT datac (2111:2111:2111) (1935:1935:1935))
        (PORT datad (2177:2177:2177) (2028:2028:2028))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (363:363:363))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4118:4118:4118) (3867:3867:3867))
        (PORT d[1] (5261:5261:5261) (4955:4955:4955))
        (PORT d[2] (3985:3985:3985) (3864:3864:3864))
        (PORT d[3] (3568:3568:3568) (3408:3408:3408))
        (PORT d[4] (4141:4141:4141) (4018:4018:4018))
        (PORT d[5] (4603:4603:4603) (4286:4286:4286))
        (PORT d[6] (2615:2615:2615) (2525:2525:2525))
        (PORT d[7] (3493:3493:3493) (3253:3253:3253))
        (PORT d[8] (2671:2671:2671) (2591:2591:2591))
        (PORT d[9] (2663:2663:2663) (2591:2591:2591))
        (PORT d[10] (3707:3707:3707) (3433:3433:3433))
        (PORT d[11] (3784:3784:3784) (3628:3628:3628))
        (PORT d[12] (2068:2068:2068) (2022:2022:2022))
        (PORT clk (1846:1846:1846) (1884:1884:1884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a61.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2748:2748:2748) (2674:2674:2674))
        (PORT clk (1846:1846:1846) (1884:1884:1884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1846:1846:1846) (1884:1884:1884))
        (PORT d[0] (3419:3419:3419) (3257:3257:3257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1847:1847:1847) (1885:1885:1885))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a61.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1807:1807:1807) (1843:1843:1843))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (999:999:999) (996:996:996))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1000:1000:1000) (997:997:997))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1000:1000:1000) (997:997:997))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1000:1000:1000) (997:997:997))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[13\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2801:2801:2801) (2524:2524:2524))
        (PORT datab (3273:3273:3273) (3083:3083:3083))
        (PORT datac (185:185:185) (203:203:203))
        (PORT datad (3022:3022:3022) (2778:2778:2778))
        (IOPATH dataa combout (333:333:333) (341:341:341))
        (IOPATH datab combout (334:334:334) (363:363:363))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[1\]\[4\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1590:1590:1590) (1488:1488:1488))
        (PORT datab (1810:1810:1810) (1650:1650:1650))
        (PORT datac (999:999:999) (945:945:945))
        (PORT datad (972:972:972) (904:904:904))
        (IOPATH dataa combout (371:371:371) (381:381:381))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3869:3869:3869) (3629:3629:3629))
        (PORT d[1] (4378:4378:4378) (3965:3965:3965))
        (PORT d[2] (3809:3809:3809) (3628:3628:3628))
        (PORT d[3] (3272:3272:3272) (3036:3036:3036))
        (PORT d[4] (4352:4352:4352) (4211:4211:4211))
        (PORT d[5] (2667:2667:2667) (2503:2503:2503))
        (PORT d[6] (3606:3606:3606) (3459:3459:3459))
        (PORT d[7] (2431:2431:2431) (2290:2290:2290))
        (PORT d[8] (2811:2811:2811) (2765:2765:2765))
        (PORT d[9] (3721:3721:3721) (3632:3632:3632))
        (PORT d[10] (3054:3054:3054) (2876:2876:2876))
        (PORT d[11] (3225:3225:3225) (3055:3055:3055))
        (PORT d[12] (3399:3399:3399) (3322:3322:3322))
        (PORT clk (1881:1881:1881) (1923:1923:1923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a33.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4110:4110:4110) (4023:4023:4023))
        (PORT clk (1881:1881:1881) (1923:1923:1923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1923:1923:1923))
        (PORT d[0] (3281:3281:3281) (3097:3097:3097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1882:1882:1882) (1924:1924:1924))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a33.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1842:1842:1842) (1882:1882:1882))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1034:1034:1034) (1035:1035:1035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1035:1035:1035) (1036:1036:1036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1035:1035:1035) (1036:1036:1036))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1035:1035:1035) (1036:1036:1036))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4783:4783:4783) (4502:4502:4502))
        (PORT d[1] (4563:4563:4563) (4276:4276:4276))
        (PORT d[2] (3294:3294:3294) (3186:3186:3186))
        (PORT d[3] (4215:4215:4215) (4037:4037:4037))
        (PORT d[4] (4804:4804:4804) (4668:4668:4668))
        (PORT d[5] (5255:5255:5255) (4911:4911:4911))
        (PORT d[6] (2992:2992:2992) (2907:2907:2907))
        (PORT d[7] (2808:2808:2808) (2596:2596:2596))
        (PORT d[8] (2035:2035:2035) (1971:1971:1971))
        (PORT d[9] (1980:1980:1980) (1917:1917:1917))
        (PORT d[10] (4950:4950:4950) (4583:4583:4583))
        (PORT d[11] (4701:4701:4701) (4494:4494:4494))
        (PORT d[12] (2668:2668:2668) (2597:2597:2597))
        (PORT clk (1871:1871:1871) (1907:1907:1907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a9.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3097:3097:3097) (3010:3010:3010))
        (PORT clk (1871:1871:1871) (1907:1907:1907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1907:1907:1907))
        (PORT d[0] (4577:4577:4577) (4357:4357:4357))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a9.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1866:1866:1866))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1024:1024:1024) (1019:1019:1019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1025:1025:1025) (1020:1020:1020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1025:1025:1025) (1020:1020:1020))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1025:1025:1025) (1020:1020:1020))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[9\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1901:1901:1901) (1756:1756:1756))
        (PORT datab (2414:2414:2414) (2358:2358:2358))
        (PORT datac (2010:2010:2010) (1933:1933:1933))
        (PORT datad (2558:2558:2558) (2422:2422:2422))
        (IOPATH dataa combout (321:321:321) (310:310:310))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3706:3706:3706) (3517:3517:3517))
        (PORT d[1] (4269:4269:4269) (4051:4051:4051))
        (PORT d[2] (4487:4487:4487) (4394:4394:4394))
        (PORT d[3] (3743:3743:3743) (3448:3448:3448))
        (PORT d[4] (3446:3446:3446) (3333:3333:3333))
        (PORT d[5] (2341:2341:2341) (2245:2245:2245))
        (PORT d[6] (2664:2664:2664) (2576:2576:2576))
        (PORT d[7] (5316:5316:5316) (4978:4978:4978))
        (PORT d[8] (3398:3398:3398) (3325:3325:3325))
        (PORT d[9] (2268:2268:2268) (2204:2204:2204))
        (PORT d[10] (3659:3659:3659) (3463:3463:3463))
        (PORT d[11] (4258:4258:4258) (4111:4111:4111))
        (PORT d[12] (2128:2128:2128) (2079:2079:2079))
        (PORT clk (1873:1873:1873) (1912:1912:1912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a57.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2609:2609:2609) (2494:2494:2494))
        (PORT clk (1873:1873:1873) (1912:1912:1912))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1873:1873:1873) (1912:1912:1912))
        (PORT d[0] (2400:2400:2400) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1874:1874:1874) (1913:1913:1913))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a57.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1834:1834:1834) (1871:1871:1871))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1026:1026:1026) (1024:1024:1024))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1025:1025:1025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1025:1025:1025))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1027:1027:1027) (1025:1025:1025))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4394:4394:4394) (4195:4195:4195))
        (PORT d[1] (4478:4478:4478) (4213:4213:4213))
        (PORT d[2] (2456:2456:2456) (2325:2325:2325))
        (PORT d[3] (2115:2115:2115) (1995:1995:1995))
        (PORT d[4] (4988:4988:4988) (4812:4812:4812))
        (PORT d[5] (2197:2197:2197) (2073:2073:2073))
        (PORT d[6] (2960:2960:2960) (2856:2856:2856))
        (PORT d[7] (5604:5604:5604) (5245:5245:5245))
        (PORT d[8] (3073:3073:3073) (3007:3007:3007))
        (PORT d[9] (3117:3117:3117) (2940:2940:2940))
        (PORT d[10] (2759:2759:2759) (2601:2601:2601))
        (PORT d[11] (2814:2814:2814) (2669:2669:2669))
        (PORT d[12] (2129:2129:2129) (2092:2092:2092))
        (PORT clk (1884:1884:1884) (1923:1923:1923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a81.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3560:3560:3560) (3379:3379:3379))
        (PORT clk (1884:1884:1884) (1923:1923:1923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1923:1923:1923))
        (PORT d[0] (4129:4129:4129) (3927:3927:3927))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1885:1885:1885) (1924:1924:1924))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a81.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1845:1845:1845) (1882:1882:1882))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1037:1037:1037) (1035:1035:1035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1038:1038:1038) (1036:1036:1036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1038:1038:1038) (1036:1036:1036))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1038:1038:1038) (1036:1036:1036))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[9\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (528:528:528))
        (PORT datab (2837:2837:2837) (2655:2655:2655))
        (PORT datac (2885:2885:2885) (2628:2628:2628))
        (PORT datad (3471:3471:3471) (3315:3315:3315))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datab combout (322:322:322) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1874:1874:1874) (1776:1776:1776))
        (PORT d[1] (3880:3880:3880) (3639:3639:3639))
        (PORT d[2] (2536:2536:2536) (2405:2405:2405))
        (PORT d[3] (2756:2756:2756) (2609:2609:2609))
        (PORT d[4] (2600:2600:2600) (2476:2476:2476))
        (PORT d[5] (1783:1783:1783) (1668:1668:1668))
        (PORT d[6] (3592:3592:3592) (3457:3457:3457))
        (PORT d[7] (1536:1536:1536) (1442:1442:1442))
        (PORT d[8] (3771:3771:3771) (3683:3683:3683))
        (PORT d[9] (3852:3852:3852) (3646:3646:3646))
        (PORT d[10] (1778:1778:1778) (1664:1664:1664))
        (PORT d[11] (2230:2230:2230) (2107:2107:2107))
        (PORT d[12] (2843:2843:2843) (2782:2782:2782))
        (PORT clk (1893:1893:1893) (1932:1932:1932))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a10.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1887:1887:1887) (1787:1787:1787))
        (PORT clk (1893:1893:1893) (1932:1932:1932))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1932:1932:1932))
        (PORT d[0] (3040:3040:3040) (2814:2814:2814))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1933:1933:1933))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a10.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1854:1854:1854) (1891:1891:1891))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1046:1046:1046) (1044:1044:1044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1045:1045:1045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1045:1045:1045))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1045:1045:1045))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1845:1845:1845) (1754:1754:1754))
        (PORT d[1] (3594:3594:3594) (3380:3380:3380))
        (PORT d[2] (2506:2506:2506) (2376:2376:2376))
        (PORT d[3] (2450:2450:2450) (2322:2322:2322))
        (PORT d[4] (2278:2278:2278) (2164:2164:2164))
        (PORT d[5] (1830:1830:1830) (1719:1719:1719))
        (PORT d[6] (3589:3589:3589) (3450:3450:3450))
        (PORT d[7] (5940:5940:5940) (5559:5559:5559))
        (PORT d[8] (3472:3472:3472) (3398:3398:3398))
        (PORT d[9] (3817:3817:3817) (3613:3613:3613))
        (PORT d[10] (1825:1825:1825) (1703:1703:1703))
        (PORT d[11] (2192:2192:2192) (2070:2070:2070))
        (PORT d[12] (2807:2807:2807) (2748:2748:2748))
        (PORT clk (1893:1893:1893) (1932:1932:1932))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a58.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1891:1891:1891) (1791:1791:1791))
        (PORT clk (1893:1893:1893) (1932:1932:1932))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1893:1893:1893) (1932:1932:1932))
        (PORT d[0] (3165:3165:3165) (3061:3061:3061))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1894:1894:1894) (1933:1933:1933))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a58.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1854:1854:1854) (1891:1891:1891))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1046:1046:1046) (1044:1044:1044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1045:1045:1045))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1045:1045:1045))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1047:1047:1047) (1045:1045:1045))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[10\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1578:1578:1578) (1436:1436:1436))
        (PORT datab (1802:1802:1802) (1778:1778:1778))
        (PORT datac (1590:1590:1590) (1461:1461:1461))
        (PORT datad (2101:2101:2101) (2089:2089:2089))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3986:3986:3986) (3760:3760:3760))
        (PORT d[1] (3159:3159:3159) (2917:2917:2917))
        (PORT d[2] (3636:3636:3636) (3521:3521:3521))
        (PORT d[3] (3184:3184:3184) (3042:3042:3042))
        (PORT d[4] (4507:4507:4507) (4383:4383:4383))
        (PORT d[5] (2877:2877:2877) (2745:2745:2745))
        (PORT d[6] (3721:3721:3721) (3605:3605:3605))
        (PORT d[7] (3382:3382:3382) (3109:3109:3109))
        (PORT d[8] (2696:2696:2696) (2614:2614:2614))
        (PORT d[9] (2414:2414:2414) (2375:2375:2375))
        (PORT d[10] (3435:3435:3435) (3277:3277:3277))
        (PORT d[11] (5136:5136:5136) (4929:4929:4929))
        (PORT d[12] (3632:3632:3632) (3484:3484:3484))
        (PORT clk (1850:1850:1850) (1887:1887:1887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a82.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3402:3402:3402) (3308:3308:3308))
        (PORT clk (1850:1850:1850) (1887:1887:1887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1887:1887:1887))
        (PORT d[0] (4585:4585:4585) (4396:4396:4396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1851:1851:1851) (1888:1888:1888))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a82.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1811:1811:1811) (1846:1846:1846))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1003:1003:1003) (999:999:999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1004:1004:1004) (1000:1000:1000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1004:1004:1004) (1000:1000:1000))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1004:1004:1004) (1000:1000:1000))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2151:2151:2151) (2007:2007:2007))
        (PORT d[1] (4479:4479:4479) (4167:4167:4167))
        (PORT d[2] (2875:2875:2875) (2730:2730:2730))
        (PORT d[3] (1473:1473:1473) (1385:1385:1385))
        (PORT d[4] (2644:2644:2644) (2521:2521:2521))
        (PORT d[5] (1496:1496:1496) (1382:1382:1382))
        (PORT d[6] (3943:3943:3943) (3785:3785:3785))
        (PORT d[7] (1518:1518:1518) (1422:1422:1422))
        (PORT d[8] (3782:3782:3782) (3686:3686:3686))
        (PORT d[9] (4114:4114:4114) (3888:3888:3888))
        (PORT d[10] (1798:1798:1798) (1683:1683:1683))
        (PORT d[11] (2530:2530:2530) (2394:2394:2394))
        (PORT d[12] (3368:3368:3368) (3267:3267:3267))
        (PORT clk (1889:1889:1889) (1929:1929:1929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a34.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1589:1589:1589) (1486:1486:1486))
        (PORT clk (1889:1889:1889) (1929:1929:1929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1929:1929:1929))
        (PORT d[0] (2629:2629:2629) (2500:2500:2500))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1930:1930:1930))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a34.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1850:1850:1850) (1888:1888:1888))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1041:1041:1041))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1042:1042:1042))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1042:1042:1042))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1042:1042:1042))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[10\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (866:866:866) (764:764:764))
        (PORT datab (2628:2628:2628) (2463:2463:2463))
        (PORT datac (3109:3109:3109) (2950:2950:2950))
        (PORT datad (2874:2874:2874) (2679:2679:2679))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datab combout (339:339:339) (332:332:332))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5117:5117:5117) (4818:4818:4818))
        (PORT d[1] (4203:4203:4203) (3916:3916:3916))
        (PORT d[2] (3281:3281:3281) (3173:3173:3173))
        (PORT d[3] (4473:4473:4473) (4289:4289:4289))
        (PORT d[4] (5106:5106:5106) (4955:4955:4955))
        (PORT d[5] (5582:5582:5582) (5221:5221:5221))
        (PORT d[6] (3606:3606:3606) (3481:3481:3481))
        (PORT d[7] (2446:2446:2446) (2248:2248:2248))
        (PORT d[8] (1974:1974:1974) (1906:1906:1906))
        (PORT d[9] (2076:2076:2076) (2040:2040:2040))
        (PORT d[10] (4393:4393:4393) (4184:4184:4184))
        (PORT d[11] (4730:4730:4730) (4528:4528:4528))
        (PORT d[12] (2743:2743:2743) (2671:2671:2671))
        (PORT clk (1871:1871:1871) (1907:1907:1907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a35.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3453:3453:3453) (3354:3354:3354))
        (PORT clk (1871:1871:1871) (1907:1907:1907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1907:1907:1907))
        (PORT d[0] (2962:2962:2962) (2810:2810:2810))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1872:1872:1872) (1908:1908:1908))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a35.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1832:1832:1832) (1866:1866:1866))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1024:1024:1024) (1019:1019:1019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1025:1025:1025) (1020:1020:1020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1025:1025:1025) (1020:1020:1020))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1025:1025:1025) (1020:1020:1020))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1336:1336:1336) (1283:1283:1283))
        (PORT d[1] (1345:1345:1345) (1300:1300:1300))
        (PORT d[2] (3897:3897:3897) (3762:3762:3762))
        (PORT d[3] (5997:5997:5997) (5565:5565:5565))
        (PORT d[4] (4007:4007:4007) (3831:3831:3831))
        (PORT d[5] (3042:3042:3042) (2928:2928:2928))
        (PORT d[6] (3592:3592:3592) (3454:3454:3454))
        (PORT d[7] (6519:6519:6519) (6113:6113:6113))
        (PORT d[8] (1329:1329:1329) (1270:1270:1270))
        (PORT d[9] (3621:3621:3621) (3502:3502:3502))
        (PORT d[10] (5314:5314:5314) (5040:5040:5040))
        (PORT d[11] (5212:5212:5212) (5013:5013:5013))
        (PORT d[12] (2862:2862:2862) (2734:2734:2734))
        (PORT clk (1876:1876:1876) (1914:1914:1914))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a11.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4027:4027:4027) (3878:3878:3878))
        (PORT clk (1876:1876:1876) (1914:1914:1914))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1876:1876:1876) (1914:1914:1914))
        (PORT d[0] (3427:3427:3427) (3202:3202:3202))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1877:1877:1877) (1915:1915:1915))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a11.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1837:1837:1837) (1873:1873:1873))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1029:1029:1029) (1026:1026:1026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1030:1030:1030) (1027:1027:1027))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1030:1030:1030) (1027:1027:1027))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1030:1030:1030) (1027:1027:1027))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[11\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1918:1918:1918) (1667:1667:1667))
        (PORT datab (2346:2346:2346) (2301:2301:2301))
        (PORT datac (2275:2275:2275) (2186:2186:2186))
        (PORT datad (2071:2071:2071) (1990:1990:1990))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (356:356:356) (328:328:328))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1638:1638:1638) (1568:1568:1568))
        (PORT d[1] (1671:1671:1671) (1608:1608:1608))
        (PORT d[2] (5141:5141:5141) (5018:5018:5018))
        (PORT d[3] (5660:5660:5660) (5245:5245:5245))
        (PORT d[4] (3669:3669:3669) (3509:3509:3509))
        (PORT d[5] (2697:2697:2697) (2599:2599:2599))
        (PORT d[6] (3168:3168:3168) (3016:3016:3016))
        (PORT d[7] (6193:6193:6193) (5799:5799:5799))
        (PORT d[8] (4736:4736:4736) (4597:4597:4597))
        (PORT d[9] (3260:3260:3260) (3150:3150:3150))
        (PORT d[10] (4984:4984:4984) (4723:4723:4723))
        (PORT d[11] (4876:4876:4876) (4699:4699:4699))
        (PORT d[12] (2560:2560:2560) (2455:2455:2455))
        (PORT clk (1875:1875:1875) (1913:1913:1913))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a83.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3700:3700:3700) (3571:3571:3571))
        (PORT clk (1875:1875:1875) (1913:1913:1913))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1875:1875:1875) (1913:1913:1913))
        (PORT d[0] (4685:4685:4685) (4426:4426:4426))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1876:1876:1876) (1914:1914:1914))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a83.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1836:1836:1836) (1872:1872:1872))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1028:1028:1028) (1025:1025:1025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1029:1029:1029) (1026:1026:1026))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1029:1029:1029) (1026:1026:1026))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1029:1029:1029) (1026:1026:1026))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3718:3718:3718) (3545:3545:3545))
        (PORT d[1] (4666:4666:4666) (4452:4452:4452))
        (PORT d[2] (5005:5005:5005) (4860:4860:4860))
        (PORT d[3] (4372:4372:4372) (4021:4021:4021))
        (PORT d[4] (3428:3428:3428) (3315:3315:3315))
        (PORT d[5] (2036:2036:2036) (1966:1966:1966))
        (PORT d[6] (2330:2330:2330) (2261:2261:2261))
        (PORT d[7] (5329:5329:5329) (4985:4985:4985))
        (PORT d[8] (3727:3727:3727) (3634:3634:3634))
        (PORT d[9] (2588:2588:2588) (2497:2497:2497))
        (PORT d[10] (3693:3693:3693) (3510:3510:3510))
        (PORT d[11] (4569:4569:4569) (4412:4412:4412))
        (PORT d[12] (1805:1805:1805) (1775:1775:1775))
        (PORT clk (1868:1868:1868) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a59.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2697:2697:2697) (2599:2599:2599))
        (PORT clk (1868:1868:1868) (1906:1906:1906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1868:1868:1868) (1906:1906:1906))
        (PORT d[0] (2689:2689:2689) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1869:1869:1869) (1907:1907:1907))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a59.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1829:1829:1829) (1865:1865:1865))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1021:1021:1021) (1018:1018:1018))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1022:1022:1022) (1019:1019:1019))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1022:1022:1022) (1019:1019:1019))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1022:1022:1022) (1019:1019:1019))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[11\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (584:584:584) (521:521:521))
        (PORT datab (2792:2792:2792) (2605:2605:2605))
        (PORT datac (2849:2849:2849) (2678:2678:2678))
        (PORT datad (3560:3560:3560) (3398:3398:3398))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datab combout (303:303:303) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4449:4449:4449) (4244:4244:4244))
        (PORT d[1] (5627:5627:5627) (5365:5365:5365))
        (PORT d[2] (5079:5079:5079) (4962:4962:4962))
        (PORT d[3] (5344:5344:5344) (4947:4947:4947))
        (PORT d[4] (2958:2958:2958) (2834:2834:2834))
        (PORT d[5] (2358:2358:2358) (2272:2272:2272))
        (PORT d[6] (2873:2873:2873) (2743:2743:2743))
        (PORT d[7] (5854:5854:5854) (5479:5479:5479))
        (PORT d[8] (4396:4396:4396) (4273:4273:4273))
        (PORT d[9] (1943:1943:1943) (1881:1881:1881))
        (PORT d[10] (4646:4646:4646) (4404:4404:4404))
        (PORT d[11] (4517:4517:4517) (4354:4354:4354))
        (PORT d[12] (2589:2589:2589) (2482:2482:2482))
        (PORT clk (1870:1870:1870) (1908:1908:1908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a80.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3364:3364:3364) (3251:3251:3251))
        (PORT clk (1870:1870:1870) (1908:1908:1908))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1870:1870:1870) (1908:1908:1908))
        (PORT d[0] (4359:4359:4359) (4119:4119:4119))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1871:1871:1871) (1909:1909:1909))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a80.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1831:1831:1831) (1867:1867:1867))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1023:1023:1023) (1020:1020:1020))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1024:1024:1024) (1021:1021:1021))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1024:1024:1024) (1021:1021:1021))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1024:1024:1024) (1021:1021:1021))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4300:4300:4300) (4056:4056:4056))
        (PORT d[1] (3862:3862:3862) (3589:3589:3589))
        (PORT d[2] (3933:3933:3933) (3806:3806:3806))
        (PORT d[3] (3501:3501:3501) (3340:3340:3340))
        (PORT d[4] (3880:3880:3880) (3791:3791:3791))
        (PORT d[5] (3486:3486:3486) (3326:3326:3326))
        (PORT d[6] (4057:4057:4057) (3927:3927:3927))
        (PORT d[7] (3080:3080:3080) (2823:2823:2823))
        (PORT d[8] (3335:3335:3335) (3221:3221:3221))
        (PORT d[9] (2727:2727:2727) (2668:2668:2668))
        (PORT d[10] (3739:3739:3739) (3557:3557:3557))
        (PORT d[11] (5351:5351:5351) (5115:5115:5115))
        (PORT d[12] (3404:3404:3404) (3302:3302:3302))
        (PORT clk (1858:1858:1858) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a8.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3737:3737:3737) (3612:3612:3612))
        (PORT clk (1858:1858:1858) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1895:1895:1895))
        (PORT d[0] (5229:5229:5229) (4972:4972:4972))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a8.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1854:1854:1854))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1011:1011:1011) (1007:1007:1007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1008:1008:1008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1008:1008:1008))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1008:1008:1008))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3229:3229:3229) (3035:3035:3035))
        (PORT d[1] (5225:5225:5225) (4916:4916:4916))
        (PORT d[2] (3633:3633:3633) (3530:3530:3530))
        (PORT d[3] (3780:3780:3780) (3612:3612:3612))
        (PORT d[4] (3772:3772:3772) (3676:3676:3676))
        (PORT d[5] (3749:3749:3749) (3493:3493:3493))
        (PORT d[6] (2338:2338:2338) (2258:2258:2258))
        (PORT d[7] (3778:3778:3778) (3520:3520:3520))
        (PORT d[8] (2343:2343:2343) (2279:2279:2279))
        (PORT d[9] (2722:2722:2722) (2652:2652:2652))
        (PORT d[10] (4011:4011:4011) (3714:3714:3714))
        (PORT d[11] (3796:3796:3796) (3621:3621:3621))
        (PORT d[12] (2056:2056:2056) (2016:2016:2016))
        (PORT clk (1858:1858:1858) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a56.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3082:3082:3082) (2990:2990:2990))
        (PORT clk (1858:1858:1858) (1895:1895:1895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1858:1858:1858) (1895:1895:1895))
        (PORT d[0] (3103:3103:3103) (2948:2948:2948))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1859:1859:1859) (1896:1896:1896))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a56.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1819:1819:1819) (1854:1854:1854))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1011:1011:1011) (1007:1007:1007))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1008:1008:1008))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1008:1008:1008))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1012:1012:1012) (1008:1008:1008))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[8\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1947:1947:1947) (1840:1840:1840))
        (PORT datab (2416:2416:2416) (2360:2360:2360))
        (PORT datac (2620:2620:2620) (2491:2491:2491))
        (PORT datad (2231:2231:2231) (2103:2103:2103))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4011:4011:4011) (3697:3697:3697))
        (PORT d[1] (3819:3819:3819) (3450:3450:3450))
        (PORT d[2] (3466:3466:3466) (3297:3297:3297))
        (PORT d[3] (2598:2598:2598) (2390:2390:2390))
        (PORT d[4] (4445:4445:4445) (4307:4307:4307))
        (PORT d[5] (2347:2347:2347) (2198:2198:2198))
        (PORT d[6] (2960:2960:2960) (2853:2853:2853))
        (PORT d[7] (2396:2396:2396) (2236:2236:2236))
        (PORT d[8] (2764:2764:2764) (2701:2701:2701))
        (PORT d[9] (3085:3085:3085) (3029:3029:3029))
        (PORT d[10] (2696:2696:2696) (2533:2533:2533))
        (PORT d[11] (4915:4915:4915) (4772:4772:4772))
        (PORT d[12] (2774:2774:2774) (2728:2728:2728))
        (PORT clk (1880:1880:1880) (1919:1919:1919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a32.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4076:4076:4076) (3977:3977:3977))
        (PORT clk (1880:1880:1880) (1919:1919:1919))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1919:1919:1919))
        (PORT d[0] (2969:2969:2969) (2807:2807:2807))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1881:1881:1881) (1920:1920:1920))
        (IOPATH (posedge clk) pulse (0:0:0) (2454:2454:2454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a32.dataout_a_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1841:1841:1841) (1878:1878:1878))
        (IOPATH (posedge clk) q (307:307:307) (307:307:307))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1033:1033:1033) (1031:1031:1031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1034:1034:1034) (1032:1032:1032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1034:1034:1034) (1032:1032:1032))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1034:1034:1034) (1032:1032:1032))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|rom1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[8\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3022:3022:3022) (2772:2772:2772))
        (PORT datab (593:593:593) (528:528:528))
        (PORT datac (3188:3188:3188) (3067:3067:3067))
        (PORT datad (3655:3655:3655) (3467:3467:3467))
        (IOPATH dataa combout (297:297:297) (310:310:310))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[0\]\[8\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1227:1227:1227) (1138:1138:1138))
        (PORT datab (774:774:774) (737:737:737))
        (PORT datac (970:970:970) (900:900:900))
        (PORT datad (1289:1289:1289) (1215:1215:1215))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[0\]\[7\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1235:1235:1235) (1148:1148:1148))
        (PORT datab (771:771:771) (732:732:732))
        (PORT datac (977:977:977) (909:909:909))
        (PORT datad (1286:1286:1286) (1212:1212:1212))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[1\]\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1803:1803:1803) (1638:1638:1638))
        (PORT datac (995:995:995) (938:938:938))
        (PORT datad (967:967:967) (899:899:899))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[0\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1233:1233:1233) (1145:1145:1145))
        (PORT datab (772:772:772) (733:733:733))
        (PORT datac (975:975:975) (906:906:906))
        (PORT datad (1287:1287:1287) (1213:1213:1213))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[1\]\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (1002:1002:1002) (946:946:946))
        (PORT datad (961:961:961) (892:892:892))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[0\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1234:1234:1234) (1146:1146:1146))
        (PORT datab (771:771:771) (733:733:733))
        (PORT datac (975:975:975) (907:907:907))
        (PORT datad (1287:1287:1287) (1213:1213:1213))
        (IOPATH dataa combout (371:371:371) (350:350:350))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1048:1048:1048) (982:982:982))
        (PORT datab (664:664:664) (572:572:572))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (594:594:594) (545:545:545))
        (PORT datab (215:215:215) (231:231:231))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (657:657:657) (575:575:575))
        (PORT datab (218:218:218) (235:235:235))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (397:397:397))
        (PORT datab (629:629:629) (554:554:554))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[0\]\[4\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1238:1238:1238) (1151:1151:1151))
        (PORT datab (770:770:770) (731:731:731))
        (PORT datac (979:979:979) (911:911:911))
        (PORT datad (1285:1285:1285) (1211:1211:1211))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (363:363:363))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[0\]\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (299:299:299) (348:348:348))
        (PORT datab (315:315:315) (356:356:356))
        (PORT datac (253:253:253) (292:292:292))
        (PORT datad (248:248:248) (277:277:277))
        (IOPATH dataa combout (321:321:321) (333:333:333))
        (IOPATH datab combout (370:370:370) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[0\]\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1228:1228:1228) (1139:1139:1139))
        (PORT datac (738:738:738) (704:704:704))
        (PORT datad (1289:1289:1289) (1215:1215:1215))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[0\]\[2\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (1193:1193:1193) (1104:1104:1104))
        (PORT datad (1288:1288:1288) (1214:1214:1214))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[0\]\[2\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1325:1325:1325) (1232:1232:1232))
        (PORT datad (911:911:911) (835:835:835))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1265:1265:1265) (1186:1186:1186))
        (PORT datab (1241:1241:1241) (1144:1144:1144))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (360:360:360))
        (PORT datab (215:215:215) (231:231:231))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1059:1059:1059) (974:974:974))
        (PORT datab (373:373:373) (352:352:352))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (971:971:971) (878:878:878))
        (PORT datab (607:607:607) (526:526:526))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (372:372:372))
        (PORT datab (949:949:949) (871:871:871))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (395:395:395))
        (PORT datab (657:657:657) (614:614:614))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (371:371:371))
        (PORT datab (938:938:938) (852:852:852))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (972:972:972) (881:881:881))
        (PORT datab (426:426:426) (386:386:386))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[0\]\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1607:1607:1607) (1531:1531:1531))
        (PORT datab (2350:2350:2350) (2244:2244:2244))
        (PORT datac (1782:1782:1782) (1656:1656:1656))
        (PORT datad (990:990:990) (930:930:930))
        (IOPATH dataa combout (321:321:321) (333:333:333))
        (IOPATH datab combout (370:370:370) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[0\]\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1608:1608:1608) (1532:1532:1532))
        (PORT datac (1531:1531:1531) (1390:1390:1390))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datac combout (259:259:259) (243:243:243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1878:1878:1878) (1700:1700:1700))
        (PORT datab (698:698:698) (650:650:650))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (647:647:647))
        (PORT datab (2320:2320:2320) (2197:2197:2197))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (650:650:650))
        (PORT datab (965:965:965) (852:852:852))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (656:656:656))
        (PORT datab (700:700:700) (637:637:637))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (654:654:654))
        (PORT datab (429:429:429) (390:390:390))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (387:387:387) (372:372:372))
        (PORT datab (690:690:690) (635:635:635))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[0\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (433:433:433) (395:395:395))
        (PORT datab (709:709:709) (648:648:648))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[0\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (374:374:374))
        (PORT datab (1267:1267:1267) (1175:1175:1175))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[0\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (577:577:577))
        (PORT datab (660:660:660) (619:619:619))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|gray_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1584:1584:1584))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4119:4119:4119) (4262:4262:4262))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (343:343:343))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (335:335:335))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_col\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1575:1575:1575))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4106:4106:4106) (4249:4249:4249))
        (PORT ena (1640:1640:1640) (1558:1558:1558))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (277:277:277) (337:337:337))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_col\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1575:1575:1575))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4106:4106:4106) (4249:4249:4249))
        (PORT ena (1640:1640:1640) (1558:1558:1558))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (276:276:276) (336:336:336))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_col\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1575:1575:1575))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4106:4106:4106) (4249:4249:4249))
        (PORT ena (1640:1640:1640) (1558:1558:1558))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (275:275:275) (336:336:336))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_col\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1575:1575:1575))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4106:4106:4106) (4249:4249:4249))
        (PORT ena (1640:1640:1640) (1558:1558:1558))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (335:335:335))
        (PORT datab (277:277:277) (338:338:338))
        (PORT datac (244:244:244) (308:308:308))
        (PORT datad (245:245:245) (305:305:305))
        (IOPATH dataa combout (297:297:297) (310:310:310))
        (IOPATH datab combout (303:303:303) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (280:280:280) (337:337:337))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_col\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1575:1575:1575))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4106:4106:4106) (4249:4249:4249))
        (PORT ena (1640:1640:1640) (1558:1558:1558))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (340:340:340))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|cnt_col\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (248:248:248) (273:273:273))
        (PORT datab (244:244:244) (264:264:264))
        (PORT datac (189:189:189) (207:207:207))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_col\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1575:1575:1575))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4106:4106:4106) (4249:4249:4249))
        (PORT ena (1640:1640:1640) (1558:1558:1558))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add1\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (280:280:280) (343:343:343))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_col\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1575:1575:1575))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4106:4106:4106) (4249:4249:4249))
        (PORT ena (1640:1640:1640) (1558:1558:1558))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datad (251:251:251) (315:315:315))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|cnt_col\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (251:251:251) (276:276:276))
        (PORT datab (249:249:249) (269:269:269))
        (PORT datac (186:186:186) (204:204:204))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_col\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1575:1575:1575))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4106:4106:4106) (4249:4249:4249))
        (PORT ena (1640:1640:1640) (1558:1558:1558))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (478:478:478))
        (PORT datab (287:287:287) (352:352:352))
        (PORT datac (431:431:431) (447:447:447))
        (PORT datad (252:252:252) (315:315:315))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\[7\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (706:706:706) (624:624:624))
        (PORT datac (1317:1317:1317) (1254:1254:1254))
        (PORT datad (622:622:622) (557:557:557))
        (IOPATH datab combout (322:322:322) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1576:1576:1576))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4150:4150:4150) (4295:4295:4295))
        (PORT ena (1265:1265:1265) (1172:1172:1172))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (277:277:277) (338:338:338))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1576:1576:1576))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4150:4150:4150) (4295:4295:4295))
        (PORT ena (1265:1265:1265) (1172:1172:1172))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (345:345:345))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1576:1576:1576))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4150:4150:4150) (4295:4295:4295))
        (PORT ena (1265:1265:1265) (1172:1172:1172))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (344:344:344))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1576:1576:1576))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4150:4150:4150) (4295:4295:4295))
        (PORT ena (1265:1265:1265) (1172:1172:1172))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (277:277:277) (337:337:337))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1576:1576:1576))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4150:4150:4150) (4295:4295:4295))
        (PORT ena (1265:1265:1265) (1172:1172:1172))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (286:286:286) (356:356:356))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (197:197:197) (220:220:220))
        (PORT datad (189:189:189) (201:201:201))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1576:1576:1576))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4150:4150:4150) (4295:4295:4295))
        (PORT ena (1265:1265:1265) (1172:1172:1172))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (282:282:282) (343:343:343))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1576:1576:1576))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4150:4150:4150) (4295:4295:4295))
        (PORT ena (1265:1265:1265) (1172:1172:1172))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|always0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (358:358:358))
        (PORT datab (289:289:289) (359:359:359))
        (PORT datac (245:245:245) (311:311:311))
        (PORT datad (251:251:251) (312:312:312))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|always0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (279:279:279) (345:345:345))
        (PORT datab (448:448:448) (458:458:458))
        (PORT datac (244:244:244) (310:310:310))
        (PORT datad (247:247:247) (308:308:308))
        (IOPATH dataa combout (297:297:297) (310:310:310))
        (IOPATH datab combout (303:303:303) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|always0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (240:240:240))
        (PORT datab (415:415:415) (398:398:398))
        (PORT datac (190:190:190) (208:208:208))
        (PORT datad (614:614:614) (549:549:549))
        (IOPATH dataa combout (297:297:297) (310:310:310))
        (IOPATH datab combout (303:303:303) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (288:288:288) (359:359:359))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (192:192:192) (214:214:214))
        (PORT datad (187:187:187) (199:199:199))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|cnt_row\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1558:1558:1558) (1576:1576:1576))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4150:4150:4150) (4295:4295:4295))
        (PORT ena (1265:1265:1265) (1172:1172:1172))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (287:287:287) (358:358:358))
        (PORT datab (290:290:290) (359:359:359))
        (PORT datac (245:245:245) (311:311:311))
        (PORT datad (251:251:251) (312:312:312))
        (IOPATH dataa combout (343:343:343) (378:378:378))
        (IOPATH datab combout (344:344:344) (382:382:382))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (278:278:278) (345:345:345))
        (PORT datab (221:221:221) (238:238:238))
        (PORT datac (244:244:244) (310:310:310))
        (PORT datad (247:247:247) (308:308:308))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|data_valid_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (289:289:289) (359:359:359))
        (PORT datac (254:254:254) (324:324:324))
        (PORT datad (251:251:251) (312:312:312))
        (IOPATH datab combout (356:356:356) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|data_valid_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (281:281:281) (346:346:346))
        (PORT datac (438:438:438) (454:454:454))
        (PORT datad (249:249:249) (311:311:311))
        (IOPATH datab combout (356:356:356) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (459:459:459) (478:478:478))
        (PORT datab (286:286:286) (352:352:352))
        (PORT datac (432:432:432) (448:448:448))
        (PORT datad (252:252:252) (315:315:315))
        (IOPATH dataa combout (343:343:343) (378:378:378))
        (IOPATH datab combout (344:344:344) (382:382:382))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (241:241:241))
        (PORT datab (278:278:278) (341:341:341))
        (PORT datac (245:245:245) (311:311:311))
        (PORT datad (248:248:248) (309:309:309))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|data_valid_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (419:419:419) (377:377:377))
        (PORT datab (418:418:418) (378:378:378))
        (PORT datac (189:189:189) (209:209:209))
        (PORT datad (187:187:187) (199:199:199))
        (IOPATH dataa combout (343:343:343) (378:378:378))
        (IOPATH datab combout (344:344:344) (382:382:382))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|data_valid_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1575:1575:1575))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4106:4106:4106) (4249:4249:4249))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (278:278:278) (334:334:334))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[3\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3234:3234:3234) (3403:3403:3403))
        (PORT datab (3082:3082:3082) (3241:3241:3241))
        (PORT datad (1167:1167:1167) (1122:1122:1122))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_rden\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (443:443:443) (405:405:405))
        (PORT datab (633:633:633) (560:560:560))
        (PORT datac (602:602:602) (529:529:529))
        (PORT datad (353:353:353) (328:328:328))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_rden\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (386:386:386) (360:360:360))
        (PORT datab (435:435:435) (403:403:403))
        (PORT datac (374:374:374) (355:355:355))
        (PORT datad (370:370:370) (350:350:350))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_rden\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (252:252:252))
        (PORT datab (410:410:410) (390:390:390))
        (PORT datac (186:186:186) (203:203:203))
        (PORT datad (389:389:389) (366:366:366))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datab combout (329:329:329) (338:338:338))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2894:2894:2894) (3070:3070:3070))
        (PORT datab (3083:3083:3083) (3220:3220:3220))
        (PORT datac (1333:1333:1333) (1210:1210:1210))
        (PORT datad (3079:3079:3079) (3238:3238:3238))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_rden\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (246:246:246) (280:280:280))
        (PORT datab (242:242:242) (267:267:267))
        (PORT datac (206:206:206) (226:226:226))
        (PORT datad (208:208:208) (222:222:222))
        (IOPATH dataa combout (343:343:343) (378:378:378))
        (IOPATH datab combout (344:344:344) (382:382:382))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_rden\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (896:896:896) (826:826:826))
        (PORT datab (1176:1176:1176) (1026:1026:1026))
        (PORT datac (1127:1127:1127) (992:992:992))
        (PORT datad (852:852:852) (766:766:766))
        (IOPATH dataa combout (333:333:333) (350:350:350))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3232:3232:3232) (3401:3401:3401))
        (PORT datab (3084:3084:3084) (3243:3243:3243))
        (PORT datad (1167:1167:1167) (1122:1122:1122))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_rden\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (242:242:242))
        (PORT datab (3102:3102:3102) (3228:3228:3228))
        (PORT datac (196:196:196) (217:217:217))
        (PORT datad (878:878:878) (791:791:791))
        (IOPATH dataa combout (321:321:321) (310:310:310))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_rden\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (657:657:657))
        (PORT datab (221:221:221) (237:237:237))
        (PORT datad (878:878:878) (788:788:788))
        (IOPATH dataa combout (319:319:319) (310:310:310))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (352:352:352) (367:367:367))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_rden)
    (DELAY
      (ABSOLUTE
        (PORT clk (1564:1564:1564) (1578:1578:1578))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4614:4614:4614) (4698:4698:4698))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Equal5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (939:939:939) (878:878:878))
        (PORT datab (951:951:951) (877:877:877))
        (PORT datac (898:898:898) (838:838:838))
        (PORT datad (1157:1157:1157) (1070:1070:1070))
        (IOPATH dataa combout (343:343:343) (378:378:378))
        (IOPATH datab combout (344:344:344) (382:382:382))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[14\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (279:279:279) (336:336:336))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[15\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT datad (430:430:430) (441:441:441))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[3\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (794:794:794) (778:778:778))
        (PORT datab (3088:3088:3088) (3247:3247:3247))
        (PORT datac (3355:3355:3355) (3490:3490:3490))
        (PORT datad (1167:1167:1167) (1122:1122:1122))
        (IOPATH dataa combout (333:333:333) (350:350:350))
        (IOPATH datab combout (339:339:339) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[3\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1228:1228:1228) (1150:1150:1150))
        (PORT datab (3101:3101:3101) (3227:3227:3227))
        (PORT datac (3355:3355:3355) (3488:3488:3488))
        (PORT datad (187:187:187) (200:200:200))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1937:1937:1937))
        (PORT asdata (929:929:929) (863:863:863))
        (PORT clrn (4447:4447:4447) (4584:4584:4584))
        (PORT sclr (739:739:739) (796:796:796))
        (PORT ena (1018:1018:1018) (961:961:961))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Equal5\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (922:922:922) (873:873:873))
        (PORT datab (1181:1181:1181) (1076:1076:1076))
        (PORT datac (1321:1321:1321) (1299:1299:1299))
        (PORT datad (838:838:838) (791:791:791))
        (IOPATH dataa combout (343:343:343) (378:378:378))
        (IOPATH datab combout (344:344:344) (382:382:382))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Equal5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (914:914:914) (863:863:863))
        (PORT datab (999:999:999) (907:907:907))
        (PORT datac (895:895:895) (838:838:838))
        (PORT datad (1410:1410:1410) (1279:1279:1279))
        (IOPATH dataa combout (319:319:319) (310:310:310))
        (IOPATH datab combout (329:329:329) (328:328:328))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Equal5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1070:1070:1070) (1010:1010:1010))
        (PORT datab (901:901:901) (848:848:848))
        (PORT datac (865:865:865) (814:814:814))
        (PORT datad (1259:1259:1259) (1178:1178:1178))
        (IOPATH dataa combout (297:297:297) (310:310:310))
        (IOPATH datab combout (303:303:303) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Equal5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (239:239:239))
        (PORT datab (218:218:218) (234:234:234))
        (PORT datac (188:188:188) (206:206:206))
        (PORT datad (186:186:186) (198:198:198))
        (IOPATH dataa combout (297:297:297) (310:310:310))
        (IOPATH datab combout (303:303:303) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[3\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1227:1227:1227) (1149:1149:1149))
        (PORT datab (808:808:808) (715:715:715))
        (PORT datac (196:196:196) (217:217:217))
        (PORT datad (210:210:210) (223:223:223))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[3\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (797:797:797) (780:780:780))
        (PORT datab (3099:3099:3099) (3225:3225:3225))
        (PORT datac (372:372:372) (352:352:352))
        (PORT datad (189:189:189) (202:202:202))
        (IOPATH dataa combout (321:321:321) (310:310:310))
        (IOPATH datab combout (356:356:356) (332:332:332))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1938:1938:1938))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4154:4154:4154) (4296:4296:4296))
        (PORT sclr (929:929:929) (945:945:945))
        (PORT ena (1050:1050:1050) (997:997:997))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (278:278:278) (335:335:335))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1938:1938:1938))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4154:4154:4154) (4296:4296:4296))
        (PORT sclr (929:929:929) (945:945:945))
        (PORT ena (1050:1050:1050) (997:997:997))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[2\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (279:279:279) (336:336:336))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1938:1938:1938))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4154:4154:4154) (4296:4296:4296))
        (PORT sclr (929:929:929) (945:945:945))
        (PORT ena (1050:1050:1050) (997:997:997))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (343:343:343))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1938:1938:1938))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4154:4154:4154) (4296:4296:4296))
        (PORT sclr (929:929:929) (945:945:945))
        (PORT ena (1050:1050:1050) (997:997:997))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[4\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (279:279:279) (336:336:336))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1938:1938:1938))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4154:4154:4154) (4296:4296:4296))
        (PORT sclr (929:929:929) (945:945:945))
        (PORT ena (1050:1050:1050) (997:997:997))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[5\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (476:476:476) (477:477:477))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1937:1937:1937))
        (PORT asdata (962:962:962) (892:892:892))
        (PORT clrn (4447:4447:4447) (4584:4584:4584))
        (PORT sclr (739:739:739) (796:796:796))
        (PORT ena (1018:1018:1018) (961:961:961))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[6\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (343:343:343))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1938:1938:1938))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4154:4154:4154) (4296:4296:4296))
        (PORT sclr (929:929:929) (945:945:945))
        (PORT ena (1050:1050:1050) (997:997:997))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[7\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (478:478:478) (479:479:479))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1937:1937:1937))
        (PORT asdata (959:959:959) (883:883:883))
        (PORT clrn (4447:4447:4447) (4584:4584:4584))
        (PORT sclr (739:739:739) (796:796:796))
        (PORT ena (1018:1018:1018) (961:961:961))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[8\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (898:898:898) (858:858:858))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1937:1937:1937))
        (PORT asdata (712:712:712) (685:685:685))
        (PORT clrn (4447:4447:4447) (4584:4584:4584))
        (PORT sclr (739:739:739) (796:796:796))
        (PORT ena (1018:1018:1018) (961:961:961))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[9\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (280:280:280) (336:336:336))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1938:1938:1938))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4154:4154:4154) (4296:4296:4296))
        (PORT sclr (929:929:929) (945:945:945))
        (PORT ena (1050:1050:1050) (997:997:997))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[10\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (669:669:669) (647:647:647))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1937:1937:1937))
        (PORT asdata (933:933:933) (868:868:868))
        (PORT clrn (4447:4447:4447) (4584:4584:4584))
        (PORT sclr (739:739:739) (796:796:796))
        (PORT ena (1018:1018:1018) (961:961:961))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[11\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (343:343:343))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1938:1938:1938))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4154:4154:4154) (4296:4296:4296))
        (PORT sclr (929:929:929) (945:945:945))
        (PORT ena (1050:1050:1050) (997:997:997))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[12\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (630:630:630))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1937:1937:1937))
        (PORT asdata (959:959:959) (891:891:891))
        (PORT clrn (4447:4447:4447) (4584:4584:4584))
        (PORT sclr (739:739:739) (796:796:796))
        (PORT ena (1018:1018:1018) (961:961:961))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram_addr\[13\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT datab (678:678:678) (644:644:644))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1951:1951:1951) (1937:1937:1937))
        (PORT asdata (738:738:738) (705:705:705))
        (PORT clrn (4447:4447:4447) (4584:4584:4584))
        (PORT sclr (739:739:739) (796:796:796))
        (PORT ena (1018:1018:1018) (961:961:961))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram_addr\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1938:1938:1938))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4154:4154:4154) (4296:4296:4296))
        (PORT sclr (929:929:929) (945:945:945))
        (PORT ena (1050:1050:1050) (997:997:997))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sclr (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode428w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1245:1245:1245) (1182:1182:1182))
        (PORT datac (1037:1037:1037) (989:989:989))
        (PORT datad (1268:1268:1268) (1189:1189:1189))
        (IOPATH datab combout (322:322:322) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|wren_a_store\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1196:1196:1196) (1142:1142:1142))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|wren_a_store)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1586:1586:1586))
        (PORT d (78:78:78) (87:87:87))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|rden_a_store)
    (DELAY
      (ABSOLUTE
        (PORT clk (1571:1571:1571) (1586:1586:1586))
        (PORT asdata (1569:1569:1569) (1491:1491:1491))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1240:1240:1240) (1165:1165:1165))
        (PORT datab (261:261:261) (318:318:318))
        (PORT datad (1194:1194:1194) (1139:1139:1139))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datac combout (352:352:352) (367:367:367))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode428w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1021:1021:1021))
        (PORT datac (210:210:210) (238:238:238))
        (PORT datad (1265:1265:1265) (1185:1185:1185))
        (IOPATH dataa combout (321:321:321) (310:310:310))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_comb_bita0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (343:343:343))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_comb_bita1)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (346:346:346))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_reg_bit\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1579:1579:1579))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (596:596:596) (634:634:634))
        (PORT sload (816:816:816) (879:879:879))
        (PORT ena (3792:3792:3792) (3737:3737:3737))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_comb_bita2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (290:290:290) (355:355:355))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_reg_bit\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1579:1579:1579))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (597:597:597) (635:635:635))
        (PORT sload (816:816:816) (879:879:879))
        (PORT ena (3792:3792:3792) (3737:3737:3737))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_comb_bita3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (289:289:289) (351:351:351))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_reg_bit\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1579:1579:1579))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (597:597:597) (636:636:636))
        (PORT sload (816:816:816) (879:879:879))
        (PORT ena (3792:3792:3792) (3737:3737:3737))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|cmpr4\|aneb_result_wire\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (291:291:291) (356:356:356))
        (PORT datab (454:454:454) (469:469:469))
        (PORT datac (256:256:256) (318:318:318))
        (PORT datad (258:258:258) (314:314:314))
        (IOPATH dataa combout (295:295:295) (310:310:310))
        (IOPATH datab combout (300:300:300) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_comb_bita4)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (345:345:345))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_reg_bit\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1579:1579:1579))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (598:598:598) (637:637:637))
        (PORT sload (816:816:816) (879:879:879))
        (PORT ena (3792:3792:3792) (3737:3737:3737))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_comb_bita5)
    (DELAY
      (ABSOLUTE
        (PORT datab (287:287:287) (344:344:344))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_reg_bit\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1579:1579:1579))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (599:599:599) (638:638:638))
        (PORT sload (816:816:816) (879:879:879))
        (PORT ena (3792:3792:3792) (3737:3737:3737))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_comb_bita6)
    (DELAY
      (ABSOLUTE
        (PORT datab (288:288:288) (347:347:347))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_reg_bit\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1579:1579:1579))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (600:600:600) (638:638:638))
        (PORT sload (816:816:816) (879:879:879))
        (PORT ena (3792:3792:3792) (3737:3737:3737))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_comb_bita7)
    (DELAY
      (ABSOLUTE
        (PORT datab (280:280:280) (337:337:337))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_reg_bit\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1579:1579:1579))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (600:600:600) (639:639:639))
        (PORT sload (816:816:816) (879:879:879))
        (PORT ena (3792:3792:3792) (3737:3737:3737))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_comb_bita7\~0)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|cmpr4\|aneb_result_wire\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (458:458:458) (477:477:477))
        (PORT datab (291:291:291) (350:350:350))
        (PORT datac (257:257:257) (319:319:319))
        (PORT datad (259:259:259) (315:315:315))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|cout_actual)
    (DELAY
      (ABSOLUTE
        (PORT datab (222:222:222) (239:239:239))
        (PORT datac (186:186:186) (204:204:204))
        (PORT datad (191:191:191) (204:204:204))
        (IOPATH datab combout (319:319:319) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|cntr1\|counter_reg_bit\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1579:1579:1579))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (596:596:596) (633:633:633))
        (PORT sload (816:816:816) (879:879:879))
        (PORT ena (3792:3792:3792) (3737:3737:3737))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[1\]\[5\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1557:1557:1557) (1446:1446:1446))
        (PORT datab (1803:1803:1803) (1638:1638:1638))
        (PORT datac (995:995:995) (938:938:938))
        (PORT datad (968:968:968) (900:900:900))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[0\]\[9\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1229:1229:1229) (1141:1141:1141))
        (PORT datab (773:773:773) (736:736:736))
        (PORT datac (972:972:972) (902:902:902))
        (PORT datad (1288:1288:1288) (1214:1214:1214))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (241:241:241))
        (PORT datab (625:625:625) (545:545:545))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[0\]\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (294:294:294) (342:342:342))
        (PORT datab (304:304:304) (343:343:343))
        (PORT datac (259:259:259) (298:298:298))
        (PORT datad (242:242:242) (270:270:270))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[1\]\[5\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (306:306:306))
        (PORT datab (289:289:289) (320:320:320))
        (PORT datac (393:393:393) (378:378:378))
        (PORT datad (230:230:230) (254:254:254))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (375:375:375))
        (PORT datab (426:426:426) (386:386:386))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (667:667:667) (601:601:601))
        (PORT datab (687:687:687) (638:638:638))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[1\]\[5\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1637:1637:1637) (1553:1553:1553))
        (PORT datab (1820:1820:1820) (1674:1674:1674))
        (PORT datac (1661:1661:1661) (1602:1602:1602))
        (PORT datad (1898:1898:1898) (1702:1702:1702))
        (IOPATH dataa combout (371:371:371) (350:350:350))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (234:234:234))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[1\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (730:730:730) (667:667:667))
        (PORT datab (385:385:385) (365:365:365))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|gray_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1584:1584:1584))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4119:4119:4119) (4262:4262:4262))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[0\]\[10\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (297:297:297) (344:344:344))
        (PORT datac (256:256:256) (295:295:295))
        (PORT datad (278:278:278) (317:317:317))
        (IOPATH dataa combout (321:321:321) (310:310:310))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (308:308:308))
        (PORT datab (286:286:286) (317:317:317))
        (PORT datac (392:392:392) (377:377:377))
        (PORT datad (233:233:233) (258:258:258))
        (IOPATH dataa combout (371:371:371) (350:350:350))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (381:381:381) (355:355:355))
        (PORT datab (424:424:424) (381:381:381))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[0\]\[10\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1228:1228:1228) (1140:1140:1140))
        (PORT datab (774:774:774) (736:736:736))
        (PORT datac (971:971:971) (901:901:901))
        (PORT datad (1288:1288:1288) (1215:1215:1215))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[1\]\[6\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1584:1584:1584) (1482:1482:1482))
        (PORT datab (1814:1814:1814) (1654:1654:1654))
        (PORT datac (993:993:993) (938:938:938))
        (PORT datad (976:976:976) (908:908:908))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datab combout (370:370:370) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (531:531:531))
        (PORT datab (425:425:425) (382:382:382))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1116:1116:1116) (1005:1005:1005))
        (PORT datab (426:426:426) (387:387:387))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[1\]\[6\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1638:1638:1638) (1554:1554:1554))
        (PORT datab (1820:1820:1820) (1674:1674:1674))
        (PORT datac (1662:1662:1662) (1603:1603:1603))
        (PORT datad (1899:1899:1899) (1702:1702:1702))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (241:241:241))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[2\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (917:917:917) (817:817:817))
        (PORT datab (427:427:427) (387:387:387))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|gray_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1584:1584:1584))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4119:4119:4119) (4262:4262:4262))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[0\]\[11\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1225:1225:1225) (1136:1136:1136))
        (PORT datab (776:776:776) (738:738:738))
        (PORT datac (968:968:968) (897:897:897))
        (IOPATH dataa combout (333:333:333) (341:341:341))
        (IOPATH datab combout (339:339:339) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[1\]\[7\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1558:1558:1558) (1446:1446:1446))
        (PORT datab (1802:1802:1802) (1637:1637:1637))
        (PORT datac (996:996:996) (939:939:939))
        (PORT datad (966:966:966) (898:898:898))
        (IOPATH dataa combout (371:371:371) (350:350:350))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (518:518:518))
        (PORT datab (216:216:216) (233:233:233))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[1\]\[7\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (635:635:635))
        (PORT datab (676:676:676) (607:607:607))
        (PORT datac (657:657:657) (590:590:590))
        (PORT datad (400:400:400) (385:385:385))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH datab combout (356:356:356) (328:328:328))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (239:239:239))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (623:623:623) (570:570:570))
        (PORT datab (961:961:961) (868:868:868))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1636:1636:1636) (1551:1551:1551))
        (PORT datab (1820:1820:1820) (1674:1674:1674))
        (PORT datac (1660:1660:1660) (1601:1601:1601))
        (PORT datad (1898:1898:1898) (1701:1701:1701))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (363:363:363))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (233:233:233))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[3\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (651:651:651))
        (PORT datab (426:426:426) (385:385:385))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|gray_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1584:1584:1584))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4119:4119:4119) (4262:4262:4262))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[1\]\[8\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (691:691:691) (636:636:636))
        (PORT datab (676:676:676) (606:606:606))
        (PORT datac (657:657:657) (590:590:590))
        (PORT datad (400:400:400) (385:385:385))
        (IOPATH dataa combout (357:357:357) (376:376:376))
        (IOPATH datab combout (370:370:370) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (215:215:215) (232:232:232))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[1\]\[8\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1558:1558:1558) (1446:1446:1446))
        (PORT datab (1803:1803:1803) (1637:1637:1637))
        (PORT datac (996:996:996) (939:939:939))
        (PORT datad (967:967:967) (899:899:899))
        (IOPATH dataa combout (357:357:357) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (239:239:239))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (962:962:962) (878:878:878))
        (PORT datab (382:382:382) (358:358:358))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|romout\[1\]\[8\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1634:1634:1634) (1549:1549:1549))
        (PORT datab (1820:1820:1820) (1674:1674:1674))
        (PORT datac (1659:1659:1659) (1600:1600:1600))
        (PORT datad (1897:1897:1897) (1700:1700:1700))
        (IOPATH dataa combout (357:357:357) (313:313:313))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult2\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datad (187:187:187) (198:198:198))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[4\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (642:642:642))
        (PORT datab (382:382:382) (358:358:358))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|gray_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1584:1584:1584))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4119:4119:4119) (4262:4262:4262))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|romout\[1\]\[9\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (270:270:270) (307:307:307))
        (PORT datab (289:289:289) (320:320:320))
        (PORT datac (393:393:393) (378:378:378))
        (PORT datad (231:231:231) (256:256:256))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datab combout (329:329:329) (338:338:338))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (427:427:427) (387:387:387))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[1\]\[9\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1591:1591:1591) (1490:1490:1490))
        (PORT datab (1810:1810:1810) (1650:1650:1650))
        (PORT datac (1000:1000:1000) (946:946:946))
        (PORT datad (972:972:972) (904:904:904))
        (IOPATH dataa combout (321:321:321) (322:322:322))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (428:428:428) (389:389:389))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (973:973:973) (884:884:884))
        (PORT datab (424:424:424) (381:381:381))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[5\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (665:665:665) (622:622:622))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|gray_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1584:1584:1584))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4119:4119:4119) (4262:4262:4262))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|romout\[1\]\[10\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1584:1584:1584) (1481:1481:1481))
        (PORT datab (1815:1815:1815) (1656:1656:1656))
        (PORT datac (993:993:993) (937:937:937))
        (PORT datad (977:977:977) (909:909:909))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datab combout (329:329:329) (338:338:338))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (394:394:394))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (698:698:698) (643:643:643))
        (PORT datab (671:671:671) (601:601:601))
        (PORT datac (658:658:658) (592:592:592))
        (PORT datad (403:403:403) (388:388:388))
        (IOPATH dataa combout (297:297:297) (310:310:310))
        (IOPATH datab combout (303:303:303) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (644:644:644))
        (PORT datab (671:671:671) (601:601:601))
        (PORT datac (659:659:659) (592:592:592))
        (PORT datad (403:403:403) (389:389:389))
        (IOPATH dataa combout (333:333:333) (341:341:341))
        (IOPATH datab combout (339:339:339) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult0\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (236:236:236))
        (PORT datad (189:189:189) (202:202:202))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (384:384:384) (365:365:365))
        (PORT datab (699:699:699) (634:634:634))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[6\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (980:980:980) (893:893:893))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|gray_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1584:1584:1584))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4119:4119:4119) (4262:4262:4262))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|_\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1591:1591:1591) (1490:1490:1490))
        (PORT datab (1811:1811:1811) (1651:1651:1651))
        (PORT datac (1000:1000:1000) (946:946:946))
        (PORT datad (972:972:972) (904:904:904))
        (IOPATH dataa combout (297:297:297) (310:310:310))
        (IOPATH datab combout (303:303:303) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|_\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1584:1584:1584) (1482:1482:1482))
        (PORT datab (1815:1815:1815) (1655:1655:1655))
        (PORT datac (993:993:993) (938:938:938))
        (PORT datad (977:977:977) (909:909:909))
        (IOPATH dataa combout (295:295:295) (310:310:310))
        (IOPATH datab combout (300:300:300) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Mult1\|mult_core\|padder\|adder\[0\]\|auto_generated\|op_1\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (392:392:392) (377:377:377))
        (PORT datad (355:355:355) (328:328:328))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|Add2\~28)
    (DELAY
      (ABSOLUTE
        (PORT datad (381:381:381) (347:347:347))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|gray_data\[7\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT datad (975:975:975) (901:901:901))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|gray_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1569:1569:1569) (1584:1584:1584))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4119:4119:4119) (4262:4262:4262))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1088:1088:1088) (1074:1074:1074))
        (PORT d[1] (1076:1076:1076) (1060:1060:1060))
        (PORT d[2] (1104:1104:1104) (1093:1093:1093))
        (PORT d[3] (1051:1051:1051) (1039:1039:1039))
        (PORT d[4] (1046:1046:1046) (1034:1034:1034))
        (PORT d[5] (1135:1135:1135) (1105:1105:1105))
        (PORT d[6] (1055:1055:1055) (1043:1043:1043))
        (PORT d[7] (1077:1077:1077) (1061:1061:1061))
        (PORT d[8] (753:753:753) (708:708:708))
        (PORT d[9] (721:721:721) (678:678:678))
        (PORT d[10] (757:757:757) (714:714:714))
        (PORT d[11] (782:782:782) (733:733:733))
        (PORT d[12] (728:728:728) (687:687:687))
        (PORT d[13] (779:779:779) (731:731:731))
        (PORT d[14] (754:754:754) (710:710:710))
        (PORT d[15] (773:773:773) (721:721:721))
        (PORT clk (1879:1879:1879) (1921:1921:1921))
        (PORT ena (3982:3982:3982) (3936:3936:3936))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1285:1285:1285) (1214:1214:1214))
        (PORT d[1] (773:773:773) (777:777:777))
        (PORT d[2] (1001:1001:1001) (965:965:965))
        (PORT d[3] (1314:1314:1314) (1252:1252:1252))
        (PORT d[4] (803:803:803) (801:801:801))
        (PORT d[5] (987:987:987) (951:951:951))
        (PORT d[6] (1080:1080:1080) (1064:1064:1064))
        (PORT d[7] (1124:1124:1124) (1102:1102:1102))
        (PORT clk (1877:1877:1877) (1919:1919:1919))
        (PORT ena (3979:3979:3979) (3934:3934:3934))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1921:1921:1921))
        (PORT d[0] (3982:3982:3982) (3936:3936:3936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (3413:3413:3413) (3455:3455:3455))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1922:1922:1922))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1922:1922:1922))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1922:1922:1922))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1287:1287:1287) (1214:1214:1214))
        (PORT d[1] (775:775:775) (777:777:777))
        (PORT d[2] (1003:1003:1003) (965:965:965))
        (PORT d[3] (1316:1316:1316) (1252:1252:1252))
        (PORT d[4] (805:805:805) (801:801:801))
        (PORT d[5] (989:989:989) (951:951:951))
        (PORT d[6] (1082:1082:1082) (1064:1064:1064))
        (PORT d[7] (1126:1126:1126) (1102:1102:1102))
        (PORT clk (1879:1879:1879) (1921:1921:1921))
        (PORT ena (3982:3982:3982) (3936:3936:3936))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
      (HOLD ena (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1879:1879:1879) (1921:1921:1921))
        (PORT d[0] (3982:3982:3982) (3936:3936:3936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1922:1922:1922))
        (IOPATH (posedge clk) pulse (0:0:0) (2484:2484:2484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1922:1922:1922))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1880:1880:1880) (1922:1922:1922))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|u_sobel\|shiftreg_inst\|ALTSHIFT_TAPS_component\|auto_generated\|altsyncram2\|ram_block3a0.dataout_b_register)
    (DELAY
      (ABSOLUTE
        (PORT clk (1840:1840:1840) (1879:1879:1879))
        (PORT ena (3849:3849:3849) (3800:3800:3800))
        (IOPATH (posedge clk) q (305:305:305) (305:305:305))
      )
    )
    (TIMINGCHECK
      (SETUP d (posedge clk) (47:47:47))
      (SETUP ena (posedge clk) (47:47:47))
      (HOLD d (posedge clk) (162:162:162))
      (HOLD ena (posedge clk) (162:162:162))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg23\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (954:954:954) (880:880:880))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg23\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1578:1578:1578))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4135:4135:4135) (4291:4291:4291))
        (PORT ena (3786:3786:3786) (3728:3728:3728))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg22\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (894:894:894) (841:841:841))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg22\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1569:1569:1569))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4652:4652:4652) (4747:4747:4747))
        (PORT ena (3809:3809:3809) (3763:3763:3763))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg21\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1568:1568:1568))
        (PORT asdata (994:994:994) (957:957:957))
        (PORT clrn (4689:4689:4689) (4783:4783:4783))
        (PORT ena (3869:3869:3869) (3809:3809:3809))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg13\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1577:1577:1577))
        (PORT asdata (1018:1018:1018) (959:959:959))
        (PORT clrn (4153:4153:4153) (4308:4308:4308))
        (PORT ena (3831:3831:3831) (3769:3769:3769))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg12\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1580:1580:1580))
        (PORT asdata (1563:1563:1563) (1491:1491:1491))
        (PORT clrn (4335:4335:4335) (4454:4454:4454))
        (PORT ena (1962:1962:1962) (1874:1874:1874))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg11\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1580:1580:1580))
        (PORT asdata (598:598:598) (658:658:658))
        (PORT clrn (4335:4335:4335) (4454:4454:4454))
        (PORT ena (1962:1962:1962) (1874:1874:1874))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg13\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1577:1577:1577))
        (PORT asdata (1041:1041:1041) (975:975:975))
        (PORT clrn (4153:4153:4153) (4308:4308:4308))
        (PORT ena (3831:3831:3831) (3769:3769:3769))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg12\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (979:979:979) (916:916:916))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg12\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1580:1580:1580))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4335:4335:4335) (4454:4454:4454))
        (PORT ena (1962:1962:1962) (1874:1874:1874))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg11\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1580:1580:1580))
        (PORT asdata (775:775:775) (792:792:792))
        (PORT clrn (4335:4335:4335) (4454:4454:4454))
        (PORT ena (1962:1962:1962) (1874:1874:1874))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg23\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1568:1568:1568))
        (PORT asdata (1277:1277:1277) (1184:1184:1184))
        (PORT clrn (4689:4689:4689) (4783:4783:4783))
        (PORT ena (3869:3869:3869) (3809:3809:3809))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg22\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (250:250:250) (304:304:304))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg22\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1568:1568:1568))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4689:4689:4689) (4783:4783:4783))
        (PORT ena (3869:3869:3869) (3809:3809:3809))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg21\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1568:1568:1568))
        (PORT asdata (760:760:760) (771:771:771))
        (PORT clrn (4689:4689:4689) (4783:4783:4783))
        (PORT ena (3869:3869:3869) (3809:3809:3809))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg23\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1577:1577:1577))
        (PORT asdata (981:981:981) (900:900:900))
        (PORT clrn (4153:4153:4153) (4308:4308:4308))
        (PORT ena (3831:3831:3831) (3769:3769:3769))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg22\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1569:1569:1569))
        (PORT asdata (1089:1089:1089) (1075:1075:1075))
        (PORT clrn (4652:4652:4652) (4747:4747:4747))
        (PORT ena (3809:3809:3809) (3763:3763:3763))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg21\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1568:1568:1568))
        (PORT asdata (754:754:754) (765:765:765))
        (PORT clrn (4689:4689:4689) (4783:4783:4783))
        (PORT ena (3869:3869:3869) (3809:3809:3809))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg13\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1577:1577:1577))
        (PORT asdata (1040:1040:1040) (975:975:975))
        (PORT clrn (4153:4153:4153) (4308:4308:4308))
        (PORT ena (3831:3831:3831) (3769:3769:3769))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg12\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1580:1580:1580))
        (PORT asdata (1300:1300:1300) (1240:1240:1240))
        (PORT clrn (4335:4335:4335) (4454:4454:4454))
        (PORT ena (1962:1962:1962) (1874:1874:1874))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg11\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1580:1580:1580))
        (PORT asdata (600:600:600) (662:662:662))
        (PORT clrn (4335:4335:4335) (4454:4454:4454))
        (PORT ena (1962:1962:1962) (1874:1874:1874))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg23\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (664:664:664) (578:578:578))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg23\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1577:1577:1577))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4153:4153:4153) (4308:4308:4308))
        (PORT ena (3831:3831:3831) (3769:3769:3769))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg22\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1577:1577:1577))
        (PORT asdata (770:770:770) (787:787:787))
        (PORT clrn (4153:4153:4153) (4308:4308:4308))
        (PORT ena (3831:3831:3831) (3769:3769:3769))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg21\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1568:1568:1568))
        (PORT asdata (997:997:997) (966:966:966))
        (PORT clrn (4689:4689:4689) (4783:4783:4783))
        (PORT ena (3869:3869:3869) (3809:3809:3809))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg13\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1577:1577:1577))
        (PORT asdata (1059:1059:1059) (993:993:993))
        (PORT clrn (4153:4153:4153) (4308:4308:4308))
        (PORT ena (3831:3831:3831) (3769:3769:3769))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg12\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1580:1580:1580))
        (PORT asdata (1351:1351:1351) (1291:1291:1291))
        (PORT clrn (4335:4335:4335) (4454:4454:4454))
        (PORT ena (1962:1962:1962) (1874:1874:1874))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg11\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1580:1580:1580))
        (PORT asdata (600:600:600) (663:663:663))
        (PORT clrn (4335:4335:4335) (4454:4454:4454))
        (PORT ena (1962:1962:1962) (1874:1874:1874))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg13\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1577:1577:1577))
        (PORT asdata (1075:1075:1075) (1006:1006:1006))
        (PORT clrn (4153:4153:4153) (4308:4308:4308))
        (PORT ena (3831:3831:3831) (3769:3769:3769))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg12\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1579:1579:1579))
        (PORT asdata (1293:1293:1293) (1249:1249:1249))
        (PORT clrn (4372:4372:4372) (4497:4497:4497))
        (PORT ena (2002:2002:2002) (1908:1908:1908))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg11\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (430:430:430) (442:442:442))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg11\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1580:1580:1580))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4335:4335:4335) (4454:4454:4454))
        (PORT ena (1962:1962:1962) (1874:1874:1874))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg23\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (613:613:613) (538:538:538))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg23\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1577:1577:1577))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4153:4153:4153) (4308:4308:4308))
        (PORT ena (3831:3831:3831) (3769:3769:3769))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg22\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (237:237:237) (294:294:294))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg22\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1577:1577:1577))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4153:4153:4153) (4308:4308:4308))
        (PORT ena (3831:3831:3831) (3769:3769:3769))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg21\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1568:1568:1568))
        (PORT asdata (1232:1232:1232) (1181:1181:1181))
        (PORT clrn (4689:4689:4689) (4783:4783:4783))
        (PORT ena (3869:3869:3869) (3809:3809:3809))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg13\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1577:1577:1577))
        (PORT asdata (1012:1012:1012) (952:952:952))
        (PORT clrn (4153:4153:4153) (4308:4308:4308))
        (PORT ena (3831:3831:3831) (3769:3769:3769))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg12\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (930:930:930) (883:883:883))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg12\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1579:1579:1579))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4372:4372:4372) (4497:4497:4497))
        (PORT ena (2002:2002:2002) (1908:1908:1908))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg11\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1580:1580:1580))
        (PORT asdata (971:971:971) (944:944:944))
        (PORT clrn (4335:4335:4335) (4454:4454:4454))
        (PORT ena (1962:1962:1962) (1874:1874:1874))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg23\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (649:649:649) (561:561:561))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg23\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1577:1577:1577))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4153:4153:4153) (4308:4308:4308))
        (PORT ena (3831:3831:3831) (3769:3769:3769))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg22\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1569:1569:1569))
        (PORT asdata (1047:1047:1047) (1044:1044:1044))
        (PORT clrn (4652:4652:4652) (4747:4747:4747))
        (PORT ena (3809:3809:3809) (3763:3763:3763))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg21\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1568:1568:1568))
        (PORT asdata (778:778:778) (783:783:783))
        (PORT clrn (4689:4689:4689) (4783:4783:4783))
        (PORT ena (3869:3869:3869) (3809:3809:3809))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg13\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (645:645:645) (590:590:590))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg13\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1577:1577:1577))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4153:4153:4153) (4308:4308:4308))
        (PORT ena (3831:3831:3831) (3769:3769:3769))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg12\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1580:1580:1580))
        (PORT asdata (1285:1285:1285) (1233:1233:1233))
        (PORT clrn (4335:4335:4335) (4454:4454:4454))
        (PORT ena (1962:1962:1962) (1874:1874:1874))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg11\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (237:237:237) (294:294:294))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg11\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1561:1561:1561) (1580:1580:1580))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4335:4335:4335) (4454:4454:4454))
        (PORT ena (1962:1962:1962) (1874:1874:1874))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg23\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (929:929:929) (820:820:820))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg23\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1568:1568:1568))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4689:4689:4689) (4783:4783:4783))
        (PORT ena (3869:3869:3869) (3809:3809:3809))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg22\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (251:251:251) (303:303:303))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg22\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1568:1568:1568))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4689:4689:4689) (4783:4783:4783))
        (PORT ena (3869:3869:3869) (3809:3809:3809))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg21\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1568:1568:1568))
        (PORT asdata (591:591:591) (649:649:649))
        (PORT clrn (4689:4689:4689) (4783:4783:4783))
        (PORT ena (3869:3869:3869) (3809:3809:3809))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (990:990:990) (929:929:929))
        (PORT datab (260:260:260) (316:316:316))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (745:745:745))
        (PORT datab (260:260:260) (316:316:316))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (741:741:741))
        (PORT datab (260:260:260) (316:316:316))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add2\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (428:428:428) (445:445:445))
        (PORT datab (777:777:777) (757:757:757))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add2\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (324:324:324))
        (PORT datab (733:733:733) (733:733:733))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add2\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1015:1015:1015) (951:951:951))
        (PORT datab (260:260:260) (317:317:317))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add2\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (323:323:323))
        (PORT datab (773:773:773) (752:752:752))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg33\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1578:1578:1578))
        (PORT asdata (1380:1380:1380) (1357:1357:1357))
        (PORT clrn (4135:4135:4135) (4291:4291:4291))
        (PORT ena (3786:3786:3786) (3728:3728:3728))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg32\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1570:1570:1570))
        (PORT asdata (1254:1254:1254) (1207:1207:1207))
        (PORT clrn (4166:4166:4166) (4321:4321:4321))
        (PORT ena (3840:3840:3840) (3787:3787:3787))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg31\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1570:1570:1570))
        (PORT asdata (598:598:598) (658:658:658))
        (PORT clrn (4166:4166:4166) (4321:4321:4321))
        (PORT ena (3840:3840:3840) (3787:3787:3787))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg33\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1570:1570:1570))
        (PORT asdata (1115:1115:1115) (1108:1108:1108))
        (PORT clrn (4166:4166:4166) (4321:4321:4321))
        (PORT ena (3840:3840:3840) (3787:3787:3787))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg32\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (269:269:269) (323:323:323))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg32\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1570:1570:1570))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4166:4166:4166) (4321:4321:4321))
        (PORT ena (3840:3840:3840) (3787:3787:3787))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg31\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1570:1570:1570))
        (PORT asdata (600:600:600) (663:663:663))
        (PORT clrn (4166:4166:4166) (4321:4321:4321))
        (PORT ena (3840:3840:3840) (3787:3787:3787))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg33\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (713:713:713) (708:708:708))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg33\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1578:1578:1578))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4135:4135:4135) (4291:4291:4291))
        (PORT ena (3786:3786:3786) (3728:3728:3728))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg32\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (940:940:940) (884:884:884))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg32\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1570:1570:1570))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4166:4166:4166) (4321:4321:4321))
        (PORT ena (3840:3840:3840) (3787:3787:3787))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg31\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1570:1570:1570))
        (PORT asdata (600:600:600) (663:663:663))
        (PORT clrn (4166:4166:4166) (4321:4321:4321))
        (PORT ena (3840:3840:3840) (3787:3787:3787))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg33\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (718:718:718) (711:711:711))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg33\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1570:1570:1570))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4166:4166:4166) (4321:4321:4321))
        (PORT ena (3840:3840:3840) (3787:3787:3787))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg32\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (270:270:270) (323:323:323))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg32\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1570:1570:1570))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4166:4166:4166) (4321:4321:4321))
        (PORT ena (3840:3840:3840) (3787:3787:3787))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg31\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1570:1570:1570))
        (PORT asdata (600:600:600) (662:662:662))
        (PORT clrn (4166:4166:4166) (4321:4321:4321))
        (PORT ena (3840:3840:3840) (3787:3787:3787))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg33\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1578:1578:1578))
        (PORT asdata (1060:1060:1060) (1053:1053:1053))
        (PORT clrn (4135:4135:4135) (4291:4291:4291))
        (PORT ena (3786:3786:3786) (3728:3728:3728))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg32\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1570:1570:1570))
        (PORT asdata (1563:1563:1563) (1495:1495:1495))
        (PORT clrn (4166:4166:4166) (4321:4321:4321))
        (PORT ena (3840:3840:3840) (3787:3787:3787))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg31\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1570:1570:1570))
        (PORT asdata (1012:1012:1012) (972:972:972))
        (PORT clrn (4166:4166:4166) (4321:4321:4321))
        (PORT ena (3840:3840:3840) (3787:3787:3787))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg33\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (697:697:697) (698:698:698))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg33\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1578:1578:1578))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4135:4135:4135) (4291:4291:4291))
        (PORT ena (3786:3786:3786) (3728:3728:3728))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg32\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (965:965:965) (901:901:901))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg32\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1570:1570:1570))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4166:4166:4166) (4321:4321:4321))
        (PORT ena (3840:3840:3840) (3787:3787:3787))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg31\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1570:1570:1570))
        (PORT asdata (770:770:770) (788:788:788))
        (PORT clrn (4166:4166:4166) (4321:4321:4321))
        (PORT ena (3840:3840:3840) (3787:3787:3787))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg33\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (922:922:922) (866:866:866))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg33\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1578:1578:1578))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4135:4135:4135) (4291:4291:4291))
        (PORT ena (3786:3786:3786) (3728:3728:3728))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg32\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1570:1570:1570))
        (PORT asdata (1092:1092:1092) (1076:1076:1076))
        (PORT clrn (4166:4166:4166) (4321:4321:4321))
        (PORT ena (3840:3840:3840) (3787:3787:3787))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg31\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (238:238:238) (294:294:294))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg31\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1556:1556:1556) (1570:1570:1570))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4166:4166:4166) (4321:4321:4321))
        (PORT ena (3840:3840:3840) (3787:3787:3787))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg13\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1226:1226:1226) (1090:1090:1090))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg13\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1579:1579:1579))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4372:4372:4372) (4497:4497:4497))
        (PORT ena (2002:2002:2002) (1908:1908:1908))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg12\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (257:257:257) (314:314:314))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg12\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1579:1579:1579))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4372:4372:4372) (4497:4497:4497))
        (PORT ena (2002:2002:2002) (1908:1908:1908))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg11\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1579:1579:1579))
        (PORT asdata (610:610:610) (667:667:667))
        (PORT clrn (4372:4372:4372) (4497:4497:4497))
        (PORT ena (2002:2002:2002) (1908:1908:1908))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg33\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1569:1569:1569))
        (PORT asdata (1102:1102:1102) (1089:1089:1089))
        (PORT clrn (4652:4652:4652) (4747:4747:4747))
        (PORT ena (3809:3809:3809) (3763:3763:3763))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg32\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1569:1569:1569))
        (PORT asdata (616:616:616) (678:678:678))
        (PORT clrn (4652:4652:4652) (4747:4747:4747))
        (PORT ena (3809:3809:3809) (3763:3763:3763))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg31\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (250:250:250) (303:303:303))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg31\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1569:1569:1569))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4652:4652:4652) (4747:4747:4747))
        (PORT ena (3809:3809:3809) (3763:3763:3763))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (772:772:772) (774:774:774))
        (PORT datab (974:974:974) (893:893:893))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (383:383:383) (357:357:357))
        (PORT datab (681:681:681) (648:648:648))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (362:362:362))
        (PORT datab (641:641:641) (616:616:616))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1251:1251:1251) (1176:1176:1176))
        (PORT datab (374:374:374) (353:353:353))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (595:595:595) (532:532:532))
        (PORT datab (679:679:679) (647:647:647))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (668:668:668))
        (PORT datab (374:374:374) (353:353:353))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (649:649:649))
        (PORT datab (416:416:416) (375:375:375))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (383:383:383))
        (PORT datab (722:722:722) (673:673:673))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1568:1568:1568))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4721:4721:4721) (4821:4821:4821))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (726:726:726) (727:727:727))
        (PORT datab (279:279:279) (335:335:335))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (342:342:342))
        (PORT datab (279:279:279) (336:336:336))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (683:683:683))
        (PORT datab (267:267:267) (326:326:326))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add4\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (436:436:436) (456:456:456))
        (PORT datab (280:280:280) (335:335:335))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add4\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (344:344:344))
        (PORT datab (280:280:280) (335:335:335))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add4\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (740:740:740))
        (PORT datab (279:279:279) (336:336:336))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add4\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (343:343:343))
        (PORT datab (424:424:424) (443:443:443))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (731:731:731) (705:705:705))
        (PORT datab (967:967:967) (914:914:914))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (697:697:697) (628:628:628))
        (PORT datab (283:283:283) (340:340:340))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (348:348:348))
        (PORT datab (428:428:428) (387:387:387))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (599:599:599))
        (PORT datab (282:282:282) (339:339:339))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (783:783:783) (765:765:765))
        (PORT datab (384:384:384) (360:360:360))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (284:284:284) (346:346:346))
        (PORT datab (681:681:681) (605:605:605))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (389:389:389) (371:371:371))
        (PORT datab (770:770:770) (755:755:755))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (438:438:438) (458:458:458))
        (PORT datab (427:427:427) (383:383:383))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1578:1578:1578))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4135:4135:4135) (4291:4291:4291))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1578:1578:1578))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4135:4135:4135) (4291:4291:4291))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1568:1568:1568))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4721:4721:4721) (4821:4821:4821))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1568:1568:1568))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4721:4721:4721) (4821:4821:4821))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1578:1578:1578))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4135:4135:4135) (4291:4291:4291))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1578:1578:1578))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4135:4135:4135) (4291:4291:4291))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1568:1568:1568))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4721:4721:4721) (4821:4821:4821))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1568:1568:1568))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4721:4721:4721) (4821:4821:4821))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1578:1578:1578))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4135:4135:4135) (4291:4291:4291))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1578:1578:1578))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4135:4135:4135) (4291:4291:4291))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1568:1568:1568))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4721:4721:4721) (4821:4821:4821))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1578:1578:1578))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4135:4135:4135) (4291:4291:4291))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1568:1568:1568))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4721:4721:4721) (4821:4821:4821))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1568:1568:1568))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4721:4721:4721) (4821:4821:4821))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1578:1578:1578))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4135:4135:4135) (4291:4291:4291))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (748:748:748))
        (PORT datab (675:675:675) (640:640:640))
        (IOPATH dataa combout (343:343:343) (378:378:378))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (704:704:704) (675:675:675))
        (PORT datab (763:763:763) (742:742:742))
        (IOPATH dataa combout (352:352:352) (378:378:378))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (356:356:356) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1197:1197:1197) (1142:1142:1142))
        (PORT datab (744:744:744) (738:738:738))
        (IOPATH dataa combout (357:357:357) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (712:712:712))
        (PORT datab (648:648:648) (626:626:626))
        (IOPATH dataa combout (357:357:357) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (683:683:683) (659:659:659))
        (PORT datab (779:779:779) (758:758:758))
        (IOPATH dataa combout (357:357:357) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx\[5\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (754:754:754) (746:746:746))
        (PORT datab (692:692:692) (660:660:660))
        (IOPATH dataa combout (357:357:357) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx\[6\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (667:667:667))
        (PORT datab (781:781:781) (759:759:759))
        (IOPATH dataa combout (357:357:357) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx\[7\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (747:747:747) (737:737:737))
        (PORT datad (627:627:627) (610:610:610))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add10\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (752:752:752))
        (PORT datab (671:671:671) (637:637:637))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (344:344:344) (382:382:382))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add10\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (701:701:701) (671:671:671))
        (PORT datab (766:766:766) (746:746:746))
        (IOPATH dataa combout (357:357:357) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add10\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1196:1196:1196) (1142:1142:1142))
        (PORT datab (747:747:747) (742:742:742))
        (IOPATH dataa combout (352:352:352) (378:378:378))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (356:356:356) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add10\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (712:712:712))
        (PORT datab (645:645:645) (623:623:623))
        (IOPATH dataa combout (352:352:352) (378:378:378))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (356:356:356) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add10\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (680:680:680) (656:656:656))
        (PORT datab (780:780:780) (759:759:759))
        (IOPATH dataa combout (352:352:352) (378:378:378))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (356:356:356) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add10\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (755:755:755) (747:747:747))
        (PORT datab (691:691:691) (659:659:659))
        (IOPATH dataa combout (352:352:352) (378:378:378))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (356:356:356) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add10\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (699:699:699) (664:664:664))
        (PORT datab (782:782:782) (760:760:760))
        (IOPATH dataa combout (352:352:352) (378:378:378))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (356:356:356) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add10\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (748:748:748) (738:738:738))
        (PORT datad (626:626:626) (610:610:610))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg23\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1577:1577:1577))
        (PORT asdata (1025:1025:1025) (938:938:938))
        (PORT clrn (4153:4153:4153) (4308:4308:4308))
        (PORT ena (3831:3831:3831) (3769:3769:3769))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add4\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (280:280:280) (336:336:336))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add4\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (426:426:426) (382:382:382))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datad (646:646:646) (586:586:586))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1578:1578:1578))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4135:4135:4135) (4291:4291:4291))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|reg22\[7\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (715:715:715) (700:700:700))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg22\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1569:1569:1569))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4652:4652:4652) (4747:4747:4747))
        (PORT ena (3809:3809:3809) (3763:3763:3763))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|reg21\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1568:1568:1568))
        (PORT asdata (780:780:780) (784:784:784))
        (PORT clrn (4689:4689:4689) (4783:4783:4783))
        (PORT ena (3869:3869:3869) (3809:3809:3809))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add2\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (259:259:259) (316:316:316))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add2\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (414:414:414) (373:373:373))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT datad (341:341:341) (315:315:315))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1568:1568:1568))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4721:4721:4721) (4821:4821:4821))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx1\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1568:1568:1568))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4721:4721:4721) (4821:4821:4821))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx3\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1559:1559:1559) (1578:1578:1578))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4135:4135:4135) (4291:4291:4291))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (633:633:633) (618:618:618))
        (PORT datab (758:758:758) (737:737:737))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (746:746:746) (727:727:727))
        (PORT datab (677:677:677) (642:642:642))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (916:916:916) (871:871:871))
        (PORT datab (635:635:635) (613:613:613))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (652:652:652))
        (PORT datab (736:736:736) (726:726:726))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (894:894:894))
        (PORT datab (634:634:634) (606:606:606))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (719:719:719))
        (PORT datab (718:718:718) (670:670:670))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (898:898:898))
        (PORT datab (679:679:679) (650:650:650))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan0\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (651:651:651) (632:632:632))
        (PORT datab (977:977:977) (913:913:913))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan0\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (750:750:750) (731:731:731))
        (PORT datab (708:708:708) (656:656:656))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan0\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (684:684:684) (650:650:650))
        (PORT datad (893:893:893) (837:837:837))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1576:1576:1576))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (549:549:549) (565:565:565))
        (PORT clrn (4640:4640:4640) (4715:4715:4715))
        (PORT sload (1002:1002:1002) (1024:1024:1024))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add8\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (453:453:453))
        (PORT datab (492:492:492) (494:494:494))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add8\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (473:473:473) (476:476:476))
        (PORT datab (267:267:267) (326:326:326))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add8\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (461:461:461))
        (PORT datab (278:278:278) (335:335:335))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add8\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (641:641:641) (630:630:630))
        (PORT datab (278:278:278) (335:335:335))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add8\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (336:336:336))
        (PORT datab (279:279:279) (336:336:336))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add8\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (337:337:337))
        (PORT datab (632:632:632) (613:613:613))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add8\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (337:337:337))
        (PORT datab (711:711:711) (661:661:661))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (293:293:293) (358:358:358))
        (PORT datab (283:283:283) (340:340:340))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (374:374:374))
        (PORT datab (728:728:728) (714:714:714))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (375:375:375))
        (PORT datab (1014:1014:1014) (952:952:952))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (992:992:992) (934:934:934))
        (PORT datab (371:371:371) (347:347:347))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (581:581:581) (524:524:524))
        (PORT datab (456:456:456) (471:471:471))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (375:375:375) (355:355:355))
        (PORT datab (1033:1033:1033) (961:961:961))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (378:378:378))
        (PORT datab (498:498:498) (495:495:495))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (378:378:378))
        (PORT datab (1002:1002:1002) (942:942:942))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1569:1569:1569))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4652:4652:4652) (4747:4747:4747))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (437:437:437) (456:456:456))
        (PORT datab (490:490:490) (491:491:491))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (285:285:285) (347:347:347))
        (PORT datab (268:268:268) (327:327:327))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add6\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (642:642:642) (618:618:618))
        (PORT datab (282:282:282) (339:339:339))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add6\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (281:281:281) (342:342:342))
        (PORT datab (476:476:476) (479:479:479))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add6\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (337:337:337))
        (PORT datab (279:279:279) (336:336:336))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add6\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (271:271:271) (335:335:335))
        (PORT datab (433:433:433) (447:447:447))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add6\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (282:282:282) (342:342:342))
        (PORT datab (280:280:280) (336:336:336))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (286:286:286) (349:349:349))
        (PORT datab (290:290:290) (349:349:349))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (417:417:417) (374:374:374))
        (PORT datab (954:954:954) (902:902:902))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (418:418:418) (375:375:375))
        (PORT datab (977:977:977) (920:920:920))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (895:895:895))
        (PORT datab (371:371:371) (346:346:346))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[4\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (620:620:620) (552:552:552))
        (PORT datab (1006:1006:1006) (946:946:946))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[5\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (373:373:373) (353:353:353))
        (PORT datab (1258:1258:1258) (1142:1142:1142))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (422:422:422) (382:382:382))
        (PORT datab (993:993:993) (932:932:932))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[7\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (420:420:420) (378:378:378))
        (PORT datab (981:981:981) (921:921:921))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1579:1579:1579))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4372:4372:4372) (4497:4497:4497))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1579:1579:1579))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4372:4372:4372) (4497:4497:4497))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1569:1569:1569))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4652:4652:4652) (4747:4747:4747))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1579:1579:1579))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4372:4372:4372) (4497:4497:4497))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1569:1569:1569))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4652:4652:4652) (4747:4747:4747))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1569:1569:1569))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4652:4652:4652) (4747:4747:4747))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1579:1579:1579))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4372:4372:4372) (4497:4497:4497))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1579:1579:1579))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4372:4372:4372) (4497:4497:4497))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1569:1569:1569))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4652:4652:4652) (4747:4747:4747))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1579:1579:1579))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4372:4372:4372) (4497:4497:4497))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (550:550:550) (488:488:488))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1568:1568:1568))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4689:4689:4689) (4783:4783:4783))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1569:1569:1569))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4652:4652:4652) (4747:4747:4747))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1579:1579:1579))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4372:4372:4372) (4497:4497:4497))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1579:1579:1579))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4372:4372:4372) (4497:4497:4497))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1569:1569:1569))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4652:4652:4652) (4747:4747:4747))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (759:759:759) (743:743:743))
        (PORT datab (965:965:965) (914:914:914))
        (IOPATH dataa combout (343:343:343) (378:378:378))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1212:1212:1212) (1109:1109:1109))
        (PORT datab (744:744:744) (726:726:726))
        (IOPATH dataa combout (352:352:352) (378:378:378))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (356:356:356) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (736:736:736))
        (PORT datab (985:985:985) (940:940:940))
        (IOPATH dataa combout (352:352:352) (378:378:378))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (356:356:356) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (743:743:743))
        (PORT datab (1181:1181:1181) (1084:1084:1084))
        (IOPATH dataa combout (357:357:357) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1180:1180:1180) (1098:1098:1098))
        (PORT datab (777:777:777) (752:752:752))
        (IOPATH dataa combout (357:357:357) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy\[5\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (761:761:761) (741:741:741))
        (PORT datab (938:938:938) (901:901:901))
        (IOPATH dataa combout (357:357:357) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy\[6\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (897:897:897))
        (PORT datab (1001:1001:1001) (934:934:934))
        (IOPATH dataa combout (352:352:352) (378:378:378))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (356:356:356) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy\[7\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1201:1201:1201) (1101:1101:1101))
        (PORT datab (753:753:753) (737:737:737))
        (IOPATH dataa combout (357:357:357) (378:378:378))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (746:746:746))
        (PORT datab (963:963:963) (911:911:911))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (344:344:344) (382:382:382))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add12\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1207:1207:1207) (1104:1104:1104))
        (PORT datab (743:743:743) (724:724:724))
        (IOPATH dataa combout (357:357:357) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add12\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (739:739:739))
        (PORT datab (983:983:983) (938:938:938))
        (IOPATH dataa combout (357:357:357) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add12\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (758:758:758) (739:739:739))
        (PORT datab (1181:1181:1181) (1083:1083:1083))
        (IOPATH dataa combout (352:352:352) (378:378:378))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (356:356:356) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add12\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1182:1182:1182) (1100:1100:1100))
        (PORT datab (778:778:778) (753:753:753))
        (IOPATH dataa combout (352:352:352) (378:378:378))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (356:356:356) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add12\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (743:743:743))
        (PORT datab (937:937:937) (900:900:900))
        (IOPATH dataa combout (352:352:352) (378:378:378))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (356:356:356) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add12\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (955:955:955) (896:896:896))
        (PORT datab (999:999:999) (932:932:932))
        (IOPATH dataa combout (357:357:357) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add12\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1205:1205:1205) (1105:1105:1105))
        (PORT datab (755:755:755) (739:739:739))
        (IOPATH dataa combout (357:357:357) (378:378:378))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add8\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (327:327:327))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add8\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (382:382:382) (356:356:356))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (362:362:362))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1569:1569:1569))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4652:4652:4652) (4747:4747:4747))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add6\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (269:269:269) (327:327:327))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Add6\~16)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[8\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (378:378:378) (360:360:360))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[9\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (385:385:385) (362:362:362))
        (IOPATH dataa combout (371:371:371) (376:376:376))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1579:1579:1579))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4372:4372:4372) (4497:4497:4497))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy3\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1555:1555:1555) (1569:1569:1569))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4652:4652:4652) (4747:4747:4747))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy1\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1560:1560:1560) (1579:1579:1579))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4372:4372:4372) (4497:4497:4497))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (695:695:695) (667:667:667))
        (PORT datab (778:778:778) (758:758:758))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (709:709:709) (667:667:667))
        (PORT datab (748:748:748) (727:727:727))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (685:685:685) (664:664:664))
        (PORT datab (748:748:748) (727:727:727))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan1\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (716:716:716))
        (PORT datab (668:668:668) (630:630:630))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan1\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (652:652:652) (632:632:632))
        (PORT datab (740:740:740) (732:732:732))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan1\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (740:740:740))
        (PORT datab (680:680:680) (651:651:651))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan1\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (741:741:741) (738:738:738))
        (PORT datab (683:683:683) (649:649:649))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan1\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (682:682:682) (648:648:648))
        (PORT datab (787:787:787) (765:765:765))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan1\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (623:623:623))
        (PORT datab (707:707:707) (704:704:704))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan1\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (618:618:618))
        (PORT datad (701:701:701) (691:691:691))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1575:1575:1575))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (548:548:548) (566:566:566))
        (PORT clrn (4192:4192:4192) (4336:4336:4336))
        (PORT sload (1248:1248:1248) (1254:1254:1254))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1575:1575:1575))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (715:715:715) (684:684:684))
        (PORT clrn (4192:4192:4192) (4336:4336:4336))
        (PORT sload (1248:1248:1248) (1254:1254:1254))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1576:1576:1576))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (711:711:711) (688:688:688))
        (PORT clrn (4640:4640:4640) (4715:4715:4715))
        (PORT sload (1002:1002:1002) (1024:1024:1024))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1575:1575:1575))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (548:548:548) (565:565:565))
        (PORT clrn (4192:4192:4192) (4336:4336:4336))
        (PORT sload (1248:1248:1248) (1254:1254:1254))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1576:1576:1576))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (716:716:716) (689:689:689))
        (PORT clrn (4640:4640:4640) (4715:4715:4715))
        (PORT sload (1002:1002:1002) (1024:1024:1024))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1576:1576:1576))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (549:549:549) (565:565:565))
        (PORT clrn (4640:4640:4640) (4715:4715:4715))
        (PORT sload (1002:1002:1002) (1024:1024:1024))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1575:1575:1575))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (714:714:714) (684:684:684))
        (PORT clrn (4192:4192:4192) (4336:4336:4336))
        (PORT sload (1248:1248:1248) (1254:1254:1254))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1575:1575:1575))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (549:549:549) (565:565:565))
        (PORT clrn (4192:4192:4192) (4336:4336:4336))
        (PORT sload (1248:1248:1248) (1254:1254:1254))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1576:1576:1576))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (956:956:956) (888:888:888))
        (PORT clrn (4640:4640:4640) (4715:4715:4715))
        (PORT sload (1002:1002:1002) (1024:1024:1024))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1575:1575:1575))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (714:714:714) (684:684:684))
        (PORT clrn (4192:4192:4192) (4336:4336:4336))
        (PORT sload (1248:1248:1248) (1254:1254:1254))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1576:1576:1576))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (549:549:549) (566:566:566))
        (PORT clrn (4640:4640:4640) (4715:4715:4715))
        (PORT sload (1002:1002:1002) (1024:1024:1024))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1576:1576:1576))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (930:930:930) (861:861:861))
        (PORT clrn (4640:4640:4640) (4715:4715:4715))
        (PORT sload (1002:1002:1002) (1024:1024:1024))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1575:1575:1575))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (711:711:711) (689:689:689))
        (PORT clrn (4192:4192:4192) (4336:4336:4336))
        (PORT sload (1248:1248:1248) (1254:1254:1254))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gy\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1575:1575:1575))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (716:716:716) (685:685:685))
        (PORT clrn (4192:4192:4192) (4336:4336:4336))
        (PORT sload (1248:1248:1248) (1254:1254:1254))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|Gx\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1557:1557:1557) (1576:1576:1576))
        (PORT d (78:78:78) (87:87:87))
        (PORT asdata (744:744:744) (713:713:713))
        (PORT clrn (4640:4640:4640) (4715:4715:4715))
        (PORT sload (1002:1002:1002) (1024:1024:1024))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
      (HOLD sload (posedge clk) (168:168:168))
      (HOLD asdata (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|G\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (705:705:705) (662:662:662))
        (PORT datab (725:725:725) (682:682:682))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|G\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (672:672:672))
        (PORT datab (628:628:628) (600:600:600))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|G\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (686:686:686) (651:651:651))
        (PORT datab (686:686:686) (650:650:650))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|G\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (671:671:671) (645:645:645))
        (PORT datab (637:637:637) (621:621:621))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|G\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (665:665:665))
        (PORT datab (723:723:723) (676:676:676))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|G\[5\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (640:640:640) (618:618:618))
        (PORT datab (702:702:702) (661:661:661))
        (IOPATH dataa combout (365:365:365) (381:381:381))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|G\[6\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (632:632:632) (617:617:617))
        (PORT datab (682:682:682) (645:645:645))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH dataa cout (416:416:416) (316:316:316))
        (IOPATH datab combout (370:370:370) (345:345:345))
        (IOPATH datab cout (425:425:425) (322:322:322))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
        (IOPATH cin cout (54:54:54) (54:54:54))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|G\[7\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (699:699:699) (653:653:653))
        (PORT datad (606:606:606) (585:585:585))
        (IOPATH datab combout (370:370:370) (383:383:383))
        (IOPATH datad combout (142:142:142) (122:122:122))
        (IOPATH cin combout (468:468:468) (441:441:441))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|G\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1572:1572:1572))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4358:4358:4358) (4471:4471:4471))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|G\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1572:1572:1572))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4358:4358:4358) (4471:4471:4471))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|G\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1572:1572:1572))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4358:4358:4358) (4471:4471:4471))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|G\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1572:1572:1572))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4358:4358:4358) (4471:4471:4471))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|G\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1572:1572:1572))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4358:4358:4358) (4471:4471:4471))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|G\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1572:1572:1572))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4358:4358:4358) (4471:4471:4471))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (264:264:264) (326:326:326))
        (PORT datab (261:261:261) (318:318:318))
        (PORT datac (230:230:230) (289:289:289))
        (PORT datad (230:230:230) (283:283:283))
        (IOPATH dataa combout (321:321:321) (310:310:310))
        (IOPATH datab combout (322:322:322) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|G\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1572:1572:1572))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4358:4358:4358) (4471:4471:4471))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|u_sobel\|G\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1554:1554:1554) (1572:1572:1572))
        (PORT d (78:78:78) (87:87:87))
        (PORT clrn (4358:4358:4358) (4471:4471:4471))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
        (IOPATH (negedge clrn) q (193:193:193) (193:193:193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (431:431:431) (449:449:449))
        (PORT datab (221:221:221) (237:237:237))
        (PORT datac (231:231:231) (290:290:290))
        (PORT datad (231:231:231) (285:285:285))
        (IOPATH dataa combout (371:371:371) (363:363:363))
        (IOPATH datab combout (356:356:356) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|u_sobel\|LessThan2\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (231:231:231) (291:291:291))
        (PORT datad (186:186:186) (199:199:199))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1281:1281:1281) (1188:1188:1188))
        (PORT clk (1889:1889:1889) (1927:1927:1927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1548:1548:1548) (1451:1451:1451))
        (PORT d[1] (1883:1883:1883) (1769:1769:1769))
        (PORT d[2] (1540:1540:1540) (1446:1446:1446))
        (PORT d[3] (1865:1865:1865) (1755:1755:1755))
        (PORT d[4] (1554:1554:1554) (1459:1459:1459))
        (PORT d[5] (1505:1505:1505) (1408:1408:1408))
        (PORT d[6] (1793:1793:1793) (1652:1652:1652))
        (PORT d[7] (1477:1477:1477) (1387:1387:1387))
        (PORT d[8] (1756:1756:1756) (1624:1624:1624))
        (PORT d[9] (1515:1515:1515) (1417:1417:1417))
        (PORT d[10] (1796:1796:1796) (1661:1661:1661))
        (PORT d[11] (1581:1581:1581) (1466:1466:1466))
        (PORT d[12] (1759:1759:1759) (1641:1641:1641))
        (PORT clk (1887:1887:1887) (1925:1925:1925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (975:975:975) (880:880:880))
        (PORT clk (1887:1887:1887) (1925:1925:1925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1889:1889:1889) (1753:1753:1753))
        (PORT clk (1887:1887:1887) (1925:1925:1925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1889:1889:1889) (1927:1927:1927))
        (PORT d[0] (1798:1798:1798) (1690:1690:1690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1928:1928:1928))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1928:1928:1928))
        (IOPATH (posedge clk) pulse (0:0:0) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1928:1928:1928))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1890:1890:1890) (1928:1928:1928))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1040:1040:1040) (1037:1037:1037))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1038:1038:1038))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1038:1038:1038))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1041:1041:1041) (1038:1038:1038))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode412w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1244:1244:1244) (1181:1181:1181))
        (PORT datac (1035:1035:1035) (986:986:986))
        (PORT datad (1267:1267:1267) (1188:1188:1188))
        (IOPATH datab combout (319:319:319) (320:320:320))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode412w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1072:1072:1072) (1012:1012:1012))
        (PORT datac (206:206:206) (234:234:234))
        (PORT datad (1261:1261:1261) (1179:1179:1179))
        (IOPATH dataa combout (320:320:320) (333:333:333))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1282:1282:1282) (1188:1188:1188))
        (PORT clk (1891:1891:1891) (1929:1929:1929))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1238:1238:1238) (1176:1176:1176))
        (PORT d[1] (1889:1889:1889) (1775:1775:1775))
        (PORT d[2] (1274:1274:1274) (1198:1198:1198))
        (PORT d[3] (1846:1846:1846) (1739:1739:1739))
        (PORT d[4] (1270:1270:1270) (1188:1188:1188))
        (PORT d[5] (1226:1226:1226) (1161:1161:1161))
        (PORT d[6] (1838:1838:1838) (1694:1694:1694))
        (PORT d[7] (1220:1220:1220) (1160:1160:1160))
        (PORT d[8] (1430:1430:1430) (1323:1323:1323))
        (PORT d[9] (1317:1317:1317) (1234:1234:1234))
        (PORT d[10] (1245:1245:1245) (1140:1140:1140))
        (PORT d[11] (1310:1310:1310) (1222:1222:1222))
        (PORT d[12] (1765:1765:1765) (1647:1647:1647))
        (PORT clk (1889:1889:1889) (1927:1927:1927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (949:949:949) (867:867:867))
        (PORT clk (1889:1889:1889) (1927:1927:1927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1589:1589:1589) (1473:1473:1473))
        (PORT clk (1889:1889:1889) (1927:1927:1927))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1891:1891:1891) (1929:1929:1929))
        (PORT d[0] (1464:1464:1464) (1395:1395:1395))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1930:1930:1930))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1930:1930:1930))
        (IOPATH (posedge clk) pulse (0:0:0) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1930:1930:1930))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1892:1892:1892) (1930:1930:1930))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1042:1042:1042) (1039:1039:1039))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1040:1040:1040))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1040:1040:1040))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1043:1043:1043) (1040:1040:1040))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|address_reg_a\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1567:1567:1567) (1582:1582:1582))
        (PORT asdata (1812:1812:1812) (1703:1703:1703))
        (PORT ena (2220:2220:2220) (2097:2097:2097))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode399w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1242:1242:1242) (1177:1177:1177))
        (PORT datac (1027:1027:1027) (977:977:977))
        (PORT datad (1262:1262:1262) (1182:1182:1182))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode399w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1076:1076:1076) (1018:1018:1018))
        (PORT datac (209:209:209) (237:237:237))
        (PORT datad (1264:1264:1264) (1184:1184:1184))
        (IOPATH dataa combout (352:352:352) (376:376:376))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1274:1274:1274) (1180:1180:1180))
        (PORT clk (1886:1886:1886) (1925:1925:1925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1547:1547:1547) (1455:1455:1455))
        (PORT d[1] (1871:1871:1871) (1756:1756:1756))
        (PORT d[2] (1579:1579:1579) (1485:1485:1485))
        (PORT d[3] (1853:1853:1853) (1742:1742:1742))
        (PORT d[4] (1578:1578:1578) (1482:1482:1482))
        (PORT d[5] (1549:1549:1549) (1449:1449:1449))
        (PORT d[6] (1536:1536:1536) (1408:1408:1408))
        (PORT d[7] (1489:1489:1489) (1402:1402:1402))
        (PORT d[8] (1770:1770:1770) (1640:1640:1640))
        (PORT d[9] (1459:1459:1459) (1349:1349:1349))
        (PORT d[10] (1817:1817:1817) (1674:1674:1674))
        (PORT d[11] (1595:1595:1595) (1482:1482:1482))
        (PORT d[12] (1771:1771:1771) (1648:1648:1648))
        (PORT clk (1884:1884:1884) (1923:1923:1923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1268:1268:1268) (1156:1156:1156))
        (PORT clk (1884:1884:1884) (1923:1923:1923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1876:1876:1876) (1744:1744:1744))
        (PORT clk (1884:1884:1884) (1923:1923:1923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1886:1886:1886) (1925:1925:1925))
        (PORT d[0] (1778:1778:1778) (1669:1669:1669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1926:1926:1926))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1926:1926:1926))
        (IOPATH (posedge clk) pulse (0:0:0) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1926:1926:1926))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1887:1887:1887) (1926:1926:1926))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1037:1037:1037) (1035:1035:1035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1038:1038:1038) (1036:1036:1036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1038:1038:1038) (1036:1036:1036))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1038:1038:1038) (1036:1036:1036))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|address_reg_a\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1952:1952:1952) (1940:1940:1940))
        (PORT asdata (1584:1584:1584) (1496:1496:1496))
        (PORT ena (2183:2183:2183) (2053:2053:2053))
        (IOPATH (posedge clk) q (208:208:208) (208:208:208))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (168:168:168))
      (HOLD ena (posedge clk) (168:168:168))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|decode3\|w_anode420w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT datab (1243:1243:1243) (1179:1179:1179))
        (PORT datac (1031:1031:1031) (981:981:981))
        (PORT datad (1264:1264:1264) (1184:1184:1184))
        (IOPATH datab combout (356:356:356) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|rden_decode\|w_anode420w\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1082:1082:1082) (1025:1025:1025))
        (PORT datac (211:211:211) (239:239:239))
        (PORT datad (1267:1267:1267) (1188:1188:1188))
        (IOPATH dataa combout (357:357:357) (341:341:341))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1263:1263:1263) (1166:1166:1166))
        (PORT clk (1883:1883:1883) (1925:1925:1925))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1576:1576:1576) (1479:1479:1479))
        (PORT d[1] (1531:1531:1531) (1442:1442:1442))
        (PORT d[2] (1568:1568:1568) (1467:1467:1467))
        (PORT d[3] (1551:1551:1551) (1459:1459:1459))
        (PORT d[4] (1582:1582:1582) (1474:1474:1474))
        (PORT d[5] (1522:1522:1522) (1429:1429:1429))
        (PORT d[6] (1532:1532:1532) (1399:1399:1399))
        (PORT d[7] (1527:1527:1527) (1434:1434:1434))
        (PORT d[8] (1752:1752:1752) (1625:1625:1625))
        (PORT d[9] (1558:1558:1558) (1461:1461:1461))
        (PORT d[10] (1505:1505:1505) (1386:1386:1386))
        (PORT d[11] (1601:1601:1601) (1489:1489:1489))
        (PORT d[12] (1485:1485:1485) (1378:1378:1378))
        (PORT clk (1881:1881:1881) (1923:1923:1923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1242:1242:1242) (1138:1138:1138))
        (PORT clk (1881:1881:1881) (1923:1923:1923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.re_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1908:1908:1908) (1774:1774:1774))
        (PORT clk (1881:1881:1881) (1923:1923:1923))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (195:195:195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1883:1883:1883) (1925:1925:1925))
        (PORT d[0] (1777:1777:1777) (1679:1679:1679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1926:1926:1926))
        (IOPATH (posedge clk) pulse (0:0:0) (2115:2115:2115))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1926:1926:1926))
        (IOPATH (posedge clk) pulse (0:0:0) (2510:2510:2510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1926:1926:1926))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1884:1884:1884) (1926:1926:1926))
        (IOPATH (posedge clk) pulse (0:0:0) (2692:2692:2692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1034:1034:1034) (1035:1035:1035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1035:1035:1035) (1036:1036:1036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1035:1035:1035) (1036:1036:1036))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1035:1035:1035) (1036:1036:1036))
        (IOPATH (posedge clk) pulse (0:0:0) (2720:2720:2720))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (665:665:665) (619:619:619))
        (PORT datab (3533:3533:3533) (3386:3386:3386))
        (PORT datad (944:944:944) (864:864:864))
        (IOPATH dataa combout (371:371:371) (344:344:344))
        (IOPATH datab combout (375:375:375) (387:387:387))
        (IOPATH datac combout (352:352:352) (367:367:367))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|ram1_inst\|altsyncram_component\|auto_generated\|mux2\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (998:998:998) (908:908:908))
        (PORT datab (974:974:974) (904:904:904))
        (PORT datad (187:187:187) (199:199:199))
        (IOPATH dataa combout (321:321:321) (310:310:310))
        (IOPATH datab combout (356:356:356) (332:332:332))
        (IOPATH datac combout (352:352:352) (367:367:367))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[16\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (680:680:680))
        (PORT datab (4106:4106:4106) (3824:3824:3824))
        (PORT datac (666:666:666) (606:606:606))
        (PORT datad (236:236:236) (267:267:267))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[16\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1219:1219:1219) (1104:1104:1104))
        (PORT datab (1275:1275:1275) (1172:1172:1172))
        (PORT datad (561:561:561) (500:500:500))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|always3\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1095:1095:1095) (1061:1061:1061))
        (PORT datac (1227:1227:1227) (1152:1152:1152))
        (IOPATH datab combout (370:370:370) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[16\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (259:259:259))
        (PORT datab (1488:1488:1488) (1453:1453:1453))
        (PORT datac (184:184:184) (202:202:202))
        (PORT datad (1733:1733:1733) (1543:1543:1543))
        (IOPATH dataa combout (321:321:321) (310:310:310))
        (IOPATH datab combout (329:329:329) (328:328:328))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[16\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (603:603:603) (547:547:547))
        (PORT datad (1814:1814:1814) (1699:1699:1699))
        (IOPATH dataa combout (321:321:321) (310:310:310))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[17\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (708:708:708) (666:666:666))
        (PORT datab (659:659:659) (610:610:610))
        (PORT datac (4325:4325:4325) (4211:4211:4211))
        (PORT datad (241:241:241) (272:272:272))
        (IOPATH dataa combout (357:357:357) (316:316:316))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[17\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1321:1321:1321) (1201:1201:1201))
        (PORT datac (365:365:365) (342:342:342))
        (PORT datad (1304:1304:1304) (1227:1227:1227))
        (IOPATH datab combout (319:319:319) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[17\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1508:1508:1508) (1380:1380:1380))
        (PORT datab (398:398:398) (374:374:374))
        (PORT datac (186:186:186) (205:205:205))
        (PORT datad (1415:1415:1415) (1390:1390:1390))
        (IOPATH dataa combout (343:343:343) (378:378:378))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[17\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (615:615:615) (566:566:566))
        (PORT datad (1837:1837:1837) (1718:1718:1718))
        (IOPATH dataa combout (321:321:321) (310:310:310))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[18\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (673:673:673))
        (PORT datab (4040:4040:4040) (3835:3835:3835))
        (PORT datad (238:238:238) (270:270:270))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[18\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1187:1187:1187) (1065:1065:1065))
        (PORT datac (1522:1522:1522) (1380:1380:1380))
        (PORT datad (587:587:587) (527:527:527))
        (IOPATH datab combout (356:356:356) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[18\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (259:259:259))
        (PORT datab (1485:1485:1485) (1321:1321:1321))
        (PORT datac (1425:1425:1425) (1410:1410:1410))
        (PORT datad (185:185:185) (197:197:197))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[18\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (392:392:392) (361:361:361))
        (PORT datad (1838:1838:1838) (1719:1719:1719))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[19\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (721:721:721) (681:681:681))
        (PORT datab (668:668:668) (620:620:620))
        (PORT datac (4306:4306:4306) (3986:3986:3986))
        (PORT datad (236:236:236) (266:266:266))
        (IOPATH dataa combout (357:357:357) (316:316:316))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[19\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1343:1343:1343) (1271:1271:1271))
        (PORT datac (1441:1441:1441) (1303:1303:1303))
        (PORT datad (570:570:570) (510:510:510))
        (IOPATH dataa combout (357:357:357) (341:341:341))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[19\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (253:253:253))
        (PORT datab (1482:1482:1482) (1317:1317:1317))
        (PORT datac (1438:1438:1438) (1404:1404:1404))
        (PORT datad (189:189:189) (202:202:202))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[19\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (192:192:192) (215:215:215))
        (PORT datad (1814:1814:1814) (1699:1699:1699))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[20\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (675:675:675))
        (PORT datab (665:665:665) (617:617:617))
        (PORT datac (4234:4234:4234) (3971:3971:3971))
        (PORT datad (237:237:237) (269:269:269))
        (IOPATH dataa combout (357:357:357) (316:316:316))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[20\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (1210:1210:1210) (1091:1091:1091))
        (PORT datac (1520:1520:1520) (1378:1378:1378))
        (PORT datad (599:599:599) (538:538:538))
        (IOPATH datab combout (356:356:356) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[20\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1494:1494:1494) (1346:1346:1346))
        (PORT datab (227:227:227) (246:246:246))
        (PORT datac (1427:1427:1427) (1413:1413:1413))
        (PORT datad (187:187:187) (199:199:199))
        (IOPATH dataa combout (352:352:352) (378:378:378))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[20\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (225:225:225) (244:244:244))
        (PORT datac (1898:1898:1898) (1783:1783:1783))
        (IOPATH datab combout (356:356:356) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[21\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (717:717:717) (676:676:676))
        (PORT datab (4198:4198:4198) (4076:4076:4076))
        (PORT datad (237:237:237) (268:268:268))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[21\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (1177:1177:1177) (1048:1048:1048))
        (PORT datac (206:206:206) (226:226:226))
        (PORT datad (1211:1211:1211) (1108:1108:1108))
        (IOPATH datab combout (322:322:322) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[21\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1508:1508:1508) (1381:1381:1381))
        (PORT datab (404:404:404) (379:379:379))
        (PORT datac (340:340:340) (318:318:318))
        (PORT datad (1416:1416:1416) (1391:1391:1391))
        (IOPATH dataa combout (343:343:343) (378:378:378))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[21\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datac (1182:1182:1182) (1060:1060:1060))
        (PORT datad (250:250:250) (303:303:303))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[22\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (715:715:715) (674:674:674))
        (PORT datab (664:664:664) (616:616:616))
        (PORT datac (4385:4385:4385) (4045:4045:4045))
        (PORT datad (238:238:238) (269:269:269))
        (IOPATH dataa combout (357:357:357) (316:316:316))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[22\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1314:1314:1314) (1199:1199:1199))
        (PORT datab (1131:1131:1131) (1004:1004:1004))
        (PORT datad (604:604:604) (529:529:529))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[22\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (259:259:259))
        (PORT datab (1457:1457:1457) (1292:1292:1292))
        (PORT datac (1424:1424:1424) (1410:1410:1410))
        (PORT datad (186:186:186) (198:198:198))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[22\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (391:391:391) (369:369:369))
        (PORT datad (1814:1814:1814) (1699:1699:1699))
        (IOPATH datab combout (322:322:322) (320:320:320))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[23\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (711:711:711) (669:669:669))
        (PORT datab (661:661:661) (613:613:613))
        (PORT datac (4279:4279:4279) (3921:3921:3921))
        (PORT datad (240:240:240) (271:271:271))
        (IOPATH dataa combout (357:357:357) (316:316:316))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[23\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1314:1314:1314) (1200:1200:1200))
        (PORT datab (1135:1135:1135) (1010:1010:1010))
        (PORT datad (593:593:593) (526:526:526))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[23\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1469:1469:1469) (1322:1322:1322))
        (PORT datab (235:235:235) (252:252:252))
        (PORT datac (1427:1427:1427) (1413:1413:1413))
        (PORT datad (187:187:187) (199:199:199))
        (IOPATH dataa combout (352:352:352) (378:378:378))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[23\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (357:357:357) (336:336:336))
        (PORT datad (1813:1813:1813) (1698:1698:1698))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[8\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (1266:1266:1266) (1172:1172:1172))
        (PORT datac (1255:1255:1255) (1163:1163:1163))
        (PORT datad (572:572:572) (512:512:512))
        (IOPATH datab combout (356:356:356) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[8\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1475:1475:1475) (1337:1337:1337))
        (PORT datab (389:389:389) (369:369:369))
        (PORT datac (1409:1409:1409) (1392:1392:1392))
        (PORT datad (189:189:189) (201:201:201))
        (IOPATH dataa combout (352:352:352) (378:378:378))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[8\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (1939:1939:1939) (1813:1813:1813))
        (PORT datac (378:378:378) (350:350:350))
        (IOPATH datab combout (356:356:356) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[9\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1422:1422:1422) (1284:1284:1284))
        (PORT datab (1320:1320:1320) (1200:1200:1200))
        (PORT datac (365:365:365) (342:342:342))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (259:259:259) (243:243:243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[9\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1511:1511:1511) (1384:1384:1384))
        (PORT datab (234:234:234) (251:251:251))
        (PORT datac (1447:1447:1447) (1423:1423:1423))
        (PORT datad (189:189:189) (202:202:202))
        (IOPATH dataa combout (352:352:352) (378:378:378))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[9\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (842:842:842) (754:754:754))
        (PORT datad (1305:1305:1305) (1240:1240:1240))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[10\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (1501:1501:1501) (1375:1375:1375))
        (PORT datac (1516:1516:1516) (1374:1374:1374))
        (PORT datad (592:592:592) (532:532:532))
        (IOPATH datab combout (356:356:356) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[10\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (230:230:230) (255:255:255))
        (PORT datab (1484:1484:1484) (1320:1320:1320))
        (PORT datac (1425:1425:1425) (1410:1410:1410))
        (PORT datad (188:188:188) (201:201:201))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[10\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (250:250:250))
        (PORT datac (1897:1897:1897) (1783:1783:1783))
        (IOPATH dataa combout (357:357:357) (341:341:341))
        (IOPATH datac combout (259:259:259) (243:243:243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[11\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1352:1352:1352) (1281:1281:1281))
        (PORT datac (1441:1441:1441) (1304:1304:1304))
        (PORT datad (569:569:569) (508:508:508))
        (IOPATH dataa combout (357:357:357) (341:341:341))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[11\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (254:254:254))
        (PORT datab (1480:1480:1480) (1315:1315:1315))
        (PORT datac (1436:1436:1436) (1402:1402:1402))
        (PORT datad (186:186:186) (198:198:198))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[11\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (227:227:227) (250:250:250))
        (PORT datad (1813:1813:1813) (1697:1697:1697))
        (IOPATH dataa combout (321:321:321) (310:310:310))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[12\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1373:1373:1373) (1327:1327:1327))
        (PORT datac (1518:1518:1518) (1376:1376:1376))
        (PORT datad (600:600:600) (539:539:539))
        (IOPATH dataa combout (357:357:357) (341:341:341))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[12\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1494:1494:1494) (1346:1346:1346))
        (PORT datab (235:235:235) (252:252:252))
        (PORT datac (1428:1428:1428) (1414:1414:1414))
        (PORT datad (186:186:186) (198:198:198))
        (IOPATH dataa combout (352:352:352) (378:378:378))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[12\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datac (613:613:613) (549:549:549))
        (PORT datad (1837:1837:1837) (1718:1718:1718))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[13\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (1279:1279:1279) (1176:1176:1176))
        (PORT datac (1503:1503:1503) (1351:1351:1351))
        (PORT datad (360:360:360) (335:335:335))
        (IOPATH datab combout (356:356:356) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[13\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1506:1506:1506) (1378:1378:1378))
        (PORT datab (236:236:236) (252:252:252))
        (PORT datac (185:185:185) (203:203:203))
        (PORT datad (1417:1417:1417) (1392:1392:1392))
        (IOPATH dataa combout (343:343:343) (378:378:378))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[13\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (392:392:392) (370:370:370))
        (PORT datad (1300:1300:1300) (1234:1234:1234))
        (IOPATH datab combout (322:322:322) (320:320:320))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[14\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1487:1487:1487) (1330:1330:1330))
        (PORT datac (1382:1382:1382) (1235:1235:1235))
        (PORT datad (605:605:605) (530:530:530))
        (IOPATH dataa combout (357:357:357) (341:341:341))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[14\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (259:259:259))
        (PORT datab (1455:1455:1455) (1291:1291:1291))
        (PORT datac (1427:1427:1427) (1412:1412:1412))
        (PORT datad (187:187:187) (200:200:200))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[14\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (440:440:440) (399:399:399))
        (PORT datad (1813:1813:1813) (1697:1697:1697))
        (IOPATH dataa combout (321:321:321) (310:310:310))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[15\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1309:1309:1309) (1194:1194:1194))
        (PORT datac (1551:1551:1551) (1446:1446:1446))
        (PORT datad (592:592:592) (525:525:525))
        (IOPATH dataa combout (357:357:357) (341:341:341))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[15\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1471:1471:1471) (1325:1325:1325))
        (PORT datab (228:228:228) (247:247:247))
        (PORT datac (1424:1424:1424) (1410:1410:1410))
        (PORT datad (188:188:188) (201:201:201))
        (IOPATH dataa combout (352:352:352) (378:378:378))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[15\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (224:224:224) (243:243:243))
        (PORT datad (1838:1838:1838) (1719:1719:1719))
        (IOPATH datab combout (322:322:322) (320:320:320))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[0\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (1270:1270:1270) (1176:1176:1176))
        (PORT datac (1527:1527:1527) (1386:1386:1386))
        (PORT datad (568:568:568) (507:507:507))
        (IOPATH datab combout (356:356:356) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[0\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1478:1478:1478) (1340:1340:1340))
        (PORT datab (227:227:227) (246:246:246))
        (PORT datac (1411:1411:1411) (1394:1394:1394))
        (PORT datad (187:187:187) (199:199:199))
        (IOPATH dataa combout (352:352:352) (378:378:378))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datac (193:193:193) (215:215:215))
        (PORT datad (1300:1300:1300) (1235:1235:1235))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[1\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (1318:1318:1318) (1197:1197:1197))
        (PORT datac (363:363:363) (340:340:340))
        (PORT datad (2273:2273:2273) (2158:2158:2158))
        (IOPATH datab combout (319:319:319) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[1\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1504:1504:1504) (1376:1376:1376))
        (PORT datab (236:236:236) (253:253:253))
        (PORT datac (1448:1448:1448) (1425:1425:1425))
        (PORT datad (186:186:186) (198:198:198))
        (IOPATH dataa combout (352:352:352) (378:378:378))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[1\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datac (850:850:850) (764:764:764))
        (PORT datad (1540:1540:1540) (1432:1432:1432))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[2\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (1277:1277:1277) (1174:1174:1174))
        (PORT datac (370:370:370) (346:346:346))
        (PORT datad (1596:1596:1596) (1474:1474:1474))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[2\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (238:238:238) (259:259:259))
        (PORT datab (1489:1489:1489) (1455:1455:1455))
        (PORT datac (186:186:186) (204:204:204))
        (PORT datad (1729:1729:1729) (1539:1539:1539))
        (IOPATH dataa combout (321:321:321) (310:310:310))
        (IOPATH datab combout (329:329:329) (328:328:328))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[2\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (1938:1938:1938) (1812:1812:1812))
        (PORT datad (592:592:592) (524:524:524))
        (IOPATH datab combout (322:322:322) (320:320:320))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[3\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (1270:1270:1270) (1176:1176:1176))
        (PORT datac (1786:1786:1786) (1661:1661:1661))
        (PORT datad (601:601:601) (531:531:531))
        (IOPATH datab combout (356:356:356) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[3\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1477:1477:1477) (1340:1340:1340))
        (PORT datab (236:236:236) (252:252:252))
        (PORT datac (1410:1410:1410) (1393:1393:1393))
        (PORT datad (186:186:186) (198:198:198))
        (IOPATH dataa combout (352:352:352) (378:378:378))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datac (1897:1897:1897) (1782:1782:1782))
        (PORT datad (368:368:368) (334:334:334))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[4\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1697:1697:1697) (1513:1513:1513))
        (PORT datac (1521:1521:1521) (1378:1378:1378))
        (PORT datad (598:598:598) (537:537:537))
        (IOPATH dataa combout (357:357:357) (341:341:341))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[4\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (255:255:255))
        (PORT datab (1482:1482:1482) (1318:1318:1318))
        (PORT datac (1427:1427:1427) (1413:1413:1413))
        (PORT datad (187:187:187) (199:199:199))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[4\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (226:226:226) (250:250:250))
        (PORT datac (1896:1896:1896) (1781:1781:1781))
        (IOPATH dataa combout (357:357:357) (341:341:341))
        (IOPATH datac combout (259:259:259) (243:243:243))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[21\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (670:670:670))
        (PORT datab (662:662:662) (613:613:613))
        (PORT datac (4512:4512:4512) (4356:4356:4356))
        (PORT datad (239:239:239) (271:271:271))
        (IOPATH dataa combout (357:357:357) (316:316:316))
        (IOPATH datab combout (362:362:362) (383:383:383))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[5\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (1262:1262:1262) (1154:1154:1154))
        (PORT datac (185:185:185) (202:202:202))
        (PORT datad (1855:1855:1855) (1632:1632:1632))
        (IOPATH datab combout (319:319:319) (320:320:320))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[5\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (237:237:237) (259:259:259))
        (PORT datab (1500:1500:1500) (1341:1341:1341))
        (PORT datac (187:187:187) (205:205:205))
        (PORT datad (1397:1397:1397) (1368:1368:1368))
        (IOPATH dataa combout (345:345:345) (363:363:363))
        (IOPATH datab combout (344:344:344) (382:382:382))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[5\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (643:643:643) (567:567:567))
        (PORT datad (1814:1814:1814) (1699:1699:1699))
        (IOPATH datab combout (322:322:322) (320:320:320))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[6\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (1275:1275:1275) (1173:1173:1173))
        (PORT datac (1614:1614:1614) (1506:1506:1506))
        (PORT datad (347:347:347) (324:324:324))
        (IOPATH datab combout (356:356:356) (332:332:332))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[6\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1506:1506:1506) (1378:1378:1378))
        (PORT datab (236:236:236) (252:252:252))
        (PORT datac (185:185:185) (203:203:203))
        (PORT datad (1417:1417:1417) (1392:1392:1392))
        (IOPATH dataa combout (343:343:343) (378:378:378))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[6\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datac (608:608:608) (540:540:540))
        (PORT datad (1836:1836:1836) (1717:1717:1717))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[7\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1312:1312:1312) (1197:1197:1197))
        (PORT datac (1622:1622:1622) (1552:1552:1552))
        (PORT datad (592:592:592) (526:526:526))
        (IOPATH dataa combout (357:357:357) (341:341:341))
        (IOPATH datac combout (259:259:259) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_pic\|color_data_out\[7\])
    (DELAY
      (ABSOLUTE
        (PORT dataa (1470:1470:1470) (1323:1323:1323))
        (PORT datab (228:228:228) (245:245:245))
        (PORT datac (1425:1425:1425) (1411:1411:1411))
        (PORT datad (186:186:186) (198:198:198))
        (IOPATH dataa combout (352:352:352) (378:378:378))
        (IOPATH datab combout (351:351:351) (362:362:362))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE vga_ctrl\|rgb\[7\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datac (192:192:192) (213:213:213))
        (PORT datad (1837:1837:1837) (1718:1718:1718))
        (IOPATH datac combout (257:257:257) (243:243:243))
        (IOPATH datad combout (142:142:142) (122:122:122))
      )
    )
  )
)
