// Seed: 446347890
module module_0 (
    output supply0 id_0,
    output supply0 id_1
    , id_6,
    input wand id_2,
    output uwire id_3,
    input supply0 id_4
);
  always #1 begin
    disable id_7;
  end
  wire id_8;
  always #0 id_8 = id_8;
endmodule
module module_1 (
    input wire id_0,
    output uwire id_1,
    input wand id_2,
    input supply1 id_3,
    output logic id_4,
    inout wand id_5,
    input logic id_6,
    output tri1 id_7
);
  always @(1 or posedge id_5) #1;
  always @(posedge 1) id_4 <= id_6;
  module_0(
      id_7, id_5, id_5, id_1, id_3
  );
endmodule
