
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.124945                       # Number of seconds simulated
sim_ticks                                124944611500                       # Number of ticks simulated
final_tick                               16569346524500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  68086                       # Simulator instruction rate (inst/s)
host_op_rate                                    89520                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               85069993                       # Simulator tick rate (ticks/s)
host_mem_usage                                2862036                       # Number of bytes of host memory used
host_seconds                                  1468.73                       # Real time elapsed on the host
sim_insts                                   100000003                       # Number of instructions simulated
sim_ops                                     131480907                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst               896                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data         172244672                       # Number of bytes read from this memory
system.physmem.bytes_read::total            172245568                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst          896                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total             896                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     82519744                       # Number of bytes written to this memory
system.physmem.bytes_written::total          82519744                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                 14                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data            2691323                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               2691337                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks         1289371                       # Number of write requests responded to by this memory
system.physmem.num_writes::total              1289371                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst                 7171                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data           1378568231                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total              1378575402                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst            7171                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total               7171                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         660450603                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              660450603                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         660450603                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst                7171                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data          1378568231                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             2039026005                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                        2691915                       # number of replacements
system.l2.tagsinuse                       4090.531562                       # Cycle average of tags in use
system.l2.total_refs                          1697126                       # Total number of references to valid blocks.
system.l2.sampled_refs                        2696010                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.629495                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   16444916798000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            12.158433                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst               0.027725                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            4078.345404                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.002968                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.000007                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.995690                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.998665                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.data               222174                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  222174                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks          1479718                       # number of Writeback hits
system.l2.Writeback_hits::total               1479718                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data               4048                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4048                       # number of ReadExReq hits
system.l2.demand_hits::cpu.data                226222                       # number of demand (read+write) hits
system.l2.demand_hits::total                   226222                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data               226222                       # number of overall hits
system.l2.overall_hits::total                  226222                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                 14                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data            2691232                       # number of ReadReq misses
system.l2.ReadReq_misses::total               2691246                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data               92                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  92                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                  14                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             2691324                       # number of demand (read+write) misses
system.l2.demand_misses::total                2691338                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                 14                       # number of overall misses
system.l2.overall_misses::cpu.data            2691324                       # number of overall misses
system.l2.overall_misses::total               2691338                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst       785500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data 151245077000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total    151245862500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data      5151000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       5151000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst        785500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  151250228000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     151251013500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst       785500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 151250228000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    151251013500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst               14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          2913406                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2913420                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks      1479718                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total           1479718                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           4140                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4140                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst                14                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2917546                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2917560                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst               14                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2917546                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2917560                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst               1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.923741                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.923741                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.022222                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.022222                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.922462                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.922462                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.922462                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.922462                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 56107.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 56199.196873                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 56199.196395                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 55989.130435                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 55989.130435                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 56107.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 56199.189693                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 56199.189214                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 56107.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 56199.189693                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 56199.189214                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1289371                       # number of writebacks
system.l2.writebacks::total                   1289371                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst            14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data       2691232                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          2691246                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           92                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             92                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst             14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        2691324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2691338                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst            14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       2691324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2691338                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst       616000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data 118430944500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total 118431560500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      4032000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      4032000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst       616000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 118434976500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 118435592500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst       616000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 118434976500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 118435592500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.923741                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.923741                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.022222                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.022222                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.922462                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.922462                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.922462                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.922462                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst        44000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 44006.218899                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 44006.218867                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 43826.086957                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 43826.086957                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst        44000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 44006.212741                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 44006.212709                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst        44000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 44006.212741                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 44006.212709                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                10149823                       # Number of BP lookups
system.cpu.branchPred.condPredicted          10149823                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            201624                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3538327                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3511142                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.231699                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        249889223                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           11142119                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      112756378                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    10149823                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3511142                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      43608068                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 4523588                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               95554275                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  11064768                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 69555                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          154626035                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.969514                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.664677                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                111033967     71.81%     71.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  7708366      4.99%     76.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   651883      0.42%     77.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    27332      0.02%     77.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 35204487     22.77%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            154626035                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.040617                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.451225                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 15873754                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              90994993                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  38271418                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               5164282                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                4321573                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              149483325                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                4321573                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 20064244                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                77921177                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  38576547                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              13742479                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              148992641                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    32                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                8506212                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               3661334                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           179463867                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             453138439                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        453138439                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps             158232972                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 21230799                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  28818752                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             27699787                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            26729477                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               158                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               15                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  148579324                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 137942948                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            338427                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        17097451                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     39295826                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     154626035                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.892107                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.272764                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            91063973     58.89%     58.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            22521132     14.56%     73.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            17780032     11.50%     84.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            13181840      8.52%     93.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10079058      6.52%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       154626035                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 5385312    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                37      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              87608698     63.51%     63.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     63.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     63.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     63.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     63.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     63.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     63.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     63.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     63.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     63.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     63.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     63.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     63.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     63.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     63.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     63.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     63.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     63.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     63.51% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             25360055     18.38%     81.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            24974158     18.10%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              137942948                       # Type of FU issued
system.cpu.iq.rate                           0.552016                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     5385312                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.039040                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          436235670                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         165676814                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    137448161                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              143328223                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads              459                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      3601989                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           40                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      2374170                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           484                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                4321573                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                65732944                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               1747599                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           148579324                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                16                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              27699787                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             26729477                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                1192657                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1882                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             40                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          50920                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       169353                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               220273                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             137781522                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              25296728                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            161426                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     50223385                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  8832766                       # Number of branches executed
system.cpu.iew.exec_stores                   24926657                       # Number of stores executed
system.cpu.iew.exec_rate                     0.551370                       # Inst execution rate
system.cpu.iew.wb_sent                      137544155                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     137448161                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 100886159                       # num instructions producing a value
system.cpu.iew.wb_consumers                 218566075                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.550036                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.461582                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        17098466                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts            201624                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    150304462                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.874764                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.358867                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     92811377     61.75%     61.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     24685959     16.42%     78.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      6994869      4.65%     82.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     10443818      6.95%     89.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     15368439     10.22%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    150304462                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000003                       # Number of instructions committed
system.cpu.commit.committedOps              131480907                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       48453084                       # Number of memory references committed
system.cpu.commit.loads                      24097787                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    8581311                       # Number of branches committed
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 131480906                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              15368439                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    283515396                       # The number of ROB reads
system.cpu.rob.rob_writes                   301480413                       # The number of ROB writes
system.cpu.timesIdled                         1899245                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        95263188                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000003                       # Number of Instructions Simulated
system.cpu.committedOps                     131480907                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000003                       # Number of Instructions Simulated
system.cpu.cpi                               2.498892                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.498892                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.400177                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.400177                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                344545091                       # number of integer regfile reads
system.cpu.int_regfile_writes               164618060                       # number of integer regfile writes
system.cpu.misc_regfile_reads                68942132                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                 13.999943                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11064749                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                     14                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               790339.214286                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst      13.999943                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.027344                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.027344                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     11064749                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11064749                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      11064749                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11064749                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     11064749                       # number of overall hits
system.cpu.icache.overall_hits::total        11064749                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst           19                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            19                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst           19                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             19                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst           19                       # number of overall misses
system.cpu.icache.overall_misses::total            19                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      1027500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1027500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      1027500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1027500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      1027500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1027500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     11064768                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11064768                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     11064768                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11064768                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     11064768                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11064768                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000002                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000002                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54078.947368                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 54078.947368                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 54078.947368                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 54078.947368                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 54078.947368                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 54078.947368                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst            5                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst            5                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst            5                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst           14                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst           14                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst           14                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst       799500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       799500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst       799500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       799500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst       799500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       799500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 57107.142857                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57107.142857                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 57107.142857                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57107.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 57107.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57107.142857                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                2917033                       # number of replacements
system.cpu.dcache.tagsinuse                511.913036                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 45519350                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                2917545                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  15.601936                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           16444508039000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.913036                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999830                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999830                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     21168201                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21168201                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     24351149                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       24351149                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      45519350                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         45519350                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     45519350                       # number of overall hits
system.cpu.dcache.overall_hits::total        45519350                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      4067390                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       4067390                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         4140                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4140                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      4071530                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4071530                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      4071530                       # number of overall misses
system.cpu.dcache.overall_misses::total       4071530                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 217682170000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 217682170000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     58584500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     58584500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 217740754500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 217740754500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 217740754500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 217740754500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     25235591                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     25235591                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     24355289                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     24355289                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     49590880                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     49590880                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     49590880                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     49590880                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.161177                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.161177                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000170                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000170                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.082102                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.082102                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.082102                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.082102                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 53518.883117                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 53518.883117                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 14150.845411                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14150.845411                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 53478.853036                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53478.853036                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 53478.853036                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53478.853036                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       744895                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             81263                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     9.166472                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      1479718                       # number of writebacks
system.cpu.dcache.writebacks::total           1479718                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      1153982                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1153982                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      1153983                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1153983                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      1153983                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1153983                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2913408                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2913408                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         4139                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4139                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2917547                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2917547                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2917547                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2917547                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 156595403000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 156595403000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     50293000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     50293000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 156645696000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 156645696000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 156645696000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 156645696000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.115448                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.115448                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000170                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000170                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.058832                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.058832                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.058832                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.058832                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 53749.904922                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53749.904922                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 12151.002658                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12151.002658                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53690.890327                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53690.890327                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53690.890327                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53690.890327                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
