module sine_wave_csr(
							//clock, RstN
							input         Clk,
							input         ResetN,
							//avalon interface
							input         ChipSelect,
							input         Write,
							input         Read,
							input         [1:0] Address,
							input [31:0] WriteData,
							output run,
							output fcw
							);

								
endmodule
