`timescale 1ns / 1ps

module ALU
    #(parameter WIDTH = 32) 	//æ•°æ®å®½åº¦
    (output reg [WIDTH-1:0] y, 		//è¿ç®—ç»“æœ
     output reg zf, 				//é›¶æ ‡å¿?
     output reg cf, 				//è¿›ä½/å€Ÿä½æ ‡å¿—
     output reg of, 				//æº¢å‡ºæ ‡å¿—
     input [WIDTH-1:0] a, b,	//ä¸¤æ“ä½œæ•°
     input [2:0] m				//æ“ä½œç±»å‹
    );
    parameter ADD = 3'h0;
    parameter SUB = 3'h1;
    parameter AND = 3'h2;
    parameter OR = 3'h3;
    parameter XOR = 3'h4;
    always @(*) begin
        {cf, zf, of} = 3'b0;
        y = 0;
        case (m)
            ADD: begin
                {cf, y} = a + b;
                of = (a[WIDTH-1] ^~ b[WIDTH-1]) ? (a[WIDTH-1] ^ y[WIDTH-1]) : 0; 
            end
            SUB: begin
                {cf, y} = a - b;
                of = (a[WIDTH-1] ^ b[WIDTH-1]) ? (a[WIDTH-1] ^ y[WIDTH-1]) : 0; 
            end
            AND: y = a & b;
            OR: y = a | b;
            XOR: y = a ^ b;
            default:;
        endcase
        zf = ~|y;
    end
endmodule
