{:input (genetic.crossover/dumb-crossover 1162741512 (genetic.mutation/change-constant-value 1006620847 (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))) (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_15, \\wire23_:missing , wire24_33, wire25_43, wire26_33);\n  wire \\:missing_edge ;\n  output wire0_15;\n  wire wire0_15;\n  wire \\wire11_:missing_41 ;\n  wire \\wire12_:missing ;\n  wire wire14;\n  wire wire16_33;\n  wire wire17;\n  wire wire18;\n  wire wire19;\n  wire wire1_14_17_19;\n  wire wire22;\n  input \\wire23_:missing ;\n  wire \\wire23_:missing ;\n  output wire24_33;\n  wire wire24_33;\n  output wire25_43;\n  wire wire25_43;\n  output wire26_33;\n  wire wire26_33;\n  wire wire27;\n  wire wire28_35;\n  wire \\wire29_:missing ;\n  wire \\wire2_:missing_18_20_21 ;\n  wire \\wire30_33_:missing ;\n  wire wire30_40;\n  wire wire31_33;\n  wire \\wire31_:missing ;\n  wire wire32_33;\n  wire wire32_43;\n  wire wire33_10;\n  wire wire33_11;\n  wire wire33_15;\n  wire wire33_34;\n  wire wire33_35;\n  wire wire33_38_48;\n  wire wire33_39;\n  wire \\wire33_41_44_:missing ;\n  wire wire33_42;\n  wire wire33_47;\n  wire \\wire33_:missing_45_46 ;\n  wire \\wire33_:missing_8 ;\n  wire \\wire33_:missing_8_9 ;\n  wire \\wire33_:missing_9 ;\n  wire \\wire36_:missing ;\n  wire \\wire36_:missing_37_39 ;\n  wire \\wire36_:missing_37_44 ;\n  wire wire37_38;\n  wire wire40;\n  wire wire45;\n  wire wire46;\n  wire wire4_8;\n  wire \\wire4_:missing ;\n  wire \\wire5_10_:missing ;\n  wire wire6_33;\n  wire \\wire6_:missing ;\n  wire wire7_22;\n  wire \\wire7_33_:missing ;\n  wire \\wire:missing_11 ;\n  wire \\wire:missing_12_13 ;\n  wire \\wire:missing_12_44 ;\n  wire \\wire:missing_16 ;\n  wire \\wire:missing_38_42 ;\n  wire \\wire:missing_48 ;\n  wire \\wire:missing_9 ;\n  wire \\wire:missing_edge ;\n  assign \\wire4_:missing  = 2'h1 >> wire4_8;\n  assign \\wire:missing_edge  = 2'hx >> \\wire2_:missing_18_20_21 ;\n  assign \\wire:missing_edge  = 2'hx >> \\wire2_:missing_18_20_21 ;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire5_10_:missing ;\n  assign wire28_35 = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire29_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign wire30_40 = 2'h1 >> \\wire30_33_:missing ;\n  assign \\wire31_:missing  = 2'h1 >> wire31_33;\n  assign wire32_43 = 2'h1 >> wire32_33;\n  assign \\wire33_:missing_8_9  = 2'h1 >> wire33_38_48;\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire:missing_edge , wire33_34 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire33_35, wire28_35 };\n  assign \\wire36_:missing  = 4'h2 >> { \\wire36_:missing_37_39 , \\wire36_:missing_37_44  };\n  assign wire37_38 = 4'h8 >> { \\wire36_:missing_37_39 , \\wire36_:missing_37_44  };\n  assign \\wire6_:missing  = 2'h1 >> wire6_33;\n  assign wire33_38_48 = 4'h8 >> { \\wire:missing_38_42 , wire37_38 };\n  assign wire46 = 2'hx >> \\wire33_:missing_45_46 ;\n  assign wire7_22 = 2'h1 >> \\wire7_33_:missing ;\n  assign wire4_8 = 4'h8 >> { \\wire33_:missing_8 , \\wire33_:missing_8_9  };\n  assign \\wire:missing_9  = 4'h8 >> { \\wire33_:missing_9 , \\wire33_:missing_8_9  };\n  assign \\wire5_10_:missing  = 4'h8 >> { wire33_10, wire33_10 };\n  assign \\wire:missing_11  = 4'h6 >> { wire33_11, \\wire11_:missing_41  };\n  assign \\wire12_:missing  = 4'h8 >> { \\wire:missing_12_13 , \\wire:missing_12_44  };\n  assign wire1_14_17_19 = 1'h0;\n  assign \\wire2_:missing_18_20_21  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\n  assign wire27 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_48  = wire33_38_48;\n  assign \\wire:missing_edge  = wire33_47;\n  assign wire45 = \\wire33_:missing_45_46 ;\n  assign \\wire:missing_12_44  = \\wire33_41_44_:missing ;\n  assign wire25_43 = wire32_43;\n  assign \\wire:missing_38_42  = wire33_42;\n  assign \\wire11_:missing_41  = \\wire33_41_44_:missing ;\n  assign wire40 = wire30_40;\n  assign \\wire36_:missing_37_39  = wire33_39;\n  assign wire22 = wire7_22;\n  assign wire19 = wire1_14_17_19;\n  assign wire18 = \\wire2_:missing_18_20_21 ;\n  assign wire17 = wire1_14_17_19;\n  assign \\wire:missing_16  = wire16_33;\n  assign wire0_15 = wire33_15;\n  assign wire14 = wire1_14_17_19;\n  assign \\wire:missing_12_13  = \\wire:missing_edge ;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/540FC617.v:3.1-115.10\" *)\nmodule postsynth(wire0_15, \\wire23_:missing , wire24_33, wire25_43, wire26_33);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/540FC617.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/540FC617.v:5.10-5.18\" *)\n  output wire0_15;\n  wire wire0_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/540FC617.v:9.8-9.14\" *)\n  wire wire14;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/540FC617.v:11.8-11.14\" *)\n  wire wire17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/540FC617.v:12.8-12.14\" *)\n  wire wire18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/540FC617.v:13.8-13.14\" *)\n  wire wire19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/540FC617.v:14.8-14.22\" *)\n  wire wire1_14_17_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/540FC617.v:16.9-16.25\" *)\n  input \\wire23_:missing ;\n  wire \\wire23_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/540FC617.v:18.10-18.19\" *)\n  output wire24_33;\n  wire wire24_33;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/540FC617.v:20.10-20.19\" *)\n  output wire25_43;\n  wire wire25_43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/540FC617.v:22.10-22.19\" *)\n  output wire26_33;\n  wire wire26_33;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/540FC617.v:24.8-24.14\" *)\n  wire wire27;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/540FC617.v:25.8-25.17\" *)\n  wire wire28_35;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/540FC617.v:26.8-26.24\" *)\n  wire \\wire29_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/540FC617.v:27.8-27.32\" *)\n  wire \\wire2_:missing_18_20_21 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/540FC617.v:32.8-32.17\" *)\n  wire wire32_33;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/540FC617.v:33.8-33.17\" *)\n  wire wire32_43;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/540FC617.v:36.8-36.17\" *)\n  wire wire33_15;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/540FC617.v:43.8-43.17\" *)\n  wire wire33_47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/540FC617.v:63.8-63.27\" *)\n  wire \\wire:missing_12_13 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/540FC617.v:69.8-69.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire0_15 = 1'hx;\n  assign wire14 = 1'h0;\n  assign wire17 = 1'h0;\n  assign wire18 = 1'h1;\n  assign wire19 = 1'h0;\n  assign wire1_14_17_19 = 1'h0;\n  assign wire24_33 = 1'hx;\n  assign wire25_43 = 1'hx;\n  assign wire26_33 = 1'hx;\n  assign wire27 = 1'h0;\n  assign wire28_35 = 1'h0;\n  assign \\wire29_:missing  = 1'h0;\n  assign \\wire2_:missing_18_20_21  = 1'h1;\n  assign wire32_33 = 1'hx;\n  assign wire32_43 = 1'hx;\n  assign wire33_15 = 1'hx;\n  assign wire33_47 = 1'h1;\n  assign \\wire:missing_12_13  = 1'h1;\n  assign \\wire:missing_edge  = 1'h1;\nendmodule\n", :proof {:exit 2, :out "SBY  3:27:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6luonxt7] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6luonxt7/src/top.v'.\nSBY  3:27:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6luonxt7] Copy '/tmp/fuzzmount2DDF5D8C/540FC617.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6luonxt7/src/540FC617.v'.\nSBY  3:27:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6luonxt7] Copy '/tmp/fuzzmount2DDF5D8C/540FC617.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6luonxt7/src/540FC617.post.v'.\nSBY  3:27:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6luonxt7] engine_0: abc pdr\nSBY  3:27:21 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6luonxt7] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6luonxt7/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:27:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6luonxt7] base: Warning: Wire presynth.\\wire26_33 is used but has no driver.\nSBY  3:27:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6luonxt7] base: Warning: Wire presynth.\\wire24_33 is used but has no driver.\nSBY  3:27:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6luonxt7] base: Warning: Wire presynth.\\wire0_15 is used but has no driver.\nSBY  3:27:23 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6luonxt7] base: Warning: Wire presynth.\\wire32_33 is used but has no driver.\nSBY  3:27:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6luonxt7] base: finished (returncode=0)\nSBY  3:27:24 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6luonxt7] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6luonxt7/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:27:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6luonxt7] aig: Warning: Wire presynth.\\wire26_33 is used but has no driver.\nSBY  3:27:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6luonxt7] aig: Warning: Wire presynth.\\wire24_33 is used but has no driver.\nSBY  3:27:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6luonxt7] aig: Warning: Wire presynth.\\wire0_15 is used but has no driver.\nSBY  3:27:25 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6luonxt7] aig: Warning: Wire presynth.\\wire32_33 is used but has no driver.\nSBY  3:27:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6luonxt7] aig: finished (returncode=0)\nSBY  3:27:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6luonxt7] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6luonxt7; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:27:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6luonxt7] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:27:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6luonxt7] engine_0: Warning: The network has no constraints.\nSBY  3:27:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6luonxt7] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:27:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6luonxt7] engine_0: finished (returncode=0)\nSBY  3:27:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6luonxt7] engine_0: Status returned by engine: FAIL\nSBY  3:27:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6luonxt7] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY  3:27:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6luonxt7] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:27:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6luonxt7] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:27:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6luonxt7] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6luonxt7'.\nSBY  3:27:26 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp6luonxt7] DONE (FAIL, rc=2)\n", :err ""}}}