// Seed: 824266031
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  assign module_1.id_17 = 0;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign #(id_16) id_5 = id_5;
endmodule
macromodule module_1 (
    input uwire id_0,
    input uwire id_1,
    output tri1 id_2,
    input wand id_3,
    output wire id_4,
    output uwire id_5,
    input uwire id_6,
    input wand id_7,
    input tri id_8,
    input wor id_9,
    input tri0 id_10,
    input uwire id_11,
    input uwire id_12,
    input wire id_13,
    input wand id_14
    , id_40,
    input supply1 id_15,
    input supply1 id_16,
    input supply1 id_17,
    output supply1 id_18,
    input supply1 id_19,
    input tri id_20,
    input uwire id_21,
    output tri0 id_22,
    input wire id_23,
    output tri1 id_24,
    output uwire id_25,
    output tri1 id_26,
    input supply0 id_27,
    input wire id_28,
    output wor id_29,
    input tri0 id_30,
    input wand id_31,
    input supply0 id_32,
    input uwire id_33,
    output wire id_34,
    input wire id_35,
    input supply0 id_36,
    output supply1 id_37,
    input tri0 id_38
);
  module_0 modCall_1 (
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40,
      id_40
  );
endmodule
