
ST7735_UYG_3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007558  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000e860  080076f8  080076f8  000176f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08015f58  08015f58  00025f58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08015f60  08015f60  00025f60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08015f64  08015f64  00025f64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000002b4  20000000  08015f68  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000001b4  200002b8  0801621c  000302b8  2**3
                  ALLOC
  8 ._user_heap_stack 00000600  2000046c  0801621c  0003046c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  000302b4  2**0
                  CONTENTS, READONLY
 10 .debug_info   00018425  00000000  00000000  000302e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000031db  00000000  00000000  00048709  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000720b  00000000  00000000  0004b8e4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000a90  00000000  00000000  00052af0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000c78  00000000  00000000  00053580  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00006511  00000000  00000000  000541f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00003cf3  00000000  00000000  0005a709  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0005e3fc  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002d2c  00000000  00000000  0005e478  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200002b8 	.word	0x200002b8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080076e0 	.word	0x080076e0

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200002bc 	.word	0x200002bc
 80001dc:	080076e0 	.word	0x080076e0

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ce:	f1a4 0401 	sub.w	r4, r4, #1
 80003d2:	d1e9      	bne.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f092 0f00 	teq	r2, #0
 800057a:	bf14      	ite	ne
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	4770      	bxeq	lr
 8000582:	b530      	push	{r4, r5, lr}
 8000584:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800058c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000590:	e720      	b.n	80003d4 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_ul2d>:
 8000594:	ea50 0201 	orrs.w	r2, r0, r1
 8000598:	bf08      	it	eq
 800059a:	4770      	bxeq	lr
 800059c:	b530      	push	{r4, r5, lr}
 800059e:	f04f 0500 	mov.w	r5, #0
 80005a2:	e00a      	b.n	80005ba <__aeabi_l2d+0x16>

080005a4 <__aeabi_l2d>:
 80005a4:	ea50 0201 	orrs.w	r2, r0, r1
 80005a8:	bf08      	it	eq
 80005aa:	4770      	bxeq	lr
 80005ac:	b530      	push	{r4, r5, lr}
 80005ae:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005b2:	d502      	bpl.n	80005ba <__aeabi_l2d+0x16>
 80005b4:	4240      	negs	r0, r0
 80005b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005ba:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005be:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005c6:	f43f aedc 	beq.w	8000382 <__adddf3+0xe6>
 80005ca:	f04f 0203 	mov.w	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005e2:	f1c2 0320 	rsb	r3, r2, #32
 80005e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80005f2:	ea40 000e 	orr.w	r0, r0, lr
 80005f6:	fa21 f102 	lsr.w	r1, r1, r2
 80005fa:	4414      	add	r4, r2
 80005fc:	e6c1      	b.n	8000382 <__adddf3+0xe6>
 80005fe:	bf00      	nop

08000600 <__aeabi_dmul>:
 8000600:	b570      	push	{r4, r5, r6, lr}
 8000602:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000606:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800060a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800060e:	bf1d      	ittte	ne
 8000610:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000614:	ea94 0f0c 	teqne	r4, ip
 8000618:	ea95 0f0c 	teqne	r5, ip
 800061c:	f000 f8de 	bleq	80007dc <__aeabi_dmul+0x1dc>
 8000620:	442c      	add	r4, r5
 8000622:	ea81 0603 	eor.w	r6, r1, r3
 8000626:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800062a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800062e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000632:	bf18      	it	ne
 8000634:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000638:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800063c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000640:	d038      	beq.n	80006b4 <__aeabi_dmul+0xb4>
 8000642:	fba0 ce02 	umull	ip, lr, r0, r2
 8000646:	f04f 0500 	mov.w	r5, #0
 800064a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800064e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000652:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000656:	f04f 0600 	mov.w	r6, #0
 800065a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800065e:	f09c 0f00 	teq	ip, #0
 8000662:	bf18      	it	ne
 8000664:	f04e 0e01 	orrne.w	lr, lr, #1
 8000668:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800066c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000670:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000674:	d204      	bcs.n	8000680 <__aeabi_dmul+0x80>
 8000676:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800067a:	416d      	adcs	r5, r5
 800067c:	eb46 0606 	adc.w	r6, r6, r6
 8000680:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000684:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000688:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800068c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000690:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000694:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000698:	bf88      	it	hi
 800069a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800069e:	d81e      	bhi.n	80006de <__aeabi_dmul+0xde>
 80006a0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006a4:	bf08      	it	eq
 80006a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006aa:	f150 0000 	adcs.w	r0, r0, #0
 80006ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b8:	ea46 0101 	orr.w	r1, r6, r1
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c8:	bfc2      	ittt	gt
 80006ca:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006d2:	bd70      	popgt	{r4, r5, r6, pc}
 80006d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d8:	f04f 0e00 	mov.w	lr, #0
 80006dc:	3c01      	subs	r4, #1
 80006de:	f300 80ab 	bgt.w	8000838 <__aeabi_dmul+0x238>
 80006e2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006e6:	bfde      	ittt	le
 80006e8:	2000      	movle	r0, #0
 80006ea:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006ee:	bd70      	pople	{r4, r5, r6, pc}
 80006f0:	f1c4 0400 	rsb	r4, r4, #0
 80006f4:	3c20      	subs	r4, #32
 80006f6:	da35      	bge.n	8000764 <__aeabi_dmul+0x164>
 80006f8:	340c      	adds	r4, #12
 80006fa:	dc1b      	bgt.n	8000734 <__aeabi_dmul+0x134>
 80006fc:	f104 0414 	add.w	r4, r4, #20
 8000700:	f1c4 0520 	rsb	r5, r4, #32
 8000704:	fa00 f305 	lsl.w	r3, r0, r5
 8000708:	fa20 f004 	lsr.w	r0, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea40 0002 	orr.w	r0, r0, r2
 8000714:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000718:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800071c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000720:	fa21 f604 	lsr.w	r6, r1, r4
 8000724:	eb42 0106 	adc.w	r1, r2, r6
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f1c4 040c 	rsb	r4, r4, #12
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f304 	lsl.w	r3, r0, r4
 8000740:	fa20 f005 	lsr.w	r0, r0, r5
 8000744:	fa01 f204 	lsl.w	r2, r1, r4
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000754:	f141 0100 	adc.w	r1, r1, #0
 8000758:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800075c:	bf08      	it	eq
 800075e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f1c4 0520 	rsb	r5, r4, #32
 8000768:	fa00 f205 	lsl.w	r2, r0, r5
 800076c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000770:	fa20 f304 	lsr.w	r3, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea43 0302 	orr.w	r3, r3, r2
 800077c:	fa21 f004 	lsr.w	r0, r1, r4
 8000780:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000784:	fa21 f204 	lsr.w	r2, r1, r4
 8000788:	ea20 0002 	bic.w	r0, r0, r2
 800078c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f094 0f00 	teq	r4, #0
 80007a0:	d10f      	bne.n	80007c2 <__aeabi_dmul+0x1c2>
 80007a2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007a6:	0040      	lsls	r0, r0, #1
 80007a8:	eb41 0101 	adc.w	r1, r1, r1
 80007ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b0:	bf08      	it	eq
 80007b2:	3c01      	subeq	r4, #1
 80007b4:	d0f7      	beq.n	80007a6 <__aeabi_dmul+0x1a6>
 80007b6:	ea41 0106 	orr.w	r1, r1, r6
 80007ba:	f095 0f00 	teq	r5, #0
 80007be:	bf18      	it	ne
 80007c0:	4770      	bxne	lr
 80007c2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007c6:	0052      	lsls	r2, r2, #1
 80007c8:	eb43 0303 	adc.w	r3, r3, r3
 80007cc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d0:	bf08      	it	eq
 80007d2:	3d01      	subeq	r5, #1
 80007d4:	d0f7      	beq.n	80007c6 <__aeabi_dmul+0x1c6>
 80007d6:	ea43 0306 	orr.w	r3, r3, r6
 80007da:	4770      	bx	lr
 80007dc:	ea94 0f0c 	teq	r4, ip
 80007e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007e4:	bf18      	it	ne
 80007e6:	ea95 0f0c 	teqne	r5, ip
 80007ea:	d00c      	beq.n	8000806 <__aeabi_dmul+0x206>
 80007ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f0:	bf18      	it	ne
 80007f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007f6:	d1d1      	bne.n	800079c <__aeabi_dmul+0x19c>
 80007f8:	ea81 0103 	eor.w	r1, r1, r3
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000800:	f04f 0000 	mov.w	r0, #0
 8000804:	bd70      	pop	{r4, r5, r6, pc}
 8000806:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800080a:	bf06      	itte	eq
 800080c:	4610      	moveq	r0, r2
 800080e:	4619      	moveq	r1, r3
 8000810:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000814:	d019      	beq.n	800084a <__aeabi_dmul+0x24a>
 8000816:	ea94 0f0c 	teq	r4, ip
 800081a:	d102      	bne.n	8000822 <__aeabi_dmul+0x222>
 800081c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000820:	d113      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000822:	ea95 0f0c 	teq	r5, ip
 8000826:	d105      	bne.n	8000834 <__aeabi_dmul+0x234>
 8000828:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800082c:	bf1c      	itt	ne
 800082e:	4610      	movne	r0, r2
 8000830:	4619      	movne	r1, r3
 8000832:	d10a      	bne.n	800084a <__aeabi_dmul+0x24a>
 8000834:	ea81 0103 	eor.w	r1, r1, r3
 8000838:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800083c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000840:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000844:	f04f 0000 	mov.w	r0, #0
 8000848:	bd70      	pop	{r4, r5, r6, pc}
 800084a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800084e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000852:	bd70      	pop	{r4, r5, r6, pc}

08000854 <__aeabi_ddiv>:
 8000854:	b570      	push	{r4, r5, r6, lr}
 8000856:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800085a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800085e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000862:	bf1d      	ittte	ne
 8000864:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000868:	ea94 0f0c 	teqne	r4, ip
 800086c:	ea95 0f0c 	teqne	r5, ip
 8000870:	f000 f8a7 	bleq	80009c2 <__aeabi_ddiv+0x16e>
 8000874:	eba4 0405 	sub.w	r4, r4, r5
 8000878:	ea81 0e03 	eor.w	lr, r1, r3
 800087c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000880:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000884:	f000 8088 	beq.w	8000998 <__aeabi_ddiv+0x144>
 8000888:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800088c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000890:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000894:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000898:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800089c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008ac:	429d      	cmp	r5, r3
 80008ae:	bf08      	it	eq
 80008b0:	4296      	cmpeq	r6, r2
 80008b2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008b6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008ba:	d202      	bcs.n	80008c2 <__aeabi_ddiv+0x6e>
 80008bc:	085b      	lsrs	r3, r3, #1
 80008be:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c2:	1ab6      	subs	r6, r6, r2
 80008c4:	eb65 0503 	sbc.w	r5, r5, r3
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008d2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000930:	ea55 0e06 	orrs.w	lr, r5, r6
 8000934:	d018      	beq.n	8000968 <__aeabi_ddiv+0x114>
 8000936:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800093a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800093e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000942:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000946:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800094a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800094e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000952:	d1c0      	bne.n	80008d6 <__aeabi_ddiv+0x82>
 8000954:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000958:	d10b      	bne.n	8000972 <__aeabi_ddiv+0x11e>
 800095a:	ea41 0100 	orr.w	r1, r1, r0
 800095e:	f04f 0000 	mov.w	r0, #0
 8000962:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000966:	e7b6      	b.n	80008d6 <__aeabi_ddiv+0x82>
 8000968:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800096c:	bf04      	itt	eq
 800096e:	4301      	orreq	r1, r0
 8000970:	2000      	moveq	r0, #0
 8000972:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000976:	bf88      	it	hi
 8000978:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800097c:	f63f aeaf 	bhi.w	80006de <__aeabi_dmul+0xde>
 8000980:	ebb5 0c03 	subs.w	ip, r5, r3
 8000984:	bf04      	itt	eq
 8000986:	ebb6 0c02 	subseq.w	ip, r6, r2
 800098a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800098e:	f150 0000 	adcs.w	r0, r0, #0
 8000992:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000996:	bd70      	pop	{r4, r5, r6, pc}
 8000998:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800099c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009a4:	bfc2      	ittt	gt
 80009a6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	popgt	{r4, r5, r6, pc}
 80009b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009b4:	f04f 0e00 	mov.w	lr, #0
 80009b8:	3c01      	subs	r4, #1
 80009ba:	e690      	b.n	80006de <__aeabi_dmul+0xde>
 80009bc:	ea45 0e06 	orr.w	lr, r5, r6
 80009c0:	e68d      	b.n	80006de <__aeabi_dmul+0xde>
 80009c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009c6:	ea94 0f0c 	teq	r4, ip
 80009ca:	bf08      	it	eq
 80009cc:	ea95 0f0c 	teqeq	r5, ip
 80009d0:	f43f af3b 	beq.w	800084a <__aeabi_dmul+0x24a>
 80009d4:	ea94 0f0c 	teq	r4, ip
 80009d8:	d10a      	bne.n	80009f0 <__aeabi_ddiv+0x19c>
 80009da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009de:	f47f af34 	bne.w	800084a <__aeabi_dmul+0x24a>
 80009e2:	ea95 0f0c 	teq	r5, ip
 80009e6:	f47f af25 	bne.w	8000834 <__aeabi_dmul+0x234>
 80009ea:	4610      	mov	r0, r2
 80009ec:	4619      	mov	r1, r3
 80009ee:	e72c      	b.n	800084a <__aeabi_dmul+0x24a>
 80009f0:	ea95 0f0c 	teq	r5, ip
 80009f4:	d106      	bne.n	8000a04 <__aeabi_ddiv+0x1b0>
 80009f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009fa:	f43f aefd 	beq.w	80007f8 <__aeabi_dmul+0x1f8>
 80009fe:	4610      	mov	r0, r2
 8000a00:	4619      	mov	r1, r3
 8000a02:	e722      	b.n	800084a <__aeabi_dmul+0x24a>
 8000a04:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a08:	bf18      	it	ne
 8000a0a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a0e:	f47f aec5 	bne.w	800079c <__aeabi_dmul+0x19c>
 8000a12:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a16:	f47f af0d 	bne.w	8000834 <__aeabi_dmul+0x234>
 8000a1a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a1e:	f47f aeeb 	bne.w	80007f8 <__aeabi_dmul+0x1f8>
 8000a22:	e712      	b.n	800084a <__aeabi_dmul+0x24a>

08000a24 <__gedf2>:
 8000a24:	f04f 3cff 	mov.w	ip, #4294967295
 8000a28:	e006      	b.n	8000a38 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__ledf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	e002      	b.n	8000a38 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__cmpdf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a48:	bf18      	it	ne
 8000a4a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a4e:	d01b      	beq.n	8000a88 <__cmpdf2+0x54>
 8000a50:	b001      	add	sp, #4
 8000a52:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a56:	bf0c      	ite	eq
 8000a58:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a5c:	ea91 0f03 	teqne	r1, r3
 8000a60:	bf02      	ittt	eq
 8000a62:	ea90 0f02 	teqeq	r0, r2
 8000a66:	2000      	moveq	r0, #0
 8000a68:	4770      	bxeq	lr
 8000a6a:	f110 0f00 	cmn.w	r0, #0
 8000a6e:	ea91 0f03 	teq	r1, r3
 8000a72:	bf58      	it	pl
 8000a74:	4299      	cmppl	r1, r3
 8000a76:	bf08      	it	eq
 8000a78:	4290      	cmpeq	r0, r2
 8000a7a:	bf2c      	ite	cs
 8000a7c:	17d8      	asrcs	r0, r3, #31
 8000a7e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a82:	f040 0001 	orr.w	r0, r0, #1
 8000a86:	4770      	bx	lr
 8000a88:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a90:	d102      	bne.n	8000a98 <__cmpdf2+0x64>
 8000a92:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a96:	d107      	bne.n	8000aa8 <__cmpdf2+0x74>
 8000a98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa0:	d1d6      	bne.n	8000a50 <__cmpdf2+0x1c>
 8000aa2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa6:	d0d3      	beq.n	8000a50 <__cmpdf2+0x1c>
 8000aa8:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop

08000ab0 <__aeabi_cdrcmple>:
 8000ab0:	4684      	mov	ip, r0
 8000ab2:	4610      	mov	r0, r2
 8000ab4:	4662      	mov	r2, ip
 8000ab6:	468c      	mov	ip, r1
 8000ab8:	4619      	mov	r1, r3
 8000aba:	4663      	mov	r3, ip
 8000abc:	e000      	b.n	8000ac0 <__aeabi_cdcmpeq>
 8000abe:	bf00      	nop

08000ac0 <__aeabi_cdcmpeq>:
 8000ac0:	b501      	push	{r0, lr}
 8000ac2:	f7ff ffb7 	bl	8000a34 <__cmpdf2>
 8000ac6:	2800      	cmp	r0, #0
 8000ac8:	bf48      	it	mi
 8000aca:	f110 0f00 	cmnmi.w	r0, #0
 8000ace:	bd01      	pop	{r0, pc}

08000ad0 <__aeabi_dcmpeq>:
 8000ad0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad4:	f7ff fff4 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000ad8:	bf0c      	ite	eq
 8000ada:	2001      	moveq	r0, #1
 8000adc:	2000      	movne	r0, #0
 8000ade:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ae2:	bf00      	nop

08000ae4 <__aeabi_dcmplt>:
 8000ae4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae8:	f7ff ffea 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000aec:	bf34      	ite	cc
 8000aee:	2001      	movcc	r0, #1
 8000af0:	2000      	movcs	r0, #0
 8000af2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af6:	bf00      	nop

08000af8 <__aeabi_dcmple>:
 8000af8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000afc:	f7ff ffe0 	bl	8000ac0 <__aeabi_cdcmpeq>
 8000b00:	bf94      	ite	ls
 8000b02:	2001      	movls	r0, #1
 8000b04:	2000      	movhi	r0, #0
 8000b06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0a:	bf00      	nop

08000b0c <__aeabi_dcmpge>:
 8000b0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b10:	f7ff ffce 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b14:	bf94      	ite	ls
 8000b16:	2001      	movls	r0, #1
 8000b18:	2000      	movhi	r0, #0
 8000b1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1e:	bf00      	nop

08000b20 <__aeabi_dcmpgt>:
 8000b20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b24:	f7ff ffc4 	bl	8000ab0 <__aeabi_cdrcmple>
 8000b28:	bf34      	ite	cc
 8000b2a:	2001      	movcc	r0, #1
 8000b2c:	2000      	movcs	r0, #0
 8000b2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b32:	bf00      	nop

08000b34 <__aeabi_dcmpun>:
 8000b34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b3c:	d102      	bne.n	8000b44 <__aeabi_dcmpun+0x10>
 8000b3e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b42:	d10a      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b44:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b4c:	d102      	bne.n	8000b54 <__aeabi_dcmpun+0x20>
 8000b4e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b52:	d102      	bne.n	8000b5a <__aeabi_dcmpun+0x26>
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	f04f 0001 	mov.w	r0, #1
 8000b5e:	4770      	bx	lr

08000b60 <__aeabi_d2iz>:
 8000b60:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b64:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b68:	d215      	bcs.n	8000b96 <__aeabi_d2iz+0x36>
 8000b6a:	d511      	bpl.n	8000b90 <__aeabi_d2iz+0x30>
 8000b6c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b70:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b74:	d912      	bls.n	8000b9c <__aeabi_d2iz+0x3c>
 8000b76:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b7a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b7e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b82:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b86:	fa23 f002 	lsr.w	r0, r3, r2
 8000b8a:	bf18      	it	ne
 8000b8c:	4240      	negne	r0, r0
 8000b8e:	4770      	bx	lr
 8000b90:	f04f 0000 	mov.w	r0, #0
 8000b94:	4770      	bx	lr
 8000b96:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b9a:	d105      	bne.n	8000ba8 <__aeabi_d2iz+0x48>
 8000b9c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba0:	bf08      	it	eq
 8000ba2:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop

08000bb0 <__aeabi_d2f>:
 8000bb0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bb4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bb8:	bf24      	itt	cs
 8000bba:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bbe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bc2:	d90d      	bls.n	8000be0 <__aeabi_d2f+0x30>
 8000bc4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bc8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bcc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bd4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd8:	bf08      	it	eq
 8000bda:	f020 0001 	biceq.w	r0, r0, #1
 8000bde:	4770      	bx	lr
 8000be0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000be4:	d121      	bne.n	8000c2a <__aeabi_d2f+0x7a>
 8000be6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bea:	bfbc      	itt	lt
 8000bec:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf0:	4770      	bxlt	lr
 8000bf2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bf6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bfa:	f1c2 0218 	rsb	r2, r2, #24
 8000bfe:	f1c2 0c20 	rsb	ip, r2, #32
 8000c02:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c06:	fa20 f002 	lsr.w	r0, r0, r2
 8000c0a:	bf18      	it	ne
 8000c0c:	f040 0001 	orrne.w	r0, r0, #1
 8000c10:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c14:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c18:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c1c:	ea40 000c 	orr.w	r0, r0, ip
 8000c20:	fa23 f302 	lsr.w	r3, r3, r2
 8000c24:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c28:	e7cc      	b.n	8000bc4 <__aeabi_d2f+0x14>
 8000c2a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c2e:	d107      	bne.n	8000c40 <__aeabi_d2f+0x90>
 8000c30:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c34:	bf1e      	ittt	ne
 8000c36:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c3a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c3e:	4770      	bxne	lr
 8000c40:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c44:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c48:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop

08000c50 <__aeabi_uldivmod>:
 8000c50:	b953      	cbnz	r3, 8000c68 <__aeabi_uldivmod+0x18>
 8000c52:	b94a      	cbnz	r2, 8000c68 <__aeabi_uldivmod+0x18>
 8000c54:	2900      	cmp	r1, #0
 8000c56:	bf08      	it	eq
 8000c58:	2800      	cmpeq	r0, #0
 8000c5a:	bf1c      	itt	ne
 8000c5c:	f04f 31ff 	movne.w	r1, #4294967295
 8000c60:	f04f 30ff 	movne.w	r0, #4294967295
 8000c64:	f000 b97a 	b.w	8000f5c <__aeabi_idiv0>
 8000c68:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c6c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c70:	f000 f806 	bl	8000c80 <__udivmoddi4>
 8000c74:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c78:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c7c:	b004      	add	sp, #16
 8000c7e:	4770      	bx	lr

08000c80 <__udivmoddi4>:
 8000c80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c84:	468c      	mov	ip, r1
 8000c86:	460d      	mov	r5, r1
 8000c88:	4604      	mov	r4, r0
 8000c8a:	9e08      	ldr	r6, [sp, #32]
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d151      	bne.n	8000d34 <__udivmoddi4+0xb4>
 8000c90:	428a      	cmp	r2, r1
 8000c92:	4617      	mov	r7, r2
 8000c94:	d96d      	bls.n	8000d72 <__udivmoddi4+0xf2>
 8000c96:	fab2 fe82 	clz	lr, r2
 8000c9a:	f1be 0f00 	cmp.w	lr, #0
 8000c9e:	d00b      	beq.n	8000cb8 <__udivmoddi4+0x38>
 8000ca0:	f1ce 0c20 	rsb	ip, lr, #32
 8000ca4:	fa01 f50e 	lsl.w	r5, r1, lr
 8000ca8:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000cac:	fa02 f70e 	lsl.w	r7, r2, lr
 8000cb0:	ea4c 0c05 	orr.w	ip, ip, r5
 8000cb4:	fa00 f40e 	lsl.w	r4, r0, lr
 8000cb8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000cbc:	0c25      	lsrs	r5, r4, #16
 8000cbe:	fbbc f8fa 	udiv	r8, ip, sl
 8000cc2:	fa1f f987 	uxth.w	r9, r7
 8000cc6:	fb0a cc18 	mls	ip, sl, r8, ip
 8000cca:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000cce:	fb08 f309 	mul.w	r3, r8, r9
 8000cd2:	42ab      	cmp	r3, r5
 8000cd4:	d90a      	bls.n	8000cec <__udivmoddi4+0x6c>
 8000cd6:	19ed      	adds	r5, r5, r7
 8000cd8:	f108 32ff 	add.w	r2, r8, #4294967295
 8000cdc:	f080 8123 	bcs.w	8000f26 <__udivmoddi4+0x2a6>
 8000ce0:	42ab      	cmp	r3, r5
 8000ce2:	f240 8120 	bls.w	8000f26 <__udivmoddi4+0x2a6>
 8000ce6:	f1a8 0802 	sub.w	r8, r8, #2
 8000cea:	443d      	add	r5, r7
 8000cec:	1aed      	subs	r5, r5, r3
 8000cee:	b2a4      	uxth	r4, r4
 8000cf0:	fbb5 f0fa 	udiv	r0, r5, sl
 8000cf4:	fb0a 5510 	mls	r5, sl, r0, r5
 8000cf8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000cfc:	fb00 f909 	mul.w	r9, r0, r9
 8000d00:	45a1      	cmp	r9, r4
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x98>
 8000d04:	19e4      	adds	r4, r4, r7
 8000d06:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d0a:	f080 810a 	bcs.w	8000f22 <__udivmoddi4+0x2a2>
 8000d0e:	45a1      	cmp	r9, r4
 8000d10:	f240 8107 	bls.w	8000f22 <__udivmoddi4+0x2a2>
 8000d14:	3802      	subs	r0, #2
 8000d16:	443c      	add	r4, r7
 8000d18:	eba4 0409 	sub.w	r4, r4, r9
 8000d1c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d20:	2100      	movs	r1, #0
 8000d22:	2e00      	cmp	r6, #0
 8000d24:	d061      	beq.n	8000dea <__udivmoddi4+0x16a>
 8000d26:	fa24 f40e 	lsr.w	r4, r4, lr
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	6034      	str	r4, [r6, #0]
 8000d2e:	6073      	str	r3, [r6, #4]
 8000d30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d34:	428b      	cmp	r3, r1
 8000d36:	d907      	bls.n	8000d48 <__udivmoddi4+0xc8>
 8000d38:	2e00      	cmp	r6, #0
 8000d3a:	d054      	beq.n	8000de6 <__udivmoddi4+0x166>
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000d42:	4608      	mov	r0, r1
 8000d44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d48:	fab3 f183 	clz	r1, r3
 8000d4c:	2900      	cmp	r1, #0
 8000d4e:	f040 808e 	bne.w	8000e6e <__udivmoddi4+0x1ee>
 8000d52:	42ab      	cmp	r3, r5
 8000d54:	d302      	bcc.n	8000d5c <__udivmoddi4+0xdc>
 8000d56:	4282      	cmp	r2, r0
 8000d58:	f200 80fa 	bhi.w	8000f50 <__udivmoddi4+0x2d0>
 8000d5c:	1a84      	subs	r4, r0, r2
 8000d5e:	eb65 0503 	sbc.w	r5, r5, r3
 8000d62:	2001      	movs	r0, #1
 8000d64:	46ac      	mov	ip, r5
 8000d66:	2e00      	cmp	r6, #0
 8000d68:	d03f      	beq.n	8000dea <__udivmoddi4+0x16a>
 8000d6a:	e886 1010 	stmia.w	r6, {r4, ip}
 8000d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d72:	b912      	cbnz	r2, 8000d7a <__udivmoddi4+0xfa>
 8000d74:	2701      	movs	r7, #1
 8000d76:	fbb7 f7f2 	udiv	r7, r7, r2
 8000d7a:	fab7 fe87 	clz	lr, r7
 8000d7e:	f1be 0f00 	cmp.w	lr, #0
 8000d82:	d134      	bne.n	8000dee <__udivmoddi4+0x16e>
 8000d84:	1beb      	subs	r3, r5, r7
 8000d86:	0c3a      	lsrs	r2, r7, #16
 8000d88:	fa1f fc87 	uxth.w	ip, r7
 8000d8c:	2101      	movs	r1, #1
 8000d8e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000d92:	0c25      	lsrs	r5, r4, #16
 8000d94:	fb02 3318 	mls	r3, r2, r8, r3
 8000d98:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d9c:	fb0c f308 	mul.w	r3, ip, r8
 8000da0:	42ab      	cmp	r3, r5
 8000da2:	d907      	bls.n	8000db4 <__udivmoddi4+0x134>
 8000da4:	19ed      	adds	r5, r5, r7
 8000da6:	f108 30ff 	add.w	r0, r8, #4294967295
 8000daa:	d202      	bcs.n	8000db2 <__udivmoddi4+0x132>
 8000dac:	42ab      	cmp	r3, r5
 8000dae:	f200 80d1 	bhi.w	8000f54 <__udivmoddi4+0x2d4>
 8000db2:	4680      	mov	r8, r0
 8000db4:	1aed      	subs	r5, r5, r3
 8000db6:	b2a3      	uxth	r3, r4
 8000db8:	fbb5 f0f2 	udiv	r0, r5, r2
 8000dbc:	fb02 5510 	mls	r5, r2, r0, r5
 8000dc0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000dc4:	fb0c fc00 	mul.w	ip, ip, r0
 8000dc8:	45a4      	cmp	ip, r4
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x15c>
 8000dcc:	19e4      	adds	r4, r4, r7
 8000dce:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x15a>
 8000dd4:	45a4      	cmp	ip, r4
 8000dd6:	f200 80b8 	bhi.w	8000f4a <__udivmoddi4+0x2ca>
 8000dda:	4618      	mov	r0, r3
 8000ddc:	eba4 040c 	sub.w	r4, r4, ip
 8000de0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000de4:	e79d      	b.n	8000d22 <__udivmoddi4+0xa2>
 8000de6:	4631      	mov	r1, r6
 8000de8:	4630      	mov	r0, r6
 8000dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dee:	f1ce 0420 	rsb	r4, lr, #32
 8000df2:	fa05 f30e 	lsl.w	r3, r5, lr
 8000df6:	fa07 f70e 	lsl.w	r7, r7, lr
 8000dfa:	fa20 f804 	lsr.w	r8, r0, r4
 8000dfe:	0c3a      	lsrs	r2, r7, #16
 8000e00:	fa25 f404 	lsr.w	r4, r5, r4
 8000e04:	ea48 0803 	orr.w	r8, r8, r3
 8000e08:	fbb4 f1f2 	udiv	r1, r4, r2
 8000e0c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000e10:	fb02 4411 	mls	r4, r2, r1, r4
 8000e14:	fa1f fc87 	uxth.w	ip, r7
 8000e18:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000e1c:	fb01 f30c 	mul.w	r3, r1, ip
 8000e20:	42ab      	cmp	r3, r5
 8000e22:	fa00 f40e 	lsl.w	r4, r0, lr
 8000e26:	d909      	bls.n	8000e3c <__udivmoddi4+0x1bc>
 8000e28:	19ed      	adds	r5, r5, r7
 8000e2a:	f101 30ff 	add.w	r0, r1, #4294967295
 8000e2e:	f080 808a 	bcs.w	8000f46 <__udivmoddi4+0x2c6>
 8000e32:	42ab      	cmp	r3, r5
 8000e34:	f240 8087 	bls.w	8000f46 <__udivmoddi4+0x2c6>
 8000e38:	3902      	subs	r1, #2
 8000e3a:	443d      	add	r5, r7
 8000e3c:	1aeb      	subs	r3, r5, r3
 8000e3e:	fa1f f588 	uxth.w	r5, r8
 8000e42:	fbb3 f0f2 	udiv	r0, r3, r2
 8000e46:	fb02 3310 	mls	r3, r2, r0, r3
 8000e4a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e4e:	fb00 f30c 	mul.w	r3, r0, ip
 8000e52:	42ab      	cmp	r3, r5
 8000e54:	d907      	bls.n	8000e66 <__udivmoddi4+0x1e6>
 8000e56:	19ed      	adds	r5, r5, r7
 8000e58:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e5c:	d26f      	bcs.n	8000f3e <__udivmoddi4+0x2be>
 8000e5e:	42ab      	cmp	r3, r5
 8000e60:	d96d      	bls.n	8000f3e <__udivmoddi4+0x2be>
 8000e62:	3802      	subs	r0, #2
 8000e64:	443d      	add	r5, r7
 8000e66:	1aeb      	subs	r3, r5, r3
 8000e68:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e6c:	e78f      	b.n	8000d8e <__udivmoddi4+0x10e>
 8000e6e:	f1c1 0720 	rsb	r7, r1, #32
 8000e72:	fa22 f807 	lsr.w	r8, r2, r7
 8000e76:	408b      	lsls	r3, r1
 8000e78:	fa05 f401 	lsl.w	r4, r5, r1
 8000e7c:	ea48 0303 	orr.w	r3, r8, r3
 8000e80:	fa20 fe07 	lsr.w	lr, r0, r7
 8000e84:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000e88:	40fd      	lsrs	r5, r7
 8000e8a:	ea4e 0e04 	orr.w	lr, lr, r4
 8000e8e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000e92:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000e96:	fb0c 5519 	mls	r5, ip, r9, r5
 8000e9a:	fa1f f883 	uxth.w	r8, r3
 8000e9e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000ea2:	fb09 f408 	mul.w	r4, r9, r8
 8000ea6:	42ac      	cmp	r4, r5
 8000ea8:	fa02 f201 	lsl.w	r2, r2, r1
 8000eac:	fa00 fa01 	lsl.w	sl, r0, r1
 8000eb0:	d908      	bls.n	8000ec4 <__udivmoddi4+0x244>
 8000eb2:	18ed      	adds	r5, r5, r3
 8000eb4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000eb8:	d243      	bcs.n	8000f42 <__udivmoddi4+0x2c2>
 8000eba:	42ac      	cmp	r4, r5
 8000ebc:	d941      	bls.n	8000f42 <__udivmoddi4+0x2c2>
 8000ebe:	f1a9 0902 	sub.w	r9, r9, #2
 8000ec2:	441d      	add	r5, r3
 8000ec4:	1b2d      	subs	r5, r5, r4
 8000ec6:	fa1f fe8e 	uxth.w	lr, lr
 8000eca:	fbb5 f0fc 	udiv	r0, r5, ip
 8000ece:	fb0c 5510 	mls	r5, ip, r0, r5
 8000ed2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000ed6:	fb00 f808 	mul.w	r8, r0, r8
 8000eda:	45a0      	cmp	r8, r4
 8000edc:	d907      	bls.n	8000eee <__udivmoddi4+0x26e>
 8000ede:	18e4      	adds	r4, r4, r3
 8000ee0:	f100 35ff 	add.w	r5, r0, #4294967295
 8000ee4:	d229      	bcs.n	8000f3a <__udivmoddi4+0x2ba>
 8000ee6:	45a0      	cmp	r8, r4
 8000ee8:	d927      	bls.n	8000f3a <__udivmoddi4+0x2ba>
 8000eea:	3802      	subs	r0, #2
 8000eec:	441c      	add	r4, r3
 8000eee:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000ef2:	eba4 0408 	sub.w	r4, r4, r8
 8000ef6:	fba0 8902 	umull	r8, r9, r0, r2
 8000efa:	454c      	cmp	r4, r9
 8000efc:	46c6      	mov	lr, r8
 8000efe:	464d      	mov	r5, r9
 8000f00:	d315      	bcc.n	8000f2e <__udivmoddi4+0x2ae>
 8000f02:	d012      	beq.n	8000f2a <__udivmoddi4+0x2aa>
 8000f04:	b156      	cbz	r6, 8000f1c <__udivmoddi4+0x29c>
 8000f06:	ebba 030e 	subs.w	r3, sl, lr
 8000f0a:	eb64 0405 	sbc.w	r4, r4, r5
 8000f0e:	fa04 f707 	lsl.w	r7, r4, r7
 8000f12:	40cb      	lsrs	r3, r1
 8000f14:	431f      	orrs	r7, r3
 8000f16:	40cc      	lsrs	r4, r1
 8000f18:	6037      	str	r7, [r6, #0]
 8000f1a:	6074      	str	r4, [r6, #4]
 8000f1c:	2100      	movs	r1, #0
 8000f1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f22:	4618      	mov	r0, r3
 8000f24:	e6f8      	b.n	8000d18 <__udivmoddi4+0x98>
 8000f26:	4690      	mov	r8, r2
 8000f28:	e6e0      	b.n	8000cec <__udivmoddi4+0x6c>
 8000f2a:	45c2      	cmp	sl, r8
 8000f2c:	d2ea      	bcs.n	8000f04 <__udivmoddi4+0x284>
 8000f2e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000f32:	eb69 0503 	sbc.w	r5, r9, r3
 8000f36:	3801      	subs	r0, #1
 8000f38:	e7e4      	b.n	8000f04 <__udivmoddi4+0x284>
 8000f3a:	4628      	mov	r0, r5
 8000f3c:	e7d7      	b.n	8000eee <__udivmoddi4+0x26e>
 8000f3e:	4640      	mov	r0, r8
 8000f40:	e791      	b.n	8000e66 <__udivmoddi4+0x1e6>
 8000f42:	4681      	mov	r9, r0
 8000f44:	e7be      	b.n	8000ec4 <__udivmoddi4+0x244>
 8000f46:	4601      	mov	r1, r0
 8000f48:	e778      	b.n	8000e3c <__udivmoddi4+0x1bc>
 8000f4a:	3802      	subs	r0, #2
 8000f4c:	443c      	add	r4, r7
 8000f4e:	e745      	b.n	8000ddc <__udivmoddi4+0x15c>
 8000f50:	4608      	mov	r0, r1
 8000f52:	e708      	b.n	8000d66 <__udivmoddi4+0xe6>
 8000f54:	f1a8 0802 	sub.w	r8, r8, #2
 8000f58:	443d      	add	r5, r7
 8000f5a:	e72b      	b.n	8000db4 <__udivmoddi4+0x134>

08000f5c <__aeabi_idiv0>:
 8000f5c:	4770      	bx	lr
 8000f5e:	bf00      	nop

08000f60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f60:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f62:	4a0e      	ldr	r2, [pc, #56]	; (8000f9c <HAL_InitTick+0x3c>)
 8000f64:	4b0e      	ldr	r3, [pc, #56]	; (8000fa0 <HAL_InitTick+0x40>)
{
 8000f66:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f68:	7818      	ldrb	r0, [r3, #0]
 8000f6a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000f6e:	fbb3 f3f0 	udiv	r3, r3, r0
 8000f72:	6810      	ldr	r0, [r2, #0]
 8000f74:	fbb0 f0f3 	udiv	r0, r0, r3
 8000f78:	f000 faa8 	bl	80014cc <HAL_SYSTICK_Config>
 8000f7c:	4604      	mov	r4, r0
 8000f7e:	b958      	cbnz	r0, 8000f98 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f80:	2d0f      	cmp	r5, #15
 8000f82:	d809      	bhi.n	8000f98 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f84:	4602      	mov	r2, r0
 8000f86:	4629      	mov	r1, r5
 8000f88:	f04f 30ff 	mov.w	r0, #4294967295
 8000f8c:	f000 fa6a 	bl	8001464 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f90:	4b04      	ldr	r3, [pc, #16]	; (8000fa4 <HAL_InitTick+0x44>)
 8000f92:	4620      	mov	r0, r4
 8000f94:	601d      	str	r5, [r3, #0]
 8000f96:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000f98:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000f9a:	bd38      	pop	{r3, r4, r5, pc}
 8000f9c:	200000dc 	.word	0x200000dc
 8000fa0:	20000000 	.word	0x20000000
 8000fa4:	20000004 	.word	0x20000004

08000fa8 <HAL_Init>:
{
 8000fa8:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000faa:	4b0b      	ldr	r3, [pc, #44]	; (8000fd8 <HAL_Init+0x30>)
 8000fac:	681a      	ldr	r2, [r3, #0]
 8000fae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000fb2:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fb4:	681a      	ldr	r2, [r3, #0]
 8000fb6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000fba:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fbc:	681a      	ldr	r2, [r3, #0]
 8000fbe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000fc2:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fc4:	2003      	movs	r0, #3
 8000fc6:	f000 fa3b 	bl	8001440 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fca:	2000      	movs	r0, #0
 8000fcc:	f7ff ffc8 	bl	8000f60 <HAL_InitTick>
  HAL_MspInit();
 8000fd0:	f002 fbba 	bl	8003748 <HAL_MspInit>
}
 8000fd4:	2000      	movs	r0, #0
 8000fd6:	bd08      	pop	{r3, pc}
 8000fd8:	40023c00 	.word	0x40023c00

08000fdc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000fdc:	4a03      	ldr	r2, [pc, #12]	; (8000fec <HAL_IncTick+0x10>)
 8000fde:	4b04      	ldr	r3, [pc, #16]	; (8000ff0 <HAL_IncTick+0x14>)
 8000fe0:	6811      	ldr	r1, [r2, #0]
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	440b      	add	r3, r1
 8000fe6:	6013      	str	r3, [r2, #0]
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop
 8000fec:	200002ec 	.word	0x200002ec
 8000ff0:	20000000 	.word	0x20000000

08000ff4 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000ff4:	4b01      	ldr	r3, [pc, #4]	; (8000ffc <HAL_GetTick+0x8>)
 8000ff6:	6818      	ldr	r0, [r3, #0]
}
 8000ff8:	4770      	bx	lr
 8000ffa:	bf00      	nop
 8000ffc:	200002ec 	.word	0x200002ec

08001000 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001000:	b538      	push	{r3, r4, r5, lr}
 8001002:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001004:	f7ff fff6 	bl	8000ff4 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001008:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 800100a:	bf1c      	itt	ne
 800100c:	4b05      	ldrne	r3, [pc, #20]	; (8001024 <HAL_Delay+0x24>)
 800100e:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8001010:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8001012:	bf18      	it	ne
 8001014:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001016:	f7ff ffed 	bl	8000ff4 <HAL_GetTick>
 800101a:	1b40      	subs	r0, r0, r5
 800101c:	4284      	cmp	r4, r0
 800101e:	d8fa      	bhi.n	8001016 <HAL_Delay+0x16>
  {
  }
}
 8001020:	bd38      	pop	{r3, r4, r5, pc}
 8001022:	bf00      	nop
 8001024:	20000000 	.word	0x20000000

08001028 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001028:	b510      	push	{r4, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  
  /* Check ADC handle */
  if(hadc == NULL)
 800102a:	4604      	mov	r4, r0
 800102c:	2800      	cmp	r0, #0
 800102e:	f000 8099 	beq.w	8001164 <HAL_ADC_Init+0x13c>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001032:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001034:	b923      	cbnz	r3, 8001040 <HAL_ADC_Init+0x18>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001036:	6443      	str	r3, [r0, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001038:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800103c:	f002 fbb4 	bl	80037a8 <HAL_ADC_MspInit>
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001040:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001042:	06db      	lsls	r3, r3, #27
 8001044:	f100 808c 	bmi.w	8001160 <HAL_ADC_Init+0x138>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001048:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800104a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800104e:	f023 0302 	bic.w	r3, r3, #2
 8001052:	f043 0302 	orr.w	r3, r3, #2
 8001056:	6423      	str	r3, [r4, #64]	; 0x40
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001058:	4b43      	ldr	r3, [pc, #268]	; (8001168 <HAL_ADC_Init+0x140>)
 800105a:	685a      	ldr	r2, [r3, #4]
 800105c:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8001060:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001062:	685a      	ldr	r2, [r3, #4]
 8001064:	6861      	ldr	r1, [r4, #4]
 8001066:	430a      	orrs	r2, r1
 8001068:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800106a:	6823      	ldr	r3, [r4, #0]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800106c:	6921      	ldr	r1, [r4, #16]
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800106e:	685a      	ldr	r2, [r3, #4]
 8001070:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001074:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001076:	685a      	ldr	r2, [r3, #4]
 8001078:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800107c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800107e:	685a      	ldr	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001080:	68a1      	ldr	r1, [r4, #8]
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001082:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001086:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001088:	685a      	ldr	r2, [r3, #4]
 800108a:	430a      	orrs	r2, r1
 800108c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800108e:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001090:	68e1      	ldr	r1, [r4, #12]
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001092:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001096:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001098:	689a      	ldr	r2, [r3, #8]
 800109a:	430a      	orrs	r2, r1
 800109c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800109e:	4933      	ldr	r1, [pc, #204]	; (800116c <HAL_ADC_Init+0x144>)
 80010a0:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80010a2:	428a      	cmp	r2, r1
 80010a4:	d050      	beq.n	8001148 <HAL_ADC_Init+0x120>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80010a6:	6899      	ldr	r1, [r3, #8]
 80010a8:	f021 6170 	bic.w	r1, r1, #251658240	; 0xf000000
 80010ac:	6099      	str	r1, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80010ae:	6899      	ldr	r1, [r3, #8]
 80010b0:	430a      	orrs	r2, r1
 80010b2:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80010b4:	689a      	ldr	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80010b6:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80010b8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80010bc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80010be:	689a      	ldr	r2, [r3, #8]
 80010c0:	430a      	orrs	r2, r1
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80010c2:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80010c4:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 80010c6:	69a1      	ldr	r1, [r4, #24]
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80010c8:	f022 0202 	bic.w	r2, r2, #2
 80010cc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode);
 80010ce:	689a      	ldr	r2, [r3, #8]
 80010d0:	ea42 0241 	orr.w	r2, r2, r1, lsl #1
 80010d4:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80010d6:	6a22      	ldr	r2, [r4, #32]
 80010d8:	2a00      	cmp	r2, #0
 80010da:	d03d      	beq.n	8001158 <HAL_ADC_Init+0x130>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80010dc:	685a      	ldr	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80010de:	6a61      	ldr	r1, [r4, #36]	; 0x24
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80010e0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80010e4:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80010e6:	685a      	ldr	r2, [r3, #4]
 80010e8:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80010ec:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80010ee:	685a      	ldr	r2, [r3, #4]
 80010f0:	3901      	subs	r1, #1
 80010f2:	ea42 3241 	orr.w	r2, r2, r1, lsl #13
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80010f6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80010f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80010fa:	69e1      	ldr	r1, [r4, #28]
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80010fc:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001100:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001102:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001104:	3901      	subs	r1, #1
 8001106:	ea42 5201 	orr.w	r2, r2, r1, lsl #20
 800110a:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800110c:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 800110e:	6b21      	ldr	r1, [r4, #48]	; 0x30
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001110:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001114:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq(hadc->Init.DMAContinuousRequests);
 8001116:	689a      	ldr	r2, [r3, #8]
 8001118:	ea42 2241 	orr.w	r2, r2, r1, lsl #9
 800111c:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 800111e:	689a      	ldr	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001120:	6961      	ldr	r1, [r4, #20]
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001122:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001126:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001128:	689a      	ldr	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 800112a:	2000      	movs	r0, #0
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 800112c:	ea42 2281 	orr.w	r2, r2, r1, lsl #10
 8001130:	609a      	str	r2, [r3, #8]
    ADC_CLEAR_ERRORCODE(hadc);
 8001132:	6460      	str	r0, [r4, #68]	; 0x44
    ADC_STATE_CLR_SET(hadc->State,
 8001134:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001136:	f023 0303 	bic.w	r3, r3, #3
 800113a:	f043 0301 	orr.w	r3, r3, #1
 800113e:	6423      	str	r3, [r4, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 8001140:	2300      	movs	r3, #0
 8001142:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  return tmp_hal_status;
 8001146:	bd10      	pop	{r4, pc}
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001148:	689a      	ldr	r2, [r3, #8]
 800114a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800114e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001150:	689a      	ldr	r2, [r3, #8]
 8001152:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001156:	e7b4      	b.n	80010c2 <HAL_ADC_Init+0x9a>
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001158:	685a      	ldr	r2, [r3, #4]
 800115a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800115e:	e7ca      	b.n	80010f6 <HAL_ADC_Init+0xce>
    tmp_hal_status = HAL_ERROR;
 8001160:	2001      	movs	r0, #1
 8001162:	e7ed      	b.n	8001140 <HAL_ADC_Init+0x118>
    return HAL_ERROR;
 8001164:	2001      	movs	r0, #1
}
 8001166:	bd10      	pop	{r4, pc}
 8001168:	40012300 	.word	0x40012300
 800116c:	0f000001 	.word	0x0f000001

08001170 <HAL_ADC_Start>:
{
 8001170:	b082      	sub	sp, #8
  __IO uint32_t counter = 0U;
 8001172:	2300      	movs	r3, #0
 8001174:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8001176:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800117a:	2b01      	cmp	r3, #1
 800117c:	d04e      	beq.n	800121c <HAL_ADC_Start+0xac>
 800117e:	2301      	movs	r3, #1
 8001180:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001184:	6803      	ldr	r3, [r0, #0]
 8001186:	689a      	ldr	r2, [r3, #8]
 8001188:	07d1      	lsls	r1, r2, #31
 800118a:	d505      	bpl.n	8001198 <HAL_ADC_Start+0x28>
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800118c:	689a      	ldr	r2, [r3, #8]
 800118e:	07d2      	lsls	r2, r2, #31
 8001190:	d414      	bmi.n	80011bc <HAL_ADC_Start+0x4c>
  return HAL_OK;
 8001192:	2000      	movs	r0, #0
}
 8001194:	b002      	add	sp, #8
 8001196:	4770      	bx	lr
    __HAL_ADC_ENABLE(hadc);
 8001198:	689a      	ldr	r2, [r3, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800119a:	4921      	ldr	r1, [pc, #132]	; (8001220 <HAL_ADC_Start+0xb0>)
    __HAL_ADC_ENABLE(hadc);
 800119c:	f042 0201 	orr.w	r2, r2, #1
 80011a0:	609a      	str	r2, [r3, #8]
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80011a2:	4a20      	ldr	r2, [pc, #128]	; (8001224 <HAL_ADC_Start+0xb4>)
 80011a4:	6812      	ldr	r2, [r2, #0]
 80011a6:	fbb2 f2f1 	udiv	r2, r2, r1
 80011aa:	eb02 0242 	add.w	r2, r2, r2, lsl #1
      counter--;
 80011ae:	9201      	str	r2, [sp, #4]
    while(counter != 0U)
 80011b0:	9a01      	ldr	r2, [sp, #4]
 80011b2:	2a00      	cmp	r2, #0
 80011b4:	d0ea      	beq.n	800118c <HAL_ADC_Start+0x1c>
      counter--;
 80011b6:	9a01      	ldr	r2, [sp, #4]
 80011b8:	3a01      	subs	r2, #1
 80011ba:	e7f8      	b.n	80011ae <HAL_ADC_Start+0x3e>
    ADC_STATE_CLR_SET(hadc->State,
 80011bc:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80011be:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80011c2:	f022 0201 	bic.w	r2, r2, #1
 80011c6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80011ca:	6402      	str	r2, [r0, #64]	; 0x40
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80011cc:	685a      	ldr	r2, [r3, #4]
 80011ce:	0551      	lsls	r1, r2, #21
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80011d0:	bf41      	itttt	mi
 80011d2:	6c02      	ldrmi	r2, [r0, #64]	; 0x40
 80011d4:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 80011d8:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 80011dc:	6402      	strmi	r2, [r0, #64]	; 0x40
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80011de:	6c02      	ldr	r2, [r0, #64]	; 0x40
 80011e0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80011e4:	bf1c      	itt	ne
 80011e6:	6c42      	ldrne	r2, [r0, #68]	; 0x44
 80011e8:	f022 0206 	bicne.w	r2, r2, #6
      ADC_CLEAR_ERRORCODE(hadc);
 80011ec:	6442      	str	r2, [r0, #68]	; 0x44
    __HAL_UNLOCK(hadc);
 80011ee:	2200      	movs	r2, #0
 80011f0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80011f4:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80011f8:	601a      	str	r2, [r3, #0]
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80011fa:	4a0b      	ldr	r2, [pc, #44]	; (8001228 <HAL_ADC_Start+0xb8>)
 80011fc:	6852      	ldr	r2, [r2, #4]
 80011fe:	06d2      	lsls	r2, r2, #27
 8001200:	d108      	bne.n	8001214 <HAL_ADC_Start+0xa4>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001202:	6898      	ldr	r0, [r3, #8]
 8001204:	f010 5040 	ands.w	r0, r0, #805306368	; 0x30000000
 8001208:	d1c3      	bne.n	8001192 <HAL_ADC_Start+0x22>
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800120a:	689a      	ldr	r2, [r3, #8]
 800120c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8001210:	609a      	str	r2, [r3, #8]
 8001212:	e7bf      	b.n	8001194 <HAL_ADC_Start+0x24>
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001214:	4a05      	ldr	r2, [pc, #20]	; (800122c <HAL_ADC_Start+0xbc>)
 8001216:	4293      	cmp	r3, r2
 8001218:	d1bb      	bne.n	8001192 <HAL_ADC_Start+0x22>
 800121a:	e7f2      	b.n	8001202 <HAL_ADC_Start+0x92>
  __HAL_LOCK(hadc);
 800121c:	2002      	movs	r0, #2
 800121e:	e7b9      	b.n	8001194 <HAL_ADC_Start+0x24>
 8001220:	000f4240 	.word	0x000f4240
 8001224:	200000dc 	.word	0x200000dc
 8001228:	40012300 	.word	0x40012300
 800122c:	40012000 	.word	0x40012000

08001230 <HAL_ADC_Stop>:
  __HAL_LOCK(hadc);
 8001230:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001234:	2b01      	cmp	r3, #1
 8001236:	d017      	beq.n	8001268 <HAL_ADC_Stop+0x38>
 8001238:	2301      	movs	r3, #1
 800123a:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_ADC_DISABLE(hadc);
 800123e:	6803      	ldr	r3, [r0, #0]
 8001240:	689a      	ldr	r2, [r3, #8]
 8001242:	f022 0201 	bic.w	r2, r2, #1
 8001246:	609a      	str	r2, [r3, #8]
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8001248:	689b      	ldr	r3, [r3, #8]
 800124a:	07db      	lsls	r3, r3, #31
 800124c:	d407      	bmi.n	800125e <HAL_ADC_Stop+0x2e>
    ADC_STATE_CLR_SET(hadc->State,
 800124e:	6c03      	ldr	r3, [r0, #64]	; 0x40
 8001250:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8001254:	f023 0301 	bic.w	r3, r3, #1
 8001258:	f043 0301 	orr.w	r3, r3, #1
 800125c:	6403      	str	r3, [r0, #64]	; 0x40
  __HAL_UNLOCK(hadc);
 800125e:	2300      	movs	r3, #0
 8001260:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8001264:	4618      	mov	r0, r3
 8001266:	4770      	bx	lr
  __HAL_LOCK(hadc);
 8001268:	2002      	movs	r0, #2
}
 800126a:	4770      	bx	lr

0800126c <HAL_ADC_PollForConversion>:
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800126c:	6803      	ldr	r3, [r0, #0]
 800126e:	689a      	ldr	r2, [r3, #8]
{
 8001270:	b570      	push	{r4, r5, r6, lr}
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001272:	0556      	lsls	r6, r2, #21
{
 8001274:	4604      	mov	r4, r0
 8001276:	460d      	mov	r5, r1
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001278:	d50b      	bpl.n	8001292 <HAL_ADC_PollForConversion+0x26>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800127a:	689b      	ldr	r3, [r3, #8]
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800127c:	05d8      	lsls	r0, r3, #23
 800127e:	d508      	bpl.n	8001292 <HAL_ADC_PollForConversion+0x26>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001280:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001282:	f043 0320 	orr.w	r3, r3, #32
 8001286:	6423      	str	r3, [r4, #64]	; 0x40
    __HAL_UNLOCK(hadc);
 8001288:	2300      	movs	r3, #0
 800128a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_ERROR;
 800128e:	2001      	movs	r0, #1
 8001290:	bd70      	pop	{r4, r5, r6, pc}
  tickstart = HAL_GetTick();
 8001292:	f7ff feaf 	bl	8000ff4 <HAL_GetTick>
 8001296:	4606      	mov	r6, r0
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001298:	6823      	ldr	r3, [r4, #0]
 800129a:	681a      	ldr	r2, [r3, #0]
 800129c:	0792      	lsls	r2, r2, #30
 800129e:	d50c      	bpl.n	80012ba <HAL_ADC_PollForConversion+0x4e>
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80012a0:	f06f 0212 	mvn.w	r2, #18
 80012a4:	601a      	str	r2, [r3, #0]
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80012a6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 80012a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80012ac:	6422      	str	r2, [r4, #64]	; 0x40
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80012ae:	689a      	ldr	r2, [r3, #8]
 80012b0:	f012 5f40 	tst.w	r2, #805306368	; 0x30000000
 80012b4:	d013      	beq.n	80012de <HAL_ADC_PollForConversion+0x72>
  return HAL_OK;
 80012b6:	2000      	movs	r0, #0
 80012b8:	bd70      	pop	{r4, r5, r6, pc}
    if(Timeout != HAL_MAX_DELAY)
 80012ba:	1c69      	adds	r1, r5, #1
 80012bc:	d0ed      	beq.n	800129a <HAL_ADC_PollForConversion+0x2e>
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80012be:	b945      	cbnz	r5, 80012d2 <HAL_ADC_PollForConversion+0x66>
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80012c0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80012c2:	f043 0304 	orr.w	r3, r3, #4
 80012c6:	6423      	str	r3, [r4, #64]	; 0x40
        __HAL_UNLOCK(hadc);
 80012c8:	2300      	movs	r3, #0
 80012ca:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        return HAL_TIMEOUT;
 80012ce:	2003      	movs	r0, #3
 80012d0:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80012d2:	f7ff fe8f 	bl	8000ff4 <HAL_GetTick>
 80012d6:	1b80      	subs	r0, r0, r6
 80012d8:	4285      	cmp	r5, r0
 80012da:	d2dd      	bcs.n	8001298 <HAL_ADC_PollForConversion+0x2c>
 80012dc:	e7f0      	b.n	80012c0 <HAL_ADC_PollForConversion+0x54>
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80012de:	69a2      	ldr	r2, [r4, #24]
 80012e0:	2a00      	cmp	r2, #0
 80012e2:	d1e8      	bne.n	80012b6 <HAL_ADC_PollForConversion+0x4a>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80012e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80012e6:	f412 0f70 	tst.w	r2, #15728640	; 0xf00000
 80012ea:	d002      	beq.n	80012f2 <HAL_ADC_PollForConversion+0x86>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80012ec:	689b      	ldr	r3, [r3, #8]
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80012ee:	055b      	lsls	r3, r3, #21
 80012f0:	d4e1      	bmi.n	80012b6 <HAL_ADC_PollForConversion+0x4a>
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80012f2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80012f4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80012f8:	6423      	str	r3, [r4, #64]	; 0x40
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80012fa:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80012fc:	f410 5080 	ands.w	r0, r0, #4096	; 0x1000
 8001300:	d1d9      	bne.n	80012b6 <HAL_ADC_PollForConversion+0x4a>
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001302:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001304:	f043 0301 	orr.w	r3, r3, #1
 8001308:	6423      	str	r3, [r4, #64]	; 0x40
}
 800130a:	bd70      	pop	{r4, r5, r6, pc}

0800130c <HAL_ADC_GetValue>:
  return hadc->Instance->DR;
 800130c:	6803      	ldr	r3, [r0, #0]
 800130e:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
}
 8001310:	4770      	bx	lr
	...

08001314 <HAL_ADC_ConfigChannel>:
{
 8001314:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t counter = 0U;
 8001316:	2300      	movs	r3, #0
 8001318:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 800131a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800131e:	2b01      	cmp	r3, #1
 8001320:	f000 8083 	beq.w	800142a <HAL_ADC_ConfigChannel+0x116>
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001324:	680d      	ldr	r5, [r1, #0]
 8001326:	6804      	ldr	r4, [r0, #0]
 8001328:	688a      	ldr	r2, [r1, #8]
  __HAL_LOCK(hadc);
 800132a:	2301      	movs	r3, #1
  if (sConfig->Channel > ADC_CHANNEL_9)
 800132c:	2d09      	cmp	r5, #9
  __HAL_LOCK(hadc);
 800132e:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
 8001332:	b2ae      	uxth	r6, r5
  if (sConfig->Channel > ADC_CHANNEL_9)
 8001334:	d92a      	bls.n	800138c <HAL_ADC_ConfigChannel+0x78>
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001336:	eb06 0346 	add.w	r3, r6, r6, lsl #1
 800133a:	68e7      	ldr	r7, [r4, #12]
 800133c:	3b1e      	subs	r3, #30
 800133e:	f04f 0e07 	mov.w	lr, #7
 8001342:	fa0e fe03 	lsl.w	lr, lr, r3
 8001346:	ea27 070e 	bic.w	r7, r7, lr
 800134a:	60e7      	str	r7, [r4, #12]
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800134c:	68e7      	ldr	r7, [r4, #12]
 800134e:	fa02 f303 	lsl.w	r3, r2, r3
 8001352:	433b      	orrs	r3, r7
 8001354:	60e3      	str	r3, [r4, #12]
  if (sConfig->Rank < 7U)
 8001356:	684a      	ldr	r2, [r1, #4]
 8001358:	2a06      	cmp	r2, #6
 800135a:	ea4f 0382 	mov.w	r3, r2, lsl #2
 800135e:	d825      	bhi.n	80013ac <HAL_ADC_ConfigChannel+0x98>
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001360:	4413      	add	r3, r2
 8001362:	6b67      	ldr	r7, [r4, #52]	; 0x34
 8001364:	1f59      	subs	r1, r3, #5
 8001366:	231f      	movs	r3, #31
 8001368:	408b      	lsls	r3, r1
 800136a:	ea27 0303 	bic.w	r3, r7, r3
 800136e:	6363      	str	r3, [r4, #52]	; 0x34
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001370:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8001372:	fa06 f101 	lsl.w	r1, r6, r1
 8001376:	4311      	orrs	r1, r2
 8001378:	6361      	str	r1, [r4, #52]	; 0x34
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800137a:	4b2d      	ldr	r3, [pc, #180]	; (8001430 <HAL_ADC_ConfigChannel+0x11c>)
 800137c:	429c      	cmp	r4, r3
 800137e:	d034      	beq.n	80013ea <HAL_ADC_ConfigChannel+0xd6>
  __HAL_UNLOCK(hadc);
 8001380:	2300      	movs	r3, #0
 8001382:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 8001386:	4618      	mov	r0, r3
}
 8001388:	b003      	add	sp, #12
 800138a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 800138c:	6927      	ldr	r7, [r4, #16]
 800138e:	eb05 0345 	add.w	r3, r5, r5, lsl #1
 8001392:	f04f 0e07 	mov.w	lr, #7
 8001396:	fa0e fe03 	lsl.w	lr, lr, r3
 800139a:	ea27 070e 	bic.w	r7, r7, lr
 800139e:	6127      	str	r7, [r4, #16]
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80013a0:	6927      	ldr	r7, [r4, #16]
 80013a2:	fa02 f303 	lsl.w	r3, r2, r3
 80013a6:	433b      	orrs	r3, r7
 80013a8:	6123      	str	r3, [r4, #16]
 80013aa:	e7d4      	b.n	8001356 <HAL_ADC_ConfigChannel+0x42>
  else if (sConfig->Rank < 13U)
 80013ac:	2a0c      	cmp	r2, #12
 80013ae:	d80e      	bhi.n	80013ce <HAL_ADC_ConfigChannel+0xba>
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80013b0:	4413      	add	r3, r2
 80013b2:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80013b4:	f1a3 0223 	sub.w	r2, r3, #35	; 0x23
 80013b8:	231f      	movs	r3, #31
 80013ba:	4093      	lsls	r3, r2
 80013bc:	ea21 0303 	bic.w	r3, r1, r3
 80013c0:	6323      	str	r3, [r4, #48]	; 0x30
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80013c2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80013c4:	fa06 f202 	lsl.w	r2, r6, r2
 80013c8:	431a      	orrs	r2, r3
 80013ca:	6322      	str	r2, [r4, #48]	; 0x30
 80013cc:	e7d5      	b.n	800137a <HAL_ADC_ConfigChannel+0x66>
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80013ce:	4413      	add	r3, r2
 80013d0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80013d2:	3b41      	subs	r3, #65	; 0x41
 80013d4:	221f      	movs	r2, #31
 80013d6:	409a      	lsls	r2, r3
 80013d8:	ea21 0202 	bic.w	r2, r1, r2
 80013dc:	62e2      	str	r2, [r4, #44]	; 0x2c
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80013de:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80013e0:	fa06 f103 	lsl.w	r1, r6, r3
 80013e4:	4311      	orrs	r1, r2
 80013e6:	62e1      	str	r1, [r4, #44]	; 0x2c
 80013e8:	e7c7      	b.n	800137a <HAL_ADC_ConfigChannel+0x66>
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80013ea:	2d12      	cmp	r5, #18
 80013ec:	d104      	bne.n	80013f8 <HAL_ADC_ConfigChannel+0xe4>
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80013ee:	4a11      	ldr	r2, [pc, #68]	; (8001434 <HAL_ADC_ConfigChannel+0x120>)
 80013f0:	6853      	ldr	r3, [r2, #4]
 80013f2:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80013f6:	6053      	str	r3, [r2, #4]
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80013f8:	f1a5 0310 	sub.w	r3, r5, #16
 80013fc:	2b01      	cmp	r3, #1
 80013fe:	d8bf      	bhi.n	8001380 <HAL_ADC_ConfigChannel+0x6c>
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001400:	4a0c      	ldr	r2, [pc, #48]	; (8001434 <HAL_ADC_ConfigChannel+0x120>)
 8001402:	6853      	ldr	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8001404:	2d10      	cmp	r5, #16
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001406:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800140a:	6053      	str	r3, [r2, #4]
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 800140c:	d1b8      	bne.n	8001380 <HAL_ADC_ConfigChannel+0x6c>
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800140e:	4b0a      	ldr	r3, [pc, #40]	; (8001438 <HAL_ADC_ConfigChannel+0x124>)
 8001410:	4a0a      	ldr	r2, [pc, #40]	; (800143c <HAL_ADC_ConfigChannel+0x128>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	fbb3 f2f2 	udiv	r2, r3, r2
 8001418:	230a      	movs	r3, #10
 800141a:	4353      	muls	r3, r2
        counter--;
 800141c:	9301      	str	r3, [sp, #4]
      while(counter != 0U)
 800141e:	9b01      	ldr	r3, [sp, #4]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d0ad      	beq.n	8001380 <HAL_ADC_ConfigChannel+0x6c>
        counter--;
 8001424:	9b01      	ldr	r3, [sp, #4]
 8001426:	3b01      	subs	r3, #1
 8001428:	e7f8      	b.n	800141c <HAL_ADC_ConfigChannel+0x108>
  __HAL_LOCK(hadc);
 800142a:	2002      	movs	r0, #2
 800142c:	e7ac      	b.n	8001388 <HAL_ADC_ConfigChannel+0x74>
 800142e:	bf00      	nop
 8001430:	40012000 	.word	0x40012000
 8001434:	40012300 	.word	0x40012300
 8001438:	200000dc 	.word	0x200000dc
 800143c:	000f4240 	.word	0x000f4240

08001440 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001440:	4a07      	ldr	r2, [pc, #28]	; (8001460 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8001442:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001444:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001448:	041b      	lsls	r3, r3, #16
 800144a:	0c1b      	lsrs	r3, r3, #16
 800144c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8001450:	0200      	lsls	r0, r0, #8
 8001452:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001456:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 800145a:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 800145c:	60d3      	str	r3, [r2, #12]
 800145e:	4770      	bx	lr
 8001460:	e000ed00 	.word	0xe000ed00

08001464 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001464:	4b17      	ldr	r3, [pc, #92]	; (80014c4 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001466:	b530      	push	{r4, r5, lr}
 8001468:	68dc      	ldr	r4, [r3, #12]
 800146a:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800146e:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001472:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001474:	2b04      	cmp	r3, #4
 8001476:	bf28      	it	cs
 8001478:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800147a:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800147c:	f04f 0501 	mov.w	r5, #1
 8001480:	fa05 f303 	lsl.w	r3, r5, r3
 8001484:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001488:	bf8c      	ite	hi
 800148a:	3c03      	subhi	r4, #3
 800148c:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800148e:	4019      	ands	r1, r3
 8001490:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001492:	fa05 f404 	lsl.w	r4, r5, r4
 8001496:	3c01      	subs	r4, #1
 8001498:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 800149a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800149c:	ea42 0201 	orr.w	r2, r2, r1
 80014a0:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014a4:	bfaf      	iteee	ge
 80014a6:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014aa:	f000 000f 	andlt.w	r0, r0, #15
 80014ae:	4b06      	ldrlt	r3, [pc, #24]	; (80014c8 <HAL_NVIC_SetPriority+0x64>)
 80014b0:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014b2:	bfa5      	ittet	ge
 80014b4:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 80014b8:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014ba:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014bc:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80014c0:	bd30      	pop	{r4, r5, pc}
 80014c2:	bf00      	nop
 80014c4:	e000ed00 	.word	0xe000ed00
 80014c8:	e000ed14 	.word	0xe000ed14

080014cc <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014cc:	3801      	subs	r0, #1
 80014ce:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80014d2:	d20a      	bcs.n	80014ea <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014d4:	4b06      	ldr	r3, [pc, #24]	; (80014f0 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014d6:	4a07      	ldr	r2, [pc, #28]	; (80014f4 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014d8:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014da:	21f0      	movs	r1, #240	; 0xf0
 80014dc:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014e0:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014e2:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014e4:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014e6:	601a      	str	r2, [r3, #0]
 80014e8:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80014ea:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80014ec:	4770      	bx	lr
 80014ee:	bf00      	nop
 80014f0:	e000e010 	.word	0xe000e010
 80014f4:	e000ed00 	.word	0xe000ed00

080014f8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80014f8:	4b04      	ldr	r3, [pc, #16]	; (800150c <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80014fa:	681a      	ldr	r2, [r3, #0]
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80014fc:	2804      	cmp	r0, #4
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80014fe:	bf0c      	ite	eq
 8001500:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001504:	f022 0204 	bicne.w	r2, r2, #4
 8001508:	601a      	str	r2, [r3, #0]
 800150a:	4770      	bx	lr
 800150c:	e000e010 	.word	0xe000e010

08001510 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001510:	4770      	bx	lr

08001512 <HAL_SYSTICK_IRQHandler>:
{
 8001512:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8001514:	f7ff fffc 	bl	8001510 <HAL_SYSTICK_Callback>
 8001518:	bd08      	pop	{r3, pc}
	...

0800151c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800151c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001520:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001522:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001524:	f8df 819c 	ldr.w	r8, [pc, #412]	; 80016c4 <HAL_GPIO_Init+0x1a8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001528:	4a64      	ldr	r2, [pc, #400]	; (80016bc <HAL_GPIO_Init+0x1a0>)
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800152a:	9301      	str	r3, [sp, #4]
    ioposition = 0x01U << position;
 800152c:	f04f 0901 	mov.w	r9, #1
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001530:	2300      	movs	r3, #0
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001532:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8001534:	fa09 f703 	lsl.w	r7, r9, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001538:	ea07 0604 	and.w	r6, r7, r4
    if(iocurrent == ioposition)
 800153c:	42b7      	cmp	r7, r6
 800153e:	f040 80ad 	bne.w	800169c <HAL_GPIO_Init+0x180>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001542:	684c      	ldr	r4, [r1, #4]
 8001544:	f024 0a10 	bic.w	sl, r4, #16
 8001548:	f1ba 0f02 	cmp.w	sl, #2
 800154c:	d116      	bne.n	800157c <HAL_GPIO_Init+0x60>
        temp = GPIOx->AFR[position >> 3U];
 800154e:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
 8001552:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001556:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 800155a:	f8dc 5020 	ldr.w	r5, [ip, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800155e:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8001562:	f04f 0e0f 	mov.w	lr, #15
 8001566:	fa0e fe0b 	lsl.w	lr, lr, fp
 800156a:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800156e:	690d      	ldr	r5, [r1, #16]
 8001570:	fa05 f50b 	lsl.w	r5, r5, fp
 8001574:	ea45 050e 	orr.w	r5, r5, lr
        GPIOx->AFR[position >> 3U] = temp;
 8001578:	f8cc 5020 	str.w	r5, [ip, #32]
 800157c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001580:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8001582:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001586:	fa05 f50c 	lsl.w	r5, r5, ip
 800158a:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800158c:	f004 0e03 	and.w	lr, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001590:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001594:	fa0e fe0c 	lsl.w	lr, lr, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001598:	f10a 3aff 	add.w	sl, sl, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800159c:	ea4e 0e0b 	orr.w	lr, lr, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80015a0:	f1ba 0f01 	cmp.w	sl, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80015a4:	9500      	str	r5, [sp, #0]
      GPIOx->MODER = temp;
 80015a6:	f8c0 e000 	str.w	lr, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80015aa:	d815      	bhi.n	80015d8 <HAL_GPIO_Init+0xbc>
        temp = GPIOx->OSPEEDR; 
 80015ac:	f8d0 e008 	ldr.w	lr, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80015b0:	ea05 0e0e 	and.w	lr, r5, lr
        temp |= (GPIO_Init->Speed << (position * 2U));
 80015b4:	68cd      	ldr	r5, [r1, #12]
 80015b6:	fa05 fa0c 	lsl.w	sl, r5, ip
 80015ba:	ea4a 0e0e 	orr.w	lr, sl, lr
        GPIOx->OSPEEDR = temp;
 80015be:	f8c0 e008 	str.w	lr, [r0, #8]
        temp = GPIOx->OTYPER;
 80015c2:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80015c6:	ea2e 0707 	bic.w	r7, lr, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80015ca:	f3c4 1e00 	ubfx	lr, r4, #4, #1
 80015ce:	fa0e fe03 	lsl.w	lr, lr, r3
 80015d2:	ea4e 0707 	orr.w	r7, lr, r7
        GPIOx->OTYPER = temp;
 80015d6:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 80015d8:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80015da:	9d00      	ldr	r5, [sp, #0]
 80015dc:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80015de:	688f      	ldr	r7, [r1, #8]
 80015e0:	fa07 f70c 	lsl.w	r7, r7, ip
 80015e4:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 80015e6:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80015e8:	00e5      	lsls	r5, r4, #3
 80015ea:	d557      	bpl.n	800169c <HAL_GPIO_Init+0x180>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015ec:	f04f 0b00 	mov.w	fp, #0
 80015f0:	f8cd b00c 	str.w	fp, [sp, #12]
 80015f4:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80015f8:	4d31      	ldr	r5, [pc, #196]	; (80016c0 <HAL_GPIO_Init+0x1a4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015fa:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 80015fe:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8001602:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8001606:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 800160a:	9703      	str	r7, [sp, #12]
 800160c:	9f03      	ldr	r7, [sp, #12]
 800160e:	f023 0703 	bic.w	r7, r3, #3
 8001612:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8001616:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800161a:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 800161e:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001622:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8001626:	f04f 0e0f 	mov.w	lr, #15
 800162a:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800162e:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001630:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001634:	d039      	beq.n	80016aa <HAL_GPIO_Init+0x18e>
 8001636:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800163a:	42a8      	cmp	r0, r5
 800163c:	d037      	beq.n	80016ae <HAL_GPIO_Init+0x192>
 800163e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001642:	42a8      	cmp	r0, r5
 8001644:	d035      	beq.n	80016b2 <HAL_GPIO_Init+0x196>
 8001646:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800164a:	42a8      	cmp	r0, r5
 800164c:	d033      	beq.n	80016b6 <HAL_GPIO_Init+0x19a>
 800164e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001652:	42a8      	cmp	r0, r5
 8001654:	bf14      	ite	ne
 8001656:	2507      	movne	r5, #7
 8001658:	2504      	moveq	r5, #4
 800165a:	fa05 f50c 	lsl.w	r5, r5, ip
 800165e:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001662:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8001664:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 8001666:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001668:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 800166c:	bf0c      	ite	eq
 800166e:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8001670:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8001672:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8001674:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001676:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 800167a:	bf0c      	ite	eq
 800167c:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800167e:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 8001680:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001682:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001684:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 8001688:	bf0c      	ite	eq
 800168a:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 800168c:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 800168e:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 8001690:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001692:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8001694:	bf54      	ite	pl
 8001696:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 8001698:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 800169a:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800169c:	3301      	adds	r3, #1
 800169e:	2b10      	cmp	r3, #16
 80016a0:	f47f af47 	bne.w	8001532 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 80016a4:	b005      	add	sp, #20
 80016a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80016aa:	465d      	mov	r5, fp
 80016ac:	e7d5      	b.n	800165a <HAL_GPIO_Init+0x13e>
 80016ae:	2501      	movs	r5, #1
 80016b0:	e7d3      	b.n	800165a <HAL_GPIO_Init+0x13e>
 80016b2:	2502      	movs	r5, #2
 80016b4:	e7d1      	b.n	800165a <HAL_GPIO_Init+0x13e>
 80016b6:	2503      	movs	r5, #3
 80016b8:	e7cf      	b.n	800165a <HAL_GPIO_Init+0x13e>
 80016ba:	bf00      	nop
 80016bc:	40013c00 	.word	0x40013c00
 80016c0:	40020000 	.word	0x40020000
 80016c4:	40023800 	.word	0x40023800

080016c8 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80016c8:	6903      	ldr	r3, [r0, #16]
 80016ca:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 80016cc:	bf14      	ite	ne
 80016ce:	2001      	movne	r0, #1
 80016d0:	2000      	moveq	r0, #0
 80016d2:	4770      	bx	lr

080016d4 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80016d4:	b10a      	cbz	r2, 80016da <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80016d6:	6181      	str	r1, [r0, #24]
 80016d8:	4770      	bx	lr
 80016da:	0409      	lsls	r1, r1, #16
 80016dc:	e7fb      	b.n	80016d6 <HAL_GPIO_WritePin+0x2>

080016de <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80016de:	6943      	ldr	r3, [r0, #20]
 80016e0:	4059      	eors	r1, r3
 80016e2:	6141      	str	r1, [r0, #20]
 80016e4:	4770      	bx	lr
	...

080016e8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80016e8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80016ec:	4604      	mov	r4, r0
 80016ee:	b918      	cbnz	r0, 80016f8 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 80016f0:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 80016f2:	b002      	add	sp, #8
 80016f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80016f8:	6803      	ldr	r3, [r0, #0]
 80016fa:	07dd      	lsls	r5, r3, #31
 80016fc:	d410      	bmi.n	8001720 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016fe:	6823      	ldr	r3, [r4, #0]
 8001700:	0798      	lsls	r0, r3, #30
 8001702:	d458      	bmi.n	80017b6 <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001704:	6823      	ldr	r3, [r4, #0]
 8001706:	071a      	lsls	r2, r3, #28
 8001708:	f100 809a 	bmi.w	8001840 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800170c:	6823      	ldr	r3, [r4, #0]
 800170e:	075b      	lsls	r3, r3, #29
 8001710:	f100 80b8 	bmi.w	8001884 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001714:	69a2      	ldr	r2, [r4, #24]
 8001716:	2a00      	cmp	r2, #0
 8001718:	f040 8119 	bne.w	800194e <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 800171c:	2000      	movs	r0, #0
 800171e:	e7e8      	b.n	80016f2 <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001720:	4ba6      	ldr	r3, [pc, #664]	; (80019bc <HAL_RCC_OscConfig+0x2d4>)
 8001722:	689a      	ldr	r2, [r3, #8]
 8001724:	f002 020c 	and.w	r2, r2, #12
 8001728:	2a04      	cmp	r2, #4
 800172a:	d007      	beq.n	800173c <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800172c:	689a      	ldr	r2, [r3, #8]
 800172e:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001732:	2a08      	cmp	r2, #8
 8001734:	d10a      	bne.n	800174c <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001736:	685b      	ldr	r3, [r3, #4]
 8001738:	0259      	lsls	r1, r3, #9
 800173a:	d507      	bpl.n	800174c <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800173c:	4b9f      	ldr	r3, [pc, #636]	; (80019bc <HAL_RCC_OscConfig+0x2d4>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	039a      	lsls	r2, r3, #14
 8001742:	d5dc      	bpl.n	80016fe <HAL_RCC_OscConfig+0x16>
 8001744:	6863      	ldr	r3, [r4, #4]
 8001746:	2b00      	cmp	r3, #0
 8001748:	d1d9      	bne.n	80016fe <HAL_RCC_OscConfig+0x16>
 800174a:	e7d1      	b.n	80016f0 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800174c:	6863      	ldr	r3, [r4, #4]
 800174e:	4d9b      	ldr	r5, [pc, #620]	; (80019bc <HAL_RCC_OscConfig+0x2d4>)
 8001750:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001754:	d111      	bne.n	800177a <HAL_RCC_OscConfig+0x92>
 8001756:	682b      	ldr	r3, [r5, #0]
 8001758:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800175c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800175e:	f7ff fc49 	bl	8000ff4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001762:	4d96      	ldr	r5, [pc, #600]	; (80019bc <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8001764:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001766:	682b      	ldr	r3, [r5, #0]
 8001768:	039b      	lsls	r3, r3, #14
 800176a:	d4c8      	bmi.n	80016fe <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800176c:	f7ff fc42 	bl	8000ff4 <HAL_GetTick>
 8001770:	1b80      	subs	r0, r0, r6
 8001772:	2864      	cmp	r0, #100	; 0x64
 8001774:	d9f7      	bls.n	8001766 <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 8001776:	2003      	movs	r0, #3
 8001778:	e7bb      	b.n	80016f2 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800177a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800177e:	d104      	bne.n	800178a <HAL_RCC_OscConfig+0xa2>
 8001780:	682b      	ldr	r3, [r5, #0]
 8001782:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001786:	602b      	str	r3, [r5, #0]
 8001788:	e7e5      	b.n	8001756 <HAL_RCC_OscConfig+0x6e>
 800178a:	682a      	ldr	r2, [r5, #0]
 800178c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001790:	602a      	str	r2, [r5, #0]
 8001792:	682a      	ldr	r2, [r5, #0]
 8001794:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001798:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800179a:	2b00      	cmp	r3, #0
 800179c:	d1df      	bne.n	800175e <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 800179e:	f7ff fc29 	bl	8000ff4 <HAL_GetTick>
 80017a2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80017a4:	682b      	ldr	r3, [r5, #0]
 80017a6:	039f      	lsls	r7, r3, #14
 80017a8:	d5a9      	bpl.n	80016fe <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80017aa:	f7ff fc23 	bl	8000ff4 <HAL_GetTick>
 80017ae:	1b80      	subs	r0, r0, r6
 80017b0:	2864      	cmp	r0, #100	; 0x64
 80017b2:	d9f7      	bls.n	80017a4 <HAL_RCC_OscConfig+0xbc>
 80017b4:	e7df      	b.n	8001776 <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80017b6:	4b81      	ldr	r3, [pc, #516]	; (80019bc <HAL_RCC_OscConfig+0x2d4>)
 80017b8:	689a      	ldr	r2, [r3, #8]
 80017ba:	f012 0f0c 	tst.w	r2, #12
 80017be:	d007      	beq.n	80017d0 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80017c0:	689a      	ldr	r2, [r3, #8]
 80017c2:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80017c6:	2a08      	cmp	r2, #8
 80017c8:	d111      	bne.n	80017ee <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	025e      	lsls	r6, r3, #9
 80017ce:	d40e      	bmi.n	80017ee <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017d0:	4b7a      	ldr	r3, [pc, #488]	; (80019bc <HAL_RCC_OscConfig+0x2d4>)
 80017d2:	681a      	ldr	r2, [r3, #0]
 80017d4:	0795      	lsls	r5, r2, #30
 80017d6:	d502      	bpl.n	80017de <HAL_RCC_OscConfig+0xf6>
 80017d8:	68e2      	ldr	r2, [r4, #12]
 80017da:	2a01      	cmp	r2, #1
 80017dc:	d188      	bne.n	80016f0 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017de:	681a      	ldr	r2, [r3, #0]
 80017e0:	6921      	ldr	r1, [r4, #16]
 80017e2:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80017e6:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80017ea:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017ec:	e78a      	b.n	8001704 <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80017ee:	68e2      	ldr	r2, [r4, #12]
 80017f0:	4b73      	ldr	r3, [pc, #460]	; (80019c0 <HAL_RCC_OscConfig+0x2d8>)
 80017f2:	b1b2      	cbz	r2, 8001822 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 80017f4:	2201      	movs	r2, #1
 80017f6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80017f8:	f7ff fbfc 	bl	8000ff4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017fc:	4d6f      	ldr	r5, [pc, #444]	; (80019bc <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 80017fe:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001800:	682b      	ldr	r3, [r5, #0]
 8001802:	0798      	lsls	r0, r3, #30
 8001804:	d507      	bpl.n	8001816 <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001806:	682b      	ldr	r3, [r5, #0]
 8001808:	6922      	ldr	r2, [r4, #16]
 800180a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800180e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001812:	602b      	str	r3, [r5, #0]
 8001814:	e776      	b.n	8001704 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001816:	f7ff fbed 	bl	8000ff4 <HAL_GetTick>
 800181a:	1b80      	subs	r0, r0, r6
 800181c:	2802      	cmp	r0, #2
 800181e:	d9ef      	bls.n	8001800 <HAL_RCC_OscConfig+0x118>
 8001820:	e7a9      	b.n	8001776 <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 8001822:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001824:	f7ff fbe6 	bl	8000ff4 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001828:	4d64      	ldr	r5, [pc, #400]	; (80019bc <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 800182a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800182c:	682b      	ldr	r3, [r5, #0]
 800182e:	0799      	lsls	r1, r3, #30
 8001830:	f57f af68 	bpl.w	8001704 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001834:	f7ff fbde 	bl	8000ff4 <HAL_GetTick>
 8001838:	1b80      	subs	r0, r0, r6
 800183a:	2802      	cmp	r0, #2
 800183c:	d9f6      	bls.n	800182c <HAL_RCC_OscConfig+0x144>
 800183e:	e79a      	b.n	8001776 <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001840:	6962      	ldr	r2, [r4, #20]
 8001842:	4b60      	ldr	r3, [pc, #384]	; (80019c4 <HAL_RCC_OscConfig+0x2dc>)
 8001844:	b17a      	cbz	r2, 8001866 <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8001846:	2201      	movs	r2, #1
 8001848:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800184a:	f7ff fbd3 	bl	8000ff4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800184e:	4d5b      	ldr	r5, [pc, #364]	; (80019bc <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8001850:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001852:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001854:	079f      	lsls	r7, r3, #30
 8001856:	f53f af59 	bmi.w	800170c <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800185a:	f7ff fbcb 	bl	8000ff4 <HAL_GetTick>
 800185e:	1b80      	subs	r0, r0, r6
 8001860:	2802      	cmp	r0, #2
 8001862:	d9f6      	bls.n	8001852 <HAL_RCC_OscConfig+0x16a>
 8001864:	e787      	b.n	8001776 <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 8001866:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001868:	f7ff fbc4 	bl	8000ff4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800186c:	4d53      	ldr	r5, [pc, #332]	; (80019bc <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 800186e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001870:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001872:	0798      	lsls	r0, r3, #30
 8001874:	f57f af4a 	bpl.w	800170c <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001878:	f7ff fbbc 	bl	8000ff4 <HAL_GetTick>
 800187c:	1b80      	subs	r0, r0, r6
 800187e:	2802      	cmp	r0, #2
 8001880:	d9f6      	bls.n	8001870 <HAL_RCC_OscConfig+0x188>
 8001882:	e778      	b.n	8001776 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001884:	4b4d      	ldr	r3, [pc, #308]	; (80019bc <HAL_RCC_OscConfig+0x2d4>)
 8001886:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001888:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 800188c:	d128      	bne.n	80018e0 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 800188e:	9201      	str	r2, [sp, #4]
 8001890:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001892:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001896:	641a      	str	r2, [r3, #64]	; 0x40
 8001898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800189a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800189e:	9301      	str	r3, [sp, #4]
 80018a0:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80018a2:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018a4:	4d48      	ldr	r5, [pc, #288]	; (80019c8 <HAL_RCC_OscConfig+0x2e0>)
 80018a6:	682b      	ldr	r3, [r5, #0]
 80018a8:	05d9      	lsls	r1, r3, #23
 80018aa:	d51b      	bpl.n	80018e4 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80018ac:	68a3      	ldr	r3, [r4, #8]
 80018ae:	4d43      	ldr	r5, [pc, #268]	; (80019bc <HAL_RCC_OscConfig+0x2d4>)
 80018b0:	2b01      	cmp	r3, #1
 80018b2:	d127      	bne.n	8001904 <HAL_RCC_OscConfig+0x21c>
 80018b4:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80018b6:	f043 0301 	orr.w	r3, r3, #1
 80018ba:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 80018bc:	f7ff fb9a 	bl	8000ff4 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018c0:	4d3e      	ldr	r5, [pc, #248]	; (80019bc <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 80018c2:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018c4:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018c8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 80018ca:	079b      	lsls	r3, r3, #30
 80018cc:	d539      	bpl.n	8001942 <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 80018ce:	2e00      	cmp	r6, #0
 80018d0:	f43f af20 	beq.w	8001714 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 80018d4:	4a39      	ldr	r2, [pc, #228]	; (80019bc <HAL_RCC_OscConfig+0x2d4>)
 80018d6:	6c13      	ldr	r3, [r2, #64]	; 0x40
 80018d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80018dc:	6413      	str	r3, [r2, #64]	; 0x40
 80018de:	e719      	b.n	8001714 <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 80018e0:	2600      	movs	r6, #0
 80018e2:	e7df      	b.n	80018a4 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80018e4:	682b      	ldr	r3, [r5, #0]
 80018e6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018ea:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 80018ec:	f7ff fb82 	bl	8000ff4 <HAL_GetTick>
 80018f0:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018f2:	682b      	ldr	r3, [r5, #0]
 80018f4:	05da      	lsls	r2, r3, #23
 80018f6:	d4d9      	bmi.n	80018ac <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80018f8:	f7ff fb7c 	bl	8000ff4 <HAL_GetTick>
 80018fc:	1bc0      	subs	r0, r0, r7
 80018fe:	2802      	cmp	r0, #2
 8001900:	d9f7      	bls.n	80018f2 <HAL_RCC_OscConfig+0x20a>
 8001902:	e738      	b.n	8001776 <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001904:	2b05      	cmp	r3, #5
 8001906:	d104      	bne.n	8001912 <HAL_RCC_OscConfig+0x22a>
 8001908:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 800190a:	f043 0304 	orr.w	r3, r3, #4
 800190e:	672b      	str	r3, [r5, #112]	; 0x70
 8001910:	e7d0      	b.n	80018b4 <HAL_RCC_OscConfig+0x1cc>
 8001912:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001914:	f022 0201 	bic.w	r2, r2, #1
 8001918:	672a      	str	r2, [r5, #112]	; 0x70
 800191a:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 800191c:	f022 0204 	bic.w	r2, r2, #4
 8001920:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001922:	2b00      	cmp	r3, #0
 8001924:	d1ca      	bne.n	80018bc <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8001926:	f7ff fb65 	bl	8000ff4 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800192a:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800192e:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001930:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001932:	0798      	lsls	r0, r3, #30
 8001934:	d5cb      	bpl.n	80018ce <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001936:	f7ff fb5d 	bl	8000ff4 <HAL_GetTick>
 800193a:	1bc0      	subs	r0, r0, r7
 800193c:	4540      	cmp	r0, r8
 800193e:	d9f7      	bls.n	8001930 <HAL_RCC_OscConfig+0x248>
 8001940:	e719      	b.n	8001776 <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001942:	f7ff fb57 	bl	8000ff4 <HAL_GetTick>
 8001946:	1bc0      	subs	r0, r0, r7
 8001948:	4540      	cmp	r0, r8
 800194a:	d9bd      	bls.n	80018c8 <HAL_RCC_OscConfig+0x1e0>
 800194c:	e713      	b.n	8001776 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800194e:	4d1b      	ldr	r5, [pc, #108]	; (80019bc <HAL_RCC_OscConfig+0x2d4>)
 8001950:	68ab      	ldr	r3, [r5, #8]
 8001952:	f003 030c 	and.w	r3, r3, #12
 8001956:	2b08      	cmp	r3, #8
 8001958:	f43f aeca 	beq.w	80016f0 <HAL_RCC_OscConfig+0x8>
 800195c:	4e1b      	ldr	r6, [pc, #108]	; (80019cc <HAL_RCC_OscConfig+0x2e4>)
 800195e:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001960:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8001962:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001964:	d134      	bne.n	80019d0 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8001966:	f7ff fb45 	bl	8000ff4 <HAL_GetTick>
 800196a:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800196c:	682b      	ldr	r3, [r5, #0]
 800196e:	0199      	lsls	r1, r3, #6
 8001970:	d41e      	bmi.n	80019b0 <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001972:	6a22      	ldr	r2, [r4, #32]
 8001974:	69e3      	ldr	r3, [r4, #28]
 8001976:	4313      	orrs	r3, r2
 8001978:	6a62      	ldr	r2, [r4, #36]	; 0x24
 800197a:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 800197e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001980:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001984:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001986:	4c0d      	ldr	r4, [pc, #52]	; (80019bc <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001988:	0852      	lsrs	r2, r2, #1
 800198a:	3a01      	subs	r2, #1
 800198c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001990:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001992:	2301      	movs	r3, #1
 8001994:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8001996:	f7ff fb2d 	bl	8000ff4 <HAL_GetTick>
 800199a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800199c:	6823      	ldr	r3, [r4, #0]
 800199e:	019a      	lsls	r2, r3, #6
 80019a0:	f53f aebc 	bmi.w	800171c <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019a4:	f7ff fb26 	bl	8000ff4 <HAL_GetTick>
 80019a8:	1b40      	subs	r0, r0, r5
 80019aa:	2802      	cmp	r0, #2
 80019ac:	d9f6      	bls.n	800199c <HAL_RCC_OscConfig+0x2b4>
 80019ae:	e6e2      	b.n	8001776 <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019b0:	f7ff fb20 	bl	8000ff4 <HAL_GetTick>
 80019b4:	1bc0      	subs	r0, r0, r7
 80019b6:	2802      	cmp	r0, #2
 80019b8:	d9d8      	bls.n	800196c <HAL_RCC_OscConfig+0x284>
 80019ba:	e6dc      	b.n	8001776 <HAL_RCC_OscConfig+0x8e>
 80019bc:	40023800 	.word	0x40023800
 80019c0:	42470000 	.word	0x42470000
 80019c4:	42470e80 	.word	0x42470e80
 80019c8:	40007000 	.word	0x40007000
 80019cc:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 80019d0:	f7ff fb10 	bl	8000ff4 <HAL_GetTick>
 80019d4:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019d6:	682b      	ldr	r3, [r5, #0]
 80019d8:	019b      	lsls	r3, r3, #6
 80019da:	f57f ae9f 	bpl.w	800171c <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019de:	f7ff fb09 	bl	8000ff4 <HAL_GetTick>
 80019e2:	1b00      	subs	r0, r0, r4
 80019e4:	2802      	cmp	r0, #2
 80019e6:	d9f6      	bls.n	80019d6 <HAL_RCC_OscConfig+0x2ee>
 80019e8:	e6c5      	b.n	8001776 <HAL_RCC_OscConfig+0x8e>
 80019ea:	bf00      	nop

080019ec <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80019ec:	4913      	ldr	r1, [pc, #76]	; (8001a3c <HAL_RCC_GetSysClockFreq+0x50>)
{
 80019ee:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80019f0:	688b      	ldr	r3, [r1, #8]
 80019f2:	f003 030c 	and.w	r3, r3, #12
 80019f6:	2b04      	cmp	r3, #4
 80019f8:	d003      	beq.n	8001a02 <HAL_RCC_GetSysClockFreq+0x16>
 80019fa:	2b08      	cmp	r3, #8
 80019fc:	d003      	beq.n	8001a06 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80019fe:	4810      	ldr	r0, [pc, #64]	; (8001a40 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001a00:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8001a02:	4810      	ldr	r0, [pc, #64]	; (8001a44 <HAL_RCC_GetSysClockFreq+0x58>)
 8001a04:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a06:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a08:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a0a:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a0c:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a10:	bf14      	ite	ne
 8001a12:	480c      	ldrne	r0, [pc, #48]	; (8001a44 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a14:	480a      	ldreq	r0, [pc, #40]	; (8001a40 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a16:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001a1a:	bf18      	it	ne
 8001a1c:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a1e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a22:	fba1 0100 	umull	r0, r1, r1, r0
 8001a26:	f7ff f913 	bl	8000c50 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001a2a:	4b04      	ldr	r3, [pc, #16]	; (8001a3c <HAL_RCC_GetSysClockFreq+0x50>)
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001a32:	3301      	adds	r3, #1
 8001a34:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8001a36:	fbb0 f0f3 	udiv	r0, r0, r3
 8001a3a:	bd08      	pop	{r3, pc}
 8001a3c:	40023800 	.word	0x40023800
 8001a40:	00f42400 	.word	0x00f42400
 8001a44:	007a1200 	.word	0x007a1200

08001a48 <HAL_RCC_ClockConfig>:
{
 8001a48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001a4c:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8001a4e:	4604      	mov	r4, r0
 8001a50:	b910      	cbnz	r0, 8001a58 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8001a52:	2001      	movs	r0, #1
 8001a54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a58:	4b44      	ldr	r3, [pc, #272]	; (8001b6c <HAL_RCC_ClockConfig+0x124>)
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	f002 020f 	and.w	r2, r2, #15
 8001a60:	428a      	cmp	r2, r1
 8001a62:	d328      	bcc.n	8001ab6 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a64:	6821      	ldr	r1, [r4, #0]
 8001a66:	078f      	lsls	r7, r1, #30
 8001a68:	d42d      	bmi.n	8001ac6 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a6a:	07c8      	lsls	r0, r1, #31
 8001a6c:	d440      	bmi.n	8001af0 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001a6e:	4b3f      	ldr	r3, [pc, #252]	; (8001b6c <HAL_RCC_ClockConfig+0x124>)
 8001a70:	681a      	ldr	r2, [r3, #0]
 8001a72:	f002 020f 	and.w	r2, r2, #15
 8001a76:	4295      	cmp	r5, r2
 8001a78:	d366      	bcc.n	8001b48 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a7a:	6822      	ldr	r2, [r4, #0]
 8001a7c:	0751      	lsls	r1, r2, #29
 8001a7e:	d46c      	bmi.n	8001b5a <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a80:	0713      	lsls	r3, r2, #28
 8001a82:	d507      	bpl.n	8001a94 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001a84:	4a3a      	ldr	r2, [pc, #232]	; (8001b70 <HAL_RCC_ClockConfig+0x128>)
 8001a86:	6921      	ldr	r1, [r4, #16]
 8001a88:	6893      	ldr	r3, [r2, #8]
 8001a8a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001a8e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001a92:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001a94:	f7ff ffaa 	bl	80019ec <HAL_RCC_GetSysClockFreq>
 8001a98:	4b35      	ldr	r3, [pc, #212]	; (8001b70 <HAL_RCC_ClockConfig+0x128>)
 8001a9a:	4a36      	ldr	r2, [pc, #216]	; (8001b74 <HAL_RCC_ClockConfig+0x12c>)
 8001a9c:	689b      	ldr	r3, [r3, #8]
 8001a9e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001aa2:	5cd3      	ldrb	r3, [r2, r3]
 8001aa4:	40d8      	lsrs	r0, r3
 8001aa6:	4b34      	ldr	r3, [pc, #208]	; (8001b78 <HAL_RCC_ClockConfig+0x130>)
 8001aa8:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001aaa:	2000      	movs	r0, #0
 8001aac:	f7ff fa58 	bl	8000f60 <HAL_InitTick>
  return HAL_OK;
 8001ab0:	2000      	movs	r0, #0
 8001ab2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ab6:	b2ca      	uxtb	r2, r1
 8001ab8:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f003 030f 	and.w	r3, r3, #15
 8001ac0:	4299      	cmp	r1, r3
 8001ac2:	d1c6      	bne.n	8001a52 <HAL_RCC_ClockConfig+0xa>
 8001ac4:	e7ce      	b.n	8001a64 <HAL_RCC_ClockConfig+0x1c>
 8001ac6:	4b2a      	ldr	r3, [pc, #168]	; (8001b70 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ac8:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001acc:	bf1e      	ittt	ne
 8001ace:	689a      	ldrne	r2, [r3, #8]
 8001ad0:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8001ad4:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ad6:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001ad8:	bf42      	ittt	mi
 8001ada:	689a      	ldrmi	r2, [r3, #8]
 8001adc:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8001ae0:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ae2:	689a      	ldr	r2, [r3, #8]
 8001ae4:	68a0      	ldr	r0, [r4, #8]
 8001ae6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001aea:	4302      	orrs	r2, r0
 8001aec:	609a      	str	r2, [r3, #8]
 8001aee:	e7bc      	b.n	8001a6a <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001af0:	6862      	ldr	r2, [r4, #4]
 8001af2:	4b1f      	ldr	r3, [pc, #124]	; (8001b70 <HAL_RCC_ClockConfig+0x128>)
 8001af4:	2a01      	cmp	r2, #1
 8001af6:	d11d      	bne.n	8001b34 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001afe:	d0a8      	beq.n	8001a52 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b00:	4e1b      	ldr	r6, [pc, #108]	; (8001b70 <HAL_RCC_ClockConfig+0x128>)
 8001b02:	68b3      	ldr	r3, [r6, #8]
 8001b04:	f023 0303 	bic.w	r3, r3, #3
 8001b08:	4313      	orrs	r3, r2
 8001b0a:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8001b0c:	f7ff fa72 	bl	8000ff4 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b10:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001b14:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001b16:	68b3      	ldr	r3, [r6, #8]
 8001b18:	6862      	ldr	r2, [r4, #4]
 8001b1a:	f003 030c 	and.w	r3, r3, #12
 8001b1e:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001b22:	d0a4      	beq.n	8001a6e <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001b24:	f7ff fa66 	bl	8000ff4 <HAL_GetTick>
 8001b28:	1bc0      	subs	r0, r0, r7
 8001b2a:	4540      	cmp	r0, r8
 8001b2c:	d9f3      	bls.n	8001b16 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8001b2e:	2003      	movs	r0, #3
}
 8001b30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b34:	1e91      	subs	r1, r2, #2
 8001b36:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b38:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b3a:	d802      	bhi.n	8001b42 <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b3c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8001b40:	e7dd      	b.n	8001afe <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b42:	f013 0f02 	tst.w	r3, #2
 8001b46:	e7da      	b.n	8001afe <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b48:	b2ea      	uxtb	r2, r5
 8001b4a:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f003 030f 	and.w	r3, r3, #15
 8001b52:	429d      	cmp	r5, r3
 8001b54:	f47f af7d 	bne.w	8001a52 <HAL_RCC_ClockConfig+0xa>
 8001b58:	e78f      	b.n	8001a7a <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b5a:	4905      	ldr	r1, [pc, #20]	; (8001b70 <HAL_RCC_ClockConfig+0x128>)
 8001b5c:	68e0      	ldr	r0, [r4, #12]
 8001b5e:	688b      	ldr	r3, [r1, #8]
 8001b60:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8001b64:	4303      	orrs	r3, r0
 8001b66:	608b      	str	r3, [r1, #8]
 8001b68:	e78a      	b.n	8001a80 <HAL_RCC_ClockConfig+0x38>
 8001b6a:	bf00      	nop
 8001b6c:	40023c00 	.word	0x40023c00
 8001b70:	40023800 	.word	0x40023800
 8001b74:	08015adb 	.word	0x08015adb
 8001b78:	200000dc 	.word	0x200000dc

08001b7c <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8001b7c:	4b01      	ldr	r3, [pc, #4]	; (8001b84 <HAL_RCC_GetHCLKFreq+0x8>)
 8001b7e:	6818      	ldr	r0, [r3, #0]
 8001b80:	4770      	bx	lr
 8001b82:	bf00      	nop
 8001b84:	200000dc 	.word	0x200000dc

08001b88 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001b88:	4b04      	ldr	r3, [pc, #16]	; (8001b9c <HAL_RCC_GetPCLK1Freq+0x14>)
 8001b8a:	4a05      	ldr	r2, [pc, #20]	; (8001ba0 <HAL_RCC_GetPCLK1Freq+0x18>)
 8001b8c:	689b      	ldr	r3, [r3, #8]
 8001b8e:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001b92:	5cd3      	ldrb	r3, [r2, r3]
 8001b94:	4a03      	ldr	r2, [pc, #12]	; (8001ba4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8001b96:	6810      	ldr	r0, [r2, #0]
}
 8001b98:	40d8      	lsrs	r0, r3
 8001b9a:	4770      	bx	lr
 8001b9c:	40023800 	.word	0x40023800
 8001ba0:	08015aeb 	.word	0x08015aeb
 8001ba4:	200000dc 	.word	0x200000dc

08001ba8 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001ba8:	4b04      	ldr	r3, [pc, #16]	; (8001bbc <HAL_RCC_GetPCLK2Freq+0x14>)
 8001baa:	4a05      	ldr	r2, [pc, #20]	; (8001bc0 <HAL_RCC_GetPCLK2Freq+0x18>)
 8001bac:	689b      	ldr	r3, [r3, #8]
 8001bae:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8001bb2:	5cd3      	ldrb	r3, [r2, r3]
 8001bb4:	4a03      	ldr	r2, [pc, #12]	; (8001bc4 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8001bb6:	6810      	ldr	r0, [r2, #0]
}
 8001bb8:	40d8      	lsrs	r0, r3
 8001bba:	4770      	bx	lr
 8001bbc:	40023800 	.word	0x40023800
 8001bc0:	08015aeb 	.word	0x08015aeb
 8001bc4:	200000dc 	.word	0x200000dc

08001bc8 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001bc8:	6803      	ldr	r3, [r0, #0]
 8001bca:	f013 0f05 	tst.w	r3, #5
{
 8001bce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001bd0:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001bd2:	d13c      	bne.n	8001c4e <HAL_RCCEx_PeriphCLKConfig+0x86>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001bd4:	6823      	ldr	r3, [r4, #0]
 8001bd6:	079a      	lsls	r2, r3, #30
 8001bd8:	d530      	bpl.n	8001c3c <HAL_RCCEx_PeriphCLKConfig+0x74>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001bda:	2300      	movs	r3, #0
 8001bdc:	9301      	str	r3, [sp, #4]
 8001bde:	4b44      	ldr	r3, [pc, #272]	; (8001cf0 <HAL_RCCEx_PeriphCLKConfig+0x128>)

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001be0:	4d44      	ldr	r5, [pc, #272]	; (8001cf4 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
    __HAL_RCC_PWR_CLK_ENABLE();
 8001be2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001be4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001be8:	641a      	str	r2, [r3, #64]	; 0x40
 8001bea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bf0:	9301      	str	r3, [sp, #4]
 8001bf2:	9b01      	ldr	r3, [sp, #4]
    PWR->CR |= PWR_CR_DBP;
 8001bf4:	682b      	ldr	r3, [r5, #0]
 8001bf6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bfa:	602b      	str	r3, [r5, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001bfc:	f7ff f9fa 	bl	8000ff4 <HAL_GetTick>
 8001c00:	4606      	mov	r6, r0

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001c02:	682b      	ldr	r3, [r5, #0]
 8001c04:	05d9      	lsls	r1, r3, #23
 8001c06:	d54a      	bpl.n	8001c9e <HAL_RCCEx_PeriphCLKConfig+0xd6>
      {
        return HAL_TIMEOUT;
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001c08:	4d39      	ldr	r5, [pc, #228]	; (8001cf0 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 8001c0a:	6f2b      	ldr	r3, [r5, #112]	; 0x70
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001c0c:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001c10:	d14b      	bne.n	8001caa <HAL_RCCEx_PeriphCLKConfig+0xe2>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001c12:	68e3      	ldr	r3, [r4, #12]
 8001c14:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8001c18:	f5b2 7f40 	cmp.w	r2, #768	; 0x300
 8001c1c:	4a34      	ldr	r2, [pc, #208]	; (8001cf0 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 8001c1e:	d163      	bne.n	8001ce8 <HAL_RCCEx_PeriphCLKConfig+0x120>
 8001c20:	6891      	ldr	r1, [r2, #8]
 8001c22:	f023 4070 	bic.w	r0, r3, #4026531840	; 0xf0000000
 8001c26:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 8001c2a:	f420 7040 	bic.w	r0, r0, #768	; 0x300
 8001c2e:	4301      	orrs	r1, r0
 8001c30:	6091      	str	r1, [r2, #8]
 8001c32:	6f11      	ldr	r1, [r2, #112]	; 0x70
 8001c34:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c38:	430b      	orrs	r3, r1
 8001c3a:	6713      	str	r3, [r2, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001c3c:	6820      	ldr	r0, [r4, #0]
 8001c3e:	f010 0008 	ands.w	r0, r0, #8
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8001c42:	bf1f      	itttt	ne
 8001c44:	4b2c      	ldrne	r3, [pc, #176]	; (8001cf8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8001c46:	7c22      	ldrbne	r2, [r4, #16]
 8001c48:	601a      	strne	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8001c4a:	2000      	movne	r0, #0
 8001c4c:	e025      	b.n	8001c9a <HAL_RCCEx_PeriphCLKConfig+0xd2>
    __HAL_RCC_PLLI2S_DISABLE();
 8001c4e:	4d2b      	ldr	r5, [pc, #172]	; (8001cfc <HAL_RCCEx_PeriphCLKConfig+0x134>)
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001c50:	4e27      	ldr	r6, [pc, #156]	; (8001cf0 <HAL_RCCEx_PeriphCLKConfig+0x128>)
    __HAL_RCC_PLLI2S_DISABLE();
 8001c52:	2300      	movs	r3, #0
 8001c54:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8001c56:	f7ff f9cd 	bl	8000ff4 <HAL_GetTick>
 8001c5a:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001c5c:	6833      	ldr	r3, [r6, #0]
 8001c5e:	011b      	lsls	r3, r3, #4
 8001c60:	d415      	bmi.n	8001c8e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8001c62:	68a3      	ldr	r3, [r4, #8]
 8001c64:	6862      	ldr	r2, [r4, #4]
 8001c66:	071b      	lsls	r3, r3, #28
 8001c68:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8001c6c:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
    __HAL_RCC_PLLI2S_ENABLE();
 8001c70:	2301      	movs	r3, #1
 8001c72:	602b      	str	r3, [r5, #0]
    tickstart = HAL_GetTick();
 8001c74:	f7ff f9be 	bl	8000ff4 <HAL_GetTick>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001c78:	4d1d      	ldr	r5, [pc, #116]	; (8001cf0 <HAL_RCCEx_PeriphCLKConfig+0x128>)
    tickstart = HAL_GetTick();
 8001c7a:	4606      	mov	r6, r0
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001c7c:	682b      	ldr	r3, [r5, #0]
 8001c7e:	0118      	lsls	r0, r3, #4
 8001c80:	d4a8      	bmi.n	8001bd4 <HAL_RCCEx_PeriphCLKConfig+0xc>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001c82:	f7ff f9b7 	bl	8000ff4 <HAL_GetTick>
 8001c86:	1b80      	subs	r0, r0, r6
 8001c88:	2802      	cmp	r0, #2
 8001c8a:	d9f7      	bls.n	8001c7c <HAL_RCCEx_PeriphCLKConfig+0xb4>
 8001c8c:	e004      	b.n	8001c98 <HAL_RCCEx_PeriphCLKConfig+0xd0>
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001c8e:	f7ff f9b1 	bl	8000ff4 <HAL_GetTick>
 8001c92:	1bc0      	subs	r0, r0, r7
 8001c94:	2802      	cmp	r0, #2
 8001c96:	d9e1      	bls.n	8001c5c <HAL_RCCEx_PeriphCLKConfig+0x94>
        return HAL_TIMEOUT;
 8001c98:	2003      	movs	r0, #3
}
 8001c9a:	b003      	add	sp, #12
 8001c9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001c9e:	f7ff f9a9 	bl	8000ff4 <HAL_GetTick>
 8001ca2:	1b80      	subs	r0, r0, r6
 8001ca4:	2802      	cmp	r0, #2
 8001ca6:	d9ac      	bls.n	8001c02 <HAL_RCCEx_PeriphCLKConfig+0x3a>
 8001ca8:	e7f6      	b.n	8001c98 <HAL_RCCEx_PeriphCLKConfig+0xd0>
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001caa:	68e2      	ldr	r2, [r4, #12]
 8001cac:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8001cb0:	4293      	cmp	r3, r2
 8001cb2:	d0ae      	beq.n	8001c12 <HAL_RCCEx_PeriphCLKConfig+0x4a>
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001cb4:	6f2b      	ldr	r3, [r5, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_FORCE();
 8001cb6:	4a12      	ldr	r2, [pc, #72]	; (8001d00 <HAL_RCCEx_PeriphCLKConfig+0x138>)
 8001cb8:	2101      	movs	r1, #1
 8001cba:	6011      	str	r1, [r2, #0]
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001cbc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001cc0:	2100      	movs	r1, #0
 8001cc2:	6011      	str	r1, [r2, #0]
      RCC->BDCR = tmpreg1;
 8001cc4:	672b      	str	r3, [r5, #112]	; 0x70
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001cc6:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001cc8:	07da      	lsls	r2, r3, #31
 8001cca:	d5a2      	bpl.n	8001c12 <HAL_RCCEx_PeriphCLKConfig+0x4a>
        tickstart = HAL_GetTick();
 8001ccc:	f7ff f992 	bl	8000ff4 <HAL_GetTick>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cd0:	f241 3788 	movw	r7, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8001cd4:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cd6:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001cd8:	079b      	lsls	r3, r3, #30
 8001cda:	d49a      	bmi.n	8001c12 <HAL_RCCEx_PeriphCLKConfig+0x4a>
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cdc:	f7ff f98a 	bl	8000ff4 <HAL_GetTick>
 8001ce0:	1b80      	subs	r0, r0, r6
 8001ce2:	42b8      	cmp	r0, r7
 8001ce4:	d9f7      	bls.n	8001cd6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
 8001ce6:	e7d7      	b.n	8001c98 <HAL_RCCEx_PeriphCLKConfig+0xd0>
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001ce8:	6891      	ldr	r1, [r2, #8]
 8001cea:	f421 11f8 	bic.w	r1, r1, #2031616	; 0x1f0000
 8001cee:	e79f      	b.n	8001c30 <HAL_RCCEx_PeriphCLKConfig+0x68>
 8001cf0:	40023800 	.word	0x40023800
 8001cf4:	40007000 	.word	0x40007000
 8001cf8:	424711e0 	.word	0x424711e0
 8001cfc:	42470068 	.word	0x42470068
 8001d00:	42470e40 	.word	0x42470e40

08001d04 <HAL_RTC_WaitForSynchro>:
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
  uint32_t tickstart = 0U;

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8001d04:	6802      	ldr	r2, [r0, #0]
{
 8001d06:	b538      	push	{r3, r4, r5, lr}
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8001d08:	68d3      	ldr	r3, [r2, #12]
 8001d0a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8001d0e:	60d3      	str	r3, [r2, #12]
{
 8001d10:	4604      	mov	r4, r0

    /* Get tick */
    tickstart = HAL_GetTick();
 8001d12:	f7ff f96f 	bl	8000ff4 <HAL_GetTick>
 8001d16:	4605      	mov	r5, r0

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8001d18:	6823      	ldr	r3, [r4, #0]
 8001d1a:	68db      	ldr	r3, [r3, #12]
 8001d1c:	069b      	lsls	r3, r3, #26
 8001d1e:	d501      	bpl.n	8001d24 <HAL_RTC_WaitForSynchro+0x20>
    {       
      return HAL_TIMEOUT;
    } 
  }

  return HAL_OK;
 8001d20:	2000      	movs	r0, #0
 8001d22:	bd38      	pop	{r3, r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8001d24:	f7ff f966 	bl	8000ff4 <HAL_GetTick>
 8001d28:	1b40      	subs	r0, r0, r5
 8001d2a:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001d2e:	d9f3      	bls.n	8001d18 <HAL_RTC_WaitForSynchro+0x14>
      return HAL_TIMEOUT;
 8001d30:	2003      	movs	r0, #3
}
 8001d32:	bd38      	pop	{r3, r4, r5, pc}

08001d34 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8001d34:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0U; 
  
  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8001d36:	6803      	ldr	r3, [r0, #0]
 8001d38:	68da      	ldr	r2, [r3, #12]
 8001d3a:	0652      	lsls	r2, r2, #25
{
 8001d3c:	4604      	mov	r4, r0
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8001d3e:	d501      	bpl.n	8001d44 <RTC_EnterInitMode+0x10>
        return HAL_TIMEOUT;
      } 
    }
  }
  
  return HAL_OK;  
 8001d40:	2000      	movs	r0, #0
 8001d42:	bd38      	pop	{r3, r4, r5, pc}
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8001d44:	f04f 32ff 	mov.w	r2, #4294967295
 8001d48:	60da      	str	r2, [r3, #12]
    tickstart = HAL_GetTick();
 8001d4a:	f7ff f953 	bl	8000ff4 <HAL_GetTick>
 8001d4e:	4605      	mov	r5, r0
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8001d50:	6823      	ldr	r3, [r4, #0]
 8001d52:	68db      	ldr	r3, [r3, #12]
 8001d54:	065b      	lsls	r3, r3, #25
 8001d56:	d4f3      	bmi.n	8001d40 <RTC_EnterInitMode+0xc>
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8001d58:	f7ff f94c 	bl	8000ff4 <HAL_GetTick>
 8001d5c:	1b40      	subs	r0, r0, r5
 8001d5e:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8001d62:	d9f5      	bls.n	8001d50 <RTC_EnterInitMode+0x1c>
        return HAL_TIMEOUT;
 8001d64:	2003      	movs	r0, #3
}
 8001d66:	bd38      	pop	{r3, r4, r5, pc}

08001d68 <HAL_RTC_Init>:
{
 8001d68:	b538      	push	{r3, r4, r5, lr}
  if(hrtc == NULL)
 8001d6a:	4604      	mov	r4, r0
 8001d6c:	b1b8      	cbz	r0, 8001d9e <HAL_RTC_Init+0x36>
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8001d6e:	7f43      	ldrb	r3, [r0, #29]
 8001d70:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001d74:	b913      	cbnz	r3, 8001d7c <HAL_RTC_Init+0x14>
    hrtc->Lock = HAL_UNLOCKED;
 8001d76:	7702      	strb	r2, [r0, #28]
    HAL_RTC_MspInit(hrtc);
 8001d78:	f001 fd2e 	bl	80037d8 <HAL_RTC_MspInit>
  hrtc->State = HAL_RTC_STATE_BUSY;  
 8001d7c:	2302      	movs	r3, #2
 8001d7e:	7763      	strb	r3, [r4, #29]
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001d80:	6823      	ldr	r3, [r4, #0]
 8001d82:	22ca      	movs	r2, #202	; 0xca
 8001d84:	625a      	str	r2, [r3, #36]	; 0x24
 8001d86:	2253      	movs	r2, #83	; 0x53
 8001d88:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8001d8a:	4620      	mov	r0, r4
 8001d8c:	f7ff ffd2 	bl	8001d34 <RTC_EnterInitMode>
 8001d90:	6823      	ldr	r3, [r4, #0]
 8001d92:	4605      	mov	r5, r0
 8001d94:	b128      	cbz	r0, 8001da2 <HAL_RTC_Init+0x3a>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001d96:	22ff      	movs	r2, #255	; 0xff
 8001d98:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8001d9a:	2304      	movs	r3, #4
 8001d9c:	7763      	strb	r3, [r4, #29]
     return HAL_ERROR;
 8001d9e:	2501      	movs	r5, #1
 8001da0:	e02e      	b.n	8001e00 <HAL_RTC_Init+0x98>
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8001da2:	689a      	ldr	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8001da4:	6920      	ldr	r0, [r4, #16]
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8001da6:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 8001daa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001dae:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8001db0:	6862      	ldr	r2, [r4, #4]
 8001db2:	6899      	ldr	r1, [r3, #8]
 8001db4:	4302      	orrs	r2, r0
 8001db6:	6960      	ldr	r0, [r4, #20]
 8001db8:	4302      	orrs	r2, r0
 8001dba:	430a      	orrs	r2, r1
 8001dbc:	609a      	str	r2, [r3, #8]
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8001dbe:	68e2      	ldr	r2, [r4, #12]
 8001dc0:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8001dc2:	691a      	ldr	r2, [r3, #16]
 8001dc4:	68a1      	ldr	r1, [r4, #8]
 8001dc6:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001dca:	611a      	str	r2, [r3, #16]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT; 
 8001dcc:	68da      	ldr	r2, [r3, #12]
 8001dce:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001dd2:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8001dd4:	689b      	ldr	r3, [r3, #8]
 8001dd6:	069b      	lsls	r3, r3, #26
 8001dd8:	d405      	bmi.n	8001de6 <HAL_RTC_Init+0x7e>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8001dda:	4620      	mov	r0, r4
 8001ddc:	f7ff ff92 	bl	8001d04 <HAL_RTC_WaitForSynchro>
 8001de0:	b108      	cbz	r0, 8001de6 <HAL_RTC_Init+0x7e>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001de2:	6823      	ldr	r3, [r4, #0]
 8001de4:	e7d7      	b.n	8001d96 <HAL_RTC_Init+0x2e>
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8001de6:	6823      	ldr	r3, [r4, #0]
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType); 
 8001de8:	69a1      	ldr	r1, [r4, #24]
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8001dea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001dec:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001df0:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType); 
 8001df2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001df4:	430a      	orrs	r2, r1
 8001df6:	641a      	str	r2, [r3, #64]	; 0x40
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 8001df8:	22ff      	movs	r2, #255	; 0xff
 8001dfa:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	7763      	strb	r3, [r4, #29]
}
 8001e00:	4628      	mov	r0, r5
 8001e02:	bd38      	pop	{r3, r4, r5, pc}

08001e04 <RTC_ByteToBcd2>:
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
  uint32_t bcdhigh = 0U;
 8001e04:	2300      	movs	r3, #0
  
  while(Value >= 10U)
 8001e06:	2809      	cmp	r0, #9
 8001e08:	d803      	bhi.n	8001e12 <RTC_ByteToBcd2+0xe>
  {
    bcdhigh++;
    Value -= 10U;
  }
  
  return  ((uint8_t)(bcdhigh << 4U) | Value);
 8001e0a:	ea40 1003 	orr.w	r0, r0, r3, lsl #4
}
 8001e0e:	b2c0      	uxtb	r0, r0
 8001e10:	4770      	bx	lr
    Value -= 10U;
 8001e12:	380a      	subs	r0, #10
    bcdhigh++;
 8001e14:	3301      	adds	r3, #1
    Value -= 10U;
 8001e16:	b2c0      	uxtb	r0, r0
 8001e18:	e7f5      	b.n	8001e06 <RTC_ByteToBcd2+0x2>

08001e1a <HAL_RTC_SetDate>:
{
 8001e1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 __HAL_LOCK(hrtc);
 8001e1c:	7f03      	ldrb	r3, [r0, #28]
 8001e1e:	2b01      	cmp	r3, #1
{
 8001e20:	4605      	mov	r5, r0
 8001e22:	f04f 0602 	mov.w	r6, #2
 __HAL_LOCK(hrtc);
 8001e26:	d030      	beq.n	8001e8a <HAL_RTC_SetDate+0x70>
 8001e28:	2301      	movs	r3, #1
 8001e2a:	7703      	strb	r3, [r0, #28]
  hrtc->State = HAL_RTC_STATE_BUSY; 
 8001e2c:	7746      	strb	r6, [r0, #29]
 8001e2e:	784b      	ldrb	r3, [r1, #1]
 8001e30:	78c8      	ldrb	r0, [r1, #3]
 8001e32:	788e      	ldrb	r6, [r1, #2]
 8001e34:	780c      	ldrb	r4, [r1, #0]
  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8001e36:	2a00      	cmp	r2, #0
 8001e38:	d148      	bne.n	8001ecc <HAL_RTC_SetDate+0xb2>
 8001e3a:	06da      	lsls	r2, r3, #27
 8001e3c:	d503      	bpl.n	8001e46 <HAL_RTC_SetDate+0x2c>
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8001e3e:	f023 0310 	bic.w	r3, r3, #16
 8001e42:	330a      	adds	r3, #10
 8001e44:	704b      	strb	r3, [r1, #1]
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8001e46:	f7ff ffdd 	bl	8001e04 <RTC_ByteToBcd2>
 8001e4a:	4607      	mov	r7, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8001e4c:	7848      	ldrb	r0, [r1, #1]
 8001e4e:	f7ff ffd9 	bl	8001e04 <RTC_ByteToBcd2>
 8001e52:	4602      	mov	r2, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8001e54:	4630      	mov	r0, r6
 8001e56:	f7ff ffd5 	bl	8001e04 <RTC_ByteToBcd2>
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8001e5a:	ea40 3044 	orr.w	r0, r0, r4, lsl #13
 8001e5e:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8001e62:	ea40 2402 	orr.w	r4, r0, r2, lsl #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001e66:	682b      	ldr	r3, [r5, #0]
 8001e68:	22ca      	movs	r2, #202	; 0xca
 8001e6a:	625a      	str	r2, [r3, #36]	; 0x24
 8001e6c:	2253      	movs	r2, #83	; 0x53
 8001e6e:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8001e70:	4628      	mov	r0, r5
 8001e72:	f7ff ff5f 	bl	8001d34 <RTC_EnterInitMode>
 8001e76:	682b      	ldr	r3, [r5, #0]
 8001e78:	4606      	mov	r6, r0
 8001e7a:	b140      	cbz	r0, 8001e8e <HAL_RTC_SetDate+0x74>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 8001e7c:	22ff      	movs	r2, #255	; 0xff
 8001e7e:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001e80:	2304      	movs	r3, #4
 8001e82:	776b      	strb	r3, [r5, #29]
    __HAL_UNLOCK(hrtc);
 8001e84:	2300      	movs	r3, #0
 8001e86:	772b      	strb	r3, [r5, #28]
        return HAL_ERROR;
 8001e88:	2601      	movs	r6, #1
}
 8001e8a:	4630      	mov	r0, r6
 8001e8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8001e8e:	f024 447f 	bic.w	r4, r4, #4278190080	; 0xff000000
 8001e92:	f024 04c0 	bic.w	r4, r4, #192	; 0xc0
 8001e96:	605c      	str	r4, [r3, #4]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;  
 8001e98:	68da      	ldr	r2, [r3, #12]
 8001e9a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001e9e:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8001ea0:	689b      	ldr	r3, [r3, #8]
 8001ea2:	069b      	lsls	r3, r3, #26
 8001ea4:	d40a      	bmi.n	8001ebc <HAL_RTC_SetDate+0xa2>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8001ea6:	4628      	mov	r0, r5
 8001ea8:	f7ff ff2c 	bl	8001d04 <HAL_RTC_WaitForSynchro>
 8001eac:	b130      	cbz	r0, 8001ebc <HAL_RTC_SetDate+0xa2>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8001eae:	682b      	ldr	r3, [r5, #0]
 8001eb0:	22ff      	movs	r2, #255	; 0xff
 8001eb2:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8001eb4:	2304      	movs	r3, #4
 8001eb6:	776b      	strb	r3, [r5, #29]
        __HAL_UNLOCK(hrtc);
 8001eb8:	772e      	strb	r6, [r5, #28]
 8001eba:	e7e5      	b.n	8001e88 <HAL_RTC_SetDate+0x6e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8001ebc:	682b      	ldr	r3, [r5, #0]
 8001ebe:	22ff      	movs	r2, #255	; 0xff
 8001ec0:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_READY ;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	776b      	strb	r3, [r5, #29]
    __HAL_UNLOCK(hrtc);
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	772b      	strb	r3, [r5, #28]
    return HAL_OK;    
 8001eca:	e7de      	b.n	8001e8a <HAL_RTC_SetDate+0x70>
                  (((uint32_t)sDate->Month) << 8U) | \
 8001ecc:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8001ece:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
                  (((uint32_t)sDate->Month) << 8U) | \
 8001ed2:	4330      	orrs	r0, r6
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8001ed4:	ea40 3444 	orr.w	r4, r0, r4, lsl #13
 8001ed8:	e7c5      	b.n	8001e66 <HAL_RTC_SetDate+0x4c>

08001eda <HAL_RTC_SetTime>:
{
 8001eda:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hrtc);
 8001edc:	7f03      	ldrb	r3, [r0, #28]
 8001ede:	2b01      	cmp	r3, #1
{
 8001ee0:	4606      	mov	r6, r0
 8001ee2:	460f      	mov	r7, r1
 8001ee4:	f04f 0502 	mov.w	r5, #2
  __HAL_LOCK(hrtc);
 8001ee8:	d02f      	beq.n	8001f4a <HAL_RTC_SetTime+0x70>
 8001eea:	2301      	movs	r3, #1
 8001eec:	7703      	strb	r3, [r0, #28]
 8001eee:	6803      	ldr	r3, [r0, #0]
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001ef0:	7745      	strb	r5, [r0, #29]
 8001ef2:	7808      	ldrb	r0, [r1, #0]
 8001ef4:	784d      	ldrb	r5, [r1, #1]
 8001ef6:	788c      	ldrb	r4, [r1, #2]
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8001ef8:	689b      	ldr	r3, [r3, #8]
  if(Format == RTC_FORMAT_BIN)
 8001efa:	bb42      	cbnz	r2, 8001f4e <HAL_RTC_SetTime+0x74>
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8001efc:	f013 0340 	ands.w	r3, r3, #64	; 0x40
      sTime->TimeFormat = 0x00U;
 8001f00:	bf08      	it	eq
 8001f02:	70cb      	strbeq	r3, [r1, #3]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8001f04:	f7ff ff7e 	bl	8001e04 <RTC_ByteToBcd2>
 8001f08:	4601      	mov	r1, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8001f0a:	4628      	mov	r0, r5
 8001f0c:	f7ff ff7a 	bl	8001e04 <RTC_ByteToBcd2>
 8001f10:	4602      	mov	r2, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8001f12:	4620      	mov	r0, r4
 8001f14:	f7ff ff76 	bl	8001e04 <RTC_ByteToBcd2>
                        (((uint32_t)sTime->TimeFormat) << 16U));  
 8001f18:	78fb      	ldrb	r3, [r7, #3]
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8001f1a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001f1e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8001f22:	ea40 2402 	orr.w	r4, r0, r2, lsl #8
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001f26:	6833      	ldr	r3, [r6, #0]
 8001f28:	22ca      	movs	r2, #202	; 0xca
 8001f2a:	625a      	str	r2, [r3, #36]	; 0x24
 8001f2c:	2253      	movs	r2, #83	; 0x53
 8001f2e:	625a      	str	r2, [r3, #36]	; 0x24
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8001f30:	4630      	mov	r0, r6
 8001f32:	f7ff feff 	bl	8001d34 <RTC_EnterInitMode>
 8001f36:	6833      	ldr	r3, [r6, #0]
 8001f38:	4605      	mov	r5, r0
 8001f3a:	b1a8      	cbz	r0, 8001f68 <HAL_RTC_SetTime+0x8e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc); 
 8001f3c:	22ff      	movs	r2, #255	; 0xff
 8001f3e:	625a      	str	r2, [r3, #36]	; 0x24
    hrtc->State = HAL_RTC_STATE_ERROR;
 8001f40:	2304      	movs	r3, #4
 8001f42:	7773      	strb	r3, [r6, #29]
    __HAL_UNLOCK(hrtc);
 8001f44:	2300      	movs	r3, #0
 8001f46:	7733      	strb	r3, [r6, #28]
        return HAL_ERROR;
 8001f48:	2501      	movs	r5, #1
}
 8001f4a:	4628      	mov	r0, r5
 8001f4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8001f4e:	f013 0340 	ands.w	r3, r3, #64	; 0x40
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8001f52:	ea4f 2505 	mov.w	r5, r5, lsl #8
      sTime->TimeFormat = 0x00U;
 8001f56:	bf08      	it	eq
 8001f58:	70cb      	strbeq	r3, [r1, #3]
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8001f5a:	ea45 4000 	orr.w	r0, r5, r0, lsl #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8001f5e:	4320      	orrs	r0, r4
              ((uint32_t)(sTime->TimeFormat) << 16U));   
 8001f60:	78cc      	ldrb	r4, [r1, #3]
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8001f62:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8001f66:	e7de      	b.n	8001f26 <HAL_RTC_SetTime+0x4c>
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8001f68:	f004 347f 	and.w	r4, r4, #2139062143	; 0x7f7f7f7f
 8001f6c:	f024 44fe 	bic.w	r4, r4, #2130706432	; 0x7f000000
 8001f70:	601c      	str	r4, [r3, #0]
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8001f72:	689a      	ldr	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8001f74:	6938      	ldr	r0, [r7, #16]
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8001f76:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001f7a:	609a      	str	r2, [r3, #8]
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8001f7c:	68fa      	ldr	r2, [r7, #12]
 8001f7e:	6899      	ldr	r1, [r3, #8]
 8001f80:	4302      	orrs	r2, r0
 8001f82:	430a      	orrs	r2, r1
 8001f84:	609a      	str	r2, [r3, #8]
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;  
 8001f86:	68da      	ldr	r2, [r3, #12]
 8001f88:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001f8c:	60da      	str	r2, [r3, #12]
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8001f8e:	689b      	ldr	r3, [r3, #8]
 8001f90:	069b      	lsls	r3, r3, #26
 8001f92:	d40a      	bmi.n	8001faa <HAL_RTC_SetTime+0xd0>
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8001f94:	4630      	mov	r0, r6
 8001f96:	f7ff feb5 	bl	8001d04 <HAL_RTC_WaitForSynchro>
 8001f9a:	b130      	cbz	r0, 8001faa <HAL_RTC_SetTime+0xd0>
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);  
 8001f9c:	6833      	ldr	r3, [r6, #0]
 8001f9e:	22ff      	movs	r2, #255	; 0xff
 8001fa0:	625a      	str	r2, [r3, #36]	; 0x24
        hrtc->State = HAL_RTC_STATE_ERROR;
 8001fa2:	2304      	movs	r3, #4
 8001fa4:	7773      	strb	r3, [r6, #29]
        __HAL_UNLOCK(hrtc);
 8001fa6:	7735      	strb	r5, [r6, #28]
 8001fa8:	e7ce      	b.n	8001f48 <HAL_RTC_SetTime+0x6e>
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001faa:	6833      	ldr	r3, [r6, #0]
 8001fac:	22ff      	movs	r2, #255	; 0xff
 8001fae:	625a      	str	r2, [r3, #36]	; 0x24
   hrtc->State = HAL_RTC_STATE_READY;
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	7773      	strb	r3, [r6, #29]
   __HAL_UNLOCK(hrtc); 
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	7733      	strb	r3, [r6, #28]
   return HAL_OK;
 8001fb8:	e7c7      	b.n	8001f4a <HAL_RTC_SetTime+0x70>

08001fba <RTC_Bcd2ToByte>:
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
  uint32_t tmp = 0U;
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8001fba:	0903      	lsrs	r3, r0, #4
 8001fbc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  return (tmp + (Value & (uint8_t)0x0F));
 8001fc0:	f000 000f 	and.w	r0, r0, #15
 8001fc4:	eb00 0043 	add.w	r0, r0, r3, lsl #1
}
 8001fc8:	b2c0      	uxtb	r0, r0
 8001fca:	4770      	bx	lr

08001fcc <HAL_RTC_GetTime>:
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8001fcc:	6803      	ldr	r3, [r0, #0]
 8001fce:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8001fd0:	6048      	str	r0, [r1, #4]
{
 8001fd2:	b570      	push	{r4, r5, r6, lr}
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8001fd4:	6918      	ldr	r0, [r3, #16]
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK); 
 8001fd6:	681d      	ldr	r5, [r3, #0]
 8001fd8:	f005 337f 	and.w	r3, r5, #2139062143	; 0x7f7f7f7f
 8001fdc:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8001fe0:	f3c0 000e 	ubfx	r0, r0, #0, #15
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8001fe4:	0c1e      	lsrs	r6, r3, #16
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8001fe6:	6088      	str	r0, [r1, #8]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8001fe8:	f3c3 2406 	ubfx	r4, r3, #8, #7
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8001fec:	f006 003f 	and.w	r0, r6, #63	; 0x3f
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8001ff0:	f005 057f 	and.w	r5, r5, #127	; 0x7f
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U); 
 8001ff4:	f006 0640 	and.w	r6, r6, #64	; 0x40
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 8001ff8:	7008      	strb	r0, [r1, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 8001ffa:	704c      	strb	r4, [r1, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 8001ffc:	708d      	strb	r5, [r1, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U); 
 8001ffe:	70ce      	strb	r6, [r1, #3]
  if(Format == RTC_FORMAT_BIN)
 8002000:	b952      	cbnz	r2, 8002018 <HAL_RTC_GetTime+0x4c>
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8002002:	f7ff ffda 	bl	8001fba <RTC_Bcd2ToByte>
 8002006:	7008      	strb	r0, [r1, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8002008:	4620      	mov	r0, r4
 800200a:	f7ff ffd6 	bl	8001fba <RTC_Bcd2ToByte>
 800200e:	7048      	strb	r0, [r1, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);  
 8002010:	4628      	mov	r0, r5
 8002012:	f7ff ffd2 	bl	8001fba <RTC_Bcd2ToByte>
 8002016:	7088      	strb	r0, [r1, #2]
}
 8002018:	2000      	movs	r0, #0
 800201a:	bd70      	pop	{r4, r5, r6, pc}

0800201c <HAL_RTC_GetDate>:
{
 800201c:	b538      	push	{r3, r4, r5, lr}
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK); 
 800201e:	6803      	ldr	r3, [r0, #0]
 8002020:	685c      	ldr	r4, [r3, #4]
 8002022:	f024 437f 	bic.w	r3, r4, #4278190080	; 0xff000000
 8002026:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 800202a:	0c18      	lsrs	r0, r3, #16
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 800202c:	f3c3 2504 	ubfx	r5, r3, #8, #5
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8002030:	f004 043f 	and.w	r4, r4, #63	; 0x3f
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U); 
 8002034:	f3c3 3342 	ubfx	r3, r3, #13, #3
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 8002038:	70c8      	strb	r0, [r1, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 800203a:	704d      	strb	r5, [r1, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800203c:	708c      	strb	r4, [r1, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U); 
 800203e:	700b      	strb	r3, [r1, #0]
  if(Format == RTC_FORMAT_BIN)
 8002040:	b952      	cbnz	r2, 8002058 <HAL_RTC_GetDate+0x3c>
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8002042:	f7ff ffba 	bl	8001fba <RTC_Bcd2ToByte>
 8002046:	70c8      	strb	r0, [r1, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8002048:	4628      	mov	r0, r5
 800204a:	f7ff ffb6 	bl	8001fba <RTC_Bcd2ToByte>
 800204e:	7048      	strb	r0, [r1, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);  
 8002050:	4620      	mov	r0, r4
 8002052:	f7ff ffb2 	bl	8001fba <RTC_Bcd2ToByte>
 8002056:	7088      	strb	r0, [r1, #2]
}
 8002058:	2000      	movs	r0, #0
 800205a:	bd38      	pop	{r3, r4, r5, pc}

0800205c <HAL_RTCEx_BKUPWrite>:
  uint32_t tmp = 0U;
  
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));
  
  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 800205c:	6803      	ldr	r3, [r0, #0]
 800205e:	3350      	adds	r3, #80	; 0x50
  tmp += (BackupRegister * 4U);
  
  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8002060:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 8002064:	4770      	bx	lr

08002066 <HAL_RTCEx_BKUPRead>:
  uint32_t tmp = 0U;
  
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 8002066:	6803      	ldr	r3, [r0, #0]
 8002068:	3350      	adds	r3, #80	; 0x50
  tmp += (BackupRegister * 4U);
  
  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 800206a:	f853 0021 	ldr.w	r0, [r3, r1, lsl #2]
}
 800206e:	4770      	bx	lr

08002070 <SPI_WaitFlagStateUntilTimeout>:
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, uint32_t State, uint32_t Timeout, uint32_t Tickstart)
{
 8002070:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002074:	9e06      	ldr	r6, [sp, #24]
 8002076:	4604      	mov	r4, r0
 8002078:	4688      	mov	r8, r1
 800207a:	4617      	mov	r7, r2
 800207c:	461d      	mov	r5, r3
  while((((hspi->Instance->SR & Flag) == (Flag)) ? SET : RESET) != State)
 800207e:	6822      	ldr	r2, [r4, #0]
 8002080:	6893      	ldr	r3, [r2, #8]
 8002082:	ea38 0303 	bics.w	r3, r8, r3
 8002086:	bf0c      	ite	eq
 8002088:	2301      	moveq	r3, #1
 800208a:	2300      	movne	r3, #0
 800208c:	429f      	cmp	r7, r3
 800208e:	d102      	bne.n	8002096 <SPI_WaitFlagStateUntilTimeout+0x26>
        return HAL_TIMEOUT;
      }
    }
  }

  return HAL_OK;
 8002090:	2000      	movs	r0, #0
}
 8002092:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(Timeout != HAL_MAX_DELAY)
 8002096:	1c6b      	adds	r3, r5, #1
 8002098:	d0f2      	beq.n	8002080 <SPI_WaitFlagStateUntilTimeout+0x10>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 800209a:	bb55      	cbnz	r5, 80020f2 <SPI_WaitFlagStateUntilTimeout+0x82>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800209c:	6823      	ldr	r3, [r4, #0]
 800209e:	685a      	ldr	r2, [r3, #4]
 80020a0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80020a4:	605a      	str	r2, [r3, #4]
        if((hspi->Init.Mode == SPI_MODE_MASTER)&&((hspi->Init.Direction == SPI_DIRECTION_1LINE)||(hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80020a6:	6862      	ldr	r2, [r4, #4]
 80020a8:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 80020ac:	d10a      	bne.n	80020c4 <SPI_WaitFlagStateUntilTimeout+0x54>
 80020ae:	68a2      	ldr	r2, [r4, #8]
 80020b0:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80020b4:	d002      	beq.n	80020bc <SPI_WaitFlagStateUntilTimeout+0x4c>
 80020b6:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80020ba:	d103      	bne.n	80020c4 <SPI_WaitFlagStateUntilTimeout+0x54>
          __HAL_SPI_DISABLE(hspi);
 80020bc:	681a      	ldr	r2, [r3, #0]
 80020be:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80020c2:	601a      	str	r2, [r3, #0]
        if(hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80020c4:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80020c6:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 80020ca:	d109      	bne.n	80020e0 <SPI_WaitFlagStateUntilTimeout+0x70>
          SPI_RESET_CRC(hspi);
 80020cc:	681a      	ldr	r2, [r3, #0]
 80020ce:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80020d2:	0412      	lsls	r2, r2, #16
 80020d4:	0c12      	lsrs	r2, r2, #16
 80020d6:	601a      	str	r2, [r3, #0]
 80020d8:	681a      	ldr	r2, [r3, #0]
 80020da:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80020de:	601a      	str	r2, [r3, #0]
        hspi->State= HAL_SPI_STATE_READY;
 80020e0:	2301      	movs	r3, #1
 80020e2:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 80020e6:	2300      	movs	r3, #0
 80020e8:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 80020ec:	2003      	movs	r0, #3
 80020ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) >= Timeout))
 80020f2:	f7fe ff7f 	bl	8000ff4 <HAL_GetTick>
 80020f6:	1b80      	subs	r0, r0, r6
 80020f8:	4285      	cmp	r5, r0
 80020fa:	d8c0      	bhi.n	800207e <SPI_WaitFlagStateUntilTimeout+0xe>
 80020fc:	e7ce      	b.n	800209c <SPI_WaitFlagStateUntilTimeout+0x2c>

080020fe <SPI_CheckFlag_BSY>:
  * @param Timeout Timeout duration
  * @param Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_CheckFlag_BSY(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80020fe:	b513      	push	{r0, r1, r4, lr}
  /* Control the BSY flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002100:	460b      	mov	r3, r1
 8002102:	9200      	str	r2, [sp, #0]
 8002104:	2180      	movs	r1, #128	; 0x80
 8002106:	2200      	movs	r2, #0
{
 8002108:	4604      	mov	r4, r0
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800210a:	f7ff ffb1 	bl	8002070 <SPI_WaitFlagStateUntilTimeout>
 800210e:	b120      	cbz	r0, 800211a <SPI_CheckFlag_BSY+0x1c>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002110:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8002112:	f043 0320 	orr.w	r3, r3, #32
 8002116:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_TIMEOUT;
 8002118:	2003      	movs	r0, #3
  }
  return HAL_OK;
}
 800211a:	b002      	add	sp, #8
 800211c:	bd10      	pop	{r4, pc}

0800211e <HAL_SPI_Init>:
{
 800211e:	b510      	push	{r4, lr}
  if(hspi == NULL)
 8002120:	4604      	mov	r4, r0
 8002122:	2800      	cmp	r0, #0
 8002124:	d036      	beq.n	8002194 <HAL_SPI_Init+0x76>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002126:	2300      	movs	r3, #0
 8002128:	6283      	str	r3, [r0, #40]	; 0x28
  if(hspi->State == HAL_SPI_STATE_RESET)
 800212a:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 800212e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002132:	b91b      	cbnz	r3, 800213c <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 8002134:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8002138:	f001 fb5a 	bl	80037f0 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 800213c:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800213e:	68a0      	ldr	r0, [r4, #8]
 8002140:	69a2      	ldr	r2, [r4, #24]
  hspi->State = HAL_SPI_STATE_BUSY;
 8002142:	2302      	movs	r3, #2
 8002144:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8002148:	680b      	ldr	r3, [r1, #0]
 800214a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800214e:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002150:	6863      	ldr	r3, [r4, #4]
 8002152:	4303      	orrs	r3, r0
 8002154:	68e0      	ldr	r0, [r4, #12]
 8002156:	4303      	orrs	r3, r0
 8002158:	6920      	ldr	r0, [r4, #16]
 800215a:	4303      	orrs	r3, r0
 800215c:	6960      	ldr	r0, [r4, #20]
 800215e:	4303      	orrs	r3, r0
 8002160:	69e0      	ldr	r0, [r4, #28]
 8002162:	4303      	orrs	r3, r0
 8002164:	6a20      	ldr	r0, [r4, #32]
 8002166:	4303      	orrs	r3, r0
 8002168:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800216a:	4303      	orrs	r3, r0
 800216c:	f402 7000 	and.w	r0, r2, #512	; 0x200
 8002170:	4303      	orrs	r3, r0
 8002172:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002174:	0c12      	lsrs	r2, r2, #16
 8002176:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002178:	f002 0204 	and.w	r2, r2, #4
 800217c:	431a      	orrs	r2, r3
 800217e:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002180:	69cb      	ldr	r3, [r1, #28]
 8002182:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002186:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002188:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 800218a:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800218c:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800218e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  return HAL_OK;
 8002192:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002194:	2001      	movs	r0, #1
}
 8002196:	bd10      	pop	{r4, pc}

08002198 <HAL_SPI_Transmit>:
{
 8002198:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 800219c:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 800219e:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 80021a2:	2b01      	cmp	r3, #1
{
 80021a4:	4604      	mov	r4, r0
 80021a6:	460d      	mov	r5, r1
 80021a8:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 80021aa:	f000 809c 	beq.w	80022e6 <HAL_SPI_Transmit+0x14e>
 80021ae:	2301      	movs	r3, #1
 80021b0:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 80021b4:	f7fe ff1e 	bl	8000ff4 <HAL_GetTick>
 80021b8:	4607      	mov	r7, r0
  if(hspi->State != HAL_SPI_STATE_READY)
 80021ba:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 80021be:	b2c0      	uxtb	r0, r0
 80021c0:	2801      	cmp	r0, #1
 80021c2:	f040 808e 	bne.w	80022e2 <HAL_SPI_Transmit+0x14a>
  if((pData == NULL ) || (Size == 0))
 80021c6:	2d00      	cmp	r5, #0
 80021c8:	d04e      	beq.n	8002268 <HAL_SPI_Transmit+0xd0>
 80021ca:	f1b8 0f00 	cmp.w	r8, #0
 80021ce:	d04b      	beq.n	8002268 <HAL_SPI_Transmit+0xd0>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80021d0:	2303      	movs	r3, #3
 80021d2:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80021d6:	2300      	movs	r3, #0
 80021d8:	6563      	str	r3, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80021da:	63a3      	str	r3, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 80021dc:	f8a4 8036 	strh.w	r8, [r4, #54]	; 0x36
  hspi->RxXferSize  = 0U;
 80021e0:	87a3      	strh	r3, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80021e2:	87e3      	strh	r3, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80021e4:	6463      	str	r3, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 80021e6:	6423      	str	r3, [r4, #64]	; 0x40
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80021e8:	68a3      	ldr	r3, [r4, #8]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80021ea:	6325      	str	r5, [r4, #48]	; 0x30
  if(hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80021ec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80021f0:	6823      	ldr	r3, [r4, #0]
  hspi->TxXferSize  = Size;
 80021f2:	f8a4 8034 	strh.w	r8, [r4, #52]	; 0x34
    SPI_1LINE_TX(hspi);
 80021f6:	bf02      	ittt	eq
 80021f8:	681a      	ldreq	r2, [r3, #0]
 80021fa:	f442 4280 	orreq.w	r2, r2, #16384	; 0x4000
 80021fe:	601a      	streq	r2, [r3, #0]
  if((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002200:	681a      	ldr	r2, [r3, #0]
 8002202:	0652      	lsls	r2, r2, #25
    __HAL_SPI_ENABLE(hspi);
 8002204:	bf5e      	ittt	pl
 8002206:	681a      	ldrpl	r2, [r3, #0]
 8002208:	f042 0240 	orrpl.w	r2, r2, #64	; 0x40
 800220c:	601a      	strpl	r2, [r3, #0]
  if(hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800220e:	68e2      	ldr	r2, [r4, #12]
 8002210:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8002214:	6862      	ldr	r2, [r4, #4]
 8002216:	d138      	bne.n	800228a <HAL_SPI_Transmit+0xf2>
    if((hspi->Init.Mode == SPI_MODE_SLAVE) || (hspi->TxXferCount == 0x01))
 8002218:	b11a      	cbz	r2, 8002222 <HAL_SPI_Transmit+0x8a>
 800221a:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 800221c:	b292      	uxth	r2, r2
 800221e:	2a01      	cmp	r2, #1
 8002220:	d106      	bne.n	8002230 <HAL_SPI_Transmit+0x98>
          hspi->Instance->DR = *((uint16_t *)pData);
 8002222:	f835 2b02 	ldrh.w	r2, [r5], #2
 8002226:	60da      	str	r2, [r3, #12]
          hspi->TxXferCount--;
 8002228:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800222a:	3b01      	subs	r3, #1
 800222c:	b29b      	uxth	r3, r3
 800222e:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8002230:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8002232:	b29b      	uxth	r3, r3
 8002234:	b993      	cbnz	r3, 800225c <HAL_SPI_Transmit+0xc4>
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, tickstart) != HAL_OK)
 8002236:	9700      	str	r7, [sp, #0]
 8002238:	4633      	mov	r3, r6
 800223a:	2201      	movs	r2, #1
 800223c:	2102      	movs	r1, #2
 800223e:	4620      	mov	r0, r4
 8002240:	f7ff ff16 	bl	8002070 <SPI_WaitFlagStateUntilTimeout>
 8002244:	b978      	cbnz	r0, 8002266 <HAL_SPI_Transmit+0xce>
  if(SPI_CheckFlag_BSY(hspi, Timeout, tickstart) != HAL_OK)
 8002246:	463a      	mov	r2, r7
 8002248:	4631      	mov	r1, r6
 800224a:	4620      	mov	r0, r4
 800224c:	f7ff ff57 	bl	80020fe <SPI_CheckFlag_BSY>
 8002250:	2800      	cmp	r0, #0
 8002252:	d038      	beq.n	80022c6 <HAL_SPI_Transmit+0x12e>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002254:	2320      	movs	r3, #32
 8002256:	6563      	str	r3, [r4, #84]	; 0x54
    errorcode = HAL_ERROR;
 8002258:	2001      	movs	r0, #1
    goto error;
 800225a:	e005      	b.n	8002268 <HAL_SPI_Transmit+0xd0>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800225c:	6823      	ldr	r3, [r4, #0]
 800225e:	689a      	ldr	r2, [r3, #8]
 8002260:	0790      	lsls	r0, r2, #30
 8002262:	d4de      	bmi.n	8002222 <HAL_SPI_Transmit+0x8a>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 8002264:	b94e      	cbnz	r6, 800227a <HAL_SPI_Transmit+0xe2>
          errorcode = HAL_TIMEOUT;
 8002266:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8002268:	2301      	movs	r3, #1
 800226a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800226e:	2300      	movs	r3, #0
 8002270:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8002274:	b004      	add	sp, #16
 8002276:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 800227a:	1c71      	adds	r1, r6, #1
 800227c:	d0d8      	beq.n	8002230 <HAL_SPI_Transmit+0x98>
 800227e:	f7fe feb9 	bl	8000ff4 <HAL_GetTick>
 8002282:	1bc0      	subs	r0, r0, r7
 8002284:	4286      	cmp	r6, r0
 8002286:	d8d3      	bhi.n	8002230 <HAL_SPI_Transmit+0x98>
 8002288:	e7ed      	b.n	8002266 <HAL_SPI_Transmit+0xce>
    if((hspi->Init.Mode == SPI_MODE_SLAVE)|| (hspi->TxXferCount == 0x01))
 800228a:	b11a      	cbz	r2, 8002294 <HAL_SPI_Transmit+0xfc>
 800228c:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 800228e:	b292      	uxth	r2, r2
 8002290:	2a01      	cmp	r2, #1
 8002292:	d106      	bne.n	80022a2 <HAL_SPI_Transmit+0x10a>
        *((__IO uint8_t*)&hspi->Instance->DR) = (*pData);
 8002294:	f815 2b01 	ldrb.w	r2, [r5], #1
 8002298:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 800229a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800229c:	3b01      	subs	r3, #1
 800229e:	b29b      	uxth	r3, r3
 80022a0:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 80022a2:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80022a4:	b29b      	uxth	r3, r3
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d0c5      	beq.n	8002236 <HAL_SPI_Transmit+0x9e>
      if(__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80022aa:	6823      	ldr	r3, [r4, #0]
 80022ac:	689a      	ldr	r2, [r3, #8]
 80022ae:	0792      	lsls	r2, r2, #30
 80022b0:	d4f0      	bmi.n	8002294 <HAL_SPI_Transmit+0xfc>
        if((Timeout == 0U) || ((Timeout != HAL_MAX_DELAY) && ((HAL_GetTick()-tickstart) >=  Timeout)))
 80022b2:	2e00      	cmp	r6, #0
 80022b4:	d0d7      	beq.n	8002266 <HAL_SPI_Transmit+0xce>
 80022b6:	1c73      	adds	r3, r6, #1
 80022b8:	d0f3      	beq.n	80022a2 <HAL_SPI_Transmit+0x10a>
 80022ba:	f7fe fe9b 	bl	8000ff4 <HAL_GetTick>
 80022be:	1bc0      	subs	r0, r0, r7
 80022c0:	4286      	cmp	r6, r0
 80022c2:	d8ee      	bhi.n	80022a2 <HAL_SPI_Transmit+0x10a>
 80022c4:	e7cf      	b.n	8002266 <HAL_SPI_Transmit+0xce>
  if(hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80022c6:	68a3      	ldr	r3, [r4, #8]
 80022c8:	b933      	cbnz	r3, 80022d8 <HAL_SPI_Transmit+0x140>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80022ca:	9303      	str	r3, [sp, #12]
 80022cc:	6823      	ldr	r3, [r4, #0]
 80022ce:	68da      	ldr	r2, [r3, #12]
 80022d0:	9203      	str	r2, [sp, #12]
 80022d2:	689b      	ldr	r3, [r3, #8]
 80022d4:	9303      	str	r3, [sp, #12]
 80022d6:	9b03      	ldr	r3, [sp, #12]
  if(hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80022d8:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 80022da:	3000      	adds	r0, #0
 80022dc:	bf18      	it	ne
 80022de:	2001      	movne	r0, #1
 80022e0:	e7c2      	b.n	8002268 <HAL_SPI_Transmit+0xd0>
 80022e2:	2002      	movs	r0, #2
 80022e4:	e7c0      	b.n	8002268 <HAL_SPI_Transmit+0xd0>
  __HAL_LOCK(hspi);
 80022e6:	2002      	movs	r0, #2
 80022e8:	e7c4      	b.n	8002274 <HAL_SPI_Transmit+0xdc>
	...

080022ec <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80022ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 80022f0:	6806      	ldr	r6, [r0, #0]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 80022f2:	68c2      	ldr	r2, [r0, #12]
  tmpreg = huart->Instance->CR2;
 80022f4:	6933      	ldr	r3, [r6, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80022f6:	69c1      	ldr	r1, [r0, #28]
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 80022f8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  tmpreg |= (uint32_t)huart->Init.StopBits;
 80022fc:	4313      	orrs	r3, r2
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 80022fe:	6133      	str	r3, [r6, #16]
{
 8002300:	4604      	mov	r4, r0
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002302:	6883      	ldr	r3, [r0, #8]
 8002304:	6900      	ldr	r0, [r0, #16]
  tmpreg = huart->Instance->CR1;
 8002306:	68f2      	ldr	r2, [r6, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002308:	4303      	orrs	r3, r0
 800230a:	6960      	ldr	r0, [r4, #20]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 800230c:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002310:	4303      	orrs	r3, r0
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8002312:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002316:	430b      	orrs	r3, r1
 8002318:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 800231a:	60f3      	str	r3, [r6, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 800231c:	6973      	ldr	r3, [r6, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 800231e:	69a2      	ldr	r2, [r4, #24]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8002320:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpreg |= huart->Init.HwFlowCtl;
 8002324:	4313      	orrs	r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002326:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 800232a:	6173      	str	r3, [r6, #20]
 800232c:	4b7a      	ldr	r3, [pc, #488]	; (8002518 <UART_SetConfig+0x22c>)
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800232e:	d17c      	bne.n	800242a <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8002330:	429e      	cmp	r6, r3
 8002332:	d003      	beq.n	800233c <UART_SetConfig+0x50>
 8002334:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002338:	429e      	cmp	r6, r3
 800233a:	d144      	bne.n	80023c6 <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800233c:	f7ff fc34 	bl	8001ba8 <HAL_RCC_GetPCLK2Freq>
 8002340:	2519      	movs	r5, #25
 8002342:	fb05 f300 	mul.w	r3, r5, r0
 8002346:	6860      	ldr	r0, [r4, #4]
 8002348:	f04f 0964 	mov.w	r9, #100	; 0x64
 800234c:	0040      	lsls	r0, r0, #1
 800234e:	fbb3 f3f0 	udiv	r3, r3, r0
 8002352:	fbb3 f3f9 	udiv	r3, r3, r9
 8002356:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800235a:	f7ff fc25 	bl	8001ba8 <HAL_RCC_GetPCLK2Freq>
 800235e:	6863      	ldr	r3, [r4, #4]
 8002360:	4368      	muls	r0, r5
 8002362:	005b      	lsls	r3, r3, #1
 8002364:	fbb0 f7f3 	udiv	r7, r0, r3
 8002368:	f7ff fc1e 	bl	8001ba8 <HAL_RCC_GetPCLK2Freq>
 800236c:	6863      	ldr	r3, [r4, #4]
 800236e:	4368      	muls	r0, r5
 8002370:	005b      	lsls	r3, r3, #1
 8002372:	fbb0 f3f3 	udiv	r3, r0, r3
 8002376:	fbb3 f3f9 	udiv	r3, r3, r9
 800237a:	fb09 7313 	mls	r3, r9, r3, r7
 800237e:	00db      	lsls	r3, r3, #3
 8002380:	3332      	adds	r3, #50	; 0x32
 8002382:	fbb3 f3f9 	udiv	r3, r3, r9
 8002386:	005b      	lsls	r3, r3, #1
 8002388:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 800238c:	f7ff fc0c 	bl	8001ba8 <HAL_RCC_GetPCLK2Freq>
 8002390:	6862      	ldr	r2, [r4, #4]
 8002392:	4368      	muls	r0, r5
 8002394:	0052      	lsls	r2, r2, #1
 8002396:	fbb0 faf2 	udiv	sl, r0, r2
 800239a:	f7ff fc05 	bl	8001ba8 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800239e:	6863      	ldr	r3, [r4, #4]
 80023a0:	4368      	muls	r0, r5
 80023a2:	005b      	lsls	r3, r3, #1
 80023a4:	fbb0 f3f3 	udiv	r3, r0, r3
 80023a8:	fbb3 f3f9 	udiv	r3, r3, r9
 80023ac:	fb09 a313 	mls	r3, r9, r3, sl
 80023b0:	00db      	lsls	r3, r3, #3
 80023b2:	3332      	adds	r3, #50	; 0x32
 80023b4:	fbb3 f3f9 	udiv	r3, r3, r9
 80023b8:	f003 0307 	and.w	r3, r3, #7
 80023bc:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80023be:	443b      	add	r3, r7
 80023c0:	60b3      	str	r3, [r6, #8]
 80023c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80023c6:	f7ff fbdf 	bl	8001b88 <HAL_RCC_GetPCLK1Freq>
 80023ca:	2519      	movs	r5, #25
 80023cc:	fb05 f300 	mul.w	r3, r5, r0
 80023d0:	6860      	ldr	r0, [r4, #4]
 80023d2:	f04f 0964 	mov.w	r9, #100	; 0x64
 80023d6:	0040      	lsls	r0, r0, #1
 80023d8:	fbb3 f3f0 	udiv	r3, r3, r0
 80023dc:	fbb3 f3f9 	udiv	r3, r3, r9
 80023e0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80023e4:	f7ff fbd0 	bl	8001b88 <HAL_RCC_GetPCLK1Freq>
 80023e8:	6863      	ldr	r3, [r4, #4]
 80023ea:	4368      	muls	r0, r5
 80023ec:	005b      	lsls	r3, r3, #1
 80023ee:	fbb0 f7f3 	udiv	r7, r0, r3
 80023f2:	f7ff fbc9 	bl	8001b88 <HAL_RCC_GetPCLK1Freq>
 80023f6:	6863      	ldr	r3, [r4, #4]
 80023f8:	4368      	muls	r0, r5
 80023fa:	005b      	lsls	r3, r3, #1
 80023fc:	fbb0 f3f3 	udiv	r3, r0, r3
 8002400:	fbb3 f3f9 	udiv	r3, r3, r9
 8002404:	fb09 7313 	mls	r3, r9, r3, r7
 8002408:	00db      	lsls	r3, r3, #3
 800240a:	3332      	adds	r3, #50	; 0x32
 800240c:	fbb3 f3f9 	udiv	r3, r3, r9
 8002410:	005b      	lsls	r3, r3, #1
 8002412:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8002416:	f7ff fbb7 	bl	8001b88 <HAL_RCC_GetPCLK1Freq>
 800241a:	6862      	ldr	r2, [r4, #4]
 800241c:	4368      	muls	r0, r5
 800241e:	0052      	lsls	r2, r2, #1
 8002420:	fbb0 faf2 	udiv	sl, r0, r2
 8002424:	f7ff fbb0 	bl	8001b88 <HAL_RCC_GetPCLK1Freq>
 8002428:	e7b9      	b.n	800239e <UART_SetConfig+0xb2>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 800242a:	429e      	cmp	r6, r3
 800242c:	d002      	beq.n	8002434 <UART_SetConfig+0x148>
 800242e:	4b3b      	ldr	r3, [pc, #236]	; (800251c <UART_SetConfig+0x230>)
 8002430:	429e      	cmp	r6, r3
 8002432:	d140      	bne.n	80024b6 <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002434:	f7ff fbb8 	bl	8001ba8 <HAL_RCC_GetPCLK2Freq>
 8002438:	6867      	ldr	r7, [r4, #4]
 800243a:	2519      	movs	r5, #25
 800243c:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002440:	fb05 f300 	mul.w	r3, r5, r0
 8002444:	00bf      	lsls	r7, r7, #2
 8002446:	fbb3 f3f7 	udiv	r3, r3, r7
 800244a:	fbb3 f3f9 	udiv	r3, r3, r9
 800244e:	011f      	lsls	r7, r3, #4
 8002450:	f7ff fbaa 	bl	8001ba8 <HAL_RCC_GetPCLK2Freq>
 8002454:	6863      	ldr	r3, [r4, #4]
 8002456:	4368      	muls	r0, r5
 8002458:	009b      	lsls	r3, r3, #2
 800245a:	fbb0 f8f3 	udiv	r8, r0, r3
 800245e:	f7ff fba3 	bl	8001ba8 <HAL_RCC_GetPCLK2Freq>
 8002462:	6863      	ldr	r3, [r4, #4]
 8002464:	4368      	muls	r0, r5
 8002466:	009b      	lsls	r3, r3, #2
 8002468:	fbb0 f3f3 	udiv	r3, r0, r3
 800246c:	fbb3 f3f9 	udiv	r3, r3, r9
 8002470:	fb09 8313 	mls	r3, r9, r3, r8
 8002474:	011b      	lsls	r3, r3, #4
 8002476:	3332      	adds	r3, #50	; 0x32
 8002478:	fbb3 f3f9 	udiv	r3, r3, r9
 800247c:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8002480:	f7ff fb92 	bl	8001ba8 <HAL_RCC_GetPCLK2Freq>
 8002484:	6862      	ldr	r2, [r4, #4]
 8002486:	4368      	muls	r0, r5
 8002488:	0092      	lsls	r2, r2, #2
 800248a:	fbb0 faf2 	udiv	sl, r0, r2
 800248e:	f7ff fb8b 	bl	8001ba8 <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002492:	6863      	ldr	r3, [r4, #4]
 8002494:	4368      	muls	r0, r5
 8002496:	009b      	lsls	r3, r3, #2
 8002498:	fbb0 f3f3 	udiv	r3, r0, r3
 800249c:	fbb3 f3f9 	udiv	r3, r3, r9
 80024a0:	fb09 a313 	mls	r3, r9, r3, sl
 80024a4:	011b      	lsls	r3, r3, #4
 80024a6:	3332      	adds	r3, #50	; 0x32
 80024a8:	fbb3 f3f9 	udiv	r3, r3, r9
 80024ac:	f003 030f 	and.w	r3, r3, #15
 80024b0:	ea43 0308 	orr.w	r3, r3, r8
 80024b4:	e783      	b.n	80023be <UART_SetConfig+0xd2>
 80024b6:	f7ff fb67 	bl	8001b88 <HAL_RCC_GetPCLK1Freq>
 80024ba:	6867      	ldr	r7, [r4, #4]
 80024bc:	2519      	movs	r5, #25
 80024be:	f04f 0964 	mov.w	r9, #100	; 0x64
 80024c2:	fb05 f300 	mul.w	r3, r5, r0
 80024c6:	00bf      	lsls	r7, r7, #2
 80024c8:	fbb3 f3f7 	udiv	r3, r3, r7
 80024cc:	fbb3 f3f9 	udiv	r3, r3, r9
 80024d0:	011f      	lsls	r7, r3, #4
 80024d2:	f7ff fb59 	bl	8001b88 <HAL_RCC_GetPCLK1Freq>
 80024d6:	6863      	ldr	r3, [r4, #4]
 80024d8:	4368      	muls	r0, r5
 80024da:	009b      	lsls	r3, r3, #2
 80024dc:	fbb0 f8f3 	udiv	r8, r0, r3
 80024e0:	f7ff fb52 	bl	8001b88 <HAL_RCC_GetPCLK1Freq>
 80024e4:	6863      	ldr	r3, [r4, #4]
 80024e6:	4368      	muls	r0, r5
 80024e8:	009b      	lsls	r3, r3, #2
 80024ea:	fbb0 f3f3 	udiv	r3, r0, r3
 80024ee:	fbb3 f3f9 	udiv	r3, r3, r9
 80024f2:	fb09 8313 	mls	r3, r9, r3, r8
 80024f6:	011b      	lsls	r3, r3, #4
 80024f8:	3332      	adds	r3, #50	; 0x32
 80024fa:	fbb3 f3f9 	udiv	r3, r3, r9
 80024fe:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8002502:	f7ff fb41 	bl	8001b88 <HAL_RCC_GetPCLK1Freq>
 8002506:	6862      	ldr	r2, [r4, #4]
 8002508:	4368      	muls	r0, r5
 800250a:	0092      	lsls	r2, r2, #2
 800250c:	fbb0 faf2 	udiv	sl, r0, r2
 8002510:	f7ff fb3a 	bl	8001b88 <HAL_RCC_GetPCLK1Freq>
 8002514:	e7bd      	b.n	8002492 <UART_SetConfig+0x1a6>
 8002516:	bf00      	nop
 8002518:	40011000 	.word	0x40011000
 800251c:	40011400 	.word	0x40011400

08002520 <HAL_UART_Init>:
{
 8002520:	b510      	push	{r4, lr}
  if(huart == NULL)
 8002522:	4604      	mov	r4, r0
 8002524:	b340      	cbz	r0, 8002578 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 8002526:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800252a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800252e:	b91b      	cbnz	r3, 8002538 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8002530:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8002534:	f001 f990 	bl	8003858 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8002538:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 800253a:	2324      	movs	r3, #36	; 0x24
 800253c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8002540:	68d3      	ldr	r3, [r2, #12]
 8002542:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002546:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8002548:	4620      	mov	r0, r4
 800254a:	f7ff fecf 	bl	80022ec <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800254e:	6823      	ldr	r3, [r4, #0]
 8002550:	691a      	ldr	r2, [r3, #16]
 8002552:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002556:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002558:	695a      	ldr	r2, [r3, #20]
 800255a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800255e:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8002560:	68da      	ldr	r2, [r3, #12]
 8002562:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002566:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002568:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 800256a:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800256c:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800256e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8002572:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8002576:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002578:	2001      	movs	r0, #1
}
 800257a:	bd10      	pop	{r4, pc}

0800257c <Draw_clock_hand>:
double status_degree;

//function definition

void Draw_clock_hand(int xcoordinate,int ycoordinate,uint16_t color)
{
 800257c:	b507      	push	{r0, r1, r2, lr}
	ST7735_draw_line(64,50,xcoordinate,ycoordinate,color);
 800257e:	b2cb      	uxtb	r3, r1
 8002580:	9200      	str	r2, [sp, #0]
 8002582:	2132      	movs	r1, #50	; 0x32
 8002584:	b2c2      	uxtb	r2, r0
 8002586:	2040      	movs	r0, #64	; 0x40
 8002588:	f000 ffc3 	bl	8003512 <ST7735_draw_line>
	//_delay_us(10);
}
 800258c:	b003      	add	sp, #12
 800258e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002592:	0000      	movs	r0, r0
 8002594:	0000      	movs	r0, r0
	...

08002598 <min_x_coordinate_finder>:
	return radian;
}


int min_x_coordinate_finder(uint16_t min,uint16_t radius,double degree)
{
 8002598:	b513      	push	{r0, r1, r4, lr}
 800259a:	ec53 2b10 	vmov	r2, r3, d0
 800259e:	460c      	mov	r4, r1
 80025a0:	e9cd 2300 	strd	r2, r3, [sp]
	int xcoordinate,intermediate;
	double actualdegree;
	double radian;
	actualdegree= (90-(degree*min));
 80025a4:	f7fd ffc6 	bl	8000534 <__aeabi_i2d>
 80025a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80025ac:	f7fe f828 	bl	8000600 <__aeabi_dmul>
 80025b0:	4602      	mov	r2, r0
 80025b2:	460b      	mov	r3, r1
 80025b4:	2000      	movs	r0, #0
 80025b6:	4912      	ldr	r1, [pc, #72]	; (8002600 <min_x_coordinate_finder+0x68>)
 80025b8:	f7fd fe6e 	bl	8000298 <__aeabi_dsub>
	status_degree=actualdegree;
 80025bc:	4b11      	ldr	r3, [pc, #68]	; (8002604 <min_x_coordinate_finder+0x6c>)
 80025be:	e9c3 0100 	strd	r0, r1, [r3]
	radian=(degree*(0.0174));
 80025c2:	a30d      	add	r3, pc, #52	; (adr r3, 80025f8 <min_x_coordinate_finder+0x60>)
 80025c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025c8:	f7fe f81a 	bl	8000600 <__aeabi_dmul>
	radian= degree_to_radian(actualdegree);
	intermediate= radius*(cos(radian));
 80025cc:	ec41 0b10 	vmov	d0, r0, r1
 80025d0:	f003 fa56 	bl	8005a80 <cos>
 80025d4:	ec53 2b10 	vmov	r2, r3, d0
 80025d8:	4620      	mov	r0, r4
 80025da:	e9cd 2300 	strd	r2, r3, [sp]
 80025de:	f7fd ffa9 	bl	8000534 <__aeabi_i2d>
 80025e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80025e6:	f7fe f80b 	bl	8000600 <__aeabi_dmul>
 80025ea:	f7fe fab9 	bl	8000b60 <__aeabi_d2iz>
	xcoordinate= (64+intermediate);
	return xcoordinate;
}
 80025ee:	3040      	adds	r0, #64	; 0x40
 80025f0:	b002      	add	sp, #8
 80025f2:	bd10      	pop	{r4, pc}
 80025f4:	f3af 8000 	nop.w
 80025f8:	3bcd35a8 	.word	0x3bcd35a8
 80025fc:	3f91d14e 	.word	0x3f91d14e
 8002600:	40568000 	.word	0x40568000
 8002604:	200002f0 	.word	0x200002f0

08002608 <min_y_coordinate_finder>:


int min_y_coordinate_finder(uint16_t min,uint16_t radius,double degree)
{
 8002608:	b513      	push	{r0, r1, r4, lr}
 800260a:	ec53 2b10 	vmov	r2, r3, d0
 800260e:	460c      	mov	r4, r1
 8002610:	e9cd 2300 	strd	r2, r3, [sp]
	int ycoordinate,intermediate;
	double actualdegree;
	double radian;
	actualdegree= (90-(degree*min));
 8002614:	f7fd ff8e 	bl	8000534 <__aeabi_i2d>
 8002618:	e9dd 2300 	ldrd	r2, r3, [sp]
 800261c:	f7fd fff0 	bl	8000600 <__aeabi_dmul>
 8002620:	4602      	mov	r2, r0
 8002622:	460b      	mov	r3, r1
 8002624:	2000      	movs	r0, #0
 8002626:	4912      	ldr	r1, [pc, #72]	; (8002670 <min_y_coordinate_finder+0x68>)
 8002628:	f7fd fe36 	bl	8000298 <__aeabi_dsub>
	status_degree=actualdegree;
 800262c:	4b11      	ldr	r3, [pc, #68]	; (8002674 <min_y_coordinate_finder+0x6c>)
 800262e:	e9c3 0100 	strd	r0, r1, [r3]
	radian=(degree*(0.0174));
 8002632:	a30d      	add	r3, pc, #52	; (adr r3, 8002668 <min_y_coordinate_finder+0x60>)
 8002634:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002638:	f7fd ffe2 	bl	8000600 <__aeabi_dmul>
	radian= degree_to_radian(actualdegree);
	intermediate= radius*(sin(radian));
 800263c:	ec41 0b10 	vmov	d0, r0, r1
 8002640:	f003 fa62 	bl	8005b08 <sin>
 8002644:	ec53 2b10 	vmov	r2, r3, d0
 8002648:	4620      	mov	r0, r4
 800264a:	e9cd 2300 	strd	r2, r3, [sp]
 800264e:	f7fd ff71 	bl	8000534 <__aeabi_i2d>
 8002652:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002656:	f7fd ffd3 	bl	8000600 <__aeabi_dmul>
 800265a:	f7fe fa81 	bl	8000b60 <__aeabi_d2iz>
	ycoordinate= (50-intermediate);
	return ycoordinate;
}
 800265e:	f1c0 0032 	rsb	r0, r0, #50	; 0x32
 8002662:	b002      	add	sp, #8
 8002664:	bd10      	pop	{r4, pc}
 8002666:	bf00      	nop
 8002668:	3bcd35a8 	.word	0x3bcd35a8
 800266c:	3f91d14e 	.word	0x3f91d14e
 8002670:	40568000 	.word	0x40568000
 8002674:	200002f0 	.word	0x200002f0

08002678 <sec_x_coordinate_finder>:

int sec_x_coordinate_finder(uint16_t sec,uint16_t radius,double degree)
{
 8002678:	b513      	push	{r0, r1, r4, lr}
 800267a:	ec53 2b10 	vmov	r2, r3, d0
 800267e:	460c      	mov	r4, r1
 8002680:	e9cd 2300 	strd	r2, r3, [sp]
	int ycoordinate,intermediate;
	double actualdegree;
	double radian;
	actualdegree= (90-(degree*sec));
 8002684:	f7fd ff56 	bl	8000534 <__aeabi_i2d>
 8002688:	e9dd 2300 	ldrd	r2, r3, [sp]
 800268c:	f7fd ffb8 	bl	8000600 <__aeabi_dmul>
 8002690:	4602      	mov	r2, r0
 8002692:	460b      	mov	r3, r1
 8002694:	2000      	movs	r0, #0
 8002696:	4910      	ldr	r1, [pc, #64]	; (80026d8 <sec_x_coordinate_finder+0x60>)
 8002698:	f7fd fdfe 	bl	8000298 <__aeabi_dsub>
	radian=(degree*(0.0174));
 800269c:	a30c      	add	r3, pc, #48	; (adr r3, 80026d0 <sec_x_coordinate_finder+0x58>)
 800269e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026a2:	f7fd ffad 	bl	8000600 <__aeabi_dmul>
	radian= degree_to_radian(actualdegree);
	intermediate= radius*(cos(radian));
 80026a6:	ec41 0b10 	vmov	d0, r0, r1
 80026aa:	f003 f9e9 	bl	8005a80 <cos>
 80026ae:	ec53 2b10 	vmov	r2, r3, d0
 80026b2:	4620      	mov	r0, r4
 80026b4:	e9cd 2300 	strd	r2, r3, [sp]
 80026b8:	f7fd ff3c 	bl	8000534 <__aeabi_i2d>
 80026bc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80026c0:	f7fd ff9e 	bl	8000600 <__aeabi_dmul>
 80026c4:	f7fe fa4c 	bl	8000b60 <__aeabi_d2iz>
	ycoordinate= (64+intermediate);
	return ycoordinate;
}
 80026c8:	3040      	adds	r0, #64	; 0x40
 80026ca:	b002      	add	sp, #8
 80026cc:	bd10      	pop	{r4, pc}
 80026ce:	bf00      	nop
 80026d0:	3bcd35a8 	.word	0x3bcd35a8
 80026d4:	3f91d14e 	.word	0x3f91d14e
 80026d8:	40568000 	.word	0x40568000
 80026dc:	00000000 	.word	0x00000000

080026e0 <sec_y_coordinate_finder>:

int sec_y_coordinate_finder(uint16_t sec,uint16_t radius,double degree)
{
 80026e0:	b513      	push	{r0, r1, r4, lr}
 80026e2:	ec53 2b10 	vmov	r2, r3, d0
 80026e6:	460c      	mov	r4, r1
 80026e8:	e9cd 2300 	strd	r2, r3, [sp]
	int ycoordinate,intermediate;
	double actualdegree;
	double radian;
	actualdegree= (90-(degree*sec));
 80026ec:	f7fd ff22 	bl	8000534 <__aeabi_i2d>
 80026f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80026f4:	f7fd ff84 	bl	8000600 <__aeabi_dmul>
 80026f8:	4602      	mov	r2, r0
 80026fa:	460b      	mov	r3, r1
 80026fc:	2000      	movs	r0, #0
 80026fe:	4910      	ldr	r1, [pc, #64]	; (8002740 <sec_y_coordinate_finder+0x60>)
 8002700:	f7fd fdca 	bl	8000298 <__aeabi_dsub>
	radian=(degree*(0.0174));
 8002704:	a30c      	add	r3, pc, #48	; (adr r3, 8002738 <sec_y_coordinate_finder+0x58>)
 8002706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800270a:	f7fd ff79 	bl	8000600 <__aeabi_dmul>
	radian= degree_to_radian(actualdegree);
	intermediate= radius*(sin(radian));
 800270e:	ec41 0b10 	vmov	d0, r0, r1
 8002712:	f003 f9f9 	bl	8005b08 <sin>
 8002716:	ec53 2b10 	vmov	r2, r3, d0
 800271a:	4620      	mov	r0, r4
 800271c:	e9cd 2300 	strd	r2, r3, [sp]
 8002720:	f7fd ff08 	bl	8000534 <__aeabi_i2d>
 8002724:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002728:	f7fd ff6a 	bl	8000600 <__aeabi_dmul>
 800272c:	f7fe fa18 	bl	8000b60 <__aeabi_d2iz>
	ycoordinate= (50-intermediate);
	return ycoordinate;
}
 8002730:	f1c0 0032 	rsb	r0, r0, #50	; 0x32
 8002734:	b002      	add	sp, #8
 8002736:	bd10      	pop	{r4, pc}
 8002738:	3bcd35a8 	.word	0x3bcd35a8
 800273c:	3f91d14e 	.word	0x3f91d14e
 8002740:	40568000 	.word	0x40568000
 8002744:	00000000 	.word	0x00000000

08002748 <hr_x_coordinate_finder>:

int hr_x_coordinate_finder(uint16_t hr,uint16_t radius,double degree)
{
 8002748:	b5d3      	push	{r0, r1, r4, r6, r7, lr}
 800274a:	ec53 2b10 	vmov	r2, r3, d0
 800274e:	460c      	mov	r4, r1
 8002750:	e9cd 2300 	strd	r2, r3, [sp]
	int xcoordinate,intermediate;
	double actualdegree;
	double radian;
	actualdegree= (90-(degree*hr));
 8002754:	f7fd feee 	bl	8000534 <__aeabi_i2d>
 8002758:	e9dd 2300 	ldrd	r2, r3, [sp]
 800275c:	f7fd ff50 	bl	8000600 <__aeabi_dmul>
 8002760:	4602      	mov	r2, r0
 8002762:	460b      	mov	r3, r1
 8002764:	2000      	movs	r0, #0
 8002766:	491a      	ldr	r1, [pc, #104]	; (80027d0 <hr_x_coordinate_finder+0x88>)
 8002768:	f7fd fd96 	bl	8000298 <__aeabi_dsub>
	actualdegree= (actualdegree-((90-status_degree)/12));
 800276c:	4b19      	ldr	r3, [pc, #100]	; (80027d4 <hr_x_coordinate_finder+0x8c>)
	actualdegree= (90-(degree*hr));
 800276e:	4606      	mov	r6, r0
	actualdegree= (actualdegree-((90-status_degree)/12));
 8002770:	e9d3 2300 	ldrd	r2, r3, [r3]
	actualdegree= (90-(degree*hr));
 8002774:	460f      	mov	r7, r1
	actualdegree= (actualdegree-((90-status_degree)/12));
 8002776:	2000      	movs	r0, #0
 8002778:	4915      	ldr	r1, [pc, #84]	; (80027d0 <hr_x_coordinate_finder+0x88>)
 800277a:	f7fd fd8d 	bl	8000298 <__aeabi_dsub>
 800277e:	2200      	movs	r2, #0
 8002780:	4b15      	ldr	r3, [pc, #84]	; (80027d8 <hr_x_coordinate_finder+0x90>)
 8002782:	f7fe f867 	bl	8000854 <__aeabi_ddiv>
 8002786:	4602      	mov	r2, r0
 8002788:	460b      	mov	r3, r1
 800278a:	4630      	mov	r0, r6
 800278c:	4639      	mov	r1, r7
 800278e:	f7fd fd83 	bl	8000298 <__aeabi_dsub>
	radian=(degree*(0.0174));
 8002792:	a30d      	add	r3, pc, #52	; (adr r3, 80027c8 <hr_x_coordinate_finder+0x80>)
 8002794:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002798:	f7fd ff32 	bl	8000600 <__aeabi_dmul>
	radian= degree_to_radian(actualdegree);
	intermediate= radius*(cos(radian));
 800279c:	ec41 0b10 	vmov	d0, r0, r1
 80027a0:	f003 f96e 	bl	8005a80 <cos>
 80027a4:	ec53 2b10 	vmov	r2, r3, d0
 80027a8:	4620      	mov	r0, r4
 80027aa:	e9cd 2300 	strd	r2, r3, [sp]
 80027ae:	f7fd fec1 	bl	8000534 <__aeabi_i2d>
 80027b2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80027b6:	f7fd ff23 	bl	8000600 <__aeabi_dmul>
 80027ba:	f7fe f9d1 	bl	8000b60 <__aeabi_d2iz>
	xcoordinate= (64+intermediate);
	return xcoordinate;
}
 80027be:	3040      	adds	r0, #64	; 0x40
 80027c0:	b002      	add	sp, #8
 80027c2:	bdd0      	pop	{r4, r6, r7, pc}
 80027c4:	f3af 8000 	nop.w
 80027c8:	3bcd35a8 	.word	0x3bcd35a8
 80027cc:	3f91d14e 	.word	0x3f91d14e
 80027d0:	40568000 	.word	0x40568000
 80027d4:	200002f0 	.word	0x200002f0
 80027d8:	40280000 	.word	0x40280000
 80027dc:	00000000 	.word	0x00000000

080027e0 <hr_y_coordinate_finder>:

int hr_y_coordinate_finder(uint16_t hr,uint16_t radius,double degree)
{
 80027e0:	b5d3      	push	{r0, r1, r4, r6, r7, lr}
 80027e2:	ec53 2b10 	vmov	r2, r3, d0
 80027e6:	460c      	mov	r4, r1
 80027e8:	e9cd 2300 	strd	r2, r3, [sp]
	int ycoordinate,intermediate;
	double actualdegree;
	double radian;
	actualdegree= (90-(degree*hr));
 80027ec:	f7fd fea2 	bl	8000534 <__aeabi_i2d>
 80027f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80027f4:	f7fd ff04 	bl	8000600 <__aeabi_dmul>
 80027f8:	4602      	mov	r2, r0
 80027fa:	460b      	mov	r3, r1
 80027fc:	2000      	movs	r0, #0
 80027fe:	491a      	ldr	r1, [pc, #104]	; (8002868 <hr_y_coordinate_finder+0x88>)
 8002800:	f7fd fd4a 	bl	8000298 <__aeabi_dsub>
	actualdegree= (actualdegree-((90-status_degree)/12));
 8002804:	4b19      	ldr	r3, [pc, #100]	; (800286c <hr_y_coordinate_finder+0x8c>)
	actualdegree= (90-(degree*hr));
 8002806:	4606      	mov	r6, r0
	actualdegree= (actualdegree-((90-status_degree)/12));
 8002808:	e9d3 2300 	ldrd	r2, r3, [r3]
	actualdegree= (90-(degree*hr));
 800280c:	460f      	mov	r7, r1
	actualdegree= (actualdegree-((90-status_degree)/12));
 800280e:	2000      	movs	r0, #0
 8002810:	4915      	ldr	r1, [pc, #84]	; (8002868 <hr_y_coordinate_finder+0x88>)
 8002812:	f7fd fd41 	bl	8000298 <__aeabi_dsub>
 8002816:	2200      	movs	r2, #0
 8002818:	4b15      	ldr	r3, [pc, #84]	; (8002870 <hr_y_coordinate_finder+0x90>)
 800281a:	f7fe f81b 	bl	8000854 <__aeabi_ddiv>
 800281e:	4602      	mov	r2, r0
 8002820:	460b      	mov	r3, r1
 8002822:	4630      	mov	r0, r6
 8002824:	4639      	mov	r1, r7
 8002826:	f7fd fd37 	bl	8000298 <__aeabi_dsub>
	radian=(degree*(0.0174));
 800282a:	a30d      	add	r3, pc, #52	; (adr r3, 8002860 <hr_y_coordinate_finder+0x80>)
 800282c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002830:	f7fd fee6 	bl	8000600 <__aeabi_dmul>
	radian= degree_to_radian(actualdegree);
	intermediate= radius*(sin(radian));
 8002834:	ec41 0b10 	vmov	d0, r0, r1
 8002838:	f003 f966 	bl	8005b08 <sin>
 800283c:	ec53 2b10 	vmov	r2, r3, d0
 8002840:	4620      	mov	r0, r4
 8002842:	e9cd 2300 	strd	r2, r3, [sp]
 8002846:	f7fd fe75 	bl	8000534 <__aeabi_i2d>
 800284a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800284e:	f7fd fed7 	bl	8000600 <__aeabi_dmul>
 8002852:	f7fe f985 	bl	8000b60 <__aeabi_d2iz>
	ycoordinate= (50-intermediate);
	return ycoordinate;
}
 8002856:	f1c0 0032 	rsb	r0, r0, #50	; 0x32
 800285a:	b002      	add	sp, #8
 800285c:	bdd0      	pop	{r4, r6, r7, pc}
 800285e:	bf00      	nop
 8002860:	3bcd35a8 	.word	0x3bcd35a8
 8002864:	3f91d14e 	.word	0x3f91d14e
 8002868:	40568000 	.word	0x40568000
 800286c:	200002f0 	.word	0x200002f0
 8002870:	40280000 	.word	0x40280000
 8002874:	00000000 	.word	0x00000000

08002878 <Draw_clock>:




void Draw_clock(uint16_t hr,uint16_t min,uint16_t sec, uint16_t colorHr,uint16_t colorMn,uint16_t colorSc)
{
 8002878:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800287c:	460d      	mov	r5, r1
	
	int hr_x_coordinate,hr_y_coordinate,min_x_coordinate,min_y_coordinate,sec_x_coordinate,sec_y_coordinate;
	
	if(hr>=12 && hr<=24) hr=hr-12;
 800287e:	f1a0 010c 	sub.w	r1, r0, #12
{
 8002882:	4604      	mov	r4, r0
	if(hr>=12 && hr<=24) hr=hr-12;
 8002884:	b289      	uxth	r1, r1
 8002886:	290c      	cmp	r1, #12
 8002888:	bf98      	it	ls
 800288a:	460c      	movls	r4, r1
	
	
		
	if(sec==60)
 800288c:	2a3c      	cmp	r2, #60	; 0x3c
{
 800288e:	4616      	mov	r6, r2
 8002890:	469a      	mov	sl, r3
 8002892:	f8bd 8020 	ldrh.w	r8, [sp, #32]
 8002896:	f8bd 7024 	ldrh.w	r7, [sp, #36]	; 0x24
	if(sec==60)
 800289a:	d109      	bne.n	80028b0 <Draw_clock+0x38>
	{
		sec=0;
		min=min+1;
 800289c:	3501      	adds	r5, #1
 800289e:	b2ad      	uxth	r5, r5
		if(min==60)
 80028a0:	2d3c      	cmp	r5, #60	; 0x3c
		{
			min=0;
			
			hr=hr+1;			
 80028a2:	bf01      	itttt	eq
 80028a4:	3401      	addeq	r4, #1
		sec=0;
 80028a6:	2600      	moveq	r6, #0
			hr=hr+1;			
 80028a8:	b2a4      	uxtheq	r4, r4
			min=0;
 80028aa:	4635      	moveq	r5, r6
		sec=0;
 80028ac:	bf18      	it	ne
 80028ae:	2600      	movne	r6, #0
		}
	}
	
	
	hr_x_coordinate= hr_x_coordinate_finder(hr,HR_RADIUS,30);
 80028b0:	ed9f 0b1b 	vldr	d0, [pc, #108]	; 8002920 <Draw_clock+0xa8>
 80028b4:	2116      	movs	r1, #22
 80028b6:	4620      	mov	r0, r4
 80028b8:	f7ff ff46 	bl	8002748 <hr_x_coordinate_finder>
	hr_y_coordinate= hr_y_coordinate_finder(hr,HR_RADIUS,30);
 80028bc:	ed9f 0b18 	vldr	d0, [pc, #96]	; 8002920 <Draw_clock+0xa8>
	hr_x_coordinate= hr_x_coordinate_finder(hr,HR_RADIUS,30);
 80028c0:	4681      	mov	r9, r0
	hr_y_coordinate= hr_y_coordinate_finder(hr,HR_RADIUS,30);
 80028c2:	2116      	movs	r1, #22
 80028c4:	4620      	mov	r0, r4
 80028c6:	f7ff ff8b 	bl	80027e0 <hr_y_coordinate_finder>
	Draw_clock_hand(hr_x_coordinate,hr_y_coordinate, colorHr);
 80028ca:	4652      	mov	r2, sl
 80028cc:	4601      	mov	r1, r0
 80028ce:	4648      	mov	r0, r9
 80028d0:	f7ff fe54 	bl	800257c <Draw_clock_hand>
	
	//_delay_us(5);
	min_x_coordinate=min_x_coordinate_finder(min,MIN_RADIUS,6);
 80028d4:	ed9f 0b14 	vldr	d0, [pc, #80]	; 8002928 <Draw_clock+0xb0>
 80028d8:	2126      	movs	r1, #38	; 0x26
 80028da:	4628      	mov	r0, r5
 80028dc:	f7ff fe5c 	bl	8002598 <min_x_coordinate_finder>
	min_y_coordinate=min_y_coordinate_finder(min,MIN_RADIUS,6);
 80028e0:	ed9f 0b11 	vldr	d0, [pc, #68]	; 8002928 <Draw_clock+0xb0>
	min_x_coordinate=min_x_coordinate_finder(min,MIN_RADIUS,6);
 80028e4:	4604      	mov	r4, r0
	min_y_coordinate=min_y_coordinate_finder(min,MIN_RADIUS,6);
 80028e6:	2126      	movs	r1, #38	; 0x26
 80028e8:	4628      	mov	r0, r5
 80028ea:	f7ff fe8d 	bl	8002608 <min_y_coordinate_finder>
	Draw_clock_hand(min_x_coordinate,min_y_coordinate, colorMn);
 80028ee:	4642      	mov	r2, r8
 80028f0:	4601      	mov	r1, r0
 80028f2:	4620      	mov	r0, r4
 80028f4:	f7ff fe42 	bl	800257c <Draw_clock_hand>
	
	//_delay_us(5);
	sec_x_coordinate=sec_x_coordinate_finder(sec,SEC_RADIUS,6);
 80028f8:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 8002928 <Draw_clock+0xb0>
 80028fc:	211c      	movs	r1, #28
 80028fe:	4630      	mov	r0, r6
 8002900:	f7ff feba 	bl	8002678 <sec_x_coordinate_finder>
	sec_y_coordinate=sec_y_coordinate_finder(sec,SEC_RADIUS,6);
 8002904:	211c      	movs	r1, #28
	sec_x_coordinate=sec_x_coordinate_finder(sec,SEC_RADIUS,6);
 8002906:	4604      	mov	r4, r0
	sec_y_coordinate=sec_y_coordinate_finder(sec,SEC_RADIUS,6);
 8002908:	ed9f 0b07 	vldr	d0, [pc, #28]	; 8002928 <Draw_clock+0xb0>
 800290c:	4630      	mov	r0, r6
 800290e:	f7ff fee7 	bl	80026e0 <sec_y_coordinate_finder>
	Draw_clock_hand(sec_x_coordinate,sec_y_coordinate, colorSc);
 8002912:	463a      	mov	r2, r7
 8002914:	4601      	mov	r1, r0
 8002916:	4620      	mov	r0, r4


}
 8002918:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	Draw_clock_hand(sec_x_coordinate,sec_y_coordinate, colorSc);
 800291c:	f7ff be2e 	b.w	800257c <Draw_clock_hand>
 8002920:	00000000 	.word	0x00000000
 8002924:	403e0000 	.word	0x403e0000
 8002928:	00000000 	.word	0x00000000
 800292c:	40180000 	.word	0x40180000

08002930 <DelayMicro>:



//--------------------------------------------------
void DelayMicro(__IO uint32_t micros)
{
 8002930:	b082      	sub	sp, #8
micros *= (SystemCoreClock / 1000000) / 9;
 8002932:	4a08      	ldr	r2, [pc, #32]	; (8002954 <DelayMicro+0x24>)
{
 8002934:	9001      	str	r0, [sp, #4]
micros *= (SystemCoreClock / 1000000) / 9;
 8002936:	9b01      	ldr	r3, [sp, #4]
 8002938:	6812      	ldr	r2, [r2, #0]
 800293a:	4907      	ldr	r1, [pc, #28]	; (8002958 <DelayMicro+0x28>)
 800293c:	fbb2 f2f1 	udiv	r2, r2, r1
 8002940:	4353      	muls	r3, r2
 8002942:	9301      	str	r3, [sp, #4]
/* Wait till done */
while (micros--) ;
 8002944:	9b01      	ldr	r3, [sp, #4]
 8002946:	1e5a      	subs	r2, r3, #1
 8002948:	9201      	str	r2, [sp, #4]
 800294a:	2b00      	cmp	r3, #0
 800294c:	d1fa      	bne.n	8002944 <DelayMicro+0x14>
}
 800294e:	b002      	add	sp, #8
 8002950:	4770      	bx	lr
 8002952:	bf00      	nop
 8002954:	200000dc 	.word	0x200000dc
 8002958:	00895440 	.word	0x00895440

0800295c <ds18b20_init_seq>:
 *
 * @param 	None.
 * @return 	1 if succeed, 0 if failed.
 */
uint8_t ds18b20_init_seq(void)
{
 800295c:	b508      	push	{r3, lr}
	HAL_GPIO_WritePin(TXRX_PORT, TXRX_PIN, GPIO_PIN_RESET);
 800295e:	2200      	movs	r2, #0
 8002960:	2180      	movs	r1, #128	; 0x80
 8002962:	4810      	ldr	r0, [pc, #64]	; (80029a4 <ds18b20_init_seq+0x48>)
 8002964:	f7fe feb6 	bl	80016d4 <HAL_GPIO_WritePin>
	DelayMicro(600);
 8002968:	f44f 7016 	mov.w	r0, #600	; 0x258
 800296c:	f7ff ffe0 	bl	8002930 <DelayMicro>
	HAL_GPIO_WritePin(TXRX_PORT, TXRX_PIN, GPIO_PIN_SET);
 8002970:	2180      	movs	r1, #128	; 0x80
 8002972:	2201      	movs	r2, #1
 8002974:	480b      	ldr	r0, [pc, #44]	; (80029a4 <ds18b20_init_seq+0x48>)
 8002976:	f7fe fead 	bl	80016d4 <HAL_GPIO_WritePin>
	DelayMicro(100);
 800297a:	2064      	movs	r0, #100	; 0x64
 800297c:	f7ff ffd8 	bl	8002930 <DelayMicro>
	if (HAL_GPIO_ReadPin(TXRX_PORT, TXRX_PIN) == GPIO_PIN_RESET) {
 8002980:	2180      	movs	r1, #128	; 0x80
 8002982:	4808      	ldr	r0, [pc, #32]	; (80029a4 <ds18b20_init_seq+0x48>)
 8002984:	f7fe fea0 	bl	80016c8 <HAL_GPIO_ReadPin>
 8002988:	b928      	cbnz	r0, 8002996 <ds18b20_init_seq+0x3a>
		DelayMicro(500);
 800298a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800298e:	f7ff ffcf 	bl	8002930 <DelayMicro>
		return 1;
 8002992:	2001      	movs	r0, #1
 8002994:	bd08      	pop	{r3, pc}
	} else {
		DelayMicro(500);
 8002996:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800299a:	f7ff ffc9 	bl	8002930 <DelayMicro>
		return 0;
 800299e:	2000      	movs	r0, #0
	}
}
 80029a0:	bd08      	pop	{r3, pc}
 80029a2:	bf00      	nop
 80029a4:	40020400 	.word	0x40020400

080029a8 <ds18b20_write_byte>:
 *
 * @param 	data: Data to be written.
 * @return  None.
 */
void ds18b20_write_byte(uint8_t data)
{
 80029a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
			HAL_GPIO_WritePin(TXRX_PORT, TXRX_PIN, GPIO_PIN_RESET);
			DelayMicro(3);
			HAL_GPIO_WritePin(TXRX_PORT, TXRX_PIN, GPIO_PIN_SET);
			DelayMicro(90);
		} else {
			HAL_GPIO_WritePin(TXRX_PORT, TXRX_PIN, GPIO_PIN_RESET);
 80029aa:	4e17      	ldr	r6, [pc, #92]	; (8002a08 <ds18b20_write_byte+0x60>)
{
 80029ac:	4607      	mov	r7, r0
	uint8_t data_bit = data & mask;
 80029ae:	f000 0201 	and.w	r2, r0, #1
 80029b2:	2408      	movs	r4, #8
  uint8_t 	mask = 0x01;
 80029b4:	2501      	movs	r5, #1
		if (data_bit) {
 80029b6:	b1c2      	cbz	r2, 80029ea <ds18b20_write_byte+0x42>
			HAL_GPIO_WritePin(TXRX_PORT, TXRX_PIN, GPIO_PIN_RESET);
 80029b8:	2200      	movs	r2, #0
 80029ba:	2180      	movs	r1, #128	; 0x80
 80029bc:	4630      	mov	r0, r6
 80029be:	f7fe fe89 	bl	80016d4 <HAL_GPIO_WritePin>
			DelayMicro(3);
 80029c2:	2003      	movs	r0, #3
 80029c4:	f7ff ffb4 	bl	8002930 <DelayMicro>
			HAL_GPIO_WritePin(TXRX_PORT, TXRX_PIN, GPIO_PIN_SET);
 80029c8:	4630      	mov	r0, r6
 80029ca:	2201      	movs	r2, #1
 80029cc:	2180      	movs	r1, #128	; 0x80
 80029ce:	f7fe fe81 	bl	80016d4 <HAL_GPIO_WritePin>
			DelayMicro(90);
 80029d2:	205a      	movs	r0, #90	; 0x5a
			DelayMicro(90);
			HAL_GPIO_WritePin(TXRX_PORT, TXRX_PIN, GPIO_PIN_SET);
			DelayMicro(3);
		}
		mask = mask << 1;
 80029d4:	006d      	lsls	r5, r5, #1
 80029d6:	3c01      	subs	r4, #1
			DelayMicro(3);
 80029d8:	f7ff ffaa 	bl	8002930 <DelayMicro>
		mask = mask << 1;
 80029dc:	b2ed      	uxtb	r5, r5
	for (i = 0; i < 8; i++) {
 80029de:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
		data_bit = data & mask;
 80029e2:	ea07 0205 	and.w	r2, r7, r5
	for (i = 0; i < 8; i++) {
 80029e6:	d1e6      	bne.n	80029b6 <ds18b20_write_byte+0xe>
	}
}
 80029e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			HAL_GPIO_WritePin(TXRX_PORT, TXRX_PIN, GPIO_PIN_RESET);
 80029ea:	2180      	movs	r1, #128	; 0x80
 80029ec:	4630      	mov	r0, r6
 80029ee:	f7fe fe71 	bl	80016d4 <HAL_GPIO_WritePin>
			DelayMicro(90);
 80029f2:	205a      	movs	r0, #90	; 0x5a
 80029f4:	f7ff ff9c 	bl	8002930 <DelayMicro>
			HAL_GPIO_WritePin(TXRX_PORT, TXRX_PIN, GPIO_PIN_SET);
 80029f8:	4630      	mov	r0, r6
 80029fa:	2201      	movs	r2, #1
 80029fc:	2180      	movs	r1, #128	; 0x80
 80029fe:	f7fe fe69 	bl	80016d4 <HAL_GPIO_WritePin>
			DelayMicro(3);
 8002a02:	2003      	movs	r0, #3
 8002a04:	e7e6      	b.n	80029d4 <ds18b20_write_byte+0x2c>
 8002a06:	bf00      	nop
 8002a08:	40020400 	.word	0x40020400

08002a0c <ds18b20_send_function_cmd>:
{
 8002a0c:	b510      	push	{r4, lr}
 8002a0e:	4604      	mov	r4, r0
	ds18b20_write_byte(cmd);
 8002a10:	f7ff ffca 	bl	80029a8 <ds18b20_write_byte>
	if (cmd == CONVERT_T_CMD) {
 8002a14:	2c44      	cmp	r4, #68	; 0x44
 8002a16:	d106      	bne.n	8002a26 <ds18b20_send_function_cmd+0x1a>
		while(HAL_GPIO_ReadPin(TXRX_PORT, TXRX_PIN) == GPIO_PIN_RESET) {
 8002a18:	4c03      	ldr	r4, [pc, #12]	; (8002a28 <ds18b20_send_function_cmd+0x1c>)
 8002a1a:	2180      	movs	r1, #128	; 0x80
 8002a1c:	4620      	mov	r0, r4
 8002a1e:	f7fe fe53 	bl	80016c8 <HAL_GPIO_ReadPin>
 8002a22:	2800      	cmp	r0, #0
 8002a24:	d0f9      	beq.n	8002a1a <ds18b20_send_function_cmd+0xe>
 8002a26:	bd10      	pop	{r4, pc}
 8002a28:	40020400 	.word	0x40020400

08002a2c <ds18b20_send_rom_cmd>:
	ds18b20_write_byte(cmd);
 8002a2c:	f7ff bfbc 	b.w	80029a8 <ds18b20_write_byte>

08002a30 <ds18b20_read_bit>:
 *
 * @param 	None.
 * @return  1 if succeed, 0 if failed.
 */
uint8_t ds18b20_read_bit(void)
{
 8002a30:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(TXRX_PORT, TXRX_PIN, GPIO_PIN_RESET);
 8002a32:	2200      	movs	r2, #0
 8002a34:	2180      	movs	r1, #128	; 0x80
 8002a36:	480e      	ldr	r0, [pc, #56]	; (8002a70 <ds18b20_read_bit+0x40>)
 8002a38:	f7fe fe4c 	bl	80016d4 <HAL_GPIO_WritePin>
	DelayMicro(2);
 8002a3c:	2002      	movs	r0, #2
 8002a3e:	f7ff ff77 	bl	8002930 <DelayMicro>
	HAL_GPIO_WritePin(TXRX_PORT, TXRX_PIN, GPIO_PIN_SET);
 8002a42:	2201      	movs	r2, #1
 8002a44:	2180      	movs	r1, #128	; 0x80
 8002a46:	480a      	ldr	r0, [pc, #40]	; (8002a70 <ds18b20_read_bit+0x40>)
 8002a48:	f7fe fe44 	bl	80016d4 <HAL_GPIO_WritePin>
	DelayMicro(10);
 8002a4c:	200a      	movs	r0, #10
 8002a4e:	f7ff ff6f 	bl	8002930 <DelayMicro>
	if (HAL_GPIO_ReadPin(TXRX_PORT, TXRX_PIN) == GPIO_PIN_RESET) {
 8002a52:	2180      	movs	r1, #128	; 0x80
 8002a54:	4806      	ldr	r0, [pc, #24]	; (8002a70 <ds18b20_read_bit+0x40>)
 8002a56:	f7fe fe37 	bl	80016c8 <HAL_GPIO_ReadPin>
 8002a5a:	4604      	mov	r4, r0
		DelayMicro(58);
 8002a5c:	203a      	movs	r0, #58	; 0x3a
	if (HAL_GPIO_ReadPin(TXRX_PORT, TXRX_PIN) == GPIO_PIN_RESET) {
 8002a5e:	b91c      	cbnz	r4, 8002a68 <ds18b20_read_bit+0x38>
		DelayMicro(58);
 8002a60:	f7ff ff66 	bl	8002930 <DelayMicro>
		return 0;
 8002a64:	4620      	mov	r0, r4
 8002a66:	bd10      	pop	{r4, pc}
	} else {
		DelayMicro(58);
 8002a68:	f7ff ff62 	bl	8002930 <DelayMicro>
		return 1;
 8002a6c:	2001      	movs	r0, #1
	}
}
 8002a6e:	bd10      	pop	{r4, pc}
 8002a70:	40020400 	.word	0x40020400

08002a74 <ds18b20_read_byte>:
 *
 * @param 	None.
 * @return  One byte of data read from DS18B20.
 */
uint8_t ds18b20_read_byte(void)
{
 8002a74:	b538      	push	{r3, r4, r5, lr}
 8002a76:	2500      	movs	r5, #0
	uint8_t i, data = 0;
 8002a78:	462c      	mov	r4, r5
	for (i = 0; i < 8; i++)
		data |= (ds18b20_read_bit() << i);
 8002a7a:	f7ff ffd9 	bl	8002a30 <ds18b20_read_bit>
 8002a7e:	40a8      	lsls	r0, r5
 8002a80:	3501      	adds	r5, #1
 8002a82:	4304      	orrs	r4, r0
	for (i = 0; i < 8; i++)
 8002a84:	2d08      	cmp	r5, #8
		data |= (ds18b20_read_bit() << i);
 8002a86:	b2e4      	uxtb	r4, r4
	for (i = 0; i < 8; i++)
 8002a88:	d1f7      	bne.n	8002a7a <ds18b20_read_byte+0x6>
	return data;
}
 8002a8a:	4620      	mov	r0, r4
 8002a8c:	bd38      	pop	{r3, r4, r5, pc}
	...

08002a90 <ds18b20_read_temp>:
{
 8002a90:	b570      	push	{r4, r5, r6, lr}
 8002a92:	ed2d 8b02 	vpush	{d8}
	temp_LSB = ds18b20_read_byte();
 8002a96:	f7ff ffed 	bl	8002a74 <ds18b20_read_byte>
 8002a9a:	4604      	mov	r4, r0
	temp_MSB = ds18b20_read_byte();
 8002a9c:	f7ff ffea 	bl	8002a74 <ds18b20_read_byte>
	float temperature = 0.0;
 8002aa0:	ed9f 8a0f 	vldr	s16, [pc, #60]	; 8002ae0 <ds18b20_read_temp+0x50>
	u16_temp = ((temp_MSB << 8) | temp_LSB);
 8002aa4:	ea44 2000 	orr.w	r0, r4, r0, lsl #8
 8002aa8:	b286      	uxth	r6, r0
	uint16_t u16_temp, mask = 1;
 8002aaa:	2501      	movs	r5, #1
	for (k = -4; k < 7; k++) {
 8002aac:	f06f 0403 	mvn.w	r4, #3
		if (u16_temp & mask) {
 8002ab0:	422e      	tst	r6, r5
 8002ab2:	d009      	beq.n	8002ac8 <ds18b20_read_temp+0x38>
			temperature += powf(2,k);
 8002ab4:	ee07 4a90 	vmov	s15, r4
 8002ab8:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8002abc:	eef8 0ae7 	vcvt.f32.s32	s1, s15
 8002ac0:	f003 f86a 	bl	8005b98 <powf>
 8002ac4:	ee38 8a00 	vadd.f32	s16, s16, s0
 8002ac8:	3401      	adds	r4, #1
 8002aca:	b264      	sxtb	r4, r4
		mask = mask << 1;
 8002acc:	006d      	lsls	r5, r5, #1
	for (k = -4; k < 7; k++) {
 8002ace:	2c07      	cmp	r4, #7
		mask = mask << 1;
 8002ad0:	b2ad      	uxth	r5, r5
	for (k = -4; k < 7; k++) {
 8002ad2:	d1ed      	bne.n	8002ab0 <ds18b20_read_temp+0x20>
}
 8002ad4:	eeb0 0a48 	vmov.f32	s0, s16
 8002ad8:	ecbd 8b02 	vpop	{d8}
 8002adc:	bd70      	pop	{r4, r5, r6, pc}
 8002ade:	bf00      	nop
 8002ae0:	00000000 	.word	0x00000000

08002ae4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002ae4:	b530      	push	{r4, r5, lr}
 8002ae6:	b099      	sub	sp, #100	; 0x64
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ae8:	2200      	movs	r2, #0
 8002aea:	4b2d      	ldr	r3, [pc, #180]	; (8002ba0 <SystemClock_Config+0xbc>)
 8002aec:	9200      	str	r2, [sp, #0]
 8002aee:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002af0:	f041 5180 	orr.w	r1, r1, #268435456	; 0x10000000
 8002af4:	6419      	str	r1, [r3, #64]	; 0x40
 8002af6:	6c1b      	ldr	r3, [r3, #64]	; 0x40

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002af8:	492a      	ldr	r1, [pc, #168]	; (8002ba4 <SystemClock_Config+0xc0>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8002afa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002afe:	9300      	str	r3, [sp, #0]
 8002b00:	9b00      	ldr	r3, [sp, #0]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002b02:	9201      	str	r2, [sp, #4]
 8002b04:	680b      	ldr	r3, [r1, #0]
 8002b06:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002b0a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002b0e:	600b      	str	r3, [r1, #0]
 8002b10:	680b      	ldr	r3, [r1, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = 16;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002b12:	9213      	str	r2, [sp, #76]	; 0x4c
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002b14:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002b18:	9301      	str	r3, [sp, #4]
 8002b1a:	9b01      	ldr	r3, [sp, #4]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8002b1c:	2306      	movs	r3, #6
 8002b1e:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002b20:	2301      	movs	r3, #1
 8002b22:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002b24:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8002b26:	2310      	movs	r3, #16
 8002b28:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 16;
 8002b2a:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002b2c:	f44f 73a8 	mov.w	r3, #336	; 0x150
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002b30:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002b32:	9315      	str	r3, [sp, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002b34:	2504      	movs	r5, #4
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002b36:	2307      	movs	r3, #7
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b38:	a80c      	add	r0, sp, #48	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002b3a:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8002b3c:	9516      	str	r5, [sp, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002b3e:	9317      	str	r3, [sp, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b40:	f7fe fdd2 	bl	80016e8 <HAL_RCC_OscConfig>
 8002b44:	b100      	cbz	r0, 8002b48 <SystemClock_Config+0x64>
 8002b46:	e7fe      	b.n	8002b46 <SystemClock_Config+0x62>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002b48:	230f      	movs	r3, #15
 8002b4a:	9302      	str	r3, [sp, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002b4c:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002b4e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002b52:	9006      	str	r0, [sp, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002b54:	4621      	mov	r1, r4
 8002b56:	a802      	add	r0, sp, #8
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002b58:	9403      	str	r4, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002b5a:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002b5c:	f7fe ff74 	bl	8001a48 <HAL_RCC_ClockConfig>
 8002b60:	b100      	cbz	r0, 8002b64 <SystemClock_Config+0x80>
 8002b62:	e7fe      	b.n	8002b62 <SystemClock_Config+0x7e>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002b64:	f44f 7380 	mov.w	r3, #256	; 0x100
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b68:	a807      	add	r0, sp, #28
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002b6a:	9407      	str	r4, [sp, #28]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002b6c:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002b6e:	f7ff f82b 	bl	8001bc8 <HAL_RCCEx_PeriphCLKConfig>
 8002b72:	4604      	mov	r4, r0
 8002b74:	b100      	cbz	r0, 8002b78 <SystemClock_Config+0x94>
 8002b76:	e7fe      	b.n	8002b76 <SystemClock_Config+0x92>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8002b78:	f7ff f800 	bl	8001b7c <HAL_RCC_GetHCLKFreq>
 8002b7c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b80:	fbb0 f0f3 	udiv	r0, r0, r3
 8002b84:	f7fe fca2 	bl	80014cc <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8002b88:	4628      	mov	r0, r5
 8002b8a:	f7fe fcb5 	bl	80014f8 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002b8e:	4622      	mov	r2, r4
 8002b90:	4621      	mov	r1, r4
 8002b92:	f04f 30ff 	mov.w	r0, #4294967295
 8002b96:	f7fe fc65 	bl	8001464 <HAL_NVIC_SetPriority>
}
 8002b9a:	b019      	add	sp, #100	; 0x64
 8002b9c:	bd30      	pop	{r4, r5, pc}
 8002b9e:	bf00      	nop
 8002ba0:	40023800 	.word	0x40023800
 8002ba4:	40007000 	.word	0x40007000

08002ba8 <main>:
 {
 8002ba8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002bac:	b08f      	sub	sp, #60	; 0x3c
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bae:	2400      	movs	r4, #0
  HAL_Init();
 8002bb0:	f7fe f9fa 	bl	8000fa8 <HAL_Init>
  SystemClock_Config();
 8002bb4:	f7ff ff96 	bl	8002ae4 <SystemClock_Config>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bb8:	4b75      	ldr	r3, [pc, #468]	; (8002d90 <main+0x1e8>)
 8002bba:	9405      	str	r4, [sp, #20]
 8002bbc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 8002bbe:	4875      	ldr	r0, [pc, #468]	; (8002d94 <main+0x1ec>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bc0:	f042 0204 	orr.w	r2, r2, #4
 8002bc4:	631a      	str	r2, [r3, #48]	; 0x30
 8002bc6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002bc8:	f002 0204 	and.w	r2, r2, #4
 8002bcc:	9205      	str	r2, [sp, #20]
 8002bce:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002bd0:	9406      	str	r4, [sp, #24]
 8002bd2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002bd4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002bd8:	631a      	str	r2, [r3, #48]	; 0x30
 8002bda:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002bdc:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8002be0:	9206      	str	r2, [sp, #24]
 8002be2:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002be4:	9407      	str	r4, [sp, #28]
 8002be6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002be8:	f042 0201 	orr.w	r2, r2, #1
 8002bec:	631a      	str	r2, [r3, #48]	; 0x30
 8002bee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002bf0:	f002 0201 	and.w	r2, r2, #1
 8002bf4:	9207      	str	r2, [sp, #28]
 8002bf6:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002bf8:	9408      	str	r4, [sp, #32]
 8002bfa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002bfc:	f042 0202 	orr.w	r2, r2, #2
 8002c00:	631a      	str	r2, [r3, #48]	; 0x30
 8002c02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c04:	f003 0302 	and.w	r3, r3, #2
 8002c08:	9308      	str	r3, [sp, #32]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 8002c0a:	4622      	mov	r2, r4
 8002c0c:	2107      	movs	r1, #7
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c0e:	9b08      	ldr	r3, [sp, #32]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 8002c10:	f7fe fd60 	bl	80016d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002c14:	4622      	mov	r2, r4
 8002c16:	2120      	movs	r1, #32
 8002c18:	485f      	ldr	r0, [pc, #380]	; (8002d98 <main+0x1f0>)
 8002c1a:	f7fe fd5b 	bl	80016d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DS18B20_GPIO_Port, DS18B20_Pin, GPIO_PIN_RESET);
 8002c1e:	4622      	mov	r2, r4
 8002c20:	2180      	movs	r1, #128	; 0x80
 8002c22:	485e      	ldr	r0, [pc, #376]	; (8002d9c <main+0x1f4>)
 8002c24:	f7fe fd56 	bl	80016d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002c28:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002c2c:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002c2e:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002c30:	4b5b      	ldr	r3, [pc, #364]	; (8002da0 <main+0x1f8>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002c32:	4858      	ldr	r0, [pc, #352]	; (8002d94 <main+0x1ec>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002c34:	930a      	str	r3, [sp, #40]	; 0x28

  /*Configure GPIO pins : PC0 PC1 PC2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c36:	2501      	movs	r5, #1
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c38:	940b      	str	r4, [sp, #44]	; 0x2c
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002c3a:	f7fe fc6f 	bl	800151c <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8002c3e:	2307      	movs	r3, #7
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c40:	a909      	add	r1, sp, #36	; 0x24
 8002c42:	4854      	ldr	r0, [pc, #336]	; (8002d94 <main+0x1ec>)
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8002c44:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c46:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c48:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c4a:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002c4c:	f7fe fc66 	bl	800151c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002c50:	2320      	movs	r3, #32
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002c52:	a909      	add	r1, sp, #36	; 0x24
 8002c54:	4850      	ldr	r0, [pc, #320]	; (8002d98 <main+0x1f0>)
  GPIO_InitStruct.Pin = LD2_Pin;
 8002c56:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c58:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c5a:	940b      	str	r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c5c:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002c5e:	f7fe fc5d 	bl	800151c <HAL_GPIO_Init>

  /*Configure GPIO pin : DS18B20_Pin */
  GPIO_InitStruct.Pin = DS18B20_Pin;
 8002c62:	2380      	movs	r3, #128	; 0x80
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_PULLUP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(DS18B20_GPIO_Port, &GPIO_InitStruct);
 8002c64:	484d      	ldr	r0, [pc, #308]	; (8002d9c <main+0x1f4>)
  GPIO_InitStruct.Pin = DS18B20_Pin;
 8002c66:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(DS18B20_GPIO_Port, &GPIO_InitStruct);
 8002c68:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c6a:	950a      	str	r5, [sp, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002c6c:	950b      	str	r5, [sp, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c6e:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(DS18B20_GPIO_Port, &GPIO_InitStruct);
 8002c70:	f7fe fc54 	bl	800151c <HAL_GPIO_Init>
  huart2.Instance = USART2;
 8002c74:	484b      	ldr	r0, [pc, #300]	; (8002da4 <main+0x1fc>)
  huart2.Init.BaudRate = 115200;
 8002c76:	4b4c      	ldr	r3, [pc, #304]	; (8002da8 <main+0x200>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002c78:	6084      	str	r4, [r0, #8]
  huart2.Init.BaudRate = 115200;
 8002c7a:	f44f 3ae1 	mov.w	sl, #115200	; 0x1c200
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002c7e:	260c      	movs	r6, #12
  huart2.Init.BaudRate = 115200;
 8002c80:	e880 0408 	stmia.w	r0, {r3, sl}
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002c84:	60c4      	str	r4, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002c86:	6104      	str	r4, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002c88:	6146      	str	r6, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c8a:	6184      	str	r4, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c8c:	61c4      	str	r4, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002c8e:	f7ff fc47 	bl	8002520 <HAL_UART_Init>
 8002c92:	b100      	cbz	r0, 8002c96 <main+0xee>
 8002c94:	e7fe      	b.n	8002c94 <main+0xec>
  hspi2.Instance = SPI2;
 8002c96:	4b45      	ldr	r3, [pc, #276]	; (8002dac <main+0x204>)
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002c98:	4a45      	ldr	r2, [pc, #276]	; (8002db0 <main+0x208>)
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002c9a:	6098      	str	r0, [r3, #8]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002c9c:	f44f 7982 	mov.w	r9, #260	; 0x104
 8002ca0:	e883 0204 	stmia.w	r3, {r2, r9}
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8002ca4:	2202      	movs	r2, #2
 8002ca6:	611a      	str	r2, [r3, #16]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002ca8:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002cac:	60d8      	str	r0, [r3, #12]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002cae:	6158      	str	r0, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002cb0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002cb2:	61d8      	str	r0, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002cb4:	6218      	str	r0, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002cb6:	6258      	str	r0, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002cb8:	6298      	str	r0, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002cba:	220a      	movs	r2, #10
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002cbc:	4618      	mov	r0, r3
  hspi2.Init.CRCPolynomial = 10;
 8002cbe:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002cc0:	f7ff fa2d 	bl	800211e <HAL_SPI_Init>
 8002cc4:	4605      	mov	r5, r0
 8002cc6:	b100      	cbz	r0, 8002cca <main+0x122>
 8002cc8:	e7fe      	b.n	8002cc8 <main+0x120>
  hrtc.Instance = RTC;
 8002cca:	4c3a      	ldr	r4, [pc, #232]	; (8002db4 <main+0x20c>)
 8002ccc:	4b3a      	ldr	r3, [pc, #232]	; (8002db8 <main+0x210>)
 8002cce:	6023      	str	r3, [r4, #0]
if(HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_DR0) != 0x32F2){
 8002cd0:	4601      	mov	r1, r0
 8002cd2:	4620      	mov	r0, r4
 8002cd4:	f7ff f9c7 	bl	8002066 <HAL_RTCEx_BKUPRead>
 8002cd8:	f243 27f2 	movw	r7, #13042	; 0x32f2
 8002cdc:	42b8      	cmp	r0, r7
 8002cde:	d033      	beq.n	8002d48 <main+0x1a0>
  hrtc.Init.AsynchPrediv = 127;
 8002ce0:	237f      	movs	r3, #127	; 0x7f
 8002ce2:	60a3      	str	r3, [r4, #8]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002ce4:	4620      	mov	r0, r4
  hrtc.Init.SynchPrediv = 255;
 8002ce6:	23ff      	movs	r3, #255	; 0xff
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002ce8:	6065      	str	r5, [r4, #4]
  hrtc.Init.SynchPrediv = 255;
 8002cea:	60e3      	str	r3, [r4, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002cec:	6125      	str	r5, [r4, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002cee:	6165      	str	r5, [r4, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002cf0:	61a5      	str	r5, [r4, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002cf2:	f7ff f839 	bl	8001d68 <HAL_RTC_Init>
 8002cf6:	4602      	mov	r2, r0
 8002cf8:	b100      	cbz	r0, 8002cfc <main+0x154>
 8002cfa:	e7fe      	b.n	8002cfa <main+0x152>
  sTime.Minutes = 0;
 8002cfc:	f88d 0025 	strb.w	r0, [sp, #37]	; 0x25
  sTime.Seconds = 0;
 8002d00:	f88d 0026 	strb.w	r0, [sp, #38]	; 0x26
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002d04:	900c      	str	r0, [sp, #48]	; 0x30
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002d06:	900d      	str	r0, [sp, #52]	; 0x34
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8002d08:	a909      	add	r1, sp, #36	; 0x24
 8002d0a:	4620      	mov	r0, r4
  sTime.Hours = 12;
 8002d0c:	f88d 6024 	strb.w	r6, [sp, #36]	; 0x24
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8002d10:	f7ff f8e3 	bl	8001eda <HAL_RTC_SetTime>
 8002d14:	4602      	mov	r2, r0
 8002d16:	b100      	cbz	r0, 8002d1a <main+0x172>
 8002d18:	e7fe      	b.n	8002d18 <main+0x170>
  sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY;
 8002d1a:	2303      	movs	r3, #3
 8002d1c:	f88d 3010 	strb.w	r3, [sp, #16]
  sDate.Month = RTC_MONTH_JUNE;
 8002d20:	2306      	movs	r3, #6
 8002d22:	f88d 3011 	strb.w	r3, [sp, #17]
  sDate.Date = 13;
 8002d26:	230d      	movs	r3, #13
 8002d28:	f88d 3012 	strb.w	r3, [sp, #18]
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8002d2c:	a904      	add	r1, sp, #16
  sDate.Year = 18;
 8002d2e:	2312      	movs	r3, #18
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8002d30:	4620      	mov	r0, r4
  sDate.Year = 18;
 8002d32:	f88d 3013 	strb.w	r3, [sp, #19]
  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8002d36:	f7ff f870 	bl	8001e1a <HAL_RTC_SetDate>
 8002d3a:	4601      	mov	r1, r0
 8002d3c:	b100      	cbz	r0, 8002d40 <main+0x198>
 8002d3e:	e7fe      	b.n	8002d3e <main+0x196>
    HAL_RTCEx_BKUPWrite(&hrtc,RTC_BKP_DR0,0x32F2);
 8002d40:	463a      	mov	r2, r7
 8002d42:	4620      	mov	r0, r4
 8002d44:	f7ff f98a 	bl	800205c <HAL_RTCEx_BKUPWrite>
  hadc1.Instance = ADC1;
 8002d48:	4c1c      	ldr	r4, [pc, #112]	; (8002dbc <main+0x214>)
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002d4a:	4b1d      	ldr	r3, [pc, #116]	; (8002dc0 <main+0x218>)
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002d4c:	4a1d      	ldr	r2, [pc, #116]	; (8002dc4 <main+0x21c>)
 8002d4e:	62a2      	str	r2, [r4, #40]	; 0x28
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002d50:	f44f 3880 	mov.w	r8, #65536	; 0x10000
  hadc1.Init.NbrOfConversion = 1;
 8002d54:	2501      	movs	r5, #1
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8002d56:	e884 0108 	stmia.w	r4, {r3, r8}
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002d5a:	4620      	mov	r0, r4
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002d5c:	2300      	movs	r3, #0
 8002d5e:	60a3      	str	r3, [r4, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002d60:	6123      	str	r3, [r4, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002d62:	61a3      	str	r3, [r4, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002d64:	6223      	str	r3, [r4, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002d66:	62e3      	str	r3, [r4, #44]	; 0x2c
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002d68:	60e3      	str	r3, [r4, #12]
  hadc1.Init.NbrOfConversion = 1;
 8002d6a:	61e5      	str	r5, [r4, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002d6c:	6323      	str	r3, [r4, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002d6e:	6165      	str	r5, [r4, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002d70:	f7fe f95a 	bl	8001028 <HAL_ADC_Init>
 8002d74:	b100      	cbz	r0, 8002d78 <main+0x1d0>
 8002d76:	e7fe      	b.n	8002d76 <main+0x1ce>
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8002d78:	2310      	movs	r3, #16
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8002d7a:	900b      	str	r0, [sp, #44]	; 0x2c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002d7c:	a909      	add	r1, sp, #36	; 0x24
 8002d7e:	4620      	mov	r0, r4
  sConfig.Rank = 1;
 8002d80:	950a      	str	r5, [sp, #40]	; 0x28
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8002d82:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002d84:	f7fe fac6 	bl	8001314 <HAL_ADC_ConfigChannel>
 8002d88:	4605      	mov	r5, r0
 8002d8a:	b1e8      	cbz	r0, 8002dc8 <main+0x220>
 8002d8c:	e7fe      	b.n	8002d8c <main+0x1e4>
 8002d8e:	bf00      	nop
 8002d90:	40023800 	.word	0x40023800
 8002d94:	40020800 	.word	0x40020800
 8002d98:	40020000 	.word	0x40020000
 8002d9c:	40020400 	.word	0x40020400
 8002da0:	10210000 	.word	0x10210000
 8002da4:	20000428 	.word	0x20000428
 8002da8:	40004400 	.word	0x40004400
 8002dac:	200002fc 	.word	0x200002fc
 8002db0:	40003800 	.word	0x40003800
 8002db4:	20000400 	.word	0x20000400
 8002db8:	40002800 	.word	0x40002800
 8002dbc:	200003b4 	.word	0x200003b4
 8002dc0:	40012000 	.word	0x40012000
 8002dc4:	0f000001 	.word	0x0f000001
  ST7735_WriteString(5, 5, "STM32F401 Saat", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8002dc8:	4cbe      	ldr	r4, [pc, #760]	; (80030c4 <main+0x51c>)
	  sprintf(strtxt,"Loading:%03d",yzd+1);
 8002dca:	f8df 8368 	ldr.w	r8, [pc, #872]	; 8003134 <main+0x58c>
  ST7735_WriteString(5, 5, "STM32F401 Saat", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8002dce:	f64f 76ff 	movw	r6, #65535	; 0xffff
  ST7735_Init();
 8002dd2:	f000 fab7 	bl	8003344 <ST7735_Init>
  ST7735_FillScreen(ST7735_BLACK);
 8002dd6:	4628      	mov	r0, r5
 8002dd8:	f000 fb67 	bl	80034aa <ST7735_FillScreen>
  ST7735_WriteString(5, 5, "STM32F401 Saat", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8002ddc:	9601      	str	r6, [sp, #4]
 8002dde:	9502      	str	r5, [sp, #8]
 8002de0:	6863      	ldr	r3, [r4, #4]
 8002de2:	9300      	str	r3, [sp, #0]
 8002de4:	2105      	movs	r1, #5
 8002de6:	4608      	mov	r0, r1
 8002de8:	6823      	ldr	r3, [r4, #0]
 8002dea:	4ab7      	ldr	r2, [pc, #732]	; (80030c8 <main+0x520>)
 8002dec:	f000 faef 	bl	80033ce <ST7735_WriteString>
  HAL_Delay(250);
 8002df0:	20fa      	movs	r0, #250	; 0xfa
 8002df2:	f7fe f905 	bl	8001000 <HAL_Delay>
  ST7735_WriteString(5, 15, "uygulamasi", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8002df6:	9601      	str	r6, [sp, #4]
 8002df8:	9502      	str	r5, [sp, #8]
 8002dfa:	6863      	ldr	r3, [r4, #4]
 8002dfc:	9300      	str	r3, [sp, #0]
 8002dfe:	6823      	ldr	r3, [r4, #0]
 8002e00:	4ab2      	ldr	r2, [pc, #712]	; (80030cc <main+0x524>)
 8002e02:	210f      	movs	r1, #15
 8002e04:	2005      	movs	r0, #5
 8002e06:	f000 fae2 	bl	80033ce <ST7735_WriteString>
  HAL_Delay(250);
 8002e0a:	20fa      	movs	r0, #250	; 0xfa
 8002e0c:	f7fe f8f8 	bl	8001000 <HAL_Delay>
  ST7735_WriteString(5, 25, "aciliyor..", Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8002e10:	9601      	str	r6, [sp, #4]
 8002e12:	9502      	str	r5, [sp, #8]
 8002e14:	6863      	ldr	r3, [r4, #4]
 8002e16:	9300      	str	r3, [sp, #0]
 8002e18:	6823      	ldr	r3, [r4, #0]
 8002e1a:	4aad      	ldr	r2, [pc, #692]	; (80030d0 <main+0x528>)
 8002e1c:	2119      	movs	r1, #25
 8002e1e:	2005      	movs	r0, #5
 8002e20:	f000 fad5 	bl	80033ce <ST7735_WriteString>
  HAL_Delay(250);
 8002e24:	20fa      	movs	r0, #250	; 0xfa
 8002e26:	f7fe f8eb 	bl	8001000 <HAL_Delay>
  sprintf(strtxt,"Prg Ver:%s",Prgver);
 8002e2a:	4aaa      	ldr	r2, [pc, #680]	; (80030d4 <main+0x52c>)
 8002e2c:	49aa      	ldr	r1, [pc, #680]	; (80030d8 <main+0x530>)
 8002e2e:	48ab      	ldr	r0, [pc, #684]	; (80030dc <main+0x534>)
 8002e30:	f001 fa20 	bl	8004274 <siprintf>
  ST7735_WriteString(5, 35, strtxt, Font_7x10, ST7735_WHITE, ST7735_BLACK);
 8002e34:	9601      	str	r6, [sp, #4]
 8002e36:	9502      	str	r5, [sp, #8]
 8002e38:	6863      	ldr	r3, [r4, #4]
 8002e3a:	9300      	str	r3, [sp, #0]
 8002e3c:	6823      	ldr	r3, [r4, #0]
 8002e3e:	4aa7      	ldr	r2, [pc, #668]	; (80030dc <main+0x534>)
 8002e40:	2123      	movs	r1, #35	; 0x23
 8002e42:	2005      	movs	r0, #5
 8002e44:	f000 fac3 	bl	80033ce <ST7735_WriteString>
  HAL_Delay(3000);
 8002e48:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8002e4c:	f7fe f8d8 	bl	8001000 <HAL_Delay>
  ST7735_FillScreen(ST7735_WHITE);
 8002e50:	4630      	mov	r0, r6
 8002e52:	f000 fb2a 	bl	80034aa <ST7735_FillScreen>
  ST7735_DrawImage(0,0,128,128,win10_logo);
 8002e56:	4ba2      	ldr	r3, [pc, #648]	; (80030e0 <main+0x538>)
 8002e58:	9300      	str	r3, [sp, #0]
 8002e5a:	2380      	movs	r3, #128	; 0x80
 8002e5c:	461a      	mov	r2, r3
 8002e5e:	4629      	mov	r1, r5
 8002e60:	4628      	mov	r0, r5
 8002e62:	f000 fb2d 	bl	80034c0 <ST7735_DrawImage>
	  sprintf(strtxt,"Loading:%03d",yzd+1);
 8002e66:	4e9d      	ldr	r6, [pc, #628]	; (80030dc <main+0x534>)
	  ST7735_line_v(128,148,scr,1,ST7735_RED);
 8002e68:	f44f 4778 	mov.w	r7, #63488	; 0xf800
  for (scr=0;scr<128;scr++)
 8002e6c:	2d80      	cmp	r5, #128	; 0x80
 8002e6e:	b2ea      	uxtb	r2, r5
 8002e70:	f040 8170 	bne.w	8003154 <main+0x5ac>
  HAL_Delay(2000);
 8002e74:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8002e78:	f7fe f8c2 	bl	8001000 <HAL_Delay>
  ST7735_FillScreen(ST7735_WHITE);
 8002e7c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8002e80:	f000 fb13 	bl	80034aa <ST7735_FillScreen>
  ST7735_WriteString(0, 150, "www.digitalRuh.com", Font_7x10, ST7735_COLOR565(0,0,255), ST7735_WHITE);
 8002e84:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002e88:	9302      	str	r3, [sp, #8]
 8002e8a:	231f      	movs	r3, #31
 8002e8c:	9301      	str	r3, [sp, #4]
 8002e8e:	6863      	ldr	r3, [r4, #4]
 8002e90:	9300      	str	r3, [sp, #0]
 8002e92:	6823      	ldr	r3, [r4, #0]
 8002e94:	4a93      	ldr	r2, [pc, #588]	; (80030e4 <main+0x53c>)
		  sprintf(strtxt,"%s",strWeekday[Weekday-1]);
 8002e96:	4c91      	ldr	r4, [pc, #580]	; (80030dc <main+0x534>)
		  if (HAL_ADC_Start(&hadc1) != HAL_OK)
 8002e98:	4e93      	ldr	r6, [pc, #588]	; (80030e8 <main+0x540>)
  ST7735_WriteString(0, 150, "www.digitalRuh.com", Font_7x10, ST7735_COLOR565(0,0,255), ST7735_WHITE);
 8002e9a:	2196      	movs	r1, #150	; 0x96
 8002e9c:	2000      	movs	r0, #0
 8002e9e:	f000 fa96 	bl	80033ce <ST7735_WriteString>
	  HAL_RTC_GetTime(&hrtc,&RTC_Time,RTC_FORMAT_BIN);
 8002ea2:	4d92      	ldr	r5, [pc, #584]	; (80030ec <main+0x544>)
 8002ea4:	f8df 9290 	ldr.w	r9, [pc, #656]	; 8003138 <main+0x590>
	  HAL_RTC_GetDate(&hrtc,&RTC_Date,RTC_FORMAT_BIN);
 8002ea8:	4f91      	ldr	r7, [pc, #580]	; (80030f0 <main+0x548>)
	  HAL_RTC_GetTime(&hrtc,&RTC_Time,RTC_FORMAT_BIN);
 8002eaa:	4990      	ldr	r1, [pc, #576]	; (80030ec <main+0x544>)
	  if(Sec!=RTC_Time.Seconds)
 8002eac:	f8df 828c 	ldr.w	r8, [pc, #652]	; 800313c <main+0x594>
	  HAL_RTC_GetTime(&hrtc,&RTC_Time,RTC_FORMAT_BIN);
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	4648      	mov	r0, r9
 8002eb4:	f7ff f88a 	bl	8001fcc <HAL_RTC_GetTime>
	  HAL_RTC_GetDate(&hrtc,&RTC_Date,RTC_FORMAT_BIN);
 8002eb8:	2200      	movs	r2, #0
 8002eba:	4639      	mov	r1, r7
 8002ebc:	4648      	mov	r0, r9
 8002ebe:	f7ff f8ad 	bl	800201c <HAL_RTC_GetDate>
	  if(Sec!=RTC_Time.Seconds)
 8002ec2:	78ab      	ldrb	r3, [r5, #2]
 8002ec4:	f898 2000 	ldrb.w	r2, [r8]
 8002ec8:	429a      	cmp	r2, r3
 8002eca:	d0ed      	beq.n	8002ea8 <main+0x300>
		  Hour = RTC_Time.Hours;
 8002ecc:	f8df 9270 	ldr.w	r9, [pc, #624]	; 8003140 <main+0x598>
 8002ed0:	782a      	ldrb	r2, [r5, #0]
		  Min = RTC_Time.Minutes;
 8002ed2:	f8df a270 	ldr.w	sl, [pc, #624]	; 8003144 <main+0x59c>
		  Hour = RTC_Time.Hours;
 8002ed6:	f889 2000 	strb.w	r2, [r9]
		  Min = RTC_Time.Minutes;
 8002eda:	786a      	ldrb	r2, [r5, #1]
 8002edc:	f88a 2000 	strb.w	r2, [sl]
		  Date = RTC_Date.Date;
 8002ee0:	4a84      	ldr	r2, [pc, #528]	; (80030f4 <main+0x54c>)
		  Sec = RTC_Time.Seconds;
 8002ee2:	f888 3000 	strb.w	r3, [r8]
		  Month = RTC_Date.Month;
 8002ee6:	f8df b260 	ldr.w	fp, [pc, #608]	; 8003148 <main+0x5a0>
		  Date = RTC_Date.Date;
 8002eea:	78bb      	ldrb	r3, [r7, #2]
 8002eec:	7013      	strb	r3, [r2, #0]
		  Month = RTC_Date.Month;
 8002eee:	787b      	ldrb	r3, [r7, #1]
		  Year = RTC_Date.Year;
 8002ef0:	4a81      	ldr	r2, [pc, #516]	; (80030f8 <main+0x550>)
		  Weekday = RTC_Date.WeekDay;
 8002ef2:	4d82      	ldr	r5, [pc, #520]	; (80030fc <main+0x554>)
		  Month = RTC_Date.Month;
 8002ef4:	f88b 3000 	strb.w	r3, [fp]
		  Year = RTC_Date.Year;
 8002ef8:	78fb      	ldrb	r3, [r7, #3]
 8002efa:	7013      	strb	r3, [r2, #0]
		  Weekday = RTC_Date.WeekDay;
 8002efc:	783b      	ldrb	r3, [r7, #0]
 8002efe:	702b      	strb	r3, [r5, #0]
		  ST7735_DrawImage(14,0,100,100,clockface_100_100);
 8002f00:	4b7f      	ldr	r3, [pc, #508]	; (8003100 <main+0x558>)
 8002f02:	9300      	str	r3, [sp, #0]
 8002f04:	2364      	movs	r3, #100	; 0x64
 8002f06:	461a      	mov	r2, r3
 8002f08:	2100      	movs	r1, #0
 8002f0a:	200e      	movs	r0, #14
 8002f0c:	f000 fad8 	bl	80034c0 <ST7735_DrawImage>
		  Draw_clock(Hour,Min,Sec,ST7735_BLACK,ST7735_BLUE,ST7735_RED);
 8002f10:	f44f 4778 	mov.w	r7, #63488	; 0xf800
 8002f14:	231f      	movs	r3, #31
 8002f16:	f898 2000 	ldrb.w	r2, [r8]
 8002f1a:	f89a 1000 	ldrb.w	r1, [sl]
 8002f1e:	f899 0000 	ldrb.w	r0, [r9]
 8002f22:	e88d 0088 	stmia.w	sp, {r3, r7}
 8002f26:	2300      	movs	r3, #0
 8002f28:	f7ff fca6 	bl	8002878 <Draw_clock>
		  sprintf(strtxt,"%s",strWeekday[Weekday-1]);
 8002f2c:	7829      	ldrb	r1, [r5, #0]
 8002f2e:	4b75      	ldr	r3, [pc, #468]	; (8003104 <main+0x55c>)
		  ST7735_WriteString(2, 85, strtxt, Font_7x10, ST7735_MAGENTA, ST7735_WHITE);
 8002f30:	4d64      	ldr	r5, [pc, #400]	; (80030c4 <main+0x51c>)
		  sprintf(strtxt,"%s",strWeekday[Weekday-1]);
 8002f32:	3901      	subs	r1, #1
 8002f34:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 8002f38:	4419      	add	r1, r3
 8002f3a:	4620      	mov	r0, r4
 8002f3c:	f001 f9be 	bl	80042bc <strcpy>
		  ST7735_WriteString(2, 85, strtxt, Font_7x10, ST7735_MAGENTA, ST7735_WHITE);
 8002f40:	f64f 77ff 	movw	r7, #65535	; 0xffff
 8002f44:	f64f 031f 	movw	r3, #63519	; 0xf81f
 8002f48:	9702      	str	r7, [sp, #8]
 8002f4a:	9301      	str	r3, [sp, #4]
 8002f4c:	686b      	ldr	r3, [r5, #4]
 8002f4e:	9300      	str	r3, [sp, #0]
 8002f50:	682b      	ldr	r3, [r5, #0]
 8002f52:	4622      	mov	r2, r4
 8002f54:	2155      	movs	r1, #85	; 0x55
 8002f56:	2002      	movs	r0, #2
 8002f58:	f000 fa39 	bl	80033ce <ST7735_WriteString>
		  sprintf(strtxt,"%s",strMonth[Month-1]);
 8002f5c:	f89b 3000 	ldrb.w	r3, [fp]
 8002f60:	4a69      	ldr	r2, [pc, #420]	; (8003108 <main+0x560>)
 8002f62:	3b01      	subs	r3, #1
 8002f64:	210c      	movs	r1, #12
 8002f66:	fb01 2103 	mla	r1, r1, r3, r2
 8002f6a:	4620      	mov	r0, r4
 8002f6c:	f001 f9a6 	bl	80042bc <strcpy>
		  ST7735_WriteString(104, 85, strtxt, Font_7x10, ST7735_MAGENTA, ST7735_WHITE);
 8002f70:	f64f 031f 	movw	r3, #63519	; 0xf81f
 8002f74:	9702      	str	r7, [sp, #8]
 8002f76:	9301      	str	r3, [sp, #4]
 8002f78:	686b      	ldr	r3, [r5, #4]
 8002f7a:	9300      	str	r3, [sp, #0]
 8002f7c:	682b      	ldr	r3, [r5, #0]
 8002f7e:	4622      	mov	r2, r4
 8002f80:	2155      	movs	r1, #85	; 0x55
 8002f82:	2068      	movs	r0, #104	; 0x68
 8002f84:	f000 fa23 	bl	80033ce <ST7735_WriteString>
		  sprintf(strtxt,"%02d:%02d:%02d",Hour,Min,Sec);
 8002f88:	f898 1000 	ldrb.w	r1, [r8]
 8002f8c:	f89a 3000 	ldrb.w	r3, [sl]
 8002f90:	f899 2000 	ldrb.w	r2, [r9]
 8002f94:	9100      	str	r1, [sp, #0]
 8002f96:	4620      	mov	r0, r4
 8002f98:	495c      	ldr	r1, [pc, #368]	; (800310c <main+0x564>)
		  ST7735_WriteString(20, 100, strtxt, Font_11x18, ST7735_BLUE, ST7735_WHITE);
 8002f9a:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800314c <main+0x5a4>
		  sprintf(strtxt,"%02d:%02d:%02d",Hour,Min,Sec);
 8002f9e:	f001 f969 	bl	8004274 <siprintf>
		  ST7735_WriteString(20, 100, strtxt, Font_11x18, ST7735_BLUE, ST7735_WHITE);
 8002fa2:	231f      	movs	r3, #31
 8002fa4:	9702      	str	r7, [sp, #8]
 8002fa6:	9301      	str	r3, [sp, #4]
 8002fa8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8002fac:	9300      	str	r3, [sp, #0]
 8002fae:	f8d8 3000 	ldr.w	r3, [r8]
 8002fb2:	4622      	mov	r2, r4
 8002fb4:	2164      	movs	r1, #100	; 0x64
 8002fb6:	2014      	movs	r0, #20
 8002fb8:	f000 fa09 	bl	80033ce <ST7735_WriteString>
		  sprintf(strtxt,"%02d/%02d/%02d",Date,Month,Year);
 8002fbc:	494e      	ldr	r1, [pc, #312]	; (80030f8 <main+0x550>)
 8002fbe:	4a4d      	ldr	r2, [pc, #308]	; (80030f4 <main+0x54c>)
 8002fc0:	7809      	ldrb	r1, [r1, #0]
 8002fc2:	7812      	ldrb	r2, [r2, #0]
 8002fc4:	f89b 3000 	ldrb.w	r3, [fp]
 8002fc8:	9100      	str	r1, [sp, #0]
 8002fca:	4620      	mov	r0, r4
 8002fcc:	4950      	ldr	r1, [pc, #320]	; (8003110 <main+0x568>)
 8002fce:	f001 f951 	bl	8004274 <siprintf>
		  ST7735_WriteString(20, 120, strtxt, Font_11x18, ST7735_RED, ST7735_WHITE);
 8002fd2:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002fd6:	9702      	str	r7, [sp, #8]
 8002fd8:	9301      	str	r3, [sp, #4]
 8002fda:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8002fde:	9300      	str	r3, [sp, #0]
 8002fe0:	f8d8 3000 	ldr.w	r3, [r8]
		  temp = ds18b20_read_temp();
 8002fe4:	4f4b      	ldr	r7, [pc, #300]	; (8003114 <main+0x56c>)
 8002fe6:	f8df 8168 	ldr.w	r8, [pc, #360]	; 8003150 <main+0x5a8>
		  ST7735_WriteString(20, 120, strtxt, Font_11x18, ST7735_RED, ST7735_WHITE);
 8002fea:	4622      	mov	r2, r4
 8002fec:	2178      	movs	r1, #120	; 0x78
 8002fee:	2014      	movs	r0, #20
 8002ff0:	f000 f9ed 	bl	80033ce <ST7735_WriteString>
		  ds18b20_init_seq();
 8002ff4:	f7ff fcb2 	bl	800295c <ds18b20_init_seq>
		  ds18b20_send_rom_cmd(SKIP_ROM_CMD_BYTE);
 8002ff8:	20cc      	movs	r0, #204	; 0xcc
 8002ffa:	f7ff fd17 	bl	8002a2c <ds18b20_send_rom_cmd>
		  ds18b20_send_function_cmd(CONVERT_T_CMD);
 8002ffe:	2044      	movs	r0, #68	; 0x44
 8003000:	f7ff fd04 	bl	8002a0c <ds18b20_send_function_cmd>
		  DelayMicro(100);
 8003004:	2064      	movs	r0, #100	; 0x64
 8003006:	f7ff fc93 	bl	8002930 <DelayMicro>
		  ds18b20_init_seq();
 800300a:	f7ff fca7 	bl	800295c <ds18b20_init_seq>
		  ds18b20_send_rom_cmd(SKIP_ROM_CMD_BYTE);
 800300e:	20cc      	movs	r0, #204	; 0xcc
 8003010:	f7ff fd0c 	bl	8002a2c <ds18b20_send_rom_cmd>
		  ds18b20_send_function_cmd(READ_SCRATCHPAD_CMD);
 8003014:	20be      	movs	r0, #190	; 0xbe
 8003016:	f7ff fcf9 	bl	8002a0c <ds18b20_send_function_cmd>
		  temp = ds18b20_read_temp();
 800301a:	f7ff fd39 	bl	8002a90 <ds18b20_read_temp>
		  if (HAL_ADC_Start(&hadc1) != HAL_OK)
 800301e:	4630      	mov	r0, r6
		  temp = ds18b20_read_temp();
 8003020:	ed87 0a00 	vstr	s0, [r7]
		  if (HAL_ADC_Start(&hadc1) != HAL_OK)
 8003024:	f7fe f8a4 	bl	8001170 <HAL_ADC_Start>
		  if (HAL_ADC_PollForConversion(&hadc1, 500) != HAL_OK)
 8003028:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800302c:	4630      	mov	r0, r6
 800302e:	f7fe f91d 	bl	800126c <HAL_ADC_PollForConversion>
 8003032:	2800      	cmp	r0, #0
 8003034:	f000 80ae 	beq.w	8003194 <main+0x5ec>
			  adcResult=-1;
 8003038:	f04f 33ff 	mov.w	r3, #4294967295
 800303c:	f8c8 3000 	str.w	r3, [r8]
		  HAL_ADC_Stop(&hadc1);
 8003040:	4630      	mov	r0, r6
 8003042:	f7fe f8f5 	bl	8001230 <HAL_ADC_Stop>
		  temperature = 25.0f+(3.3f*(float)adcResult/(float)ADCMAXVALUE-0.76f)/0.0025f;
 8003046:	edd8 7a00 	vldr	s15, [r8]
 800304a:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8003118 <main+0x570>
 800304e:	eddf 6a33 	vldr	s13, [pc, #204]	; 800311c <main+0x574>
 8003052:	4b33      	ldr	r3, [pc, #204]	; (8003120 <main+0x578>)
 8003054:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003058:	ee67 7a87 	vmul.f32	s15, s15, s14
 800305c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003060:	eddf 7a30 	vldr	s15, [pc, #192]	; 8003124 <main+0x57c>
 8003064:	eddf 6a30 	vldr	s13, [pc, #192]	; 8003128 <main+0x580>
 8003068:	ee37 7a67 	vsub.f32	s14, s14, s15
 800306c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003070:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8003074:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003078:	edc3 7a00 	vstr	s15, [r3]
		  sprintf((char*)strtxt,"CPU:%2.0f  OUT:%4.2f",temperature,temp); //%4.2f*C
 800307c:	ee17 0a90 	vmov	r0, s15
 8003080:	f7fd fa6a 	bl	8000558 <__aeabi_f2d>
 8003084:	4680      	mov	r8, r0
 8003086:	6838      	ldr	r0, [r7, #0]
 8003088:	4689      	mov	r9, r1
 800308a:	f7fd fa65 	bl	8000558 <__aeabi_f2d>
 800308e:	4642      	mov	r2, r8
 8003090:	e9cd 0100 	strd	r0, r1, [sp]
 8003094:	464b      	mov	r3, r9
 8003096:	4925      	ldr	r1, [pc, #148]	; (800312c <main+0x584>)
 8003098:	4620      	mov	r0, r4
 800309a:	f001 f8eb 	bl	8004274 <siprintf>
		  ST7735_WriteString(5, 140, strtxt, Font_7x10, ST7735_BLACK, ST7735_WHITE);
 800309e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80030a2:	9302      	str	r3, [sp, #8]
 80030a4:	2300      	movs	r3, #0
 80030a6:	9301      	str	r3, [sp, #4]
 80030a8:	686b      	ldr	r3, [r5, #4]
 80030aa:	9300      	str	r3, [sp, #0]
 80030ac:	682b      	ldr	r3, [r5, #0]
 80030ae:	4622      	mov	r2, r4
 80030b0:	218c      	movs	r1, #140	; 0x8c
 80030b2:	2005      	movs	r0, #5
 80030b4:	f000 f98b 	bl	80033ce <ST7735_WriteString>
		  HAL_GPIO_TogglePin(LED);
 80030b8:	2120      	movs	r1, #32
 80030ba:	481d      	ldr	r0, [pc, #116]	; (8003130 <main+0x588>)
 80030bc:	f7fe fb0f 	bl	80016de <HAL_GPIO_TogglePin>
 80030c0:	e6ef      	b.n	8002ea2 <main+0x2fa>
 80030c2:	bf00      	nop
 80030c4:	20000010 	.word	0x20000010
 80030c8:	0800d9e0 	.word	0x0800d9e0
 80030cc:	0800d9ef 	.word	0x0800d9ef
 80030d0:	0800d9fa 	.word	0x0800d9fa
 80030d4:	0800da05 	.word	0x0800da05
 80030d8:	0800da09 	.word	0x0800da09
 80030dc:	20000354 	.word	0x20000354
 80030e0:	0800da68 	.word	0x0800da68
 80030e4:	0800da21 	.word	0x0800da21
 80030e8:	200003b4 	.word	0x200003b4
 80030ec:	2000038c 	.word	0x2000038c
 80030f0:	20000386 	.word	0x20000386
 80030f4:	200003b0 	.word	0x200003b0
 80030f8:	20000424 	.word	0x20000424
 80030fc:	200003a0 	.word	0x200003a0
 8003100:	08008bc0 	.word	0x08008bc0
 8003104:	200000a8 	.word	0x200000a8
 8003108:	20000018 	.word	0x20000018
 800310c:	0800da34 	.word	0x0800da34
 8003110:	0800da43 	.word	0x0800da43
 8003114:	200002dc 	.word	0x200002dc
 8003118:	40533333 	.word	0x40533333
 800311c:	457ff000 	.word	0x457ff000
 8003120:	200003a4 	.word	0x200003a4
 8003124:	3f428f5c 	.word	0x3f428f5c
 8003128:	3b23d70a 	.word	0x3b23d70a
 800312c:	0800da52 	.word	0x0800da52
 8003130:	40020000 	.word	0x40020000
 8003134:	0800da14 	.word	0x0800da14
 8003138:	20000400 	.word	0x20000400
 800313c:	200002d4 	.word	0x200002d4
 8003140:	2000038a 	.word	0x2000038a
 8003144:	200002f8 	.word	0x200002f8
 8003148:	20000425 	.word	0x20000425
 800314c:	20000008 	.word	0x20000008
 8003150:	200002d8 	.word	0x200002d8
	  ST7735_line_v(128,148,scr,1,ST7735_RED);
 8003154:	2301      	movs	r3, #1
 8003156:	2194      	movs	r1, #148	; 0x94
 8003158:	2080      	movs	r0, #128	; 0x80
 800315a:	9700      	str	r7, [sp, #0]
 800315c:	f000 faac 	bl	80036b8 <ST7735_line_v>
	  yzd = ((scr * 100)/128);
 8003160:	2264      	movs	r2, #100	; 0x64
 8003162:	436a      	muls	r2, r5
 8003164:	11d2      	asrs	r2, r2, #7
	  sprintf(strtxt,"Loading:%03d",yzd+1);
 8003166:	3201      	adds	r2, #1
 8003168:	4641      	mov	r1, r8
 800316a:	4630      	mov	r0, r6
 800316c:	f001 f882 	bl	8004274 <siprintf>
	  ST7735_WriteString(30, 150, strtxt, Font_7x10, ST7735_BLUE, ST7735_WHITE);
 8003170:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003174:	9302      	str	r3, [sp, #8]
 8003176:	231f      	movs	r3, #31
 8003178:	9301      	str	r3, [sp, #4]
 800317a:	6863      	ldr	r3, [r4, #4]
 800317c:	9300      	str	r3, [sp, #0]
 800317e:	6823      	ldr	r3, [r4, #0]
 8003180:	4632      	mov	r2, r6
 8003182:	2196      	movs	r1, #150	; 0x96
 8003184:	201e      	movs	r0, #30
 8003186:	f000 f922 	bl	80033ce <ST7735_WriteString>
	  HAL_Delay(10);
 800318a:	200a      	movs	r0, #10
 800318c:	f7fd ff38 	bl	8001000 <HAL_Delay>
 8003190:	3501      	adds	r5, #1
 8003192:	e66b      	b.n	8002e6c <main+0x2c4>
			  adcResult = HAL_ADC_GetValue(&hadc1);
 8003194:	4630      	mov	r0, r6
 8003196:	f7fe f8b9 	bl	800130c <HAL_ADC_GetValue>
 800319a:	f8c8 0000 	str.w	r0, [r8]
 800319e:	e74f      	b.n	8003040 <main+0x498>

080031a0 <ST7735_Select>:
      10,                     //     10 ms delay
    ST7735_DISPON ,    DELAY, //  4: Main screen turn on, no args w/delay
      100 };                  //     100 ms delay

static void ST7735_Select() {
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_RESET);
 80031a0:	2200      	movs	r2, #0
 80031a2:	2101      	movs	r1, #1
 80031a4:	4801      	ldr	r0, [pc, #4]	; (80031ac <ST7735_Select+0xc>)
 80031a6:	f7fe ba95 	b.w	80016d4 <HAL_GPIO_WritePin>
 80031aa:	bf00      	nop
 80031ac:	40020800 	.word	0x40020800

080031b0 <ST7735_WriteCommand>:
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_RESET);
    HAL_Delay(5);
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_SET);
}

static void ST7735_WriteCommand(uint8_t cmd) {
 80031b0:	b513      	push	{r0, r1, r4, lr}
 80031b2:	ac02      	add	r4, sp, #8
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_RESET);
 80031b4:	2200      	movs	r2, #0
static void ST7735_WriteCommand(uint8_t cmd) {
 80031b6:	f804 0d01 	strb.w	r0, [r4, #-1]!
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_RESET);
 80031ba:	2104      	movs	r1, #4
 80031bc:	4805      	ldr	r0, [pc, #20]	; (80031d4 <ST7735_WriteCommand+0x24>)
 80031be:	f7fe fa89 	bl	80016d4 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 80031c2:	f04f 33ff 	mov.w	r3, #4294967295
 80031c6:	2201      	movs	r2, #1
 80031c8:	4621      	mov	r1, r4
 80031ca:	4803      	ldr	r0, [pc, #12]	; (80031d8 <ST7735_WriteCommand+0x28>)
 80031cc:	f7fe ffe4 	bl	8002198 <HAL_SPI_Transmit>
}
 80031d0:	b002      	add	sp, #8
 80031d2:	bd10      	pop	{r4, pc}
 80031d4:	40020800 	.word	0x40020800
 80031d8:	200002fc 	.word	0x200002fc

080031dc <ST7735_WriteData>:

static void ST7735_WriteData(uint8_t* buff, size_t buff_size) {
 80031dc:	b570      	push	{r4, r5, r6, lr}
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 80031de:	2201      	movs	r2, #1
static void ST7735_WriteData(uint8_t* buff, size_t buff_size) {
 80031e0:	4604      	mov	r4, r0
 80031e2:	460d      	mov	r5, r1
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 80031e4:	4806      	ldr	r0, [pc, #24]	; (8003200 <ST7735_WriteData+0x24>)
 80031e6:	2104      	movs	r1, #4
 80031e8:	f7fe fa74 	bl	80016d4 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 80031ec:	b2aa      	uxth	r2, r5
 80031ee:	4621      	mov	r1, r4
 80031f0:	f04f 33ff 	mov.w	r3, #4294967295
 80031f4:	4803      	ldr	r0, [pc, #12]	; (8003204 <ST7735_WriteData+0x28>)
}
 80031f6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 80031fa:	f7fe bfcd 	b.w	8002198 <HAL_SPI_Transmit>
 80031fe:	bf00      	nop
 8003200:	40020800 	.word	0x40020800
 8003204:	200002fc 	.word	0x200002fc

08003208 <ST7735_ExecuteCommandList>:

static void ST7735_ExecuteCommandList(const uint8_t *addr) {
 8003208:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 800320a:	7805      	ldrb	r5, [r0, #0]
 800320c:	1c46      	adds	r6, r0, #1
    while(numCommands--) {
 800320e:	b905      	cbnz	r5, 8003212 <ST7735_ExecuteCommandList+0xa>
            ms = *addr++;
            if(ms == 255) ms = 500;
            HAL_Delay(ms);
        }
    }
}
 8003210:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        ST7735_WriteCommand(cmd);
 8003212:	4634      	mov	r4, r6
 8003214:	f814 0b02 	ldrb.w	r0, [r4], #2
 8003218:	f7ff ffca 	bl	80031b0 <ST7735_WriteCommand>
        numArgs = *addr++;
 800321c:	7876      	ldrb	r6, [r6, #1]
        if(numArgs) {
 800321e:	f016 077f 	ands.w	r7, r6, #127	; 0x7f
 8003222:	d004      	beq.n	800322e <ST7735_ExecuteCommandList+0x26>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 8003224:	4620      	mov	r0, r4
 8003226:	4639      	mov	r1, r7
 8003228:	f7ff ffd8 	bl	80031dc <ST7735_WriteData>
            addr += numArgs;
 800322c:	443c      	add	r4, r7
        if(ms) {
 800322e:	0633      	lsls	r3, r6, #24
 8003230:	d508      	bpl.n	8003244 <ST7735_ExecuteCommandList+0x3c>
            ms = *addr++;
 8003232:	7820      	ldrb	r0, [r4, #0]
            if(ms == 255) ms = 500;
 8003234:	28ff      	cmp	r0, #255	; 0xff
            HAL_Delay(ms);
 8003236:	bf08      	it	eq
 8003238:	f44f 70fa 	moveq.w	r0, #500	; 0x1f4
 800323c:	f7fd fee0 	bl	8001000 <HAL_Delay>
            ms = *addr++;
 8003240:	1c66      	adds	r6, r4, #1
 8003242:	4634      	mov	r4, r6
 8003244:	3d01      	subs	r5, #1
 8003246:	b2ed      	uxtb	r5, r5
 8003248:	4626      	mov	r6, r4
 800324a:	e7e0      	b.n	800320e <ST7735_ExecuteCommandList+0x6>

0800324c <ST7735_SetAddressWindow>:

static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1) {
 800324c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800324e:	4607      	mov	r7, r0
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 8003250:	202a      	movs	r0, #42	; 0x2a
static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1) {
 8003252:	4616      	mov	r6, r2
 8003254:	460d      	mov	r5, r1
 8003256:	461c      	mov	r4, r3
    ST7735_WriteCommand(ST7735_CASET);
 8003258:	f7ff ffaa 	bl	80031b0 <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + ST7735_XSTART, 0x00, x1 + ST7735_XSTART };
    ST7735_WriteData(data, sizeof(data));
 800325c:	2104      	movs	r1, #4
    uint8_t data[] = { 0x00, x0 + ST7735_XSTART, 0x00, x1 + ST7735_XSTART };
 800325e:	2300      	movs	r3, #0
    ST7735_WriteData(data, sizeof(data));
 8003260:	eb0d 0001 	add.w	r0, sp, r1
    uint8_t data[] = { 0x00, x0 + ST7735_XSTART, 0x00, x1 + ST7735_XSTART };
 8003264:	3702      	adds	r7, #2
 8003266:	3602      	adds	r6, #2
 8003268:	f88d 3004 	strb.w	r3, [sp, #4]
 800326c:	f88d 3006 	strb.w	r3, [sp, #6]
 8003270:	f88d 7005 	strb.w	r7, [sp, #5]
 8003274:	f88d 6007 	strb.w	r6, [sp, #7]
    ST7735_WriteData(data, sizeof(data));
 8003278:	f7ff ffb0 	bl	80031dc <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 800327c:	202b      	movs	r0, #43	; 0x2b
 800327e:	f7ff ff97 	bl	80031b0 <ST7735_WriteCommand>
    data[1] = y0 + ST7735_YSTART;
    data[3] = y1 + ST7735_YSTART;
    ST7735_WriteData(data, sizeof(data));
 8003282:	2104      	movs	r1, #4
 8003284:	eb0d 0001 	add.w	r0, sp, r1
    data[1] = y0 + ST7735_YSTART;
 8003288:	3501      	adds	r5, #1
    data[3] = y1 + ST7735_YSTART;
 800328a:	3401      	adds	r4, #1
    data[1] = y0 + ST7735_YSTART;
 800328c:	f88d 5005 	strb.w	r5, [sp, #5]
    data[3] = y1 + ST7735_YSTART;
 8003290:	f88d 4007 	strb.w	r4, [sp, #7]
    ST7735_WriteData(data, sizeof(data));
 8003294:	f7ff ffa2 	bl	80031dc <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 8003298:	202c      	movs	r0, #44	; 0x2c
 800329a:	f7ff ff89 	bl	80031b0 <ST7735_WriteCommand>
}
 800329e:	b003      	add	sp, #12
 80032a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080032a4 <ST7735_Unselect>:
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_SET);
 80032a4:	2201      	movs	r2, #1
 80032a6:	4611      	mov	r1, r2
 80032a8:	4801      	ldr	r0, [pc, #4]	; (80032b0 <ST7735_Unselect+0xc>)
 80032aa:	f7fe ba13 	b.w	80016d4 <HAL_GPIO_WritePin>
 80032ae:	bf00      	nop
 80032b0:	40020800 	.word	0x40020800

080032b4 <ST7735_FillRectangle.part.2>:
    }

    ST7735_Unselect();
}

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 80032b4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80032b8:	461c      	mov	r4, r3
    // clipping
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
    if((x + w - 1) >= ST7735_WIDTH) w = ST7735_WIDTH - x;
 80032ba:	1883      	adds	r3, r0, r2
 80032bc:	2b80      	cmp	r3, #128	; 0x80
void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 80032be:	4615      	mov	r5, r2
    if((y + h - 1) >= ST7735_HEIGHT) h = ST7735_HEIGHT - y;
 80032c0:	eb01 0304 	add.w	r3, r1, r4
    if((x + w - 1) >= ST7735_WIDTH) w = ST7735_WIDTH - x;
 80032c4:	bfc4      	itt	gt
 80032c6:	f1c0 0580 	rsbgt	r5, r0, #128	; 0x80
 80032ca:	b2ad      	uxthgt	r5, r5
    if((y + h - 1) >= ST7735_HEIGHT) h = ST7735_HEIGHT - y;
 80032cc:	2ba0      	cmp	r3, #160	; 0xa0
 80032ce:	bfc8      	it	gt
 80032d0:	f1c1 04a0 	rsbgt	r4, r1, #160	; 0xa0
void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 80032d4:	460f      	mov	r7, r1
 80032d6:	4606      	mov	r6, r0
    if((y + h - 1) >= ST7735_HEIGHT) h = ST7735_HEIGHT - y;
 80032d8:	bfc8      	it	gt
 80032da:	b2a4      	uxthgt	r4, r4
void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 80032dc:	f8bd 8020 	ldrh.w	r8, [sp, #32]

    ST7735_Select();
 80032e0:	f7ff ff5e 	bl	80031a0 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 80032e4:	b2f9      	uxtb	r1, r7
 80032e6:	b2f0      	uxtb	r0, r6
 80032e8:	1e4b      	subs	r3, r1, #1
 80032ea:	1e42      	subs	r2, r0, #1
 80032ec:	4423      	add	r3, r4
 80032ee:	442a      	add	r2, r5
 80032f0:	b2db      	uxtb	r3, r3
 80032f2:	b2d2      	uxtb	r2, r2
 80032f4:	f7ff ffaa 	bl	800324c <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 80032f8:	ea4f 2318 	mov.w	r3, r8, lsr #8
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 80032fc:	2201      	movs	r2, #1
 80032fe:	2104      	movs	r1, #4
 8003300:	480e      	ldr	r0, [pc, #56]	; (800333c <ST7735_FillRectangle.part.2+0x88>)
    uint8_t data[] = { color >> 8, color & 0xFF };
 8003302:	f88d 3004 	strb.w	r3, [sp, #4]
 8003306:	f88d 8005 	strb.w	r8, [sp, #5]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 800330a:	f7fe f9e3 	bl	80016d4 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
        for(x = w; x > 0; x--) {
            HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 800330e:	4f0c      	ldr	r7, [pc, #48]	; (8003340 <ST7735_FillRectangle.part.2+0x8c>)
    for(y = h; y > 0; y--) {
 8003310:	b17c      	cbz	r4, 8003332 <ST7735_FillRectangle.part.2+0x7e>
 8003312:	462e      	mov	r6, r5
 8003314:	e008      	b.n	8003328 <ST7735_FillRectangle.part.2+0x74>
            HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 8003316:	f04f 33ff 	mov.w	r3, #4294967295
 800331a:	2202      	movs	r2, #2
 800331c:	a901      	add	r1, sp, #4
 800331e:	4638      	mov	r0, r7
 8003320:	f7fe ff3a 	bl	8002198 <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 8003324:	3e01      	subs	r6, #1
 8003326:	b2b6      	uxth	r6, r6
 8003328:	2e00      	cmp	r6, #0
 800332a:	d1f4      	bne.n	8003316 <ST7735_FillRectangle.part.2+0x62>
    for(y = h; y > 0; y--) {
 800332c:	3c01      	subs	r4, #1
 800332e:	b2a4      	uxth	r4, r4
 8003330:	e7ee      	b.n	8003310 <ST7735_FillRectangle.part.2+0x5c>
        }
    }

    ST7735_Unselect();
 8003332:	f7ff ffb7 	bl	80032a4 <ST7735_Unselect>
}
 8003336:	b002      	add	sp, #8
 8003338:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800333c:	40020800 	.word	0x40020800
 8003340:	200002fc 	.word	0x200002fc

08003344 <ST7735_Init>:
void ST7735_Init() {
 8003344:	b510      	push	{r4, lr}
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_RESET);
 8003346:	4c0e      	ldr	r4, [pc, #56]	; (8003380 <ST7735_Init+0x3c>)
    ST7735_Select();
 8003348:	f7ff ff2a 	bl	80031a0 <ST7735_Select>
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_RESET);
 800334c:	2200      	movs	r2, #0
 800334e:	2102      	movs	r1, #2
 8003350:	4620      	mov	r0, r4
 8003352:	f7fe f9bf 	bl	80016d4 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 8003356:	2005      	movs	r0, #5
 8003358:	f7fd fe52 	bl	8001000 <HAL_Delay>
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_SET);
 800335c:	2201      	movs	r2, #1
 800335e:	2102      	movs	r1, #2
 8003360:	4620      	mov	r0, r4
 8003362:	f7fe f9b7 	bl	80016d4 <HAL_GPIO_WritePin>
    ST7735_ExecuteCommandList(init_cmds1);
 8003366:	4807      	ldr	r0, [pc, #28]	; (8003384 <ST7735_Init+0x40>)
 8003368:	f7ff ff4e 	bl	8003208 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds2);
 800336c:	4806      	ldr	r0, [pc, #24]	; (8003388 <ST7735_Init+0x44>)
 800336e:	f7ff ff4b 	bl	8003208 <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds3);
 8003372:	4806      	ldr	r0, [pc, #24]	; (800338c <ST7735_Init+0x48>)
 8003374:	f7ff ff48 	bl	8003208 <ST7735_ExecuteCommandList>
}
 8003378:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    ST7735_Unselect();
 800337c:	f7ff bf92 	b.w	80032a4 <ST7735_Unselect>
 8003380:	40020800 	.word	0x40020800
 8003384:	08015a68 	.word	0x08015a68
 8003388:	08015aa3 	.word	0x08015aa3
 800338c:	08015ab0 	.word	0x08015ab0

08003390 <ST7735_DrawPixel>:
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT))
 8003390:	287f      	cmp	r0, #127	; 0x7f
void ST7735_DrawPixel(uint16_t x, uint16_t y, uint16_t color) {
 8003392:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003394:	4604      	mov	r4, r0
 8003396:	460d      	mov	r5, r1
 8003398:	4616      	mov	r6, r2
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT))
 800339a:	d816      	bhi.n	80033ca <ST7735_DrawPixel+0x3a>
 800339c:	299f      	cmp	r1, #159	; 0x9f
 800339e:	d814      	bhi.n	80033ca <ST7735_DrawPixel+0x3a>
    ST7735_Select();
 80033a0:	f7ff fefe 	bl	80031a0 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+1, y+1);
 80033a4:	b2e0      	uxtb	r0, r4
 80033a6:	b2e9      	uxtb	r1, r5
 80033a8:	1c4b      	adds	r3, r1, #1
 80033aa:	1c42      	adds	r2, r0, #1
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	b2d2      	uxtb	r2, r2
 80033b0:	f7ff ff4c 	bl	800324c <ST7735_SetAddressWindow>
    uint8_t data[] = { color >> 8, color & 0xFF };
 80033b4:	0a33      	lsrs	r3, r6, #8
    ST7735_WriteData(data, sizeof(data));
 80033b6:	2102      	movs	r1, #2
 80033b8:	a801      	add	r0, sp, #4
    uint8_t data[] = { color >> 8, color & 0xFF };
 80033ba:	f88d 3004 	strb.w	r3, [sp, #4]
 80033be:	f88d 6005 	strb.w	r6, [sp, #5]
    ST7735_WriteData(data, sizeof(data));
 80033c2:	f7ff ff0b 	bl	80031dc <ST7735_WriteData>
    ST7735_Unselect();
 80033c6:	f7ff ff6d 	bl	80032a4 <ST7735_Unselect>
}
 80033ca:	b002      	add	sp, #8
 80033cc:	bd70      	pop	{r4, r5, r6, pc}

080033ce <ST7735_WriteString>:
void ST7735_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 80033ce:	b082      	sub	sp, #8
 80033d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80033d4:	b089      	sub	sp, #36	; 0x24
 80033d6:	4614      	mov	r4, r2
 80033d8:	f8bd a058 	ldrh.w	sl, [sp, #88]	; 0x58
 80033dc:	f8bd 9054 	ldrh.w	r9, [sp, #84]	; 0x54
 80033e0:	9313      	str	r3, [sp, #76]	; 0x4c
 80033e2:	fa5f f883 	uxtb.w	r8, r3
 80033e6:	f3c3 2707 	ubfx	r7, r3, #8, #8
 80033ea:	4605      	mov	r5, r0
 80033ec:	460e      	mov	r6, r1
    ST7735_Select();
 80033ee:	f7ff fed7 	bl	80031a0 <ST7735_Select>
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 80033f2:	ea4f 231a 	mov.w	r3, sl, lsr #8
 80033f6:	9305      	str	r3, [sp, #20]
                uint8_t data[] = { color >> 8, color & 0xFF };
 80033f8:	ea4f 2319 	mov.w	r3, r9, lsr #8
 80033fc:	9304      	str	r3, [sp, #16]
 80033fe:	9401      	str	r4, [sp, #4]
    while(*str) {
 8003400:	9b01      	ldr	r3, [sp, #4]
 8003402:	f813 4b01 	ldrb.w	r4, [r3], #1
 8003406:	9301      	str	r3, [sp, #4]
 8003408:	b934      	cbnz	r4, 8003418 <ST7735_WriteString+0x4a>
    ST7735_Unselect();
 800340a:	f7ff ff4b 	bl	80032a4 <ST7735_Unselect>
}
 800340e:	b009      	add	sp, #36	; 0x24
 8003410:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003414:	b002      	add	sp, #8
 8003416:	4770      	bx	lr
        if(x + font.width >= ST7735_WIDTH) {
 8003418:	eb05 0308 	add.w	r3, r5, r8
 800341c:	2b7f      	cmp	r3, #127	; 0x7f
 800341e:	dd08      	ble.n	8003432 <ST7735_WriteString+0x64>
            y += font.height;
 8003420:	443e      	add	r6, r7
 8003422:	b2b6      	uxth	r6, r6
            if(y + font.height >= ST7735_HEIGHT) {
 8003424:	19f3      	adds	r3, r6, r7
 8003426:	2b9f      	cmp	r3, #159	; 0x9f
 8003428:	dcef      	bgt.n	800340a <ST7735_WriteString+0x3c>
            if(*str == ' ') {
 800342a:	2c20      	cmp	r4, #32
            x = 0;
 800342c:	f04f 0500 	mov.w	r5, #0
            if(*str == ' ') {
 8003430:	d0e6      	beq.n	8003400 <ST7735_WriteString+0x32>
    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 8003432:	b2e8      	uxtb	r0, r5
 8003434:	b2f1      	uxtb	r1, r6
 8003436:	1e7b      	subs	r3, r7, #1
 8003438:	f108 32ff 	add.w	r2, r8, #4294967295
 800343c:	f8dd b050 	ldr.w	fp, [sp, #80]	; 0x50
 8003440:	440b      	add	r3, r1
 8003442:	4402      	add	r2, r0
        b = font.data[(ch - 32) * font.height + i];
 8003444:	3c20      	subs	r4, #32
    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 8003446:	b2db      	uxtb	r3, r3
 8003448:	b2d2      	uxtb	r2, r2
        b = font.data[(ch - 32) * font.height + i];
 800344a:	437c      	muls	r4, r7
    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 800344c:	f7ff fefe 	bl	800324c <ST7735_SetAddressWindow>
 8003450:	eb0b 0344 	add.w	r3, fp, r4, lsl #1
 8003454:	9302      	str	r3, [sp, #8]
    for(i = 0; i < font.height; i++) {
 8003456:	f04f 0b00 	mov.w	fp, #0
 800345a:	45bb      	cmp	fp, r7
 800345c:	d302      	bcc.n	8003464 <ST7735_WriteString+0x96>
        x += font.width;
 800345e:	4445      	add	r5, r8
 8003460:	b2ad      	uxth	r5, r5
 8003462:	e7cd      	b.n	8003400 <ST7735_WriteString+0x32>
        b = font.data[(ch - 32) * font.height + i];
 8003464:	9b02      	ldr	r3, [sp, #8]
 8003466:	f833 301b 	ldrh.w	r3, [r3, fp, lsl #1]
 800346a:	9303      	str	r3, [sp, #12]
        for(j = 0; j < font.width; j++) {
 800346c:	2400      	movs	r4, #0
 800346e:	4544      	cmp	r4, r8
 8003470:	d302      	bcc.n	8003478 <ST7735_WriteString+0xaa>
    for(i = 0; i < font.height; i++) {
 8003472:	f10b 0b01 	add.w	fp, fp, #1
 8003476:	e7f0      	b.n	800345a <ST7735_WriteString+0x8c>
            if((b << j) & 0x8000)  {
 8003478:	9b03      	ldr	r3, [sp, #12]
 800347a:	fa03 f104 	lsl.w	r1, r3, r4
 800347e:	040b      	lsls	r3, r1, #16
                uint8_t data[] = { color >> 8, color & 0xFF };
 8003480:	bf4a      	itet	mi
 8003482:	f89d 3010 	ldrbmi.w	r3, [sp, #16]
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 8003486:	f89d 3014 	ldrbpl.w	r3, [sp, #20]
                uint8_t data[] = { color >> 8, color & 0xFF };
 800348a:	f88d 301c 	strbmi.w	r3, [sp, #28]
                ST7735_WriteData(data, sizeof(data));
 800348e:	f04f 0102 	mov.w	r1, #2
 8003492:	a807      	add	r0, sp, #28
                uint8_t data[] = { color >> 8, color & 0xFF };
 8003494:	bf4e      	itee	mi
 8003496:	f88d 901d 	strbmi.w	r9, [sp, #29]
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 800349a:	f88d 301c 	strbpl.w	r3, [sp, #28]
 800349e:	f88d a01d 	strbpl.w	sl, [sp, #29]
        for(j = 0; j < font.width; j++) {
 80034a2:	3401      	adds	r4, #1
                ST7735_WriteData(data, sizeof(data));
 80034a4:	f7ff fe9a 	bl	80031dc <ST7735_WriteData>
 80034a8:	e7e1      	b.n	800346e <ST7735_WriteString+0xa0>

080034aa <ST7735_FillScreen>:

void ST7735_FillScreen(uint16_t color) {
 80034aa:	b507      	push	{r0, r1, r2, lr}
 80034ac:	2100      	movs	r1, #0
 80034ae:	9000      	str	r0, [sp, #0]
 80034b0:	23a0      	movs	r3, #160	; 0xa0
 80034b2:	2280      	movs	r2, #128	; 0x80
 80034b4:	4608      	mov	r0, r1
 80034b6:	f7ff fefd 	bl	80032b4 <ST7735_FillRectangle.part.2>
    ST7735_FillRectangle(0, 0, ST7735_WIDTH, ST7735_HEIGHT, color);
}
 80034ba:	b003      	add	sp, #12
 80034bc:	f85d fb04 	ldr.w	pc, [sp], #4

080034c0 <ST7735_DrawImage>:

void ST7735_DrawImage(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const uint16_t* data) {
 80034c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 80034c4:	287f      	cmp	r0, #127	; 0x7f
void ST7735_DrawImage(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const uint16_t* data) {
 80034c6:	4604      	mov	r4, r0
 80034c8:	460d      	mov	r5, r1
 80034ca:	4617      	mov	r7, r2
 80034cc:	461e      	mov	r6, r3
 80034ce:	f8dd 8018 	ldr.w	r8, [sp, #24]
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 80034d2:	d81c      	bhi.n	800350e <ST7735_DrawImage+0x4e>
 80034d4:	299f      	cmp	r1, #159	; 0x9f
 80034d6:	d81a      	bhi.n	800350e <ST7735_DrawImage+0x4e>
    if((x + w - 1) >= ST7735_WIDTH) return;
 80034d8:	1883      	adds	r3, r0, r2
 80034da:	2b80      	cmp	r3, #128	; 0x80
 80034dc:	dc17      	bgt.n	800350e <ST7735_DrawImage+0x4e>
    if((y + h - 1) >= ST7735_HEIGHT) return;
 80034de:	198b      	adds	r3, r1, r6
 80034e0:	2ba0      	cmp	r3, #160	; 0xa0
 80034e2:	dc14      	bgt.n	800350e <ST7735_DrawImage+0x4e>

    ST7735_Select();
 80034e4:	f7ff fe5c 	bl	80031a0 <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 80034e8:	b2e0      	uxtb	r0, r4
 80034ea:	b2e9      	uxtb	r1, r5
 80034ec:	1e73      	subs	r3, r6, #1
 80034ee:	1e7a      	subs	r2, r7, #1
 80034f0:	440b      	add	r3, r1
 80034f2:	4402      	add	r2, r0
 80034f4:	b2db      	uxtb	r3, r3
 80034f6:	b2d2      	uxtb	r2, r2
 80034f8:	f7ff fea8 	bl	800324c <ST7735_SetAddressWindow>
    ST7735_WriteData((uint8_t*)data, sizeof(uint16_t)*w*h);
 80034fc:	0071      	lsls	r1, r6, #1
 80034fe:	4379      	muls	r1, r7
 8003500:	4640      	mov	r0, r8
 8003502:	f7ff fe6b 	bl	80031dc <ST7735_WriteData>
    ST7735_Unselect();
}
 8003506:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    ST7735_Unselect();
 800350a:	f7ff becb 	b.w	80032a4 <ST7735_Unselect>
 800350e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003512 <ST7735_draw_line>:
//----------------GFX----------------------

void ST7735_draw_line( unsigned char x1, unsigned char y1,
		unsigned char x2, unsigned char y2,
		uint16_t color)
{
 8003512:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003516:	b087      	sub	sp, #28
 8003518:	461c      	mov	r4, r3
	unsigned char length, xTmp, yTmp, i, y, yAlt;
	int m;

	if(x1 == x2) {									// vertical line
 800351a:	4290      	cmp	r0, r2
{
 800351c:	f8bd 3040 	ldrh.w	r3, [sp, #64]	; 0x40
 8003520:	9303      	str	r3, [sp, #12]
 8003522:	4606      	mov	r6, r0
 8003524:	460d      	mov	r5, r1
 8003526:	4691      	mov	r9, r2
	if(x1 == x2) {									// vertical line
 8003528:	d116      	bne.n	8003558 <ST7735_draw_line+0x46>
		// x1|y1 must be the upper point
		if(y1 > y2) {
 800352a:	42a1      	cmp	r1, r4
 800352c:	bf82      	ittt	hi
 800352e:	460b      	movhi	r3, r1
 8003530:	4625      	movhi	r5, r4
 8003532:	461c      	movhi	r4, r3
			y1 = y2;
			x2 = xTmp;
			y2 = yTmp;
		}

		length = y2-y1;
 8003534:	1b64      	subs	r4, r4, r5
 8003536:	b2e4      	uxtb	r4, r4
 8003538:	2700      	movs	r7, #0
		for(i=0; i<=length; i++) {
			ST7735_DrawPixel(x1, y1+i, color);
 800353a:	b286      	uxth	r6, r0
 800353c:	fa55 f187 	uxtab	r1, r5, r7
 8003540:	9a03      	ldr	r2, [sp, #12]
 8003542:	b289      	uxth	r1, r1
 8003544:	4630      	mov	r0, r6
 8003546:	3701      	adds	r7, #1
 8003548:	f7ff ff22 	bl	8003390 <ST7735_DrawPixel>
		for(i=0; i<=length; i++) {
 800354c:	b2fb      	uxtb	r3, r7
 800354e:	429c      	cmp	r4, r3
 8003550:	d2f4      	bcs.n	800353c <ST7735_draw_line+0x2a>
				else
					yAlt = y;
			}
		}
	}
}
 8003552:	b007      	add	sp, #28
 8003554:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	} else if(y1 == y2) {							// horizontal line
 8003558:	42a1      	cmp	r1, r4
 800355a:	d116      	bne.n	800358a <ST7735_draw_line+0x78>
		if(x1 > x2) {
 800355c:	4290      	cmp	r0, r2
 800355e:	bf82      	ittt	hi
 8003560:	4603      	movhi	r3, r0
 8003562:	4616      	movhi	r6, r2
 8003564:	4699      	movhi	r9, r3
		length = x2-x1;
 8003566:	eba9 0906 	sub.w	r9, r9, r6
 800356a:	fa5f f989 	uxtb.w	r9, r9
 800356e:	2400      	movs	r4, #0
			ST7735_DrawPixel(x1+i, y1, color);
 8003570:	b28d      	uxth	r5, r1
 8003572:	fa56 f084 	uxtab	r0, r6, r4
 8003576:	9a03      	ldr	r2, [sp, #12]
 8003578:	4629      	mov	r1, r5
 800357a:	b280      	uxth	r0, r0
 800357c:	3401      	adds	r4, #1
 800357e:	f7ff ff07 	bl	8003390 <ST7735_DrawPixel>
		for(i=0; i<=length; i++) {
 8003582:	b2e3      	uxtb	r3, r4
 8003584:	4599      	cmp	r9, r3
 8003586:	d2f4      	bcs.n	8003572 <ST7735_draw_line+0x60>
 8003588:	e7e3      	b.n	8003552 <ST7735_draw_line+0x40>
		if(x1 > x2) {
 800358a:	4290      	cmp	r0, r2
 800358c:	d903      	bls.n	8003596 <ST7735_draw_line+0x84>
 800358e:	4625      	mov	r5, r4
 8003590:	4616      	mov	r6, r2
 8003592:	460c      	mov	r4, r1
 8003594:	4681      	mov	r9, r0
		if((y2-y1) >= (x2-x1) || (y1-y2) >= (x2-x1)) {	// angle larger or equal 45
 8003596:	eba4 0b05 	sub.w	fp, r4, r5
 800359a:	eba9 0806 	sub.w	r8, r9, r6
 800359e:	45c3      	cmp	fp, r8
 80035a0:	462b      	mov	r3, r5
 80035a2:	da02      	bge.n	80035aa <ST7735_draw_line+0x98>
 80035a4:	1b2a      	subs	r2, r5, r4
 80035a6:	4590      	cmp	r8, r2
 80035a8:	dc3d      	bgt.n	8003626 <ST7735_draw_line+0x114>
			m = ((y2-y1)*200)/length;
 80035aa:	f04f 09c8 	mov.w	r9, #200	; 0xc8
			length = x2-x1;								// not really the length :)
 80035ae:	fa5f f888 	uxtb.w	r8, r8
			m = ((y2-y1)*200)/length;
 80035b2:	fb09 f30b 	mul.w	r3, r9, fp
 80035b6:	fb93 f3f8 	sdiv	r3, r3, r8
 80035ba:	9304      	str	r3, [sp, #16]
				else if(length<=(y1-y2) && y1 > y2)
 80035bc:	1b2b      	subs	r3, r5, r4
			m = ((y2-y1)*200)/length;
 80035be:	4629      	mov	r1, r5
 80035c0:	f04f 0a00 	mov.w	sl, #0
				else if(length<=(y1-y2) && y1 > y2)
 80035c4:	9305      	str	r3, [sp, #20]
				y = ((m*i)/200)+y1;
 80035c6:	9b04      	ldr	r3, [sp, #16]
 80035c8:	fa5f f28a 	uxtb.w	r2, sl
 80035cc:	fb03 f002 	mul.w	r0, r3, r2
 80035d0:	fb90 f3f9 	sdiv	r3, r0, r9
 80035d4:	18ef      	adds	r7, r5, r3
				if((m*i)%200 >= 100)
 80035d6:	fb09 0313 	mls	r3, r9, r3, r0
 80035da:	2b63      	cmp	r3, #99	; 0x63
				y = ((m*i)/200)+y1;
 80035dc:	b2ff      	uxtb	r7, r7
				if((m*i)%200 >= 100)
 80035de:	dd17      	ble.n	8003610 <ST7735_draw_line+0xfe>
					y++;
 80035e0:	3701      	adds	r7, #1
					y--;
 80035e2:	b2ff      	uxtb	r7, r7
 80035e4:	4432      	add	r2, r6
				ST7735_draw_line(x1+i, yAlt, x1+i, y, color ); /* wuff wuff recurs. */
 80035e6:	9b03      	ldr	r3, [sp, #12]
 80035e8:	9300      	str	r3, [sp, #0]
 80035ea:	b2d2      	uxtb	r2, r2
 80035ec:	463b      	mov	r3, r7
 80035ee:	4610      	mov	r0, r2
 80035f0:	f7ff ff8f 	bl	8003512 <ST7735_draw_line>
				if(length<=(y2-y1) && y1 < y2)
 80035f4:	45c3      	cmp	fp, r8
 80035f6:	db0f      	blt.n	8003618 <ST7735_draw_line+0x106>
 80035f8:	42a5      	cmp	r5, r4
 80035fa:	d20d      	bcs.n	8003618 <ST7735_draw_line+0x106>
					yAlt = y+1;
 80035fc:	3701      	adds	r7, #1
					yAlt = y-1;
 80035fe:	b2ff      	uxtb	r7, r7
 8003600:	f10a 0a01 	add.w	sl, sl, #1
			for(i=0; i<=length; i++) {
 8003604:	fa5f f38a 	uxtb.w	r3, sl
 8003608:	4598      	cmp	r8, r3
 800360a:	d3a2      	bcc.n	8003552 <ST7735_draw_line+0x40>
 800360c:	4639      	mov	r1, r7
 800360e:	e7da      	b.n	80035c6 <ST7735_draw_line+0xb4>
				else if((m*i)%200 <= -100)
 8003610:	3363      	adds	r3, #99	; 0x63
 8003612:	dae7      	bge.n	80035e4 <ST7735_draw_line+0xd2>
					y--;
 8003614:	3f01      	subs	r7, #1
 8003616:	e7e4      	b.n	80035e2 <ST7735_draw_line+0xd0>
				else if(length<=(y1-y2) && y1 > y2)
 8003618:	9b05      	ldr	r3, [sp, #20]
 800361a:	4598      	cmp	r8, r3
 800361c:	dcf0      	bgt.n	8003600 <ST7735_draw_line+0xee>
 800361e:	42a5      	cmp	r5, r4
 8003620:	d9ee      	bls.n	8003600 <ST7735_draw_line+0xee>
					yAlt = y-1;
 8003622:	3f01      	subs	r7, #1
 8003624:	e7eb      	b.n	80035fe <ST7735_draw_line+0xec>
			if(y1 > y2) {
 8003626:	42a5      	cmp	r5, r4
 8003628:	d904      	bls.n	8003634 <ST7735_draw_line+0x122>
 800362a:	4625      	mov	r5, r4
 800362c:	461c      	mov	r4, r3
 800362e:	4633      	mov	r3, r6
				x1 = x2;
 8003630:	464e      	mov	r6, r9
				x2 = xTmp;
 8003632:	4699      	mov	r9, r3
			length = y2-y1;
 8003634:	1b64      	subs	r4, r4, r5
			m = ((x2-x1)*200)/length;
 8003636:	eba9 0b06 	sub.w	fp, r9, r6
 800363a:	f04f 08c8 	mov.w	r8, #200	; 0xc8
			length = y2-y1;
 800363e:	b2e4      	uxtb	r4, r4
			m = ((x2-x1)*200)/length;
 8003640:	fb08 f30b 	mul.w	r3, r8, fp
 8003644:	fb93 f3f4 	sdiv	r3, r3, r4
 8003648:	9304      	str	r3, [sp, #16]
				else if(length<=(x1-x2) && x1 > x2)
 800364a:	eba6 0309 	sub.w	r3, r6, r9
			m = ((x2-x1)*200)/length;
 800364e:	4630      	mov	r0, r6
 8003650:	f04f 0a00 	mov.w	sl, #0
				else if(length<=(x1-x2) && x1 > x2)
 8003654:	9305      	str	r3, [sp, #20]
				y = ((m*i)/200)+x1;
 8003656:	9a04      	ldr	r2, [sp, #16]
 8003658:	fa5f f38a 	uxtb.w	r3, sl
 800365c:	fb02 f103 	mul.w	r1, r2, r3
 8003660:	fb91 f2f8 	sdiv	r2, r1, r8
 8003664:	18b7      	adds	r7, r6, r2
				if((m*i)%200 >= 100)
 8003666:	fb08 1212 	mls	r2, r8, r2, r1
 800366a:	2a63      	cmp	r2, #99	; 0x63
				y = ((m*i)/200)+x1;
 800366c:	b2ff      	uxtb	r7, r7
				if((m*i)%200 >= 100)
 800366e:	dd18      	ble.n	80036a2 <ST7735_draw_line+0x190>
					y++;
 8003670:	3701      	adds	r7, #1
					y--;
 8003672:	b2ff      	uxtb	r7, r7
 8003674:	442b      	add	r3, r5
				ST7735_draw_line(yAlt, y1+i, y, y1+i, color);
 8003676:	9a03      	ldr	r2, [sp, #12]
 8003678:	9200      	str	r2, [sp, #0]
 800367a:	b2db      	uxtb	r3, r3
 800367c:	463a      	mov	r2, r7
 800367e:	4619      	mov	r1, r3
 8003680:	f7ff ff47 	bl	8003512 <ST7735_draw_line>
				if(length<=(x2-x1) && x1 < x2)
 8003684:	45a3      	cmp	fp, r4
 8003686:	db10      	blt.n	80036aa <ST7735_draw_line+0x198>
 8003688:	454e      	cmp	r6, r9
 800368a:	d20e      	bcs.n	80036aa <ST7735_draw_line+0x198>
					yAlt = y+1;
 800368c:	3701      	adds	r7, #1
					yAlt = y-1;
 800368e:	b2ff      	uxtb	r7, r7
 8003690:	f10a 0a01 	add.w	sl, sl, #1
			for(i=0; i<=length; i++) {
 8003694:	fa5f f38a 	uxtb.w	r3, sl
 8003698:	429c      	cmp	r4, r3
 800369a:	f4ff af5a 	bcc.w	8003552 <ST7735_draw_line+0x40>
 800369e:	4638      	mov	r0, r7
 80036a0:	e7d9      	b.n	8003656 <ST7735_draw_line+0x144>
				else if((m*i)%200 <= -100)
 80036a2:	3263      	adds	r2, #99	; 0x63
 80036a4:	dae6      	bge.n	8003674 <ST7735_draw_line+0x162>
					y--;
 80036a6:	3f01      	subs	r7, #1
 80036a8:	e7e3      	b.n	8003672 <ST7735_draw_line+0x160>
				else if(length<=(x1-x2) && x1 > x2)
 80036aa:	9b05      	ldr	r3, [sp, #20]
 80036ac:	429c      	cmp	r4, r3
 80036ae:	dcef      	bgt.n	8003690 <ST7735_draw_line+0x17e>
 80036b0:	454e      	cmp	r6, r9
 80036b2:	d9ed      	bls.n	8003690 <ST7735_draw_line+0x17e>
					yAlt = y-1;
 80036b4:	3f01      	subs	r7, #1
 80036b6:	e7ea      	b.n	800368e <ST7735_draw_line+0x17c>

080036b8 <ST7735_line_v>:
	}

}

void ST7735_line_v(uint8_t y0, uint8_t y1, uint8_t x, uint8_t width, uint16_t color)
{
 80036b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if(y0>y1)
 80036bc:	4288      	cmp	r0, r1
{
 80036be:	461e      	mov	r6, r3
	if(y0>y1)
 80036c0:	bf88      	it	hi
 80036c2:	4603      	movhi	r3, r0
{
 80036c4:	460f      	mov	r7, r1
	if(y0>y1)
 80036c6:	bf84      	itt	hi
 80036c8:	4608      	movhi	r0, r1
 80036ca:	461f      	movhi	r7, r3
		uint8_t temp = y0;
		y0 = y1;
		y1 = temp;
	}
	uint8_t i,j;
	if(width%2)
 80036cc:	07f3      	lsls	r3, r6, #31
{
 80036ce:	f8bd 8020 	ldrh.w	r8, [sp, #32]
	if(width%2)
 80036d2:	d522      	bpl.n	800371a <ST7735_line_v+0x62>
	{
		uint8_t start = x-(width-1)/2;
 80036d4:	1e74      	subs	r4, r6, #1
 80036d6:	2302      	movs	r3, #2
 80036d8:	fb94 f4f3 	sdiv	r4, r4, r3
 80036dc:	1b14      	subs	r4, r2, r4
 80036de:	b2e4      	uxtb	r4, r4
 80036e0:	fa1f fa84 	uxth.w	sl, r4
 80036e4:	b285      	uxth	r5, r0
 80036e6:	46a9      	mov	r9, r5
 80036e8:	e008      	b.n	80036fc <ST7735_line_v+0x44>
		for(i=0;i<width;i++)
			for(j=y0;j<y1;j++)
				ST7735_DrawPixel(start+i, j, color);
 80036ea:	4649      	mov	r1, r9
 80036ec:	4642      	mov	r2, r8
 80036ee:	4650      	mov	r0, sl
 80036f0:	f7ff fe4e 	bl	8003390 <ST7735_DrawPixel>
 80036f4:	f109 0901 	add.w	r9, r9, #1
 80036f8:	fa1f f989 	uxth.w	r9, r9
			for(j=y0;j<y1;j++)
 80036fc:	fa5f f389 	uxtb.w	r3, r9
 8003700:	429f      	cmp	r7, r3
 8003702:	d8f2      	bhi.n	80036ea <ST7735_line_v+0x32>
 8003704:	f10a 0a01 	add.w	sl, sl, #1
 8003708:	fa1f fa8a 	uxth.w	sl, sl
		for(i=0;i<width;i++)
 800370c:	ebaa 0304 	sub.w	r3, sl, r4
 8003710:	b2db      	uxtb	r3, r3
 8003712:	429e      	cmp	r6, r3
 8003714:	d8e7      	bhi.n	80036e6 <ST7735_line_v+0x2e>
 8003716:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	}
	else
	{
		uint8_t start = x-width/2;
 800371a:	eba2 0456 	sub.w	r4, r2, r6, lsr #1
 800371e:	b2e4      	uxtb	r4, r4
 8003720:	eb04 0906 	add.w	r9, r4, r6
 8003724:	b285      	uxth	r5, r0
		for(i=0;i<width;i++)
 8003726:	454c      	cmp	r4, r9
 8003728:	d0f5      	beq.n	8003716 <ST7735_line_v+0x5e>
 800372a:	462e      	mov	r6, r5
 800372c:	e006      	b.n	800373c <ST7735_line_v+0x84>
			for(j=y0;j<y1;j++)
				ST7735_DrawPixel(start+i, j, color);
 800372e:	4631      	mov	r1, r6
 8003730:	4642      	mov	r2, r8
 8003732:	4620      	mov	r0, r4
 8003734:	f7ff fe2c 	bl	8003390 <ST7735_DrawPixel>
 8003738:	3601      	adds	r6, #1
 800373a:	b2b6      	uxth	r6, r6
			for(j=y0;j<y1;j++)
 800373c:	b2f3      	uxtb	r3, r6
 800373e:	429f      	cmp	r7, r3
 8003740:	d8f5      	bhi.n	800372e <ST7735_line_v+0x76>
 8003742:	3401      	adds	r4, #1
 8003744:	b2a4      	uxth	r4, r4
 8003746:	e7ee      	b.n	8003726 <ST7735_line_v+0x6e>

08003748 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003748:	b508      	push	{r3, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800374a:	2007      	movs	r0, #7
 800374c:	f7fd fe78 	bl	8001440 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8003750:	2200      	movs	r2, #0
 8003752:	4611      	mov	r1, r2
 8003754:	f06f 000b 	mvn.w	r0, #11
 8003758:	f7fd fe84 	bl	8001464 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800375c:	2200      	movs	r2, #0
 800375e:	4611      	mov	r1, r2
 8003760:	f06f 000a 	mvn.w	r0, #10
 8003764:	f7fd fe7e 	bl	8001464 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8003768:	2200      	movs	r2, #0
 800376a:	4611      	mov	r1, r2
 800376c:	f06f 0009 	mvn.w	r0, #9
 8003770:	f7fd fe78 	bl	8001464 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8003774:	2200      	movs	r2, #0
 8003776:	4611      	mov	r1, r2
 8003778:	f06f 0004 	mvn.w	r0, #4
 800377c:	f7fd fe72 	bl	8001464 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8003780:	2200      	movs	r2, #0
 8003782:	4611      	mov	r1, r2
 8003784:	f06f 0003 	mvn.w	r0, #3
 8003788:	f7fd fe6c 	bl	8001464 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 800378c:	2200      	movs	r2, #0
 800378e:	4611      	mov	r1, r2
 8003790:	f06f 0001 	mvn.w	r0, #1
 8003794:	f7fd fe66 	bl	8001464 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8003798:	2200      	movs	r2, #0
 800379a:	4611      	mov	r1, r2
 800379c:	f04f 30ff 	mov.w	r0, #4294967295

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80037a0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 80037a4:	f7fd be5e 	b.w	8001464 <HAL_NVIC_SetPriority>

080037a8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{

  if(hadc->Instance==ADC1)
 80037a8:	6802      	ldr	r2, [r0, #0]
 80037aa:	4b09      	ldr	r3, [pc, #36]	; (80037d0 <HAL_ADC_MspInit+0x28>)
 80037ac:	429a      	cmp	r2, r3
{
 80037ae:	b082      	sub	sp, #8
  if(hadc->Instance==ADC1)
 80037b0:	d10b      	bne.n	80037ca <HAL_ADC_MspInit+0x22>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80037b2:	2300      	movs	r3, #0
 80037b4:	9301      	str	r3, [sp, #4]
 80037b6:	4b07      	ldr	r3, [pc, #28]	; (80037d4 <HAL_ADC_MspInit+0x2c>)
 80037b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80037ba:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80037be:	645a      	str	r2, [r3, #68]	; 0x44
 80037c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037c6:	9301      	str	r3, [sp, #4]
 80037c8:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80037ca:	b002      	add	sp, #8
 80037cc:	4770      	bx	lr
 80037ce:	bf00      	nop
 80037d0:	40012000 	.word	0x40012000
 80037d4:	40023800 	.word	0x40023800

080037d8 <HAL_RTC_MspInit>:
}

void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{

  if(hrtc->Instance==RTC)
 80037d8:	6802      	ldr	r2, [r0, #0]
 80037da:	4b03      	ldr	r3, [pc, #12]	; (80037e8 <HAL_RTC_MspInit+0x10>)
 80037dc:	429a      	cmp	r2, r3
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80037de:	bf02      	ittt	eq
 80037e0:	4b02      	ldreq	r3, [pc, #8]	; (80037ec <HAL_RTC_MspInit+0x14>)
 80037e2:	2201      	moveq	r2, #1
 80037e4:	601a      	streq	r2, [r3, #0]
 80037e6:	4770      	bx	lr
 80037e8:	40002800 	.word	0x40002800
 80037ec:	42470e3c 	.word	0x42470e3c

080037f0 <HAL_SPI_MspInit>:
  }

}

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80037f0:	b5f0      	push	{r4, r5, r6, r7, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI2)
 80037f2:	6802      	ldr	r2, [r0, #0]
 80037f4:	4b15      	ldr	r3, [pc, #84]	; (800384c <HAL_SPI_MspInit+0x5c>)
 80037f6:	429a      	cmp	r2, r3
{
 80037f8:	b087      	sub	sp, #28
  if(hspi->Instance==SPI2)
 80037fa:	d124      	bne.n	8003846 <HAL_SPI_MspInit+0x56>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80037fc:	2400      	movs	r4, #0
 80037fe:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8003802:	9400      	str	r4, [sp, #0]
 8003804:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003806:	4812      	ldr	r0, [pc, #72]	; (8003850 <HAL_SPI_MspInit+0x60>)
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003808:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800380c:	641a      	str	r2, [r3, #64]	; 0x40
 800380e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003810:	9403      	str	r4, [sp, #12]
    __HAL_RCC_SPI2_CLK_ENABLE();
 8003812:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003816:	9300      	str	r3, [sp, #0]
 8003818:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800381a:	2702      	movs	r7, #2
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 800381c:	2308      	movs	r3, #8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800381e:	2603      	movs	r6, #3
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003820:	2505      	movs	r5, #5
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003822:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003824:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003826:	9702      	str	r7, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003828:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800382a:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800382c:	f7fd fe76 	bl	800151c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003830:	f44f 6380 	mov.w	r3, #1024	; 0x400
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003834:	a901      	add	r1, sp, #4
 8003836:	4807      	ldr	r0, [pc, #28]	; (8003854 <HAL_SPI_MspInit+0x64>)
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003838:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800383a:	9702      	str	r7, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800383c:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800383e:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8003840:	9505      	str	r5, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003842:	f7fd fe6b 	bl	800151c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8003846:	b007      	add	sp, #28
 8003848:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800384a:	bf00      	nop
 800384c:	40003800 	.word	0x40003800
 8003850:	40020800 	.word	0x40020800
 8003854:	40020400 	.word	0x40020400

08003858 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003858:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 800385a:	6802      	ldr	r2, [r0, #0]
 800385c:	4b0e      	ldr	r3, [pc, #56]	; (8003898 <HAL_UART_MspInit+0x40>)
 800385e:	429a      	cmp	r2, r3
 8003860:	d117      	bne.n	8003892 <HAL_UART_MspInit+0x3a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003862:	2300      	movs	r3, #0
 8003864:	4a0d      	ldr	r2, [pc, #52]	; (800389c <HAL_UART_MspInit+0x44>)
 8003866:	9300      	str	r3, [sp, #0]
 8003868:	6c11      	ldr	r1, [r2, #64]	; 0x40
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800386a:	480d      	ldr	r0, [pc, #52]	; (80038a0 <HAL_UART_MspInit+0x48>)
    __HAL_RCC_USART2_CLK_ENABLE();
 800386c:	f441 3100 	orr.w	r1, r1, #131072	; 0x20000
 8003870:	6411      	str	r1, [r2, #64]	; 0x40
 8003872:	6c12      	ldr	r2, [r2, #64]	; 0x40
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003874:	9303      	str	r3, [sp, #12]
    __HAL_RCC_USART2_CLK_ENABLE();
 8003876:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 800387a:	9200      	str	r2, [sp, #0]
 800387c:	9a00      	ldr	r2, [sp, #0]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800387e:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003880:	220c      	movs	r2, #12
 8003882:	9201      	str	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003884:	2307      	movs	r3, #7
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003886:	2202      	movs	r2, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003888:	a901      	add	r1, sp, #4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800388a:	9202      	str	r2, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800388c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800388e:	f7fd fe45 	bl	800151c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003892:	b007      	add	sp, #28
 8003894:	f85d fb04 	ldr.w	pc, [sp], #4
 8003898:	40004400 	.word	0x40004400
 800389c:	40023800 	.word	0x40023800
 80038a0:	40020000 	.word	0x40020000

080038a4 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80038a4:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80038a6:	f7fd fb99 	bl	8000fdc <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80038aa:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 80038ae:	f7fd be30 	b.w	8001512 <HAL_SYSTICK_IRQHandler>
	...

080038b4 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80038b4:	490f      	ldr	r1, [pc, #60]	; (80038f4 <SystemInit+0x40>)
 80038b6:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 80038ba:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80038be:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80038c2:	4b0d      	ldr	r3, [pc, #52]	; (80038f8 <SystemInit+0x44>)
 80038c4:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80038c6:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 80038c8:	f042 0201 	orr.w	r2, r2, #1
 80038cc:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 80038ce:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80038d0:	681a      	ldr	r2, [r3, #0]
 80038d2:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80038d6:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80038da:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80038dc:	4a07      	ldr	r2, [pc, #28]	; (80038fc <SystemInit+0x48>)
 80038de:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80038e0:	681a      	ldr	r2, [r3, #0]
 80038e2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80038e6:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80038e8:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80038ea:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80038ee:	608b      	str	r3, [r1, #8]
 80038f0:	4770      	bx	lr
 80038f2:	bf00      	nop
 80038f4:	e000ed00 	.word	0xe000ed00
 80038f8:	40023800 	.word	0x40023800
 80038fc:	24003010 	.word	0x24003010

08003900 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003900:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003938 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003904:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003906:	e003      	b.n	8003910 <LoopCopyDataInit>

08003908 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003908:	4b0c      	ldr	r3, [pc, #48]	; (800393c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800390a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800390c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800390e:	3104      	adds	r1, #4

08003910 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003910:	480b      	ldr	r0, [pc, #44]	; (8003940 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003912:	4b0c      	ldr	r3, [pc, #48]	; (8003944 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003914:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003916:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003918:	d3f6      	bcc.n	8003908 <CopyDataInit>
  ldr  r2, =_sbss
 800391a:	4a0b      	ldr	r2, [pc, #44]	; (8003948 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800391c:	e002      	b.n	8003924 <LoopFillZerobss>

0800391e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800391e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003920:	f842 3b04 	str.w	r3, [r2], #4

08003924 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003924:	4b09      	ldr	r3, [pc, #36]	; (800394c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003926:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003928:	d3f9      	bcc.n	800391e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800392a:	f7ff ffc3 	bl	80038b4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800392e:	f000 f811 	bl	8003954 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003932:	f7ff f939 	bl	8002ba8 <main>
  bx  lr    
 8003936:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003938:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 800393c:	08015f68 	.word	0x08015f68
  ldr  r0, =_sdata
 8003940:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003944:	200002b4 	.word	0x200002b4
  ldr  r2, =_sbss
 8003948:	200002b8 	.word	0x200002b8
  ldr  r3, = _ebss
 800394c:	2000046c 	.word	0x2000046c

08003950 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003950:	e7fe      	b.n	8003950 <ADC_IRQHandler>
	...

08003954 <__libc_init_array>:
 8003954:	b570      	push	{r4, r5, r6, lr}
 8003956:	4e0d      	ldr	r6, [pc, #52]	; (800398c <__libc_init_array+0x38>)
 8003958:	4c0d      	ldr	r4, [pc, #52]	; (8003990 <__libc_init_array+0x3c>)
 800395a:	1ba4      	subs	r4, r4, r6
 800395c:	10a4      	asrs	r4, r4, #2
 800395e:	2500      	movs	r5, #0
 8003960:	42a5      	cmp	r5, r4
 8003962:	d109      	bne.n	8003978 <__libc_init_array+0x24>
 8003964:	4e0b      	ldr	r6, [pc, #44]	; (8003994 <__libc_init_array+0x40>)
 8003966:	4c0c      	ldr	r4, [pc, #48]	; (8003998 <__libc_init_array+0x44>)
 8003968:	f003 feba 	bl	80076e0 <_init>
 800396c:	1ba4      	subs	r4, r4, r6
 800396e:	10a4      	asrs	r4, r4, #2
 8003970:	2500      	movs	r5, #0
 8003972:	42a5      	cmp	r5, r4
 8003974:	d105      	bne.n	8003982 <__libc_init_array+0x2e>
 8003976:	bd70      	pop	{r4, r5, r6, pc}
 8003978:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800397c:	4798      	blx	r3
 800397e:	3501      	adds	r5, #1
 8003980:	e7ee      	b.n	8003960 <__libc_init_array+0xc>
 8003982:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003986:	4798      	blx	r3
 8003988:	3501      	adds	r5, #1
 800398a:	e7f2      	b.n	8003972 <__libc_init_array+0x1e>
 800398c:	08015f60 	.word	0x08015f60
 8003990:	08015f60 	.word	0x08015f60
 8003994:	08015f60 	.word	0x08015f60
 8003998:	08015f64 	.word	0x08015f64

0800399c <__cvt>:
 800399c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80039a0:	ec55 4b10 	vmov	r4, r5, d0
 80039a4:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80039a6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80039aa:	2d00      	cmp	r5, #0
 80039ac:	460e      	mov	r6, r1
 80039ae:	4691      	mov	r9, r2
 80039b0:	4619      	mov	r1, r3
 80039b2:	bfb8      	it	lt
 80039b4:	4622      	movlt	r2, r4
 80039b6:	462b      	mov	r3, r5
 80039b8:	f027 0720 	bic.w	r7, r7, #32
 80039bc:	bfbb      	ittet	lt
 80039be:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80039c2:	461d      	movlt	r5, r3
 80039c4:	2300      	movge	r3, #0
 80039c6:	232d      	movlt	r3, #45	; 0x2d
 80039c8:	bfb8      	it	lt
 80039ca:	4614      	movlt	r4, r2
 80039cc:	2f46      	cmp	r7, #70	; 0x46
 80039ce:	700b      	strb	r3, [r1, #0]
 80039d0:	d004      	beq.n	80039dc <__cvt+0x40>
 80039d2:	2f45      	cmp	r7, #69	; 0x45
 80039d4:	d100      	bne.n	80039d8 <__cvt+0x3c>
 80039d6:	3601      	adds	r6, #1
 80039d8:	2102      	movs	r1, #2
 80039da:	e000      	b.n	80039de <__cvt+0x42>
 80039dc:	2103      	movs	r1, #3
 80039de:	ab03      	add	r3, sp, #12
 80039e0:	9301      	str	r3, [sp, #4]
 80039e2:	ab02      	add	r3, sp, #8
 80039e4:	9300      	str	r3, [sp, #0]
 80039e6:	4632      	mov	r2, r6
 80039e8:	4653      	mov	r3, sl
 80039ea:	ec45 4b10 	vmov	d0, r4, r5
 80039ee:	f000 fcfb 	bl	80043e8 <_dtoa_r>
 80039f2:	2f47      	cmp	r7, #71	; 0x47
 80039f4:	4680      	mov	r8, r0
 80039f6:	d102      	bne.n	80039fe <__cvt+0x62>
 80039f8:	f019 0f01 	tst.w	r9, #1
 80039fc:	d026      	beq.n	8003a4c <__cvt+0xb0>
 80039fe:	2f46      	cmp	r7, #70	; 0x46
 8003a00:	eb08 0906 	add.w	r9, r8, r6
 8003a04:	d111      	bne.n	8003a2a <__cvt+0x8e>
 8003a06:	f898 3000 	ldrb.w	r3, [r8]
 8003a0a:	2b30      	cmp	r3, #48	; 0x30
 8003a0c:	d10a      	bne.n	8003a24 <__cvt+0x88>
 8003a0e:	2200      	movs	r2, #0
 8003a10:	2300      	movs	r3, #0
 8003a12:	4620      	mov	r0, r4
 8003a14:	4629      	mov	r1, r5
 8003a16:	f7fd f85b 	bl	8000ad0 <__aeabi_dcmpeq>
 8003a1a:	b918      	cbnz	r0, 8003a24 <__cvt+0x88>
 8003a1c:	f1c6 0601 	rsb	r6, r6, #1
 8003a20:	f8ca 6000 	str.w	r6, [sl]
 8003a24:	f8da 3000 	ldr.w	r3, [sl]
 8003a28:	4499      	add	r9, r3
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	4620      	mov	r0, r4
 8003a30:	4629      	mov	r1, r5
 8003a32:	f7fd f84d 	bl	8000ad0 <__aeabi_dcmpeq>
 8003a36:	b938      	cbnz	r0, 8003a48 <__cvt+0xac>
 8003a38:	2230      	movs	r2, #48	; 0x30
 8003a3a:	9b03      	ldr	r3, [sp, #12]
 8003a3c:	4599      	cmp	r9, r3
 8003a3e:	d905      	bls.n	8003a4c <__cvt+0xb0>
 8003a40:	1c59      	adds	r1, r3, #1
 8003a42:	9103      	str	r1, [sp, #12]
 8003a44:	701a      	strb	r2, [r3, #0]
 8003a46:	e7f8      	b.n	8003a3a <__cvt+0x9e>
 8003a48:	f8cd 900c 	str.w	r9, [sp, #12]
 8003a4c:	9b03      	ldr	r3, [sp, #12]
 8003a4e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003a50:	eba3 0308 	sub.w	r3, r3, r8
 8003a54:	4640      	mov	r0, r8
 8003a56:	6013      	str	r3, [r2, #0]
 8003a58:	b004      	add	sp, #16
 8003a5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08003a5e <__exponent>:
 8003a5e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003a60:	4603      	mov	r3, r0
 8003a62:	2900      	cmp	r1, #0
 8003a64:	bfb8      	it	lt
 8003a66:	4249      	neglt	r1, r1
 8003a68:	f803 2b02 	strb.w	r2, [r3], #2
 8003a6c:	bfb4      	ite	lt
 8003a6e:	222d      	movlt	r2, #45	; 0x2d
 8003a70:	222b      	movge	r2, #43	; 0x2b
 8003a72:	2909      	cmp	r1, #9
 8003a74:	7042      	strb	r2, [r0, #1]
 8003a76:	dd20      	ble.n	8003aba <__exponent+0x5c>
 8003a78:	f10d 0207 	add.w	r2, sp, #7
 8003a7c:	4617      	mov	r7, r2
 8003a7e:	260a      	movs	r6, #10
 8003a80:	fb91 f5f6 	sdiv	r5, r1, r6
 8003a84:	fb06 1115 	mls	r1, r6, r5, r1
 8003a88:	3130      	adds	r1, #48	; 0x30
 8003a8a:	2d09      	cmp	r5, #9
 8003a8c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8003a90:	f102 34ff 	add.w	r4, r2, #4294967295
 8003a94:	4629      	mov	r1, r5
 8003a96:	dc09      	bgt.n	8003aac <__exponent+0x4e>
 8003a98:	3130      	adds	r1, #48	; 0x30
 8003a9a:	3a02      	subs	r2, #2
 8003a9c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003aa0:	42ba      	cmp	r2, r7
 8003aa2:	461c      	mov	r4, r3
 8003aa4:	d304      	bcc.n	8003ab0 <__exponent+0x52>
 8003aa6:	1a20      	subs	r0, r4, r0
 8003aa8:	b003      	add	sp, #12
 8003aaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003aac:	4622      	mov	r2, r4
 8003aae:	e7e7      	b.n	8003a80 <__exponent+0x22>
 8003ab0:	f812 1b01 	ldrb.w	r1, [r2], #1
 8003ab4:	f803 1b01 	strb.w	r1, [r3], #1
 8003ab8:	e7f2      	b.n	8003aa0 <__exponent+0x42>
 8003aba:	2230      	movs	r2, #48	; 0x30
 8003abc:	461c      	mov	r4, r3
 8003abe:	4411      	add	r1, r2
 8003ac0:	f804 2b02 	strb.w	r2, [r4], #2
 8003ac4:	7059      	strb	r1, [r3, #1]
 8003ac6:	e7ee      	b.n	8003aa6 <__exponent+0x48>

08003ac8 <_printf_float>:
 8003ac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003acc:	b08d      	sub	sp, #52	; 0x34
 8003ace:	460c      	mov	r4, r1
 8003ad0:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8003ad4:	4616      	mov	r6, r2
 8003ad6:	461f      	mov	r7, r3
 8003ad8:	4605      	mov	r5, r0
 8003ada:	f001 fa53 	bl	8004f84 <_localeconv_r>
 8003ade:	6803      	ldr	r3, [r0, #0]
 8003ae0:	9304      	str	r3, [sp, #16]
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	f7fc fb7c 	bl	80001e0 <strlen>
 8003ae8:	2300      	movs	r3, #0
 8003aea:	930a      	str	r3, [sp, #40]	; 0x28
 8003aec:	f8d8 3000 	ldr.w	r3, [r8]
 8003af0:	9005      	str	r0, [sp, #20]
 8003af2:	3307      	adds	r3, #7
 8003af4:	f023 0307 	bic.w	r3, r3, #7
 8003af8:	f103 0208 	add.w	r2, r3, #8
 8003afc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8003b00:	f8d4 b000 	ldr.w	fp, [r4]
 8003b04:	f8c8 2000 	str.w	r2, [r8]
 8003b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b0c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003b10:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8003b14:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8003b18:	9307      	str	r3, [sp, #28]
 8003b1a:	f8cd 8018 	str.w	r8, [sp, #24]
 8003b1e:	f04f 32ff 	mov.w	r2, #4294967295
 8003b22:	4ba5      	ldr	r3, [pc, #660]	; (8003db8 <_printf_float+0x2f0>)
 8003b24:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003b28:	f7fd f804 	bl	8000b34 <__aeabi_dcmpun>
 8003b2c:	2800      	cmp	r0, #0
 8003b2e:	f040 81fb 	bne.w	8003f28 <_printf_float+0x460>
 8003b32:	f04f 32ff 	mov.w	r2, #4294967295
 8003b36:	4ba0      	ldr	r3, [pc, #640]	; (8003db8 <_printf_float+0x2f0>)
 8003b38:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003b3c:	f7fc ffdc 	bl	8000af8 <__aeabi_dcmple>
 8003b40:	2800      	cmp	r0, #0
 8003b42:	f040 81f1 	bne.w	8003f28 <_printf_float+0x460>
 8003b46:	2200      	movs	r2, #0
 8003b48:	2300      	movs	r3, #0
 8003b4a:	4640      	mov	r0, r8
 8003b4c:	4649      	mov	r1, r9
 8003b4e:	f7fc ffc9 	bl	8000ae4 <__aeabi_dcmplt>
 8003b52:	b110      	cbz	r0, 8003b5a <_printf_float+0x92>
 8003b54:	232d      	movs	r3, #45	; 0x2d
 8003b56:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003b5a:	4b98      	ldr	r3, [pc, #608]	; (8003dbc <_printf_float+0x2f4>)
 8003b5c:	4a98      	ldr	r2, [pc, #608]	; (8003dc0 <_printf_float+0x2f8>)
 8003b5e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8003b62:	bf8c      	ite	hi
 8003b64:	4690      	movhi	r8, r2
 8003b66:	4698      	movls	r8, r3
 8003b68:	2303      	movs	r3, #3
 8003b6a:	f02b 0204 	bic.w	r2, fp, #4
 8003b6e:	6123      	str	r3, [r4, #16]
 8003b70:	6022      	str	r2, [r4, #0]
 8003b72:	f04f 0900 	mov.w	r9, #0
 8003b76:	9700      	str	r7, [sp, #0]
 8003b78:	4633      	mov	r3, r6
 8003b7a:	aa0b      	add	r2, sp, #44	; 0x2c
 8003b7c:	4621      	mov	r1, r4
 8003b7e:	4628      	mov	r0, r5
 8003b80:	f000 f9e2 	bl	8003f48 <_printf_common>
 8003b84:	3001      	adds	r0, #1
 8003b86:	f040 8093 	bne.w	8003cb0 <_printf_float+0x1e8>
 8003b8a:	f04f 30ff 	mov.w	r0, #4294967295
 8003b8e:	b00d      	add	sp, #52	; 0x34
 8003b90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003b94:	6861      	ldr	r1, [r4, #4]
 8003b96:	1c4b      	adds	r3, r1, #1
 8003b98:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8003b9c:	d13f      	bne.n	8003c1e <_printf_float+0x156>
 8003b9e:	2306      	movs	r3, #6
 8003ba0:	6063      	str	r3, [r4, #4]
 8003ba2:	2300      	movs	r3, #0
 8003ba4:	9303      	str	r3, [sp, #12]
 8003ba6:	ab0a      	add	r3, sp, #40	; 0x28
 8003ba8:	9302      	str	r3, [sp, #8]
 8003baa:	ab09      	add	r3, sp, #36	; 0x24
 8003bac:	9300      	str	r3, [sp, #0]
 8003bae:	ec49 8b10 	vmov	d0, r8, r9
 8003bb2:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8003bb6:	6022      	str	r2, [r4, #0]
 8003bb8:	f8cd a004 	str.w	sl, [sp, #4]
 8003bbc:	6861      	ldr	r1, [r4, #4]
 8003bbe:	4628      	mov	r0, r5
 8003bc0:	f7ff feec 	bl	800399c <__cvt>
 8003bc4:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8003bc8:	2b47      	cmp	r3, #71	; 0x47
 8003bca:	4680      	mov	r8, r0
 8003bcc:	d109      	bne.n	8003be2 <_printf_float+0x11a>
 8003bce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003bd0:	1cd8      	adds	r0, r3, #3
 8003bd2:	db02      	blt.n	8003bda <_printf_float+0x112>
 8003bd4:	6862      	ldr	r2, [r4, #4]
 8003bd6:	4293      	cmp	r3, r2
 8003bd8:	dd57      	ble.n	8003c8a <_printf_float+0x1c2>
 8003bda:	f1aa 0a02 	sub.w	sl, sl, #2
 8003bde:	fa5f fa8a 	uxtb.w	sl, sl
 8003be2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8003be6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003be8:	d834      	bhi.n	8003c54 <_printf_float+0x18c>
 8003bea:	3901      	subs	r1, #1
 8003bec:	4652      	mov	r2, sl
 8003bee:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8003bf2:	9109      	str	r1, [sp, #36]	; 0x24
 8003bf4:	f7ff ff33 	bl	8003a5e <__exponent>
 8003bf8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003bfa:	1883      	adds	r3, r0, r2
 8003bfc:	2a01      	cmp	r2, #1
 8003bfe:	4681      	mov	r9, r0
 8003c00:	6123      	str	r3, [r4, #16]
 8003c02:	dc02      	bgt.n	8003c0a <_printf_float+0x142>
 8003c04:	6822      	ldr	r2, [r4, #0]
 8003c06:	07d1      	lsls	r1, r2, #31
 8003c08:	d501      	bpl.n	8003c0e <_printf_float+0x146>
 8003c0a:	3301      	adds	r3, #1
 8003c0c:	6123      	str	r3, [r4, #16]
 8003c0e:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d0af      	beq.n	8003b76 <_printf_float+0xae>
 8003c16:	232d      	movs	r3, #45	; 0x2d
 8003c18:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003c1c:	e7ab      	b.n	8003b76 <_printf_float+0xae>
 8003c1e:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8003c22:	d002      	beq.n	8003c2a <_printf_float+0x162>
 8003c24:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8003c28:	d1bb      	bne.n	8003ba2 <_printf_float+0xda>
 8003c2a:	b189      	cbz	r1, 8003c50 <_printf_float+0x188>
 8003c2c:	2300      	movs	r3, #0
 8003c2e:	9303      	str	r3, [sp, #12]
 8003c30:	ab0a      	add	r3, sp, #40	; 0x28
 8003c32:	9302      	str	r3, [sp, #8]
 8003c34:	ab09      	add	r3, sp, #36	; 0x24
 8003c36:	9300      	str	r3, [sp, #0]
 8003c38:	ec49 8b10 	vmov	d0, r8, r9
 8003c3c:	6022      	str	r2, [r4, #0]
 8003c3e:	f8cd a004 	str.w	sl, [sp, #4]
 8003c42:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8003c46:	4628      	mov	r0, r5
 8003c48:	f7ff fea8 	bl	800399c <__cvt>
 8003c4c:	4680      	mov	r8, r0
 8003c4e:	e7be      	b.n	8003bce <_printf_float+0x106>
 8003c50:	2301      	movs	r3, #1
 8003c52:	e7a5      	b.n	8003ba0 <_printf_float+0xd8>
 8003c54:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8003c58:	d119      	bne.n	8003c8e <_printf_float+0x1c6>
 8003c5a:	2900      	cmp	r1, #0
 8003c5c:	6863      	ldr	r3, [r4, #4]
 8003c5e:	dd0c      	ble.n	8003c7a <_printf_float+0x1b2>
 8003c60:	6121      	str	r1, [r4, #16]
 8003c62:	b913      	cbnz	r3, 8003c6a <_printf_float+0x1a2>
 8003c64:	6822      	ldr	r2, [r4, #0]
 8003c66:	07d2      	lsls	r2, r2, #31
 8003c68:	d502      	bpl.n	8003c70 <_printf_float+0x1a8>
 8003c6a:	3301      	adds	r3, #1
 8003c6c:	440b      	add	r3, r1
 8003c6e:	6123      	str	r3, [r4, #16]
 8003c70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c72:	65a3      	str	r3, [r4, #88]	; 0x58
 8003c74:	f04f 0900 	mov.w	r9, #0
 8003c78:	e7c9      	b.n	8003c0e <_printf_float+0x146>
 8003c7a:	b913      	cbnz	r3, 8003c82 <_printf_float+0x1ba>
 8003c7c:	6822      	ldr	r2, [r4, #0]
 8003c7e:	07d0      	lsls	r0, r2, #31
 8003c80:	d501      	bpl.n	8003c86 <_printf_float+0x1be>
 8003c82:	3302      	adds	r3, #2
 8003c84:	e7f3      	b.n	8003c6e <_printf_float+0x1a6>
 8003c86:	2301      	movs	r3, #1
 8003c88:	e7f1      	b.n	8003c6e <_printf_float+0x1a6>
 8003c8a:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8003c8e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003c90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003c92:	4293      	cmp	r3, r2
 8003c94:	db05      	blt.n	8003ca2 <_printf_float+0x1da>
 8003c96:	6822      	ldr	r2, [r4, #0]
 8003c98:	6123      	str	r3, [r4, #16]
 8003c9a:	07d1      	lsls	r1, r2, #31
 8003c9c:	d5e8      	bpl.n	8003c70 <_printf_float+0x1a8>
 8003c9e:	3301      	adds	r3, #1
 8003ca0:	e7e5      	b.n	8003c6e <_printf_float+0x1a6>
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	bfd4      	ite	le
 8003ca6:	f1c3 0302 	rsble	r3, r3, #2
 8003caa:	2301      	movgt	r3, #1
 8003cac:	4413      	add	r3, r2
 8003cae:	e7de      	b.n	8003c6e <_printf_float+0x1a6>
 8003cb0:	6823      	ldr	r3, [r4, #0]
 8003cb2:	055a      	lsls	r2, r3, #21
 8003cb4:	d407      	bmi.n	8003cc6 <_printf_float+0x1fe>
 8003cb6:	6923      	ldr	r3, [r4, #16]
 8003cb8:	4642      	mov	r2, r8
 8003cba:	4631      	mov	r1, r6
 8003cbc:	4628      	mov	r0, r5
 8003cbe:	47b8      	blx	r7
 8003cc0:	3001      	adds	r0, #1
 8003cc2:	d12b      	bne.n	8003d1c <_printf_float+0x254>
 8003cc4:	e761      	b.n	8003b8a <_printf_float+0xc2>
 8003cc6:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8003cca:	f240 80e2 	bls.w	8003e92 <_printf_float+0x3ca>
 8003cce:	2200      	movs	r2, #0
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003cd6:	f7fc fefb 	bl	8000ad0 <__aeabi_dcmpeq>
 8003cda:	2800      	cmp	r0, #0
 8003cdc:	d03c      	beq.n	8003d58 <_printf_float+0x290>
 8003cde:	2301      	movs	r3, #1
 8003ce0:	4a38      	ldr	r2, [pc, #224]	; (8003dc4 <_printf_float+0x2fc>)
 8003ce2:	4631      	mov	r1, r6
 8003ce4:	4628      	mov	r0, r5
 8003ce6:	47b8      	blx	r7
 8003ce8:	3001      	adds	r0, #1
 8003cea:	f43f af4e 	beq.w	8003b8a <_printf_float+0xc2>
 8003cee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003cf0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003cf2:	429a      	cmp	r2, r3
 8003cf4:	db02      	blt.n	8003cfc <_printf_float+0x234>
 8003cf6:	6823      	ldr	r3, [r4, #0]
 8003cf8:	07d8      	lsls	r0, r3, #31
 8003cfa:	d50f      	bpl.n	8003d1c <_printf_float+0x254>
 8003cfc:	9b05      	ldr	r3, [sp, #20]
 8003cfe:	9a04      	ldr	r2, [sp, #16]
 8003d00:	4631      	mov	r1, r6
 8003d02:	4628      	mov	r0, r5
 8003d04:	47b8      	blx	r7
 8003d06:	3001      	adds	r0, #1
 8003d08:	f43f af3f 	beq.w	8003b8a <_printf_float+0xc2>
 8003d0c:	f04f 0800 	mov.w	r8, #0
 8003d10:	f104 091a 	add.w	r9, r4, #26
 8003d14:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003d16:	3b01      	subs	r3, #1
 8003d18:	4598      	cmp	r8, r3
 8003d1a:	db12      	blt.n	8003d42 <_printf_float+0x27a>
 8003d1c:	6823      	ldr	r3, [r4, #0]
 8003d1e:	079b      	lsls	r3, r3, #30
 8003d20:	d509      	bpl.n	8003d36 <_printf_float+0x26e>
 8003d22:	f04f 0800 	mov.w	r8, #0
 8003d26:	f104 0919 	add.w	r9, r4, #25
 8003d2a:	68e3      	ldr	r3, [r4, #12]
 8003d2c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8003d2e:	1a9b      	subs	r3, r3, r2
 8003d30:	4598      	cmp	r8, r3
 8003d32:	f2c0 80ee 	blt.w	8003f12 <_printf_float+0x44a>
 8003d36:	68e0      	ldr	r0, [r4, #12]
 8003d38:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003d3a:	4298      	cmp	r0, r3
 8003d3c:	bfb8      	it	lt
 8003d3e:	4618      	movlt	r0, r3
 8003d40:	e725      	b.n	8003b8e <_printf_float+0xc6>
 8003d42:	2301      	movs	r3, #1
 8003d44:	464a      	mov	r2, r9
 8003d46:	4631      	mov	r1, r6
 8003d48:	4628      	mov	r0, r5
 8003d4a:	47b8      	blx	r7
 8003d4c:	3001      	adds	r0, #1
 8003d4e:	f43f af1c 	beq.w	8003b8a <_printf_float+0xc2>
 8003d52:	f108 0801 	add.w	r8, r8, #1
 8003d56:	e7dd      	b.n	8003d14 <_printf_float+0x24c>
 8003d58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	dc34      	bgt.n	8003dc8 <_printf_float+0x300>
 8003d5e:	2301      	movs	r3, #1
 8003d60:	4a18      	ldr	r2, [pc, #96]	; (8003dc4 <_printf_float+0x2fc>)
 8003d62:	4631      	mov	r1, r6
 8003d64:	4628      	mov	r0, r5
 8003d66:	47b8      	blx	r7
 8003d68:	3001      	adds	r0, #1
 8003d6a:	f43f af0e 	beq.w	8003b8a <_printf_float+0xc2>
 8003d6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003d70:	b923      	cbnz	r3, 8003d7c <_printf_float+0x2b4>
 8003d72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003d74:	b913      	cbnz	r3, 8003d7c <_printf_float+0x2b4>
 8003d76:	6823      	ldr	r3, [r4, #0]
 8003d78:	07d9      	lsls	r1, r3, #31
 8003d7a:	d5cf      	bpl.n	8003d1c <_printf_float+0x254>
 8003d7c:	9b05      	ldr	r3, [sp, #20]
 8003d7e:	9a04      	ldr	r2, [sp, #16]
 8003d80:	4631      	mov	r1, r6
 8003d82:	4628      	mov	r0, r5
 8003d84:	47b8      	blx	r7
 8003d86:	3001      	adds	r0, #1
 8003d88:	f43f aeff 	beq.w	8003b8a <_printf_float+0xc2>
 8003d8c:	f04f 0900 	mov.w	r9, #0
 8003d90:	f104 0a1a 	add.w	sl, r4, #26
 8003d94:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003d96:	425b      	negs	r3, r3
 8003d98:	4599      	cmp	r9, r3
 8003d9a:	db01      	blt.n	8003da0 <_printf_float+0x2d8>
 8003d9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003d9e:	e78b      	b.n	8003cb8 <_printf_float+0x1f0>
 8003da0:	2301      	movs	r3, #1
 8003da2:	4652      	mov	r2, sl
 8003da4:	4631      	mov	r1, r6
 8003da6:	4628      	mov	r0, r5
 8003da8:	47b8      	blx	r7
 8003daa:	3001      	adds	r0, #1
 8003dac:	f43f aeed 	beq.w	8003b8a <_printf_float+0xc2>
 8003db0:	f109 0901 	add.w	r9, r9, #1
 8003db4:	e7ee      	b.n	8003d94 <_printf_float+0x2cc>
 8003db6:	bf00      	nop
 8003db8:	7fefffff 	.word	0x7fefffff
 8003dbc:	08015af3 	.word	0x08015af3
 8003dc0:	08015af7 	.word	0x08015af7
 8003dc4:	08015b03 	.word	0x08015b03
 8003dc8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003dca:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003dcc:	429a      	cmp	r2, r3
 8003dce:	bfa8      	it	ge
 8003dd0:	461a      	movge	r2, r3
 8003dd2:	2a00      	cmp	r2, #0
 8003dd4:	4691      	mov	r9, r2
 8003dd6:	dc38      	bgt.n	8003e4a <_printf_float+0x382>
 8003dd8:	f104 031a 	add.w	r3, r4, #26
 8003ddc:	f04f 0b00 	mov.w	fp, #0
 8003de0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003de4:	9306      	str	r3, [sp, #24]
 8003de6:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8003dea:	ebaa 0309 	sub.w	r3, sl, r9
 8003dee:	459b      	cmp	fp, r3
 8003df0:	db33      	blt.n	8003e5a <_printf_float+0x392>
 8003df2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003df4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003df6:	429a      	cmp	r2, r3
 8003df8:	db3a      	blt.n	8003e70 <_printf_float+0x3a8>
 8003dfa:	6823      	ldr	r3, [r4, #0]
 8003dfc:	07da      	lsls	r2, r3, #31
 8003dfe:	d437      	bmi.n	8003e70 <_printf_float+0x3a8>
 8003e00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003e02:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003e04:	eba3 020a 	sub.w	r2, r3, sl
 8003e08:	eba3 0901 	sub.w	r9, r3, r1
 8003e0c:	4591      	cmp	r9, r2
 8003e0e:	bfa8      	it	ge
 8003e10:	4691      	movge	r9, r2
 8003e12:	f1b9 0f00 	cmp.w	r9, #0
 8003e16:	dc33      	bgt.n	8003e80 <_printf_float+0x3b8>
 8003e18:	f04f 0800 	mov.w	r8, #0
 8003e1c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8003e20:	f104 0a1a 	add.w	sl, r4, #26
 8003e24:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003e26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003e28:	1a9b      	subs	r3, r3, r2
 8003e2a:	eba3 0309 	sub.w	r3, r3, r9
 8003e2e:	4598      	cmp	r8, r3
 8003e30:	f6bf af74 	bge.w	8003d1c <_printf_float+0x254>
 8003e34:	2301      	movs	r3, #1
 8003e36:	4652      	mov	r2, sl
 8003e38:	4631      	mov	r1, r6
 8003e3a:	4628      	mov	r0, r5
 8003e3c:	47b8      	blx	r7
 8003e3e:	3001      	adds	r0, #1
 8003e40:	f43f aea3 	beq.w	8003b8a <_printf_float+0xc2>
 8003e44:	f108 0801 	add.w	r8, r8, #1
 8003e48:	e7ec      	b.n	8003e24 <_printf_float+0x35c>
 8003e4a:	4613      	mov	r3, r2
 8003e4c:	4631      	mov	r1, r6
 8003e4e:	4642      	mov	r2, r8
 8003e50:	4628      	mov	r0, r5
 8003e52:	47b8      	blx	r7
 8003e54:	3001      	adds	r0, #1
 8003e56:	d1bf      	bne.n	8003dd8 <_printf_float+0x310>
 8003e58:	e697      	b.n	8003b8a <_printf_float+0xc2>
 8003e5a:	2301      	movs	r3, #1
 8003e5c:	9a06      	ldr	r2, [sp, #24]
 8003e5e:	4631      	mov	r1, r6
 8003e60:	4628      	mov	r0, r5
 8003e62:	47b8      	blx	r7
 8003e64:	3001      	adds	r0, #1
 8003e66:	f43f ae90 	beq.w	8003b8a <_printf_float+0xc2>
 8003e6a:	f10b 0b01 	add.w	fp, fp, #1
 8003e6e:	e7ba      	b.n	8003de6 <_printf_float+0x31e>
 8003e70:	9b05      	ldr	r3, [sp, #20]
 8003e72:	9a04      	ldr	r2, [sp, #16]
 8003e74:	4631      	mov	r1, r6
 8003e76:	4628      	mov	r0, r5
 8003e78:	47b8      	blx	r7
 8003e7a:	3001      	adds	r0, #1
 8003e7c:	d1c0      	bne.n	8003e00 <_printf_float+0x338>
 8003e7e:	e684      	b.n	8003b8a <_printf_float+0xc2>
 8003e80:	464b      	mov	r3, r9
 8003e82:	eb08 020a 	add.w	r2, r8, sl
 8003e86:	4631      	mov	r1, r6
 8003e88:	4628      	mov	r0, r5
 8003e8a:	47b8      	blx	r7
 8003e8c:	3001      	adds	r0, #1
 8003e8e:	d1c3      	bne.n	8003e18 <_printf_float+0x350>
 8003e90:	e67b      	b.n	8003b8a <_printf_float+0xc2>
 8003e92:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003e94:	2a01      	cmp	r2, #1
 8003e96:	dc01      	bgt.n	8003e9c <_printf_float+0x3d4>
 8003e98:	07db      	lsls	r3, r3, #31
 8003e9a:	d537      	bpl.n	8003f0c <_printf_float+0x444>
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	4642      	mov	r2, r8
 8003ea0:	4631      	mov	r1, r6
 8003ea2:	4628      	mov	r0, r5
 8003ea4:	47b8      	blx	r7
 8003ea6:	3001      	adds	r0, #1
 8003ea8:	f43f ae6f 	beq.w	8003b8a <_printf_float+0xc2>
 8003eac:	9b05      	ldr	r3, [sp, #20]
 8003eae:	9a04      	ldr	r2, [sp, #16]
 8003eb0:	4631      	mov	r1, r6
 8003eb2:	4628      	mov	r0, r5
 8003eb4:	47b8      	blx	r7
 8003eb6:	3001      	adds	r0, #1
 8003eb8:	f43f ae67 	beq.w	8003b8a <_printf_float+0xc2>
 8003ebc:	2200      	movs	r2, #0
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8003ec4:	f7fc fe04 	bl	8000ad0 <__aeabi_dcmpeq>
 8003ec8:	b158      	cbz	r0, 8003ee2 <_printf_float+0x41a>
 8003eca:	f04f 0800 	mov.w	r8, #0
 8003ece:	f104 0a1a 	add.w	sl, r4, #26
 8003ed2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003ed4:	3b01      	subs	r3, #1
 8003ed6:	4598      	cmp	r8, r3
 8003ed8:	db0d      	blt.n	8003ef6 <_printf_float+0x42e>
 8003eda:	464b      	mov	r3, r9
 8003edc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8003ee0:	e6eb      	b.n	8003cba <_printf_float+0x1f2>
 8003ee2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003ee4:	f108 0201 	add.w	r2, r8, #1
 8003ee8:	3b01      	subs	r3, #1
 8003eea:	4631      	mov	r1, r6
 8003eec:	4628      	mov	r0, r5
 8003eee:	47b8      	blx	r7
 8003ef0:	3001      	adds	r0, #1
 8003ef2:	d1f2      	bne.n	8003eda <_printf_float+0x412>
 8003ef4:	e649      	b.n	8003b8a <_printf_float+0xc2>
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	4652      	mov	r2, sl
 8003efa:	4631      	mov	r1, r6
 8003efc:	4628      	mov	r0, r5
 8003efe:	47b8      	blx	r7
 8003f00:	3001      	adds	r0, #1
 8003f02:	f43f ae42 	beq.w	8003b8a <_printf_float+0xc2>
 8003f06:	f108 0801 	add.w	r8, r8, #1
 8003f0a:	e7e2      	b.n	8003ed2 <_printf_float+0x40a>
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	4642      	mov	r2, r8
 8003f10:	e7eb      	b.n	8003eea <_printf_float+0x422>
 8003f12:	2301      	movs	r3, #1
 8003f14:	464a      	mov	r2, r9
 8003f16:	4631      	mov	r1, r6
 8003f18:	4628      	mov	r0, r5
 8003f1a:	47b8      	blx	r7
 8003f1c:	3001      	adds	r0, #1
 8003f1e:	f43f ae34 	beq.w	8003b8a <_printf_float+0xc2>
 8003f22:	f108 0801 	add.w	r8, r8, #1
 8003f26:	e700      	b.n	8003d2a <_printf_float+0x262>
 8003f28:	4642      	mov	r2, r8
 8003f2a:	464b      	mov	r3, r9
 8003f2c:	4640      	mov	r0, r8
 8003f2e:	4649      	mov	r1, r9
 8003f30:	f7fc fe00 	bl	8000b34 <__aeabi_dcmpun>
 8003f34:	2800      	cmp	r0, #0
 8003f36:	f43f ae2d 	beq.w	8003b94 <_printf_float+0xcc>
 8003f3a:	4b01      	ldr	r3, [pc, #4]	; (8003f40 <_printf_float+0x478>)
 8003f3c:	4a01      	ldr	r2, [pc, #4]	; (8003f44 <_printf_float+0x47c>)
 8003f3e:	e60e      	b.n	8003b5e <_printf_float+0x96>
 8003f40:	08015afb 	.word	0x08015afb
 8003f44:	08015aff 	.word	0x08015aff

08003f48 <_printf_common>:
 8003f48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003f4c:	4691      	mov	r9, r2
 8003f4e:	461f      	mov	r7, r3
 8003f50:	688a      	ldr	r2, [r1, #8]
 8003f52:	690b      	ldr	r3, [r1, #16]
 8003f54:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	bfb8      	it	lt
 8003f5c:	4613      	movlt	r3, r2
 8003f5e:	f8c9 3000 	str.w	r3, [r9]
 8003f62:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003f66:	4606      	mov	r6, r0
 8003f68:	460c      	mov	r4, r1
 8003f6a:	b112      	cbz	r2, 8003f72 <_printf_common+0x2a>
 8003f6c:	3301      	adds	r3, #1
 8003f6e:	f8c9 3000 	str.w	r3, [r9]
 8003f72:	6823      	ldr	r3, [r4, #0]
 8003f74:	0699      	lsls	r1, r3, #26
 8003f76:	bf42      	ittt	mi
 8003f78:	f8d9 3000 	ldrmi.w	r3, [r9]
 8003f7c:	3302      	addmi	r3, #2
 8003f7e:	f8c9 3000 	strmi.w	r3, [r9]
 8003f82:	6825      	ldr	r5, [r4, #0]
 8003f84:	f015 0506 	ands.w	r5, r5, #6
 8003f88:	d107      	bne.n	8003f9a <_printf_common+0x52>
 8003f8a:	f104 0a19 	add.w	sl, r4, #25
 8003f8e:	68e3      	ldr	r3, [r4, #12]
 8003f90:	f8d9 2000 	ldr.w	r2, [r9]
 8003f94:	1a9b      	subs	r3, r3, r2
 8003f96:	429d      	cmp	r5, r3
 8003f98:	db29      	blt.n	8003fee <_printf_common+0xa6>
 8003f9a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003f9e:	6822      	ldr	r2, [r4, #0]
 8003fa0:	3300      	adds	r3, #0
 8003fa2:	bf18      	it	ne
 8003fa4:	2301      	movne	r3, #1
 8003fa6:	0692      	lsls	r2, r2, #26
 8003fa8:	d42e      	bmi.n	8004008 <_printf_common+0xc0>
 8003faa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003fae:	4639      	mov	r1, r7
 8003fb0:	4630      	mov	r0, r6
 8003fb2:	47c0      	blx	r8
 8003fb4:	3001      	adds	r0, #1
 8003fb6:	d021      	beq.n	8003ffc <_printf_common+0xb4>
 8003fb8:	6823      	ldr	r3, [r4, #0]
 8003fba:	68e5      	ldr	r5, [r4, #12]
 8003fbc:	f8d9 2000 	ldr.w	r2, [r9]
 8003fc0:	f003 0306 	and.w	r3, r3, #6
 8003fc4:	2b04      	cmp	r3, #4
 8003fc6:	bf08      	it	eq
 8003fc8:	1aad      	subeq	r5, r5, r2
 8003fca:	68a3      	ldr	r3, [r4, #8]
 8003fcc:	6922      	ldr	r2, [r4, #16]
 8003fce:	bf0c      	ite	eq
 8003fd0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003fd4:	2500      	movne	r5, #0
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	bfc4      	itt	gt
 8003fda:	1a9b      	subgt	r3, r3, r2
 8003fdc:	18ed      	addgt	r5, r5, r3
 8003fde:	f04f 0900 	mov.w	r9, #0
 8003fe2:	341a      	adds	r4, #26
 8003fe4:	454d      	cmp	r5, r9
 8003fe6:	d11b      	bne.n	8004020 <_printf_common+0xd8>
 8003fe8:	2000      	movs	r0, #0
 8003fea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003fee:	2301      	movs	r3, #1
 8003ff0:	4652      	mov	r2, sl
 8003ff2:	4639      	mov	r1, r7
 8003ff4:	4630      	mov	r0, r6
 8003ff6:	47c0      	blx	r8
 8003ff8:	3001      	adds	r0, #1
 8003ffa:	d103      	bne.n	8004004 <_printf_common+0xbc>
 8003ffc:	f04f 30ff 	mov.w	r0, #4294967295
 8004000:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004004:	3501      	adds	r5, #1
 8004006:	e7c2      	b.n	8003f8e <_printf_common+0x46>
 8004008:	18e1      	adds	r1, r4, r3
 800400a:	1c5a      	adds	r2, r3, #1
 800400c:	2030      	movs	r0, #48	; 0x30
 800400e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004012:	4422      	add	r2, r4
 8004014:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004018:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800401c:	3302      	adds	r3, #2
 800401e:	e7c4      	b.n	8003faa <_printf_common+0x62>
 8004020:	2301      	movs	r3, #1
 8004022:	4622      	mov	r2, r4
 8004024:	4639      	mov	r1, r7
 8004026:	4630      	mov	r0, r6
 8004028:	47c0      	blx	r8
 800402a:	3001      	adds	r0, #1
 800402c:	d0e6      	beq.n	8003ffc <_printf_common+0xb4>
 800402e:	f109 0901 	add.w	r9, r9, #1
 8004032:	e7d7      	b.n	8003fe4 <_printf_common+0x9c>

08004034 <_printf_i>:
 8004034:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004038:	4617      	mov	r7, r2
 800403a:	7e0a      	ldrb	r2, [r1, #24]
 800403c:	b085      	sub	sp, #20
 800403e:	2a6e      	cmp	r2, #110	; 0x6e
 8004040:	4698      	mov	r8, r3
 8004042:	4606      	mov	r6, r0
 8004044:	460c      	mov	r4, r1
 8004046:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004048:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800404c:	f000 80bc 	beq.w	80041c8 <_printf_i+0x194>
 8004050:	d81a      	bhi.n	8004088 <_printf_i+0x54>
 8004052:	2a63      	cmp	r2, #99	; 0x63
 8004054:	d02e      	beq.n	80040b4 <_printf_i+0x80>
 8004056:	d80a      	bhi.n	800406e <_printf_i+0x3a>
 8004058:	2a00      	cmp	r2, #0
 800405a:	f000 80c8 	beq.w	80041ee <_printf_i+0x1ba>
 800405e:	2a58      	cmp	r2, #88	; 0x58
 8004060:	f000 808a 	beq.w	8004178 <_printf_i+0x144>
 8004064:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004068:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800406c:	e02a      	b.n	80040c4 <_printf_i+0x90>
 800406e:	2a64      	cmp	r2, #100	; 0x64
 8004070:	d001      	beq.n	8004076 <_printf_i+0x42>
 8004072:	2a69      	cmp	r2, #105	; 0x69
 8004074:	d1f6      	bne.n	8004064 <_printf_i+0x30>
 8004076:	6821      	ldr	r1, [r4, #0]
 8004078:	681a      	ldr	r2, [r3, #0]
 800407a:	f011 0f80 	tst.w	r1, #128	; 0x80
 800407e:	d023      	beq.n	80040c8 <_printf_i+0x94>
 8004080:	1d11      	adds	r1, r2, #4
 8004082:	6019      	str	r1, [r3, #0]
 8004084:	6813      	ldr	r3, [r2, #0]
 8004086:	e027      	b.n	80040d8 <_printf_i+0xa4>
 8004088:	2a73      	cmp	r2, #115	; 0x73
 800408a:	f000 80b4 	beq.w	80041f6 <_printf_i+0x1c2>
 800408e:	d808      	bhi.n	80040a2 <_printf_i+0x6e>
 8004090:	2a6f      	cmp	r2, #111	; 0x6f
 8004092:	d02a      	beq.n	80040ea <_printf_i+0xb6>
 8004094:	2a70      	cmp	r2, #112	; 0x70
 8004096:	d1e5      	bne.n	8004064 <_printf_i+0x30>
 8004098:	680a      	ldr	r2, [r1, #0]
 800409a:	f042 0220 	orr.w	r2, r2, #32
 800409e:	600a      	str	r2, [r1, #0]
 80040a0:	e003      	b.n	80040aa <_printf_i+0x76>
 80040a2:	2a75      	cmp	r2, #117	; 0x75
 80040a4:	d021      	beq.n	80040ea <_printf_i+0xb6>
 80040a6:	2a78      	cmp	r2, #120	; 0x78
 80040a8:	d1dc      	bne.n	8004064 <_printf_i+0x30>
 80040aa:	2278      	movs	r2, #120	; 0x78
 80040ac:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80040b0:	496e      	ldr	r1, [pc, #440]	; (800426c <_printf_i+0x238>)
 80040b2:	e064      	b.n	800417e <_printf_i+0x14a>
 80040b4:	681a      	ldr	r2, [r3, #0]
 80040b6:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80040ba:	1d11      	adds	r1, r2, #4
 80040bc:	6019      	str	r1, [r3, #0]
 80040be:	6813      	ldr	r3, [r2, #0]
 80040c0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80040c4:	2301      	movs	r3, #1
 80040c6:	e0a3      	b.n	8004210 <_printf_i+0x1dc>
 80040c8:	f011 0f40 	tst.w	r1, #64	; 0x40
 80040cc:	f102 0104 	add.w	r1, r2, #4
 80040d0:	6019      	str	r1, [r3, #0]
 80040d2:	d0d7      	beq.n	8004084 <_printf_i+0x50>
 80040d4:	f9b2 3000 	ldrsh.w	r3, [r2]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	da03      	bge.n	80040e4 <_printf_i+0xb0>
 80040dc:	222d      	movs	r2, #45	; 0x2d
 80040de:	425b      	negs	r3, r3
 80040e0:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80040e4:	4962      	ldr	r1, [pc, #392]	; (8004270 <_printf_i+0x23c>)
 80040e6:	220a      	movs	r2, #10
 80040e8:	e017      	b.n	800411a <_printf_i+0xe6>
 80040ea:	6820      	ldr	r0, [r4, #0]
 80040ec:	6819      	ldr	r1, [r3, #0]
 80040ee:	f010 0f80 	tst.w	r0, #128	; 0x80
 80040f2:	d003      	beq.n	80040fc <_printf_i+0xc8>
 80040f4:	1d08      	adds	r0, r1, #4
 80040f6:	6018      	str	r0, [r3, #0]
 80040f8:	680b      	ldr	r3, [r1, #0]
 80040fa:	e006      	b.n	800410a <_printf_i+0xd6>
 80040fc:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004100:	f101 0004 	add.w	r0, r1, #4
 8004104:	6018      	str	r0, [r3, #0]
 8004106:	d0f7      	beq.n	80040f8 <_printf_i+0xc4>
 8004108:	880b      	ldrh	r3, [r1, #0]
 800410a:	4959      	ldr	r1, [pc, #356]	; (8004270 <_printf_i+0x23c>)
 800410c:	2a6f      	cmp	r2, #111	; 0x6f
 800410e:	bf14      	ite	ne
 8004110:	220a      	movne	r2, #10
 8004112:	2208      	moveq	r2, #8
 8004114:	2000      	movs	r0, #0
 8004116:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800411a:	6865      	ldr	r5, [r4, #4]
 800411c:	60a5      	str	r5, [r4, #8]
 800411e:	2d00      	cmp	r5, #0
 8004120:	f2c0 809c 	blt.w	800425c <_printf_i+0x228>
 8004124:	6820      	ldr	r0, [r4, #0]
 8004126:	f020 0004 	bic.w	r0, r0, #4
 800412a:	6020      	str	r0, [r4, #0]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d13f      	bne.n	80041b0 <_printf_i+0x17c>
 8004130:	2d00      	cmp	r5, #0
 8004132:	f040 8095 	bne.w	8004260 <_printf_i+0x22c>
 8004136:	4675      	mov	r5, lr
 8004138:	2a08      	cmp	r2, #8
 800413a:	d10b      	bne.n	8004154 <_printf_i+0x120>
 800413c:	6823      	ldr	r3, [r4, #0]
 800413e:	07da      	lsls	r2, r3, #31
 8004140:	d508      	bpl.n	8004154 <_printf_i+0x120>
 8004142:	6923      	ldr	r3, [r4, #16]
 8004144:	6862      	ldr	r2, [r4, #4]
 8004146:	429a      	cmp	r2, r3
 8004148:	bfde      	ittt	le
 800414a:	2330      	movle	r3, #48	; 0x30
 800414c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004150:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004154:	ebae 0305 	sub.w	r3, lr, r5
 8004158:	6123      	str	r3, [r4, #16]
 800415a:	f8cd 8000 	str.w	r8, [sp]
 800415e:	463b      	mov	r3, r7
 8004160:	aa03      	add	r2, sp, #12
 8004162:	4621      	mov	r1, r4
 8004164:	4630      	mov	r0, r6
 8004166:	f7ff feef 	bl	8003f48 <_printf_common>
 800416a:	3001      	adds	r0, #1
 800416c:	d155      	bne.n	800421a <_printf_i+0x1e6>
 800416e:	f04f 30ff 	mov.w	r0, #4294967295
 8004172:	b005      	add	sp, #20
 8004174:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004178:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800417c:	493c      	ldr	r1, [pc, #240]	; (8004270 <_printf_i+0x23c>)
 800417e:	6822      	ldr	r2, [r4, #0]
 8004180:	6818      	ldr	r0, [r3, #0]
 8004182:	f012 0f80 	tst.w	r2, #128	; 0x80
 8004186:	f100 0504 	add.w	r5, r0, #4
 800418a:	601d      	str	r5, [r3, #0]
 800418c:	d001      	beq.n	8004192 <_printf_i+0x15e>
 800418e:	6803      	ldr	r3, [r0, #0]
 8004190:	e002      	b.n	8004198 <_printf_i+0x164>
 8004192:	0655      	lsls	r5, r2, #25
 8004194:	d5fb      	bpl.n	800418e <_printf_i+0x15a>
 8004196:	8803      	ldrh	r3, [r0, #0]
 8004198:	07d0      	lsls	r0, r2, #31
 800419a:	bf44      	itt	mi
 800419c:	f042 0220 	orrmi.w	r2, r2, #32
 80041a0:	6022      	strmi	r2, [r4, #0]
 80041a2:	b91b      	cbnz	r3, 80041ac <_printf_i+0x178>
 80041a4:	6822      	ldr	r2, [r4, #0]
 80041a6:	f022 0220 	bic.w	r2, r2, #32
 80041aa:	6022      	str	r2, [r4, #0]
 80041ac:	2210      	movs	r2, #16
 80041ae:	e7b1      	b.n	8004114 <_printf_i+0xe0>
 80041b0:	4675      	mov	r5, lr
 80041b2:	fbb3 f0f2 	udiv	r0, r3, r2
 80041b6:	fb02 3310 	mls	r3, r2, r0, r3
 80041ba:	5ccb      	ldrb	r3, [r1, r3]
 80041bc:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80041c0:	4603      	mov	r3, r0
 80041c2:	2800      	cmp	r0, #0
 80041c4:	d1f5      	bne.n	80041b2 <_printf_i+0x17e>
 80041c6:	e7b7      	b.n	8004138 <_printf_i+0x104>
 80041c8:	6808      	ldr	r0, [r1, #0]
 80041ca:	681a      	ldr	r2, [r3, #0]
 80041cc:	6949      	ldr	r1, [r1, #20]
 80041ce:	f010 0f80 	tst.w	r0, #128	; 0x80
 80041d2:	d004      	beq.n	80041de <_printf_i+0x1aa>
 80041d4:	1d10      	adds	r0, r2, #4
 80041d6:	6018      	str	r0, [r3, #0]
 80041d8:	6813      	ldr	r3, [r2, #0]
 80041da:	6019      	str	r1, [r3, #0]
 80041dc:	e007      	b.n	80041ee <_printf_i+0x1ba>
 80041de:	f010 0f40 	tst.w	r0, #64	; 0x40
 80041e2:	f102 0004 	add.w	r0, r2, #4
 80041e6:	6018      	str	r0, [r3, #0]
 80041e8:	6813      	ldr	r3, [r2, #0]
 80041ea:	d0f6      	beq.n	80041da <_printf_i+0x1a6>
 80041ec:	8019      	strh	r1, [r3, #0]
 80041ee:	2300      	movs	r3, #0
 80041f0:	6123      	str	r3, [r4, #16]
 80041f2:	4675      	mov	r5, lr
 80041f4:	e7b1      	b.n	800415a <_printf_i+0x126>
 80041f6:	681a      	ldr	r2, [r3, #0]
 80041f8:	1d11      	adds	r1, r2, #4
 80041fa:	6019      	str	r1, [r3, #0]
 80041fc:	6815      	ldr	r5, [r2, #0]
 80041fe:	6862      	ldr	r2, [r4, #4]
 8004200:	2100      	movs	r1, #0
 8004202:	4628      	mov	r0, r5
 8004204:	f7fb fff4 	bl	80001f0 <memchr>
 8004208:	b108      	cbz	r0, 800420e <_printf_i+0x1da>
 800420a:	1b40      	subs	r0, r0, r5
 800420c:	6060      	str	r0, [r4, #4]
 800420e:	6863      	ldr	r3, [r4, #4]
 8004210:	6123      	str	r3, [r4, #16]
 8004212:	2300      	movs	r3, #0
 8004214:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004218:	e79f      	b.n	800415a <_printf_i+0x126>
 800421a:	6923      	ldr	r3, [r4, #16]
 800421c:	462a      	mov	r2, r5
 800421e:	4639      	mov	r1, r7
 8004220:	4630      	mov	r0, r6
 8004222:	47c0      	blx	r8
 8004224:	3001      	adds	r0, #1
 8004226:	d0a2      	beq.n	800416e <_printf_i+0x13a>
 8004228:	6823      	ldr	r3, [r4, #0]
 800422a:	079b      	lsls	r3, r3, #30
 800422c:	d507      	bpl.n	800423e <_printf_i+0x20a>
 800422e:	2500      	movs	r5, #0
 8004230:	f104 0919 	add.w	r9, r4, #25
 8004234:	68e3      	ldr	r3, [r4, #12]
 8004236:	9a03      	ldr	r2, [sp, #12]
 8004238:	1a9b      	subs	r3, r3, r2
 800423a:	429d      	cmp	r5, r3
 800423c:	db05      	blt.n	800424a <_printf_i+0x216>
 800423e:	68e0      	ldr	r0, [r4, #12]
 8004240:	9b03      	ldr	r3, [sp, #12]
 8004242:	4298      	cmp	r0, r3
 8004244:	bfb8      	it	lt
 8004246:	4618      	movlt	r0, r3
 8004248:	e793      	b.n	8004172 <_printf_i+0x13e>
 800424a:	2301      	movs	r3, #1
 800424c:	464a      	mov	r2, r9
 800424e:	4639      	mov	r1, r7
 8004250:	4630      	mov	r0, r6
 8004252:	47c0      	blx	r8
 8004254:	3001      	adds	r0, #1
 8004256:	d08a      	beq.n	800416e <_printf_i+0x13a>
 8004258:	3501      	adds	r5, #1
 800425a:	e7eb      	b.n	8004234 <_printf_i+0x200>
 800425c:	2b00      	cmp	r3, #0
 800425e:	d1a7      	bne.n	80041b0 <_printf_i+0x17c>
 8004260:	780b      	ldrb	r3, [r1, #0]
 8004262:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004266:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800426a:	e765      	b.n	8004138 <_printf_i+0x104>
 800426c:	08015b16 	.word	0x08015b16
 8004270:	08015b05 	.word	0x08015b05

08004274 <siprintf>:
 8004274:	b40e      	push	{r1, r2, r3}
 8004276:	b500      	push	{lr}
 8004278:	b09c      	sub	sp, #112	; 0x70
 800427a:	f44f 7102 	mov.w	r1, #520	; 0x208
 800427e:	ab1d      	add	r3, sp, #116	; 0x74
 8004280:	f8ad 1014 	strh.w	r1, [sp, #20]
 8004284:	9002      	str	r0, [sp, #8]
 8004286:	9006      	str	r0, [sp, #24]
 8004288:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800428c:	480a      	ldr	r0, [pc, #40]	; (80042b8 <siprintf+0x44>)
 800428e:	9104      	str	r1, [sp, #16]
 8004290:	9107      	str	r1, [sp, #28]
 8004292:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8004296:	f853 2b04 	ldr.w	r2, [r3], #4
 800429a:	f8ad 1016 	strh.w	r1, [sp, #22]
 800429e:	6800      	ldr	r0, [r0, #0]
 80042a0:	9301      	str	r3, [sp, #4]
 80042a2:	a902      	add	r1, sp, #8
 80042a4:	f001 fa76 	bl	8005794 <_svfiprintf_r>
 80042a8:	9b02      	ldr	r3, [sp, #8]
 80042aa:	2200      	movs	r2, #0
 80042ac:	701a      	strb	r2, [r3, #0]
 80042ae:	b01c      	add	sp, #112	; 0x70
 80042b0:	f85d eb04 	ldr.w	lr, [sp], #4
 80042b4:	b003      	add	sp, #12
 80042b6:	4770      	bx	lr
 80042b8:	200000e0 	.word	0x200000e0

080042bc <strcpy>:
 80042bc:	4603      	mov	r3, r0
 80042be:	f811 2b01 	ldrb.w	r2, [r1], #1
 80042c2:	f803 2b01 	strb.w	r2, [r3], #1
 80042c6:	2a00      	cmp	r2, #0
 80042c8:	d1f9      	bne.n	80042be <strcpy+0x2>
 80042ca:	4770      	bx	lr

080042cc <quorem>:
 80042cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042d0:	6903      	ldr	r3, [r0, #16]
 80042d2:	690c      	ldr	r4, [r1, #16]
 80042d4:	429c      	cmp	r4, r3
 80042d6:	4680      	mov	r8, r0
 80042d8:	f300 8082 	bgt.w	80043e0 <quorem+0x114>
 80042dc:	3c01      	subs	r4, #1
 80042de:	f101 0714 	add.w	r7, r1, #20
 80042e2:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 80042e6:	f100 0614 	add.w	r6, r0, #20
 80042ea:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80042ee:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80042f2:	eb06 030e 	add.w	r3, r6, lr
 80042f6:	3501      	adds	r5, #1
 80042f8:	eb07 090e 	add.w	r9, r7, lr
 80042fc:	9301      	str	r3, [sp, #4]
 80042fe:	fbb0 f5f5 	udiv	r5, r0, r5
 8004302:	b395      	cbz	r5, 800436a <quorem+0x9e>
 8004304:	f04f 0a00 	mov.w	sl, #0
 8004308:	4638      	mov	r0, r7
 800430a:	46b4      	mov	ip, r6
 800430c:	46d3      	mov	fp, sl
 800430e:	f850 2b04 	ldr.w	r2, [r0], #4
 8004312:	b293      	uxth	r3, r2
 8004314:	fb05 a303 	mla	r3, r5, r3, sl
 8004318:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800431c:	b29b      	uxth	r3, r3
 800431e:	ebab 0303 	sub.w	r3, fp, r3
 8004322:	0c12      	lsrs	r2, r2, #16
 8004324:	f8bc b000 	ldrh.w	fp, [ip]
 8004328:	fb05 a202 	mla	r2, r5, r2, sl
 800432c:	fa13 f38b 	uxtah	r3, r3, fp
 8004330:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8004334:	fa1f fb82 	uxth.w	fp, r2
 8004338:	f8dc 2000 	ldr.w	r2, [ip]
 800433c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8004340:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004344:	b29b      	uxth	r3, r3
 8004346:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800434a:	4581      	cmp	r9, r0
 800434c:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8004350:	f84c 3b04 	str.w	r3, [ip], #4
 8004354:	d2db      	bcs.n	800430e <quorem+0x42>
 8004356:	f856 300e 	ldr.w	r3, [r6, lr]
 800435a:	b933      	cbnz	r3, 800436a <quorem+0x9e>
 800435c:	9b01      	ldr	r3, [sp, #4]
 800435e:	3b04      	subs	r3, #4
 8004360:	429e      	cmp	r6, r3
 8004362:	461a      	mov	r2, r3
 8004364:	d330      	bcc.n	80043c8 <quorem+0xfc>
 8004366:	f8c8 4010 	str.w	r4, [r8, #16]
 800436a:	4640      	mov	r0, r8
 800436c:	f001 f835 	bl	80053da <__mcmp>
 8004370:	2800      	cmp	r0, #0
 8004372:	db25      	blt.n	80043c0 <quorem+0xf4>
 8004374:	3501      	adds	r5, #1
 8004376:	4630      	mov	r0, r6
 8004378:	f04f 0e00 	mov.w	lr, #0
 800437c:	f857 2b04 	ldr.w	r2, [r7], #4
 8004380:	f8d0 c000 	ldr.w	ip, [r0]
 8004384:	b293      	uxth	r3, r2
 8004386:	ebae 0303 	sub.w	r3, lr, r3
 800438a:	0c12      	lsrs	r2, r2, #16
 800438c:	fa13 f38c 	uxtah	r3, r3, ip
 8004390:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8004394:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004398:	b29b      	uxth	r3, r3
 800439a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800439e:	45b9      	cmp	r9, r7
 80043a0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80043a4:	f840 3b04 	str.w	r3, [r0], #4
 80043a8:	d2e8      	bcs.n	800437c <quorem+0xb0>
 80043aa:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80043ae:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80043b2:	b92a      	cbnz	r2, 80043c0 <quorem+0xf4>
 80043b4:	3b04      	subs	r3, #4
 80043b6:	429e      	cmp	r6, r3
 80043b8:	461a      	mov	r2, r3
 80043ba:	d30b      	bcc.n	80043d4 <quorem+0x108>
 80043bc:	f8c8 4010 	str.w	r4, [r8, #16]
 80043c0:	4628      	mov	r0, r5
 80043c2:	b003      	add	sp, #12
 80043c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043c8:	6812      	ldr	r2, [r2, #0]
 80043ca:	3b04      	subs	r3, #4
 80043cc:	2a00      	cmp	r2, #0
 80043ce:	d1ca      	bne.n	8004366 <quorem+0x9a>
 80043d0:	3c01      	subs	r4, #1
 80043d2:	e7c5      	b.n	8004360 <quorem+0x94>
 80043d4:	6812      	ldr	r2, [r2, #0]
 80043d6:	3b04      	subs	r3, #4
 80043d8:	2a00      	cmp	r2, #0
 80043da:	d1ef      	bne.n	80043bc <quorem+0xf0>
 80043dc:	3c01      	subs	r4, #1
 80043de:	e7ea      	b.n	80043b6 <quorem+0xea>
 80043e0:	2000      	movs	r0, #0
 80043e2:	e7ee      	b.n	80043c2 <quorem+0xf6>
 80043e4:	0000      	movs	r0, r0
	...

080043e8 <_dtoa_r>:
 80043e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80043ec:	ec57 6b10 	vmov	r6, r7, d0
 80043f0:	b097      	sub	sp, #92	; 0x5c
 80043f2:	e9cd 6700 	strd	r6, r7, [sp]
 80043f6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80043f8:	9107      	str	r1, [sp, #28]
 80043fa:	4604      	mov	r4, r0
 80043fc:	920a      	str	r2, [sp, #40]	; 0x28
 80043fe:	930f      	str	r3, [sp, #60]	; 0x3c
 8004400:	9d20      	ldr	r5, [sp, #128]	; 0x80
 8004402:	b93e      	cbnz	r6, 8004414 <_dtoa_r+0x2c>
 8004404:	2010      	movs	r0, #16
 8004406:	f000 fdcb 	bl	8004fa0 <malloc>
 800440a:	6260      	str	r0, [r4, #36]	; 0x24
 800440c:	6046      	str	r6, [r0, #4]
 800440e:	6086      	str	r6, [r0, #8]
 8004410:	6006      	str	r6, [r0, #0]
 8004412:	60c6      	str	r6, [r0, #12]
 8004414:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004416:	6819      	ldr	r1, [r3, #0]
 8004418:	b151      	cbz	r1, 8004430 <_dtoa_r+0x48>
 800441a:	685a      	ldr	r2, [r3, #4]
 800441c:	604a      	str	r2, [r1, #4]
 800441e:	2301      	movs	r3, #1
 8004420:	4093      	lsls	r3, r2
 8004422:	608b      	str	r3, [r1, #8]
 8004424:	4620      	mov	r0, r4
 8004426:	f000 fe02 	bl	800502e <_Bfree>
 800442a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800442c:	2200      	movs	r2, #0
 800442e:	601a      	str	r2, [r3, #0]
 8004430:	9b01      	ldr	r3, [sp, #4]
 8004432:	2b00      	cmp	r3, #0
 8004434:	bfbf      	itttt	lt
 8004436:	2301      	movlt	r3, #1
 8004438:	602b      	strlt	r3, [r5, #0]
 800443a:	9b01      	ldrlt	r3, [sp, #4]
 800443c:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8004440:	bfb2      	itee	lt
 8004442:	9301      	strlt	r3, [sp, #4]
 8004444:	2300      	movge	r3, #0
 8004446:	602b      	strge	r3, [r5, #0]
 8004448:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800444c:	4ba8      	ldr	r3, [pc, #672]	; (80046f0 <_dtoa_r+0x308>)
 800444e:	ea33 0308 	bics.w	r3, r3, r8
 8004452:	d11b      	bne.n	800448c <_dtoa_r+0xa4>
 8004454:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004456:	f242 730f 	movw	r3, #9999	; 0x270f
 800445a:	6013      	str	r3, [r2, #0]
 800445c:	9b00      	ldr	r3, [sp, #0]
 800445e:	b923      	cbnz	r3, 800446a <_dtoa_r+0x82>
 8004460:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8004464:	2800      	cmp	r0, #0
 8004466:	f000 8578 	beq.w	8004f5a <_dtoa_r+0xb72>
 800446a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800446c:	b953      	cbnz	r3, 8004484 <_dtoa_r+0x9c>
 800446e:	4ba1      	ldr	r3, [pc, #644]	; (80046f4 <_dtoa_r+0x30c>)
 8004470:	e021      	b.n	80044b6 <_dtoa_r+0xce>
 8004472:	4ba1      	ldr	r3, [pc, #644]	; (80046f8 <_dtoa_r+0x310>)
 8004474:	9302      	str	r3, [sp, #8]
 8004476:	3308      	adds	r3, #8
 8004478:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800447a:	6013      	str	r3, [r2, #0]
 800447c:	9802      	ldr	r0, [sp, #8]
 800447e:	b017      	add	sp, #92	; 0x5c
 8004480:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004484:	4b9b      	ldr	r3, [pc, #620]	; (80046f4 <_dtoa_r+0x30c>)
 8004486:	9302      	str	r3, [sp, #8]
 8004488:	3303      	adds	r3, #3
 800448a:	e7f5      	b.n	8004478 <_dtoa_r+0x90>
 800448c:	e9dd 6700 	ldrd	r6, r7, [sp]
 8004490:	2200      	movs	r2, #0
 8004492:	2300      	movs	r3, #0
 8004494:	4630      	mov	r0, r6
 8004496:	4639      	mov	r1, r7
 8004498:	f7fc fb1a 	bl	8000ad0 <__aeabi_dcmpeq>
 800449c:	4681      	mov	r9, r0
 800449e:	b160      	cbz	r0, 80044ba <_dtoa_r+0xd2>
 80044a0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80044a2:	2301      	movs	r3, #1
 80044a4:	6013      	str	r3, [r2, #0]
 80044a6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	f000 8553 	beq.w	8004f54 <_dtoa_r+0xb6c>
 80044ae:	4b93      	ldr	r3, [pc, #588]	; (80046fc <_dtoa_r+0x314>)
 80044b0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80044b2:	6013      	str	r3, [r2, #0]
 80044b4:	3b01      	subs	r3, #1
 80044b6:	9302      	str	r3, [sp, #8]
 80044b8:	e7e0      	b.n	800447c <_dtoa_r+0x94>
 80044ba:	aa14      	add	r2, sp, #80	; 0x50
 80044bc:	a915      	add	r1, sp, #84	; 0x54
 80044be:	ec47 6b10 	vmov	d0, r6, r7
 80044c2:	4620      	mov	r0, r4
 80044c4:	f001 f801 	bl	80054ca <__d2b>
 80044c8:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80044cc:	4682      	mov	sl, r0
 80044ce:	2d00      	cmp	r5, #0
 80044d0:	d07e      	beq.n	80045d0 <_dtoa_r+0x1e8>
 80044d2:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80044d6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80044da:	4630      	mov	r0, r6
 80044dc:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80044e0:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80044e4:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 80044e8:	2200      	movs	r2, #0
 80044ea:	4b85      	ldr	r3, [pc, #532]	; (8004700 <_dtoa_r+0x318>)
 80044ec:	f7fb fed4 	bl	8000298 <__aeabi_dsub>
 80044f0:	a379      	add	r3, pc, #484	; (adr r3, 80046d8 <_dtoa_r+0x2f0>)
 80044f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044f6:	f7fc f883 	bl	8000600 <__aeabi_dmul>
 80044fa:	a379      	add	r3, pc, #484	; (adr r3, 80046e0 <_dtoa_r+0x2f8>)
 80044fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004500:	f7fb fecc 	bl	800029c <__adddf3>
 8004504:	4606      	mov	r6, r0
 8004506:	4628      	mov	r0, r5
 8004508:	460f      	mov	r7, r1
 800450a:	f7fc f813 	bl	8000534 <__aeabi_i2d>
 800450e:	a376      	add	r3, pc, #472	; (adr r3, 80046e8 <_dtoa_r+0x300>)
 8004510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004514:	f7fc f874 	bl	8000600 <__aeabi_dmul>
 8004518:	4602      	mov	r2, r0
 800451a:	460b      	mov	r3, r1
 800451c:	4630      	mov	r0, r6
 800451e:	4639      	mov	r1, r7
 8004520:	f7fb febc 	bl	800029c <__adddf3>
 8004524:	4606      	mov	r6, r0
 8004526:	460f      	mov	r7, r1
 8004528:	f7fc fb1a 	bl	8000b60 <__aeabi_d2iz>
 800452c:	2200      	movs	r2, #0
 800452e:	4683      	mov	fp, r0
 8004530:	2300      	movs	r3, #0
 8004532:	4630      	mov	r0, r6
 8004534:	4639      	mov	r1, r7
 8004536:	f7fc fad5 	bl	8000ae4 <__aeabi_dcmplt>
 800453a:	b158      	cbz	r0, 8004554 <_dtoa_r+0x16c>
 800453c:	4658      	mov	r0, fp
 800453e:	f7fb fff9 	bl	8000534 <__aeabi_i2d>
 8004542:	4602      	mov	r2, r0
 8004544:	460b      	mov	r3, r1
 8004546:	4630      	mov	r0, r6
 8004548:	4639      	mov	r1, r7
 800454a:	f7fc fac1 	bl	8000ad0 <__aeabi_dcmpeq>
 800454e:	b908      	cbnz	r0, 8004554 <_dtoa_r+0x16c>
 8004550:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004554:	f1bb 0f16 	cmp.w	fp, #22
 8004558:	d859      	bhi.n	800460e <_dtoa_r+0x226>
 800455a:	496a      	ldr	r1, [pc, #424]	; (8004704 <_dtoa_r+0x31c>)
 800455c:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8004560:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004564:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004568:	f7fc fada 	bl	8000b20 <__aeabi_dcmpgt>
 800456c:	2800      	cmp	r0, #0
 800456e:	d050      	beq.n	8004612 <_dtoa_r+0x22a>
 8004570:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004574:	2300      	movs	r3, #0
 8004576:	930e      	str	r3, [sp, #56]	; 0x38
 8004578:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800457a:	1b5d      	subs	r5, r3, r5
 800457c:	1e6b      	subs	r3, r5, #1
 800457e:	9306      	str	r3, [sp, #24]
 8004580:	bf45      	ittet	mi
 8004582:	f1c5 0301 	rsbmi	r3, r5, #1
 8004586:	9305      	strmi	r3, [sp, #20]
 8004588:	2300      	movpl	r3, #0
 800458a:	2300      	movmi	r3, #0
 800458c:	bf4c      	ite	mi
 800458e:	9306      	strmi	r3, [sp, #24]
 8004590:	9305      	strpl	r3, [sp, #20]
 8004592:	f1bb 0f00 	cmp.w	fp, #0
 8004596:	db3e      	blt.n	8004616 <_dtoa_r+0x22e>
 8004598:	9b06      	ldr	r3, [sp, #24]
 800459a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 800459e:	445b      	add	r3, fp
 80045a0:	9306      	str	r3, [sp, #24]
 80045a2:	2300      	movs	r3, #0
 80045a4:	9308      	str	r3, [sp, #32]
 80045a6:	9b07      	ldr	r3, [sp, #28]
 80045a8:	2b09      	cmp	r3, #9
 80045aa:	f200 80af 	bhi.w	800470c <_dtoa_r+0x324>
 80045ae:	2b05      	cmp	r3, #5
 80045b0:	bfc4      	itt	gt
 80045b2:	3b04      	subgt	r3, #4
 80045b4:	9307      	strgt	r3, [sp, #28]
 80045b6:	9b07      	ldr	r3, [sp, #28]
 80045b8:	f1a3 0302 	sub.w	r3, r3, #2
 80045bc:	bfcc      	ite	gt
 80045be:	2600      	movgt	r6, #0
 80045c0:	2601      	movle	r6, #1
 80045c2:	2b03      	cmp	r3, #3
 80045c4:	f200 80ae 	bhi.w	8004724 <_dtoa_r+0x33c>
 80045c8:	e8df f003 	tbb	[pc, r3]
 80045cc:	772f8482 	.word	0x772f8482
 80045d0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80045d2:	9d14      	ldr	r5, [sp, #80]	; 0x50
 80045d4:	441d      	add	r5, r3
 80045d6:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80045da:	2b20      	cmp	r3, #32
 80045dc:	dd11      	ble.n	8004602 <_dtoa_r+0x21a>
 80045de:	9a00      	ldr	r2, [sp, #0]
 80045e0:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80045e4:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80045e8:	fa22 f000 	lsr.w	r0, r2, r0
 80045ec:	fa08 f303 	lsl.w	r3, r8, r3
 80045f0:	4318      	orrs	r0, r3
 80045f2:	f7fb ff8f 	bl	8000514 <__aeabi_ui2d>
 80045f6:	2301      	movs	r3, #1
 80045f8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80045fc:	3d01      	subs	r5, #1
 80045fe:	9312      	str	r3, [sp, #72]	; 0x48
 8004600:	e772      	b.n	80044e8 <_dtoa_r+0x100>
 8004602:	f1c3 0020 	rsb	r0, r3, #32
 8004606:	9b00      	ldr	r3, [sp, #0]
 8004608:	fa03 f000 	lsl.w	r0, r3, r0
 800460c:	e7f1      	b.n	80045f2 <_dtoa_r+0x20a>
 800460e:	2301      	movs	r3, #1
 8004610:	e7b1      	b.n	8004576 <_dtoa_r+0x18e>
 8004612:	900e      	str	r0, [sp, #56]	; 0x38
 8004614:	e7b0      	b.n	8004578 <_dtoa_r+0x190>
 8004616:	9b05      	ldr	r3, [sp, #20]
 8004618:	eba3 030b 	sub.w	r3, r3, fp
 800461c:	9305      	str	r3, [sp, #20]
 800461e:	f1cb 0300 	rsb	r3, fp, #0
 8004622:	9308      	str	r3, [sp, #32]
 8004624:	2300      	movs	r3, #0
 8004626:	930b      	str	r3, [sp, #44]	; 0x2c
 8004628:	e7bd      	b.n	80045a6 <_dtoa_r+0x1be>
 800462a:	2301      	movs	r3, #1
 800462c:	9309      	str	r3, [sp, #36]	; 0x24
 800462e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004630:	2b00      	cmp	r3, #0
 8004632:	dd7a      	ble.n	800472a <_dtoa_r+0x342>
 8004634:	9304      	str	r3, [sp, #16]
 8004636:	9303      	str	r3, [sp, #12]
 8004638:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800463a:	2200      	movs	r2, #0
 800463c:	606a      	str	r2, [r5, #4]
 800463e:	2104      	movs	r1, #4
 8004640:	f101 0214 	add.w	r2, r1, #20
 8004644:	429a      	cmp	r2, r3
 8004646:	d975      	bls.n	8004734 <_dtoa_r+0x34c>
 8004648:	6869      	ldr	r1, [r5, #4]
 800464a:	4620      	mov	r0, r4
 800464c:	f000 fcbb 	bl	8004fc6 <_Balloc>
 8004650:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004652:	6028      	str	r0, [r5, #0]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	9302      	str	r3, [sp, #8]
 8004658:	9b03      	ldr	r3, [sp, #12]
 800465a:	2b0e      	cmp	r3, #14
 800465c:	f200 80e5 	bhi.w	800482a <_dtoa_r+0x442>
 8004660:	2e00      	cmp	r6, #0
 8004662:	f000 80e2 	beq.w	800482a <_dtoa_r+0x442>
 8004666:	ed9d 7b00 	vldr	d7, [sp]
 800466a:	f1bb 0f00 	cmp.w	fp, #0
 800466e:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 8004672:	dd74      	ble.n	800475e <_dtoa_r+0x376>
 8004674:	4a23      	ldr	r2, [pc, #140]	; (8004704 <_dtoa_r+0x31c>)
 8004676:	f00b 030f 	and.w	r3, fp, #15
 800467a:	ea4f 162b 	mov.w	r6, fp, asr #4
 800467e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004682:	06f0      	lsls	r0, r6, #27
 8004684:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004688:	d559      	bpl.n	800473e <_dtoa_r+0x356>
 800468a:	4b1f      	ldr	r3, [pc, #124]	; (8004708 <_dtoa_r+0x320>)
 800468c:	ec51 0b17 	vmov	r0, r1, d7
 8004690:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004694:	f7fc f8de 	bl	8000854 <__aeabi_ddiv>
 8004698:	e9cd 0100 	strd	r0, r1, [sp]
 800469c:	f006 060f 	and.w	r6, r6, #15
 80046a0:	2503      	movs	r5, #3
 80046a2:	4f19      	ldr	r7, [pc, #100]	; (8004708 <_dtoa_r+0x320>)
 80046a4:	2e00      	cmp	r6, #0
 80046a6:	d14c      	bne.n	8004742 <_dtoa_r+0x35a>
 80046a8:	4642      	mov	r2, r8
 80046aa:	464b      	mov	r3, r9
 80046ac:	e9dd 0100 	ldrd	r0, r1, [sp]
 80046b0:	f7fc f8d0 	bl	8000854 <__aeabi_ddiv>
 80046b4:	e9cd 0100 	strd	r0, r1, [sp]
 80046b8:	e06a      	b.n	8004790 <_dtoa_r+0x3a8>
 80046ba:	2301      	movs	r3, #1
 80046bc:	9309      	str	r3, [sp, #36]	; 0x24
 80046be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80046c0:	445b      	add	r3, fp
 80046c2:	9304      	str	r3, [sp, #16]
 80046c4:	3301      	adds	r3, #1
 80046c6:	2b01      	cmp	r3, #1
 80046c8:	9303      	str	r3, [sp, #12]
 80046ca:	bfb8      	it	lt
 80046cc:	2301      	movlt	r3, #1
 80046ce:	e7b3      	b.n	8004638 <_dtoa_r+0x250>
 80046d0:	2300      	movs	r3, #0
 80046d2:	e7ab      	b.n	800462c <_dtoa_r+0x244>
 80046d4:	2300      	movs	r3, #0
 80046d6:	e7f1      	b.n	80046bc <_dtoa_r+0x2d4>
 80046d8:	636f4361 	.word	0x636f4361
 80046dc:	3fd287a7 	.word	0x3fd287a7
 80046e0:	8b60c8b3 	.word	0x8b60c8b3
 80046e4:	3fc68a28 	.word	0x3fc68a28
 80046e8:	509f79fb 	.word	0x509f79fb
 80046ec:	3fd34413 	.word	0x3fd34413
 80046f0:	7ff00000 	.word	0x7ff00000
 80046f4:	08015b30 	.word	0x08015b30
 80046f8:	08015b27 	.word	0x08015b27
 80046fc:	08015b04 	.word	0x08015b04
 8004700:	3ff80000 	.word	0x3ff80000
 8004704:	08015b60 	.word	0x08015b60
 8004708:	08015b38 	.word	0x08015b38
 800470c:	2601      	movs	r6, #1
 800470e:	2300      	movs	r3, #0
 8004710:	9307      	str	r3, [sp, #28]
 8004712:	9609      	str	r6, [sp, #36]	; 0x24
 8004714:	f04f 33ff 	mov.w	r3, #4294967295
 8004718:	9304      	str	r3, [sp, #16]
 800471a:	9303      	str	r3, [sp, #12]
 800471c:	2200      	movs	r2, #0
 800471e:	2312      	movs	r3, #18
 8004720:	920a      	str	r2, [sp, #40]	; 0x28
 8004722:	e789      	b.n	8004638 <_dtoa_r+0x250>
 8004724:	2301      	movs	r3, #1
 8004726:	9309      	str	r3, [sp, #36]	; 0x24
 8004728:	e7f4      	b.n	8004714 <_dtoa_r+0x32c>
 800472a:	2301      	movs	r3, #1
 800472c:	9304      	str	r3, [sp, #16]
 800472e:	9303      	str	r3, [sp, #12]
 8004730:	461a      	mov	r2, r3
 8004732:	e7f5      	b.n	8004720 <_dtoa_r+0x338>
 8004734:	686a      	ldr	r2, [r5, #4]
 8004736:	3201      	adds	r2, #1
 8004738:	606a      	str	r2, [r5, #4]
 800473a:	0049      	lsls	r1, r1, #1
 800473c:	e780      	b.n	8004640 <_dtoa_r+0x258>
 800473e:	2502      	movs	r5, #2
 8004740:	e7af      	b.n	80046a2 <_dtoa_r+0x2ba>
 8004742:	07f1      	lsls	r1, r6, #31
 8004744:	d508      	bpl.n	8004758 <_dtoa_r+0x370>
 8004746:	4640      	mov	r0, r8
 8004748:	4649      	mov	r1, r9
 800474a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800474e:	f7fb ff57 	bl	8000600 <__aeabi_dmul>
 8004752:	3501      	adds	r5, #1
 8004754:	4680      	mov	r8, r0
 8004756:	4689      	mov	r9, r1
 8004758:	1076      	asrs	r6, r6, #1
 800475a:	3708      	adds	r7, #8
 800475c:	e7a2      	b.n	80046a4 <_dtoa_r+0x2bc>
 800475e:	f000 809d 	beq.w	800489c <_dtoa_r+0x4b4>
 8004762:	f1cb 0600 	rsb	r6, fp, #0
 8004766:	4b9f      	ldr	r3, [pc, #636]	; (80049e4 <_dtoa_r+0x5fc>)
 8004768:	4f9f      	ldr	r7, [pc, #636]	; (80049e8 <_dtoa_r+0x600>)
 800476a:	f006 020f 	and.w	r2, r6, #15
 800476e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004776:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800477a:	f7fb ff41 	bl	8000600 <__aeabi_dmul>
 800477e:	e9cd 0100 	strd	r0, r1, [sp]
 8004782:	1136      	asrs	r6, r6, #4
 8004784:	2300      	movs	r3, #0
 8004786:	2502      	movs	r5, #2
 8004788:	2e00      	cmp	r6, #0
 800478a:	d17c      	bne.n	8004886 <_dtoa_r+0x49e>
 800478c:	2b00      	cmp	r3, #0
 800478e:	d191      	bne.n	80046b4 <_dtoa_r+0x2cc>
 8004790:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004792:	2b00      	cmp	r3, #0
 8004794:	f000 8084 	beq.w	80048a0 <_dtoa_r+0x4b8>
 8004798:	e9dd 8900 	ldrd	r8, r9, [sp]
 800479c:	2200      	movs	r2, #0
 800479e:	4b93      	ldr	r3, [pc, #588]	; (80049ec <_dtoa_r+0x604>)
 80047a0:	4640      	mov	r0, r8
 80047a2:	4649      	mov	r1, r9
 80047a4:	f7fc f99e 	bl	8000ae4 <__aeabi_dcmplt>
 80047a8:	2800      	cmp	r0, #0
 80047aa:	d079      	beq.n	80048a0 <_dtoa_r+0x4b8>
 80047ac:	9b03      	ldr	r3, [sp, #12]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d076      	beq.n	80048a0 <_dtoa_r+0x4b8>
 80047b2:	9b04      	ldr	r3, [sp, #16]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	dd34      	ble.n	8004822 <_dtoa_r+0x43a>
 80047b8:	2200      	movs	r2, #0
 80047ba:	4b8d      	ldr	r3, [pc, #564]	; (80049f0 <_dtoa_r+0x608>)
 80047bc:	4640      	mov	r0, r8
 80047be:	4649      	mov	r1, r9
 80047c0:	f7fb ff1e 	bl	8000600 <__aeabi_dmul>
 80047c4:	e9cd 0100 	strd	r0, r1, [sp]
 80047c8:	9e04      	ldr	r6, [sp, #16]
 80047ca:	f10b 37ff 	add.w	r7, fp, #4294967295
 80047ce:	3501      	adds	r5, #1
 80047d0:	4628      	mov	r0, r5
 80047d2:	f7fb feaf 	bl	8000534 <__aeabi_i2d>
 80047d6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80047da:	f7fb ff11 	bl	8000600 <__aeabi_dmul>
 80047de:	2200      	movs	r2, #0
 80047e0:	4b84      	ldr	r3, [pc, #528]	; (80049f4 <_dtoa_r+0x60c>)
 80047e2:	f7fb fd5b 	bl	800029c <__adddf3>
 80047e6:	4680      	mov	r8, r0
 80047e8:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 80047ec:	2e00      	cmp	r6, #0
 80047ee:	d15a      	bne.n	80048a6 <_dtoa_r+0x4be>
 80047f0:	2200      	movs	r2, #0
 80047f2:	4b81      	ldr	r3, [pc, #516]	; (80049f8 <_dtoa_r+0x610>)
 80047f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80047f8:	f7fb fd4e 	bl	8000298 <__aeabi_dsub>
 80047fc:	4642      	mov	r2, r8
 80047fe:	464b      	mov	r3, r9
 8004800:	e9cd 0100 	strd	r0, r1, [sp]
 8004804:	f7fc f98c 	bl	8000b20 <__aeabi_dcmpgt>
 8004808:	2800      	cmp	r0, #0
 800480a:	f040 829b 	bne.w	8004d44 <_dtoa_r+0x95c>
 800480e:	4642      	mov	r2, r8
 8004810:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8004814:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004818:	f7fc f964 	bl	8000ae4 <__aeabi_dcmplt>
 800481c:	2800      	cmp	r0, #0
 800481e:	f040 828f 	bne.w	8004d40 <_dtoa_r+0x958>
 8004822:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8004826:	e9cd 2300 	strd	r2, r3, [sp]
 800482a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800482c:	2b00      	cmp	r3, #0
 800482e:	f2c0 8150 	blt.w	8004ad2 <_dtoa_r+0x6ea>
 8004832:	f1bb 0f0e 	cmp.w	fp, #14
 8004836:	f300 814c 	bgt.w	8004ad2 <_dtoa_r+0x6ea>
 800483a:	4b6a      	ldr	r3, [pc, #424]	; (80049e4 <_dtoa_r+0x5fc>)
 800483c:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004840:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004844:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004846:	2b00      	cmp	r3, #0
 8004848:	f280 80da 	bge.w	8004a00 <_dtoa_r+0x618>
 800484c:	9b03      	ldr	r3, [sp, #12]
 800484e:	2b00      	cmp	r3, #0
 8004850:	f300 80d6 	bgt.w	8004a00 <_dtoa_r+0x618>
 8004854:	f040 8273 	bne.w	8004d3e <_dtoa_r+0x956>
 8004858:	2200      	movs	r2, #0
 800485a:	4b67      	ldr	r3, [pc, #412]	; (80049f8 <_dtoa_r+0x610>)
 800485c:	4640      	mov	r0, r8
 800485e:	4649      	mov	r1, r9
 8004860:	f7fb fece 	bl	8000600 <__aeabi_dmul>
 8004864:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004868:	f7fc f950 	bl	8000b0c <__aeabi_dcmpge>
 800486c:	9e03      	ldr	r6, [sp, #12]
 800486e:	4637      	mov	r7, r6
 8004870:	2800      	cmp	r0, #0
 8004872:	f040 824a 	bne.w	8004d0a <_dtoa_r+0x922>
 8004876:	9b02      	ldr	r3, [sp, #8]
 8004878:	9a02      	ldr	r2, [sp, #8]
 800487a:	1c5d      	adds	r5, r3, #1
 800487c:	2331      	movs	r3, #49	; 0x31
 800487e:	7013      	strb	r3, [r2, #0]
 8004880:	f10b 0b01 	add.w	fp, fp, #1
 8004884:	e245      	b.n	8004d12 <_dtoa_r+0x92a>
 8004886:	07f2      	lsls	r2, r6, #31
 8004888:	d505      	bpl.n	8004896 <_dtoa_r+0x4ae>
 800488a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800488e:	f7fb feb7 	bl	8000600 <__aeabi_dmul>
 8004892:	3501      	adds	r5, #1
 8004894:	2301      	movs	r3, #1
 8004896:	1076      	asrs	r6, r6, #1
 8004898:	3708      	adds	r7, #8
 800489a:	e775      	b.n	8004788 <_dtoa_r+0x3a0>
 800489c:	2502      	movs	r5, #2
 800489e:	e777      	b.n	8004790 <_dtoa_r+0x3a8>
 80048a0:	465f      	mov	r7, fp
 80048a2:	9e03      	ldr	r6, [sp, #12]
 80048a4:	e794      	b.n	80047d0 <_dtoa_r+0x3e8>
 80048a6:	9a02      	ldr	r2, [sp, #8]
 80048a8:	4b4e      	ldr	r3, [pc, #312]	; (80049e4 <_dtoa_r+0x5fc>)
 80048aa:	4432      	add	r2, r6
 80048ac:	9213      	str	r2, [sp, #76]	; 0x4c
 80048ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80048b0:	1e71      	subs	r1, r6, #1
 80048b2:	2a00      	cmp	r2, #0
 80048b4:	d048      	beq.n	8004948 <_dtoa_r+0x560>
 80048b6:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80048ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048be:	2000      	movs	r0, #0
 80048c0:	494e      	ldr	r1, [pc, #312]	; (80049fc <_dtoa_r+0x614>)
 80048c2:	f7fb ffc7 	bl	8000854 <__aeabi_ddiv>
 80048c6:	4642      	mov	r2, r8
 80048c8:	464b      	mov	r3, r9
 80048ca:	f7fb fce5 	bl	8000298 <__aeabi_dsub>
 80048ce:	9d02      	ldr	r5, [sp, #8]
 80048d0:	4680      	mov	r8, r0
 80048d2:	4689      	mov	r9, r1
 80048d4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80048d8:	f7fc f942 	bl	8000b60 <__aeabi_d2iz>
 80048dc:	4606      	mov	r6, r0
 80048de:	f7fb fe29 	bl	8000534 <__aeabi_i2d>
 80048e2:	4602      	mov	r2, r0
 80048e4:	460b      	mov	r3, r1
 80048e6:	e9dd 0100 	ldrd	r0, r1, [sp]
 80048ea:	f7fb fcd5 	bl	8000298 <__aeabi_dsub>
 80048ee:	3630      	adds	r6, #48	; 0x30
 80048f0:	f805 6b01 	strb.w	r6, [r5], #1
 80048f4:	4642      	mov	r2, r8
 80048f6:	464b      	mov	r3, r9
 80048f8:	e9cd 0100 	strd	r0, r1, [sp]
 80048fc:	f7fc f8f2 	bl	8000ae4 <__aeabi_dcmplt>
 8004900:	2800      	cmp	r0, #0
 8004902:	d165      	bne.n	80049d0 <_dtoa_r+0x5e8>
 8004904:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004908:	2000      	movs	r0, #0
 800490a:	4938      	ldr	r1, [pc, #224]	; (80049ec <_dtoa_r+0x604>)
 800490c:	f7fb fcc4 	bl	8000298 <__aeabi_dsub>
 8004910:	4642      	mov	r2, r8
 8004912:	464b      	mov	r3, r9
 8004914:	f7fc f8e6 	bl	8000ae4 <__aeabi_dcmplt>
 8004918:	2800      	cmp	r0, #0
 800491a:	f040 80ba 	bne.w	8004a92 <_dtoa_r+0x6aa>
 800491e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004920:	429d      	cmp	r5, r3
 8004922:	f43f af7e 	beq.w	8004822 <_dtoa_r+0x43a>
 8004926:	2200      	movs	r2, #0
 8004928:	4b31      	ldr	r3, [pc, #196]	; (80049f0 <_dtoa_r+0x608>)
 800492a:	4640      	mov	r0, r8
 800492c:	4649      	mov	r1, r9
 800492e:	f7fb fe67 	bl	8000600 <__aeabi_dmul>
 8004932:	2200      	movs	r2, #0
 8004934:	4680      	mov	r8, r0
 8004936:	4689      	mov	r9, r1
 8004938:	4b2d      	ldr	r3, [pc, #180]	; (80049f0 <_dtoa_r+0x608>)
 800493a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800493e:	f7fb fe5f 	bl	8000600 <__aeabi_dmul>
 8004942:	e9cd 0100 	strd	r0, r1, [sp]
 8004946:	e7c5      	b.n	80048d4 <_dtoa_r+0x4ec>
 8004948:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 800494c:	4642      	mov	r2, r8
 800494e:	464b      	mov	r3, r9
 8004950:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004954:	f7fb fe54 	bl	8000600 <__aeabi_dmul>
 8004958:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800495c:	9d02      	ldr	r5, [sp, #8]
 800495e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004962:	f7fc f8fd 	bl	8000b60 <__aeabi_d2iz>
 8004966:	4606      	mov	r6, r0
 8004968:	f7fb fde4 	bl	8000534 <__aeabi_i2d>
 800496c:	3630      	adds	r6, #48	; 0x30
 800496e:	4602      	mov	r2, r0
 8004970:	460b      	mov	r3, r1
 8004972:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004976:	f7fb fc8f 	bl	8000298 <__aeabi_dsub>
 800497a:	f805 6b01 	strb.w	r6, [r5], #1
 800497e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004980:	42ab      	cmp	r3, r5
 8004982:	4680      	mov	r8, r0
 8004984:	4689      	mov	r9, r1
 8004986:	f04f 0200 	mov.w	r2, #0
 800498a:	d125      	bne.n	80049d8 <_dtoa_r+0x5f0>
 800498c:	4b1b      	ldr	r3, [pc, #108]	; (80049fc <_dtoa_r+0x614>)
 800498e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8004992:	f7fb fc83 	bl	800029c <__adddf3>
 8004996:	4602      	mov	r2, r0
 8004998:	460b      	mov	r3, r1
 800499a:	4640      	mov	r0, r8
 800499c:	4649      	mov	r1, r9
 800499e:	f7fc f8bf 	bl	8000b20 <__aeabi_dcmpgt>
 80049a2:	2800      	cmp	r0, #0
 80049a4:	d175      	bne.n	8004a92 <_dtoa_r+0x6aa>
 80049a6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80049aa:	2000      	movs	r0, #0
 80049ac:	4913      	ldr	r1, [pc, #76]	; (80049fc <_dtoa_r+0x614>)
 80049ae:	f7fb fc73 	bl	8000298 <__aeabi_dsub>
 80049b2:	4602      	mov	r2, r0
 80049b4:	460b      	mov	r3, r1
 80049b6:	4640      	mov	r0, r8
 80049b8:	4649      	mov	r1, r9
 80049ba:	f7fc f893 	bl	8000ae4 <__aeabi_dcmplt>
 80049be:	2800      	cmp	r0, #0
 80049c0:	f43f af2f 	beq.w	8004822 <_dtoa_r+0x43a>
 80049c4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80049c8:	2b30      	cmp	r3, #48	; 0x30
 80049ca:	f105 32ff 	add.w	r2, r5, #4294967295
 80049ce:	d001      	beq.n	80049d4 <_dtoa_r+0x5ec>
 80049d0:	46bb      	mov	fp, r7
 80049d2:	e04d      	b.n	8004a70 <_dtoa_r+0x688>
 80049d4:	4615      	mov	r5, r2
 80049d6:	e7f5      	b.n	80049c4 <_dtoa_r+0x5dc>
 80049d8:	4b05      	ldr	r3, [pc, #20]	; (80049f0 <_dtoa_r+0x608>)
 80049da:	f7fb fe11 	bl	8000600 <__aeabi_dmul>
 80049de:	e9cd 0100 	strd	r0, r1, [sp]
 80049e2:	e7bc      	b.n	800495e <_dtoa_r+0x576>
 80049e4:	08015b60 	.word	0x08015b60
 80049e8:	08015b38 	.word	0x08015b38
 80049ec:	3ff00000 	.word	0x3ff00000
 80049f0:	40240000 	.word	0x40240000
 80049f4:	401c0000 	.word	0x401c0000
 80049f8:	40140000 	.word	0x40140000
 80049fc:	3fe00000 	.word	0x3fe00000
 8004a00:	e9dd 6700 	ldrd	r6, r7, [sp]
 8004a04:	9d02      	ldr	r5, [sp, #8]
 8004a06:	4642      	mov	r2, r8
 8004a08:	464b      	mov	r3, r9
 8004a0a:	4630      	mov	r0, r6
 8004a0c:	4639      	mov	r1, r7
 8004a0e:	f7fb ff21 	bl	8000854 <__aeabi_ddiv>
 8004a12:	f7fc f8a5 	bl	8000b60 <__aeabi_d2iz>
 8004a16:	9000      	str	r0, [sp, #0]
 8004a18:	f7fb fd8c 	bl	8000534 <__aeabi_i2d>
 8004a1c:	4642      	mov	r2, r8
 8004a1e:	464b      	mov	r3, r9
 8004a20:	f7fb fdee 	bl	8000600 <__aeabi_dmul>
 8004a24:	4602      	mov	r2, r0
 8004a26:	460b      	mov	r3, r1
 8004a28:	4630      	mov	r0, r6
 8004a2a:	4639      	mov	r1, r7
 8004a2c:	f7fb fc34 	bl	8000298 <__aeabi_dsub>
 8004a30:	9e00      	ldr	r6, [sp, #0]
 8004a32:	9f03      	ldr	r7, [sp, #12]
 8004a34:	3630      	adds	r6, #48	; 0x30
 8004a36:	f805 6b01 	strb.w	r6, [r5], #1
 8004a3a:	9e02      	ldr	r6, [sp, #8]
 8004a3c:	1bae      	subs	r6, r5, r6
 8004a3e:	42b7      	cmp	r7, r6
 8004a40:	4602      	mov	r2, r0
 8004a42:	460b      	mov	r3, r1
 8004a44:	d138      	bne.n	8004ab8 <_dtoa_r+0x6d0>
 8004a46:	f7fb fc29 	bl	800029c <__adddf3>
 8004a4a:	4606      	mov	r6, r0
 8004a4c:	460f      	mov	r7, r1
 8004a4e:	4602      	mov	r2, r0
 8004a50:	460b      	mov	r3, r1
 8004a52:	4640      	mov	r0, r8
 8004a54:	4649      	mov	r1, r9
 8004a56:	f7fc f845 	bl	8000ae4 <__aeabi_dcmplt>
 8004a5a:	b9c8      	cbnz	r0, 8004a90 <_dtoa_r+0x6a8>
 8004a5c:	4632      	mov	r2, r6
 8004a5e:	463b      	mov	r3, r7
 8004a60:	4640      	mov	r0, r8
 8004a62:	4649      	mov	r1, r9
 8004a64:	f7fc f834 	bl	8000ad0 <__aeabi_dcmpeq>
 8004a68:	b110      	cbz	r0, 8004a70 <_dtoa_r+0x688>
 8004a6a:	9b00      	ldr	r3, [sp, #0]
 8004a6c:	07db      	lsls	r3, r3, #31
 8004a6e:	d40f      	bmi.n	8004a90 <_dtoa_r+0x6a8>
 8004a70:	4651      	mov	r1, sl
 8004a72:	4620      	mov	r0, r4
 8004a74:	f000 fadb 	bl	800502e <_Bfree>
 8004a78:	2300      	movs	r3, #0
 8004a7a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004a7c:	702b      	strb	r3, [r5, #0]
 8004a7e:	f10b 0301 	add.w	r3, fp, #1
 8004a82:	6013      	str	r3, [r2, #0]
 8004a84:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004a86:	2b00      	cmp	r3, #0
 8004a88:	f43f acf8 	beq.w	800447c <_dtoa_r+0x94>
 8004a8c:	601d      	str	r5, [r3, #0]
 8004a8e:	e4f5      	b.n	800447c <_dtoa_r+0x94>
 8004a90:	465f      	mov	r7, fp
 8004a92:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8004a96:	2a39      	cmp	r2, #57	; 0x39
 8004a98:	f105 33ff 	add.w	r3, r5, #4294967295
 8004a9c:	d106      	bne.n	8004aac <_dtoa_r+0x6c4>
 8004a9e:	9a02      	ldr	r2, [sp, #8]
 8004aa0:	429a      	cmp	r2, r3
 8004aa2:	d107      	bne.n	8004ab4 <_dtoa_r+0x6cc>
 8004aa4:	2330      	movs	r3, #48	; 0x30
 8004aa6:	7013      	strb	r3, [r2, #0]
 8004aa8:	3701      	adds	r7, #1
 8004aaa:	4613      	mov	r3, r2
 8004aac:	781a      	ldrb	r2, [r3, #0]
 8004aae:	3201      	adds	r2, #1
 8004ab0:	701a      	strb	r2, [r3, #0]
 8004ab2:	e78d      	b.n	80049d0 <_dtoa_r+0x5e8>
 8004ab4:	461d      	mov	r5, r3
 8004ab6:	e7ec      	b.n	8004a92 <_dtoa_r+0x6aa>
 8004ab8:	2200      	movs	r2, #0
 8004aba:	4ba4      	ldr	r3, [pc, #656]	; (8004d4c <_dtoa_r+0x964>)
 8004abc:	f7fb fda0 	bl	8000600 <__aeabi_dmul>
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	4606      	mov	r6, r0
 8004ac6:	460f      	mov	r7, r1
 8004ac8:	f7fc f802 	bl	8000ad0 <__aeabi_dcmpeq>
 8004acc:	2800      	cmp	r0, #0
 8004ace:	d09a      	beq.n	8004a06 <_dtoa_r+0x61e>
 8004ad0:	e7ce      	b.n	8004a70 <_dtoa_r+0x688>
 8004ad2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004ad4:	2a00      	cmp	r2, #0
 8004ad6:	f000 80cd 	beq.w	8004c74 <_dtoa_r+0x88c>
 8004ada:	9a07      	ldr	r2, [sp, #28]
 8004adc:	2a01      	cmp	r2, #1
 8004ade:	f300 80af 	bgt.w	8004c40 <_dtoa_r+0x858>
 8004ae2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8004ae4:	2a00      	cmp	r2, #0
 8004ae6:	f000 80a7 	beq.w	8004c38 <_dtoa_r+0x850>
 8004aea:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004aee:	9e08      	ldr	r6, [sp, #32]
 8004af0:	9d05      	ldr	r5, [sp, #20]
 8004af2:	9a05      	ldr	r2, [sp, #20]
 8004af4:	441a      	add	r2, r3
 8004af6:	9205      	str	r2, [sp, #20]
 8004af8:	9a06      	ldr	r2, [sp, #24]
 8004afa:	2101      	movs	r1, #1
 8004afc:	441a      	add	r2, r3
 8004afe:	4620      	mov	r0, r4
 8004b00:	9206      	str	r2, [sp, #24]
 8004b02:	f000 fb34 	bl	800516e <__i2b>
 8004b06:	4607      	mov	r7, r0
 8004b08:	2d00      	cmp	r5, #0
 8004b0a:	dd0c      	ble.n	8004b26 <_dtoa_r+0x73e>
 8004b0c:	9b06      	ldr	r3, [sp, #24]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	dd09      	ble.n	8004b26 <_dtoa_r+0x73e>
 8004b12:	42ab      	cmp	r3, r5
 8004b14:	9a05      	ldr	r2, [sp, #20]
 8004b16:	bfa8      	it	ge
 8004b18:	462b      	movge	r3, r5
 8004b1a:	1ad2      	subs	r2, r2, r3
 8004b1c:	9205      	str	r2, [sp, #20]
 8004b1e:	9a06      	ldr	r2, [sp, #24]
 8004b20:	1aed      	subs	r5, r5, r3
 8004b22:	1ad3      	subs	r3, r2, r3
 8004b24:	9306      	str	r3, [sp, #24]
 8004b26:	9b08      	ldr	r3, [sp, #32]
 8004b28:	b1f3      	cbz	r3, 8004b68 <_dtoa_r+0x780>
 8004b2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	f000 80a5 	beq.w	8004c7c <_dtoa_r+0x894>
 8004b32:	2e00      	cmp	r6, #0
 8004b34:	dd10      	ble.n	8004b58 <_dtoa_r+0x770>
 8004b36:	4639      	mov	r1, r7
 8004b38:	4632      	mov	r2, r6
 8004b3a:	4620      	mov	r0, r4
 8004b3c:	f000 fbae 	bl	800529c <__pow5mult>
 8004b40:	4652      	mov	r2, sl
 8004b42:	4601      	mov	r1, r0
 8004b44:	4607      	mov	r7, r0
 8004b46:	4620      	mov	r0, r4
 8004b48:	f000 fb1a 	bl	8005180 <__multiply>
 8004b4c:	4651      	mov	r1, sl
 8004b4e:	4680      	mov	r8, r0
 8004b50:	4620      	mov	r0, r4
 8004b52:	f000 fa6c 	bl	800502e <_Bfree>
 8004b56:	46c2      	mov	sl, r8
 8004b58:	9b08      	ldr	r3, [sp, #32]
 8004b5a:	1b9a      	subs	r2, r3, r6
 8004b5c:	d004      	beq.n	8004b68 <_dtoa_r+0x780>
 8004b5e:	4651      	mov	r1, sl
 8004b60:	4620      	mov	r0, r4
 8004b62:	f000 fb9b 	bl	800529c <__pow5mult>
 8004b66:	4682      	mov	sl, r0
 8004b68:	2101      	movs	r1, #1
 8004b6a:	4620      	mov	r0, r4
 8004b6c:	f000 faff 	bl	800516e <__i2b>
 8004b70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	4606      	mov	r6, r0
 8004b76:	f340 8083 	ble.w	8004c80 <_dtoa_r+0x898>
 8004b7a:	461a      	mov	r2, r3
 8004b7c:	4601      	mov	r1, r0
 8004b7e:	4620      	mov	r0, r4
 8004b80:	f000 fb8c 	bl	800529c <__pow5mult>
 8004b84:	9b07      	ldr	r3, [sp, #28]
 8004b86:	2b01      	cmp	r3, #1
 8004b88:	4606      	mov	r6, r0
 8004b8a:	dd7c      	ble.n	8004c86 <_dtoa_r+0x89e>
 8004b8c:	f04f 0800 	mov.w	r8, #0
 8004b90:	6933      	ldr	r3, [r6, #16]
 8004b92:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8004b96:	6918      	ldr	r0, [r3, #16]
 8004b98:	f000 fa9b 	bl	80050d2 <__hi0bits>
 8004b9c:	f1c0 0020 	rsb	r0, r0, #32
 8004ba0:	9b06      	ldr	r3, [sp, #24]
 8004ba2:	4418      	add	r0, r3
 8004ba4:	f010 001f 	ands.w	r0, r0, #31
 8004ba8:	f000 8096 	beq.w	8004cd8 <_dtoa_r+0x8f0>
 8004bac:	f1c0 0320 	rsb	r3, r0, #32
 8004bb0:	2b04      	cmp	r3, #4
 8004bb2:	f340 8087 	ble.w	8004cc4 <_dtoa_r+0x8dc>
 8004bb6:	9b05      	ldr	r3, [sp, #20]
 8004bb8:	f1c0 001c 	rsb	r0, r0, #28
 8004bbc:	4403      	add	r3, r0
 8004bbe:	9305      	str	r3, [sp, #20]
 8004bc0:	9b06      	ldr	r3, [sp, #24]
 8004bc2:	4405      	add	r5, r0
 8004bc4:	4403      	add	r3, r0
 8004bc6:	9306      	str	r3, [sp, #24]
 8004bc8:	9b05      	ldr	r3, [sp, #20]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	dd05      	ble.n	8004bda <_dtoa_r+0x7f2>
 8004bce:	4651      	mov	r1, sl
 8004bd0:	461a      	mov	r2, r3
 8004bd2:	4620      	mov	r0, r4
 8004bd4:	f000 fbb0 	bl	8005338 <__lshift>
 8004bd8:	4682      	mov	sl, r0
 8004bda:	9b06      	ldr	r3, [sp, #24]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	dd05      	ble.n	8004bec <_dtoa_r+0x804>
 8004be0:	4631      	mov	r1, r6
 8004be2:	461a      	mov	r2, r3
 8004be4:	4620      	mov	r0, r4
 8004be6:	f000 fba7 	bl	8005338 <__lshift>
 8004bea:	4606      	mov	r6, r0
 8004bec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d074      	beq.n	8004cdc <_dtoa_r+0x8f4>
 8004bf2:	4631      	mov	r1, r6
 8004bf4:	4650      	mov	r0, sl
 8004bf6:	f000 fbf0 	bl	80053da <__mcmp>
 8004bfa:	2800      	cmp	r0, #0
 8004bfc:	da6e      	bge.n	8004cdc <_dtoa_r+0x8f4>
 8004bfe:	2300      	movs	r3, #0
 8004c00:	4651      	mov	r1, sl
 8004c02:	220a      	movs	r2, #10
 8004c04:	4620      	mov	r0, r4
 8004c06:	f000 fa29 	bl	800505c <__multadd>
 8004c0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c0c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004c10:	4682      	mov	sl, r0
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	f000 81a8 	beq.w	8004f68 <_dtoa_r+0xb80>
 8004c18:	2300      	movs	r3, #0
 8004c1a:	4639      	mov	r1, r7
 8004c1c:	220a      	movs	r2, #10
 8004c1e:	4620      	mov	r0, r4
 8004c20:	f000 fa1c 	bl	800505c <__multadd>
 8004c24:	9b04      	ldr	r3, [sp, #16]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	4607      	mov	r7, r0
 8004c2a:	f300 80c8 	bgt.w	8004dbe <_dtoa_r+0x9d6>
 8004c2e:	9b07      	ldr	r3, [sp, #28]
 8004c30:	2b02      	cmp	r3, #2
 8004c32:	f340 80c4 	ble.w	8004dbe <_dtoa_r+0x9d6>
 8004c36:	e059      	b.n	8004cec <_dtoa_r+0x904>
 8004c38:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004c3a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8004c3e:	e756      	b.n	8004aee <_dtoa_r+0x706>
 8004c40:	9b03      	ldr	r3, [sp, #12]
 8004c42:	1e5e      	subs	r6, r3, #1
 8004c44:	9b08      	ldr	r3, [sp, #32]
 8004c46:	42b3      	cmp	r3, r6
 8004c48:	bfbf      	itttt	lt
 8004c4a:	9b08      	ldrlt	r3, [sp, #32]
 8004c4c:	9608      	strlt	r6, [sp, #32]
 8004c4e:	1af2      	sublt	r2, r6, r3
 8004c50:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 8004c52:	bfb6      	itet	lt
 8004c54:	189b      	addlt	r3, r3, r2
 8004c56:	1b9e      	subge	r6, r3, r6
 8004c58:	930b      	strlt	r3, [sp, #44]	; 0x2c
 8004c5a:	9b03      	ldr	r3, [sp, #12]
 8004c5c:	bfb8      	it	lt
 8004c5e:	2600      	movlt	r6, #0
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	bfb9      	ittee	lt
 8004c64:	9b05      	ldrlt	r3, [sp, #20]
 8004c66:	9a03      	ldrlt	r2, [sp, #12]
 8004c68:	9d05      	ldrge	r5, [sp, #20]
 8004c6a:	9b03      	ldrge	r3, [sp, #12]
 8004c6c:	bfbc      	itt	lt
 8004c6e:	1a9d      	sublt	r5, r3, r2
 8004c70:	2300      	movlt	r3, #0
 8004c72:	e73e      	b.n	8004af2 <_dtoa_r+0x70a>
 8004c74:	9e08      	ldr	r6, [sp, #32]
 8004c76:	9d05      	ldr	r5, [sp, #20]
 8004c78:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8004c7a:	e745      	b.n	8004b08 <_dtoa_r+0x720>
 8004c7c:	9a08      	ldr	r2, [sp, #32]
 8004c7e:	e76e      	b.n	8004b5e <_dtoa_r+0x776>
 8004c80:	9b07      	ldr	r3, [sp, #28]
 8004c82:	2b01      	cmp	r3, #1
 8004c84:	dc19      	bgt.n	8004cba <_dtoa_r+0x8d2>
 8004c86:	9b00      	ldr	r3, [sp, #0]
 8004c88:	b9bb      	cbnz	r3, 8004cba <_dtoa_r+0x8d2>
 8004c8a:	9b01      	ldr	r3, [sp, #4]
 8004c8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004c90:	b99b      	cbnz	r3, 8004cba <_dtoa_r+0x8d2>
 8004c92:	9b01      	ldr	r3, [sp, #4]
 8004c94:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004c98:	0d1b      	lsrs	r3, r3, #20
 8004c9a:	051b      	lsls	r3, r3, #20
 8004c9c:	b183      	cbz	r3, 8004cc0 <_dtoa_r+0x8d8>
 8004c9e:	9b05      	ldr	r3, [sp, #20]
 8004ca0:	3301      	adds	r3, #1
 8004ca2:	9305      	str	r3, [sp, #20]
 8004ca4:	9b06      	ldr	r3, [sp, #24]
 8004ca6:	3301      	adds	r3, #1
 8004ca8:	9306      	str	r3, [sp, #24]
 8004caa:	f04f 0801 	mov.w	r8, #1
 8004cae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	f47f af6d 	bne.w	8004b90 <_dtoa_r+0x7a8>
 8004cb6:	2001      	movs	r0, #1
 8004cb8:	e772      	b.n	8004ba0 <_dtoa_r+0x7b8>
 8004cba:	f04f 0800 	mov.w	r8, #0
 8004cbe:	e7f6      	b.n	8004cae <_dtoa_r+0x8c6>
 8004cc0:	4698      	mov	r8, r3
 8004cc2:	e7f4      	b.n	8004cae <_dtoa_r+0x8c6>
 8004cc4:	d080      	beq.n	8004bc8 <_dtoa_r+0x7e0>
 8004cc6:	9a05      	ldr	r2, [sp, #20]
 8004cc8:	331c      	adds	r3, #28
 8004cca:	441a      	add	r2, r3
 8004ccc:	9205      	str	r2, [sp, #20]
 8004cce:	9a06      	ldr	r2, [sp, #24]
 8004cd0:	441a      	add	r2, r3
 8004cd2:	441d      	add	r5, r3
 8004cd4:	4613      	mov	r3, r2
 8004cd6:	e776      	b.n	8004bc6 <_dtoa_r+0x7de>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	e7f4      	b.n	8004cc6 <_dtoa_r+0x8de>
 8004cdc:	9b03      	ldr	r3, [sp, #12]
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	dc36      	bgt.n	8004d50 <_dtoa_r+0x968>
 8004ce2:	9b07      	ldr	r3, [sp, #28]
 8004ce4:	2b02      	cmp	r3, #2
 8004ce6:	dd33      	ble.n	8004d50 <_dtoa_r+0x968>
 8004ce8:	9b03      	ldr	r3, [sp, #12]
 8004cea:	9304      	str	r3, [sp, #16]
 8004cec:	9b04      	ldr	r3, [sp, #16]
 8004cee:	b963      	cbnz	r3, 8004d0a <_dtoa_r+0x922>
 8004cf0:	4631      	mov	r1, r6
 8004cf2:	2205      	movs	r2, #5
 8004cf4:	4620      	mov	r0, r4
 8004cf6:	f000 f9b1 	bl	800505c <__multadd>
 8004cfa:	4601      	mov	r1, r0
 8004cfc:	4606      	mov	r6, r0
 8004cfe:	4650      	mov	r0, sl
 8004d00:	f000 fb6b 	bl	80053da <__mcmp>
 8004d04:	2800      	cmp	r0, #0
 8004d06:	f73f adb6 	bgt.w	8004876 <_dtoa_r+0x48e>
 8004d0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d0c:	9d02      	ldr	r5, [sp, #8]
 8004d0e:	ea6f 0b03 	mvn.w	fp, r3
 8004d12:	2300      	movs	r3, #0
 8004d14:	9303      	str	r3, [sp, #12]
 8004d16:	4631      	mov	r1, r6
 8004d18:	4620      	mov	r0, r4
 8004d1a:	f000 f988 	bl	800502e <_Bfree>
 8004d1e:	2f00      	cmp	r7, #0
 8004d20:	f43f aea6 	beq.w	8004a70 <_dtoa_r+0x688>
 8004d24:	9b03      	ldr	r3, [sp, #12]
 8004d26:	b12b      	cbz	r3, 8004d34 <_dtoa_r+0x94c>
 8004d28:	42bb      	cmp	r3, r7
 8004d2a:	d003      	beq.n	8004d34 <_dtoa_r+0x94c>
 8004d2c:	4619      	mov	r1, r3
 8004d2e:	4620      	mov	r0, r4
 8004d30:	f000 f97d 	bl	800502e <_Bfree>
 8004d34:	4639      	mov	r1, r7
 8004d36:	4620      	mov	r0, r4
 8004d38:	f000 f979 	bl	800502e <_Bfree>
 8004d3c:	e698      	b.n	8004a70 <_dtoa_r+0x688>
 8004d3e:	2600      	movs	r6, #0
 8004d40:	4637      	mov	r7, r6
 8004d42:	e7e2      	b.n	8004d0a <_dtoa_r+0x922>
 8004d44:	46bb      	mov	fp, r7
 8004d46:	4637      	mov	r7, r6
 8004d48:	e595      	b.n	8004876 <_dtoa_r+0x48e>
 8004d4a:	bf00      	nop
 8004d4c:	40240000 	.word	0x40240000
 8004d50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004d52:	bb93      	cbnz	r3, 8004dba <_dtoa_r+0x9d2>
 8004d54:	9b03      	ldr	r3, [sp, #12]
 8004d56:	9304      	str	r3, [sp, #16]
 8004d58:	9d02      	ldr	r5, [sp, #8]
 8004d5a:	4631      	mov	r1, r6
 8004d5c:	4650      	mov	r0, sl
 8004d5e:	f7ff fab5 	bl	80042cc <quorem>
 8004d62:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8004d66:	f805 9b01 	strb.w	r9, [r5], #1
 8004d6a:	9b02      	ldr	r3, [sp, #8]
 8004d6c:	9a04      	ldr	r2, [sp, #16]
 8004d6e:	1aeb      	subs	r3, r5, r3
 8004d70:	429a      	cmp	r2, r3
 8004d72:	f300 80dc 	bgt.w	8004f2e <_dtoa_r+0xb46>
 8004d76:	9b02      	ldr	r3, [sp, #8]
 8004d78:	2a01      	cmp	r2, #1
 8004d7a:	bfac      	ite	ge
 8004d7c:	189b      	addge	r3, r3, r2
 8004d7e:	3301      	addlt	r3, #1
 8004d80:	4698      	mov	r8, r3
 8004d82:	2300      	movs	r3, #0
 8004d84:	9303      	str	r3, [sp, #12]
 8004d86:	4651      	mov	r1, sl
 8004d88:	2201      	movs	r2, #1
 8004d8a:	4620      	mov	r0, r4
 8004d8c:	f000 fad4 	bl	8005338 <__lshift>
 8004d90:	4631      	mov	r1, r6
 8004d92:	4682      	mov	sl, r0
 8004d94:	f000 fb21 	bl	80053da <__mcmp>
 8004d98:	2800      	cmp	r0, #0
 8004d9a:	f300 808d 	bgt.w	8004eb8 <_dtoa_r+0xad0>
 8004d9e:	d103      	bne.n	8004da8 <_dtoa_r+0x9c0>
 8004da0:	f019 0f01 	tst.w	r9, #1
 8004da4:	f040 8088 	bne.w	8004eb8 <_dtoa_r+0xad0>
 8004da8:	4645      	mov	r5, r8
 8004daa:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004dae:	2b30      	cmp	r3, #48	; 0x30
 8004db0:	f105 32ff 	add.w	r2, r5, #4294967295
 8004db4:	d1af      	bne.n	8004d16 <_dtoa_r+0x92e>
 8004db6:	4615      	mov	r5, r2
 8004db8:	e7f7      	b.n	8004daa <_dtoa_r+0x9c2>
 8004dba:	9b03      	ldr	r3, [sp, #12]
 8004dbc:	9304      	str	r3, [sp, #16]
 8004dbe:	2d00      	cmp	r5, #0
 8004dc0:	dd05      	ble.n	8004dce <_dtoa_r+0x9e6>
 8004dc2:	4639      	mov	r1, r7
 8004dc4:	462a      	mov	r2, r5
 8004dc6:	4620      	mov	r0, r4
 8004dc8:	f000 fab6 	bl	8005338 <__lshift>
 8004dcc:	4607      	mov	r7, r0
 8004dce:	f1b8 0f00 	cmp.w	r8, #0
 8004dd2:	d04c      	beq.n	8004e6e <_dtoa_r+0xa86>
 8004dd4:	6879      	ldr	r1, [r7, #4]
 8004dd6:	4620      	mov	r0, r4
 8004dd8:	f000 f8f5 	bl	8004fc6 <_Balloc>
 8004ddc:	693a      	ldr	r2, [r7, #16]
 8004dde:	3202      	adds	r2, #2
 8004de0:	4605      	mov	r5, r0
 8004de2:	0092      	lsls	r2, r2, #2
 8004de4:	f107 010c 	add.w	r1, r7, #12
 8004de8:	300c      	adds	r0, #12
 8004dea:	f000 f8e1 	bl	8004fb0 <memcpy>
 8004dee:	2201      	movs	r2, #1
 8004df0:	4629      	mov	r1, r5
 8004df2:	4620      	mov	r0, r4
 8004df4:	f000 faa0 	bl	8005338 <__lshift>
 8004df8:	9b00      	ldr	r3, [sp, #0]
 8004dfa:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8004dfe:	9703      	str	r7, [sp, #12]
 8004e00:	f003 0301 	and.w	r3, r3, #1
 8004e04:	4607      	mov	r7, r0
 8004e06:	9305      	str	r3, [sp, #20]
 8004e08:	4631      	mov	r1, r6
 8004e0a:	4650      	mov	r0, sl
 8004e0c:	f7ff fa5e 	bl	80042cc <quorem>
 8004e10:	9903      	ldr	r1, [sp, #12]
 8004e12:	4605      	mov	r5, r0
 8004e14:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8004e18:	4650      	mov	r0, sl
 8004e1a:	f000 fade 	bl	80053da <__mcmp>
 8004e1e:	463a      	mov	r2, r7
 8004e20:	9000      	str	r0, [sp, #0]
 8004e22:	4631      	mov	r1, r6
 8004e24:	4620      	mov	r0, r4
 8004e26:	f000 faf2 	bl	800540e <__mdiff>
 8004e2a:	68c3      	ldr	r3, [r0, #12]
 8004e2c:	4602      	mov	r2, r0
 8004e2e:	bb03      	cbnz	r3, 8004e72 <_dtoa_r+0xa8a>
 8004e30:	4601      	mov	r1, r0
 8004e32:	9006      	str	r0, [sp, #24]
 8004e34:	4650      	mov	r0, sl
 8004e36:	f000 fad0 	bl	80053da <__mcmp>
 8004e3a:	9a06      	ldr	r2, [sp, #24]
 8004e3c:	4603      	mov	r3, r0
 8004e3e:	4611      	mov	r1, r2
 8004e40:	4620      	mov	r0, r4
 8004e42:	9306      	str	r3, [sp, #24]
 8004e44:	f000 f8f3 	bl	800502e <_Bfree>
 8004e48:	9b06      	ldr	r3, [sp, #24]
 8004e4a:	b9a3      	cbnz	r3, 8004e76 <_dtoa_r+0xa8e>
 8004e4c:	9a07      	ldr	r2, [sp, #28]
 8004e4e:	b992      	cbnz	r2, 8004e76 <_dtoa_r+0xa8e>
 8004e50:	9a05      	ldr	r2, [sp, #20]
 8004e52:	b982      	cbnz	r2, 8004e76 <_dtoa_r+0xa8e>
 8004e54:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004e58:	d029      	beq.n	8004eae <_dtoa_r+0xac6>
 8004e5a:	9b00      	ldr	r3, [sp, #0]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	dd01      	ble.n	8004e64 <_dtoa_r+0xa7c>
 8004e60:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8004e64:	f108 0501 	add.w	r5, r8, #1
 8004e68:	f888 9000 	strb.w	r9, [r8]
 8004e6c:	e753      	b.n	8004d16 <_dtoa_r+0x92e>
 8004e6e:	4638      	mov	r0, r7
 8004e70:	e7c2      	b.n	8004df8 <_dtoa_r+0xa10>
 8004e72:	2301      	movs	r3, #1
 8004e74:	e7e3      	b.n	8004e3e <_dtoa_r+0xa56>
 8004e76:	9a00      	ldr	r2, [sp, #0]
 8004e78:	2a00      	cmp	r2, #0
 8004e7a:	db04      	blt.n	8004e86 <_dtoa_r+0xa9e>
 8004e7c:	d125      	bne.n	8004eca <_dtoa_r+0xae2>
 8004e7e:	9a07      	ldr	r2, [sp, #28]
 8004e80:	bb1a      	cbnz	r2, 8004eca <_dtoa_r+0xae2>
 8004e82:	9a05      	ldr	r2, [sp, #20]
 8004e84:	bb0a      	cbnz	r2, 8004eca <_dtoa_r+0xae2>
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	ddec      	ble.n	8004e64 <_dtoa_r+0xa7c>
 8004e8a:	4651      	mov	r1, sl
 8004e8c:	2201      	movs	r2, #1
 8004e8e:	4620      	mov	r0, r4
 8004e90:	f000 fa52 	bl	8005338 <__lshift>
 8004e94:	4631      	mov	r1, r6
 8004e96:	4682      	mov	sl, r0
 8004e98:	f000 fa9f 	bl	80053da <__mcmp>
 8004e9c:	2800      	cmp	r0, #0
 8004e9e:	dc03      	bgt.n	8004ea8 <_dtoa_r+0xac0>
 8004ea0:	d1e0      	bne.n	8004e64 <_dtoa_r+0xa7c>
 8004ea2:	f019 0f01 	tst.w	r9, #1
 8004ea6:	d0dd      	beq.n	8004e64 <_dtoa_r+0xa7c>
 8004ea8:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004eac:	d1d8      	bne.n	8004e60 <_dtoa_r+0xa78>
 8004eae:	2339      	movs	r3, #57	; 0x39
 8004eb0:	f888 3000 	strb.w	r3, [r8]
 8004eb4:	f108 0801 	add.w	r8, r8, #1
 8004eb8:	4645      	mov	r5, r8
 8004eba:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004ebe:	2b39      	cmp	r3, #57	; 0x39
 8004ec0:	f105 32ff 	add.w	r2, r5, #4294967295
 8004ec4:	d03b      	beq.n	8004f3e <_dtoa_r+0xb56>
 8004ec6:	3301      	adds	r3, #1
 8004ec8:	e040      	b.n	8004f4c <_dtoa_r+0xb64>
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	f108 0501 	add.w	r5, r8, #1
 8004ed0:	dd05      	ble.n	8004ede <_dtoa_r+0xaf6>
 8004ed2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8004ed6:	d0ea      	beq.n	8004eae <_dtoa_r+0xac6>
 8004ed8:	f109 0901 	add.w	r9, r9, #1
 8004edc:	e7c4      	b.n	8004e68 <_dtoa_r+0xa80>
 8004ede:	9b02      	ldr	r3, [sp, #8]
 8004ee0:	9a04      	ldr	r2, [sp, #16]
 8004ee2:	f805 9c01 	strb.w	r9, [r5, #-1]
 8004ee6:	1aeb      	subs	r3, r5, r3
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	46a8      	mov	r8, r5
 8004eec:	f43f af4b 	beq.w	8004d86 <_dtoa_r+0x99e>
 8004ef0:	4651      	mov	r1, sl
 8004ef2:	2300      	movs	r3, #0
 8004ef4:	220a      	movs	r2, #10
 8004ef6:	4620      	mov	r0, r4
 8004ef8:	f000 f8b0 	bl	800505c <__multadd>
 8004efc:	9b03      	ldr	r3, [sp, #12]
 8004efe:	9903      	ldr	r1, [sp, #12]
 8004f00:	42bb      	cmp	r3, r7
 8004f02:	4682      	mov	sl, r0
 8004f04:	f04f 0300 	mov.w	r3, #0
 8004f08:	f04f 020a 	mov.w	r2, #10
 8004f0c:	4620      	mov	r0, r4
 8004f0e:	d104      	bne.n	8004f1a <_dtoa_r+0xb32>
 8004f10:	f000 f8a4 	bl	800505c <__multadd>
 8004f14:	9003      	str	r0, [sp, #12]
 8004f16:	4607      	mov	r7, r0
 8004f18:	e776      	b.n	8004e08 <_dtoa_r+0xa20>
 8004f1a:	f000 f89f 	bl	800505c <__multadd>
 8004f1e:	2300      	movs	r3, #0
 8004f20:	9003      	str	r0, [sp, #12]
 8004f22:	220a      	movs	r2, #10
 8004f24:	4639      	mov	r1, r7
 8004f26:	4620      	mov	r0, r4
 8004f28:	f000 f898 	bl	800505c <__multadd>
 8004f2c:	e7f3      	b.n	8004f16 <_dtoa_r+0xb2e>
 8004f2e:	4651      	mov	r1, sl
 8004f30:	2300      	movs	r3, #0
 8004f32:	220a      	movs	r2, #10
 8004f34:	4620      	mov	r0, r4
 8004f36:	f000 f891 	bl	800505c <__multadd>
 8004f3a:	4682      	mov	sl, r0
 8004f3c:	e70d      	b.n	8004d5a <_dtoa_r+0x972>
 8004f3e:	9b02      	ldr	r3, [sp, #8]
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d105      	bne.n	8004f50 <_dtoa_r+0xb68>
 8004f44:	9a02      	ldr	r2, [sp, #8]
 8004f46:	f10b 0b01 	add.w	fp, fp, #1
 8004f4a:	2331      	movs	r3, #49	; 0x31
 8004f4c:	7013      	strb	r3, [r2, #0]
 8004f4e:	e6e2      	b.n	8004d16 <_dtoa_r+0x92e>
 8004f50:	4615      	mov	r5, r2
 8004f52:	e7b2      	b.n	8004eba <_dtoa_r+0xad2>
 8004f54:	4b09      	ldr	r3, [pc, #36]	; (8004f7c <_dtoa_r+0xb94>)
 8004f56:	f7ff baae 	b.w	80044b6 <_dtoa_r+0xce>
 8004f5a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	f47f aa88 	bne.w	8004472 <_dtoa_r+0x8a>
 8004f62:	4b07      	ldr	r3, [pc, #28]	; (8004f80 <_dtoa_r+0xb98>)
 8004f64:	f7ff baa7 	b.w	80044b6 <_dtoa_r+0xce>
 8004f68:	9b04      	ldr	r3, [sp, #16]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	f73f aef4 	bgt.w	8004d58 <_dtoa_r+0x970>
 8004f70:	9b07      	ldr	r3, [sp, #28]
 8004f72:	2b02      	cmp	r3, #2
 8004f74:	f77f aef0 	ble.w	8004d58 <_dtoa_r+0x970>
 8004f78:	e6b8      	b.n	8004cec <_dtoa_r+0x904>
 8004f7a:	bf00      	nop
 8004f7c:	08015b03 	.word	0x08015b03
 8004f80:	08015b27 	.word	0x08015b27

08004f84 <_localeconv_r>:
 8004f84:	4b04      	ldr	r3, [pc, #16]	; (8004f98 <_localeconv_r+0x14>)
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	6a18      	ldr	r0, [r3, #32]
 8004f8a:	4b04      	ldr	r3, [pc, #16]	; (8004f9c <_localeconv_r+0x18>)
 8004f8c:	2800      	cmp	r0, #0
 8004f8e:	bf08      	it	eq
 8004f90:	4618      	moveq	r0, r3
 8004f92:	30f0      	adds	r0, #240	; 0xf0
 8004f94:	4770      	bx	lr
 8004f96:	bf00      	nop
 8004f98:	200000e0 	.word	0x200000e0
 8004f9c:	20000144 	.word	0x20000144

08004fa0 <malloc>:
 8004fa0:	4b02      	ldr	r3, [pc, #8]	; (8004fac <malloc+0xc>)
 8004fa2:	4601      	mov	r1, r0
 8004fa4:	6818      	ldr	r0, [r3, #0]
 8004fa6:	f000 bb3b 	b.w	8005620 <_malloc_r>
 8004faa:	bf00      	nop
 8004fac:	200000e0 	.word	0x200000e0

08004fb0 <memcpy>:
 8004fb0:	b510      	push	{r4, lr}
 8004fb2:	1e43      	subs	r3, r0, #1
 8004fb4:	440a      	add	r2, r1
 8004fb6:	4291      	cmp	r1, r2
 8004fb8:	d100      	bne.n	8004fbc <memcpy+0xc>
 8004fba:	bd10      	pop	{r4, pc}
 8004fbc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004fc0:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004fc4:	e7f7      	b.n	8004fb6 <memcpy+0x6>

08004fc6 <_Balloc>:
 8004fc6:	b570      	push	{r4, r5, r6, lr}
 8004fc8:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004fca:	4604      	mov	r4, r0
 8004fcc:	460e      	mov	r6, r1
 8004fce:	b93d      	cbnz	r5, 8004fe0 <_Balloc+0x1a>
 8004fd0:	2010      	movs	r0, #16
 8004fd2:	f7ff ffe5 	bl	8004fa0 <malloc>
 8004fd6:	6260      	str	r0, [r4, #36]	; 0x24
 8004fd8:	6045      	str	r5, [r0, #4]
 8004fda:	6085      	str	r5, [r0, #8]
 8004fdc:	6005      	str	r5, [r0, #0]
 8004fde:	60c5      	str	r5, [r0, #12]
 8004fe0:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8004fe2:	68eb      	ldr	r3, [r5, #12]
 8004fe4:	b183      	cbz	r3, 8005008 <_Balloc+0x42>
 8004fe6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004fe8:	68db      	ldr	r3, [r3, #12]
 8004fea:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8004fee:	b9b8      	cbnz	r0, 8005020 <_Balloc+0x5a>
 8004ff0:	2101      	movs	r1, #1
 8004ff2:	fa01 f506 	lsl.w	r5, r1, r6
 8004ff6:	1d6a      	adds	r2, r5, #5
 8004ff8:	0092      	lsls	r2, r2, #2
 8004ffa:	4620      	mov	r0, r4
 8004ffc:	f000 fab4 	bl	8005568 <_calloc_r>
 8005000:	b160      	cbz	r0, 800501c <_Balloc+0x56>
 8005002:	6046      	str	r6, [r0, #4]
 8005004:	6085      	str	r5, [r0, #8]
 8005006:	e00e      	b.n	8005026 <_Balloc+0x60>
 8005008:	2221      	movs	r2, #33	; 0x21
 800500a:	2104      	movs	r1, #4
 800500c:	4620      	mov	r0, r4
 800500e:	f000 faab 	bl	8005568 <_calloc_r>
 8005012:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005014:	60e8      	str	r0, [r5, #12]
 8005016:	68db      	ldr	r3, [r3, #12]
 8005018:	2b00      	cmp	r3, #0
 800501a:	d1e4      	bne.n	8004fe6 <_Balloc+0x20>
 800501c:	2000      	movs	r0, #0
 800501e:	bd70      	pop	{r4, r5, r6, pc}
 8005020:	6802      	ldr	r2, [r0, #0]
 8005022:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8005026:	2300      	movs	r3, #0
 8005028:	6103      	str	r3, [r0, #16]
 800502a:	60c3      	str	r3, [r0, #12]
 800502c:	bd70      	pop	{r4, r5, r6, pc}

0800502e <_Bfree>:
 800502e:	b570      	push	{r4, r5, r6, lr}
 8005030:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005032:	4606      	mov	r6, r0
 8005034:	460d      	mov	r5, r1
 8005036:	b93c      	cbnz	r4, 8005048 <_Bfree+0x1a>
 8005038:	2010      	movs	r0, #16
 800503a:	f7ff ffb1 	bl	8004fa0 <malloc>
 800503e:	6270      	str	r0, [r6, #36]	; 0x24
 8005040:	6044      	str	r4, [r0, #4]
 8005042:	6084      	str	r4, [r0, #8]
 8005044:	6004      	str	r4, [r0, #0]
 8005046:	60c4      	str	r4, [r0, #12]
 8005048:	b13d      	cbz	r5, 800505a <_Bfree+0x2c>
 800504a:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800504c:	686a      	ldr	r2, [r5, #4]
 800504e:	68db      	ldr	r3, [r3, #12]
 8005050:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005054:	6029      	str	r1, [r5, #0]
 8005056:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800505a:	bd70      	pop	{r4, r5, r6, pc}

0800505c <__multadd>:
 800505c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005060:	690d      	ldr	r5, [r1, #16]
 8005062:	461f      	mov	r7, r3
 8005064:	4606      	mov	r6, r0
 8005066:	460c      	mov	r4, r1
 8005068:	f101 0e14 	add.w	lr, r1, #20
 800506c:	2300      	movs	r3, #0
 800506e:	f8de 0000 	ldr.w	r0, [lr]
 8005072:	b281      	uxth	r1, r0
 8005074:	fb02 7101 	mla	r1, r2, r1, r7
 8005078:	0c0f      	lsrs	r7, r1, #16
 800507a:	0c00      	lsrs	r0, r0, #16
 800507c:	fb02 7000 	mla	r0, r2, r0, r7
 8005080:	b289      	uxth	r1, r1
 8005082:	3301      	adds	r3, #1
 8005084:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8005088:	429d      	cmp	r5, r3
 800508a:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800508e:	f84e 1b04 	str.w	r1, [lr], #4
 8005092:	dcec      	bgt.n	800506e <__multadd+0x12>
 8005094:	b1d7      	cbz	r7, 80050cc <__multadd+0x70>
 8005096:	68a3      	ldr	r3, [r4, #8]
 8005098:	429d      	cmp	r5, r3
 800509a:	db12      	blt.n	80050c2 <__multadd+0x66>
 800509c:	6861      	ldr	r1, [r4, #4]
 800509e:	4630      	mov	r0, r6
 80050a0:	3101      	adds	r1, #1
 80050a2:	f7ff ff90 	bl	8004fc6 <_Balloc>
 80050a6:	6922      	ldr	r2, [r4, #16]
 80050a8:	3202      	adds	r2, #2
 80050aa:	f104 010c 	add.w	r1, r4, #12
 80050ae:	4680      	mov	r8, r0
 80050b0:	0092      	lsls	r2, r2, #2
 80050b2:	300c      	adds	r0, #12
 80050b4:	f7ff ff7c 	bl	8004fb0 <memcpy>
 80050b8:	4621      	mov	r1, r4
 80050ba:	4630      	mov	r0, r6
 80050bc:	f7ff ffb7 	bl	800502e <_Bfree>
 80050c0:	4644      	mov	r4, r8
 80050c2:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80050c6:	3501      	adds	r5, #1
 80050c8:	615f      	str	r7, [r3, #20]
 80050ca:	6125      	str	r5, [r4, #16]
 80050cc:	4620      	mov	r0, r4
 80050ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080050d2 <__hi0bits>:
 80050d2:	0c02      	lsrs	r2, r0, #16
 80050d4:	0412      	lsls	r2, r2, #16
 80050d6:	4603      	mov	r3, r0
 80050d8:	b9b2      	cbnz	r2, 8005108 <__hi0bits+0x36>
 80050da:	0403      	lsls	r3, r0, #16
 80050dc:	2010      	movs	r0, #16
 80050de:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80050e2:	bf04      	itt	eq
 80050e4:	021b      	lsleq	r3, r3, #8
 80050e6:	3008      	addeq	r0, #8
 80050e8:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80050ec:	bf04      	itt	eq
 80050ee:	011b      	lsleq	r3, r3, #4
 80050f0:	3004      	addeq	r0, #4
 80050f2:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80050f6:	bf04      	itt	eq
 80050f8:	009b      	lsleq	r3, r3, #2
 80050fa:	3002      	addeq	r0, #2
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	db06      	blt.n	800510e <__hi0bits+0x3c>
 8005100:	005b      	lsls	r3, r3, #1
 8005102:	d503      	bpl.n	800510c <__hi0bits+0x3a>
 8005104:	3001      	adds	r0, #1
 8005106:	4770      	bx	lr
 8005108:	2000      	movs	r0, #0
 800510a:	e7e8      	b.n	80050de <__hi0bits+0xc>
 800510c:	2020      	movs	r0, #32
 800510e:	4770      	bx	lr

08005110 <__lo0bits>:
 8005110:	6803      	ldr	r3, [r0, #0]
 8005112:	f013 0207 	ands.w	r2, r3, #7
 8005116:	4601      	mov	r1, r0
 8005118:	d00b      	beq.n	8005132 <__lo0bits+0x22>
 800511a:	07da      	lsls	r2, r3, #31
 800511c:	d423      	bmi.n	8005166 <__lo0bits+0x56>
 800511e:	0798      	lsls	r0, r3, #30
 8005120:	bf49      	itett	mi
 8005122:	085b      	lsrmi	r3, r3, #1
 8005124:	089b      	lsrpl	r3, r3, #2
 8005126:	2001      	movmi	r0, #1
 8005128:	600b      	strmi	r3, [r1, #0]
 800512a:	bf5c      	itt	pl
 800512c:	600b      	strpl	r3, [r1, #0]
 800512e:	2002      	movpl	r0, #2
 8005130:	4770      	bx	lr
 8005132:	b298      	uxth	r0, r3
 8005134:	b9a8      	cbnz	r0, 8005162 <__lo0bits+0x52>
 8005136:	0c1b      	lsrs	r3, r3, #16
 8005138:	2010      	movs	r0, #16
 800513a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800513e:	bf04      	itt	eq
 8005140:	0a1b      	lsreq	r3, r3, #8
 8005142:	3008      	addeq	r0, #8
 8005144:	071a      	lsls	r2, r3, #28
 8005146:	bf04      	itt	eq
 8005148:	091b      	lsreq	r3, r3, #4
 800514a:	3004      	addeq	r0, #4
 800514c:	079a      	lsls	r2, r3, #30
 800514e:	bf04      	itt	eq
 8005150:	089b      	lsreq	r3, r3, #2
 8005152:	3002      	addeq	r0, #2
 8005154:	07da      	lsls	r2, r3, #31
 8005156:	d402      	bmi.n	800515e <__lo0bits+0x4e>
 8005158:	085b      	lsrs	r3, r3, #1
 800515a:	d006      	beq.n	800516a <__lo0bits+0x5a>
 800515c:	3001      	adds	r0, #1
 800515e:	600b      	str	r3, [r1, #0]
 8005160:	4770      	bx	lr
 8005162:	4610      	mov	r0, r2
 8005164:	e7e9      	b.n	800513a <__lo0bits+0x2a>
 8005166:	2000      	movs	r0, #0
 8005168:	4770      	bx	lr
 800516a:	2020      	movs	r0, #32
 800516c:	4770      	bx	lr

0800516e <__i2b>:
 800516e:	b510      	push	{r4, lr}
 8005170:	460c      	mov	r4, r1
 8005172:	2101      	movs	r1, #1
 8005174:	f7ff ff27 	bl	8004fc6 <_Balloc>
 8005178:	2201      	movs	r2, #1
 800517a:	6144      	str	r4, [r0, #20]
 800517c:	6102      	str	r2, [r0, #16]
 800517e:	bd10      	pop	{r4, pc}

08005180 <__multiply>:
 8005180:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005184:	4614      	mov	r4, r2
 8005186:	690a      	ldr	r2, [r1, #16]
 8005188:	6923      	ldr	r3, [r4, #16]
 800518a:	429a      	cmp	r2, r3
 800518c:	bfb8      	it	lt
 800518e:	460b      	movlt	r3, r1
 8005190:	4689      	mov	r9, r1
 8005192:	bfbc      	itt	lt
 8005194:	46a1      	movlt	r9, r4
 8005196:	461c      	movlt	r4, r3
 8005198:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800519c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80051a0:	f8d9 3008 	ldr.w	r3, [r9, #8]
 80051a4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80051a8:	eb07 060a 	add.w	r6, r7, sl
 80051ac:	429e      	cmp	r6, r3
 80051ae:	bfc8      	it	gt
 80051b0:	3101      	addgt	r1, #1
 80051b2:	f7ff ff08 	bl	8004fc6 <_Balloc>
 80051b6:	f100 0514 	add.w	r5, r0, #20
 80051ba:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80051be:	462b      	mov	r3, r5
 80051c0:	2200      	movs	r2, #0
 80051c2:	4543      	cmp	r3, r8
 80051c4:	d316      	bcc.n	80051f4 <__multiply+0x74>
 80051c6:	f104 0214 	add.w	r2, r4, #20
 80051ca:	f109 0114 	add.w	r1, r9, #20
 80051ce:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 80051d2:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80051d6:	9301      	str	r3, [sp, #4]
 80051d8:	9c01      	ldr	r4, [sp, #4]
 80051da:	4294      	cmp	r4, r2
 80051dc:	4613      	mov	r3, r2
 80051de:	d80c      	bhi.n	80051fa <__multiply+0x7a>
 80051e0:	2e00      	cmp	r6, #0
 80051e2:	dd03      	ble.n	80051ec <__multiply+0x6c>
 80051e4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d054      	beq.n	8005296 <__multiply+0x116>
 80051ec:	6106      	str	r6, [r0, #16]
 80051ee:	b003      	add	sp, #12
 80051f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80051f4:	f843 2b04 	str.w	r2, [r3], #4
 80051f8:	e7e3      	b.n	80051c2 <__multiply+0x42>
 80051fa:	f8b3 a000 	ldrh.w	sl, [r3]
 80051fe:	3204      	adds	r2, #4
 8005200:	f1ba 0f00 	cmp.w	sl, #0
 8005204:	d020      	beq.n	8005248 <__multiply+0xc8>
 8005206:	46ae      	mov	lr, r5
 8005208:	4689      	mov	r9, r1
 800520a:	f04f 0c00 	mov.w	ip, #0
 800520e:	f859 4b04 	ldr.w	r4, [r9], #4
 8005212:	f8be b000 	ldrh.w	fp, [lr]
 8005216:	b2a3      	uxth	r3, r4
 8005218:	fb0a b303 	mla	r3, sl, r3, fp
 800521c:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8005220:	f8de 4000 	ldr.w	r4, [lr]
 8005224:	4463      	add	r3, ip
 8005226:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800522a:	fb0a c40b 	mla	r4, sl, fp, ip
 800522e:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8005232:	b29b      	uxth	r3, r3
 8005234:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005238:	454f      	cmp	r7, r9
 800523a:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800523e:	f84e 3b04 	str.w	r3, [lr], #4
 8005242:	d8e4      	bhi.n	800520e <__multiply+0x8e>
 8005244:	f8ce c000 	str.w	ip, [lr]
 8005248:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 800524c:	f1b9 0f00 	cmp.w	r9, #0
 8005250:	d01f      	beq.n	8005292 <__multiply+0x112>
 8005252:	682b      	ldr	r3, [r5, #0]
 8005254:	46ae      	mov	lr, r5
 8005256:	468c      	mov	ip, r1
 8005258:	f04f 0a00 	mov.w	sl, #0
 800525c:	f8bc 4000 	ldrh.w	r4, [ip]
 8005260:	f8be b002 	ldrh.w	fp, [lr, #2]
 8005264:	fb09 b404 	mla	r4, r9, r4, fp
 8005268:	44a2      	add	sl, r4
 800526a:	b29b      	uxth	r3, r3
 800526c:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8005270:	f84e 3b04 	str.w	r3, [lr], #4
 8005274:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005278:	f8be 4000 	ldrh.w	r4, [lr]
 800527c:	0c1b      	lsrs	r3, r3, #16
 800527e:	fb09 4303 	mla	r3, r9, r3, r4
 8005282:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8005286:	4567      	cmp	r7, ip
 8005288:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800528c:	d8e6      	bhi.n	800525c <__multiply+0xdc>
 800528e:	f8ce 3000 	str.w	r3, [lr]
 8005292:	3504      	adds	r5, #4
 8005294:	e7a0      	b.n	80051d8 <__multiply+0x58>
 8005296:	3e01      	subs	r6, #1
 8005298:	e7a2      	b.n	80051e0 <__multiply+0x60>
	...

0800529c <__pow5mult>:
 800529c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80052a0:	4615      	mov	r5, r2
 80052a2:	f012 0203 	ands.w	r2, r2, #3
 80052a6:	4606      	mov	r6, r0
 80052a8:	460f      	mov	r7, r1
 80052aa:	d007      	beq.n	80052bc <__pow5mult+0x20>
 80052ac:	3a01      	subs	r2, #1
 80052ae:	4c21      	ldr	r4, [pc, #132]	; (8005334 <__pow5mult+0x98>)
 80052b0:	2300      	movs	r3, #0
 80052b2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80052b6:	f7ff fed1 	bl	800505c <__multadd>
 80052ba:	4607      	mov	r7, r0
 80052bc:	10ad      	asrs	r5, r5, #2
 80052be:	d035      	beq.n	800532c <__pow5mult+0x90>
 80052c0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80052c2:	b93c      	cbnz	r4, 80052d4 <__pow5mult+0x38>
 80052c4:	2010      	movs	r0, #16
 80052c6:	f7ff fe6b 	bl	8004fa0 <malloc>
 80052ca:	6270      	str	r0, [r6, #36]	; 0x24
 80052cc:	6044      	str	r4, [r0, #4]
 80052ce:	6084      	str	r4, [r0, #8]
 80052d0:	6004      	str	r4, [r0, #0]
 80052d2:	60c4      	str	r4, [r0, #12]
 80052d4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80052d8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80052dc:	b94c      	cbnz	r4, 80052f2 <__pow5mult+0x56>
 80052de:	f240 2171 	movw	r1, #625	; 0x271
 80052e2:	4630      	mov	r0, r6
 80052e4:	f7ff ff43 	bl	800516e <__i2b>
 80052e8:	2300      	movs	r3, #0
 80052ea:	f8c8 0008 	str.w	r0, [r8, #8]
 80052ee:	4604      	mov	r4, r0
 80052f0:	6003      	str	r3, [r0, #0]
 80052f2:	f04f 0800 	mov.w	r8, #0
 80052f6:	07eb      	lsls	r3, r5, #31
 80052f8:	d50a      	bpl.n	8005310 <__pow5mult+0x74>
 80052fa:	4639      	mov	r1, r7
 80052fc:	4622      	mov	r2, r4
 80052fe:	4630      	mov	r0, r6
 8005300:	f7ff ff3e 	bl	8005180 <__multiply>
 8005304:	4639      	mov	r1, r7
 8005306:	4681      	mov	r9, r0
 8005308:	4630      	mov	r0, r6
 800530a:	f7ff fe90 	bl	800502e <_Bfree>
 800530e:	464f      	mov	r7, r9
 8005310:	106d      	asrs	r5, r5, #1
 8005312:	d00b      	beq.n	800532c <__pow5mult+0x90>
 8005314:	6820      	ldr	r0, [r4, #0]
 8005316:	b938      	cbnz	r0, 8005328 <__pow5mult+0x8c>
 8005318:	4622      	mov	r2, r4
 800531a:	4621      	mov	r1, r4
 800531c:	4630      	mov	r0, r6
 800531e:	f7ff ff2f 	bl	8005180 <__multiply>
 8005322:	6020      	str	r0, [r4, #0]
 8005324:	f8c0 8000 	str.w	r8, [r0]
 8005328:	4604      	mov	r4, r0
 800532a:	e7e4      	b.n	80052f6 <__pow5mult+0x5a>
 800532c:	4638      	mov	r0, r7
 800532e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005332:	bf00      	nop
 8005334:	08015c28 	.word	0x08015c28

08005338 <__lshift>:
 8005338:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800533c:	460c      	mov	r4, r1
 800533e:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005342:	6923      	ldr	r3, [r4, #16]
 8005344:	6849      	ldr	r1, [r1, #4]
 8005346:	eb0a 0903 	add.w	r9, sl, r3
 800534a:	68a3      	ldr	r3, [r4, #8]
 800534c:	4607      	mov	r7, r0
 800534e:	4616      	mov	r6, r2
 8005350:	f109 0501 	add.w	r5, r9, #1
 8005354:	42ab      	cmp	r3, r5
 8005356:	db31      	blt.n	80053bc <__lshift+0x84>
 8005358:	4638      	mov	r0, r7
 800535a:	f7ff fe34 	bl	8004fc6 <_Balloc>
 800535e:	2200      	movs	r2, #0
 8005360:	4680      	mov	r8, r0
 8005362:	f100 0314 	add.w	r3, r0, #20
 8005366:	4611      	mov	r1, r2
 8005368:	4552      	cmp	r2, sl
 800536a:	db2a      	blt.n	80053c2 <__lshift+0x8a>
 800536c:	6920      	ldr	r0, [r4, #16]
 800536e:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005372:	f104 0114 	add.w	r1, r4, #20
 8005376:	f016 021f 	ands.w	r2, r6, #31
 800537a:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800537e:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8005382:	d022      	beq.n	80053ca <__lshift+0x92>
 8005384:	f1c2 0c20 	rsb	ip, r2, #32
 8005388:	2000      	movs	r0, #0
 800538a:	680e      	ldr	r6, [r1, #0]
 800538c:	4096      	lsls	r6, r2
 800538e:	4330      	orrs	r0, r6
 8005390:	f843 0b04 	str.w	r0, [r3], #4
 8005394:	f851 0b04 	ldr.w	r0, [r1], #4
 8005398:	458e      	cmp	lr, r1
 800539a:	fa20 f00c 	lsr.w	r0, r0, ip
 800539e:	d8f4      	bhi.n	800538a <__lshift+0x52>
 80053a0:	6018      	str	r0, [r3, #0]
 80053a2:	b108      	cbz	r0, 80053a8 <__lshift+0x70>
 80053a4:	f109 0502 	add.w	r5, r9, #2
 80053a8:	3d01      	subs	r5, #1
 80053aa:	4638      	mov	r0, r7
 80053ac:	f8c8 5010 	str.w	r5, [r8, #16]
 80053b0:	4621      	mov	r1, r4
 80053b2:	f7ff fe3c 	bl	800502e <_Bfree>
 80053b6:	4640      	mov	r0, r8
 80053b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80053bc:	3101      	adds	r1, #1
 80053be:	005b      	lsls	r3, r3, #1
 80053c0:	e7c8      	b.n	8005354 <__lshift+0x1c>
 80053c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80053c6:	3201      	adds	r2, #1
 80053c8:	e7ce      	b.n	8005368 <__lshift+0x30>
 80053ca:	3b04      	subs	r3, #4
 80053cc:	f851 2b04 	ldr.w	r2, [r1], #4
 80053d0:	f843 2f04 	str.w	r2, [r3, #4]!
 80053d4:	458e      	cmp	lr, r1
 80053d6:	d8f9      	bhi.n	80053cc <__lshift+0x94>
 80053d8:	e7e6      	b.n	80053a8 <__lshift+0x70>

080053da <__mcmp>:
 80053da:	6903      	ldr	r3, [r0, #16]
 80053dc:	690a      	ldr	r2, [r1, #16]
 80053de:	1a9b      	subs	r3, r3, r2
 80053e0:	b530      	push	{r4, r5, lr}
 80053e2:	d10c      	bne.n	80053fe <__mcmp+0x24>
 80053e4:	0092      	lsls	r2, r2, #2
 80053e6:	3014      	adds	r0, #20
 80053e8:	3114      	adds	r1, #20
 80053ea:	1884      	adds	r4, r0, r2
 80053ec:	4411      	add	r1, r2
 80053ee:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80053f2:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80053f6:	4295      	cmp	r5, r2
 80053f8:	d003      	beq.n	8005402 <__mcmp+0x28>
 80053fa:	d305      	bcc.n	8005408 <__mcmp+0x2e>
 80053fc:	2301      	movs	r3, #1
 80053fe:	4618      	mov	r0, r3
 8005400:	bd30      	pop	{r4, r5, pc}
 8005402:	42a0      	cmp	r0, r4
 8005404:	d3f3      	bcc.n	80053ee <__mcmp+0x14>
 8005406:	e7fa      	b.n	80053fe <__mcmp+0x24>
 8005408:	f04f 33ff 	mov.w	r3, #4294967295
 800540c:	e7f7      	b.n	80053fe <__mcmp+0x24>

0800540e <__mdiff>:
 800540e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005412:	460d      	mov	r5, r1
 8005414:	4607      	mov	r7, r0
 8005416:	4611      	mov	r1, r2
 8005418:	4628      	mov	r0, r5
 800541a:	4614      	mov	r4, r2
 800541c:	f7ff ffdd 	bl	80053da <__mcmp>
 8005420:	1e06      	subs	r6, r0, #0
 8005422:	d108      	bne.n	8005436 <__mdiff+0x28>
 8005424:	4631      	mov	r1, r6
 8005426:	4638      	mov	r0, r7
 8005428:	f7ff fdcd 	bl	8004fc6 <_Balloc>
 800542c:	2301      	movs	r3, #1
 800542e:	6103      	str	r3, [r0, #16]
 8005430:	6146      	str	r6, [r0, #20]
 8005432:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005436:	bfa4      	itt	ge
 8005438:	4623      	movge	r3, r4
 800543a:	462c      	movge	r4, r5
 800543c:	4638      	mov	r0, r7
 800543e:	6861      	ldr	r1, [r4, #4]
 8005440:	bfa6      	itte	ge
 8005442:	461d      	movge	r5, r3
 8005444:	2600      	movge	r6, #0
 8005446:	2601      	movlt	r6, #1
 8005448:	f7ff fdbd 	bl	8004fc6 <_Balloc>
 800544c:	692b      	ldr	r3, [r5, #16]
 800544e:	60c6      	str	r6, [r0, #12]
 8005450:	6926      	ldr	r6, [r4, #16]
 8005452:	f105 0914 	add.w	r9, r5, #20
 8005456:	f104 0214 	add.w	r2, r4, #20
 800545a:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800545e:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8005462:	f100 0514 	add.w	r5, r0, #20
 8005466:	f04f 0c00 	mov.w	ip, #0
 800546a:	f852 ab04 	ldr.w	sl, [r2], #4
 800546e:	f859 4b04 	ldr.w	r4, [r9], #4
 8005472:	fa1c f18a 	uxtah	r1, ip, sl
 8005476:	b2a3      	uxth	r3, r4
 8005478:	1ac9      	subs	r1, r1, r3
 800547a:	0c23      	lsrs	r3, r4, #16
 800547c:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8005480:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8005484:	b289      	uxth	r1, r1
 8005486:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800548a:	45c8      	cmp	r8, r9
 800548c:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8005490:	4696      	mov	lr, r2
 8005492:	f845 3b04 	str.w	r3, [r5], #4
 8005496:	d8e8      	bhi.n	800546a <__mdiff+0x5c>
 8005498:	45be      	cmp	lr, r7
 800549a:	d305      	bcc.n	80054a8 <__mdiff+0x9a>
 800549c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80054a0:	b18b      	cbz	r3, 80054c6 <__mdiff+0xb8>
 80054a2:	6106      	str	r6, [r0, #16]
 80054a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054a8:	f85e 1b04 	ldr.w	r1, [lr], #4
 80054ac:	fa1c f381 	uxtah	r3, ip, r1
 80054b0:	141a      	asrs	r2, r3, #16
 80054b2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80054b6:	b29b      	uxth	r3, r3
 80054b8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80054bc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80054c0:	f845 3b04 	str.w	r3, [r5], #4
 80054c4:	e7e8      	b.n	8005498 <__mdiff+0x8a>
 80054c6:	3e01      	subs	r6, #1
 80054c8:	e7e8      	b.n	800549c <__mdiff+0x8e>

080054ca <__d2b>:
 80054ca:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80054ce:	460e      	mov	r6, r1
 80054d0:	2101      	movs	r1, #1
 80054d2:	ec59 8b10 	vmov	r8, r9, d0
 80054d6:	4615      	mov	r5, r2
 80054d8:	f7ff fd75 	bl	8004fc6 <_Balloc>
 80054dc:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80054e0:	4607      	mov	r7, r0
 80054e2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80054e6:	bb34      	cbnz	r4, 8005536 <__d2b+0x6c>
 80054e8:	9301      	str	r3, [sp, #4]
 80054ea:	f1b8 0f00 	cmp.w	r8, #0
 80054ee:	d027      	beq.n	8005540 <__d2b+0x76>
 80054f0:	a802      	add	r0, sp, #8
 80054f2:	f840 8d08 	str.w	r8, [r0, #-8]!
 80054f6:	f7ff fe0b 	bl	8005110 <__lo0bits>
 80054fa:	9900      	ldr	r1, [sp, #0]
 80054fc:	b1f0      	cbz	r0, 800553c <__d2b+0x72>
 80054fe:	9a01      	ldr	r2, [sp, #4]
 8005500:	f1c0 0320 	rsb	r3, r0, #32
 8005504:	fa02 f303 	lsl.w	r3, r2, r3
 8005508:	430b      	orrs	r3, r1
 800550a:	40c2      	lsrs	r2, r0
 800550c:	617b      	str	r3, [r7, #20]
 800550e:	9201      	str	r2, [sp, #4]
 8005510:	9b01      	ldr	r3, [sp, #4]
 8005512:	61bb      	str	r3, [r7, #24]
 8005514:	2b00      	cmp	r3, #0
 8005516:	bf14      	ite	ne
 8005518:	2102      	movne	r1, #2
 800551a:	2101      	moveq	r1, #1
 800551c:	6139      	str	r1, [r7, #16]
 800551e:	b1c4      	cbz	r4, 8005552 <__d2b+0x88>
 8005520:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8005524:	4404      	add	r4, r0
 8005526:	6034      	str	r4, [r6, #0]
 8005528:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800552c:	6028      	str	r0, [r5, #0]
 800552e:	4638      	mov	r0, r7
 8005530:	b003      	add	sp, #12
 8005532:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005536:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800553a:	e7d5      	b.n	80054e8 <__d2b+0x1e>
 800553c:	6179      	str	r1, [r7, #20]
 800553e:	e7e7      	b.n	8005510 <__d2b+0x46>
 8005540:	a801      	add	r0, sp, #4
 8005542:	f7ff fde5 	bl	8005110 <__lo0bits>
 8005546:	9b01      	ldr	r3, [sp, #4]
 8005548:	617b      	str	r3, [r7, #20]
 800554a:	2101      	movs	r1, #1
 800554c:	6139      	str	r1, [r7, #16]
 800554e:	3020      	adds	r0, #32
 8005550:	e7e5      	b.n	800551e <__d2b+0x54>
 8005552:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8005556:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800555a:	6030      	str	r0, [r6, #0]
 800555c:	6918      	ldr	r0, [r3, #16]
 800555e:	f7ff fdb8 	bl	80050d2 <__hi0bits>
 8005562:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8005566:	e7e1      	b.n	800552c <__d2b+0x62>

08005568 <_calloc_r>:
 8005568:	b538      	push	{r3, r4, r5, lr}
 800556a:	fb02 f401 	mul.w	r4, r2, r1
 800556e:	4621      	mov	r1, r4
 8005570:	f000 f856 	bl	8005620 <_malloc_r>
 8005574:	4605      	mov	r5, r0
 8005576:	b118      	cbz	r0, 8005580 <_calloc_r+0x18>
 8005578:	4622      	mov	r2, r4
 800557a:	2100      	movs	r1, #0
 800557c:	f000 fa3a 	bl	80059f4 <memset>
 8005580:	4628      	mov	r0, r5
 8005582:	bd38      	pop	{r3, r4, r5, pc}

08005584 <_free_r>:
 8005584:	b538      	push	{r3, r4, r5, lr}
 8005586:	4605      	mov	r5, r0
 8005588:	2900      	cmp	r1, #0
 800558a:	d045      	beq.n	8005618 <_free_r+0x94>
 800558c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005590:	1f0c      	subs	r4, r1, #4
 8005592:	2b00      	cmp	r3, #0
 8005594:	bfb8      	it	lt
 8005596:	18e4      	addlt	r4, r4, r3
 8005598:	f000 fa34 	bl	8005a04 <__malloc_lock>
 800559c:	4a1f      	ldr	r2, [pc, #124]	; (800561c <_free_r+0x98>)
 800559e:	6813      	ldr	r3, [r2, #0]
 80055a0:	4610      	mov	r0, r2
 80055a2:	b933      	cbnz	r3, 80055b2 <_free_r+0x2e>
 80055a4:	6063      	str	r3, [r4, #4]
 80055a6:	6014      	str	r4, [r2, #0]
 80055a8:	4628      	mov	r0, r5
 80055aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80055ae:	f000 ba2a 	b.w	8005a06 <__malloc_unlock>
 80055b2:	42a3      	cmp	r3, r4
 80055b4:	d90c      	bls.n	80055d0 <_free_r+0x4c>
 80055b6:	6821      	ldr	r1, [r4, #0]
 80055b8:	1862      	adds	r2, r4, r1
 80055ba:	4293      	cmp	r3, r2
 80055bc:	bf04      	itt	eq
 80055be:	681a      	ldreq	r2, [r3, #0]
 80055c0:	685b      	ldreq	r3, [r3, #4]
 80055c2:	6063      	str	r3, [r4, #4]
 80055c4:	bf04      	itt	eq
 80055c6:	1852      	addeq	r2, r2, r1
 80055c8:	6022      	streq	r2, [r4, #0]
 80055ca:	6004      	str	r4, [r0, #0]
 80055cc:	e7ec      	b.n	80055a8 <_free_r+0x24>
 80055ce:	4613      	mov	r3, r2
 80055d0:	685a      	ldr	r2, [r3, #4]
 80055d2:	b10a      	cbz	r2, 80055d8 <_free_r+0x54>
 80055d4:	42a2      	cmp	r2, r4
 80055d6:	d9fa      	bls.n	80055ce <_free_r+0x4a>
 80055d8:	6819      	ldr	r1, [r3, #0]
 80055da:	1858      	adds	r0, r3, r1
 80055dc:	42a0      	cmp	r0, r4
 80055de:	d10b      	bne.n	80055f8 <_free_r+0x74>
 80055e0:	6820      	ldr	r0, [r4, #0]
 80055e2:	4401      	add	r1, r0
 80055e4:	1858      	adds	r0, r3, r1
 80055e6:	4282      	cmp	r2, r0
 80055e8:	6019      	str	r1, [r3, #0]
 80055ea:	d1dd      	bne.n	80055a8 <_free_r+0x24>
 80055ec:	6810      	ldr	r0, [r2, #0]
 80055ee:	6852      	ldr	r2, [r2, #4]
 80055f0:	605a      	str	r2, [r3, #4]
 80055f2:	4401      	add	r1, r0
 80055f4:	6019      	str	r1, [r3, #0]
 80055f6:	e7d7      	b.n	80055a8 <_free_r+0x24>
 80055f8:	d902      	bls.n	8005600 <_free_r+0x7c>
 80055fa:	230c      	movs	r3, #12
 80055fc:	602b      	str	r3, [r5, #0]
 80055fe:	e7d3      	b.n	80055a8 <_free_r+0x24>
 8005600:	6820      	ldr	r0, [r4, #0]
 8005602:	1821      	adds	r1, r4, r0
 8005604:	428a      	cmp	r2, r1
 8005606:	bf04      	itt	eq
 8005608:	6811      	ldreq	r1, [r2, #0]
 800560a:	6852      	ldreq	r2, [r2, #4]
 800560c:	6062      	str	r2, [r4, #4]
 800560e:	bf04      	itt	eq
 8005610:	1809      	addeq	r1, r1, r0
 8005612:	6021      	streq	r1, [r4, #0]
 8005614:	605c      	str	r4, [r3, #4]
 8005616:	e7c7      	b.n	80055a8 <_free_r+0x24>
 8005618:	bd38      	pop	{r3, r4, r5, pc}
 800561a:	bf00      	nop
 800561c:	200002e0 	.word	0x200002e0

08005620 <_malloc_r>:
 8005620:	b570      	push	{r4, r5, r6, lr}
 8005622:	1ccd      	adds	r5, r1, #3
 8005624:	f025 0503 	bic.w	r5, r5, #3
 8005628:	3508      	adds	r5, #8
 800562a:	2d0c      	cmp	r5, #12
 800562c:	bf38      	it	cc
 800562e:	250c      	movcc	r5, #12
 8005630:	2d00      	cmp	r5, #0
 8005632:	4606      	mov	r6, r0
 8005634:	db01      	blt.n	800563a <_malloc_r+0x1a>
 8005636:	42a9      	cmp	r1, r5
 8005638:	d903      	bls.n	8005642 <_malloc_r+0x22>
 800563a:	230c      	movs	r3, #12
 800563c:	6033      	str	r3, [r6, #0]
 800563e:	2000      	movs	r0, #0
 8005640:	bd70      	pop	{r4, r5, r6, pc}
 8005642:	f000 f9df 	bl	8005a04 <__malloc_lock>
 8005646:	4a23      	ldr	r2, [pc, #140]	; (80056d4 <_malloc_r+0xb4>)
 8005648:	6814      	ldr	r4, [r2, #0]
 800564a:	4621      	mov	r1, r4
 800564c:	b991      	cbnz	r1, 8005674 <_malloc_r+0x54>
 800564e:	4c22      	ldr	r4, [pc, #136]	; (80056d8 <_malloc_r+0xb8>)
 8005650:	6823      	ldr	r3, [r4, #0]
 8005652:	b91b      	cbnz	r3, 800565c <_malloc_r+0x3c>
 8005654:	4630      	mov	r0, r6
 8005656:	f000 f991 	bl	800597c <_sbrk_r>
 800565a:	6020      	str	r0, [r4, #0]
 800565c:	4629      	mov	r1, r5
 800565e:	4630      	mov	r0, r6
 8005660:	f000 f98c 	bl	800597c <_sbrk_r>
 8005664:	1c43      	adds	r3, r0, #1
 8005666:	d126      	bne.n	80056b6 <_malloc_r+0x96>
 8005668:	230c      	movs	r3, #12
 800566a:	6033      	str	r3, [r6, #0]
 800566c:	4630      	mov	r0, r6
 800566e:	f000 f9ca 	bl	8005a06 <__malloc_unlock>
 8005672:	e7e4      	b.n	800563e <_malloc_r+0x1e>
 8005674:	680b      	ldr	r3, [r1, #0]
 8005676:	1b5b      	subs	r3, r3, r5
 8005678:	d41a      	bmi.n	80056b0 <_malloc_r+0x90>
 800567a:	2b0b      	cmp	r3, #11
 800567c:	d90f      	bls.n	800569e <_malloc_r+0x7e>
 800567e:	600b      	str	r3, [r1, #0]
 8005680:	50cd      	str	r5, [r1, r3]
 8005682:	18cc      	adds	r4, r1, r3
 8005684:	4630      	mov	r0, r6
 8005686:	f000 f9be 	bl	8005a06 <__malloc_unlock>
 800568a:	f104 000b 	add.w	r0, r4, #11
 800568e:	1d23      	adds	r3, r4, #4
 8005690:	f020 0007 	bic.w	r0, r0, #7
 8005694:	1ac3      	subs	r3, r0, r3
 8005696:	d01b      	beq.n	80056d0 <_malloc_r+0xb0>
 8005698:	425a      	negs	r2, r3
 800569a:	50e2      	str	r2, [r4, r3]
 800569c:	bd70      	pop	{r4, r5, r6, pc}
 800569e:	428c      	cmp	r4, r1
 80056a0:	bf0d      	iteet	eq
 80056a2:	6863      	ldreq	r3, [r4, #4]
 80056a4:	684b      	ldrne	r3, [r1, #4]
 80056a6:	6063      	strne	r3, [r4, #4]
 80056a8:	6013      	streq	r3, [r2, #0]
 80056aa:	bf18      	it	ne
 80056ac:	460c      	movne	r4, r1
 80056ae:	e7e9      	b.n	8005684 <_malloc_r+0x64>
 80056b0:	460c      	mov	r4, r1
 80056b2:	6849      	ldr	r1, [r1, #4]
 80056b4:	e7ca      	b.n	800564c <_malloc_r+0x2c>
 80056b6:	1cc4      	adds	r4, r0, #3
 80056b8:	f024 0403 	bic.w	r4, r4, #3
 80056bc:	42a0      	cmp	r0, r4
 80056be:	d005      	beq.n	80056cc <_malloc_r+0xac>
 80056c0:	1a21      	subs	r1, r4, r0
 80056c2:	4630      	mov	r0, r6
 80056c4:	f000 f95a 	bl	800597c <_sbrk_r>
 80056c8:	3001      	adds	r0, #1
 80056ca:	d0cd      	beq.n	8005668 <_malloc_r+0x48>
 80056cc:	6025      	str	r5, [r4, #0]
 80056ce:	e7d9      	b.n	8005684 <_malloc_r+0x64>
 80056d0:	bd70      	pop	{r4, r5, r6, pc}
 80056d2:	bf00      	nop
 80056d4:	200002e0 	.word	0x200002e0
 80056d8:	200002e4 	.word	0x200002e4

080056dc <__ssputs_r>:
 80056dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80056e0:	688e      	ldr	r6, [r1, #8]
 80056e2:	429e      	cmp	r6, r3
 80056e4:	4682      	mov	sl, r0
 80056e6:	460c      	mov	r4, r1
 80056e8:	4691      	mov	r9, r2
 80056ea:	4698      	mov	r8, r3
 80056ec:	d835      	bhi.n	800575a <__ssputs_r+0x7e>
 80056ee:	898a      	ldrh	r2, [r1, #12]
 80056f0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80056f4:	d031      	beq.n	800575a <__ssputs_r+0x7e>
 80056f6:	6825      	ldr	r5, [r4, #0]
 80056f8:	6909      	ldr	r1, [r1, #16]
 80056fa:	1a6f      	subs	r7, r5, r1
 80056fc:	6965      	ldr	r5, [r4, #20]
 80056fe:	2302      	movs	r3, #2
 8005700:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005704:	fb95 f5f3 	sdiv	r5, r5, r3
 8005708:	f108 0301 	add.w	r3, r8, #1
 800570c:	443b      	add	r3, r7
 800570e:	429d      	cmp	r5, r3
 8005710:	bf38      	it	cc
 8005712:	461d      	movcc	r5, r3
 8005714:	0553      	lsls	r3, r2, #21
 8005716:	d531      	bpl.n	800577c <__ssputs_r+0xa0>
 8005718:	4629      	mov	r1, r5
 800571a:	f7ff ff81 	bl	8005620 <_malloc_r>
 800571e:	4606      	mov	r6, r0
 8005720:	b950      	cbnz	r0, 8005738 <__ssputs_r+0x5c>
 8005722:	230c      	movs	r3, #12
 8005724:	f8ca 3000 	str.w	r3, [sl]
 8005728:	89a3      	ldrh	r3, [r4, #12]
 800572a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800572e:	81a3      	strh	r3, [r4, #12]
 8005730:	f04f 30ff 	mov.w	r0, #4294967295
 8005734:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005738:	463a      	mov	r2, r7
 800573a:	6921      	ldr	r1, [r4, #16]
 800573c:	f7ff fc38 	bl	8004fb0 <memcpy>
 8005740:	89a3      	ldrh	r3, [r4, #12]
 8005742:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8005746:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800574a:	81a3      	strh	r3, [r4, #12]
 800574c:	6126      	str	r6, [r4, #16]
 800574e:	6165      	str	r5, [r4, #20]
 8005750:	443e      	add	r6, r7
 8005752:	1bed      	subs	r5, r5, r7
 8005754:	6026      	str	r6, [r4, #0]
 8005756:	60a5      	str	r5, [r4, #8]
 8005758:	4646      	mov	r6, r8
 800575a:	4546      	cmp	r6, r8
 800575c:	bf28      	it	cs
 800575e:	4646      	movcs	r6, r8
 8005760:	4632      	mov	r2, r6
 8005762:	4649      	mov	r1, r9
 8005764:	6820      	ldr	r0, [r4, #0]
 8005766:	f000 f92b 	bl	80059c0 <memmove>
 800576a:	68a3      	ldr	r3, [r4, #8]
 800576c:	1b9b      	subs	r3, r3, r6
 800576e:	60a3      	str	r3, [r4, #8]
 8005770:	6823      	ldr	r3, [r4, #0]
 8005772:	441e      	add	r6, r3
 8005774:	6026      	str	r6, [r4, #0]
 8005776:	2000      	movs	r0, #0
 8005778:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800577c:	462a      	mov	r2, r5
 800577e:	f000 f943 	bl	8005a08 <_realloc_r>
 8005782:	4606      	mov	r6, r0
 8005784:	2800      	cmp	r0, #0
 8005786:	d1e1      	bne.n	800574c <__ssputs_r+0x70>
 8005788:	6921      	ldr	r1, [r4, #16]
 800578a:	4650      	mov	r0, sl
 800578c:	f7ff fefa 	bl	8005584 <_free_r>
 8005790:	e7c7      	b.n	8005722 <__ssputs_r+0x46>
	...

08005794 <_svfiprintf_r>:
 8005794:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005798:	b09d      	sub	sp, #116	; 0x74
 800579a:	4680      	mov	r8, r0
 800579c:	9303      	str	r3, [sp, #12]
 800579e:	898b      	ldrh	r3, [r1, #12]
 80057a0:	061c      	lsls	r4, r3, #24
 80057a2:	460d      	mov	r5, r1
 80057a4:	4616      	mov	r6, r2
 80057a6:	d50f      	bpl.n	80057c8 <_svfiprintf_r+0x34>
 80057a8:	690b      	ldr	r3, [r1, #16]
 80057aa:	b96b      	cbnz	r3, 80057c8 <_svfiprintf_r+0x34>
 80057ac:	2140      	movs	r1, #64	; 0x40
 80057ae:	f7ff ff37 	bl	8005620 <_malloc_r>
 80057b2:	6028      	str	r0, [r5, #0]
 80057b4:	6128      	str	r0, [r5, #16]
 80057b6:	b928      	cbnz	r0, 80057c4 <_svfiprintf_r+0x30>
 80057b8:	230c      	movs	r3, #12
 80057ba:	f8c8 3000 	str.w	r3, [r8]
 80057be:	f04f 30ff 	mov.w	r0, #4294967295
 80057c2:	e0c5      	b.n	8005950 <_svfiprintf_r+0x1bc>
 80057c4:	2340      	movs	r3, #64	; 0x40
 80057c6:	616b      	str	r3, [r5, #20]
 80057c8:	2300      	movs	r3, #0
 80057ca:	9309      	str	r3, [sp, #36]	; 0x24
 80057cc:	2320      	movs	r3, #32
 80057ce:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80057d2:	2330      	movs	r3, #48	; 0x30
 80057d4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80057d8:	f04f 0b01 	mov.w	fp, #1
 80057dc:	4637      	mov	r7, r6
 80057de:	463c      	mov	r4, r7
 80057e0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d13c      	bne.n	8005862 <_svfiprintf_r+0xce>
 80057e8:	ebb7 0a06 	subs.w	sl, r7, r6
 80057ec:	d00b      	beq.n	8005806 <_svfiprintf_r+0x72>
 80057ee:	4653      	mov	r3, sl
 80057f0:	4632      	mov	r2, r6
 80057f2:	4629      	mov	r1, r5
 80057f4:	4640      	mov	r0, r8
 80057f6:	f7ff ff71 	bl	80056dc <__ssputs_r>
 80057fa:	3001      	adds	r0, #1
 80057fc:	f000 80a3 	beq.w	8005946 <_svfiprintf_r+0x1b2>
 8005800:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005802:	4453      	add	r3, sl
 8005804:	9309      	str	r3, [sp, #36]	; 0x24
 8005806:	783b      	ldrb	r3, [r7, #0]
 8005808:	2b00      	cmp	r3, #0
 800580a:	f000 809c 	beq.w	8005946 <_svfiprintf_r+0x1b2>
 800580e:	2300      	movs	r3, #0
 8005810:	f04f 32ff 	mov.w	r2, #4294967295
 8005814:	9304      	str	r3, [sp, #16]
 8005816:	9307      	str	r3, [sp, #28]
 8005818:	9205      	str	r2, [sp, #20]
 800581a:	9306      	str	r3, [sp, #24]
 800581c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005820:	931a      	str	r3, [sp, #104]	; 0x68
 8005822:	2205      	movs	r2, #5
 8005824:	7821      	ldrb	r1, [r4, #0]
 8005826:	4850      	ldr	r0, [pc, #320]	; (8005968 <_svfiprintf_r+0x1d4>)
 8005828:	f7fa fce2 	bl	80001f0 <memchr>
 800582c:	1c67      	adds	r7, r4, #1
 800582e:	9b04      	ldr	r3, [sp, #16]
 8005830:	b9d8      	cbnz	r0, 800586a <_svfiprintf_r+0xd6>
 8005832:	06d9      	lsls	r1, r3, #27
 8005834:	bf44      	itt	mi
 8005836:	2220      	movmi	r2, #32
 8005838:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800583c:	071a      	lsls	r2, r3, #28
 800583e:	bf44      	itt	mi
 8005840:	222b      	movmi	r2, #43	; 0x2b
 8005842:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8005846:	7822      	ldrb	r2, [r4, #0]
 8005848:	2a2a      	cmp	r2, #42	; 0x2a
 800584a:	d016      	beq.n	800587a <_svfiprintf_r+0xe6>
 800584c:	9a07      	ldr	r2, [sp, #28]
 800584e:	2100      	movs	r1, #0
 8005850:	200a      	movs	r0, #10
 8005852:	4627      	mov	r7, r4
 8005854:	3401      	adds	r4, #1
 8005856:	783b      	ldrb	r3, [r7, #0]
 8005858:	3b30      	subs	r3, #48	; 0x30
 800585a:	2b09      	cmp	r3, #9
 800585c:	d951      	bls.n	8005902 <_svfiprintf_r+0x16e>
 800585e:	b1c9      	cbz	r1, 8005894 <_svfiprintf_r+0x100>
 8005860:	e011      	b.n	8005886 <_svfiprintf_r+0xf2>
 8005862:	2b25      	cmp	r3, #37	; 0x25
 8005864:	d0c0      	beq.n	80057e8 <_svfiprintf_r+0x54>
 8005866:	4627      	mov	r7, r4
 8005868:	e7b9      	b.n	80057de <_svfiprintf_r+0x4a>
 800586a:	4a3f      	ldr	r2, [pc, #252]	; (8005968 <_svfiprintf_r+0x1d4>)
 800586c:	1a80      	subs	r0, r0, r2
 800586e:	fa0b f000 	lsl.w	r0, fp, r0
 8005872:	4318      	orrs	r0, r3
 8005874:	9004      	str	r0, [sp, #16]
 8005876:	463c      	mov	r4, r7
 8005878:	e7d3      	b.n	8005822 <_svfiprintf_r+0x8e>
 800587a:	9a03      	ldr	r2, [sp, #12]
 800587c:	1d11      	adds	r1, r2, #4
 800587e:	6812      	ldr	r2, [r2, #0]
 8005880:	9103      	str	r1, [sp, #12]
 8005882:	2a00      	cmp	r2, #0
 8005884:	db01      	blt.n	800588a <_svfiprintf_r+0xf6>
 8005886:	9207      	str	r2, [sp, #28]
 8005888:	e004      	b.n	8005894 <_svfiprintf_r+0x100>
 800588a:	4252      	negs	r2, r2
 800588c:	f043 0302 	orr.w	r3, r3, #2
 8005890:	9207      	str	r2, [sp, #28]
 8005892:	9304      	str	r3, [sp, #16]
 8005894:	783b      	ldrb	r3, [r7, #0]
 8005896:	2b2e      	cmp	r3, #46	; 0x2e
 8005898:	d10e      	bne.n	80058b8 <_svfiprintf_r+0x124>
 800589a:	787b      	ldrb	r3, [r7, #1]
 800589c:	2b2a      	cmp	r3, #42	; 0x2a
 800589e:	f107 0101 	add.w	r1, r7, #1
 80058a2:	d132      	bne.n	800590a <_svfiprintf_r+0x176>
 80058a4:	9b03      	ldr	r3, [sp, #12]
 80058a6:	1d1a      	adds	r2, r3, #4
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	9203      	str	r2, [sp, #12]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	bfb8      	it	lt
 80058b0:	f04f 33ff 	movlt.w	r3, #4294967295
 80058b4:	3702      	adds	r7, #2
 80058b6:	9305      	str	r3, [sp, #20]
 80058b8:	4c2c      	ldr	r4, [pc, #176]	; (800596c <_svfiprintf_r+0x1d8>)
 80058ba:	7839      	ldrb	r1, [r7, #0]
 80058bc:	2203      	movs	r2, #3
 80058be:	4620      	mov	r0, r4
 80058c0:	f7fa fc96 	bl	80001f0 <memchr>
 80058c4:	b138      	cbz	r0, 80058d6 <_svfiprintf_r+0x142>
 80058c6:	2340      	movs	r3, #64	; 0x40
 80058c8:	1b00      	subs	r0, r0, r4
 80058ca:	fa03 f000 	lsl.w	r0, r3, r0
 80058ce:	9b04      	ldr	r3, [sp, #16]
 80058d0:	4303      	orrs	r3, r0
 80058d2:	9304      	str	r3, [sp, #16]
 80058d4:	3701      	adds	r7, #1
 80058d6:	7839      	ldrb	r1, [r7, #0]
 80058d8:	4825      	ldr	r0, [pc, #148]	; (8005970 <_svfiprintf_r+0x1dc>)
 80058da:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80058de:	2206      	movs	r2, #6
 80058e0:	1c7e      	adds	r6, r7, #1
 80058e2:	f7fa fc85 	bl	80001f0 <memchr>
 80058e6:	2800      	cmp	r0, #0
 80058e8:	d035      	beq.n	8005956 <_svfiprintf_r+0x1c2>
 80058ea:	4b22      	ldr	r3, [pc, #136]	; (8005974 <_svfiprintf_r+0x1e0>)
 80058ec:	b9fb      	cbnz	r3, 800592e <_svfiprintf_r+0x19a>
 80058ee:	9b03      	ldr	r3, [sp, #12]
 80058f0:	3307      	adds	r3, #7
 80058f2:	f023 0307 	bic.w	r3, r3, #7
 80058f6:	3308      	adds	r3, #8
 80058f8:	9303      	str	r3, [sp, #12]
 80058fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058fc:	444b      	add	r3, r9
 80058fe:	9309      	str	r3, [sp, #36]	; 0x24
 8005900:	e76c      	b.n	80057dc <_svfiprintf_r+0x48>
 8005902:	fb00 3202 	mla	r2, r0, r2, r3
 8005906:	2101      	movs	r1, #1
 8005908:	e7a3      	b.n	8005852 <_svfiprintf_r+0xbe>
 800590a:	2300      	movs	r3, #0
 800590c:	9305      	str	r3, [sp, #20]
 800590e:	4618      	mov	r0, r3
 8005910:	240a      	movs	r4, #10
 8005912:	460f      	mov	r7, r1
 8005914:	3101      	adds	r1, #1
 8005916:	783a      	ldrb	r2, [r7, #0]
 8005918:	3a30      	subs	r2, #48	; 0x30
 800591a:	2a09      	cmp	r2, #9
 800591c:	d903      	bls.n	8005926 <_svfiprintf_r+0x192>
 800591e:	2b00      	cmp	r3, #0
 8005920:	d0ca      	beq.n	80058b8 <_svfiprintf_r+0x124>
 8005922:	9005      	str	r0, [sp, #20]
 8005924:	e7c8      	b.n	80058b8 <_svfiprintf_r+0x124>
 8005926:	fb04 2000 	mla	r0, r4, r0, r2
 800592a:	2301      	movs	r3, #1
 800592c:	e7f1      	b.n	8005912 <_svfiprintf_r+0x17e>
 800592e:	ab03      	add	r3, sp, #12
 8005930:	9300      	str	r3, [sp, #0]
 8005932:	462a      	mov	r2, r5
 8005934:	4b10      	ldr	r3, [pc, #64]	; (8005978 <_svfiprintf_r+0x1e4>)
 8005936:	a904      	add	r1, sp, #16
 8005938:	4640      	mov	r0, r8
 800593a:	f7fe f8c5 	bl	8003ac8 <_printf_float>
 800593e:	f1b0 3fff 	cmp.w	r0, #4294967295
 8005942:	4681      	mov	r9, r0
 8005944:	d1d9      	bne.n	80058fa <_svfiprintf_r+0x166>
 8005946:	89ab      	ldrh	r3, [r5, #12]
 8005948:	065b      	lsls	r3, r3, #25
 800594a:	f53f af38 	bmi.w	80057be <_svfiprintf_r+0x2a>
 800594e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005950:	b01d      	add	sp, #116	; 0x74
 8005952:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005956:	ab03      	add	r3, sp, #12
 8005958:	9300      	str	r3, [sp, #0]
 800595a:	462a      	mov	r2, r5
 800595c:	4b06      	ldr	r3, [pc, #24]	; (8005978 <_svfiprintf_r+0x1e4>)
 800595e:	a904      	add	r1, sp, #16
 8005960:	4640      	mov	r0, r8
 8005962:	f7fe fb67 	bl	8004034 <_printf_i>
 8005966:	e7ea      	b.n	800593e <_svfiprintf_r+0x1aa>
 8005968:	08015c34 	.word	0x08015c34
 800596c:	08015c3a 	.word	0x08015c3a
 8005970:	08015c3e 	.word	0x08015c3e
 8005974:	08003ac9 	.word	0x08003ac9
 8005978:	080056dd 	.word	0x080056dd

0800597c <_sbrk_r>:
 800597c:	b538      	push	{r3, r4, r5, lr}
 800597e:	4c06      	ldr	r4, [pc, #24]	; (8005998 <_sbrk_r+0x1c>)
 8005980:	2300      	movs	r3, #0
 8005982:	4605      	mov	r5, r0
 8005984:	4608      	mov	r0, r1
 8005986:	6023      	str	r3, [r4, #0]
 8005988:	f001 fe9c 	bl	80076c4 <_sbrk>
 800598c:	1c43      	adds	r3, r0, #1
 800598e:	d102      	bne.n	8005996 <_sbrk_r+0x1a>
 8005990:	6823      	ldr	r3, [r4, #0]
 8005992:	b103      	cbz	r3, 8005996 <_sbrk_r+0x1a>
 8005994:	602b      	str	r3, [r5, #0]
 8005996:	bd38      	pop	{r3, r4, r5, pc}
 8005998:	20000468 	.word	0x20000468

0800599c <__ascii_mbtowc>:
 800599c:	b082      	sub	sp, #8
 800599e:	b901      	cbnz	r1, 80059a2 <__ascii_mbtowc+0x6>
 80059a0:	a901      	add	r1, sp, #4
 80059a2:	b142      	cbz	r2, 80059b6 <__ascii_mbtowc+0x1a>
 80059a4:	b14b      	cbz	r3, 80059ba <__ascii_mbtowc+0x1e>
 80059a6:	7813      	ldrb	r3, [r2, #0]
 80059a8:	600b      	str	r3, [r1, #0]
 80059aa:	7812      	ldrb	r2, [r2, #0]
 80059ac:	1c10      	adds	r0, r2, #0
 80059ae:	bf18      	it	ne
 80059b0:	2001      	movne	r0, #1
 80059b2:	b002      	add	sp, #8
 80059b4:	4770      	bx	lr
 80059b6:	4610      	mov	r0, r2
 80059b8:	e7fb      	b.n	80059b2 <__ascii_mbtowc+0x16>
 80059ba:	f06f 0001 	mvn.w	r0, #1
 80059be:	e7f8      	b.n	80059b2 <__ascii_mbtowc+0x16>

080059c0 <memmove>:
 80059c0:	4288      	cmp	r0, r1
 80059c2:	b510      	push	{r4, lr}
 80059c4:	eb01 0302 	add.w	r3, r1, r2
 80059c8:	d803      	bhi.n	80059d2 <memmove+0x12>
 80059ca:	1e42      	subs	r2, r0, #1
 80059cc:	4299      	cmp	r1, r3
 80059ce:	d10c      	bne.n	80059ea <memmove+0x2a>
 80059d0:	bd10      	pop	{r4, pc}
 80059d2:	4298      	cmp	r0, r3
 80059d4:	d2f9      	bcs.n	80059ca <memmove+0xa>
 80059d6:	1881      	adds	r1, r0, r2
 80059d8:	1ad2      	subs	r2, r2, r3
 80059da:	42d3      	cmn	r3, r2
 80059dc:	d100      	bne.n	80059e0 <memmove+0x20>
 80059de:	bd10      	pop	{r4, pc}
 80059e0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80059e4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80059e8:	e7f7      	b.n	80059da <memmove+0x1a>
 80059ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 80059ee:	f802 4f01 	strb.w	r4, [r2, #1]!
 80059f2:	e7eb      	b.n	80059cc <memmove+0xc>

080059f4 <memset>:
 80059f4:	4402      	add	r2, r0
 80059f6:	4603      	mov	r3, r0
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d100      	bne.n	80059fe <memset+0xa>
 80059fc:	4770      	bx	lr
 80059fe:	f803 1b01 	strb.w	r1, [r3], #1
 8005a02:	e7f9      	b.n	80059f8 <memset+0x4>

08005a04 <__malloc_lock>:
 8005a04:	4770      	bx	lr

08005a06 <__malloc_unlock>:
 8005a06:	4770      	bx	lr

08005a08 <_realloc_r>:
 8005a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a0a:	4607      	mov	r7, r0
 8005a0c:	4614      	mov	r4, r2
 8005a0e:	460e      	mov	r6, r1
 8005a10:	b921      	cbnz	r1, 8005a1c <_realloc_r+0x14>
 8005a12:	4611      	mov	r1, r2
 8005a14:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005a18:	f7ff be02 	b.w	8005620 <_malloc_r>
 8005a1c:	b922      	cbnz	r2, 8005a28 <_realloc_r+0x20>
 8005a1e:	f7ff fdb1 	bl	8005584 <_free_r>
 8005a22:	4625      	mov	r5, r4
 8005a24:	4628      	mov	r0, r5
 8005a26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005a28:	f000 f821 	bl	8005a6e <_malloc_usable_size_r>
 8005a2c:	4284      	cmp	r4, r0
 8005a2e:	d90f      	bls.n	8005a50 <_realloc_r+0x48>
 8005a30:	4621      	mov	r1, r4
 8005a32:	4638      	mov	r0, r7
 8005a34:	f7ff fdf4 	bl	8005620 <_malloc_r>
 8005a38:	4605      	mov	r5, r0
 8005a3a:	2800      	cmp	r0, #0
 8005a3c:	d0f2      	beq.n	8005a24 <_realloc_r+0x1c>
 8005a3e:	4631      	mov	r1, r6
 8005a40:	4622      	mov	r2, r4
 8005a42:	f7ff fab5 	bl	8004fb0 <memcpy>
 8005a46:	4631      	mov	r1, r6
 8005a48:	4638      	mov	r0, r7
 8005a4a:	f7ff fd9b 	bl	8005584 <_free_r>
 8005a4e:	e7e9      	b.n	8005a24 <_realloc_r+0x1c>
 8005a50:	4635      	mov	r5, r6
 8005a52:	e7e7      	b.n	8005a24 <_realloc_r+0x1c>

08005a54 <__ascii_wctomb>:
 8005a54:	b149      	cbz	r1, 8005a6a <__ascii_wctomb+0x16>
 8005a56:	2aff      	cmp	r2, #255	; 0xff
 8005a58:	bf85      	ittet	hi
 8005a5a:	238a      	movhi	r3, #138	; 0x8a
 8005a5c:	6003      	strhi	r3, [r0, #0]
 8005a5e:	700a      	strbls	r2, [r1, #0]
 8005a60:	f04f 30ff 	movhi.w	r0, #4294967295
 8005a64:	bf98      	it	ls
 8005a66:	2001      	movls	r0, #1
 8005a68:	4770      	bx	lr
 8005a6a:	4608      	mov	r0, r1
 8005a6c:	4770      	bx	lr

08005a6e <_malloc_usable_size_r>:
 8005a6e:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8005a72:	2800      	cmp	r0, #0
 8005a74:	f1a0 0004 	sub.w	r0, r0, #4
 8005a78:	bfbc      	itt	lt
 8005a7a:	580b      	ldrlt	r3, [r1, r0]
 8005a7c:	18c0      	addlt	r0, r0, r3
 8005a7e:	4770      	bx	lr

08005a80 <cos>:
 8005a80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005a82:	ec51 0b10 	vmov	r0, r1, d0
 8005a86:	4a1e      	ldr	r2, [pc, #120]	; (8005b00 <cos+0x80>)
 8005a88:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	dc06      	bgt.n	8005a9e <cos+0x1e>
 8005a90:	ed9f 1b19 	vldr	d1, [pc, #100]	; 8005af8 <cos+0x78>
 8005a94:	f000 fef8 	bl	8006888 <__kernel_cos>
 8005a98:	ec51 0b10 	vmov	r0, r1, d0
 8005a9c:	e007      	b.n	8005aae <cos+0x2e>
 8005a9e:	4a19      	ldr	r2, [pc, #100]	; (8005b04 <cos+0x84>)
 8005aa0:	4293      	cmp	r3, r2
 8005aa2:	dd09      	ble.n	8005ab8 <cos+0x38>
 8005aa4:	ee10 2a10 	vmov	r2, s0
 8005aa8:	460b      	mov	r3, r1
 8005aaa:	f7fa fbf5 	bl	8000298 <__aeabi_dsub>
 8005aae:	ec41 0b10 	vmov	d0, r0, r1
 8005ab2:	b005      	add	sp, #20
 8005ab4:	f85d fb04 	ldr.w	pc, [sp], #4
 8005ab8:	4668      	mov	r0, sp
 8005aba:	f000 f9e9 	bl	8005e90 <__ieee754_rem_pio2>
 8005abe:	f000 0003 	and.w	r0, r0, #3
 8005ac2:	2801      	cmp	r0, #1
 8005ac4:	ed9d 1b02 	vldr	d1, [sp, #8]
 8005ac8:	ed9d 0b00 	vldr	d0, [sp]
 8005acc:	d007      	beq.n	8005ade <cos+0x5e>
 8005ace:	2802      	cmp	r0, #2
 8005ad0:	d00e      	beq.n	8005af0 <cos+0x70>
 8005ad2:	2800      	cmp	r0, #0
 8005ad4:	d0de      	beq.n	8005a94 <cos+0x14>
 8005ad6:	2001      	movs	r0, #1
 8005ad8:	f001 fb0e 	bl	80070f8 <__kernel_sin>
 8005adc:	e7dc      	b.n	8005a98 <cos+0x18>
 8005ade:	f001 fb0b 	bl	80070f8 <__kernel_sin>
 8005ae2:	ec53 2b10 	vmov	r2, r3, d0
 8005ae6:	ee10 0a10 	vmov	r0, s0
 8005aea:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8005aee:	e7de      	b.n	8005aae <cos+0x2e>
 8005af0:	f000 feca 	bl	8006888 <__kernel_cos>
 8005af4:	e7f5      	b.n	8005ae2 <cos+0x62>
 8005af6:	bf00      	nop
	...
 8005b00:	3fe921fb 	.word	0x3fe921fb
 8005b04:	7fefffff 	.word	0x7fefffff

08005b08 <sin>:
 8005b08:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005b0a:	ec51 0b10 	vmov	r0, r1, d0
 8005b0e:	4a20      	ldr	r2, [pc, #128]	; (8005b90 <sin+0x88>)
 8005b10:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005b14:	4293      	cmp	r3, r2
 8005b16:	dc07      	bgt.n	8005b28 <sin+0x20>
 8005b18:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8005b88 <sin+0x80>
 8005b1c:	2000      	movs	r0, #0
 8005b1e:	f001 faeb 	bl	80070f8 <__kernel_sin>
 8005b22:	ec51 0b10 	vmov	r0, r1, d0
 8005b26:	e007      	b.n	8005b38 <sin+0x30>
 8005b28:	4a1a      	ldr	r2, [pc, #104]	; (8005b94 <sin+0x8c>)
 8005b2a:	4293      	cmp	r3, r2
 8005b2c:	dd09      	ble.n	8005b42 <sin+0x3a>
 8005b2e:	ee10 2a10 	vmov	r2, s0
 8005b32:	460b      	mov	r3, r1
 8005b34:	f7fa fbb0 	bl	8000298 <__aeabi_dsub>
 8005b38:	ec41 0b10 	vmov	d0, r0, r1
 8005b3c:	b005      	add	sp, #20
 8005b3e:	f85d fb04 	ldr.w	pc, [sp], #4
 8005b42:	4668      	mov	r0, sp
 8005b44:	f000 f9a4 	bl	8005e90 <__ieee754_rem_pio2>
 8005b48:	f000 0003 	and.w	r0, r0, #3
 8005b4c:	2801      	cmp	r0, #1
 8005b4e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8005b52:	ed9d 0b00 	vldr	d0, [sp]
 8005b56:	d004      	beq.n	8005b62 <sin+0x5a>
 8005b58:	2802      	cmp	r0, #2
 8005b5a:	d005      	beq.n	8005b68 <sin+0x60>
 8005b5c:	b970      	cbnz	r0, 8005b7c <sin+0x74>
 8005b5e:	2001      	movs	r0, #1
 8005b60:	e7dd      	b.n	8005b1e <sin+0x16>
 8005b62:	f000 fe91 	bl	8006888 <__kernel_cos>
 8005b66:	e7dc      	b.n	8005b22 <sin+0x1a>
 8005b68:	2001      	movs	r0, #1
 8005b6a:	f001 fac5 	bl	80070f8 <__kernel_sin>
 8005b6e:	ec53 2b10 	vmov	r2, r3, d0
 8005b72:	ee10 0a10 	vmov	r0, s0
 8005b76:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8005b7a:	e7dd      	b.n	8005b38 <sin+0x30>
 8005b7c:	f000 fe84 	bl	8006888 <__kernel_cos>
 8005b80:	e7f5      	b.n	8005b6e <sin+0x66>
 8005b82:	bf00      	nop
 8005b84:	f3af 8000 	nop.w
	...
 8005b90:	3fe921fb 	.word	0x3fe921fb
 8005b94:	7fefffff 	.word	0x7fefffff

08005b98 <powf>:
 8005b98:	b570      	push	{r4, r5, r6, lr}
 8005b9a:	ed2d 8b04 	vpush	{d8-d9}
 8005b9e:	4cb5      	ldr	r4, [pc, #724]	; (8005e74 <powf+0x2dc>)
 8005ba0:	b08a      	sub	sp, #40	; 0x28
 8005ba2:	eef0 8a40 	vmov.f32	s17, s0
 8005ba6:	eeb0 8a60 	vmov.f32	s16, s1
 8005baa:	f000 fb63 	bl	8006274 <__ieee754_powf>
 8005bae:	f994 5000 	ldrsb.w	r5, [r4]
 8005bb2:	1c6b      	adds	r3, r5, #1
 8005bb4:	eeb0 9a40 	vmov.f32	s18, s0
 8005bb8:	4626      	mov	r6, r4
 8005bba:	d05d      	beq.n	8005c78 <powf+0xe0>
 8005bbc:	eeb4 8a48 	vcmp.f32	s16, s16
 8005bc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bc4:	d658      	bvs.n	8005c78 <powf+0xe0>
 8005bc6:	eef4 8a68 	vcmp.f32	s17, s17
 8005bca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bce:	d721      	bvc.n	8005c14 <powf+0x7c>
 8005bd0:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8005bd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005bd8:	d14e      	bne.n	8005c78 <powf+0xe0>
 8005bda:	2301      	movs	r3, #1
 8005bdc:	9300      	str	r3, [sp, #0]
 8005bde:	4ba6      	ldr	r3, [pc, #664]	; (8005e78 <powf+0x2e0>)
 8005be0:	9301      	str	r3, [sp, #4]
 8005be2:	ee18 0a90 	vmov	r0, s17
 8005be6:	2300      	movs	r3, #0
 8005be8:	9308      	str	r3, [sp, #32]
 8005bea:	f7fa fcb5 	bl	8000558 <__aeabi_f2d>
 8005bee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005bf2:	ee18 0a10 	vmov	r0, s16
 8005bf6:	f7fa fcaf 	bl	8000558 <__aeabi_f2d>
 8005bfa:	4ba0      	ldr	r3, [pc, #640]	; (8005e7c <powf+0x2e4>)
 8005bfc:	2200      	movs	r2, #0
 8005bfe:	2d02      	cmp	r5, #2
 8005c00:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005c04:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005c08:	d030      	beq.n	8005c6c <powf+0xd4>
 8005c0a:	4668      	mov	r0, sp
 8005c0c:	f001 fbbc 	bl	8007388 <matherr>
 8005c10:	bb30      	cbnz	r0, 8005c60 <powf+0xc8>
 8005c12:	e062      	b.n	8005cda <powf+0x142>
 8005c14:	eef5 8a40 	vcmp.f32	s17, #0.0
 8005c18:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c1c:	d162      	bne.n	8005ce4 <powf+0x14c>
 8005c1e:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8005c22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c26:	d12d      	bne.n	8005c84 <powf+0xec>
 8005c28:	2301      	movs	r3, #1
 8005c2a:	9300      	str	r3, [sp, #0]
 8005c2c:	4b92      	ldr	r3, [pc, #584]	; (8005e78 <powf+0x2e0>)
 8005c2e:	9301      	str	r3, [sp, #4]
 8005c30:	ee18 0a90 	vmov	r0, s17
 8005c34:	2300      	movs	r3, #0
 8005c36:	9308      	str	r3, [sp, #32]
 8005c38:	f7fa fc8e 	bl	8000558 <__aeabi_f2d>
 8005c3c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c40:	ee18 0a10 	vmov	r0, s16
 8005c44:	f7fa fc88 	bl	8000558 <__aeabi_f2d>
 8005c48:	2200      	movs	r2, #0
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005c50:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005c54:	2d00      	cmp	r5, #0
 8005c56:	d0d8      	beq.n	8005c0a <powf+0x72>
 8005c58:	4b88      	ldr	r3, [pc, #544]	; (8005e7c <powf+0x2e4>)
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005c60:	9b08      	ldr	r3, [sp, #32]
 8005c62:	b11b      	cbz	r3, 8005c6c <powf+0xd4>
 8005c64:	f001 fd28 	bl	80076b8 <__errno>
 8005c68:	9b08      	ldr	r3, [sp, #32]
 8005c6a:	6003      	str	r3, [r0, #0]
 8005c6c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c70:	f7fa ff9e 	bl	8000bb0 <__aeabi_d2f>
 8005c74:	ee09 0a10 	vmov	s18, r0
 8005c78:	eeb0 0a49 	vmov.f32	s0, s18
 8005c7c:	b00a      	add	sp, #40	; 0x28
 8005c7e:	ecbd 8b04 	vpop	{d8-d9}
 8005c82:	bd70      	pop	{r4, r5, r6, pc}
 8005c84:	eeb0 0a48 	vmov.f32	s0, s16
 8005c88:	f001 fc8b 	bl	80075a2 <finitef>
 8005c8c:	2800      	cmp	r0, #0
 8005c8e:	d0f3      	beq.n	8005c78 <powf+0xe0>
 8005c90:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8005c94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c98:	d5ee      	bpl.n	8005c78 <powf+0xe0>
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	9300      	str	r3, [sp, #0]
 8005c9e:	4b76      	ldr	r3, [pc, #472]	; (8005e78 <powf+0x2e0>)
 8005ca0:	9301      	str	r3, [sp, #4]
 8005ca2:	ee18 0a90 	vmov	r0, s17
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	9308      	str	r3, [sp, #32]
 8005caa:	f7fa fc55 	bl	8000558 <__aeabi_f2d>
 8005cae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005cb2:	ee18 0a10 	vmov	r0, s16
 8005cb6:	f7fa fc4f 	bl	8000558 <__aeabi_f2d>
 8005cba:	f994 3000 	ldrsb.w	r3, [r4]
 8005cbe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005cc2:	b923      	cbnz	r3, 8005cce <powf+0x136>
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005ccc:	e79d      	b.n	8005c0a <powf+0x72>
 8005cce:	496c      	ldr	r1, [pc, #432]	; (8005e80 <powf+0x2e8>)
 8005cd0:	2000      	movs	r0, #0
 8005cd2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005cd6:	2b02      	cmp	r3, #2
 8005cd8:	d197      	bne.n	8005c0a <powf+0x72>
 8005cda:	f001 fced 	bl	80076b8 <__errno>
 8005cde:	2321      	movs	r3, #33	; 0x21
 8005ce0:	6003      	str	r3, [r0, #0]
 8005ce2:	e7bd      	b.n	8005c60 <powf+0xc8>
 8005ce4:	f001 fc5d 	bl	80075a2 <finitef>
 8005ce8:	4605      	mov	r5, r0
 8005cea:	2800      	cmp	r0, #0
 8005cec:	f040 8091 	bne.w	8005e12 <powf+0x27a>
 8005cf0:	eeb0 0a68 	vmov.f32	s0, s17
 8005cf4:	f001 fc55 	bl	80075a2 <finitef>
 8005cf8:	2800      	cmp	r0, #0
 8005cfa:	f000 808a 	beq.w	8005e12 <powf+0x27a>
 8005cfe:	eeb0 0a48 	vmov.f32	s0, s16
 8005d02:	f001 fc4e 	bl	80075a2 <finitef>
 8005d06:	2800      	cmp	r0, #0
 8005d08:	f000 8083 	beq.w	8005e12 <powf+0x27a>
 8005d0c:	eeb4 9a49 	vcmp.f32	s18, s18
 8005d10:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d14:	f994 4000 	ldrsb.w	r4, [r4]
 8005d18:	4b57      	ldr	r3, [pc, #348]	; (8005e78 <powf+0x2e0>)
 8005d1a:	d71b      	bvc.n	8005d54 <powf+0x1bc>
 8005d1c:	2201      	movs	r2, #1
 8005d1e:	ee18 0a90 	vmov	r0, s17
 8005d22:	e88d 000c 	stmia.w	sp, {r2, r3}
 8005d26:	9508      	str	r5, [sp, #32]
 8005d28:	f7fa fc16 	bl	8000558 <__aeabi_f2d>
 8005d2c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005d30:	ee18 0a10 	vmov	r0, s16
 8005d34:	f7fa fc10 	bl	8000558 <__aeabi_f2d>
 8005d38:	2200      	movs	r2, #0
 8005d3a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005d3e:	2300      	movs	r3, #0
 8005d40:	2c00      	cmp	r4, #0
 8005d42:	d0c1      	beq.n	8005cc8 <powf+0x130>
 8005d44:	4610      	mov	r0, r2
 8005d46:	4619      	mov	r1, r3
 8005d48:	f7fa fd84 	bl	8000854 <__aeabi_ddiv>
 8005d4c:	2c02      	cmp	r4, #2
 8005d4e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005d52:	e7c1      	b.n	8005cd8 <powf+0x140>
 8005d54:	2203      	movs	r2, #3
 8005d56:	ee18 0a90 	vmov	r0, s17
 8005d5a:	e88d 000c 	stmia.w	sp, {r2, r3}
 8005d5e:	9508      	str	r5, [sp, #32]
 8005d60:	f7fa fbfa 	bl	8000558 <__aeabi_f2d>
 8005d64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005d68:	ee18 0a10 	vmov	r0, s16
 8005d6c:	f7fa fbf4 	bl	8000558 <__aeabi_f2d>
 8005d70:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005d74:	bb5c      	cbnz	r4, 8005dce <powf+0x236>
 8005d76:	4b43      	ldr	r3, [pc, #268]	; (8005e84 <powf+0x2ec>)
 8005d78:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8005d7c:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8005d80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d84:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005d88:	d56c      	bpl.n	8005e64 <powf+0x2cc>
 8005d8a:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8005d8e:	ee68 7a27 	vmul.f32	s15, s16, s15
 8005d92:	ee17 0a90 	vmov	r0, s15
 8005d96:	f7fa fbdf 	bl	8000558 <__aeabi_f2d>
 8005d9a:	4604      	mov	r4, r0
 8005d9c:	460d      	mov	r5, r1
 8005d9e:	ec45 4b10 	vmov	d0, r4, r5
 8005da2:	f001 faf3 	bl	800738c <rint>
 8005da6:	4620      	mov	r0, r4
 8005da8:	ec53 2b10 	vmov	r2, r3, d0
 8005dac:	4629      	mov	r1, r5
 8005dae:	f7fa fe8f 	bl	8000ad0 <__aeabi_dcmpeq>
 8005db2:	b920      	cbnz	r0, 8005dbe <powf+0x226>
 8005db4:	4b34      	ldr	r3, [pc, #208]	; (8005e88 <powf+0x2f0>)
 8005db6:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8005dba:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005dbe:	f996 3000 	ldrsb.w	r3, [r6]
 8005dc2:	2b02      	cmp	r3, #2
 8005dc4:	d14e      	bne.n	8005e64 <powf+0x2cc>
 8005dc6:	f001 fc77 	bl	80076b8 <__errno>
 8005dca:	2322      	movs	r3, #34	; 0x22
 8005dcc:	e788      	b.n	8005ce0 <powf+0x148>
 8005dce:	4b2f      	ldr	r3, [pc, #188]	; (8005e8c <powf+0x2f4>)
 8005dd0:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005dda:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005dde:	d5ee      	bpl.n	8005dbe <powf+0x226>
 8005de0:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8005de4:	ee68 7a27 	vmul.f32	s15, s16, s15
 8005de8:	ee17 0a90 	vmov	r0, s15
 8005dec:	f7fa fbb4 	bl	8000558 <__aeabi_f2d>
 8005df0:	4604      	mov	r4, r0
 8005df2:	460d      	mov	r5, r1
 8005df4:	ec45 4b10 	vmov	d0, r4, r5
 8005df8:	f001 fac8 	bl	800738c <rint>
 8005dfc:	4620      	mov	r0, r4
 8005dfe:	ec53 2b10 	vmov	r2, r3, d0
 8005e02:	4629      	mov	r1, r5
 8005e04:	f7fa fe64 	bl	8000ad0 <__aeabi_dcmpeq>
 8005e08:	2800      	cmp	r0, #0
 8005e0a:	d1d8      	bne.n	8005dbe <powf+0x226>
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	4b1c      	ldr	r3, [pc, #112]	; (8005e80 <powf+0x2e8>)
 8005e10:	e7d3      	b.n	8005dba <powf+0x222>
 8005e12:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8005e16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e1a:	f47f af2d 	bne.w	8005c78 <powf+0xe0>
 8005e1e:	eeb0 0a68 	vmov.f32	s0, s17
 8005e22:	f001 fbbe 	bl	80075a2 <finitef>
 8005e26:	2800      	cmp	r0, #0
 8005e28:	f43f af26 	beq.w	8005c78 <powf+0xe0>
 8005e2c:	eeb0 0a48 	vmov.f32	s0, s16
 8005e30:	f001 fbb7 	bl	80075a2 <finitef>
 8005e34:	2800      	cmp	r0, #0
 8005e36:	f43f af1f 	beq.w	8005c78 <powf+0xe0>
 8005e3a:	2304      	movs	r3, #4
 8005e3c:	9300      	str	r3, [sp, #0]
 8005e3e:	4b0e      	ldr	r3, [pc, #56]	; (8005e78 <powf+0x2e0>)
 8005e40:	9301      	str	r3, [sp, #4]
 8005e42:	ee18 0a90 	vmov	r0, s17
 8005e46:	2300      	movs	r3, #0
 8005e48:	9308      	str	r3, [sp, #32]
 8005e4a:	f7fa fb85 	bl	8000558 <__aeabi_f2d>
 8005e4e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e52:	ee18 0a10 	vmov	r0, s16
 8005e56:	f7fa fb7f 	bl	8000558 <__aeabi_f2d>
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005e60:	2300      	movs	r3, #0
 8005e62:	e7aa      	b.n	8005dba <powf+0x222>
 8005e64:	4668      	mov	r0, sp
 8005e66:	f001 fa8f 	bl	8007388 <matherr>
 8005e6a:	2800      	cmp	r0, #0
 8005e6c:	f47f aef8 	bne.w	8005c60 <powf+0xc8>
 8005e70:	e7a9      	b.n	8005dc6 <powf+0x22e>
 8005e72:	bf00      	nop
 8005e74:	200002b0 	.word	0x200002b0
 8005e78:	08015d4e 	.word	0x08015d4e
 8005e7c:	3ff00000 	.word	0x3ff00000
 8005e80:	fff00000 	.word	0xfff00000
 8005e84:	47efffff 	.word	0x47efffff
 8005e88:	c7efffff 	.word	0xc7efffff
 8005e8c:	7ff00000 	.word	0x7ff00000

08005e90 <__ieee754_rem_pio2>:
 8005e90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e94:	ec57 6b10 	vmov	r6, r7, d0
 8005e98:	4bc3      	ldr	r3, [pc, #780]	; (80061a8 <__ieee754_rem_pio2+0x318>)
 8005e9a:	b08d      	sub	sp, #52	; 0x34
 8005e9c:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8005ea0:	4598      	cmp	r8, r3
 8005ea2:	4604      	mov	r4, r0
 8005ea4:	9704      	str	r7, [sp, #16]
 8005ea6:	dc07      	bgt.n	8005eb8 <__ieee754_rem_pio2+0x28>
 8005ea8:	2200      	movs	r2, #0
 8005eaa:	2300      	movs	r3, #0
 8005eac:	ed84 0b00 	vstr	d0, [r4]
 8005eb0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8005eb4:	2500      	movs	r5, #0
 8005eb6:	e027      	b.n	8005f08 <__ieee754_rem_pio2+0x78>
 8005eb8:	4bbc      	ldr	r3, [pc, #752]	; (80061ac <__ieee754_rem_pio2+0x31c>)
 8005eba:	4598      	cmp	r8, r3
 8005ebc:	dc75      	bgt.n	8005faa <__ieee754_rem_pio2+0x11a>
 8005ebe:	9b04      	ldr	r3, [sp, #16]
 8005ec0:	4dbb      	ldr	r5, [pc, #748]	; (80061b0 <__ieee754_rem_pio2+0x320>)
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	ee10 0a10 	vmov	r0, s0
 8005ec8:	a3a9      	add	r3, pc, #676	; (adr r3, 8006170 <__ieee754_rem_pio2+0x2e0>)
 8005eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ece:	4639      	mov	r1, r7
 8005ed0:	dd36      	ble.n	8005f40 <__ieee754_rem_pio2+0xb0>
 8005ed2:	f7fa f9e1 	bl	8000298 <__aeabi_dsub>
 8005ed6:	45a8      	cmp	r8, r5
 8005ed8:	4606      	mov	r6, r0
 8005eda:	460f      	mov	r7, r1
 8005edc:	d018      	beq.n	8005f10 <__ieee754_rem_pio2+0x80>
 8005ede:	a3a6      	add	r3, pc, #664	; (adr r3, 8006178 <__ieee754_rem_pio2+0x2e8>)
 8005ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ee4:	f7fa f9d8 	bl	8000298 <__aeabi_dsub>
 8005ee8:	4602      	mov	r2, r0
 8005eea:	460b      	mov	r3, r1
 8005eec:	e9c4 2300 	strd	r2, r3, [r4]
 8005ef0:	4630      	mov	r0, r6
 8005ef2:	4639      	mov	r1, r7
 8005ef4:	f7fa f9d0 	bl	8000298 <__aeabi_dsub>
 8005ef8:	a39f      	add	r3, pc, #636	; (adr r3, 8006178 <__ieee754_rem_pio2+0x2e8>)
 8005efa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005efe:	f7fa f9cb 	bl	8000298 <__aeabi_dsub>
 8005f02:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005f06:	2501      	movs	r5, #1
 8005f08:	4628      	mov	r0, r5
 8005f0a:	b00d      	add	sp, #52	; 0x34
 8005f0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f10:	a39b      	add	r3, pc, #620	; (adr r3, 8006180 <__ieee754_rem_pio2+0x2f0>)
 8005f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f16:	f7fa f9bf 	bl	8000298 <__aeabi_dsub>
 8005f1a:	a39b      	add	r3, pc, #620	; (adr r3, 8006188 <__ieee754_rem_pio2+0x2f8>)
 8005f1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f20:	4606      	mov	r6, r0
 8005f22:	460f      	mov	r7, r1
 8005f24:	f7fa f9b8 	bl	8000298 <__aeabi_dsub>
 8005f28:	4602      	mov	r2, r0
 8005f2a:	460b      	mov	r3, r1
 8005f2c:	e9c4 2300 	strd	r2, r3, [r4]
 8005f30:	4630      	mov	r0, r6
 8005f32:	4639      	mov	r1, r7
 8005f34:	f7fa f9b0 	bl	8000298 <__aeabi_dsub>
 8005f38:	a393      	add	r3, pc, #588	; (adr r3, 8006188 <__ieee754_rem_pio2+0x2f8>)
 8005f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f3e:	e7de      	b.n	8005efe <__ieee754_rem_pio2+0x6e>
 8005f40:	f7fa f9ac 	bl	800029c <__adddf3>
 8005f44:	45a8      	cmp	r8, r5
 8005f46:	4606      	mov	r6, r0
 8005f48:	460f      	mov	r7, r1
 8005f4a:	d016      	beq.n	8005f7a <__ieee754_rem_pio2+0xea>
 8005f4c:	a38a      	add	r3, pc, #552	; (adr r3, 8006178 <__ieee754_rem_pio2+0x2e8>)
 8005f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f52:	f7fa f9a3 	bl	800029c <__adddf3>
 8005f56:	4602      	mov	r2, r0
 8005f58:	460b      	mov	r3, r1
 8005f5a:	e9c4 2300 	strd	r2, r3, [r4]
 8005f5e:	4630      	mov	r0, r6
 8005f60:	4639      	mov	r1, r7
 8005f62:	f7fa f999 	bl	8000298 <__aeabi_dsub>
 8005f66:	a384      	add	r3, pc, #528	; (adr r3, 8006178 <__ieee754_rem_pio2+0x2e8>)
 8005f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f6c:	f7fa f996 	bl	800029c <__adddf3>
 8005f70:	f04f 35ff 	mov.w	r5, #4294967295
 8005f74:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005f78:	e7c6      	b.n	8005f08 <__ieee754_rem_pio2+0x78>
 8005f7a:	a381      	add	r3, pc, #516	; (adr r3, 8006180 <__ieee754_rem_pio2+0x2f0>)
 8005f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f80:	f7fa f98c 	bl	800029c <__adddf3>
 8005f84:	a380      	add	r3, pc, #512	; (adr r3, 8006188 <__ieee754_rem_pio2+0x2f8>)
 8005f86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f8a:	4606      	mov	r6, r0
 8005f8c:	460f      	mov	r7, r1
 8005f8e:	f7fa f985 	bl	800029c <__adddf3>
 8005f92:	4602      	mov	r2, r0
 8005f94:	460b      	mov	r3, r1
 8005f96:	e9c4 2300 	strd	r2, r3, [r4]
 8005f9a:	4630      	mov	r0, r6
 8005f9c:	4639      	mov	r1, r7
 8005f9e:	f7fa f97b 	bl	8000298 <__aeabi_dsub>
 8005fa2:	a379      	add	r3, pc, #484	; (adr r3, 8006188 <__ieee754_rem_pio2+0x2f8>)
 8005fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fa8:	e7e0      	b.n	8005f6c <__ieee754_rem_pio2+0xdc>
 8005faa:	4b82      	ldr	r3, [pc, #520]	; (80061b4 <__ieee754_rem_pio2+0x324>)
 8005fac:	4598      	cmp	r8, r3
 8005fae:	f300 80d0 	bgt.w	8006152 <__ieee754_rem_pio2+0x2c2>
 8005fb2:	f001 f95b 	bl	800726c <fabs>
 8005fb6:	ec57 6b10 	vmov	r6, r7, d0
 8005fba:	ee10 0a10 	vmov	r0, s0
 8005fbe:	a374      	add	r3, pc, #464	; (adr r3, 8006190 <__ieee754_rem_pio2+0x300>)
 8005fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fc4:	4639      	mov	r1, r7
 8005fc6:	f7fa fb1b 	bl	8000600 <__aeabi_dmul>
 8005fca:	2200      	movs	r2, #0
 8005fcc:	4b7a      	ldr	r3, [pc, #488]	; (80061b8 <__ieee754_rem_pio2+0x328>)
 8005fce:	f7fa f965 	bl	800029c <__adddf3>
 8005fd2:	f7fa fdc5 	bl	8000b60 <__aeabi_d2iz>
 8005fd6:	4605      	mov	r5, r0
 8005fd8:	f7fa faac 	bl	8000534 <__aeabi_i2d>
 8005fdc:	a364      	add	r3, pc, #400	; (adr r3, 8006170 <__ieee754_rem_pio2+0x2e0>)
 8005fde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fe2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005fe6:	f7fa fb0b 	bl	8000600 <__aeabi_dmul>
 8005fea:	4602      	mov	r2, r0
 8005fec:	460b      	mov	r3, r1
 8005fee:	4630      	mov	r0, r6
 8005ff0:	4639      	mov	r1, r7
 8005ff2:	f7fa f951 	bl	8000298 <__aeabi_dsub>
 8005ff6:	a360      	add	r3, pc, #384	; (adr r3, 8006178 <__ieee754_rem_pio2+0x2e8>)
 8005ff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ffc:	4682      	mov	sl, r0
 8005ffe:	468b      	mov	fp, r1
 8006000:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006004:	f7fa fafc 	bl	8000600 <__aeabi_dmul>
 8006008:	2d1f      	cmp	r5, #31
 800600a:	4606      	mov	r6, r0
 800600c:	460f      	mov	r7, r1
 800600e:	dc2a      	bgt.n	8006066 <__ieee754_rem_pio2+0x1d6>
 8006010:	1e6a      	subs	r2, r5, #1
 8006012:	4b6a      	ldr	r3, [pc, #424]	; (80061bc <__ieee754_rem_pio2+0x32c>)
 8006014:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006018:	4598      	cmp	r8, r3
 800601a:	d024      	beq.n	8006066 <__ieee754_rem_pio2+0x1d6>
 800601c:	4632      	mov	r2, r6
 800601e:	463b      	mov	r3, r7
 8006020:	4650      	mov	r0, sl
 8006022:	4659      	mov	r1, fp
 8006024:	f7fa f938 	bl	8000298 <__aeabi_dsub>
 8006028:	e9c4 0100 	strd	r0, r1, [r4]
 800602c:	e9d4 8900 	ldrd	r8, r9, [r4]
 8006030:	4650      	mov	r0, sl
 8006032:	4642      	mov	r2, r8
 8006034:	464b      	mov	r3, r9
 8006036:	4659      	mov	r1, fp
 8006038:	f7fa f92e 	bl	8000298 <__aeabi_dsub>
 800603c:	463b      	mov	r3, r7
 800603e:	4632      	mov	r2, r6
 8006040:	f7fa f92a 	bl	8000298 <__aeabi_dsub>
 8006044:	9b04      	ldr	r3, [sp, #16]
 8006046:	2b00      	cmp	r3, #0
 8006048:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800604c:	f6bf af5c 	bge.w	8005f08 <__ieee754_rem_pio2+0x78>
 8006050:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006054:	6063      	str	r3, [r4, #4]
 8006056:	f8c4 8000 	str.w	r8, [r4]
 800605a:	60a0      	str	r0, [r4, #8]
 800605c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006060:	60e3      	str	r3, [r4, #12]
 8006062:	426d      	negs	r5, r5
 8006064:	e750      	b.n	8005f08 <__ieee754_rem_pio2+0x78>
 8006066:	4632      	mov	r2, r6
 8006068:	463b      	mov	r3, r7
 800606a:	4650      	mov	r0, sl
 800606c:	4659      	mov	r1, fp
 800606e:	f7fa f913 	bl	8000298 <__aeabi_dsub>
 8006072:	ea4f 5228 	mov.w	r2, r8, asr #20
 8006076:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800607a:	1ad3      	subs	r3, r2, r3
 800607c:	2b10      	cmp	r3, #16
 800607e:	e9c4 0100 	strd	r0, r1, [r4]
 8006082:	9205      	str	r2, [sp, #20]
 8006084:	ddd2      	ble.n	800602c <__ieee754_rem_pio2+0x19c>
 8006086:	a33e      	add	r3, pc, #248	; (adr r3, 8006180 <__ieee754_rem_pio2+0x2f0>)
 8006088:	e9d3 2300 	ldrd	r2, r3, [r3]
 800608c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006090:	f7fa fab6 	bl	8000600 <__aeabi_dmul>
 8006094:	4606      	mov	r6, r0
 8006096:	460f      	mov	r7, r1
 8006098:	4602      	mov	r2, r0
 800609a:	460b      	mov	r3, r1
 800609c:	4650      	mov	r0, sl
 800609e:	4659      	mov	r1, fp
 80060a0:	f7fa f8fa 	bl	8000298 <__aeabi_dsub>
 80060a4:	4602      	mov	r2, r0
 80060a6:	460b      	mov	r3, r1
 80060a8:	4680      	mov	r8, r0
 80060aa:	4689      	mov	r9, r1
 80060ac:	4650      	mov	r0, sl
 80060ae:	4659      	mov	r1, fp
 80060b0:	f7fa f8f2 	bl	8000298 <__aeabi_dsub>
 80060b4:	4632      	mov	r2, r6
 80060b6:	463b      	mov	r3, r7
 80060b8:	f7fa f8ee 	bl	8000298 <__aeabi_dsub>
 80060bc:	a332      	add	r3, pc, #200	; (adr r3, 8006188 <__ieee754_rem_pio2+0x2f8>)
 80060be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060c2:	4606      	mov	r6, r0
 80060c4:	460f      	mov	r7, r1
 80060c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80060ca:	f7fa fa99 	bl	8000600 <__aeabi_dmul>
 80060ce:	4632      	mov	r2, r6
 80060d0:	463b      	mov	r3, r7
 80060d2:	f7fa f8e1 	bl	8000298 <__aeabi_dsub>
 80060d6:	4602      	mov	r2, r0
 80060d8:	460b      	mov	r3, r1
 80060da:	4606      	mov	r6, r0
 80060dc:	460f      	mov	r7, r1
 80060de:	4640      	mov	r0, r8
 80060e0:	4649      	mov	r1, r9
 80060e2:	f7fa f8d9 	bl	8000298 <__aeabi_dsub>
 80060e6:	9a05      	ldr	r2, [sp, #20]
 80060e8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80060ec:	1ad3      	subs	r3, r2, r3
 80060ee:	2b31      	cmp	r3, #49	; 0x31
 80060f0:	e9c4 0100 	strd	r0, r1, [r4]
 80060f4:	dd2a      	ble.n	800614c <__ieee754_rem_pio2+0x2bc>
 80060f6:	a328      	add	r3, pc, #160	; (adr r3, 8006198 <__ieee754_rem_pio2+0x308>)
 80060f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060fc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006100:	f7fa fa7e 	bl	8000600 <__aeabi_dmul>
 8006104:	4606      	mov	r6, r0
 8006106:	460f      	mov	r7, r1
 8006108:	4602      	mov	r2, r0
 800610a:	460b      	mov	r3, r1
 800610c:	4640      	mov	r0, r8
 800610e:	4649      	mov	r1, r9
 8006110:	f7fa f8c2 	bl	8000298 <__aeabi_dsub>
 8006114:	4602      	mov	r2, r0
 8006116:	460b      	mov	r3, r1
 8006118:	4682      	mov	sl, r0
 800611a:	468b      	mov	fp, r1
 800611c:	4640      	mov	r0, r8
 800611e:	4649      	mov	r1, r9
 8006120:	f7fa f8ba 	bl	8000298 <__aeabi_dsub>
 8006124:	4632      	mov	r2, r6
 8006126:	463b      	mov	r3, r7
 8006128:	f7fa f8b6 	bl	8000298 <__aeabi_dsub>
 800612c:	a31c      	add	r3, pc, #112	; (adr r3, 80061a0 <__ieee754_rem_pio2+0x310>)
 800612e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006132:	4606      	mov	r6, r0
 8006134:	460f      	mov	r7, r1
 8006136:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800613a:	f7fa fa61 	bl	8000600 <__aeabi_dmul>
 800613e:	4632      	mov	r2, r6
 8006140:	463b      	mov	r3, r7
 8006142:	f7fa f8a9 	bl	8000298 <__aeabi_dsub>
 8006146:	4606      	mov	r6, r0
 8006148:	460f      	mov	r7, r1
 800614a:	e767      	b.n	800601c <__ieee754_rem_pio2+0x18c>
 800614c:	46c2      	mov	sl, r8
 800614e:	46cb      	mov	fp, r9
 8006150:	e76c      	b.n	800602c <__ieee754_rem_pio2+0x19c>
 8006152:	4b1b      	ldr	r3, [pc, #108]	; (80061c0 <__ieee754_rem_pio2+0x330>)
 8006154:	4598      	cmp	r8, r3
 8006156:	dd35      	ble.n	80061c4 <__ieee754_rem_pio2+0x334>
 8006158:	ee10 2a10 	vmov	r2, s0
 800615c:	463b      	mov	r3, r7
 800615e:	4630      	mov	r0, r6
 8006160:	4639      	mov	r1, r7
 8006162:	f7fa f899 	bl	8000298 <__aeabi_dsub>
 8006166:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800616a:	e9c4 0100 	strd	r0, r1, [r4]
 800616e:	e6a1      	b.n	8005eb4 <__ieee754_rem_pio2+0x24>
 8006170:	54400000 	.word	0x54400000
 8006174:	3ff921fb 	.word	0x3ff921fb
 8006178:	1a626331 	.word	0x1a626331
 800617c:	3dd0b461 	.word	0x3dd0b461
 8006180:	1a600000 	.word	0x1a600000
 8006184:	3dd0b461 	.word	0x3dd0b461
 8006188:	2e037073 	.word	0x2e037073
 800618c:	3ba3198a 	.word	0x3ba3198a
 8006190:	6dc9c883 	.word	0x6dc9c883
 8006194:	3fe45f30 	.word	0x3fe45f30
 8006198:	2e000000 	.word	0x2e000000
 800619c:	3ba3198a 	.word	0x3ba3198a
 80061a0:	252049c1 	.word	0x252049c1
 80061a4:	397b839a 	.word	0x397b839a
 80061a8:	3fe921fb 	.word	0x3fe921fb
 80061ac:	4002d97b 	.word	0x4002d97b
 80061b0:	3ff921fb 	.word	0x3ff921fb
 80061b4:	413921fb 	.word	0x413921fb
 80061b8:	3fe00000 	.word	0x3fe00000
 80061bc:	08015d54 	.word	0x08015d54
 80061c0:	7fefffff 	.word	0x7fefffff
 80061c4:	ea4f 5528 	mov.w	r5, r8, asr #20
 80061c8:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 80061cc:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 80061d0:	4630      	mov	r0, r6
 80061d2:	460f      	mov	r7, r1
 80061d4:	f7fa fcc4 	bl	8000b60 <__aeabi_d2iz>
 80061d8:	f7fa f9ac 	bl	8000534 <__aeabi_i2d>
 80061dc:	4602      	mov	r2, r0
 80061de:	460b      	mov	r3, r1
 80061e0:	4630      	mov	r0, r6
 80061e2:	4639      	mov	r1, r7
 80061e4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80061e8:	f7fa f856 	bl	8000298 <__aeabi_dsub>
 80061ec:	2200      	movs	r2, #0
 80061ee:	4b1f      	ldr	r3, [pc, #124]	; (800626c <__ieee754_rem_pio2+0x3dc>)
 80061f0:	f7fa fa06 	bl	8000600 <__aeabi_dmul>
 80061f4:	460f      	mov	r7, r1
 80061f6:	4606      	mov	r6, r0
 80061f8:	f7fa fcb2 	bl	8000b60 <__aeabi_d2iz>
 80061fc:	f7fa f99a 	bl	8000534 <__aeabi_i2d>
 8006200:	4602      	mov	r2, r0
 8006202:	460b      	mov	r3, r1
 8006204:	4630      	mov	r0, r6
 8006206:	4639      	mov	r1, r7
 8006208:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800620c:	f7fa f844 	bl	8000298 <__aeabi_dsub>
 8006210:	2200      	movs	r2, #0
 8006212:	4b16      	ldr	r3, [pc, #88]	; (800626c <__ieee754_rem_pio2+0x3dc>)
 8006214:	f7fa f9f4 	bl	8000600 <__aeabi_dmul>
 8006218:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800621c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8006220:	f04f 0803 	mov.w	r8, #3
 8006224:	2600      	movs	r6, #0
 8006226:	2700      	movs	r7, #0
 8006228:	4632      	mov	r2, r6
 800622a:	463b      	mov	r3, r7
 800622c:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8006230:	f108 3aff 	add.w	sl, r8, #4294967295
 8006234:	f7fa fc4c 	bl	8000ad0 <__aeabi_dcmpeq>
 8006238:	b9b0      	cbnz	r0, 8006268 <__ieee754_rem_pio2+0x3d8>
 800623a:	4b0d      	ldr	r3, [pc, #52]	; (8006270 <__ieee754_rem_pio2+0x3e0>)
 800623c:	9301      	str	r3, [sp, #4]
 800623e:	2302      	movs	r3, #2
 8006240:	9300      	str	r3, [sp, #0]
 8006242:	462a      	mov	r2, r5
 8006244:	4643      	mov	r3, r8
 8006246:	4621      	mov	r1, r4
 8006248:	a806      	add	r0, sp, #24
 800624a:	f000 fc05 	bl	8006a58 <__kernel_rem_pio2>
 800624e:	9b04      	ldr	r3, [sp, #16]
 8006250:	2b00      	cmp	r3, #0
 8006252:	4605      	mov	r5, r0
 8006254:	f6bf ae58 	bge.w	8005f08 <__ieee754_rem_pio2+0x78>
 8006258:	6863      	ldr	r3, [r4, #4]
 800625a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800625e:	6063      	str	r3, [r4, #4]
 8006260:	68e3      	ldr	r3, [r4, #12]
 8006262:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8006266:	e6fb      	b.n	8006060 <__ieee754_rem_pio2+0x1d0>
 8006268:	46d0      	mov	r8, sl
 800626a:	e7dd      	b.n	8006228 <__ieee754_rem_pio2+0x398>
 800626c:	41700000 	.word	0x41700000
 8006270:	08015dd4 	.word	0x08015dd4

08006274 <__ieee754_powf>:
 8006274:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006278:	ee10 5a90 	vmov	r5, s1
 800627c:	f035 4700 	bics.w	r7, r5, #2147483648	; 0x80000000
 8006280:	ed2d 8b02 	vpush	{d8}
 8006284:	eeb0 8a40 	vmov.f32	s16, s0
 8006288:	eef0 8a60 	vmov.f32	s17, s1
 800628c:	f000 8295 	beq.w	80067ba <__ieee754_powf+0x546>
 8006290:	ee10 8a10 	vmov	r8, s0
 8006294:	f028 4400 	bic.w	r4, r8, #2147483648	; 0x80000000
 8006298:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800629c:	dc06      	bgt.n	80062ac <__ieee754_powf+0x38>
 800629e:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 80062a2:	dd0a      	ble.n	80062ba <__ieee754_powf+0x46>
 80062a4:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 80062a8:	f000 8287 	beq.w	80067ba <__ieee754_powf+0x546>
 80062ac:	ecbd 8b02 	vpop	{d8}
 80062b0:	48d9      	ldr	r0, [pc, #868]	; (8006618 <__ieee754_powf+0x3a4>)
 80062b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80062b6:	f001 b97f 	b.w	80075b8 <nanf>
 80062ba:	f1b8 0f00 	cmp.w	r8, #0
 80062be:	da1d      	bge.n	80062fc <__ieee754_powf+0x88>
 80062c0:	f1b7 4f97 	cmp.w	r7, #1266679808	; 0x4b800000
 80062c4:	da2c      	bge.n	8006320 <__ieee754_powf+0xac>
 80062c6:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 80062ca:	db30      	blt.n	800632e <__ieee754_powf+0xba>
 80062cc:	15fb      	asrs	r3, r7, #23
 80062ce:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 80062d2:	fa47 f603 	asr.w	r6, r7, r3
 80062d6:	fa06 f303 	lsl.w	r3, r6, r3
 80062da:	429f      	cmp	r7, r3
 80062dc:	d127      	bne.n	800632e <__ieee754_powf+0xba>
 80062de:	f006 0601 	and.w	r6, r6, #1
 80062e2:	f1c6 0602 	rsb	r6, r6, #2
 80062e6:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 80062ea:	d122      	bne.n	8006332 <__ieee754_powf+0xbe>
 80062ec:	2d00      	cmp	r5, #0
 80062ee:	f280 826a 	bge.w	80067c6 <__ieee754_powf+0x552>
 80062f2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80062f6:	ee87 0a88 	vdiv.f32	s0, s15, s16
 80062fa:	e00d      	b.n	8006318 <__ieee754_powf+0xa4>
 80062fc:	2600      	movs	r6, #0
 80062fe:	f1b7 4fff 	cmp.w	r7, #2139095040	; 0x7f800000
 8006302:	d1f0      	bne.n	80062e6 <__ieee754_powf+0x72>
 8006304:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8006308:	f000 8257 	beq.w	80067ba <__ieee754_powf+0x546>
 800630c:	dd0a      	ble.n	8006324 <__ieee754_powf+0xb0>
 800630e:	2d00      	cmp	r5, #0
 8006310:	f280 8256 	bge.w	80067c0 <__ieee754_powf+0x54c>
 8006314:	ed9f 0ac1 	vldr	s0, [pc, #772]	; 800661c <__ieee754_powf+0x3a8>
 8006318:	ecbd 8b02 	vpop	{d8}
 800631c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006320:	2602      	movs	r6, #2
 8006322:	e7ec      	b.n	80062fe <__ieee754_powf+0x8a>
 8006324:	2d00      	cmp	r5, #0
 8006326:	daf5      	bge.n	8006314 <__ieee754_powf+0xa0>
 8006328:	eeb1 0a68 	vneg.f32	s0, s17
 800632c:	e7f4      	b.n	8006318 <__ieee754_powf+0xa4>
 800632e:	2600      	movs	r6, #0
 8006330:	e7d9      	b.n	80062e6 <__ieee754_powf+0x72>
 8006332:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
 8006336:	d102      	bne.n	800633e <__ieee754_powf+0xca>
 8006338:	ee28 0a08 	vmul.f32	s0, s16, s16
 800633c:	e7ec      	b.n	8006318 <__ieee754_powf+0xa4>
 800633e:	f1b5 5f7c 	cmp.w	r5, #1056964608	; 0x3f000000
 8006342:	eeb0 0a48 	vmov.f32	s0, s16
 8006346:	d108      	bne.n	800635a <__ieee754_powf+0xe6>
 8006348:	f1b8 0f00 	cmp.w	r8, #0
 800634c:	db05      	blt.n	800635a <__ieee754_powf+0xe6>
 800634e:	ecbd 8b02 	vpop	{d8}
 8006352:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006356:	f000 ba4f 	b.w	80067f8 <__ieee754_sqrtf>
 800635a:	f001 f91b 	bl	8007594 <fabsf>
 800635e:	b124      	cbz	r4, 800636a <__ieee754_powf+0xf6>
 8006360:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 8006364:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8006368:	d117      	bne.n	800639a <__ieee754_powf+0x126>
 800636a:	2d00      	cmp	r5, #0
 800636c:	bfbc      	itt	lt
 800636e:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 8006372:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8006376:	f1b8 0f00 	cmp.w	r8, #0
 800637a:	dacd      	bge.n	8006318 <__ieee754_powf+0xa4>
 800637c:	f1a4 547e 	sub.w	r4, r4, #1065353216	; 0x3f800000
 8006380:	ea54 0306 	orrs.w	r3, r4, r6
 8006384:	d104      	bne.n	8006390 <__ieee754_powf+0x11c>
 8006386:	ee70 7a40 	vsub.f32	s15, s0, s0
 800638a:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800638e:	e7c3      	b.n	8006318 <__ieee754_powf+0xa4>
 8006390:	2e01      	cmp	r6, #1
 8006392:	d1c1      	bne.n	8006318 <__ieee754_powf+0xa4>
 8006394:	eeb1 0a40 	vneg.f32	s0, s0
 8006398:	e7be      	b.n	8006318 <__ieee754_powf+0xa4>
 800639a:	ea4f 70d8 	mov.w	r0, r8, lsr #31
 800639e:	3801      	subs	r0, #1
 80063a0:	ea56 0300 	orrs.w	r3, r6, r0
 80063a4:	d104      	bne.n	80063b0 <__ieee754_powf+0x13c>
 80063a6:	ee38 8a48 	vsub.f32	s16, s16, s16
 80063aa:	ee88 0a08 	vdiv.f32	s0, s16, s16
 80063ae:	e7b3      	b.n	8006318 <__ieee754_powf+0xa4>
 80063b0:	f1b7 4f9a 	cmp.w	r7, #1291845632	; 0x4d000000
 80063b4:	dd6d      	ble.n	8006492 <__ieee754_powf+0x21e>
 80063b6:	4b9a      	ldr	r3, [pc, #616]	; (8006620 <__ieee754_powf+0x3ac>)
 80063b8:	429c      	cmp	r4, r3
 80063ba:	dc06      	bgt.n	80063ca <__ieee754_powf+0x156>
 80063bc:	2d00      	cmp	r5, #0
 80063be:	daa9      	bge.n	8006314 <__ieee754_powf+0xa0>
 80063c0:	ed9f 0a98 	vldr	s0, [pc, #608]	; 8006624 <__ieee754_powf+0x3b0>
 80063c4:	ee20 0a00 	vmul.f32	s0, s0, s0
 80063c8:	e7a6      	b.n	8006318 <__ieee754_powf+0xa4>
 80063ca:	4b97      	ldr	r3, [pc, #604]	; (8006628 <__ieee754_powf+0x3b4>)
 80063cc:	429c      	cmp	r4, r3
 80063ce:	dd02      	ble.n	80063d6 <__ieee754_powf+0x162>
 80063d0:	2d00      	cmp	r5, #0
 80063d2:	dcf5      	bgt.n	80063c0 <__ieee754_powf+0x14c>
 80063d4:	e79e      	b.n	8006314 <__ieee754_powf+0xa0>
 80063d6:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80063da:	ee30 0a67 	vsub.f32	s0, s0, s15
 80063de:	ed9f 7a93 	vldr	s14, [pc, #588]	; 800662c <__ieee754_powf+0x3b8>
 80063e2:	ed9f 6a93 	vldr	s12, [pc, #588]	; 8006630 <__ieee754_powf+0x3bc>
 80063e6:	eef1 6a40 	vneg.f32	s13, s0
 80063ea:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 80063ee:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80063f2:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80063f6:	eee6 7a87 	vfma.f32	s15, s13, s14
 80063fa:	ee20 7a00 	vmul.f32	s14, s0, s0
 80063fe:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006402:	eddf 7a8c 	vldr	s15, [pc, #560]	; 8006634 <__ieee754_powf+0x3c0>
 8006406:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 800640a:	ed9f 7a8b 	vldr	s14, [pc, #556]	; 8006638 <__ieee754_powf+0x3c4>
 800640e:	eee0 7a07 	vfma.f32	s15, s0, s14
 8006412:	eeb0 7a67 	vmov.f32	s14, s15
 8006416:	eea0 7a06 	vfma.f32	s14, s0, s12
 800641a:	ee17 3a10 	vmov	r3, s14
 800641e:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8006422:	f023 030f 	bic.w	r3, r3, #15
 8006426:	ee07 3a10 	vmov	s14, r3
 800642a:	eea6 7a86 	vfma.f32	s14, s13, s12
 800642e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006432:	f425 657f 	bic.w	r5, r5, #4080	; 0xff0
 8006436:	f025 050f 	bic.w	r5, r5, #15
 800643a:	ee07 5a10 	vmov	s14, r5
 800643e:	ee67 7aa8 	vmul.f32	s15, s15, s17
 8006442:	ee78 8ac7 	vsub.f32	s17, s17, s14
 8006446:	ee07 3a10 	vmov	s14, r3
 800644a:	ee06 5a90 	vmov	s13, r5
 800644e:	eee7 7a28 	vfma.f32	s15, s14, s17
 8006452:	3e01      	subs	r6, #1
 8006454:	ea56 0200 	orrs.w	r2, r6, r0
 8006458:	ee27 7a26 	vmul.f32	s14, s14, s13
 800645c:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8006460:	ee77 6a87 	vadd.f32	s13, s15, s14
 8006464:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8006468:	ee16 4a90 	vmov	r4, s13
 800646c:	bf08      	it	eq
 800646e:	eeb0 8a40 	vmoveq.f32	s16, s0
 8006472:	2c00      	cmp	r4, #0
 8006474:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8006478:	f340 8186 	ble.w	8006788 <__ieee754_powf+0x514>
 800647c:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 8006480:	f340 80fc 	ble.w	800667c <__ieee754_powf+0x408>
 8006484:	eddf 7a67 	vldr	s15, [pc, #412]	; 8006624 <__ieee754_powf+0x3b0>
 8006488:	ee28 0a27 	vmul.f32	s0, s16, s15
 800648c:	ee20 0a27 	vmul.f32	s0, s0, s15
 8006490:	e742      	b.n	8006318 <__ieee754_powf+0xa4>
 8006492:	f5b4 0f00 	cmp.w	r4, #8388608	; 0x800000
 8006496:	bfbf      	itttt	lt
 8006498:	eddf 7a68 	vldrlt	s15, [pc, #416]	; 800663c <__ieee754_powf+0x3c8>
 800649c:	ee60 7a27 	vmullt.f32	s15, s0, s15
 80064a0:	f06f 0217 	mvnlt.w	r2, #23
 80064a4:	ee17 4a90 	vmovlt	r4, s15
 80064a8:	ea4f 53e4 	mov.w	r3, r4, asr #23
 80064ac:	bfa8      	it	ge
 80064ae:	2200      	movge	r2, #0
 80064b0:	3b7f      	subs	r3, #127	; 0x7f
 80064b2:	4413      	add	r3, r2
 80064b4:	4a62      	ldr	r2, [pc, #392]	; (8006640 <__ieee754_powf+0x3cc>)
 80064b6:	f3c4 0416 	ubfx	r4, r4, #0, #23
 80064ba:	4294      	cmp	r4, r2
 80064bc:	f044 517e 	orr.w	r1, r4, #1065353216	; 0x3f800000
 80064c0:	dd06      	ble.n	80064d0 <__ieee754_powf+0x25c>
 80064c2:	4a60      	ldr	r2, [pc, #384]	; (8006644 <__ieee754_powf+0x3d0>)
 80064c4:	4294      	cmp	r4, r2
 80064c6:	f340 80a5 	ble.w	8006614 <__ieee754_powf+0x3a0>
 80064ca:	3301      	adds	r3, #1
 80064cc:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 80064d0:	2400      	movs	r4, #0
 80064d2:	4a5d      	ldr	r2, [pc, #372]	; (8006648 <__ieee754_powf+0x3d4>)
 80064d4:	00a7      	lsls	r7, r4, #2
 80064d6:	443a      	add	r2, r7
 80064d8:	ee07 1a90 	vmov	s15, r1
 80064dc:	ed92 7a00 	vldr	s14, [r2]
 80064e0:	4a5a      	ldr	r2, [pc, #360]	; (800664c <__ieee754_powf+0x3d8>)
 80064e2:	ee77 6a87 	vadd.f32	s13, s15, s14
 80064e6:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 80064ea:	ee85 5aa6 	vdiv.f32	s10, s11, s13
 80064ee:	1049      	asrs	r1, r1, #1
 80064f0:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 80064f4:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 80064f8:	eb01 5144 	add.w	r1, r1, r4, lsl #21
 80064fc:	ee37 6ac7 	vsub.f32	s12, s15, s14
 8006500:	ee06 1a90 	vmov	s13, r1
 8006504:	ee66 4a05 	vmul.f32	s9, s12, s10
 8006508:	ee14 ea90 	vmov	lr, s9
 800650c:	ea02 0e0e 	and.w	lr, r2, lr
 8006510:	ee05 ea90 	vmov	s11, lr
 8006514:	eeb1 4a65 	vneg.f32	s8, s11
 8006518:	eea4 6a26 	vfma.f32	s12, s8, s13
 800651c:	ee76 6ac7 	vsub.f32	s13, s13, s14
 8006520:	ee35 7aa4 	vadd.f32	s14, s11, s9
 8006524:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8006528:	eddf 7a49 	vldr	s15, [pc, #292]	; 8006650 <__ieee754_powf+0x3dc>
 800652c:	eea4 6a26 	vfma.f32	s12, s8, s13
 8006530:	ee66 6a05 	vmul.f32	s13, s12, s10
 8006534:	ee24 6aa4 	vmul.f32	s12, s9, s9
 8006538:	ed9f 5a46 	vldr	s10, [pc, #280]	; 8006654 <__ieee754_powf+0x3e0>
 800653c:	eee6 7a05 	vfma.f32	s15, s12, s10
 8006540:	ed9f 5a45 	vldr	s10, [pc, #276]	; 8006658 <__ieee754_powf+0x3e4>
 8006544:	eea6 5a27 	vfma.f32	s10, s12, s15
 8006548:	eddf 7a38 	vldr	s15, [pc, #224]	; 800662c <__ieee754_powf+0x3b8>
 800654c:	eee6 7a05 	vfma.f32	s15, s12, s10
 8006550:	ed9f 5a42 	vldr	s10, [pc, #264]	; 800665c <__ieee754_powf+0x3e8>
 8006554:	eea6 5a27 	vfma.f32	s10, s12, s15
 8006558:	eddf 7a41 	vldr	s15, [pc, #260]	; 8006660 <__ieee754_powf+0x3ec>
 800655c:	eee6 7a05 	vfma.f32	s15, s12, s10
 8006560:	ee66 3a06 	vmul.f32	s7, s12, s12
 8006564:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 8006568:	ee27 7a26 	vmul.f32	s14, s14, s13
 800656c:	eeb0 6a45 	vmov.f32	s12, s10
 8006570:	eea3 7aa7 	vfma.f32	s14, s7, s15
 8006574:	eea5 6aa5 	vfma.f32	s12, s11, s11
 8006578:	ee36 6a07 	vadd.f32	s12, s12, s14
 800657c:	ee16 1a10 	vmov	r1, s12
 8006580:	4011      	ands	r1, r2
 8006582:	ee06 1a10 	vmov	s12, r1
 8006586:	ee76 7a45 	vsub.f32	s15, s12, s10
 800658a:	ed9f 5a36 	vldr	s10, [pc, #216]	; 8006664 <__ieee754_powf+0x3f0>
 800658e:	eee4 7a25 	vfma.f32	s15, s8, s11
 8006592:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006596:	ee67 7aa4 	vmul.f32	s15, s15, s9
 800659a:	eee6 7a26 	vfma.f32	s15, s12, s13
 800659e:	eeb0 7a67 	vmov.f32	s14, s15
 80065a2:	eea5 7a86 	vfma.f32	s14, s11, s12
 80065a6:	ee17 1a10 	vmov	r1, s14
 80065aa:	4011      	ands	r1, r2
 80065ac:	ee07 1a10 	vmov	s14, r1
 80065b0:	eea4 7a06 	vfma.f32	s14, s8, s12
 80065b4:	ee05 1a90 	vmov	s11, r1
 80065b8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80065bc:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8006668 <__ieee754_powf+0x3f4>
 80065c0:	492a      	ldr	r1, [pc, #168]	; (800666c <__ieee754_powf+0x3f8>)
 80065c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80065c6:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8006670 <__ieee754_powf+0x3fc>
 80065ca:	eee5 7a87 	vfma.f32	s15, s11, s14
 80065ce:	4439      	add	r1, r7
 80065d0:	ed91 7a00 	vldr	s14, [r1]
 80065d4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80065d8:	ee07 3a90 	vmov	s15, r3
 80065dc:	eeb0 6a47 	vmov.f32	s12, s14
 80065e0:	4b24      	ldr	r3, [pc, #144]	; (8006674 <__ieee754_powf+0x400>)
 80065e2:	eea5 6a85 	vfma.f32	s12, s11, s10
 80065e6:	443b      	add	r3, r7
 80065e8:	edd3 4a00 	vldr	s9, [r3]
 80065ec:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80065f0:	ee36 6a24 	vadd.f32	s12, s12, s9
 80065f4:	ee76 7a26 	vadd.f32	s15, s12, s13
 80065f8:	ee17 3a90 	vmov	r3, s15
 80065fc:	4013      	ands	r3, r2
 80065fe:	ee07 3a90 	vmov	s15, r3
 8006602:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006606:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800660a:	eee5 7ac5 	vfms.f32	s15, s11, s10
 800660e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006612:	e70e      	b.n	8006432 <__ieee754_powf+0x1be>
 8006614:	2401      	movs	r4, #1
 8006616:	e75c      	b.n	80064d2 <__ieee754_powf+0x25e>
 8006618:	08015c39 	.word	0x08015c39
 800661c:	00000000 	.word	0x00000000
 8006620:	3f7ffff7 	.word	0x3f7ffff7
 8006624:	7149f2ca 	.word	0x7149f2ca
 8006628:	3f800007 	.word	0x3f800007
 800662c:	3eaaaaab 	.word	0x3eaaaaab
 8006630:	3fb8aa00 	.word	0x3fb8aa00
 8006634:	3fb8aa3b 	.word	0x3fb8aa3b
 8006638:	36eca570 	.word	0x36eca570
 800663c:	4b800000 	.word	0x4b800000
 8006640:	001cc471 	.word	0x001cc471
 8006644:	005db3d6 	.word	0x005db3d6
 8006648:	08015edc 	.word	0x08015edc
 800664c:	fffff000 	.word	0xfffff000
 8006650:	3e6c3255 	.word	0x3e6c3255
 8006654:	3e53f142 	.word	0x3e53f142
 8006658:	3e8ba305 	.word	0x3e8ba305
 800665c:	3edb6db7 	.word	0x3edb6db7
 8006660:	3f19999a 	.word	0x3f19999a
 8006664:	3f763800 	.word	0x3f763800
 8006668:	3f76384f 	.word	0x3f76384f
 800666c:	08015eec 	.word	0x08015eec
 8006670:	369dc3a0 	.word	0x369dc3a0
 8006674:	08015ee4 	.word	0x08015ee4
 8006678:	3338aa3c 	.word	0x3338aa3c
 800667c:	f040 8094 	bne.w	80067a8 <__ieee754_powf+0x534>
 8006680:	ed1f 6a03 	vldr	s12, [pc, #-12]	; 8006678 <__ieee754_powf+0x404>
 8006684:	ee76 6ac7 	vsub.f32	s13, s13, s14
 8006688:	ee37 6a86 	vadd.f32	s12, s15, s12
 800668c:	eeb4 6ae6 	vcmpe.f32	s12, s13
 8006690:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006694:	f73f aef6 	bgt.w	8006484 <__ieee754_powf+0x210>
 8006698:	15db      	asrs	r3, r3, #23
 800669a:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 800669e:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 80066a2:	4103      	asrs	r3, r0
 80066a4:	4423      	add	r3, r4
 80066a6:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80066aa:	4948      	ldr	r1, [pc, #288]	; (80067cc <__ieee754_powf+0x558>)
 80066ac:	3a7f      	subs	r2, #127	; 0x7f
 80066ae:	4111      	asrs	r1, r2
 80066b0:	ea23 0101 	bic.w	r1, r3, r1
 80066b4:	f3c3 0016 	ubfx	r0, r3, #0, #23
 80066b8:	ee06 1a90 	vmov	s13, r1
 80066bc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80066c0:	f1c2 0217 	rsb	r2, r2, #23
 80066c4:	4110      	asrs	r0, r2
 80066c6:	2c00      	cmp	r4, #0
 80066c8:	ee37 7a66 	vsub.f32	s14, s14, s13
 80066cc:	bfb8      	it	lt
 80066ce:	4240      	neglt	r0, r0
 80066d0:	ee77 6a27 	vadd.f32	s13, s14, s15
 80066d4:	ed9f 6a3e 	vldr	s12, [pc, #248]	; 80067d0 <__ieee754_powf+0x55c>
 80066d8:	ee16 3a90 	vmov	r3, s13
 80066dc:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80066e0:	f023 030f 	bic.w	r3, r3, #15
 80066e4:	ee06 3a90 	vmov	s13, r3
 80066e8:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80066ec:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80066f0:	ed9f 7a38 	vldr	s14, [pc, #224]	; 80067d4 <__ieee754_powf+0x560>
 80066f4:	ee26 7a87 	vmul.f32	s14, s13, s14
 80066f8:	eea7 7a86 	vfma.f32	s14, s15, s12
 80066fc:	eef0 7a47 	vmov.f32	s15, s14
 8006700:	ed9f 7a35 	vldr	s14, [pc, #212]	; 80067d8 <__ieee754_powf+0x564>
 8006704:	eeb0 0a67 	vmov.f32	s0, s15
 8006708:	eea6 0a87 	vfma.f32	s0, s13, s14
 800670c:	eeb0 6a40 	vmov.f32	s12, s0
 8006710:	eea6 6ac7 	vfms.f32	s12, s13, s14
 8006714:	ee20 7a00 	vmul.f32	s14, s0, s0
 8006718:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800671c:	eddf 6a2f 	vldr	s13, [pc, #188]	; 80067dc <__ieee754_powf+0x568>
 8006720:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 80067e0 <__ieee754_powf+0x56c>
 8006724:	eea7 6a26 	vfma.f32	s12, s14, s13
 8006728:	eddf 6a2e 	vldr	s13, [pc, #184]	; 80067e4 <__ieee754_powf+0x570>
 800672c:	eee7 6a06 	vfma.f32	s13, s14, s12
 8006730:	ed9f 6a2d 	vldr	s12, [pc, #180]	; 80067e8 <__ieee754_powf+0x574>
 8006734:	eea7 6a26 	vfma.f32	s12, s14, s13
 8006738:	eddf 6a2c 	vldr	s13, [pc, #176]	; 80067ec <__ieee754_powf+0x578>
 800673c:	eee7 6a06 	vfma.f32	s13, s14, s12
 8006740:	eeb0 6a40 	vmov.f32	s12, s0
 8006744:	eea7 6a66 	vfms.f32	s12, s14, s13
 8006748:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800674c:	eeb0 7a46 	vmov.f32	s14, s12
 8006750:	ee77 6a66 	vsub.f32	s13, s14, s13
 8006754:	ee20 6a06 	vmul.f32	s12, s0, s12
 8006758:	eee0 7a27 	vfma.f32	s15, s0, s15
 800675c:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8006760:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006764:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8006768:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800676c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8006770:	ee10 3a10 	vmov	r3, s0
 8006774:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8006778:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800677c:	da1a      	bge.n	80067b4 <__ieee754_powf+0x540>
 800677e:	f000 ff21 	bl	80075c4 <scalbnf>
 8006782:	ee20 0a08 	vmul.f32	s0, s0, s16
 8006786:	e5c7      	b.n	8006318 <__ieee754_powf+0xa4>
 8006788:	4a19      	ldr	r2, [pc, #100]	; (80067f0 <__ieee754_powf+0x57c>)
 800678a:	4293      	cmp	r3, r2
 800678c:	dd02      	ble.n	8006794 <__ieee754_powf+0x520>
 800678e:	eddf 7a19 	vldr	s15, [pc, #100]	; 80067f4 <__ieee754_powf+0x580>
 8006792:	e679      	b.n	8006488 <__ieee754_powf+0x214>
 8006794:	d108      	bne.n	80067a8 <__ieee754_powf+0x534>
 8006796:	ee76 6ac7 	vsub.f32	s13, s13, s14
 800679a:	eef4 7ae6 	vcmpe.f32	s15, s13
 800679e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067a2:	f63f af79 	bhi.w	8006698 <__ieee754_powf+0x424>
 80067a6:	e7f2      	b.n	800678e <__ieee754_powf+0x51a>
 80067a8:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 80067ac:	f73f af74 	bgt.w	8006698 <__ieee754_powf+0x424>
 80067b0:	2000      	movs	r0, #0
 80067b2:	e78d      	b.n	80066d0 <__ieee754_powf+0x45c>
 80067b4:	ee00 3a10 	vmov	s0, r3
 80067b8:	e7e3      	b.n	8006782 <__ieee754_powf+0x50e>
 80067ba:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80067be:	e5ab      	b.n	8006318 <__ieee754_powf+0xa4>
 80067c0:	eeb0 0a68 	vmov.f32	s0, s17
 80067c4:	e5a8      	b.n	8006318 <__ieee754_powf+0xa4>
 80067c6:	eeb0 0a48 	vmov.f32	s0, s16
 80067ca:	e5a5      	b.n	8006318 <__ieee754_powf+0xa4>
 80067cc:	007fffff 	.word	0x007fffff
 80067d0:	3f317218 	.word	0x3f317218
 80067d4:	35bfbe8c 	.word	0x35bfbe8c
 80067d8:	3f317200 	.word	0x3f317200
 80067dc:	3331bb4c 	.word	0x3331bb4c
 80067e0:	b5ddea0e 	.word	0xb5ddea0e
 80067e4:	388ab355 	.word	0x388ab355
 80067e8:	bb360b61 	.word	0xbb360b61
 80067ec:	3e2aaaab 	.word	0x3e2aaaab
 80067f0:	43160000 	.word	0x43160000
 80067f4:	0da24260 	.word	0x0da24260

080067f8 <__ieee754_sqrtf>:
 80067f8:	ee10 2a10 	vmov	r2, s0
 80067fc:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8006800:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8006804:	b570      	push	{r4, r5, r6, lr}
 8006806:	d302      	bcc.n	800680e <__ieee754_sqrtf+0x16>
 8006808:	eea0 0a00 	vfma.f32	s0, s0, s0
 800680c:	bd70      	pop	{r4, r5, r6, pc}
 800680e:	b3b1      	cbz	r1, 800687e <__ieee754_sqrtf+0x86>
 8006810:	2a00      	cmp	r2, #0
 8006812:	da04      	bge.n	800681e <__ieee754_sqrtf+0x26>
 8006814:	ee70 7a40 	vsub.f32	s15, s0, s0
 8006818:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800681c:	bd70      	pop	{r4, r5, r6, pc}
 800681e:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8006822:	ea4f 53e2 	mov.w	r3, r2, asr #23
 8006826:	d204      	bcs.n	8006832 <__ieee754_sqrtf+0x3a>
 8006828:	2100      	movs	r1, #0
 800682a:	0210      	lsls	r0, r2, #8
 800682c:	d528      	bpl.n	8006880 <__ieee754_sqrtf+0x88>
 800682e:	3901      	subs	r1, #1
 8006830:	1a5b      	subs	r3, r3, r1
 8006832:	3b7f      	subs	r3, #127	; 0x7f
 8006834:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8006838:	07d9      	lsls	r1, r3, #31
 800683a:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800683e:	bf48      	it	mi
 8006840:	0052      	lslmi	r2, r2, #1
 8006842:	1059      	asrs	r1, r3, #1
 8006844:	2300      	movs	r3, #0
 8006846:	0052      	lsls	r2, r2, #1
 8006848:	2419      	movs	r4, #25
 800684a:	461e      	mov	r6, r3
 800684c:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 8006850:	1835      	adds	r5, r6, r0
 8006852:	4295      	cmp	r5, r2
 8006854:	bfde      	ittt	le
 8006856:	182e      	addle	r6, r5, r0
 8006858:	1b52      	suble	r2, r2, r5
 800685a:	181b      	addle	r3, r3, r0
 800685c:	3c01      	subs	r4, #1
 800685e:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8006862:	ea4f 0050 	mov.w	r0, r0, lsr #1
 8006866:	d1f3      	bne.n	8006850 <__ieee754_sqrtf+0x58>
 8006868:	b112      	cbz	r2, 8006870 <__ieee754_sqrtf+0x78>
 800686a:	3301      	adds	r3, #1
 800686c:	f023 0301 	bic.w	r3, r3, #1
 8006870:	105b      	asrs	r3, r3, #1
 8006872:	f103 537c 	add.w	r3, r3, #1056964608	; 0x3f000000
 8006876:	eb03 53c1 	add.w	r3, r3, r1, lsl #23
 800687a:	ee00 3a10 	vmov	s0, r3
 800687e:	bd70      	pop	{r4, r5, r6, pc}
 8006880:	0052      	lsls	r2, r2, #1
 8006882:	3101      	adds	r1, #1
 8006884:	e7d1      	b.n	800682a <__ieee754_sqrtf+0x32>
	...

08006888 <__kernel_cos>:
 8006888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800688c:	ec59 8b10 	vmov	r8, r9, d0
 8006890:	f029 4700 	bic.w	r7, r9, #2147483648	; 0x80000000
 8006894:	b085      	sub	sp, #20
 8006896:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 800689a:	ed8d 1b00 	vstr	d1, [sp]
 800689e:	da07      	bge.n	80068b0 <__kernel_cos+0x28>
 80068a0:	ee10 0a10 	vmov	r0, s0
 80068a4:	4649      	mov	r1, r9
 80068a6:	f7fa f95b 	bl	8000b60 <__aeabi_d2iz>
 80068aa:	2800      	cmp	r0, #0
 80068ac:	f000 80aa 	beq.w	8006a04 <__kernel_cos+0x17c>
 80068b0:	4642      	mov	r2, r8
 80068b2:	464b      	mov	r3, r9
 80068b4:	4640      	mov	r0, r8
 80068b6:	4649      	mov	r1, r9
 80068b8:	f7f9 fea2 	bl	8000600 <__aeabi_dmul>
 80068bc:	a359      	add	r3, pc, #356	; (adr r3, 8006a24 <__kernel_cos+0x19c>)
 80068be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068c2:	4604      	mov	r4, r0
 80068c4:	460d      	mov	r5, r1
 80068c6:	f7f9 fe9b 	bl	8000600 <__aeabi_dmul>
 80068ca:	a358      	add	r3, pc, #352	; (adr r3, 8006a2c <__kernel_cos+0x1a4>)
 80068cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068d0:	f7f9 fce4 	bl	800029c <__adddf3>
 80068d4:	4622      	mov	r2, r4
 80068d6:	462b      	mov	r3, r5
 80068d8:	f7f9 fe92 	bl	8000600 <__aeabi_dmul>
 80068dc:	a355      	add	r3, pc, #340	; (adr r3, 8006a34 <__kernel_cos+0x1ac>)
 80068de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068e2:	f7f9 fcd9 	bl	8000298 <__aeabi_dsub>
 80068e6:	4622      	mov	r2, r4
 80068e8:	462b      	mov	r3, r5
 80068ea:	f7f9 fe89 	bl	8000600 <__aeabi_dmul>
 80068ee:	a353      	add	r3, pc, #332	; (adr r3, 8006a3c <__kernel_cos+0x1b4>)
 80068f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80068f4:	f7f9 fcd2 	bl	800029c <__adddf3>
 80068f8:	4622      	mov	r2, r4
 80068fa:	462b      	mov	r3, r5
 80068fc:	f7f9 fe80 	bl	8000600 <__aeabi_dmul>
 8006900:	a350      	add	r3, pc, #320	; (adr r3, 8006a44 <__kernel_cos+0x1bc>)
 8006902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006906:	f7f9 fcc7 	bl	8000298 <__aeabi_dsub>
 800690a:	4622      	mov	r2, r4
 800690c:	462b      	mov	r3, r5
 800690e:	f7f9 fe77 	bl	8000600 <__aeabi_dmul>
 8006912:	a34e      	add	r3, pc, #312	; (adr r3, 8006a4c <__kernel_cos+0x1c4>)
 8006914:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006918:	f7f9 fcc0 	bl	800029c <__adddf3>
 800691c:	462b      	mov	r3, r5
 800691e:	4622      	mov	r2, r4
 8006920:	f7f9 fe6e 	bl	8000600 <__aeabi_dmul>
 8006924:	4b3a      	ldr	r3, [pc, #232]	; (8006a10 <__kernel_cos+0x188>)
 8006926:	429f      	cmp	r7, r3
 8006928:	4682      	mov	sl, r0
 800692a:	468b      	mov	fp, r1
 800692c:	dc2c      	bgt.n	8006988 <__kernel_cos+0x100>
 800692e:	2200      	movs	r2, #0
 8006930:	4b38      	ldr	r3, [pc, #224]	; (8006a14 <__kernel_cos+0x18c>)
 8006932:	4620      	mov	r0, r4
 8006934:	4629      	mov	r1, r5
 8006936:	f7f9 fe63 	bl	8000600 <__aeabi_dmul>
 800693a:	4652      	mov	r2, sl
 800693c:	4606      	mov	r6, r0
 800693e:	460f      	mov	r7, r1
 8006940:	465b      	mov	r3, fp
 8006942:	4620      	mov	r0, r4
 8006944:	4629      	mov	r1, r5
 8006946:	f7f9 fe5b 	bl	8000600 <__aeabi_dmul>
 800694a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800694e:	4604      	mov	r4, r0
 8006950:	460d      	mov	r5, r1
 8006952:	4640      	mov	r0, r8
 8006954:	4649      	mov	r1, r9
 8006956:	f7f9 fe53 	bl	8000600 <__aeabi_dmul>
 800695a:	4602      	mov	r2, r0
 800695c:	460b      	mov	r3, r1
 800695e:	4620      	mov	r0, r4
 8006960:	4629      	mov	r1, r5
 8006962:	f7f9 fc99 	bl	8000298 <__aeabi_dsub>
 8006966:	4602      	mov	r2, r0
 8006968:	460b      	mov	r3, r1
 800696a:	4630      	mov	r0, r6
 800696c:	4639      	mov	r1, r7
 800696e:	f7f9 fc93 	bl	8000298 <__aeabi_dsub>
 8006972:	460b      	mov	r3, r1
 8006974:	4928      	ldr	r1, [pc, #160]	; (8006a18 <__kernel_cos+0x190>)
 8006976:	4602      	mov	r2, r0
 8006978:	2000      	movs	r0, #0
 800697a:	f7f9 fc8d 	bl	8000298 <__aeabi_dsub>
 800697e:	ec41 0b10 	vmov	d0, r0, r1
 8006982:	b005      	add	sp, #20
 8006984:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006988:	4b24      	ldr	r3, [pc, #144]	; (8006a1c <__kernel_cos+0x194>)
 800698a:	4923      	ldr	r1, [pc, #140]	; (8006a18 <__kernel_cos+0x190>)
 800698c:	429f      	cmp	r7, r3
 800698e:	bfd7      	itett	le
 8006990:	f5a7 1300 	suble.w	r3, r7, #2097152	; 0x200000
 8006994:	4f22      	ldrgt	r7, [pc, #136]	; (8006a20 <__kernel_cos+0x198>)
 8006996:	2200      	movle	r2, #0
 8006998:	4616      	movle	r6, r2
 800699a:	bfd4      	ite	le
 800699c:	461f      	movle	r7, r3
 800699e:	2600      	movgt	r6, #0
 80069a0:	4632      	mov	r2, r6
 80069a2:	463b      	mov	r3, r7
 80069a4:	2000      	movs	r0, #0
 80069a6:	f7f9 fc77 	bl	8000298 <__aeabi_dsub>
 80069aa:	2200      	movs	r2, #0
 80069ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80069b0:	4b18      	ldr	r3, [pc, #96]	; (8006a14 <__kernel_cos+0x18c>)
 80069b2:	4620      	mov	r0, r4
 80069b4:	4629      	mov	r1, r5
 80069b6:	f7f9 fe23 	bl	8000600 <__aeabi_dmul>
 80069ba:	4632      	mov	r2, r6
 80069bc:	463b      	mov	r3, r7
 80069be:	f7f9 fc6b 	bl	8000298 <__aeabi_dsub>
 80069c2:	4652      	mov	r2, sl
 80069c4:	4606      	mov	r6, r0
 80069c6:	460f      	mov	r7, r1
 80069c8:	465b      	mov	r3, fp
 80069ca:	4620      	mov	r0, r4
 80069cc:	4629      	mov	r1, r5
 80069ce:	f7f9 fe17 	bl	8000600 <__aeabi_dmul>
 80069d2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80069d6:	4604      	mov	r4, r0
 80069d8:	460d      	mov	r5, r1
 80069da:	4640      	mov	r0, r8
 80069dc:	4649      	mov	r1, r9
 80069de:	f7f9 fe0f 	bl	8000600 <__aeabi_dmul>
 80069e2:	4602      	mov	r2, r0
 80069e4:	460b      	mov	r3, r1
 80069e6:	4620      	mov	r0, r4
 80069e8:	4629      	mov	r1, r5
 80069ea:	f7f9 fc55 	bl	8000298 <__aeabi_dsub>
 80069ee:	4602      	mov	r2, r0
 80069f0:	460b      	mov	r3, r1
 80069f2:	4630      	mov	r0, r6
 80069f4:	4639      	mov	r1, r7
 80069f6:	f7f9 fc4f 	bl	8000298 <__aeabi_dsub>
 80069fa:	4602      	mov	r2, r0
 80069fc:	460b      	mov	r3, r1
 80069fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a02:	e7ba      	b.n	800697a <__kernel_cos+0xf2>
 8006a04:	2000      	movs	r0, #0
 8006a06:	4904      	ldr	r1, [pc, #16]	; (8006a18 <__kernel_cos+0x190>)
 8006a08:	e7b9      	b.n	800697e <__kernel_cos+0xf6>
 8006a0a:	bf00      	nop
 8006a0c:	f3af 8000 	nop.w
 8006a10:	3fd33332 	.word	0x3fd33332
 8006a14:	3fe00000 	.word	0x3fe00000
 8006a18:	3ff00000 	.word	0x3ff00000
 8006a1c:	3fe90000 	.word	0x3fe90000
 8006a20:	3fd20000 	.word	0x3fd20000
 8006a24:	be8838d4 	.word	0xbe8838d4
 8006a28:	bda8fae9 	.word	0xbda8fae9
 8006a2c:	bdb4b1c4 	.word	0xbdb4b1c4
 8006a30:	3e21ee9e 	.word	0x3e21ee9e
 8006a34:	809c52ad 	.word	0x809c52ad
 8006a38:	3e927e4f 	.word	0x3e927e4f
 8006a3c:	19cb1590 	.word	0x19cb1590
 8006a40:	3efa01a0 	.word	0x3efa01a0
 8006a44:	16c15177 	.word	0x16c15177
 8006a48:	3f56c16c 	.word	0x3f56c16c
 8006a4c:	5555554c 	.word	0x5555554c
 8006a50:	3fa55555 	.word	0x3fa55555
 8006a54:	00000000 	.word	0x00000000

08006a58 <__kernel_rem_pio2>:
 8006a58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a5c:	ed2d 8b02 	vpush	{d8}
 8006a60:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8006a64:	1ed4      	subs	r4, r2, #3
 8006a66:	9306      	str	r3, [sp, #24]
 8006a68:	9102      	str	r1, [sp, #8]
 8006a6a:	4bc3      	ldr	r3, [pc, #780]	; (8006d78 <__kernel_rem_pio2+0x320>)
 8006a6c:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8006a6e:	9009      	str	r0, [sp, #36]	; 0x24
 8006a70:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006a74:	9300      	str	r3, [sp, #0]
 8006a76:	9b06      	ldr	r3, [sp, #24]
 8006a78:	3b01      	subs	r3, #1
 8006a7a:	9304      	str	r3, [sp, #16]
 8006a7c:	2318      	movs	r3, #24
 8006a7e:	fb94 f4f3 	sdiv	r4, r4, r3
 8006a82:	f06f 0317 	mvn.w	r3, #23
 8006a86:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8006a8a:	fb04 3303 	mla	r3, r4, r3, r3
 8006a8e:	eb03 0a02 	add.w	sl, r3, r2
 8006a92:	9b00      	ldr	r3, [sp, #0]
 8006a94:	9a04      	ldr	r2, [sp, #16]
 8006a96:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 8006d68 <__kernel_rem_pio2+0x310>
 8006a9a:	eb03 0802 	add.w	r8, r3, r2
 8006a9e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8006aa0:	1aa7      	subs	r7, r4, r2
 8006aa2:	ae20      	add	r6, sp, #128	; 0x80
 8006aa4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8006aa8:	2500      	movs	r5, #0
 8006aaa:	4545      	cmp	r5, r8
 8006aac:	dd13      	ble.n	8006ad6 <__kernel_rem_pio2+0x7e>
 8006aae:	ed9f 8bae 	vldr	d8, [pc, #696]	; 8006d68 <__kernel_rem_pio2+0x310>
 8006ab2:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8006ab6:	2600      	movs	r6, #0
 8006ab8:	9b00      	ldr	r3, [sp, #0]
 8006aba:	429e      	cmp	r6, r3
 8006abc:	dc32      	bgt.n	8006b24 <__kernel_rem_pio2+0xcc>
 8006abe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ac0:	9303      	str	r3, [sp, #12]
 8006ac2:	9b06      	ldr	r3, [sp, #24]
 8006ac4:	199d      	adds	r5, r3, r6
 8006ac6:	ab20      	add	r3, sp, #128	; 0x80
 8006ac8:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8006acc:	9308      	str	r3, [sp, #32]
 8006ace:	ec59 8b18 	vmov	r8, r9, d8
 8006ad2:	2700      	movs	r7, #0
 8006ad4:	e01f      	b.n	8006b16 <__kernel_rem_pio2+0xbe>
 8006ad6:	42ef      	cmn	r7, r5
 8006ad8:	d407      	bmi.n	8006aea <__kernel_rem_pio2+0x92>
 8006ada:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8006ade:	f7f9 fd29 	bl	8000534 <__aeabi_i2d>
 8006ae2:	e8e6 0102 	strd	r0, r1, [r6], #8
 8006ae6:	3501      	adds	r5, #1
 8006ae8:	e7df      	b.n	8006aaa <__kernel_rem_pio2+0x52>
 8006aea:	ec51 0b18 	vmov	r0, r1, d8
 8006aee:	e7f8      	b.n	8006ae2 <__kernel_rem_pio2+0x8a>
 8006af0:	9908      	ldr	r1, [sp, #32]
 8006af2:	9d03      	ldr	r5, [sp, #12]
 8006af4:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8006af8:	9108      	str	r1, [sp, #32]
 8006afa:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8006afe:	9503      	str	r5, [sp, #12]
 8006b00:	f7f9 fd7e 	bl	8000600 <__aeabi_dmul>
 8006b04:	4602      	mov	r2, r0
 8006b06:	460b      	mov	r3, r1
 8006b08:	4640      	mov	r0, r8
 8006b0a:	4649      	mov	r1, r9
 8006b0c:	f7f9 fbc6 	bl	800029c <__adddf3>
 8006b10:	3701      	adds	r7, #1
 8006b12:	4680      	mov	r8, r0
 8006b14:	4689      	mov	r9, r1
 8006b16:	9b04      	ldr	r3, [sp, #16]
 8006b18:	429f      	cmp	r7, r3
 8006b1a:	dde9      	ble.n	8006af0 <__kernel_rem_pio2+0x98>
 8006b1c:	e8eb 8902 	strd	r8, r9, [fp], #8
 8006b20:	3601      	adds	r6, #1
 8006b22:	e7c9      	b.n	8006ab8 <__kernel_rem_pio2+0x60>
 8006b24:	9b00      	ldr	r3, [sp, #0]
 8006b26:	9f00      	ldr	r7, [sp, #0]
 8006b28:	aa0c      	add	r2, sp, #48	; 0x30
 8006b2a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006b2e:	930b      	str	r3, [sp, #44]	; 0x2c
 8006b30:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8006b32:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8006b36:	930a      	str	r3, [sp, #40]	; 0x28
 8006b38:	ab98      	add	r3, sp, #608	; 0x260
 8006b3a:	f107 5b00 	add.w	fp, r7, #536870912	; 0x20000000
 8006b3e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006b42:	f10b 3bff 	add.w	fp, fp, #4294967295
 8006b46:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8006b4a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006b4e:	9308      	str	r3, [sp, #32]
 8006b50:	9a08      	ldr	r2, [sp, #32]
 8006b52:	ab98      	add	r3, sp, #608	; 0x260
 8006b54:	4413      	add	r3, r2
 8006b56:	f1a3 0b98 	sub.w	fp, r3, #152	; 0x98
 8006b5a:	2600      	movs	r6, #0
 8006b5c:	1bbb      	subs	r3, r7, r6
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	dc77      	bgt.n	8006c52 <__kernel_rem_pio2+0x1fa>
 8006b62:	ec49 8b10 	vmov	d0, r8, r9
 8006b66:	4650      	mov	r0, sl
 8006b68:	f000 fc9a 	bl	80074a0 <scalbn>
 8006b6c:	ec55 4b10 	vmov	r4, r5, d0
 8006b70:	2200      	movs	r2, #0
 8006b72:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8006b76:	ee10 0a10 	vmov	r0, s0
 8006b7a:	4629      	mov	r1, r5
 8006b7c:	f7f9 fd40 	bl	8000600 <__aeabi_dmul>
 8006b80:	ec41 0b10 	vmov	d0, r0, r1
 8006b84:	f000 fb7c 	bl	8007280 <floor>
 8006b88:	2200      	movs	r2, #0
 8006b8a:	ec51 0b10 	vmov	r0, r1, d0
 8006b8e:	4b7b      	ldr	r3, [pc, #492]	; (8006d7c <__kernel_rem_pio2+0x324>)
 8006b90:	f7f9 fd36 	bl	8000600 <__aeabi_dmul>
 8006b94:	4602      	mov	r2, r0
 8006b96:	460b      	mov	r3, r1
 8006b98:	4620      	mov	r0, r4
 8006b9a:	4629      	mov	r1, r5
 8006b9c:	f7f9 fb7c 	bl	8000298 <__aeabi_dsub>
 8006ba0:	460d      	mov	r5, r1
 8006ba2:	4604      	mov	r4, r0
 8006ba4:	f7f9 ffdc 	bl	8000b60 <__aeabi_d2iz>
 8006ba8:	9003      	str	r0, [sp, #12]
 8006baa:	f7f9 fcc3 	bl	8000534 <__aeabi_i2d>
 8006bae:	4602      	mov	r2, r0
 8006bb0:	460b      	mov	r3, r1
 8006bb2:	4620      	mov	r0, r4
 8006bb4:	4629      	mov	r1, r5
 8006bb6:	f7f9 fb6f 	bl	8000298 <__aeabi_dsub>
 8006bba:	f1ba 0f00 	cmp.w	sl, #0
 8006bbe:	4680      	mov	r8, r0
 8006bc0:	4689      	mov	r9, r1
 8006bc2:	dd6b      	ble.n	8006c9c <__kernel_rem_pio2+0x244>
 8006bc4:	1e7a      	subs	r2, r7, #1
 8006bc6:	ab0c      	add	r3, sp, #48	; 0x30
 8006bc8:	f1ca 0118 	rsb	r1, sl, #24
 8006bcc:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8006bd0:	9c03      	ldr	r4, [sp, #12]
 8006bd2:	fa40 f301 	asr.w	r3, r0, r1
 8006bd6:	441c      	add	r4, r3
 8006bd8:	408b      	lsls	r3, r1
 8006bda:	1ac0      	subs	r0, r0, r3
 8006bdc:	ab0c      	add	r3, sp, #48	; 0x30
 8006bde:	9403      	str	r4, [sp, #12]
 8006be0:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8006be4:	f1ca 0317 	rsb	r3, sl, #23
 8006be8:	fa40 fb03 	asr.w	fp, r0, r3
 8006bec:	f1bb 0f00 	cmp.w	fp, #0
 8006bf0:	dd62      	ble.n	8006cb8 <__kernel_rem_pio2+0x260>
 8006bf2:	9b03      	ldr	r3, [sp, #12]
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	3301      	adds	r3, #1
 8006bf8:	9303      	str	r3, [sp, #12]
 8006bfa:	4614      	mov	r4, r2
 8006bfc:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8006c00:	4297      	cmp	r7, r2
 8006c02:	f300 8089 	bgt.w	8006d18 <__kernel_rem_pio2+0x2c0>
 8006c06:	f1ba 0f00 	cmp.w	sl, #0
 8006c0a:	dd07      	ble.n	8006c1c <__kernel_rem_pio2+0x1c4>
 8006c0c:	f1ba 0f01 	cmp.w	sl, #1
 8006c10:	f000 8096 	beq.w	8006d40 <__kernel_rem_pio2+0x2e8>
 8006c14:	f1ba 0f02 	cmp.w	sl, #2
 8006c18:	f000 809c 	beq.w	8006d54 <__kernel_rem_pio2+0x2fc>
 8006c1c:	f1bb 0f02 	cmp.w	fp, #2
 8006c20:	d14a      	bne.n	8006cb8 <__kernel_rem_pio2+0x260>
 8006c22:	4642      	mov	r2, r8
 8006c24:	464b      	mov	r3, r9
 8006c26:	2000      	movs	r0, #0
 8006c28:	4955      	ldr	r1, [pc, #340]	; (8006d80 <__kernel_rem_pio2+0x328>)
 8006c2a:	f7f9 fb35 	bl	8000298 <__aeabi_dsub>
 8006c2e:	4680      	mov	r8, r0
 8006c30:	4689      	mov	r9, r1
 8006c32:	2c00      	cmp	r4, #0
 8006c34:	d040      	beq.n	8006cb8 <__kernel_rem_pio2+0x260>
 8006c36:	4650      	mov	r0, sl
 8006c38:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 8006d70 <__kernel_rem_pio2+0x318>
 8006c3c:	f000 fc30 	bl	80074a0 <scalbn>
 8006c40:	4640      	mov	r0, r8
 8006c42:	4649      	mov	r1, r9
 8006c44:	ec53 2b10 	vmov	r2, r3, d0
 8006c48:	f7f9 fb26 	bl	8000298 <__aeabi_dsub>
 8006c4c:	4680      	mov	r8, r0
 8006c4e:	4689      	mov	r9, r1
 8006c50:	e032      	b.n	8006cb8 <__kernel_rem_pio2+0x260>
 8006c52:	2200      	movs	r2, #0
 8006c54:	4b4b      	ldr	r3, [pc, #300]	; (8006d84 <__kernel_rem_pio2+0x32c>)
 8006c56:	4640      	mov	r0, r8
 8006c58:	4649      	mov	r1, r9
 8006c5a:	f7f9 fcd1 	bl	8000600 <__aeabi_dmul>
 8006c5e:	f7f9 ff7f 	bl	8000b60 <__aeabi_d2iz>
 8006c62:	f7f9 fc67 	bl	8000534 <__aeabi_i2d>
 8006c66:	2200      	movs	r2, #0
 8006c68:	4b47      	ldr	r3, [pc, #284]	; (8006d88 <__kernel_rem_pio2+0x330>)
 8006c6a:	4604      	mov	r4, r0
 8006c6c:	460d      	mov	r5, r1
 8006c6e:	f7f9 fcc7 	bl	8000600 <__aeabi_dmul>
 8006c72:	4602      	mov	r2, r0
 8006c74:	460b      	mov	r3, r1
 8006c76:	4640      	mov	r0, r8
 8006c78:	4649      	mov	r1, r9
 8006c7a:	f7f9 fb0d 	bl	8000298 <__aeabi_dsub>
 8006c7e:	f7f9 ff6f 	bl	8000b60 <__aeabi_d2iz>
 8006c82:	ab0c      	add	r3, sp, #48	; 0x30
 8006c84:	4629      	mov	r1, r5
 8006c86:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 8006c8a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8006c8e:	4620      	mov	r0, r4
 8006c90:	f7f9 fb04 	bl	800029c <__adddf3>
 8006c94:	3601      	adds	r6, #1
 8006c96:	4680      	mov	r8, r0
 8006c98:	4689      	mov	r9, r1
 8006c9a:	e75f      	b.n	8006b5c <__kernel_rem_pio2+0x104>
 8006c9c:	d106      	bne.n	8006cac <__kernel_rem_pio2+0x254>
 8006c9e:	1e7b      	subs	r3, r7, #1
 8006ca0:	aa0c      	add	r2, sp, #48	; 0x30
 8006ca2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8006ca6:	ea4f 5be0 	mov.w	fp, r0, asr #23
 8006caa:	e79f      	b.n	8006bec <__kernel_rem_pio2+0x194>
 8006cac:	2200      	movs	r2, #0
 8006cae:	4b37      	ldr	r3, [pc, #220]	; (8006d8c <__kernel_rem_pio2+0x334>)
 8006cb0:	f7f9 ff2c 	bl	8000b0c <__aeabi_dcmpge>
 8006cb4:	bb68      	cbnz	r0, 8006d12 <__kernel_rem_pio2+0x2ba>
 8006cb6:	4683      	mov	fp, r0
 8006cb8:	2200      	movs	r2, #0
 8006cba:	2300      	movs	r3, #0
 8006cbc:	4640      	mov	r0, r8
 8006cbe:	4649      	mov	r1, r9
 8006cc0:	f7f9 ff06 	bl	8000ad0 <__aeabi_dcmpeq>
 8006cc4:	2800      	cmp	r0, #0
 8006cc6:	f000 80c1 	beq.w	8006e4c <__kernel_rem_pio2+0x3f4>
 8006cca:	1e7c      	subs	r4, r7, #1
 8006ccc:	4623      	mov	r3, r4
 8006cce:	2200      	movs	r2, #0
 8006cd0:	9900      	ldr	r1, [sp, #0]
 8006cd2:	428b      	cmp	r3, r1
 8006cd4:	da5c      	bge.n	8006d90 <__kernel_rem_pio2+0x338>
 8006cd6:	2a00      	cmp	r2, #0
 8006cd8:	f040 808b 	bne.w	8006df2 <__kernel_rem_pio2+0x39a>
 8006cdc:	2401      	movs	r4, #1
 8006cde:	f06f 0203 	mvn.w	r2, #3
 8006ce2:	fb02 f304 	mul.w	r3, r2, r4
 8006ce6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006ce8:	58cb      	ldr	r3, [r1, r3]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d056      	beq.n	8006d9c <__kernel_rem_pio2+0x344>
 8006cee:	9b08      	ldr	r3, [sp, #32]
 8006cf0:	aa98      	add	r2, sp, #608	; 0x260
 8006cf2:	4413      	add	r3, r2
 8006cf4:	f1a3 0b90 	sub.w	fp, r3, #144	; 0x90
 8006cf8:	9b06      	ldr	r3, [sp, #24]
 8006cfa:	19dd      	adds	r5, r3, r7
 8006cfc:	ab20      	add	r3, sp, #128	; 0x80
 8006cfe:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8006d02:	19e3      	adds	r3, r4, r7
 8006d04:	1c7e      	adds	r6, r7, #1
 8006d06:	9303      	str	r3, [sp, #12]
 8006d08:	9b03      	ldr	r3, [sp, #12]
 8006d0a:	429e      	cmp	r6, r3
 8006d0c:	dd48      	ble.n	8006da0 <__kernel_rem_pio2+0x348>
 8006d0e:	461f      	mov	r7, r3
 8006d10:	e712      	b.n	8006b38 <__kernel_rem_pio2+0xe0>
 8006d12:	f04f 0b02 	mov.w	fp, #2
 8006d16:	e76c      	b.n	8006bf2 <__kernel_rem_pio2+0x19a>
 8006d18:	ab0c      	add	r3, sp, #48	; 0x30
 8006d1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d1e:	b94c      	cbnz	r4, 8006d34 <__kernel_rem_pio2+0x2dc>
 8006d20:	b12b      	cbz	r3, 8006d2e <__kernel_rem_pio2+0x2d6>
 8006d22:	a80c      	add	r0, sp, #48	; 0x30
 8006d24:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8006d28:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8006d2c:	2301      	movs	r3, #1
 8006d2e:	3201      	adds	r2, #1
 8006d30:	461c      	mov	r4, r3
 8006d32:	e765      	b.n	8006c00 <__kernel_rem_pio2+0x1a8>
 8006d34:	a80c      	add	r0, sp, #48	; 0x30
 8006d36:	1acb      	subs	r3, r1, r3
 8006d38:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8006d3c:	4623      	mov	r3, r4
 8006d3e:	e7f6      	b.n	8006d2e <__kernel_rem_pio2+0x2d6>
 8006d40:	1e7a      	subs	r2, r7, #1
 8006d42:	ab0c      	add	r3, sp, #48	; 0x30
 8006d44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d48:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8006d4c:	a90c      	add	r1, sp, #48	; 0x30
 8006d4e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8006d52:	e763      	b.n	8006c1c <__kernel_rem_pio2+0x1c4>
 8006d54:	1e7a      	subs	r2, r7, #1
 8006d56:	ab0c      	add	r3, sp, #48	; 0x30
 8006d58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006d5c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8006d60:	e7f4      	b.n	8006d4c <__kernel_rem_pio2+0x2f4>
 8006d62:	bf00      	nop
 8006d64:	f3af 8000 	nop.w
	...
 8006d74:	3ff00000 	.word	0x3ff00000
 8006d78:	08015f38 	.word	0x08015f38
 8006d7c:	40200000 	.word	0x40200000
 8006d80:	3ff00000 	.word	0x3ff00000
 8006d84:	3e700000 	.word	0x3e700000
 8006d88:	41700000 	.word	0x41700000
 8006d8c:	3fe00000 	.word	0x3fe00000
 8006d90:	a90c      	add	r1, sp, #48	; 0x30
 8006d92:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8006d96:	3b01      	subs	r3, #1
 8006d98:	430a      	orrs	r2, r1
 8006d9a:	e799      	b.n	8006cd0 <__kernel_rem_pio2+0x278>
 8006d9c:	3401      	adds	r4, #1
 8006d9e:	e7a0      	b.n	8006ce2 <__kernel_rem_pio2+0x28a>
 8006da0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006da2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8006da6:	f7f9 fbc5 	bl	8000534 <__aeabi_i2d>
 8006daa:	e8e5 0102 	strd	r0, r1, [r5], #8
 8006dae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006db0:	9508      	str	r5, [sp, #32]
 8006db2:	461c      	mov	r4, r3
 8006db4:	2700      	movs	r7, #0
 8006db6:	f04f 0800 	mov.w	r8, #0
 8006dba:	f04f 0900 	mov.w	r9, #0
 8006dbe:	9b04      	ldr	r3, [sp, #16]
 8006dc0:	429f      	cmp	r7, r3
 8006dc2:	dd03      	ble.n	8006dcc <__kernel_rem_pio2+0x374>
 8006dc4:	e8eb 8902 	strd	r8, r9, [fp], #8
 8006dc8:	3601      	adds	r6, #1
 8006dca:	e79d      	b.n	8006d08 <__kernel_rem_pio2+0x2b0>
 8006dcc:	9908      	ldr	r1, [sp, #32]
 8006dce:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8006dd2:	9108      	str	r1, [sp, #32]
 8006dd4:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8006dd8:	f7f9 fc12 	bl	8000600 <__aeabi_dmul>
 8006ddc:	4602      	mov	r2, r0
 8006dde:	460b      	mov	r3, r1
 8006de0:	4640      	mov	r0, r8
 8006de2:	4649      	mov	r1, r9
 8006de4:	f7f9 fa5a 	bl	800029c <__adddf3>
 8006de8:	3701      	adds	r7, #1
 8006dea:	4680      	mov	r8, r0
 8006dec:	4689      	mov	r9, r1
 8006dee:	e7e6      	b.n	8006dbe <__kernel_rem_pio2+0x366>
 8006df0:	3c01      	subs	r4, #1
 8006df2:	ab0c      	add	r3, sp, #48	; 0x30
 8006df4:	f1aa 0a18 	sub.w	sl, sl, #24
 8006df8:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d0f7      	beq.n	8006df0 <__kernel_rem_pio2+0x398>
 8006e00:	4650      	mov	r0, sl
 8006e02:	ed9f 0bb5 	vldr	d0, [pc, #724]	; 80070d8 <__kernel_rem_pio2+0x680>
 8006e06:	f000 fb4b 	bl	80074a0 <scalbn>
 8006e0a:	00e5      	lsls	r5, r4, #3
 8006e0c:	ab98      	add	r3, sp, #608	; 0x260
 8006e0e:	eb03 0905 	add.w	r9, r3, r5
 8006e12:	ec57 6b10 	vmov	r6, r7, d0
 8006e16:	f1a9 0998 	sub.w	r9, r9, #152	; 0x98
 8006e1a:	46a0      	mov	r8, r4
 8006e1c:	f1b8 0f00 	cmp.w	r8, #0
 8006e20:	da4d      	bge.n	8006ebe <__kernel_rem_pio2+0x466>
 8006e22:	ed9f 8baf 	vldr	d8, [pc, #700]	; 80070e0 <__kernel_rem_pio2+0x688>
 8006e26:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	9304      	str	r3, [sp, #16]
 8006e2e:	4657      	mov	r7, sl
 8006e30:	9b04      	ldr	r3, [sp, #16]
 8006e32:	ebb4 0903 	subs.w	r9, r4, r3
 8006e36:	d476      	bmi.n	8006f26 <__kernel_rem_pio2+0x4ce>
 8006e38:	4bab      	ldr	r3, [pc, #684]	; (80070e8 <__kernel_rem_pio2+0x690>)
 8006e3a:	461e      	mov	r6, r3
 8006e3c:	ab70      	add	r3, sp, #448	; 0x1c0
 8006e3e:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8006e42:	ed8d 8b06 	vstr	d8, [sp, #24]
 8006e46:	f04f 0800 	mov.w	r8, #0
 8006e4a:	e05e      	b.n	8006f0a <__kernel_rem_pio2+0x4b2>
 8006e4c:	f1ca 0000 	rsb	r0, sl, #0
 8006e50:	ec49 8b10 	vmov	d0, r8, r9
 8006e54:	f000 fb24 	bl	80074a0 <scalbn>
 8006e58:	ec55 4b10 	vmov	r4, r5, d0
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	4ba3      	ldr	r3, [pc, #652]	; (80070ec <__kernel_rem_pio2+0x694>)
 8006e60:	ee10 0a10 	vmov	r0, s0
 8006e64:	4629      	mov	r1, r5
 8006e66:	f7f9 fe51 	bl	8000b0c <__aeabi_dcmpge>
 8006e6a:	b1f8      	cbz	r0, 8006eac <__kernel_rem_pio2+0x454>
 8006e6c:	2200      	movs	r2, #0
 8006e6e:	4ba0      	ldr	r3, [pc, #640]	; (80070f0 <__kernel_rem_pio2+0x698>)
 8006e70:	4620      	mov	r0, r4
 8006e72:	4629      	mov	r1, r5
 8006e74:	f7f9 fbc4 	bl	8000600 <__aeabi_dmul>
 8006e78:	f7f9 fe72 	bl	8000b60 <__aeabi_d2iz>
 8006e7c:	4606      	mov	r6, r0
 8006e7e:	f7f9 fb59 	bl	8000534 <__aeabi_i2d>
 8006e82:	2200      	movs	r2, #0
 8006e84:	4b99      	ldr	r3, [pc, #612]	; (80070ec <__kernel_rem_pio2+0x694>)
 8006e86:	f7f9 fbbb 	bl	8000600 <__aeabi_dmul>
 8006e8a:	460b      	mov	r3, r1
 8006e8c:	4602      	mov	r2, r0
 8006e8e:	4629      	mov	r1, r5
 8006e90:	4620      	mov	r0, r4
 8006e92:	f7f9 fa01 	bl	8000298 <__aeabi_dsub>
 8006e96:	f7f9 fe63 	bl	8000b60 <__aeabi_d2iz>
 8006e9a:	1c7c      	adds	r4, r7, #1
 8006e9c:	ab0c      	add	r3, sp, #48	; 0x30
 8006e9e:	f10a 0a18 	add.w	sl, sl, #24
 8006ea2:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8006ea6:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 8006eaa:	e7a9      	b.n	8006e00 <__kernel_rem_pio2+0x3a8>
 8006eac:	4620      	mov	r0, r4
 8006eae:	4629      	mov	r1, r5
 8006eb0:	f7f9 fe56 	bl	8000b60 <__aeabi_d2iz>
 8006eb4:	ab0c      	add	r3, sp, #48	; 0x30
 8006eb6:	463c      	mov	r4, r7
 8006eb8:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8006ebc:	e7a0      	b.n	8006e00 <__kernel_rem_pio2+0x3a8>
 8006ebe:	ab0c      	add	r3, sp, #48	; 0x30
 8006ec0:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8006ec4:	f7f9 fb36 	bl	8000534 <__aeabi_i2d>
 8006ec8:	4632      	mov	r2, r6
 8006eca:	463b      	mov	r3, r7
 8006ecc:	f7f9 fb98 	bl	8000600 <__aeabi_dmul>
 8006ed0:	2200      	movs	r2, #0
 8006ed2:	e969 0102 	strd	r0, r1, [r9, #-8]!
 8006ed6:	4b86      	ldr	r3, [pc, #536]	; (80070f0 <__kernel_rem_pio2+0x698>)
 8006ed8:	4630      	mov	r0, r6
 8006eda:	4639      	mov	r1, r7
 8006edc:	f7f9 fb90 	bl	8000600 <__aeabi_dmul>
 8006ee0:	f108 38ff 	add.w	r8, r8, #4294967295
 8006ee4:	4606      	mov	r6, r0
 8006ee6:	460f      	mov	r7, r1
 8006ee8:	e798      	b.n	8006e1c <__kernel_rem_pio2+0x3c4>
 8006eea:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8006eee:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 8006ef2:	f7f9 fb85 	bl	8000600 <__aeabi_dmul>
 8006ef6:	4602      	mov	r2, r0
 8006ef8:	460b      	mov	r3, r1
 8006efa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006efe:	f7f9 f9cd 	bl	800029c <__adddf3>
 8006f02:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006f06:	f108 0801 	add.w	r8, r8, #1
 8006f0a:	9b00      	ldr	r3, [sp, #0]
 8006f0c:	4598      	cmp	r8, r3
 8006f0e:	dc02      	bgt.n	8006f16 <__kernel_rem_pio2+0x4be>
 8006f10:	9b04      	ldr	r3, [sp, #16]
 8006f12:	4598      	cmp	r8, r3
 8006f14:	dde9      	ble.n	8006eea <__kernel_rem_pio2+0x492>
 8006f16:	9b04      	ldr	r3, [sp, #16]
 8006f18:	ed9d 7b06 	vldr	d7, [sp, #24]
 8006f1c:	3301      	adds	r3, #1
 8006f1e:	ecaa 7b02 	vstmia	sl!, {d7}
 8006f22:	9304      	str	r3, [sp, #16]
 8006f24:	e784      	b.n	8006e30 <__kernel_rem_pio2+0x3d8>
 8006f26:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8006f28:	2b03      	cmp	r3, #3
 8006f2a:	d85d      	bhi.n	8006fe8 <__kernel_rem_pio2+0x590>
 8006f2c:	e8df f003 	tbb	[pc, r3]
 8006f30:	0226264b 	.word	0x0226264b
 8006f34:	ab98      	add	r3, sp, #608	; 0x260
 8006f36:	441d      	add	r5, r3
 8006f38:	f5a5 759c 	sub.w	r5, r5, #312	; 0x138
 8006f3c:	462e      	mov	r6, r5
 8006f3e:	46a2      	mov	sl, r4
 8006f40:	f1ba 0f00 	cmp.w	sl, #0
 8006f44:	dc6e      	bgt.n	8007024 <__kernel_rem_pio2+0x5cc>
 8006f46:	462e      	mov	r6, r5
 8006f48:	46a2      	mov	sl, r4
 8006f4a:	f1ba 0f01 	cmp.w	sl, #1
 8006f4e:	f300 808a 	bgt.w	8007066 <__kernel_rem_pio2+0x60e>
 8006f52:	2000      	movs	r0, #0
 8006f54:	2100      	movs	r1, #0
 8006f56:	2c01      	cmp	r4, #1
 8006f58:	f300 80a6 	bgt.w	80070a8 <__kernel_rem_pio2+0x650>
 8006f5c:	f1bb 0f00 	cmp.w	fp, #0
 8006f60:	f040 80a8 	bne.w	80070b4 <__kernel_rem_pio2+0x65c>
 8006f64:	e9dd 2348 	ldrd	r2, r3, [sp, #288]	; 0x120
 8006f68:	9c02      	ldr	r4, [sp, #8]
 8006f6a:	e9c4 2300 	strd	r2, r3, [r4]
 8006f6e:	e9dd 234a 	ldrd	r2, r3, [sp, #296]	; 0x128
 8006f72:	e9c4 0104 	strd	r0, r1, [r4, #16]
 8006f76:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8006f7a:	e035      	b.n	8006fe8 <__kernel_rem_pio2+0x590>
 8006f7c:	3508      	adds	r5, #8
 8006f7e:	ab48      	add	r3, sp, #288	; 0x120
 8006f80:	441d      	add	r5, r3
 8006f82:	4626      	mov	r6, r4
 8006f84:	2000      	movs	r0, #0
 8006f86:	2100      	movs	r1, #0
 8006f88:	2e00      	cmp	r6, #0
 8006f8a:	da3c      	bge.n	8007006 <__kernel_rem_pio2+0x5ae>
 8006f8c:	f1bb 0f00 	cmp.w	fp, #0
 8006f90:	d03f      	beq.n	8007012 <__kernel_rem_pio2+0x5ba>
 8006f92:	4602      	mov	r2, r0
 8006f94:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006f98:	9d02      	ldr	r5, [sp, #8]
 8006f9a:	e9c5 2300 	strd	r2, r3, [r5]
 8006f9e:	4602      	mov	r2, r0
 8006fa0:	460b      	mov	r3, r1
 8006fa2:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8006fa6:	f7f9 f977 	bl	8000298 <__aeabi_dsub>
 8006faa:	ae4a      	add	r6, sp, #296	; 0x128
 8006fac:	2501      	movs	r5, #1
 8006fae:	42ac      	cmp	r4, r5
 8006fb0:	da32      	bge.n	8007018 <__kernel_rem_pio2+0x5c0>
 8006fb2:	f1bb 0f00 	cmp.w	fp, #0
 8006fb6:	d002      	beq.n	8006fbe <__kernel_rem_pio2+0x566>
 8006fb8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006fbc:	4619      	mov	r1, r3
 8006fbe:	9b02      	ldr	r3, [sp, #8]
 8006fc0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8006fc4:	e010      	b.n	8006fe8 <__kernel_rem_pio2+0x590>
 8006fc6:	ab98      	add	r3, sp, #608	; 0x260
 8006fc8:	441d      	add	r5, r3
 8006fca:	f5a5 759c 	sub.w	r5, r5, #312	; 0x138
 8006fce:	2000      	movs	r0, #0
 8006fd0:	2100      	movs	r1, #0
 8006fd2:	2c00      	cmp	r4, #0
 8006fd4:	da11      	bge.n	8006ffa <__kernel_rem_pio2+0x5a2>
 8006fd6:	f1bb 0f00 	cmp.w	fp, #0
 8006fda:	d002      	beq.n	8006fe2 <__kernel_rem_pio2+0x58a>
 8006fdc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006fe0:	4619      	mov	r1, r3
 8006fe2:	9b02      	ldr	r3, [sp, #8]
 8006fe4:	e9c3 0100 	strd	r0, r1, [r3]
 8006fe8:	9b03      	ldr	r3, [sp, #12]
 8006fea:	f003 0007 	and.w	r0, r3, #7
 8006fee:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8006ff2:	ecbd 8b02 	vpop	{d8}
 8006ff6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ffa:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8006ffe:	f7f9 f94d 	bl	800029c <__adddf3>
 8007002:	3c01      	subs	r4, #1
 8007004:	e7e5      	b.n	8006fd2 <__kernel_rem_pio2+0x57a>
 8007006:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800700a:	f7f9 f947 	bl	800029c <__adddf3>
 800700e:	3e01      	subs	r6, #1
 8007010:	e7ba      	b.n	8006f88 <__kernel_rem_pio2+0x530>
 8007012:	4602      	mov	r2, r0
 8007014:	460b      	mov	r3, r1
 8007016:	e7bf      	b.n	8006f98 <__kernel_rem_pio2+0x540>
 8007018:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800701c:	f7f9 f93e 	bl	800029c <__adddf3>
 8007020:	3501      	adds	r5, #1
 8007022:	e7c4      	b.n	8006fae <__kernel_rem_pio2+0x556>
 8007024:	ed16 7b02 	vldr	d7, [r6, #-8]
 8007028:	e956 8904 	ldrd	r8, r9, [r6, #-16]
 800702c:	ec53 2b17 	vmov	r2, r3, d7
 8007030:	4640      	mov	r0, r8
 8007032:	4649      	mov	r1, r9
 8007034:	ed8d 7b00 	vstr	d7, [sp]
 8007038:	f7f9 f930 	bl	800029c <__adddf3>
 800703c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007040:	4602      	mov	r2, r0
 8007042:	460b      	mov	r3, r1
 8007044:	4640      	mov	r0, r8
 8007046:	4649      	mov	r1, r9
 8007048:	f7f9 f926 	bl	8000298 <__aeabi_dsub>
 800704c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007050:	f7f9 f924 	bl	800029c <__adddf3>
 8007054:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007058:	e966 0102 	strd	r0, r1, [r6, #-8]!
 800705c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007060:	ed06 7b02 	vstr	d7, [r6, #-8]
 8007064:	e76c      	b.n	8006f40 <__kernel_rem_pio2+0x4e8>
 8007066:	ed16 7b02 	vldr	d7, [r6, #-8]
 800706a:	e956 8904 	ldrd	r8, r9, [r6, #-16]
 800706e:	ec53 2b17 	vmov	r2, r3, d7
 8007072:	4640      	mov	r0, r8
 8007074:	4649      	mov	r1, r9
 8007076:	ed8d 7b00 	vstr	d7, [sp]
 800707a:	f7f9 f90f 	bl	800029c <__adddf3>
 800707e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007082:	4602      	mov	r2, r0
 8007084:	460b      	mov	r3, r1
 8007086:	4640      	mov	r0, r8
 8007088:	4649      	mov	r1, r9
 800708a:	f7f9 f905 	bl	8000298 <__aeabi_dsub>
 800708e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007092:	f7f9 f903 	bl	800029c <__adddf3>
 8007096:	ed9d 7b04 	vldr	d7, [sp, #16]
 800709a:	e966 0102 	strd	r0, r1, [r6, #-8]!
 800709e:	f10a 3aff 	add.w	sl, sl, #4294967295
 80070a2:	ed06 7b02 	vstr	d7, [r6, #-8]
 80070a6:	e750      	b.n	8006f4a <__kernel_rem_pio2+0x4f2>
 80070a8:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 80070ac:	f7f9 f8f6 	bl	800029c <__adddf3>
 80070b0:	3c01      	subs	r4, #1
 80070b2:	e750      	b.n	8006f56 <__kernel_rem_pio2+0x4fe>
 80070b4:	9a02      	ldr	r2, [sp, #8]
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	6013      	str	r3, [r2, #0]
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	6110      	str	r0, [r2, #16]
 80070be:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80070c2:	6053      	str	r3, [r2, #4]
 80070c4:	68bb      	ldr	r3, [r7, #8]
 80070c6:	6093      	str	r3, [r2, #8]
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80070ce:	60d3      	str	r3, [r2, #12]
 80070d0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80070d4:	6153      	str	r3, [r2, #20]
 80070d6:	e787      	b.n	8006fe8 <__kernel_rem_pio2+0x590>
 80070d8:	00000000 	.word	0x00000000
 80070dc:	3ff00000 	.word	0x3ff00000
	...
 80070e8:	08015ef8 	.word	0x08015ef8
 80070ec:	41700000 	.word	0x41700000
 80070f0:	3e700000 	.word	0x3e700000
 80070f4:	00000000 	.word	0x00000000

080070f8 <__kernel_sin>:
 80070f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070fc:	ec55 4b10 	vmov	r4, r5, d0
 8007100:	b085      	sub	sp, #20
 8007102:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8007106:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800710a:	ed8d 1b00 	vstr	d1, [sp]
 800710e:	9002      	str	r0, [sp, #8]
 8007110:	da06      	bge.n	8007120 <__kernel_sin+0x28>
 8007112:	ee10 0a10 	vmov	r0, s0
 8007116:	4629      	mov	r1, r5
 8007118:	f7f9 fd22 	bl	8000b60 <__aeabi_d2iz>
 800711c:	2800      	cmp	r0, #0
 800711e:	d051      	beq.n	80071c4 <__kernel_sin+0xcc>
 8007120:	4622      	mov	r2, r4
 8007122:	462b      	mov	r3, r5
 8007124:	4620      	mov	r0, r4
 8007126:	4629      	mov	r1, r5
 8007128:	f7f9 fa6a 	bl	8000600 <__aeabi_dmul>
 800712c:	4682      	mov	sl, r0
 800712e:	468b      	mov	fp, r1
 8007130:	4602      	mov	r2, r0
 8007132:	460b      	mov	r3, r1
 8007134:	4620      	mov	r0, r4
 8007136:	4629      	mov	r1, r5
 8007138:	f7f9 fa62 	bl	8000600 <__aeabi_dmul>
 800713c:	a341      	add	r3, pc, #260	; (adr r3, 8007244 <__kernel_sin+0x14c>)
 800713e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007142:	4680      	mov	r8, r0
 8007144:	4689      	mov	r9, r1
 8007146:	4650      	mov	r0, sl
 8007148:	4659      	mov	r1, fp
 800714a:	f7f9 fa59 	bl	8000600 <__aeabi_dmul>
 800714e:	a33f      	add	r3, pc, #252	; (adr r3, 800724c <__kernel_sin+0x154>)
 8007150:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007154:	f7f9 f8a0 	bl	8000298 <__aeabi_dsub>
 8007158:	4652      	mov	r2, sl
 800715a:	465b      	mov	r3, fp
 800715c:	f7f9 fa50 	bl	8000600 <__aeabi_dmul>
 8007160:	a33c      	add	r3, pc, #240	; (adr r3, 8007254 <__kernel_sin+0x15c>)
 8007162:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007166:	f7f9 f899 	bl	800029c <__adddf3>
 800716a:	4652      	mov	r2, sl
 800716c:	465b      	mov	r3, fp
 800716e:	f7f9 fa47 	bl	8000600 <__aeabi_dmul>
 8007172:	a33a      	add	r3, pc, #232	; (adr r3, 800725c <__kernel_sin+0x164>)
 8007174:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007178:	f7f9 f88e 	bl	8000298 <__aeabi_dsub>
 800717c:	4652      	mov	r2, sl
 800717e:	465b      	mov	r3, fp
 8007180:	f7f9 fa3e 	bl	8000600 <__aeabi_dmul>
 8007184:	a337      	add	r3, pc, #220	; (adr r3, 8007264 <__kernel_sin+0x16c>)
 8007186:	e9d3 2300 	ldrd	r2, r3, [r3]
 800718a:	f7f9 f887 	bl	800029c <__adddf3>
 800718e:	9b02      	ldr	r3, [sp, #8]
 8007190:	4606      	mov	r6, r0
 8007192:	460f      	mov	r7, r1
 8007194:	b9db      	cbnz	r3, 80071ce <__kernel_sin+0xd6>
 8007196:	4602      	mov	r2, r0
 8007198:	460b      	mov	r3, r1
 800719a:	4650      	mov	r0, sl
 800719c:	4659      	mov	r1, fp
 800719e:	f7f9 fa2f 	bl	8000600 <__aeabi_dmul>
 80071a2:	a325      	add	r3, pc, #148	; (adr r3, 8007238 <__kernel_sin+0x140>)
 80071a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071a8:	f7f9 f876 	bl	8000298 <__aeabi_dsub>
 80071ac:	4642      	mov	r2, r8
 80071ae:	464b      	mov	r3, r9
 80071b0:	f7f9 fa26 	bl	8000600 <__aeabi_dmul>
 80071b4:	4602      	mov	r2, r0
 80071b6:	460b      	mov	r3, r1
 80071b8:	4620      	mov	r0, r4
 80071ba:	4629      	mov	r1, r5
 80071bc:	f7f9 f86e 	bl	800029c <__adddf3>
 80071c0:	4604      	mov	r4, r0
 80071c2:	460d      	mov	r5, r1
 80071c4:	ec45 4b10 	vmov	d0, r4, r5
 80071c8:	b005      	add	sp, #20
 80071ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071ce:	2200      	movs	r2, #0
 80071d0:	4b1b      	ldr	r3, [pc, #108]	; (8007240 <__kernel_sin+0x148>)
 80071d2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80071d6:	f7f9 fa13 	bl	8000600 <__aeabi_dmul>
 80071da:	4632      	mov	r2, r6
 80071dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80071e0:	463b      	mov	r3, r7
 80071e2:	4640      	mov	r0, r8
 80071e4:	4649      	mov	r1, r9
 80071e6:	f7f9 fa0b 	bl	8000600 <__aeabi_dmul>
 80071ea:	4602      	mov	r2, r0
 80071ec:	460b      	mov	r3, r1
 80071ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80071f2:	f7f9 f851 	bl	8000298 <__aeabi_dsub>
 80071f6:	4652      	mov	r2, sl
 80071f8:	465b      	mov	r3, fp
 80071fa:	f7f9 fa01 	bl	8000600 <__aeabi_dmul>
 80071fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007202:	f7f9 f849 	bl	8000298 <__aeabi_dsub>
 8007206:	a30c      	add	r3, pc, #48	; (adr r3, 8007238 <__kernel_sin+0x140>)
 8007208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800720c:	4606      	mov	r6, r0
 800720e:	460f      	mov	r7, r1
 8007210:	4640      	mov	r0, r8
 8007212:	4649      	mov	r1, r9
 8007214:	f7f9 f9f4 	bl	8000600 <__aeabi_dmul>
 8007218:	4602      	mov	r2, r0
 800721a:	460b      	mov	r3, r1
 800721c:	4630      	mov	r0, r6
 800721e:	4639      	mov	r1, r7
 8007220:	f7f9 f83c 	bl	800029c <__adddf3>
 8007224:	4602      	mov	r2, r0
 8007226:	460b      	mov	r3, r1
 8007228:	4620      	mov	r0, r4
 800722a:	4629      	mov	r1, r5
 800722c:	f7f9 f834 	bl	8000298 <__aeabi_dsub>
 8007230:	e7c6      	b.n	80071c0 <__kernel_sin+0xc8>
 8007232:	bf00      	nop
 8007234:	f3af 8000 	nop.w
 8007238:	55555549 	.word	0x55555549
 800723c:	3fc55555 	.word	0x3fc55555
 8007240:	3fe00000 	.word	0x3fe00000
 8007244:	5acfd57c 	.word	0x5acfd57c
 8007248:	3de5d93a 	.word	0x3de5d93a
 800724c:	8a2b9ceb 	.word	0x8a2b9ceb
 8007250:	3e5ae5e6 	.word	0x3e5ae5e6
 8007254:	57b1fe7d 	.word	0x57b1fe7d
 8007258:	3ec71de3 	.word	0x3ec71de3
 800725c:	19c161d5 	.word	0x19c161d5
 8007260:	3f2a01a0 	.word	0x3f2a01a0
 8007264:	1110f8a6 	.word	0x1110f8a6
 8007268:	3f811111 	.word	0x3f811111

0800726c <fabs>:
 800726c:	ec53 2b10 	vmov	r2, r3, d0
 8007270:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007274:	ec43 2b10 	vmov	d0, r2, r3
 8007278:	4770      	bx	lr
 800727a:	0000      	movs	r0, r0
 800727c:	0000      	movs	r0, r0
	...

08007280 <floor>:
 8007280:	ec51 0b10 	vmov	r0, r1, d0
 8007284:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007288:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800728c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8007290:	2e13      	cmp	r6, #19
 8007292:	ee10 8a10 	vmov	r8, s0
 8007296:	460c      	mov	r4, r1
 8007298:	ee10 5a10 	vmov	r5, s0
 800729c:	dc35      	bgt.n	800730a <floor+0x8a>
 800729e:	2e00      	cmp	r6, #0
 80072a0:	da17      	bge.n	80072d2 <floor+0x52>
 80072a2:	a335      	add	r3, pc, #212	; (adr r3, 8007378 <floor+0xf8>)
 80072a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072a8:	f7f8 fff8 	bl	800029c <__adddf3>
 80072ac:	2200      	movs	r2, #0
 80072ae:	2300      	movs	r3, #0
 80072b0:	f7f9 fc36 	bl	8000b20 <__aeabi_dcmpgt>
 80072b4:	b150      	cbz	r0, 80072cc <floor+0x4c>
 80072b6:	2c00      	cmp	r4, #0
 80072b8:	da5a      	bge.n	8007370 <floor+0xf0>
 80072ba:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80072be:	ea53 0308 	orrs.w	r3, r3, r8
 80072c2:	4b2f      	ldr	r3, [pc, #188]	; (8007380 <floor+0x100>)
 80072c4:	f04f 0500 	mov.w	r5, #0
 80072c8:	bf18      	it	ne
 80072ca:	461c      	movne	r4, r3
 80072cc:	4621      	mov	r1, r4
 80072ce:	4628      	mov	r0, r5
 80072d0:	e025      	b.n	800731e <floor+0x9e>
 80072d2:	4f2c      	ldr	r7, [pc, #176]	; (8007384 <floor+0x104>)
 80072d4:	4137      	asrs	r7, r6
 80072d6:	ea01 0307 	and.w	r3, r1, r7
 80072da:	4303      	orrs	r3, r0
 80072dc:	d01f      	beq.n	800731e <floor+0x9e>
 80072de:	a326      	add	r3, pc, #152	; (adr r3, 8007378 <floor+0xf8>)
 80072e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072e4:	f7f8 ffda 	bl	800029c <__adddf3>
 80072e8:	2200      	movs	r2, #0
 80072ea:	2300      	movs	r3, #0
 80072ec:	f7f9 fc18 	bl	8000b20 <__aeabi_dcmpgt>
 80072f0:	2800      	cmp	r0, #0
 80072f2:	d0eb      	beq.n	80072cc <floor+0x4c>
 80072f4:	2c00      	cmp	r4, #0
 80072f6:	bfbe      	ittt	lt
 80072f8:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80072fc:	fa43 f606 	asrlt.w	r6, r3, r6
 8007300:	19a4      	addlt	r4, r4, r6
 8007302:	ea24 0407 	bic.w	r4, r4, r7
 8007306:	2500      	movs	r5, #0
 8007308:	e7e0      	b.n	80072cc <floor+0x4c>
 800730a:	2e33      	cmp	r6, #51	; 0x33
 800730c:	dd0b      	ble.n	8007326 <floor+0xa6>
 800730e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8007312:	d104      	bne.n	800731e <floor+0x9e>
 8007314:	ee10 2a10 	vmov	r2, s0
 8007318:	460b      	mov	r3, r1
 800731a:	f7f8 ffbf 	bl	800029c <__adddf3>
 800731e:	ec41 0b10 	vmov	d0, r0, r1
 8007322:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007326:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800732a:	f04f 33ff 	mov.w	r3, #4294967295
 800732e:	fa23 f707 	lsr.w	r7, r3, r7
 8007332:	4238      	tst	r0, r7
 8007334:	d0f3      	beq.n	800731e <floor+0x9e>
 8007336:	a310      	add	r3, pc, #64	; (adr r3, 8007378 <floor+0xf8>)
 8007338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800733c:	f7f8 ffae 	bl	800029c <__adddf3>
 8007340:	2200      	movs	r2, #0
 8007342:	2300      	movs	r3, #0
 8007344:	f7f9 fbec 	bl	8000b20 <__aeabi_dcmpgt>
 8007348:	2800      	cmp	r0, #0
 800734a:	d0bf      	beq.n	80072cc <floor+0x4c>
 800734c:	2c00      	cmp	r4, #0
 800734e:	da02      	bge.n	8007356 <floor+0xd6>
 8007350:	2e14      	cmp	r6, #20
 8007352:	d103      	bne.n	800735c <floor+0xdc>
 8007354:	3401      	adds	r4, #1
 8007356:	ea25 0507 	bic.w	r5, r5, r7
 800735a:	e7b7      	b.n	80072cc <floor+0x4c>
 800735c:	2301      	movs	r3, #1
 800735e:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8007362:	fa03 f606 	lsl.w	r6, r3, r6
 8007366:	4435      	add	r5, r6
 8007368:	45a8      	cmp	r8, r5
 800736a:	bf88      	it	hi
 800736c:	18e4      	addhi	r4, r4, r3
 800736e:	e7f2      	b.n	8007356 <floor+0xd6>
 8007370:	2500      	movs	r5, #0
 8007372:	462c      	mov	r4, r5
 8007374:	e7aa      	b.n	80072cc <floor+0x4c>
 8007376:	bf00      	nop
 8007378:	8800759c 	.word	0x8800759c
 800737c:	7e37e43c 	.word	0x7e37e43c
 8007380:	bff00000 	.word	0xbff00000
 8007384:	000fffff 	.word	0x000fffff

08007388 <matherr>:
 8007388:	2000      	movs	r0, #0
 800738a:	4770      	bx	lr

0800738c <rint>:
 800738c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800738e:	ec51 0b10 	vmov	r0, r1, d0
 8007392:	f3c1 540a 	ubfx	r4, r1, #20, #11
 8007396:	f2a4 36ff 	subw	r6, r4, #1023	; 0x3ff
 800739a:	2e13      	cmp	r6, #19
 800739c:	ee10 7a10 	vmov	r7, s0
 80073a0:	460b      	mov	r3, r1
 80073a2:	4602      	mov	r2, r0
 80073a4:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 80073a8:	dc58      	bgt.n	800745c <rint+0xd0>
 80073aa:	2e00      	cmp	r6, #0
 80073ac:	da2b      	bge.n	8007406 <rint+0x7a>
 80073ae:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 80073b2:	4302      	orrs	r2, r0
 80073b4:	d023      	beq.n	80073fe <rint+0x72>
 80073b6:	f3c1 0213 	ubfx	r2, r1, #0, #20
 80073ba:	4302      	orrs	r2, r0
 80073bc:	4251      	negs	r1, r2
 80073be:	4311      	orrs	r1, r2
 80073c0:	0b09      	lsrs	r1, r1, #12
 80073c2:	0c5b      	lsrs	r3, r3, #17
 80073c4:	f401 2100 	and.w	r1, r1, #524288	; 0x80000
 80073c8:	045b      	lsls	r3, r3, #17
 80073ca:	ea41 0703 	orr.w	r7, r1, r3
 80073ce:	4b31      	ldr	r3, [pc, #196]	; (8007494 <rint+0x108>)
 80073d0:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80073d4:	4639      	mov	r1, r7
 80073d6:	e9d3 6700 	ldrd	r6, r7, [r3]
 80073da:	ee10 0a10 	vmov	r0, s0
 80073de:	4632      	mov	r2, r6
 80073e0:	463b      	mov	r3, r7
 80073e2:	f7f8 ff5b 	bl	800029c <__adddf3>
 80073e6:	e9cd 0100 	strd	r0, r1, [sp]
 80073ea:	463b      	mov	r3, r7
 80073ec:	4632      	mov	r2, r6
 80073ee:	e9dd 0100 	ldrd	r0, r1, [sp]
 80073f2:	f7f8 ff51 	bl	8000298 <__aeabi_dsub>
 80073f6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80073fa:	ea43 71c5 	orr.w	r1, r3, r5, lsl #31
 80073fe:	ec41 0b10 	vmov	d0, r0, r1
 8007402:	b003      	add	sp, #12
 8007404:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007406:	4c24      	ldr	r4, [pc, #144]	; (8007498 <rint+0x10c>)
 8007408:	4134      	asrs	r4, r6
 800740a:	ea01 0704 	and.w	r7, r1, r4
 800740e:	4307      	orrs	r7, r0
 8007410:	d0f5      	beq.n	80073fe <rint+0x72>
 8007412:	0861      	lsrs	r1, r4, #1
 8007414:	ea03 0001 	and.w	r0, r3, r1
 8007418:	4302      	orrs	r2, r0
 800741a:	d00b      	beq.n	8007434 <rint+0xa8>
 800741c:	ea23 0101 	bic.w	r1, r3, r1
 8007420:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007424:	2e13      	cmp	r6, #19
 8007426:	fa43 f306 	asr.w	r3, r3, r6
 800742a:	bf0c      	ite	eq
 800742c:	f04f 4200 	moveq.w	r2, #2147483648	; 0x80000000
 8007430:	2200      	movne	r2, #0
 8007432:	430b      	orrs	r3, r1
 8007434:	4619      	mov	r1, r3
 8007436:	4b17      	ldr	r3, [pc, #92]	; (8007494 <rint+0x108>)
 8007438:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800743c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8007440:	4610      	mov	r0, r2
 8007442:	462b      	mov	r3, r5
 8007444:	4622      	mov	r2, r4
 8007446:	f7f8 ff29 	bl	800029c <__adddf3>
 800744a:	e9cd 0100 	strd	r0, r1, [sp]
 800744e:	4622      	mov	r2, r4
 8007450:	462b      	mov	r3, r5
 8007452:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007456:	f7f8 ff1f 	bl	8000298 <__aeabi_dsub>
 800745a:	e7d0      	b.n	80073fe <rint+0x72>
 800745c:	2e33      	cmp	r6, #51	; 0x33
 800745e:	dd08      	ble.n	8007472 <rint+0xe6>
 8007460:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8007464:	d1cb      	bne.n	80073fe <rint+0x72>
 8007466:	ee10 2a10 	vmov	r2, s0
 800746a:	460b      	mov	r3, r1
 800746c:	f7f8 ff16 	bl	800029c <__adddf3>
 8007470:	e7c5      	b.n	80073fe <rint+0x72>
 8007472:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 8007476:	f04f 34ff 	mov.w	r4, #4294967295
 800747a:	40f4      	lsrs	r4, r6
 800747c:	4220      	tst	r0, r4
 800747e:	d0be      	beq.n	80073fe <rint+0x72>
 8007480:	0861      	lsrs	r1, r4, #1
 8007482:	420f      	tst	r7, r1
 8007484:	bf1f      	itttt	ne
 8007486:	f04f 4280 	movne.w	r2, #1073741824	; 0x40000000
 800748a:	ea27 0101 	bicne.w	r1, r7, r1
 800748e:	4132      	asrne	r2, r6
 8007490:	430a      	orrne	r2, r1
 8007492:	e7cf      	b.n	8007434 <rint+0xa8>
 8007494:	08015f48 	.word	0x08015f48
 8007498:	000fffff 	.word	0x000fffff
 800749c:	00000000 	.word	0x00000000

080074a0 <scalbn>:
 80074a0:	b570      	push	{r4, r5, r6, lr}
 80074a2:	ec55 4b10 	vmov	r4, r5, d0
 80074a6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80074aa:	4606      	mov	r6, r0
 80074ac:	462b      	mov	r3, r5
 80074ae:	b9b2      	cbnz	r2, 80074de <scalbn+0x3e>
 80074b0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80074b4:	4323      	orrs	r3, r4
 80074b6:	d03c      	beq.n	8007532 <scalbn+0x92>
 80074b8:	2200      	movs	r2, #0
 80074ba:	4b33      	ldr	r3, [pc, #204]	; (8007588 <scalbn+0xe8>)
 80074bc:	4629      	mov	r1, r5
 80074be:	ee10 0a10 	vmov	r0, s0
 80074c2:	f7f9 f89d 	bl	8000600 <__aeabi_dmul>
 80074c6:	4a31      	ldr	r2, [pc, #196]	; (800758c <scalbn+0xec>)
 80074c8:	4296      	cmp	r6, r2
 80074ca:	4604      	mov	r4, r0
 80074cc:	460d      	mov	r5, r1
 80074ce:	460b      	mov	r3, r1
 80074d0:	da13      	bge.n	80074fa <scalbn+0x5a>
 80074d2:	a329      	add	r3, pc, #164	; (adr r3, 8007578 <scalbn+0xd8>)
 80074d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074d8:	f7f9 f892 	bl	8000600 <__aeabi_dmul>
 80074dc:	e00a      	b.n	80074f4 <scalbn+0x54>
 80074de:	f240 71ff 	movw	r1, #2047	; 0x7ff
 80074e2:	428a      	cmp	r2, r1
 80074e4:	d10c      	bne.n	8007500 <scalbn+0x60>
 80074e6:	ee10 2a10 	vmov	r2, s0
 80074ea:	462b      	mov	r3, r5
 80074ec:	4620      	mov	r0, r4
 80074ee:	4629      	mov	r1, r5
 80074f0:	f7f8 fed4 	bl	800029c <__adddf3>
 80074f4:	4604      	mov	r4, r0
 80074f6:	460d      	mov	r5, r1
 80074f8:	e01b      	b.n	8007532 <scalbn+0x92>
 80074fa:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80074fe:	3a36      	subs	r2, #54	; 0x36
 8007500:	4432      	add	r2, r6
 8007502:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8007506:	428a      	cmp	r2, r1
 8007508:	dd0b      	ble.n	8007522 <scalbn+0x82>
 800750a:	ec45 4b11 	vmov	d1, r4, r5
 800750e:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 8007580 <scalbn+0xe0>
 8007512:	f000 f8b7 	bl	8007684 <copysign>
 8007516:	a31a      	add	r3, pc, #104	; (adr r3, 8007580 <scalbn+0xe0>)
 8007518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800751c:	ec51 0b10 	vmov	r0, r1, d0
 8007520:	e7da      	b.n	80074d8 <scalbn+0x38>
 8007522:	2a00      	cmp	r2, #0
 8007524:	dd08      	ble.n	8007538 <scalbn+0x98>
 8007526:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800752a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800752e:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007532:	ec45 4b10 	vmov	d0, r4, r5
 8007536:	bd70      	pop	{r4, r5, r6, pc}
 8007538:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800753c:	da0d      	bge.n	800755a <scalbn+0xba>
 800753e:	f24c 3350 	movw	r3, #50000	; 0xc350
 8007542:	429e      	cmp	r6, r3
 8007544:	ec45 4b11 	vmov	d1, r4, r5
 8007548:	dce1      	bgt.n	800750e <scalbn+0x6e>
 800754a:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 8007578 <scalbn+0xd8>
 800754e:	f000 f899 	bl	8007684 <copysign>
 8007552:	a309      	add	r3, pc, #36	; (adr r3, 8007578 <scalbn+0xd8>)
 8007554:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007558:	e7e0      	b.n	800751c <scalbn+0x7c>
 800755a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800755e:	3236      	adds	r2, #54	; 0x36
 8007560:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007564:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007568:	4620      	mov	r0, r4
 800756a:	4629      	mov	r1, r5
 800756c:	2200      	movs	r2, #0
 800756e:	4b08      	ldr	r3, [pc, #32]	; (8007590 <scalbn+0xf0>)
 8007570:	e7b2      	b.n	80074d8 <scalbn+0x38>
 8007572:	bf00      	nop
 8007574:	f3af 8000 	nop.w
 8007578:	c2f8f359 	.word	0xc2f8f359
 800757c:	01a56e1f 	.word	0x01a56e1f
 8007580:	8800759c 	.word	0x8800759c
 8007584:	7e37e43c 	.word	0x7e37e43c
 8007588:	43500000 	.word	0x43500000
 800758c:	ffff3cb0 	.word	0xffff3cb0
 8007590:	3c900000 	.word	0x3c900000

08007594 <fabsf>:
 8007594:	ee10 3a10 	vmov	r3, s0
 8007598:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800759c:	ee00 3a10 	vmov	s0, r3
 80075a0:	4770      	bx	lr

080075a2 <finitef>:
 80075a2:	ee10 3a10 	vmov	r3, s0
 80075a6:	f023 4000 	bic.w	r0, r3, #2147483648	; 0x80000000
 80075aa:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 80075ae:	bfac      	ite	ge
 80075b0:	2000      	movge	r0, #0
 80075b2:	2001      	movlt	r0, #1
 80075b4:	4770      	bx	lr
	...

080075b8 <nanf>:
 80075b8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80075c0 <nanf+0x8>
 80075bc:	4770      	bx	lr
 80075be:	bf00      	nop
 80075c0:	7fc00000 	.word	0x7fc00000

080075c4 <scalbnf>:
 80075c4:	b508      	push	{r3, lr}
 80075c6:	ee10 2a10 	vmov	r2, s0
 80075ca:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 80075ce:	ed2d 8b02 	vpush	{d8}
 80075d2:	eef0 0a40 	vmov.f32	s1, s0
 80075d6:	d004      	beq.n	80075e2 <scalbnf+0x1e>
 80075d8:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80075dc:	d306      	bcc.n	80075ec <scalbnf+0x28>
 80075de:	ee70 0a00 	vadd.f32	s1, s0, s0
 80075e2:	ecbd 8b02 	vpop	{d8}
 80075e6:	eeb0 0a60 	vmov.f32	s0, s1
 80075ea:	bd08      	pop	{r3, pc}
 80075ec:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80075f0:	d21c      	bcs.n	800762c <scalbnf+0x68>
 80075f2:	4b1f      	ldr	r3, [pc, #124]	; (8007670 <scalbnf+0xac>)
 80075f4:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8007674 <scalbnf+0xb0>
 80075f8:	4298      	cmp	r0, r3
 80075fa:	ee60 0a27 	vmul.f32	s1, s0, s15
 80075fe:	db10      	blt.n	8007622 <scalbnf+0x5e>
 8007600:	ee10 2a90 	vmov	r2, s1
 8007604:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 8007608:	3b19      	subs	r3, #25
 800760a:	4403      	add	r3, r0
 800760c:	2bfe      	cmp	r3, #254	; 0xfe
 800760e:	dd0f      	ble.n	8007630 <scalbnf+0x6c>
 8007610:	ed9f 8a19 	vldr	s16, [pc, #100]	; 8007678 <scalbnf+0xb4>
 8007614:	eeb0 0a48 	vmov.f32	s0, s16
 8007618:	f000 f841 	bl	800769e <copysignf>
 800761c:	ee60 0a08 	vmul.f32	s1, s0, s16
 8007620:	e7df      	b.n	80075e2 <scalbnf+0x1e>
 8007622:	eddf 7a16 	vldr	s15, [pc, #88]	; 800767c <scalbnf+0xb8>
 8007626:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800762a:	e7da      	b.n	80075e2 <scalbnf+0x1e>
 800762c:	0ddb      	lsrs	r3, r3, #23
 800762e:	e7ec      	b.n	800760a <scalbnf+0x46>
 8007630:	2b00      	cmp	r3, #0
 8007632:	dd06      	ble.n	8007642 <scalbnf+0x7e>
 8007634:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8007638:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800763c:	ee00 3a90 	vmov	s1, r3
 8007640:	e7cf      	b.n	80075e2 <scalbnf+0x1e>
 8007642:	f113 0f16 	cmn.w	r3, #22
 8007646:	da06      	bge.n	8007656 <scalbnf+0x92>
 8007648:	f24c 3350 	movw	r3, #50000	; 0xc350
 800764c:	4298      	cmp	r0, r3
 800764e:	dcdf      	bgt.n	8007610 <scalbnf+0x4c>
 8007650:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 800767c <scalbnf+0xb8>
 8007654:	e7de      	b.n	8007614 <scalbnf+0x50>
 8007656:	3319      	adds	r3, #25
 8007658:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800765c:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8007660:	eddf 7a07 	vldr	s15, [pc, #28]	; 8007680 <scalbnf+0xbc>
 8007664:	ee07 3a10 	vmov	s14, r3
 8007668:	ee67 0a27 	vmul.f32	s1, s14, s15
 800766c:	e7b9      	b.n	80075e2 <scalbnf+0x1e>
 800766e:	bf00      	nop
 8007670:	ffff3cb0 	.word	0xffff3cb0
 8007674:	4c000000 	.word	0x4c000000
 8007678:	7149f2ca 	.word	0x7149f2ca
 800767c:	0da24260 	.word	0x0da24260
 8007680:	33000000 	.word	0x33000000

08007684 <copysign>:
 8007684:	ec53 2b10 	vmov	r2, r3, d0
 8007688:	ee11 0a90 	vmov	r0, s3
 800768c:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8007690:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8007694:	ea41 0300 	orr.w	r3, r1, r0
 8007698:	ec43 2b10 	vmov	d0, r2, r3
 800769c:	4770      	bx	lr

0800769e <copysignf>:
 800769e:	ee10 3a10 	vmov	r3, s0
 80076a2:	ee10 2a90 	vmov	r2, s1
 80076a6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80076aa:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80076ae:	4313      	orrs	r3, r2
 80076b0:	ee00 3a10 	vmov	s0, r3
 80076b4:	4770      	bx	lr
	...

080076b8 <__errno>:
 80076b8:	4b01      	ldr	r3, [pc, #4]	; (80076c0 <__errno+0x8>)
 80076ba:	6818      	ldr	r0, [r3, #0]
 80076bc:	4770      	bx	lr
 80076be:	bf00      	nop
 80076c0:	200000e0 	.word	0x200000e0

080076c4 <_sbrk>:
 80076c4:	4b04      	ldr	r3, [pc, #16]	; (80076d8 <_sbrk+0x14>)
 80076c6:	6819      	ldr	r1, [r3, #0]
 80076c8:	4602      	mov	r2, r0
 80076ca:	b909      	cbnz	r1, 80076d0 <_sbrk+0xc>
 80076cc:	4903      	ldr	r1, [pc, #12]	; (80076dc <_sbrk+0x18>)
 80076ce:	6019      	str	r1, [r3, #0]
 80076d0:	6818      	ldr	r0, [r3, #0]
 80076d2:	4402      	add	r2, r0
 80076d4:	601a      	str	r2, [r3, #0]
 80076d6:	4770      	bx	lr
 80076d8:	200002e8 	.word	0x200002e8
 80076dc:	2000046c 	.word	0x2000046c

080076e0 <_init>:
 80076e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076e2:	bf00      	nop
 80076e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076e6:	bc08      	pop	{r3}
 80076e8:	469e      	mov	lr, r3
 80076ea:	4770      	bx	lr

080076ec <_fini>:
 80076ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076ee:	bf00      	nop
 80076f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80076f2:	bc08      	pop	{r3}
 80076f4:	469e      	mov	lr, r3
 80076f6:	4770      	bx	lr
