
// # Design files
// -f $WORKROOT/rtl_gen_filelist_fv

// # Tb files

// $INFRA_ASIC_FPGA_ROOT/ip/mtia/medha/main/sva/mnm_grid/mnm_rtr/mnm_rtr_lib/macro_defines.sv
// $INFRA_ASIC_FPGA_ROOT/ip/mtia/medha/main/sva/mnm_grid/mnm_rtr/mnm_rtr_unoc_FBAXI/mnm_rtr_unoc_FBAXI_params.sv
// $INFRA_ASIC_FPGA_ROOT/ip/mtia/medha/main/sva/mnm_grid/mnm_rtr/mnm_rtr_unoc_FBAXI/mnm_rtr_unoc_FBAXI_macros.sv
// $INFRA_ASIC_FPGA_ROOT/ip/mtia/medha/main/sva/mnm_grid/mnm_rtr/mnm_rtr_unoc_FBAXI/flow_control_sva.sv
// $INFRA_ASIC_FPGA_ROOT/ip/mtia/medha/main/sva/mnm_grid/mnm_rtr/mnm_rtr_unoc_FBAXI/fbaxi_unoc_protocol.sv
// $INFRA_ASIC_FPGA_ROOT/ip/mtia/medha/main/sva/mnm_grid/mnm_rtr/mnm_rtr_unoc_FBAXI/mnm_rtr_unoc_FBAXI_constraints.sv
// $INFRA_ASIC_FPGA_ROOT/ip/mtia/medha/main/sva/mnm_grid/mnm_rtr/mnm_rtr_unoc_FBAXI/credit_release_counter_sva.sv
// $INFRA_ASIC_FPGA_ROOT/ip/mtia/medha/main/sva/mnm_grid/mnm_rtr/mnm_rtr_unoc_FBAXI/mnm_rtr_unoc_credit_release_sva.sv
// $INFRA_ASIC_FPGA_ROOT/ip/mtia/medha/main/sva/mnm_grid/mnm_rtr/mnm_rtr_unoc_FBAXI/fbaxi_unoc_invariants_b.sv
// $INFRA_ASIC_FPGA_ROOT/ip/mtia/medha/main/sva/mnm_grid/mnm_rtr/mnm_rtr_unoc_FBAXI/mnm_rtr_unoc_FBAXI_sva.sv

// # Bind files
// $INFRA_ASIC_FPGA_ROOT/ip/mtia/medha/main/sva/mnm_grid/mnm_rtr/binds/mnm_rtr_unoc_FBAXI_bind.sv


/home/nguyen/MEGA/META/axiomise_olympus_noc/infra_asic_fpga/ip/mtia/mnemo/main/sva/unoc/mnm_rtr_unoc_FBAXI_vu/mnm_rtr_unoc_FBAXI_sva.sv
/home/nguyen/MEGA/META/axiomise_olympus_noc/infra_asic_fpga/ip/mtia/mnemo/main/sva/unoc/mnm_rtr_unoc_FBAXI_vu/credit_release_counter_sva.sv
/home/nguyen/MEGA/META/axiomise_olympus_noc/infra_asic_fpga/ip/mtia/mnemo/main/sva/unoc/mnm_rtr_unoc_FBAXI_vu/fbaxi_unoc_invariants_b.sv
/home/nguyen/MEGA/META/axiomise_olympus_noc/infra_asic_fpga/ip/mtia/mnemo/main/sva/unoc/mnm_rtr_unoc_FBAXI_vu/fbaxi_unoc_invariants_vars.sv
/home/nguyen/MEGA/META/axiomise_olympus_noc/infra_asic_fpga/ip/mtia/mnemo/main/sva/unoc/mnm_rtr_unoc_FBAXI_vu/fbaxi_unoc_protocol.sv
/home/nguyen/MEGA/META/axiomise_olympus_noc/infra_asic_fpga/ip/mtia/mnemo/main/sva/unoc/mnm_rtr_unoc_FBAXI_vu/flow_control_sva.sv
/home/nguyen/MEGA/META/axiomise_olympus_noc/infra_asic_fpga/ip/mtia/mnemo/main/sva/unoc/mnm_rtr_unoc_FBAXI_vu/mnm_rtr_unoc_credit_release_sva.sv
/home/nguyen/MEGA/META/axiomise_olympus_noc/infra_asic_fpga/ip/mtia/mnemo/main/sva/unoc/mnm_rtr_unoc_FBAXI_vu/mnm_rtr_unoc_FBAXI_constraints_defines.sv
/home/nguyen/MEGA/META/axiomise_olympus_noc/infra_asic_fpga/ip/mtia/mnemo/main/sva/unoc/mnm_rtr_unoc_FBAXI_vu/mnm_rtr_unoc_FBAXI_constraints.sv
/home/nguyen/MEGA/META/axiomise_olympus_noc/infra_asic_fpga/ip/mtia/mnemo/main/sva/unoc/mnm_rtr_unoc_FBAXI_vu/mnm_rtr_unoc_FBAXI_params.sv
/home/nguyen/MEGA/META/axiomise_olympus_noc/infra_asic_fpga/ip/mtia/mnemo/main/sva/unoc/mnm_rtr_unoc_FBAXI_vu/mnm_rtr_unoc_FBAXI_macros.sv
/home/nguyen/MEGA/META/axiomise_olympus_noc/infra_asic_fpga/ip/mtia/mnemo/main/sva/unoc/mnm_rtr_unoc_FBAXI_vu/mnm_rtr_unoc_FBAXI_signal_defines.sv
/home/nguyen/MEGA/META/axiomise_olympus_noc/infra_asic_fpga/ip/mtia/mnemo/main/sva/unoc/mnm_rtr_unoc_FBAXI_vu/mnm_rtr_unoc_FBAXI_sva.sv
/home/nguyen/MEGA/META/axiomise_olympus_noc/infra_asic_fpga/ip/mtia/mnemo/main/sva/unoc/mnm_rtr_unoc_FBAXI_vu/unoc_properties.svh

/home/nguyen/MEGA/META/axiomise_olympus_noc/infra_asic_fpga/ip/mtia/mnemo/main/sva/unoc/binds/mnm_rtr_unoc_FBAXI_bind.sv