/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [21:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_24z;
  wire [2:0] celloutsig_0_25z;
  wire [25:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_4z;
  wire [18:0] celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [13:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire [3:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_16z;
  wire [4:0] celloutsig_1_17z;
  wire [38:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [7:0] celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = ~celloutsig_1_16z[3];
  assign celloutsig_0_8z = ~celloutsig_0_1z[10];
  assign celloutsig_0_13z = ~in_data[38];
  assign celloutsig_0_3z = ~in_data[76];
  assign celloutsig_1_5z = ~in_data[170];
  assign celloutsig_0_0z = in_data[17] | ~(in_data[5]);
  assign celloutsig_0_24z = celloutsig_0_21z | ~(celloutsig_0_13z);
  assign celloutsig_1_0z = in_data[104] | ~(in_data[101]);
  assign celloutsig_1_7z = in_data[153] | ~(celloutsig_1_4z[0]);
  reg [2:0] _09_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[3])
    if (!celloutsig_1_18z[3]) _09_ <= 3'h0;
    else _09_ <= { celloutsig_0_1z[16:15], celloutsig_0_3z };
  assign out_data[2:0] = _09_;
  assign celloutsig_1_11z = { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_7z } & { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_1_12z = celloutsig_1_6z[4:1] & { celloutsig_1_11z[5:3], celloutsig_1_0z };
  assign celloutsig_1_17z = { celloutsig_1_10z[2:1], celloutsig_1_0z, celloutsig_1_8z, celloutsig_1_5z } & { celloutsig_1_11z[12:9], celloutsig_1_8z };
  assign celloutsig_0_9z = ! { celloutsig_0_6z[12:1], celloutsig_0_8z };
  assign celloutsig_0_11z = ! { celloutsig_0_2z[10], celloutsig_0_9z, celloutsig_0_3z };
  assign celloutsig_0_21z = ! { celloutsig_0_4z[5:1], celloutsig_0_11z };
  assign celloutsig_1_8z = ! { celloutsig_1_2z[3], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_14z = { celloutsig_1_8z, celloutsig_1_1z } % { 1'h1, celloutsig_1_12z[2:0] };
  assign celloutsig_0_1z = in_data[60:39] % { 1'h1, in_data[88:69], celloutsig_0_0z };
  assign celloutsig_1_1z = in_data[120:118] % { 1'h1, in_data[136], celloutsig_1_0z };
  assign celloutsig_1_2z = { in_data[177:176], celloutsig_1_1z, celloutsig_1_1z } % { 1'h1, celloutsig_1_1z[1], celloutsig_1_1z, celloutsig_1_1z[2:1], in_data[96] };
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } % { 1'h1, celloutsig_1_1z[0], celloutsig_1_1z };
  assign celloutsig_1_18z = - { celloutsig_1_3z[4], celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_11z, celloutsig_1_17z, celloutsig_1_14z, celloutsig_1_2z };
  assign celloutsig_0_2z = - { in_data[82:79], celloutsig_0_1z };
  assign celloutsig_1_4z = - { celloutsig_1_2z[3:1], celloutsig_1_1z };
  assign celloutsig_1_6z = - celloutsig_1_4z[5:1];
  assign celloutsig_1_10z = { celloutsig_1_2z[3:2], celloutsig_1_8z } << celloutsig_1_6z[4:2];
  assign celloutsig_0_25z = { celloutsig_0_7z[9:8], celloutsig_0_24z } << { celloutsig_0_6z[8], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_4z = { in_data[85:78], celloutsig_0_0z } ~^ celloutsig_0_1z[18:10];
  assign celloutsig_1_16z = { celloutsig_1_5z, celloutsig_1_10z } ~^ celloutsig_1_4z[4:1];
  assign celloutsig_0_6z = { celloutsig_0_2z[17:0], celloutsig_0_0z } ~^ in_data[78:60];
  assign celloutsig_0_7z = in_data[95:85] ~^ { celloutsig_0_6z[17:8], celloutsig_0_3z };
  assign { out_data[159:128], out_data[96], out_data[34:32] } = { celloutsig_1_18z[34:3], celloutsig_1_19z, celloutsig_0_25z };
endmodule
