#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Wed May 23 17:59:25 2018
# Process ID: 9964
# Current directory: C:/Projects/04-23-test/project_3/project_3.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Projects/04-23-test/project_3/project_3.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Projects/04-23-test/project_3/project_3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:48 . Memory (MB): peak = 366.129 ; gain = 83.199
Command: synth_design -top design_1_wrapper -part xc7vx485tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1584 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 483.988 ; gain = 106.461
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:29]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:3399' bound to instance 'design_1_i' of component 'design_1' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:45]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:3418]
INFO: [Synth 8-638] synthesizing module 'New_cdr_imp_3SEF2' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:29]
INFO: [Synth 8-3491] module 'design_1_Buffer_help_0_0' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_Buffer_help_0_0_stub.vhdl:5' bound to instance 'Buffer_help_0' of component 'design_1_Buffer_help_0_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:128]
INFO: [Synth 8-638] synthesizing module 'design_1_Buffer_help_0_0' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_Buffer_help_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'design_1_b10_to_2b_0_0' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_b10_to_2b_0_0_stub.vhdl:5' bound to instance 'b10_to_2b_0' of component 'design_1_b10_to_2b_0_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:138]
INFO: [Synth 8-638] synthesizing module 'design_1_b10_to_2b_0_0' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_b10_to_2b_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_os48_1011x20bTo10b_top2_0_0' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_os48_1011x20bTo10b_top2_0_0_stub.vhdl:5' bound to instance 'os48_1011x20bTo10b_top2_0' of component 'design_1_os48_1011x20bTo10b_top2_0_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:146]
INFO: [Synth 8-638] synthesizing module 'design_1_os48_1011x20bTo10b_top2_0_0' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_os48_1011x20bTo10b_top2_0_0_stub.vhdl:29]
INFO: [Synth 8-3491] module 'design_1_oversample_8x_0_0' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_oversample_8x_0_0_stub.vhdl:5' bound to instance 'oversample_8x_0' of component 'design_1_oversample_8x_0_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:167]
INFO: [Synth 8-638] synthesizing module 'design_1_oversample_8x_0_0' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_oversample_8x_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'design_1_xlconstant_0_0' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_xlconstant_0_0_stub.vhdl:5' bound to instance 'xlconstant_0' of component 'design_1_xlconstant_0_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:177]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_xlconstant_0_0_stub.vhdl:12]
INFO: [Synth 8-3491] module 'design_1_xlconstant_1_0' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_xlconstant_1_0_stub.vhdl:5' bound to instance 'xlconstant_1' of component 'design_1_xlconstant_1_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:181]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_1_0' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_xlconstant_1_0_stub.vhdl:12]
INFO: [Synth 8-256] done synthesizing module 'New_cdr_imp_3SEF2' (1#1) [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:29]
INFO: [Synth 8-3491] module 'design_1_address_counter_1_0' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_address_counter_1_0_stub.vhdl:5' bound to instance 'address_counter_1' of component 'design_1_address_counter_1_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:3587]
INFO: [Synth 8-638] synthesizing module 'design_1_address_counter_1_0' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_address_counter_1_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_blk_mem_gen_0_0' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'design_1_blk_mem_gen_0_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:3594]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_blk_mem_gen_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_c_accum_0_2' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_c_accum_0_2_stub.vhdl:5' bound to instance 'c_accum_0' of component 'design_1_c_accum_0_2' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:3600]
INFO: [Synth 8-638] synthesizing module 'design_1_c_accum_0_2' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_c_accum_0_2_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_1_0' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_clk_wiz_1_0_stub.vhdl:5' bound to instance 'clk_wiz_1' of component 'design_1_clk_wiz_1_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:3607]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_1_0' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_clk_wiz_1_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'design_1_clock_change_0_0' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_clock_change_0_0_stub.vhdl:5' bound to instance 'clock_change_0' of component 'design_1_clock_change_0_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:3618]
INFO: [Synth 8-638] synthesizing module 'design_1_clock_change_0_0' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_clock_change_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_clock_change_1_0' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_clock_change_1_0_stub.vhdl:5' bound to instance 'clock_change_1' of component 'design_1_clock_change_1_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:3625]
INFO: [Synth 8-638] synthesizing module 'design_1_clock_change_1_0' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_clock_change_1_0_stub.vhdl:15]
INFO: [Synth 8-638] synthesizing module 'hier_0_imp_MHUNTD' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:2419]
INFO: [Synth 8-3491] module 'design_1_CDR_state_machine_0_0' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_CDR_state_machine_0_0_stub.vhdl:5' bound to instance 'CDR_state_machine_0' of component 'design_1_CDR_state_machine_0_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:2559]
INFO: [Synth 8-638] synthesizing module 'design_1_CDR_state_machine_0_0' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_CDR_state_machine_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'design_1_FIFO_enabler_0_0' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_FIFO_enabler_0_0_stub.vhdl:5' bound to instance 'FIFO_enabler_0' of component 'design_1_FIFO_enabler_0_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:2568]
INFO: [Synth 8-638] synthesizing module 'design_1_FIFO_enabler_0_0' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_FIFO_enabler_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_Head_state_0_0' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_Head_state_0_0_stub.vhdl:5' bound to instance 'Head_state_0' of component 'design_1_Head_state_0_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:2576]
INFO: [Synth 8-638] synthesizing module 'design_1_Head_state_0_0' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_Head_state_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'design_1_address_counter_16_0_0' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_address_counter_16_0_0_stub.vhdl:5' bound to instance 'address_counter_16_0' of component 'design_1_address_counter_16_0_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:2586]
INFO: [Synth 8-638] synthesizing module 'design_1_address_counter_16_0_0' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_address_counter_16_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_blk_mem_gen_0_1' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_blk_mem_gen_0_1_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'design_1_blk_mem_gen_0_1' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:2594]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_1' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_blk_mem_gen_0_1_stub.vhdl:14]
INFO: [Synth 8-638] synthesizing module 'error_count_imp_1C1KIK4' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:202]
INFO: [Synth 8-3491] module 'design_1_error_valid_0_0' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_error_valid_0_0_stub.vhdl:5' bound to instance 'error_valid_0' of component 'design_1_error_valid_0_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:257]
INFO: [Synth 8-638] synthesizing module 'design_1_error_valid_0_0' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_error_valid_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_serial_pipeline_delay_1_0' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_serial_pipeline_delay_1_0_stub.vhdl:5' bound to instance 'serial_pipeline_delay_1' of component 'design_1_serial_pipeline_delay_1_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:264]
INFO: [Synth 8-638] synthesizing module 'design_1_serial_pipeline_delay_1_0' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_serial_pipeline_delay_1_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_serial_pipeline_delay_0_0' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_serial_pipeline_delay_0_0_stub.vhdl:5' bound to instance 'serial_pipeline_delay_2' of component 'design_1_serial_pipeline_delay_0_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:270]
INFO: [Synth 8-638] synthesizing module 'design_1_serial_pipeline_delay_0_0' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_serial_pipeline_delay_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_serial_pipeline_delay_3_0' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_serial_pipeline_delay_3_0_stub.vhdl:5' bound to instance 'serial_pipeline_delay_3' of component 'design_1_serial_pipeline_delay_3_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:276]
INFO: [Synth 8-638] synthesizing module 'design_1_serial_pipeline_delay_3_0' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_serial_pipeline_delay_3_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_util_vector_logic_1_1' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_util_vector_logic_1_1_stub.vhdl:5' bound to instance 'util_vector_logic_1' of component 'design_1_util_vector_logic_1_1' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:282]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_1_1' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_util_vector_logic_1_1_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'error_count_imp_1C1KIK4' (2#1) [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:202]
INFO: [Synth 8-3491] module 'design_1_fifo_filled_lock_0_0' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_fifo_filled_lock_0_0_stub.vhdl:5' bound to instance 'fifo_filled_lock_0' of component 'design_1_fifo_filled_lock_0_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:2610]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_filled_lock_0_0' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_fifo_filled_lock_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'design_1_fifo_generator_0_1' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_fifo_generator_0_1_stub.vhdl:5' bound to instance 'fifo_generator_1' of component 'design_1_fifo_generator_0_1' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:2617]
INFO: [Synth 8-638] synthesizing module 'design_1_fifo_generator_0_1' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_fifo_generator_0_1_stub.vhdl:20]
INFO: [Synth 8-3491] module 'design_1_serial_pipeline_delay_0_1' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_serial_pipeline_delay_0_1_stub.vhdl:5' bound to instance 'serial_pipeline_delay_0' of component 'design_1_serial_pipeline_delay_0_1' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:2629]
INFO: [Synth 8-638] synthesizing module 'design_1_serial_pipeline_delay_0_1' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_serial_pipeline_delay_0_1_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_util_vector_logic_0_1' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_util_vector_logic_0_1_stub.vhdl:5' bound to instance 'util_vector_logic_0' of component 'design_1_util_vector_logic_0_1' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:2635]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_0_1' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_util_vector_logic_0_1_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_util_vector_logic_0_0' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_util_vector_logic_0_0_stub.vhdl:5' bound to instance 'util_vector_logic_1' of component 'design_1_util_vector_logic_0_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:2641]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_0_0' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_util_vector_logic_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_util_vector_logic_2_0' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_util_vector_logic_2_0_stub.vhdl:5' bound to instance 'util_vector_logic_2' of component 'design_1_util_vector_logic_2_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:2647]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_2_0' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_util_vector_logic_2_0_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'hier_0_imp_MHUNTD' (3#1) [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:2419]
INFO: [Synth 8-638] synthesizing module 'hier_1_imp_JJAEZ6' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:2671]
INFO: [Synth 8-3491] module 'design_1_axi_gpio_0_0' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'design_1_axi_gpio_0_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:3028]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_axi_gpio_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'design_1_axi_timer_0_0' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_axi_timer_0_0_stub.vhdl:5' bound to instance 'axi_timer_0' of component 'design_1_axi_timer_0_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:3052]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_timer_0_0' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_axi_timer_0_0_stub.vhdl:37]
INFO: [Synth 8-3491] module 'design_1_axi_uartlite_0_0' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'design_1_axi_uartlite_0_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:3081]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_1_mdm_1_0' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'design_1_mdm_1_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:3106]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_0' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'design_1_microblaze_0_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:3119]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_microblaze_0_0_stub.vhdl:63]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_axi_intc_0' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_microblaze_0_axi_intc_0_stub.vhdl:5' bound to instance 'microblaze_0_axi_intc' of component 'design_1_microblaze_0_axi_intc_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:3205]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_intc_0' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_microblaze_0_axi_intc_0_stub.vhdl:36]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:1596]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_UZDJJ8' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:336]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_UZDJJ8' (4#1) [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:336]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_ZSD6F9' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:437]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_ZSD6F9' (5#1) [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:437]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_TJPJ8N' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_TJPJ8N' (6#1) [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:538]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_10YC11I' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:639]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_10YC11I' (7#1) [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:639]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_RQWUG2' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:744]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_RQWUG2' (8#1) [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:744]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_15S7JOM' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:1407]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_15S7JOM' (9#1) [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:1407]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:2244]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (10#1) [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:1596]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_KURX7E' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:834]
INFO: [Synth 8-3491] module 'design_1_dlmb_bram_if_cntlr_0' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'design_1_dlmb_bram_if_cntlr_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:1044]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_dlmb_v10_0' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'design_1_dlmb_v10_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:1098]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_ilmb_bram_if_cntlr_0' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'design_1_ilmb_bram_if_cntlr_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:1126]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_ilmb_v10_0' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'design_1_ilmb_v10_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:1180]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_lmb_bram_0' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'design_1_lmb_bram_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:1208]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_lmb_bram_0_stub.vhdl:25]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_KURX7E' (11#1) [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:834]
INFO: [Synth 8-3491] module 'design_1_rst_clk_wiz_1_100M_0' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_rst_clk_wiz_1_100M_0_stub.vhdl:5' bound to instance 'rst_clk_wiz_1_100M' of component 'design_1_rst_clk_wiz_1_100M_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:3381]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_clk_wiz_1_100M_0' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_rst_clk_wiz_1_100M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'hier_1_imp_JJAEZ6' (12#1) [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:2671]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_xlconcat_0' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_microblaze_0_xlconcat_0_stub.vhdl:5' bound to instance 'microblaze_0_xlconcat' of component 'design_1_microblaze_0_xlconcat_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:3666]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_xlconcat_0' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_microblaze_0_xlconcat_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_util_ds_buf_1_0' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_util_ds_buf_1_0_stub.vhdl:5' bound to instance 'util_ds_buf_1' of component 'design_1_util_ds_buf_1_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:3672]
INFO: [Synth 8-638] synthesizing module 'design_1_util_ds_buf_1_0' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_util_ds_buf_1_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_xlconstant_3_0' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_xlconstant_3_0_stub.vhdl:5' bound to instance 'xlconstant_3' of component 'design_1_xlconstant_3_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:3678]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_3_0' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_xlconstant_3_0_stub.vhdl:12]
INFO: [Synth 8-3491] module 'design_1_xlslice_0_0' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_xlslice_0_0_stub.vhdl:5' bound to instance 'xlslice_0' of component 'design_1_xlslice_0_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:3682]
INFO: [Synth 8-638] synthesizing module 'design_1_xlslice_0_0' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_xlslice_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_xlslice_2_0' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_xlslice_2_0_stub.vhdl:5' bound to instance 'xlslice_bit0' of component 'design_1_xlslice_2_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:3687]
INFO: [Synth 8-638] synthesizing module 'design_1_xlslice_2_0' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_xlslice_2_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_xlslice_1_0' declared at 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_xlslice_1_0_stub.vhdl:5' bound to instance 'xlslice_bit1' of component 'design_1_xlslice_1_0' [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:3692]
INFO: [Synth 8-638] synthesizing module 'design_1_xlslice_1_0' [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/.Xil/Vivado-9964-PHSX-82QWMN2/realtime/design_1_xlslice_1_0_stub.vhdl:13]
INFO: [Synth 8-256] done synthesizing module 'design_1' (13#1) [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/synth/design_1.vhd:3418]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (14#1) [C:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:29]
WARNING: [Synth 8-3331] design s00_couplers_imp_15S7JOM has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_15S7JOM has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_15S7JOM has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_15S7JOM has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_RQWUG2 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_RQWUG2 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_RQWUG2 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_RQWUG2 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_10YC11I has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_10YC11I has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_10YC11I has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_10YC11I has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_TJPJ8N has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_TJPJ8N has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_TJPJ8N has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_TJPJ8N has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_ZSD6F9 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_ZSD6F9 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_ZSD6F9 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_ZSD6F9 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_UZDJJ8 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_UZDJJ8 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_UZDJJ8 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_UZDJJ8 has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 542.148 ; gain = 164.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 542.148 ; gain = 164.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 542.148 ; gain = 164.621
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_1_i/hier_1/microblaze_0_axi_intc'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_1_i/hier_1/microblaze_0_axi_intc'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/hier_1/microblaze_0'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/hier_1/microblaze_0'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/design_1_microblaze_0_xlconcat_0/design_1_microblaze_0_xlconcat_0_in_context.xdc] for cell 'design_1_i/microblaze_0_xlconcat'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/design_1_microblaze_0_xlconcat_0/design_1_microblaze_0_xlconcat_0_in_context.xdc] for cell 'design_1_i/microblaze_0_xlconcat'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/hier_1/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/hier_1/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/hier_1/mdm_1'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/hier_1/mdm_1'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/hier_1/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/hier_1/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/hier_1/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/hier_1/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/hier_1/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/hier_1/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/hier_1/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/hier_1/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/hier_1/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/hier_1/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/hier_1/axi_uartlite_0'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/hier_1/axi_uartlite_0'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/hier_1/axi_gpio_0'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/hier_1/axi_gpio_0'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/design_1_xlslice_0_0/design_1_xlslice_0_0_in_context.xdc] for cell 'design_1_i/xlslice_0'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/design_1_xlslice_0_0/design_1_xlslice_0_0_in_context.xdc] for cell 'design_1_i/xlslice_0'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlslice_1_0/design_1_xlslice_1_0/design_1_xlslice_1_0_in_context.xdc] for cell 'design_1_i/xlslice_bit1'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlslice_1_0/design_1_xlslice_1_0/design_1_xlslice_1_0_in_context.xdc] for cell 'design_1_i/xlslice_bit1'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlslice_2_0/design_1_xlslice_2_0/design_1_xlslice_2_0_in_context.xdc] for cell 'design_1_i/xlslice_bit0'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlslice_2_0/design_1_xlslice_2_0/design_1_xlslice_2_0_in_context.xdc] for cell 'design_1_i/xlslice_bit0'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0/design_1_axi_timer_0_0_in_context.xdc] for cell 'design_1_i/hier_1/axi_timer_0'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_axi_timer_0_0/design_1_axi_timer_0_0/design_1_axi_timer_0_0_in_context.xdc] for cell 'design_1_i/hier_1/axi_timer_0'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_0/design_1_blk_mem_gen_0_1_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_3_0/design_1_xlconstant_3_0/design_1_xlconstant_3_0_in_context.xdc] for cell 'design_1_i/xlconstant_3'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_3_0/design_1_xlconstant_3_0/design_1_xlconstant_3_0_in_context.xdc] for cell 'design_1_i/xlconstant_3'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_in_context.xdc] for cell 'design_1_i/util_ds_buf_1'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_in_context.xdc] for cell 'design_1_i/util_ds_buf_1'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_CDR_state_machine_0_0/design_1_CDR_state_machine_0_0/design_1_CDR_state_machine_0_0_in_context.xdc] for cell 'design_1_i/hier_0/CDR_state_machine_0'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_CDR_state_machine_0_0/design_1_CDR_state_machine_0_0/design_1_CDR_state_machine_0_0_in_context.xdc] for cell 'design_1_i/hier_0/CDR_state_machine_0'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_serial_pipeline_delay_0_1/design_1_serial_pipeline_delay_0_1/design_1_serial_pipeline_delay_0_1_in_context.xdc] for cell 'design_1_i/hier_0/serial_pipeline_delay_0'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_serial_pipeline_delay_0_1/design_1_serial_pipeline_delay_0_1/design_1_serial_pipeline_delay_0_1_in_context.xdc] for cell 'design_1_i/hier_0/serial_pipeline_delay_0'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_FIFO_enabler_0_0/design_1_FIFO_enabler_0_0/design_1_FIFO_enabler_0_0_in_context.xdc] for cell 'design_1_i/hier_0/FIFO_enabler_0'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_FIFO_enabler_0_0/design_1_FIFO_enabler_0_0/design_1_FIFO_enabler_0_0_in_context.xdc] for cell 'design_1_i/hier_0/FIFO_enabler_0'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_1/design_1_util_vector_logic_0_1/design_1_util_vector_logic_0_1_in_context.xdc] for cell 'design_1_i/hier_0/util_vector_logic_0'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_1/design_1_util_vector_logic_0_1/design_1_util_vector_logic_0_1_in_context.xdc] for cell 'design_1_i/hier_0/util_vector_logic_0'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_fifo_filled_lock_0_0/design_1_fifo_filled_lock_0_0/design_1_fifo_filled_lock_0_0_in_context.xdc] for cell 'design_1_i/hier_0/fifo_filled_lock_0'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_fifo_filled_lock_0_0/design_1_fifo_filled_lock_0_0/design_1_fifo_filled_lock_0_0_in_context.xdc] for cell 'design_1_i/hier_0/fifo_filled_lock_0'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_address_counter_16_0_0/design_1_address_counter_16_0_0/design_1_address_counter_16_0_0_in_context.xdc] for cell 'design_1_i/hier_0/address_counter_16_0'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_address_counter_16_0_0/design_1_address_counter_16_0_0/design_1_address_counter_16_0_0_in_context.xdc] for cell 'design_1_i/hier_0/address_counter_16_0'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1_in_context.xdc] for cell 'design_1_i/hier_0/blk_mem_gen_0'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1/design_1_blk_mem_gen_0_1_in_context.xdc] for cell 'design_1_i/hier_0/blk_mem_gen_0'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_1/design_1_util_vector_logic_1_1/design_1_util_vector_logic_1_1_in_context.xdc] for cell 'design_1_i/hier_0/error_count/util_vector_logic_1'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_1_1/design_1_util_vector_logic_1_1/design_1_util_vector_logic_1_1_in_context.xdc] for cell 'design_1_i/hier_0/error_count/util_vector_logic_1'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_0/design_1_util_vector_logic_2_0/design_1_util_vector_logic_2_0_in_context.xdc] for cell 'design_1_i/hier_0/util_vector_logic_2'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_2_0/design_1_util_vector_logic_2_0/design_1_util_vector_logic_2_0_in_context.xdc] for cell 'design_1_i/hier_0/util_vector_logic_2'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_serial_pipeline_delay_1_0/design_1_serial_pipeline_delay_1_0/design_1_serial_pipeline_delay_1_0_in_context.xdc] for cell 'design_1_i/hier_0/error_count/serial_pipeline_delay_1'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_serial_pipeline_delay_1_0/design_1_serial_pipeline_delay_1_0/design_1_serial_pipeline_delay_1_0_in_context.xdc] for cell 'design_1_i/hier_0/error_count/serial_pipeline_delay_1'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_serial_pipeline_delay_0_0/design_1_serial_pipeline_delay_0_0/design_1_serial_pipeline_delay_0_0_in_context.xdc] for cell 'design_1_i/hier_0/error_count/serial_pipeline_delay_2'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_serial_pipeline_delay_0_0/design_1_serial_pipeline_delay_0_0/design_1_serial_pipeline_delay_0_0_in_context.xdc] for cell 'design_1_i/hier_0/error_count/serial_pipeline_delay_2'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_serial_pipeline_delay_3_0/design_1_serial_pipeline_delay_3_0/design_1_serial_pipeline_delay_3_0_in_context.xdc] for cell 'design_1_i/hier_0/error_count/serial_pipeline_delay_3'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_serial_pipeline_delay_3_0/design_1_serial_pipeline_delay_3_0/design_1_serial_pipeline_delay_3_0_in_context.xdc] for cell 'design_1_i/hier_0/error_count/serial_pipeline_delay_3'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_Buffer_help_0_0/design_1_Buffer_help_0_0/design_1_Buffer_help_0_0_in_context.xdc] for cell 'design_1_i/New_cdr/Buffer_help_0'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_Buffer_help_0_0/design_1_Buffer_help_0_0/design_1_Buffer_help_0_0_in_context.xdc] for cell 'design_1_i/New_cdr/Buffer_help_0'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_oversample_8x_0_0/design_1_oversample_8x_0_0/design_1_oversample_8x_0_0_in_context.xdc] for cell 'design_1_i/New_cdr/oversample_8x_0'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_oversample_8x_0_0/design_1_oversample_8x_0_0/design_1_oversample_8x_0_0_in_context.xdc] for cell 'design_1_i/New_cdr/oversample_8x_0'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_os48_1011x20bTo10b_top2_0_0/design_1_os48_1011x20bTo10b_top2_0_0/design_1_os48_1011x20bTo10b_top2_0_0_in_context.xdc] for cell 'design_1_i/New_cdr/os48_1011x20bTo10b_top2_0'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_os48_1011x20bTo10b_top2_0_0/design_1_os48_1011x20bTo10b_top2_0_0/design_1_os48_1011x20bTo10b_top2_0_0_in_context.xdc] for cell 'design_1_i/New_cdr/os48_1011x20bTo10b_top2_0'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/design_1_xlconstant_1_0/design_1_xlconstant_1_0_in_context.xdc] for cell 'design_1_i/New_cdr/xlconstant_1'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/design_1_xlconstant_1_0/design_1_xlconstant_1_0_in_context.xdc] for cell 'design_1_i/New_cdr/xlconstant_1'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/New_cdr/xlconstant_0'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/design_1_xlconstant_0_0/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/New_cdr/xlconstant_0'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_b10_to_2b_0_0/design_1_b10_to_2b_0_0/design_1_b10_to_2b_0_0_in_context.xdc] for cell 'design_1_i/New_cdr/b10_to_2b_0'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_b10_to_2b_0_0/design_1_b10_to_2b_0_0/design_1_b10_to_2b_0_0_in_context.xdc] for cell 'design_1_i/New_cdr/b10_to_2b_0'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/hier_1/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/hier_1/microblaze_0_axi_periph/xbar'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_address_counter_1_0/design_1_address_counter_1_0/design_1_address_counter_1_0_in_context.xdc] for cell 'design_1_i/address_counter_1'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_address_counter_1_0/design_1_address_counter_1_0/design_1_address_counter_1_0_in_context.xdc] for cell 'design_1_i/address_counter_1'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clock_change_0_0/design_1_clock_change_0_0/design_1_clock_change_0_0_in_context.xdc] for cell 'design_1_i/clock_change_0'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clock_change_0_0/design_1_clock_change_0_0/design_1_clock_change_0_0_in_context.xdc] for cell 'design_1_i/clock_change_0'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clock_change_1_0/design_1_clock_change_1_0/design_1_clock_change_1_0_in_context.xdc] for cell 'design_1_i/clock_change_1'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clock_change_1_0/design_1_clock_change_1_0/design_1_clock_change_1_0_in_context.xdc] for cell 'design_1_i/clock_change_1'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_Head_state_0_0/design_1_Head_state_0_0/design_1_Head_state_0_0_in_context.xdc] for cell 'design_1_i/hier_0/Head_state_0'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_Head_state_0_0/design_1_Head_state_0_0/design_1_Head_state_0_0_in_context.xdc] for cell 'design_1_i/hier_0/Head_state_0'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/hier_0/util_vector_logic_1'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/hier_0/util_vector_logic_1'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_c_accum_0_2/design_1_c_accum_0_2/design_1_c_accum_0_0_in_context.xdc] for cell 'design_1_i/c_accum_0'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_c_accum_0_2/design_1_c_accum_0_2/design_1_c_accum_0_0_in_context.xdc] for cell 'design_1_i/c_accum_0'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_1/design_1_fifo_generator_0_1/design_1_fifo_generator_0_0_in_context.xdc] for cell 'design_1_i/hier_0/fifo_generator_1'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_fifo_generator_0_1/design_1_fifo_generator_0_1/design_1_fifo_generator_0_0_in_context.xdc] for cell 'design_1_i/hier_0/fifo_generator_1'
Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_error_valid_0_0/design_1_error_valid_0_0/design_1_error_valid_0_0_in_context.xdc] for cell 'design_1_i/hier_0/error_count/error_valid_0'
Finished Parsing XDC File [c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_error_valid_0_0/design_1_error_valid_0_0/design_1_error_valid_0_0_in_context.xdc] for cell 'design_1_i/hier_0/error_count/error_valid_0'
Parsing XDC File [C:/Projects/04-23-test/project_3/project_3.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/Projects/04-23-test/project_3/project_3.srcs/constrs_1/new/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Projects/04-23-test/project_3/project_3.srcs/constrs_1/new/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Projects/04-23-test/project_3/project_3.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1040.547 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '2.500', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/hier_0/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '2.500', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/hier_1/axi_gpio_0' at clock pin 's_axi_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/hier_1/axi_timer_0' at clock pin 's_axi_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/hier_1/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1040.547 ; gain = 663.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1040.547 ; gain = 663.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_diff_clock_clk_n. (constraint file  c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_diff_clock_clk_n. (constraint file  c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for sys_diff_clock_clk_p. (constraint file  c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_diff_clock_clk_p. (constraint file  c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for out_n[0]. (constraint file  c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for out_n[0]. (constraint file  c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for out_p[0]. (constraint file  c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for out_p[0]. (constraint file  c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0/design_1_util_ds_buf_1_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for in_n. (constraint file  c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_Buffer_help_0_0/design_1_Buffer_help_0_0/design_1_Buffer_help_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for in_n. (constraint file  c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_Buffer_help_0_0/design_1_Buffer_help_0_0/design_1_Buffer_help_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for in_p. (constraint file  c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_Buffer_help_0_0/design_1_Buffer_help_0_0/design_1_Buffer_help_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for in_p. (constraint file  c:/Projects/04-23-test/project_3/project_3.srcs/sources_1/bd/design_1/ip/design_1_Buffer_help_0_0/design_1_Buffer_help_0_0/design_1_Buffer_help_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hier_1/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hier_1/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hier_1/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hier_1/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hier_1/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hier_1/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hier_1/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hier_1/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hier_1/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hier_1/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hier_1/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hier_1/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlslice_bit1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlslice_bit0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hier_1/axi_timer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/util_ds_buf_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hier_0/CDR_state_machine_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hier_0/serial_pipeline_delay_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hier_0/FIFO_enabler_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hier_0/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hier_0/fifo_filled_lock_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hier_0/address_counter_16_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hier_0/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hier_0/error_count/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hier_0/util_vector_logic_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hier_0/error_count/serial_pipeline_delay_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hier_0/error_count/serial_pipeline_delay_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hier_0/error_count/serial_pipeline_delay_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/New_cdr/Buffer_help_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/New_cdr/oversample_8x_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/New_cdr/os48_1011x20bTo10b_top2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/New_cdr/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/New_cdr/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/New_cdr/b10_to_2b_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hier_1/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/address_counter_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clock_change_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clock_change_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hier_0/Head_state_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hier_0/util_vector_logic_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/c_accum_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hier_0/fifo_generator_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/hier_0/error_count/error_valid_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1040.547 ; gain = 663.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1040.547 ; gain = 663.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1040.547 ; gain = 663.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/blaze' to pin 'design_1_i/clk_wiz_1/bbstub_blaze/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk' to pin 'design_1_i/clk_wiz_1/bbstub_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/clk90' to pin 'design_1_i/clk_wiz_1/bbstub_clk90/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_1/second_clk' to pin 'design_1_i/clk_wiz_1/bbstub_second_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/hier_1/mdm_1/Dbg_Clk_0' to pin 'design_1_i/hier_1/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/hier_1/mdm_1/Dbg_Update_0' to pin 'design_1_i/hier_1/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/hier_1/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/hier_1/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/hier_1/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_1_i/hier_1/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/util_ds_buf_1/OBUF_DS_N[0]' to pin '{design_1_i/util_ds_buf_1/bbstub_OBUF_DS_N[0]/O}'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/util_ds_buf_1/OBUF_DS_P[0]' to pin '{design_1_i/util_ds_buf_1/bbstub_OBUF_DS_P[0]/O}'
INFO: [Synth 8-5819] Moved 10 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1040.547 ; gain = 663.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1040.547 ; gain = 663.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 1040.547 ; gain = 663.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1040.547 ; gain = 663.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1040.547 ; gain = 663.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1040.547 ; gain = 663.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1040.547 ; gain = 663.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1040.547 ; gain = 663.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1040.547 ; gain = 663.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------+----------+
|      |BlackBox name                        |Instances |
+------+-------------------------------------+----------+
|1     |design_1_address_counter_1_0         |         1|
|2     |design_1_blk_mem_gen_0_0             |         1|
|3     |design_1_c_accum_0_2                 |         1|
|4     |design_1_clk_wiz_1_0                 |         1|
|5     |design_1_clock_change_0_0            |         1|
|6     |design_1_clock_change_1_0            |         1|
|7     |design_1_microblaze_0_xlconcat_0     |         1|
|8     |design_1_util_ds_buf_1_0             |         1|
|9     |design_1_xlconstant_3_0              |         1|
|10    |design_1_xlslice_0_0                 |         1|
|11    |design_1_xlslice_2_0                 |         1|
|12    |design_1_xlslice_1_0                 |         1|
|13    |design_1_Buffer_help_0_0             |         1|
|14    |design_1_b10_to_2b_0_0               |         1|
|15    |design_1_os48_1011x20bTo10b_top2_0_0 |         1|
|16    |design_1_oversample_8x_0_0           |         1|
|17    |design_1_xlconstant_0_0              |         1|
|18    |design_1_xlconstant_1_0              |         1|
|19    |design_1_CDR_state_machine_0_0       |         1|
|20    |design_1_FIFO_enabler_0_0            |         1|
|21    |design_1_Head_state_0_0              |         1|
|22    |design_1_address_counter_16_0_0      |         1|
|23    |design_1_blk_mem_gen_0_1             |         1|
|24    |design_1_fifo_filled_lock_0_0        |         1|
|25    |design_1_fifo_generator_0_1          |         1|
|26    |design_1_serial_pipeline_delay_0_1   |         1|
|27    |design_1_util_vector_logic_0_1       |         1|
|28    |design_1_util_vector_logic_0_0       |         1|
|29    |design_1_util_vector_logic_2_0       |         1|
|30    |design_1_error_valid_0_0             |         1|
|31    |design_1_serial_pipeline_delay_1_0   |         1|
|32    |design_1_serial_pipeline_delay_0_0   |         1|
|33    |design_1_serial_pipeline_delay_3_0   |         1|
|34    |design_1_util_vector_logic_1_1       |         1|
|35    |design_1_xbar_0                      |         1|
|36    |design_1_axi_gpio_0_0                |         1|
|37    |design_1_axi_timer_0_0               |         1|
|38    |design_1_axi_uartlite_0_0            |         1|
|39    |design_1_mdm_1_0                     |         1|
|40    |design_1_microblaze_0_0              |         1|
|41    |design_1_microblaze_0_axi_intc_0     |         1|
|42    |design_1_rst_clk_wiz_1_100M_0        |         1|
|43    |design_1_dlmb_bram_if_cntlr_0        |         1|
|44    |design_1_dlmb_v10_0                  |         1|
|45    |design_1_ilmb_bram_if_cntlr_0        |         1|
|46    |design_1_ilmb_v10_0                  |         1|
|47    |design_1_lmb_bram_0                  |         1|
+------+-------------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------------+------+
|      |Cell                                        |Count |
+------+--------------------------------------------+------+
|1     |design_1_Buffer_help_0_0_bbox_0             |     1|
|2     |design_1_CDR_state_machine_0_0_bbox_12      |     1|
|3     |design_1_FIFO_enabler_0_0_bbox_13           |     1|
|4     |design_1_Head_state_0_0_bbox_14             |     1|
|5     |design_1_address_counter_16_0_0_bbox_15     |     1|
|6     |design_1_address_counter_1_0_bbox_6         |     1|
|7     |design_1_axi_gpio_0_0_bbox_28               |     1|
|8     |design_1_axi_timer_0_0_bbox_29              |     1|
|9     |design_1_axi_uartlite_0_0_bbox_30           |     1|
|10    |design_1_b10_to_2b_0_0_bbox_1               |     1|
|11    |design_1_blk_mem_gen_0_0_bbox_7             |     1|
|12    |design_1_blk_mem_gen_0_1_bbox_16            |     1|
|13    |design_1_c_accum_0_2_bbox_8                 |     1|
|14    |design_1_clk_wiz_1_0_bbox_9                 |     1|
|15    |design_1_clock_change_0_0_bbox_10           |     1|
|16    |design_1_clock_change_1_0_bbox_11           |     1|
|17    |design_1_dlmb_bram_if_cntlr_0_bbox_35       |     1|
|18    |design_1_dlmb_v10_0_bbox_36                 |     1|
|19    |design_1_error_valid_0_0_bbox_17            |     1|
|20    |design_1_fifo_filled_lock_0_0_bbox_22       |     1|
|21    |design_1_fifo_generator_0_1_bbox_23         |     1|
|22    |design_1_ilmb_bram_if_cntlr_0_bbox_37       |     1|
|23    |design_1_ilmb_v10_0_bbox_38                 |     1|
|24    |design_1_lmb_bram_0_bbox_39                 |     1|
|25    |design_1_mdm_1_0_bbox_31                    |     1|
|26    |design_1_microblaze_0_0_bbox_32             |     1|
|27    |design_1_microblaze_0_axi_intc_0_bbox_33    |     1|
|28    |design_1_microblaze_0_xlconcat_0_bbox_41    |     1|
|29    |design_1_os48_1011x20bTo10b_top2_0_0_bbox_2 |     1|
|30    |design_1_oversample_8x_0_0_bbox_3           |     1|
|31    |design_1_rst_clk_wiz_1_100M_0_bbox_40       |     1|
|32    |design_1_serial_pipeline_delay_0_0_bbox_19  |     1|
|33    |design_1_serial_pipeline_delay_0_1_bbox_24  |     1|
|34    |design_1_serial_pipeline_delay_1_0_bbox_18  |     1|
|35    |design_1_serial_pipeline_delay_3_0_bbox_20  |     1|
|36    |design_1_util_ds_buf_1_0_bbox_42            |     1|
|37    |design_1_util_vector_logic_0_0_bbox_26      |     1|
|38    |design_1_util_vector_logic_0_1_bbox_25      |     1|
|39    |design_1_util_vector_logic_1_1_bbox_21      |     1|
|40    |design_1_util_vector_logic_2_0_bbox_27      |     1|
|41    |design_1_xbar_0_bbox_34                     |     1|
|42    |design_1_xlconstant_0_0_bbox_4              |     1|
|43    |design_1_xlconstant_1_0_bbox_5              |     1|
|44    |design_1_xlconstant_3_0_bbox_43             |     1|
|45    |design_1_xlslice_0_0_bbox_44                |     1|
|46    |design_1_xlslice_1_0_bbox_46                |     1|
|47    |design_1_xlslice_2_0_bbox_45                |     1|
|48    |LUT1                                        |     1|
|49    |LUT6                                        |     1|
|50    |IBUF                                        |     2|
|51    |OBUF                                        |     1|
|52    |OBUFT                                       |     1|
+------+--------------------------------------------+------+

Report Instance Areas: 
+------+--------------------------------+-------------------------------------+------+
|      |Instance                        |Module                               |Cells |
+------+--------------------------------+-------------------------------------+------+
|1     |top                             |                                     |  1767|
|2     |  design_1_i                    |design_1                             |  1762|
|3     |    New_cdr                     |New_cdr_imp_3SEF2                    |    95|
|4     |    hier_0                      |hier_0_imp_MHUNTD                    |    53|
|5     |      error_count               |error_count_imp_1C1KIK4              |     5|
|6     |    hier_1                      |hier_1_imp_JJAEZ6                    |  1543|
|7     |      microblaze_0_axi_periph   |design_1_microblaze_0_axi_periph_0   |   596|
|8     |      microblaze_0_local_memory |microblaze_0_local_memory_imp_KURX7E |   494|
+------+--------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1040.547 ; gain = 663.020
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1040.547 ; gain = 164.621
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:47 . Memory (MB): peak = 1040.547 ; gain = 663.020
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
149 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:55 . Memory (MB): peak = 1043.598 ; gain = 677.469
INFO: [Common 17-1381] The checkpoint 'C:/Projects/04-23-test/project_3/project_3.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.387 . Memory (MB): peak = 1043.840 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed May 23 18:01:20 2018...
