{"vcs1":{"timestamp_begin":1731313544.954247020, "rt":1.85, "ut":0.44, "st":0.21}}
{"vcselab":{"timestamp_begin":1731313546.892514362, "rt":1.31, "ut":0.26, "st":0.14}}
{"link":{"timestamp_begin":1731313548.278417440, "rt":0.37, "ut":0.14, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731313544.223420343}
{"VCS_COMP_START_TIME": 1731313544.223420343}
{"VCS_COMP_END_TIME": 1731313549.955606052}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 330432}}
{"stitch_vcselab": {"peak_mem": 231540}}
