;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ 221, 0
	SLT 121, 0
	SUB @-127, 100
	SLT 400, 0
	SLT 400, 0
	SLT 126, 40
	SLT 121, 0
	SLT 121, 0
	SLT 126, 40
	SUB 0, 1
	SUB @-127, 100
	ADD 210, 30
	SUB @-127, 100
	SUB @-127, 100
	SLT 400, @10
	SUB <0, @2
	MOV -7, <-20
	SUB @-121, 106
	SUB @-121, 106
	SUB @-127, 100
	SUB @-127, 100
	SUB <0, @2
	CMP <0, @2
	CMP <0, @2
	CMP <0, @2
	SUB @-127, 100
	SUB #10, 1
	CMP -1, 100
	SLT 400, 0
	CMP -207, <-120
	CMP 0, 1
	CMP -207, <-120
	SUB @-127, 100
	CMP 0, 1
	SLT 400, 0
	CMP 1, <-1
	SPL 0, <332
	SPL 0, <332
	SUB @-127, 100
	SPL 0, @532
	ADD #270, <1
	SUB @-127, 100
	ADD 3, 321
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ 221, 0
	SLT 121, 0
	SUB @-127, 100
	SLT 400, 0
	SLT 400, 0
	JMN 1, 10
	SLT 121, 0
	SUB @-127, 100
	SLT 126, 40
	SUB 0, 1
	SUB @-127, 100
	ADD 210, 30
	SUB @-127, 100
