INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matia/TP-ARQUI/ALU/ALU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matia/TP-ARQUI/ALU/ALU.srcs/sources_1/new/blackbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module black_box
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matia/TP-ARQUI/ALU/ALU.srcs/sources_1/new/switches.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switches
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/matia/TP-ARQUI/ALU/ALU.srcs/sim_1/new/blackbox_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blackbox_tb
