{
    "code": "```verilog\nmodule TopModule (\n    input logic clk,\n    input logic rst_n,\n    input logic load,\n    input logic [9:0] data,\n    output logic tc\n);\n\n    logic [9:0] counter;\n\n    always_ff @(posedge clk or negedge rst_n) begin\n        if (!rst_n) begin\n            counter <= 10'b0;\n            tc <= 1'b0;\n        end else if (load) begin\n            counter <= data;\n            tc <= (data == 10'b0) ? 1'b1 : 1'b0;\n        end else if (counter != 10'b0) begin\n            counter <= counter - 1;\n            tc <= (counter == 10'b1) ? 1'b1 : 1'b0;\n        end\n    end\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}