[0;34m[INFO][0m  ÂºÄÂßãÂü∫Êú¨Ë∑ØÁî±ÂäüËÉΩÊµãËØï...
  ‰ªøÁúüÂô®: verilator
  ËäÇÁÇπ‰ΩçÁΩÆ: (3, 3)

[0;33m[INFO][0m  ‰ΩøÁî®VerilatorÁºñËØëÂíåËøêË°åÊµãËØï...
==============================================
MAZEËäÇÁÇπÂü∫Êú¨Ë∑ØÁî±ÂäüËÉΩÊµãËØïÁºñËØëËÑöÊú¨
==============================================
‰ªøÁúüÂô®: verilator
ÊµãËØïËäÇÁÇπ: (3, 3)
È°πÁõÆÊ†πÁõÆÂΩï: /Users/liangmx17/Documents/maze_mesh
È™åËØÅÁõÆÂΩï: /Users/liangmx17/Documents/maze_mesh/verification
RTLÁõÆÂΩï: /Users/liangmx17/Documents/maze_mesh/rtl
ËÑöÊú¨ÁõÆÂΩï: /Users/liangmx17/Documents/maze_mesh/verification/scripts/build
==============================================

Ê£ÄÊü•‰ªøÁúüÂô®‰æùËµñ...
‚úì Verilator Ê£ÄÊü•ÈÄöËøá
Ê£ÄÊü•Ê∫êÊñá‰ª∂...
‚úì Ê∫êÊñá‰ª∂Ê£ÄÊü•ÈÄöËøá
Ê∏ÖÁêÜÊóßÊñá‰ª∂...
‚úì Ê∏ÖÁêÜÂÆåÊàê
‰ΩøÁî®VerilatorÁºñËØë...
%Warning-WIDTHTRUNC: /Users/liangmx17/Documents/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:434:38: Operator FUNCREF 'calc_node_id' expects 4 bits on the Function Argument, but Function Argument's VARREF 'TEST_NODE_X' generates 32 bits.
                                                                                                                                           : ... note: In instance 'simple_test'
  434 |             send_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X+1, TEST_NODE_Y), 8'hA5);
      |                                      ^~~~~~~~~~~~
                     ... For warning description see https://verilator.org/warn/WIDTHTRUNC?v=5.042
                     ... Use "/* verilator lint_off WIDTHTRUNC */" and lint_on around source to disable this message.
%Warning-WIDTHTRUNC: /Users/liangmx17/Documents/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:434:38: Operator FUNCREF 'calc_node_id' expects 4 bits on the Function Argument, but Function Argument's VARREF 'TEST_NODE_Y' generates 32 bits.
                                                                                                                                           : ... note: In instance 'simple_test'
  434 |             send_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X+1, TEST_NODE_Y), 8'hA5);
      |                                      ^~~~~~~~~~~~
%Warning-WIDTHTRUNC: /Users/liangmx17/Documents/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:434:78: Operator FUNCREF 'calc_node_id' expects 4 bits on the Function Argument, but Function Argument's ADD generates 32 bits.
                                                                                                                                           : ... note: In instance 'simple_test'
  434 |             send_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X+1, TEST_NODE_Y), 8'hA5);
      |                                                                              ^~~~~~~~~~~~
%Warning-WIDTHTRUNC: /Users/liangmx17/Documents/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:434:78: Operator FUNCREF 'calc_node_id' expects 4 bits on the Function Argument, but Function Argument's VARREF 'TEST_NODE_Y' generates 32 bits.
                                                                                                                                           : ... note: In instance 'simple_test'
  434 |             send_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X+1, TEST_NODE_Y), 8'hA5);
      |                                                                              ^~~~~~~~~~~~
%Warning-WIDTHTRUNC: /Users/liangmx17/Documents/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:435:54: Operator FUNCREF 'calc_node_id' expects 4 bits on the Function Argument, but Function Argument's VARREF 'TEST_NODE_X' generates 32 bits.
                                                                                                                                           : ... note: In instance 'simple_test'
  435 |             verify_output(encode_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X+1, TEST_NODE_Y), 8'hA5), 3'd3);
      |                                                      ^~~~~~~~~~~~
%Warning-WIDTHTRUNC: /Users/liangmx17/Documents/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:435:54: Operator FUNCREF 'calc_node_id' expects 4 bits on the Function Argument, but Function Argument's VARREF 'TEST_NODE_Y' generates 32 bits.
                                                                                                                                           : ... note: In instance 'simple_test'
  435 |             verify_output(encode_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X+1, TEST_NODE_Y), 8'hA5), 3'd3);
      |                                                      ^~~~~~~~~~~~
%Warning-WIDTHTRUNC: /Users/liangmx17/Documents/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:435:94: Operator FUNCREF 'calc_node_id' expects 4 bits on the Function Argument, but Function Argument's ADD generates 32 bits.
                                                                                                                                           : ... note: In instance 'simple_test'
  435 |             verify_output(encode_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X+1, TEST_NODE_Y), 8'hA5), 3'd3);
      |                                                                                              ^~~~~~~~~~~~
%Warning-WIDTHTRUNC: /Users/liangmx17/Documents/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:435:94: Operator FUNCREF 'calc_node_id' expects 4 bits on the Function Argument, but Function Argument's VARREF 'TEST_NODE_Y' generates 32 bits.
                                                                                                                                           : ... note: In instance 'simple_test'
  435 |             verify_output(encode_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X+1, TEST_NODE_Y), 8'hA5), 3'd3);
      |                                                                                              ^~~~~~~~~~~~
%Warning-WIDTHTRUNC: /Users/liangmx17/Documents/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:444:38: Operator FUNCREF 'calc_node_id' expects 4 bits on the Function Argument, but Function Argument's VARREF 'TEST_NODE_X' generates 32 bits.
                                                                                                                                           : ... note: In instance 'simple_test'
  444 |             send_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X-1, TEST_NODE_Y), 8'h5A);
      |                                      ^~~~~~~~~~~~
%Warning-WIDTHTRUNC: /Users/liangmx17/Documents/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:444:38: Operator FUNCREF 'calc_node_id' expects 4 bits on the Function Argument, but Function Argument's VARREF 'TEST_NODE_Y' generates 32 bits.
                                                                                                                                           : ... note: In instance 'simple_test'
  444 |             send_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X-1, TEST_NODE_Y), 8'h5A);
      |                                      ^~~~~~~~~~~~
%Warning-WIDTHTRUNC: /Users/liangmx17/Documents/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:444:78: Operator FUNCREF 'calc_node_id' expects 4 bits on the Function Argument, but Function Argument's SUB generates 32 bits.
                                                                                                                                           : ... note: In instance 'simple_test'
  444 |             send_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X-1, TEST_NODE_Y), 8'h5A);
      |                                                                              ^~~~~~~~~~~~
%Warning-WIDTHTRUNC: /Users/liangmx17/Documents/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:444:78: Operator FUNCREF 'calc_node_id' expects 4 bits on the Function Argument, but Function Argument's VARREF 'TEST_NODE_Y' generates 32 bits.
                                                                                                                                           : ... note: In instance 'simple_test'
  444 |             send_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X-1, TEST_NODE_Y), 8'h5A);
      |                                                                              ^~~~~~~~~~~~
%Warning-WIDTHTRUNC: /Users/liangmx17/Documents/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:445:54: Operator FUNCREF 'calc_node_id' expects 4 bits on the Function Argument, but Function Argument's VARREF 'TEST_NODE_X' generates 32 bits.
                                                                                                                                           : ... note: In instance 'simple_test'
  445 |             verify_output(encode_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X-1, TEST_NODE_Y), 8'h5A), 3'd1);
      |                                                      ^~~~~~~~~~~~
%Warning-WIDTHTRUNC: /Users/liangmx17/Documents/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:445:54: Operator FUNCREF 'calc_node_id' expects 4 bits on the Function Argument, but Function Argument's VARREF 'TEST_NODE_Y' generates 32 bits.
                                                                                                                                           : ... note: In instance 'simple_test'
  445 |             verify_output(encode_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X-1, TEST_NODE_Y), 8'h5A), 3'd1);
      |                                                      ^~~~~~~~~~~~
%Warning-WIDTHTRUNC: /Users/liangmx17/Documents/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:445:94: Operator FUNCREF 'calc_node_id' expects 4 bits on the Function Argument, but Function Argument's SUB generates 32 bits.
                                                                                                                                           : ... note: In instance 'simple_test'
  445 |             verify_output(encode_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X-1, TEST_NODE_Y), 8'h5A), 3'd1);
      |                                                                                              ^~~~~~~~~~~~
%Warning-WIDTHTRUNC: /Users/liangmx17/Documents/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:445:94: Operator FUNCREF 'calc_node_id' expects 4 bits on the Function Argument, but Function Argument's VARREF 'TEST_NODE_Y' generates 32 bits.
                                                                                                                                           : ... note: In instance 'simple_test'
  445 |             verify_output(encode_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X-1, TEST_NODE_Y), 8'h5A), 3'd1);
      |                                                                                              ^~~~~~~~~~~~
%Warning-WIDTHTRUNC: /Users/liangmx17/Documents/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:454:38: Operator FUNCREF 'calc_node_id' expects 4 bits on the Function Argument, but Function Argument's VARREF 'TEST_NODE_X' generates 32 bits.
                                                                                                                                           : ... note: In instance 'simple_test'
  454 |             send_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X, TEST_NODE_Y+1), 8'h33);
      |                                      ^~~~~~~~~~~~
%Warning-WIDTHTRUNC: /Users/liangmx17/Documents/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:454:38: Operator FUNCREF 'calc_node_id' expects 4 bits on the Function Argument, but Function Argument's VARREF 'TEST_NODE_Y' generates 32 bits.
                                                                                                                                           : ... note: In instance 'simple_test'
  454 |             send_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X, TEST_NODE_Y+1), 8'h33);
      |                                      ^~~~~~~~~~~~
%Warning-WIDTHTRUNC: /Users/liangmx17/Documents/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:454:78: Operator FUNCREF 'calc_node_id' expects 4 bits on the Function Argument, but Function Argument's VARREF 'TEST_NODE_X' generates 32 bits.
                                                                                                                                           : ... note: In instance 'simple_test'
  454 |             send_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X, TEST_NODE_Y+1), 8'h33);
      |                                                                              ^~~~~~~~~~~~
%Warning-WIDTHTRUNC: /Users/liangmx17/Documents/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:454:78: Operator FUNCREF 'calc_node_id' expects 4 bits on the Function Argument, but Function Argument's ADD generates 32 bits.
                                                                                                                                           : ... note: In instance 'simple_test'
  454 |             send_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X, TEST_NODE_Y+1), 8'h33);
      |                                                                              ^~~~~~~~~~~~
%Warning-WIDTHTRUNC: /Users/liangmx17/Documents/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:455:54: Operator FUNCREF 'calc_node_id' expects 4 bits on the Function Argument, but Function Argument's VARREF 'TEST_NODE_X' generates 32 bits.
                                                                                                                                           : ... note: In instance 'simple_test'
  455 |             verify_output(encode_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X, TEST_NODE_Y+1), 8'h33), 3'd0);
      |                                                      ^~~~~~~~~~~~
%Warning-WIDTHTRUNC: /Users/liangmx17/Documents/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:455:54: Operator FUNCREF 'calc_node_id' expects 4 bits on the Function Argument, but Function Argument's VARREF 'TEST_NODE_Y' generates 32 bits.
                                                                                                                                           : ... note: In instance 'simple_test'
  455 |             verify_output(encode_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X, TEST_NODE_Y+1), 8'h33), 3'd0);
      |                                                      ^~~~~~~~~~~~
%Warning-WIDTHTRUNC: /Users/liangmx17/Documents/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:455:94: Operator FUNCREF 'calc_node_id' expects 4 bits on the Function Argument, but Function Argument's VARREF 'TEST_NODE_X' generates 32 bits.
                                                                                                                                           : ... note: In instance 'simple_test'
  455 |             verify_output(encode_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X, TEST_NODE_Y+1), 8'h33), 3'd0);
      |                                                                                              ^~~~~~~~~~~~
%Warning-WIDTHTRUNC: /Users/liangmx17/Documents/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:455:94: Operator FUNCREF 'calc_node_id' expects 4 bits on the Function Argument, but Function Argument's ADD generates 32 bits.
                                                                                                                                           : ... note: In instance 'simple_test'
  455 |             verify_output(encode_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X, TEST_NODE_Y+1), 8'h33), 3'd0);
      |                                                                                              ^~~~~~~~~~~~
%Warning-WIDTHTRUNC: /Users/liangmx17/Documents/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:464:38: Operator FUNCREF 'calc_node_id' expects 4 bits on the Function Argument, but Function Argument's VARREF 'TEST_NODE_X' generates 32 bits.
                                                                                                                                           : ... note: In instance 'simple_test'
  464 |             send_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X, TEST_NODE_Y-1), 8'hCC);
      |                                      ^~~~~~~~~~~~
%Warning-WIDTHTRUNC: /Users/liangmx17/Documents/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:464:38: Operator FUNCREF 'calc_node_id' expects 4 bits on the Function Argument, but Function Argument's VARREF 'TEST_NODE_Y' generates 32 bits.
                                                                                                                                           : ... note: In instance 'simple_test'
  464 |             send_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X, TEST_NODE_Y-1), 8'hCC);
      |                                      ^~~~~~~~~~~~
%Warning-WIDTHTRUNC: /Users/liangmx17/Documents/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:464:78: Operator FUNCREF 'calc_node_id' expects 4 bits on the Function Argument, but Function Argument's VARREF 'TEST_NODE_X' generates 32 bits.
                                                                                                                                           : ... note: In instance 'simple_test'
  464 |             send_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X, TEST_NODE_Y-1), 8'hCC);
      |                                                                              ^~~~~~~~~~~~
%Warning-WIDTHTRUNC: /Users/liangmx17/Documents/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:464:78: Operator FUNCREF 'calc_node_id' expects 4 bits on the Function Argument, but Function Argument's SUB generates 32 bits.
                                                                                                                                           : ... note: In instance 'simple_test'
  464 |             send_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X, TEST_NODE_Y-1), 8'hCC);
      |                                                                              ^~~~~~~~~~~~
%Warning-WIDTHTRUNC: /Users/liangmx17/Documents/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:465:54: Operator FUNCREF 'calc_node_id' expects 4 bits on the Function Argument, but Function Argument's VARREF 'TEST_NODE_X' generates 32 bits.
                                                                                                                                           : ... note: In instance 'simple_test'
  465 |             verify_output(encode_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X, TEST_NODE_Y-1), 8'hCC), 3'd2);
      |                                                      ^~~~~~~~~~~~
%Warning-WIDTHTRUNC: /Users/liangmx17/Documents/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:465:54: Operator FUNCREF 'calc_node_id' expects 4 bits on the Function Argument, but Function Argument's VARREF 'TEST_NODE_Y' generates 32 bits.
                                                                                                                                           : ... note: In instance 'simple_test'
  465 |             verify_output(encode_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X, TEST_NODE_Y-1), 8'hCC), 3'd2);
      |                                                      ^~~~~~~~~~~~
%Warning-WIDTHTRUNC: /Users/liangmx17/Documents/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:465:94: Operator FUNCREF 'calc_node_id' expects 4 bits on the Function Argument, but Function Argument's VARREF 'TEST_NODE_X' generates 32 bits.
                                                                                                                                           : ... note: In instance 'simple_test'
  465 |             verify_output(encode_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X, TEST_NODE_Y-1), 8'hCC), 3'd2);
      |                                                                                              ^~~~~~~~~~~~
%Warning-WIDTHTRUNC: /Users/liangmx17/Documents/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:465:94: Operator FUNCREF 'calc_node_id' expects 4 bits on the Function Argument, but Function Argument's SUB generates 32 bits.
                                                                                                                                           : ... note: In instance 'simple_test'
  465 |             verify_output(encode_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X, TEST_NODE_Y-1), 8'hCC), 3'd2);
      |                                                                                              ^~~~~~~~~~~~
%Warning-WIDTHTRUNC: /Users/liangmx17/Documents/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:473:34: Operator FUNCREF 'calc_node_id' expects 4 bits on the Function Argument, but Function Argument's VARREF 'TEST_NODE_X' generates 32 bits.
                                                                                                                                           : ... note: In instance 'simple_test'
  473 |         send_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X, TEST_NODE_Y), 8'hFF);
      |                                  ^~~~~~~~~~~~
%Warning-WIDTHTRUNC: /Users/liangmx17/Documents/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:473:34: Operator FUNCREF 'calc_node_id' expects 4 bits on the Function Argument, but Function Argument's VARREF 'TEST_NODE_Y' generates 32 bits.
                                                                                                                                           : ... note: In instance 'simple_test'
  473 |         send_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X, TEST_NODE_Y), 8'hFF);
      |                                  ^~~~~~~~~~~~
%Warning-WIDTHTRUNC: /Users/liangmx17/Documents/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:473:74: Operator FUNCREF 'calc_node_id' expects 4 bits on the Function Argument, but Function Argument's VARREF 'TEST_NODE_X' generates 32 bits.
                                                                                                                                           : ... note: In instance 'simple_test'
  473 |         send_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X, TEST_NODE_Y), 8'hFF);
      |                                                                          ^~~~~~~~~~~~
%Warning-WIDTHTRUNC: /Users/liangmx17/Documents/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:473:74: Operator FUNCREF 'calc_node_id' expects 4 bits on the Function Argument, but Function Argument's VARREF 'TEST_NODE_Y' generates 32 bits.
                                                                                                                                           : ... note: In instance 'simple_test'
  473 |         send_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X, TEST_NODE_Y), 8'hFF);
      |                                                                          ^~~~~~~~~~~~
%Warning-WIDTHTRUNC: /Users/liangmx17/Documents/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:474:50: Operator FUNCREF 'calc_node_id' expects 4 bits on the Function Argument, but Function Argument's VARREF 'TEST_NODE_X' generates 32 bits.
                                                                                                                                           : ... note: In instance 'simple_test'
  474 |         verify_output(encode_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X, TEST_NODE_Y), 8'hFF), 3'd4);
      |                                                  ^~~~~~~~~~~~
%Warning-WIDTHTRUNC: /Users/liangmx17/Documents/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:474:50: Operator FUNCREF 'calc_node_id' expects 4 bits on the Function Argument, but Function Argument's VARREF 'TEST_NODE_Y' generates 32 bits.
                                                                                                                                           : ... note: In instance 'simple_test'
  474 |         verify_output(encode_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X, TEST_NODE_Y), 8'hFF), 3'd4);
      |                                                  ^~~~~~~~~~~~
%Warning-WIDTHTRUNC: /Users/liangmx17/Documents/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:474:90: Operator FUNCREF 'calc_node_id' expects 4 bits on the Function Argument, but Function Argument's VARREF 'TEST_NODE_X' generates 32 bits.
                                                                                                                                           : ... note: In instance 'simple_test'
  474 |         verify_output(encode_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X, TEST_NODE_Y), 8'hFF), 3'd4);
      |                                                                                          ^~~~~~~~~~~~
%Warning-WIDTHTRUNC: /Users/liangmx17/Documents/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:474:90: Operator FUNCREF 'calc_node_id' expects 4 bits on the Function Argument, but Function Argument's VARREF 'TEST_NODE_Y' generates 32 bits.
                                                                                                                                           : ... note: In instance 'simple_test'
  474 |         verify_output(encode_packet(2'b00, 1'b0, calc_node_id(TEST_NODE_X, TEST_NODE_Y), calc_node_id(TEST_NODE_X, TEST_NODE_Y), 8'hFF), 3'd4);
      |                                                                                          ^~~~~~~~~~~~
- V e r i l a t i o n   R e p o r t: Verilator 5.042 2025-11-02 rev UNKNOWN.REV
- Verilator: Built from 0.306 MB sources in 12 modules, into 0.663 MB in 10 C++ files needing 0.001 MB
- Verilator: Walltime 0.090 s (elab=0.013, cvt=0.048, bld=0.000); cpu 0.063 s on 1 threads
/Users/liangmx17/Documents/maze_mesh/verification/scripts/build/build_simple_test.sh: line 141: nproc: command not found
c++ -Os  -I.  -MMD -I/OPT/HOMEBREW/Cellar/verilator/5.042/share/verilator/include -I/OPT/HOMEBREW/Cellar/verilator/5.042/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fbracket-depth=4096 -fcf-protection=none -Xclang -fno-pch-timestamp -Qunused-arguments -Wno-bool-operation -Wno-c++11-narrowing -Wno-constant-logical-operand -Wno-int-in-bool-context -Wno-non-pod-varargs -Wno-parentheses-equality -Wno-shadow -Wno-sign-compare -Wno-tautological-bitwise-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -std=c++11 -DVL_TIME_CONTEXT   -std=gnu++20 -c -o verilated.o /OPT/HOMEBREW/Cellar/verilator/5.042/share/verilator/include/verilated.cpp
c++ -Os  -I.  -MMD -I/OPT/HOMEBREW/Cellar/verilator/5.042/share/verilator/include -I/OPT/HOMEBREW/Cellar/verilator/5.042/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fbracket-depth=4096 -fcf-protection=none -Xclang -fno-pch-timestamp -Qunused-arguments -Wno-bool-operation -Wno-c++11-narrowing -Wno-constant-logical-operand -Wno-int-in-bool-context -Wno-non-pod-varargs -Wno-parentheses-equality -Wno-shadow -Wno-sign-compare -Wno-tautological-bitwise-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -std=c++11 -DVL_TIME_CONTEXT   -std=gnu++20 -c -o verilated_vcd_c.o /OPT/HOMEBREW/Cellar/verilator/5.042/share/verilator/include/verilated_vcd_c.cpp
c++ -Os  -I.  -MMD -I/OPT/HOMEBREW/Cellar/verilator/5.042/share/verilator/include -I/OPT/HOMEBREW/Cellar/verilator/5.042/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fbracket-depth=4096 -fcf-protection=none -Xclang -fno-pch-timestamp -Qunused-arguments -Wno-bool-operation -Wno-c++11-narrowing -Wno-constant-logical-operand -Wno-int-in-bool-context -Wno-non-pod-varargs -Wno-parentheses-equality -Wno-shadow -Wno-sign-compare -Wno-tautological-bitwise-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -std=c++11 -DVL_TIME_CONTEXT   -std=gnu++20 -c -o verilated_timing.o /OPT/HOMEBREW/Cellar/verilator/5.042/share/verilator/include/verilated_timing.cpp
c++ -Os  -I.  -MMD -I/OPT/HOMEBREW/Cellar/verilator/5.042/share/verilator/include -I/OPT/HOMEBREW/Cellar/verilator/5.042/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fbracket-depth=4096 -fcf-protection=none -Xclang -fno-pch-timestamp -Qunused-arguments -Wno-bool-operation -Wno-c++11-narrowing -Wno-constant-logical-operand -Wno-int-in-bool-context -Wno-non-pod-varargs -Wno-parentheses-equality -Wno-shadow -Wno-sign-compare -Wno-tautological-bitwise-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -std=c++11 -DVL_TIME_CONTEXT   -std=gnu++20 -c -o verilated_threads.o /OPT/HOMEBREW/Cellar/verilator/5.042/share/verilator/include/verilated_threads.cpp
python3 /OPT/HOMEBREW/Cellar/verilator/5.042/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vsimple_test.cpp Vsimple_test___024root__0.cpp Vsimple_test__main.cpp Vsimple_test__Trace__0.cpp Vsimple_test__ConstPool_0.cpp Vsimple_test___024root__Slow.cpp Vsimple_test___024root__0__Slow.cpp Vsimple_test__Syms.cpp Vsimple_test__Trace__0__Slow.cpp Vsimple_test__TraceDecls__0__Slow.cpp > Vsimple_test__ALL.cpp
echo "" > Vsimple_test__ALL.verilator_deplist.tmp
c++ -Os  -I.  -MMD -I/OPT/HOMEBREW/Cellar/verilator/5.042/share/verilator/include -I/OPT/HOMEBREW/Cellar/verilator/5.042/share/verilator/include/vltstd -DVERILATOR=1 -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=1 -DVM_TRACE_SAIF=0 -faligned-new -fbracket-depth=4096 -fcf-protection=none -Xclang -fno-pch-timestamp -Qunused-arguments -Wno-bool-operation -Wno-c++11-narrowing -Wno-constant-logical-operand -Wno-int-in-bool-context -Wno-non-pod-varargs -Wno-parentheses-equality -Wno-shadow -Wno-sign-compare -Wno-tautological-bitwise-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -std=c++11 -DVL_TIME_CONTEXT   -std=gnu++20 -c -o Vsimple_test__ALL.o Vsimple_test__ALL.cpp
c++  -Wl,-U,__Z15vl_time_stamp64v,-U,__Z13sc_time_stampv   verilated.o verilated_vcd_c.o verilated_timing.o verilated_threads.o Vsimple_test__ALL.a    -pthread -lpthread   -o Vsimple_test
rm Vsimple_test__ALL.verilator_deplist.tmp
‚úì VerilatorÁºñËØëÊàêÂäü
ÁîüÊàêËøêË°åËÑöÊú¨: /Users/liangmx17/Documents/maze_mesh/verification/sim/work/build/run_simple_test.sh
‚úì ËøêË°åËÑöÊú¨ÁîüÊàêÂÆåÊàê

==============================================
ÁºñËØëÂÆåÊàê
==============================================
‰ªøÁúüÂô®: verilator
ÊµãËØïËäÇÁÇπ‰ΩçÁΩÆ: (3, 3)
ÁºñËØëÁõÆÂΩï: /Users/liangmx17/Documents/maze_mesh/verification/sim/work/build
ËøêË°åËÑöÊú¨: /Users/liangmx17/Documents/maze_mesh/verification/sim/work/build/run_simple_test.sh

ÂèØÊâßË°åÊñá‰ª∂: /Users/liangmx17/Documents/maze_mesh/verification/sim/work/build/Vsimple_test
ËøêË°åÂëΩ‰ª§: /Users/liangmx17/Documents/maze_mesh/verification/sim/work/build/Vsimple_test

‰ΩøÁî®ÊñπÊ≥ï:
  cd /Users/liangmx17/Documents/maze_mesh/verification/sim/work/build
  ./run_simple_test.sh

ÊàñÁõ¥Êé•ËøêË°å:
  /Users/liangmx17/Documents/maze_mesh/verification/sim/work/build/Vsimple_test

ÁºñËØëÊàêÂäüÂÆåÊàêÔºÅ
==============================================
MAZEËäÇÁÇπÂü∫Êú¨Ë∑ØÁî±ÂäüËÉΩÊµãËØï
ÊµãËØïËäÇÁÇπ: (3, 3)
==============================================
Â§ç‰ΩçÂÆåÊàêÔºåÂºÄÂßãÂü∫Êú¨Ë∑ØÁî±ÂäüËÉΩÊµãËØï...

--- N-RF-001: XÊñπÂêëÊ≠£ÂêëË∑ØÁî±ÊµãËØï ---
[Cycle 0] Sending packet: Type=0, QoS=0, Src=27, Tgt=28, Data=0xa5
[Cycle 0] Waiting for expected output on port 3: 06dca5
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
ERROR: Expected output not found
  Expected: Port=3, Pkt=06dca5
[Cycle 0] West Output: 000000
--- N-RF-002: XÊñπÂêëÂèçÂêëË∑ØÁî±ÊµãËØï ---
[Cycle 0] Sending packet: Type=0, QoS=0, Src=27, Tgt=26, Data=0x5a
[Cycle 0] West Output: 000000
[Cycle 0] Waiting for expected output on port 1: 06da5a
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
ERROR: Expected output not found
  Expected: Port=1, Pkt=06da5a
[Cycle 0] West Output: 000000
--- N-RF-003: YÊñπÂêëÊ≠£ÂêëË∑ØÁî±ÊµãËØï ---
[Cycle 0] Sending packet: Type=0, QoS=0, Src=27, Tgt=35, Data=0x33
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
ERROR: Timeout waiting for pkt_in_rdy
[Cycle 0] West Output: 000000
[Cycle 0] Waiting for expected output on port 0: 06e333
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
ERROR: Expected output not found
  Expected: Port=0, Pkt=06e333
[Cycle 0] West Output: 000000
--- N-RF-004: YÊñπÂêëÂèçÂêëË∑ØÁî±ÊµãËØï ---
[Cycle 0] Sending packet: Type=0, QoS=0, Src=27, Tgt=19, Data=0xcc
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
ERROR: Timeout waiting for pkt_in_rdy
[Cycle 0] West Output: 000000
[Cycle 0] Waiting for expected output on port 2: 06d3cc
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
ERROR: Expected output not found
  Expected: Port=2, Pkt=06d3cc
[Cycle 0] West Output: 000000
--- N-RF-005: Êú¨Âú∞Ë∑ØÁî±ÊµãËØï ---
[Cycle 0] Sending packet: Type=0, QoS=0, Src=27, Tgt=27, Data=0xff
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
ERROR: Timeout waiting for pkt_in_rdy
[Cycle 0] West Output: 000000
[Cycle 0] Waiting for expected output on port 4: 06dbff
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
ERROR: Expected output not found
  Expected: Port=4, Pkt=06dbff
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
[Cycle 0] West Output: 000000
ERROR: ÊµãËØïË∂ÖÊó∂ÔºÅ
- /Users/liangmx17/Documents/maze_mesh/verification/testbench/integration_tests/node_basic_routing/simple_test.sv:504: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.042 2025-11-02
- Verilator: $finish at 100us; walltime 0.021 s; speed 4.804 ms/s
- Verilator: cpu 0.021 s on 1 threads; alloced 0 MB

[0;32m[PASS][0m  Âü∫Êú¨Ë∑ØÁî±ÂäüËÉΩÊµãËØïÂÆåÊàê
