#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Fri Dec 15 16:24:59 2023
# Process ID: 10370
# Current directory: /home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.runs/base_audio_codec_ctrl_0_0_synth_1
# Command line: vivado -log base_audio_codec_ctrl_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source base_audio_codec_ctrl_0_0.tcl
# Log file: /home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.runs/base_audio_codec_ctrl_0_0_synth_1/base_audio_codec_ctrl_0_0.vds
# Journal file: /home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.runs/base_audio_codec_ctrl_0_0_synth_1/vivado.jou
# Running On: bobby, OS: Linux, CPU Frequency: 4067.579 MHz, CPU Physical cores: 16, Host memory: 16072 MB
#-----------------------------------------------------------
source base_audio_codec_ctrl_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/RCD_HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/topnotches/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: base_audio_codec_ctrl_0_0
Command: synth_design -top base_audio_codec_ctrl_0_0 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10554
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2111.320 ; gain = 402.715 ; free physical = 6613 ; free virtual = 10444
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'base_audio_codec_ctrl_0_0' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_audio_codec_ctrl_0_0/synth/base_audio_codec_ctrl_0_0.vhd:85]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_REG bound to: 1 - type: integer 
	Parameter C_NUM_MEM bound to: 1 - type: integer 
	Parameter C_SLV_AWIDTH bound to: 32 - type: integer 
	Parameter C_SLV_DWIDTH bound to: 32 - type: integer 
	Parameter C_CODEC_ADDRESS bound to: 2'b11 
INFO: [Synth 8-3491] module 'i2s_ctrl' declared at '/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f35b/src/i2s_ctrl.vhd:108' bound to instance 'U0' of component 'i2s_ctrl' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_audio_codec_ctrl_0_0/synth/base_audio_codec_ctrl_0_0.vhd:140]
INFO: [Synth 8-638] synthesizing module 'i2s_ctrl' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f35b/src/i2s_ctrl.vhd:178]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f35b/src/axi_lite_ipif.vhd:240]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f35b/src/slave_attachment.vhd:226]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f35b/src/address_decoder.vhd:176]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f35b/src/pselect_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f35b/src/pselect_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f35b/src/pselect_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f35b/src/pselect_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f35b/src/pselect_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f35b/src/pselect_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f35b/src/pselect_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f35b/src/pselect_f.vhd:165]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f35b/src/pselect_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f35b/src/pselect_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f35b/src/address_decoder.vhd:176]
INFO: [Synth 8-226] default block is never used [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f35b/src/slave_attachment.vhd:379]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f35b/src/slave_attachment.vhd:226]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f35b/src/axi_lite_ipif.vhd:240]
INFO: [Synth 8-638] synthesizing module 'user_logic' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f35b/src/user_logic.vhd:130]
INFO: [Synth 8-3491] module 'iis_deser' declared at '/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f35b/src/iis_deser.vhd:24' bound to instance 'Inst_iis_deser' of component 'iis_deser' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f35b/src/user_logic.vhd:205]
INFO: [Synth 8-638] synthesizing module 'iis_deser' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f35b/src/iis_deser.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'iis_deser' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f35b/src/iis_deser.vhd:35]
INFO: [Synth 8-3491] module 'iis_ser' declared at '/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f35b/src/iis_ser.vhd:24' bound to instance 'Inst_iis_ser' of component 'iis_ser' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f35b/src/user_logic.vhd:226]
INFO: [Synth 8-638] synthesizing module 'iis_ser' [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f35b/src/iis_ser.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'iis_ser' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f35b/src/iis_ser.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'user_logic' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f35b/src/user_logic.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'i2s_ctrl' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ipshared/f35b/src/i2s_ctrl.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'base_audio_codec_ctrl_0_0' (0#1) [/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.gen/sources_1/bd/base/ip/base_audio_codec_ctrl_0_0/synth/base_audio_codec_ctrl_0_0.vhd:85]
WARNING: [Synth 8-7129] Port Address_In_Erly[0] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[1] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[2] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[3] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[7] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Address_In_Erly[8] in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_RNW in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[31] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[30] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[29] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[28] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[27] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[26] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[25] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[24] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[23] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[22] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[21] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[20] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[19] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[18] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[17] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[16] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[15] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[14] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[13] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[12] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[11] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[10] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[9] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[3] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[2] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[1] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WSTRB[0] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[31] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[30] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[29] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[28] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[27] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[26] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[25] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[24] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[23] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[22] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[21] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[20] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[19] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[18] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[17] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[16] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[15] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[14] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[13] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[12] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[11] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[10] in module slave_attachment is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARADDR[9] in module slave_attachment is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2233.258 ; gain = 524.652 ; free physical = 6479 ; free virtual = 10311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2233.258 ; gain = 524.652 ; free physical = 6479 ; free virtual = 10311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2233.258 ; gain = 524.652 ; free physical = 6479 ; free virtual = 10311
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2233.258 ; gain = 0.000 ; free physical = 6479 ; free virtual = 10311
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2372.070 ; gain = 0.000 ; free physical = 6479 ; free virtual = 10310
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2372.105 ; gain = 0.000 ; free physical = 6478 ; free virtual = 10310
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2372.105 ; gain = 663.500 ; free physical = 6478 ; free virtual = 10309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2372.105 ; gain = 663.500 ; free physical = 6478 ; free virtual = 10309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2372.105 ; gain = 663.500 ; free physical = 6478 ; free virtual = 10309
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
INFO: [Synth 8-802] inferred FSM for state register 'iis_state_reg' in module 'iis_deser'
INFO: [Synth 8-802] inferred FSM for state register 'iis_state_reg' in module 'iis_ser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sm_idle |                             0010 |                               00
                 sm_read |                             1000 |                               01
                sm_write |                             0100 |                               10
                 sm_resp |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                          0000001 |                              000
               wait_left |                          0000100 |                              001
               skip_left |                          1000000 |                              010
               read_left |                          0100000 |                              011
              wait_right |                          0010000 |                              100
              skip_right |                          0001000 |                              101
              read_right |                          0000010 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'iis_state_reg' using encoding 'one-hot' in module 'iis_deser'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                            00001 |                              000
               wait_left |                            00100 |                              001
              write_left |                            10000 |                              010
              wait_right |                            01000 |                              011
             write_right |                            00010 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'iis_state_reg' using encoding 'one-hot' in module 'iis_ser'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2372.105 ; gain = 663.500 ; free physical = 6476 ; free virtual = 10309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               24 Bit    Registers := 6     
	               11 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 6     
	   5 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 5     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 21    
	   7 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 1     
	   4 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design base_audio_codec_ctrl_0_0 has port codec_address[1] driven by constant 1
INFO: [Synth 8-3917] design base_audio_codec_ctrl_0_0 has port codec_address[0] driven by constant 1
WARNING: [Synth 8-7129] Port s_axi_awaddr[31] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[30] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[29] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[28] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[27] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[26] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[25] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[24] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[23] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[22] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[21] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[20] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[19] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[18] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[17] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[16] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[15] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[14] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[13] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[12] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[11] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[10] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[9] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[8] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[7] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[6] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[5] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[3] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[2] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[1] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[0] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[31] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[30] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[29] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[28] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[27] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[26] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[25] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[24] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[23] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[22] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[21] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[20] in module base_audio_codec_ctrl_0_0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2372.105 ; gain = 663.500 ; free physical = 6462 ; free virtual = 10294
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2372.105 ; gain = 663.500 ; free physical = 6477 ; free virtual = 10309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2372.105 ; gain = 663.500 ; free physical = 6477 ; free virtual = 10309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2372.105 ; gain = 663.500 ; free physical = 6477 ; free virtual = 10309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2372.105 ; gain = 663.500 ; free physical = 6476 ; free virtual = 10309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2372.105 ; gain = 663.500 ; free physical = 6476 ; free virtual = 10309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2372.105 ; gain = 663.500 ; free physical = 6476 ; free virtual = 10309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2372.105 ; gain = 663.500 ; free physical = 6476 ; free virtual = 10309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2372.105 ; gain = 663.500 ; free physical = 6476 ; free virtual = 10309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2372.105 ; gain = 663.500 ; free physical = 6476 ; free virtual = 10309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     5|
|2     |LUT2 |    17|
|3     |LUT3 |    14|
|4     |LUT4 |    11|
|5     |LUT5 |    82|
|6     |LUT6 |    59|
|7     |FDRE |   293|
|8     |FDSE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2372.105 ; gain = 663.500 ; free physical = 6476 ; free virtual = 10309
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 59 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2372.105 ; gain = 524.652 ; free physical = 6476 ; free virtual = 10309
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2372.105 ; gain = 663.500 ; free physical = 6476 ; free virtual = 10309
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2372.105 ; gain = 0.000 ; free physical = 6758 ; free virtual = 10590
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2372.105 ; gain = 0.000 ; free physical = 6761 ; free virtual = 10594
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: c5c21ce6
INFO: [Common 17-83] Releasing license: Synthesis
57 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2372.105 ; gain = 1013.031 ; free physical = 6761 ; free virtual = 10593
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1935.530; main = 1607.984; forked = 378.794
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3329.309; main = 2372.074; forked = 989.250
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2396.082 ; gain = 0.000 ; free physical = 6761 ; free virtual = 10593
INFO: [Common 17-1381] The checkpoint '/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.runs/base_audio_codec_ctrl_0_0_synth_1/base_audio_codec_ctrl_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP base_audio_codec_ctrl_0_0, cache-ID = a5fae8cdd6ee7b34
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2396.082 ; gain = 0.000 ; free physical = 6760 ; free virtual = 10593
INFO: [Common 17-1381] The checkpoint '/home/topnotches/RCD_TU_Delft_2023/src_hls/stream_hls/streamulator/PYNQ-Z2/overlay/boards/Pynq-Z2/base/base/base.runs/base_audio_codec_ctrl_0_0_synth_1/base_audio_codec_ctrl_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file base_audio_codec_ctrl_0_0_utilization_synth.rpt -pb base_audio_codec_ctrl_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 15 16:25:25 2023...
