
RTOSDemo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004dfc  00080000  00080000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000438  20070000  00084dfc  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000a284  20070438  00085234  00010438  2**2
                  ALLOC
  3 .stack        00002004  2007a6bc  0008f4b8  00010438  2**0
                  ALLOC
  4 .ARM.attributes 00000029  00000000  00000000  00010438  2**0
                  CONTENTS, READONLY
  5 .comment      0000005b  00000000  00000000  00010461  2**0
                  CONTENTS, READONLY
  6 .debug_info   0000be4e  00000000  00000000  000104bc  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000249c  00000000  00000000  0001c30a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00005774  00000000  00000000  0001e7a6  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000f60  00000000  00000000  00023f1a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000dd0  00000000  00000000  00024e7a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  0001997f  00000000  00000000  00025c4a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   000121e5  00000000  00000000  0003f5c9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00066c6b  00000000  00000000  000517ae  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000031d4  00000000  00000000  000b841c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	2007c6c0 	.word	0x2007c6c0
   80004:	00081639 	.word	0x00081639
   80008:	00081631 	.word	0x00081631
   8000c:	00081631 	.word	0x00081631
   80010:	00081631 	.word	0x00081631
   80014:	00081631 	.word	0x00081631
   80018:	00081631 	.word	0x00081631
	...
   8002c:	00081ae1 	.word	0x00081ae1
   80030:	00081631 	.word	0x00081631
   80034:	00000000 	.word	0x00000000
   80038:	00081ca5 	.word	0x00081ca5
   8003c:	00081ce9 	.word	0x00081ce9
   80040:	00081631 	.word	0x00081631
   80044:	00081631 	.word	0x00081631
   80048:	00081631 	.word	0x00081631
   8004c:	000848c1 	.word	0x000848c1
   80050:	000847e1 	.word	0x000847e1
   80054:	00081631 	.word	0x00081631
   80058:	00081631 	.word	0x00081631
   8005c:	00081631 	.word	0x00081631
   80060:	00081631 	.word	0x00081631
   80064:	00081631 	.word	0x00081631
   80068:	00000000 	.word	0x00000000
   8006c:	000810dd 	.word	0x000810dd
   80070:	000810f5 	.word	0x000810f5
   80074:	0008110d 	.word	0x0008110d
   80078:	00081125 	.word	0x00081125
	...
   80084:	00084931 	.word	0x00084931
   80088:	00081631 	.word	0x00081631
   8008c:	00081631 	.word	0x00081631
   80090:	00081631 	.word	0x00081631
   80094:	00081631 	.word	0x00081631
   80098:	00081631 	.word	0x00081631
   8009c:	00081631 	.word	0x00081631
   800a0:	00081631 	.word	0x00081631
   800a4:	00000000 	.word	0x00000000
   800a8:	00081631 	.word	0x00081631
   800ac:	00081631 	.word	0x00081631
   800b0:	00081631 	.word	0x00081631
   800b4:	00081631 	.word	0x00081631
   800b8:	00081631 	.word	0x00081631
   800bc:	00081631 	.word	0x00081631
   800c0:	00081631 	.word	0x00081631
   800c4:	00081631 	.word	0x00081631
   800c8:	00081631 	.word	0x00081631
   800cc:	00081631 	.word	0x00081631
   800d0:	00081631 	.word	0x00081631
   800d4:	00081631 	.word	0x00081631
   800d8:	00081631 	.word	0x00081631
   800dc:	00081631 	.word	0x00081631
   800e0:	00081631 	.word	0x00081631
   800e4:	00081631 	.word	0x00081631
   800e8:	00081631 	.word	0x00081631
   800ec:	00084121 	.word	0x00084121
   800f0:	00084089 	.word	0x00084089

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070438 	.word	0x20070438
   80110:	00000000 	.word	0x00000000
   80114:	00084dfc 	.word	0x00084dfc

00080118 <frame_dummy>:
   80118:	b508      	push	{r3, lr}
   8011a:	4b06      	ldr	r3, [pc, #24]	; (80134 <frame_dummy+0x1c>)
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4806      	ldr	r0, [pc, #24]	; (80138 <frame_dummy+0x20>)
   80120:	4906      	ldr	r1, [pc, #24]	; (8013c <frame_dummy+0x24>)
   80122:	f3af 8000 	nop.w
   80126:	4806      	ldr	r0, [pc, #24]	; (80140 <frame_dummy+0x28>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b113      	cbz	r3, 80132 <frame_dummy+0x1a>
   8012c:	4b05      	ldr	r3, [pc, #20]	; (80144 <frame_dummy+0x2c>)
   8012e:	b103      	cbz	r3, 80132 <frame_dummy+0x1a>
   80130:	4798      	blx	r3
   80132:	bd08      	pop	{r3, pc}
   80134:	00000000 	.word	0x00000000
   80138:	00084dfc 	.word	0x00084dfc
   8013c:	2007043c 	.word	0x2007043c
   80140:	00084dfc 	.word	0x00084dfc
   80144:	00000000 	.word	0x00000000

00080148 <command_test>:
/************************************************************************/
/**
 * \brief Tests the housekeeping task.
 */
void command_test( void )
{
   80148:	b590      	push	{r4, r7, lr}
   8014a:	b085      	sub	sp, #20
   8014c:	af04      	add	r7, sp, #16
		
		/* Start the two tasks as described in the comments at the top of this
		file. */
		xTaskCreate( prvCommandTask,					/* The function that implements the task. */
   8014e:	2303      	movs	r3, #3
   80150:	9300      	str	r3, [sp, #0]
   80152:	2300      	movs	r3, #0
   80154:	9301      	str	r3, [sp, #4]
   80156:	2300      	movs	r3, #0
   80158:	9302      	str	r3, [sp, #8]
   8015a:	2300      	movs	r3, #0
   8015c:	9303      	str	r3, [sp, #12]
   8015e:	4806      	ldr	r0, [pc, #24]	; (80178 <command_test+0x30>)
   80160:	4906      	ldr	r1, [pc, #24]	; (8017c <command_test+0x34>)
   80162:	2282      	movs	r2, #130	; 0x82
   80164:	f64a 33cd 	movw	r3, #43981	; 0xabcd
   80168:	4c05      	ldr	r4, [pc, #20]	; (80180 <command_test+0x38>)
   8016a:	47a0      	blx	r4
					configMINIMAL_STACK_SIZE, 			/* The size of the stack to allocate to the task. */
					( void * ) COMMAND_PARAMETER, 			/* The parameter passed to the task - just to check the functionality. */
					Command_TASK_PRIORITY, 			/* The priority assigned to the task. */
					NULL );								/* The task handle is not required, so NULL is passed. */
					
		vTaskStartScheduler();
   8016c:	4b05      	ldr	r3, [pc, #20]	; (80184 <command_test+0x3c>)
   8016e:	4798      	blx	r3
	/* If all is well, the scheduler will now be running, and the following
	line will never be reached.  If the following line does execute, then
	there was insufficient FreeRTOS heap memory available for the idle and/or
	timer tasks	to be created.  See the memory management section on the
	FreeRTOS web site for more details. */
}
   80170:	3704      	adds	r7, #4
   80172:	46bd      	mov	sp, r7
   80174:	bd90      	pop	{r4, r7, pc}
   80176:	bf00      	nop
   80178:	00080189 	.word	0x00080189
   8017c:	00084d30 	.word	0x00084d30
   80180:	00082ac5 	.word	0x00082ac5
   80184:	00082d41 	.word	0x00082d41

00080188 <prvCommandTask>:
/**
 * \brief Performs the housekeeping task.
 * @param *pvParameters:
 */
static void prvCommandTask( void *pvParameters )
{
   80188:	b590      	push	{r4, r7, lr}
   8018a:	b08b      	sub	sp, #44	; 0x2c
   8018c:	af00      	add	r7, sp, #0
   8018e:	6078      	str	r0, [r7, #4]
	configASSERT( ( ( unsigned long ) pvParameters ) == COMMAND_PARAMETER );
   80190:	687a      	ldr	r2, [r7, #4]
   80192:	f64a 33cd 	movw	r3, #43981	; 0xabcd
   80196:	429a      	cmp	r2, r3
   80198:	d002      	beq.n	801a0 <prvCommandTask+0x18>
   8019a:	4b10      	ldr	r3, [pc, #64]	; (801dc <prvCommandTask+0x54>)
   8019c:	4798      	blx	r3
   8019e:	e7fe      	b.n	8019e <prvCommandTask+0x16>
	TickType_t	xLastWakeTime;
	const TickType_t xTimeToWait = 15;	//Number entered here corresponds to the number of ticks we should wait.
   801a0:	230f      	movs	r3, #15
   801a2:	627b      	str	r3, [r7, #36]	; 0x24
	/* As SysTick will be approx. 1kHz, Num = 1000 * 60 * 60 = 1 hour.*/
	
	uint32_t low, high, ID, PRIORITY, x;
	
	low = DUMMY_COMMAND;
   801a4:	f04f 33aa 	mov.w	r3, #2863311530	; 0xaaaaaaaa
   801a8:	623b      	str	r3, [r7, #32]
	high = CAN_MSG_DUMMY_DATA;
   801aa:	4b0d      	ldr	r3, [pc, #52]	; (801e0 <prvCommandTask+0x58>)
   801ac:	61fb      	str	r3, [r7, #28]
	ID = NODE1_ID;
   801ae:	2309      	movs	r3, #9
   801b0:	61bb      	str	r3, [r7, #24]
	PRIORITY = COMMAND_PRIO;
   801b2:	230b      	movs	r3, #11
   801b4:	617b      	str	r3, [r7, #20]
	
	/* @non-terminating@ */	
	for( ;; )
	{
			x = send_can_command(low, high, ID, PRIORITY);	//This is the CAN API function I have written for us to use.
   801b6:	6a38      	ldr	r0, [r7, #32]
   801b8:	69f9      	ldr	r1, [r7, #28]
   801ba:	69ba      	ldr	r2, [r7, #24]
   801bc:	697b      	ldr	r3, [r7, #20]
   801be:	4c09      	ldr	r4, [pc, #36]	; (801e4 <prvCommandTask+0x5c>)
   801c0:	47a0      	blx	r4
   801c2:	6138      	str	r0, [r7, #16]
			xLastWakeTime = xTaskGetTickCount();
   801c4:	4b08      	ldr	r3, [pc, #32]	; (801e8 <prvCommandTask+0x60>)
   801c6:	4798      	blx	r3
   801c8:	4603      	mov	r3, r0
   801ca:	60fb      	str	r3, [r7, #12]
			vTaskDelayUntil(&xLastWakeTime, xTimeToWait);
   801cc:	f107 030c 	add.w	r3, r7, #12
   801d0:	4618      	mov	r0, r3
   801d2:	6a79      	ldr	r1, [r7, #36]	; 0x24
   801d4:	4b05      	ldr	r3, [pc, #20]	; (801ec <prvCommandTask+0x64>)
   801d6:	4798      	blx	r3
	}
   801d8:	e7ed      	b.n	801b6 <prvCommandTask+0x2e>
   801da:	bf00      	nop
   801dc:	00081c89 	.word	0x00081c89
   801e0:	55aaaa55 	.word	0x55aaaa55
   801e4:	00084339 	.word	0x00084339
   801e8:	00082f01 	.word	0x00082f01
   801ec:	00082c45 	.word	0x00082c45

000801f0 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ			BOARD_FREQ_MAINCK_XTAL			//!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ		BOARD_FREQ_MAINCK_BYPASS		//!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
   801f0:	b580      	push	{r7, lr}
   801f2:	b082      	sub	sp, #8
   801f4:	af00      	add	r7, sp, #0
   801f6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   801f8:	687b      	ldr	r3, [r7, #4]
   801fa:	2b07      	cmp	r3, #7
   801fc:	d82e      	bhi.n	8025c <osc_enable+0x6c>
   801fe:	a201      	add	r2, pc, #4	; (adr r2, 80204 <osc_enable+0x14>)
   80200:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   80204:	0008025d 	.word	0x0008025d
   80208:	00080225 	.word	0x00080225
   8020c:	0008022d 	.word	0x0008022d
   80210:	00080235 	.word	0x00080235
   80214:	0008023d 	.word	0x0008023d
   80218:	00080245 	.word	0x00080245
   8021c:	0008024d 	.word	0x0008024d
   80220:	00080255 	.word	0x00080255
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
   80224:	2000      	movs	r0, #0
   80226:	4b0f      	ldr	r3, [pc, #60]	; (80264 <osc_enable+0x74>)
   80228:	4798      	blx	r3
		break;
   8022a:	e017      	b.n	8025c <osc_enable+0x6c>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
   8022c:	2001      	movs	r0, #1
   8022e:	4b0d      	ldr	r3, [pc, #52]	; (80264 <osc_enable+0x74>)
   80230:	4798      	blx	r3
		break;
   80232:	e013      	b.n	8025c <osc_enable+0x6c>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
   80234:	2000      	movs	r0, #0
   80236:	4b0c      	ldr	r3, [pc, #48]	; (80268 <osc_enable+0x78>)
   80238:	4798      	blx	r3
		break;
   8023a:	e00f      	b.n	8025c <osc_enable+0x6c>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
   8023c:	2010      	movs	r0, #16
   8023e:	4b0a      	ldr	r3, [pc, #40]	; (80268 <osc_enable+0x78>)
   80240:	4798      	blx	r3
		break;
   80242:	e00b      	b.n	8025c <osc_enable+0x6c>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
   80244:	2020      	movs	r0, #32
   80246:	4b08      	ldr	r3, [pc, #32]	; (80268 <osc_enable+0x78>)
   80248:	4798      	blx	r3
		break;
   8024a:	e007      	b.n	8025c <osc_enable+0x6c>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL);
   8024c:	2000      	movs	r0, #0
   8024e:	4b07      	ldr	r3, [pc, #28]	; (8026c <osc_enable+0x7c>)
   80250:	4798      	blx	r3
		break;
   80252:	e003      	b.n	8025c <osc_enable+0x6c>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS);
   80254:	2001      	movs	r0, #1
   80256:	4b05      	ldr	r3, [pc, #20]	; (8026c <osc_enable+0x7c>)
   80258:	4798      	blx	r3
		break;
   8025a:	bf00      	nop
	}
}
   8025c:	3708      	adds	r7, #8
   8025e:	46bd      	mov	sp, r7
   80260:	bd80      	pop	{r7, pc}
   80262:	bf00      	nop
   80264:	000811c1 	.word	0x000811c1
   80268:	00081231 	.word	0x00081231
   8026c:	000812d1 	.word	0x000812d1

00080270 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
   80270:	b580      	push	{r7, lr}
   80272:	b082      	sub	sp, #8
   80274:	af00      	add	r7, sp, #0
   80276:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   80278:	687b      	ldr	r3, [r7, #4]
   8027a:	2b07      	cmp	r3, #7
   8027c:	d826      	bhi.n	802cc <osc_is_ready+0x5c>
   8027e:	a201      	add	r2, pc, #4	; (adr r2, 80284 <osc_is_ready+0x14>)
   80280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   80284:	000802a5 	.word	0x000802a5
   80288:	000802a9 	.word	0x000802a9
   8028c:	000802a9 	.word	0x000802a9
   80290:	000802bb 	.word	0x000802bb
   80294:	000802bb 	.word	0x000802bb
   80298:	000802bb 	.word	0x000802bb
   8029c:	000802bb 	.word	0x000802bb
   802a0:	000802bb 	.word	0x000802bb
	case OSC_SLCK_32K_RC:
		return 1;
   802a4:	2301      	movs	r3, #1
   802a6:	e012      	b.n	802ce <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
   802a8:	4b0b      	ldr	r3, [pc, #44]	; (802d8 <osc_is_ready+0x68>)
   802aa:	4798      	blx	r3
   802ac:	4603      	mov	r3, r0
   802ae:	2b00      	cmp	r3, #0
   802b0:	bf0c      	ite	eq
   802b2:	2300      	moveq	r3, #0
   802b4:	2301      	movne	r3, #1
   802b6:	b2db      	uxtb	r3, r3
   802b8:	e009      	b.n	802ce <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   802ba:	4b08      	ldr	r3, [pc, #32]	; (802dc <osc_is_ready+0x6c>)
   802bc:	4798      	blx	r3
   802be:	4603      	mov	r3, r0
   802c0:	2b00      	cmp	r3, #0
   802c2:	bf0c      	ite	eq
   802c4:	2300      	moveq	r3, #0
   802c6:	2301      	movne	r3, #1
   802c8:	b2db      	uxtb	r3, r3
   802ca:	e000      	b.n	802ce <osc_is_ready+0x5e>
	}

	return 0;
   802cc:	2300      	movs	r3, #0
}
   802ce:	4618      	mov	r0, r3
   802d0:	3708      	adds	r7, #8
   802d2:	46bd      	mov	sp, r7
   802d4:	bd80      	pop	{r7, pc}
   802d6:	bf00      	nop
   802d8:	000811fd 	.word	0x000811fd
   802dc:	0008133d 	.word	0x0008133d

000802e0 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
   802e0:	b480      	push	{r7}
   802e2:	b083      	sub	sp, #12
   802e4:	af00      	add	r7, sp, #0
   802e6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   802e8:	687b      	ldr	r3, [r7, #4]
   802ea:	2b07      	cmp	r3, #7
   802ec:	d825      	bhi.n	8033a <osc_get_rate+0x5a>
   802ee:	a201      	add	r2, pc, #4	; (adr r2, 802f4 <osc_get_rate+0x14>)
   802f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   802f4:	00080315 	.word	0x00080315
   802f8:	0008031b 	.word	0x0008031b
   802fc:	00080321 	.word	0x00080321
   80300:	00080327 	.word	0x00080327
   80304:	0008032b 	.word	0x0008032b
   80308:	0008032f 	.word	0x0008032f
   8030c:	00080333 	.word	0x00080333
   80310:	00080337 	.word	0x00080337
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
   80314:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   80318:	e010      	b.n	8033c <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_SLCK_XTAL
	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
   8031a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   8031e:	e00d      	b.n	8033c <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_SLCK_BYPASS
	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
   80320:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   80324:	e00a      	b.n	8033c <osc_get_rate+0x5c>
#endif

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
   80326:	4b08      	ldr	r3, [pc, #32]	; (80348 <osc_get_rate+0x68>)
   80328:	e008      	b.n	8033c <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
   8032a:	4b08      	ldr	r3, [pc, #32]	; (8034c <osc_get_rate+0x6c>)
   8032c:	e006      	b.n	8033c <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
   8032e:	4b08      	ldr	r3, [pc, #32]	; (80350 <osc_get_rate+0x70>)
   80330:	e004      	b.n	8033c <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_MAINCK_XTAL
	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
   80332:	4b07      	ldr	r3, [pc, #28]	; (80350 <osc_get_rate+0x70>)
   80334:	e002      	b.n	8033c <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_MAINCK_BYPASS
	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
   80336:	4b06      	ldr	r3, [pc, #24]	; (80350 <osc_get_rate+0x70>)
   80338:	e000      	b.n	8033c <osc_get_rate+0x5c>
#endif
	}

	return 0;
   8033a:	2300      	movs	r3, #0
}
   8033c:	4618      	mov	r0, r3
   8033e:	370c      	adds	r7, #12
   80340:	46bd      	mov	sp, r7
   80342:	f85d 7b04 	ldr.w	r7, [sp], #4
   80346:	4770      	bx	lr
   80348:	003d0900 	.word	0x003d0900
   8034c:	007a1200 	.word	0x007a1200
   80350:	00b71b00 	.word	0x00b71b00

00080354 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
   80354:	b580      	push	{r7, lr}
   80356:	b082      	sub	sp, #8
   80358:	af00      	add	r7, sp, #0
   8035a:	4603      	mov	r3, r0
   8035c:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
   8035e:	bf00      	nop
   80360:	79fb      	ldrb	r3, [r7, #7]
   80362:	4618      	mov	r0, r3
   80364:	4b05      	ldr	r3, [pc, #20]	; (8037c <osc_wait_ready+0x28>)
   80366:	4798      	blx	r3
   80368:	4603      	mov	r3, r0
   8036a:	f083 0301 	eor.w	r3, r3, #1
   8036e:	b2db      	uxtb	r3, r3
   80370:	2b00      	cmp	r3, #0
   80372:	d1f5      	bne.n	80360 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
   80374:	3708      	adds	r7, #8
   80376:	46bd      	mov	sp, r7
   80378:	bd80      	pop	{r7, pc}
   8037a:	bf00      	nop
   8037c:	00080271 	.word	0x00080271

00080380 <pll_config_init>:
 * \note The SAM3X PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
   80380:	b580      	push	{r7, lr}
   80382:	b086      	sub	sp, #24
   80384:	af00      	add	r7, sp, #0
   80386:	60f8      	str	r0, [r7, #12]
   80388:	607a      	str	r2, [r7, #4]
   8038a:	603b      	str	r3, [r7, #0]
   8038c:	460b      	mov	r3, r1
   8038e:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
   80390:	687b      	ldr	r3, [r7, #4]
   80392:	2b00      	cmp	r3, #0
   80394:	d107      	bne.n	803a6 <pll_config_init+0x26>
   80396:	683b      	ldr	r3, [r7, #0]
   80398:	2b00      	cmp	r3, #0
   8039a:	d104      	bne.n	803a6 <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
   8039c:	68fb      	ldr	r3, [r7, #12]
   8039e:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
   803a2:	601a      	str	r2, [r3, #0]
   803a4:	e019      	b.n	803da <pll_config_init+0x5a>
	} else { /* PLLA */
		/* Calculate internal VCO frequency */
		vco_hz = osc_get_rate(e_src) / ul_div;
   803a6:	7afb      	ldrb	r3, [r7, #11]
   803a8:	4618      	mov	r0, r3
   803aa:	4b0d      	ldr	r3, [pc, #52]	; (803e0 <pll_config_init+0x60>)
   803ac:	4798      	blx	r3
   803ae:	4602      	mov	r2, r0
   803b0:	687b      	ldr	r3, [r7, #4]
   803b2:	fbb2 f3f3 	udiv	r3, r2, r3
   803b6:	617b      	str	r3, [r7, #20]
		Assert(vco_hz >= PLL_INPUT_MIN_HZ);
		Assert(vco_hz <= PLL_INPUT_MAX_HZ);
		
		vco_hz *= ul_mul;
   803b8:	697b      	ldr	r3, [r7, #20]
   803ba:	683a      	ldr	r2, [r7, #0]
   803bc:	fb02 f303 	mul.w	r3, r2, r3
   803c0:	617b      	str	r3, [r7, #20]
		Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
		Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);
	
		/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
   803c2:	683b      	ldr	r3, [r7, #0]
   803c4:	3b01      	subs	r3, #1
   803c6:	041a      	lsls	r2, r3, #16
   803c8:	4b06      	ldr	r3, [pc, #24]	; (803e4 <pll_config_init+0x64>)
   803ca:	4013      	ands	r3, r2
   803cc:	687a      	ldr	r2, [r7, #4]
   803ce:	b2d2      	uxtb	r2, r2
   803d0:	4313      	orrs	r3, r2
   803d2:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
   803d6:	68fb      	ldr	r3, [r7, #12]
   803d8:	601a      	str	r2, [r3, #0]
	}
}
   803da:	3718      	adds	r7, #24
   803dc:	46bd      	mov	sp, r7
   803de:	bd80      	pop	{r7, pc}
   803e0:	000802e1 	.word	0x000802e1
   803e4:	07ff0000 	.word	0x07ff0000

000803e8 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
   803e8:	b580      	push	{r7, lr}
   803ea:	b082      	sub	sp, #8
   803ec:	af00      	add	r7, sp, #0
   803ee:	6078      	str	r0, [r7, #4]
   803f0:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);
	
	if (ul_pll_id == PLLA_ID) {
   803f2:	683b      	ldr	r3, [r7, #0]
   803f4:	2b00      	cmp	r3, #0
   803f6:	d108      	bne.n	8040a <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
   803f8:	4b08      	ldr	r3, [pc, #32]	; (8041c <pll_enable+0x34>)
   803fa:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   803fc:	4b08      	ldr	r3, [pc, #32]	; (80420 <pll_enable+0x38>)
   803fe:	687a      	ldr	r2, [r7, #4]
   80400:	6812      	ldr	r2, [r2, #0]
   80402:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   80406:	629a      	str	r2, [r3, #40]	; 0x28
   80408:	e005      	b.n	80416 <pll_enable+0x2e>
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
   8040a:	4b05      	ldr	r3, [pc, #20]	; (80420 <pll_enable+0x38>)
   8040c:	687a      	ldr	r2, [r7, #4]
   8040e:	6812      	ldr	r2, [r2, #0]
   80410:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
   80414:	61da      	str	r2, [r3, #28]
	}
}
   80416:	3708      	adds	r7, #8
   80418:	46bd      	mov	sp, r7
   8041a:	bd80      	pop	{r7, pc}
   8041c:	00081359 	.word	0x00081359
   80420:	400e0600 	.word	0x400e0600

00080424 <pll_is_locked>:
	else
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
   80424:	b580      	push	{r7, lr}
   80426:	b082      	sub	sp, #8
   80428:	af00      	add	r7, sp, #0
   8042a:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);
	
	if (ul_pll_id == PLLA_ID)
   8042c:	687b      	ldr	r3, [r7, #4]
   8042e:	2b00      	cmp	r3, #0
   80430:	d103      	bne.n	8043a <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
   80432:	4b05      	ldr	r3, [pc, #20]	; (80448 <pll_is_locked+0x24>)
   80434:	4798      	blx	r3
   80436:	4603      	mov	r3, r0
   80438:	e002      	b.n	80440 <pll_is_locked+0x1c>
	else
		return pmc_is_locked_upll();
   8043a:	4b04      	ldr	r3, [pc, #16]	; (8044c <pll_is_locked+0x28>)
   8043c:	4798      	blx	r3
   8043e:	4603      	mov	r3, r0
}
   80440:	4618      	mov	r0, r3
   80442:	3708      	adds	r7, #8
   80444:	46bd      	mov	sp, r7
   80446:	bd80      	pop	{r7, pc}
   80448:	00081371 	.word	0x00081371
   8044c:	0008138d 	.word	0x0008138d

00080450 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
   80450:	b580      	push	{r7, lr}
   80452:	b082      	sub	sp, #8
   80454:	af00      	add	r7, sp, #0
   80456:	4603      	mov	r3, r0
   80458:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
   8045a:	79fb      	ldrb	r3, [r7, #7]
   8045c:	3b03      	subs	r3, #3
   8045e:	2b04      	cmp	r3, #4
   80460:	d808      	bhi.n	80474 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
   80462:	79fb      	ldrb	r3, [r7, #7]
   80464:	4618      	mov	r0, r3
   80466:	4b05      	ldr	r3, [pc, #20]	; (8047c <pll_enable_source+0x2c>)
   80468:	4798      	blx	r3
		osc_wait_ready(e_src);
   8046a:	79fb      	ldrb	r3, [r7, #7]
   8046c:	4618      	mov	r0, r3
   8046e:	4b04      	ldr	r3, [pc, #16]	; (80480 <pll_enable_source+0x30>)
   80470:	4798      	blx	r3
		break;
   80472:	e000      	b.n	80476 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
   80474:	bf00      	nop
	}
}
   80476:	3708      	adds	r7, #8
   80478:	46bd      	mov	sp, r7
   8047a:	bd80      	pop	{r7, pc}
   8047c:	000801f1 	.word	0x000801f1
   80480:	00080355 	.word	0x00080355

00080484 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
   80484:	b580      	push	{r7, lr}
   80486:	b082      	sub	sp, #8
   80488:	af00      	add	r7, sp, #0
   8048a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   8048c:	bf00      	nop
   8048e:	6878      	ldr	r0, [r7, #4]
   80490:	4b04      	ldr	r3, [pc, #16]	; (804a4 <pll_wait_for_lock+0x20>)
   80492:	4798      	blx	r3
   80494:	4603      	mov	r3, r0
   80496:	2b00      	cmp	r3, #0
   80498:	d0f9      	beq.n	8048e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
   8049a:	2300      	movs	r3, #0
}
   8049c:	4618      	mov	r0, r3
   8049e:	3708      	adds	r7, #8
   804a0:	46bd      	mov	sp, r7
   804a2:	bd80      	pop	{r7, pc}
   804a4:	00080425 	.word	0x00080425

000804a8 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
   804a8:	b580      	push	{r7, lr}
   804aa:	af00      	add	r7, sp, #0
    case SYSCLK_SRC_MAINCK_BYPASS:
		return OSC_MAINCK_BYPASS_HZ;

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLLACK:
		return pll_get_default_rate(0);	
   804ac:	2006      	movs	r0, #6
   804ae:	4b04      	ldr	r3, [pc, #16]	; (804c0 <sysclk_get_main_hz+0x18>)
   804b0:	4798      	blx	r3
   804b2:	4602      	mov	r2, r0
   804b4:	4613      	mov	r3, r2
   804b6:	00db      	lsls	r3, r3, #3
   804b8:	1a9b      	subs	r3, r3, r2
   804ba:	005b      	lsls	r3, r3, #1
	
	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
   804bc:	4618      	mov	r0, r3
   804be:	bd80      	pop	{r7, pc}
   804c0:	000802e1 	.word	0x000802e1

000804c4 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
   804c4:	b580      	push	{r7, lr}
   804c6:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() / ((CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos) + 1);
   804c8:	4b02      	ldr	r3, [pc, #8]	; (804d4 <sysclk_get_cpu_hz+0x10>)
   804ca:	4798      	blx	r3
   804cc:	4603      	mov	r3, r0
   804ce:	085b      	lsrs	r3, r3, #1
}
   804d0:	4618      	mov	r0, r3
   804d2:	bd80      	pop	{r7, pc}
   804d4:	000804a9 	.word	0x000804a9

000804d8 <sysclk_init>:
	pll_disable(1);
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   804d8:	b590      	push	{r4, r7, lr}
   804da:	b083      	sub	sp, #12
   804dc:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   804de:	4b10      	ldr	r3, [pc, #64]	; (80520 <sysclk_init+0x48>)
   804e0:	4798      	blx	r3
   804e2:	4603      	mov	r3, r0
   804e4:	4618      	mov	r0, r3
   804e6:	4b0f      	ldr	r3, [pc, #60]	; (80524 <sysclk_init+0x4c>)
   804e8:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
		break;

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLLACK:
		pll_enable_source(CONFIG_PLL0_SOURCE);
   804ea:	2006      	movs	r0, #6
   804ec:	4b0e      	ldr	r3, [pc, #56]	; (80528 <sysclk_init+0x50>)
   804ee:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
   804f0:	1d3b      	adds	r3, r7, #4
   804f2:	4618      	mov	r0, r3
   804f4:	2106      	movs	r1, #6
   804f6:	2201      	movs	r2, #1
   804f8:	230e      	movs	r3, #14
   804fa:	4c0c      	ldr	r4, [pc, #48]	; (8052c <sysclk_init+0x54>)
   804fc:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
   804fe:	1d3b      	adds	r3, r7, #4
   80500:	4618      	mov	r0, r3
   80502:	2100      	movs	r1, #0
   80504:	4b0a      	ldr	r3, [pc, #40]	; (80530 <sysclk_init+0x58>)
   80506:	4798      	blx	r3
		pll_wait_for_lock(0);
   80508:	2000      	movs	r0, #0
   8050a:	4b0a      	ldr	r3, [pc, #40]	; (80534 <sysclk_init+0x5c>)
   8050c:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   8050e:	2010      	movs	r0, #16
   80510:	4b09      	ldr	r3, [pc, #36]	; (80538 <sysclk_init+0x60>)
   80512:	4798      	blx	r3
		break;
   80514:	bf00      	nop
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
		break;
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   80516:	4b09      	ldr	r3, [pc, #36]	; (8053c <sysclk_init+0x64>)
   80518:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
   8051a:	370c      	adds	r7, #12
   8051c:	46bd      	mov	sp, r7
   8051e:	bd90      	pop	{r4, r7, pc}
   80520:	000804c5 	.word	0x000804c5
   80524:	00081861 	.word	0x00081861
   80528:	00080451 	.word	0x00080451
   8052c:	00080381 	.word	0x00080381
   80530:	000803e9 	.word	0x000803e9
   80534:	00080485 	.word	0x00080485
   80538:	0008113d 	.word	0x0008113d
   8053c:	000816e1 	.word	0x000816e1

00080540 <board_init>:

/**
 * \brief Initialize board watchdog timer and pins.
 */
void board_init(void)
{
   80540:	b580      	push	{r7, lr}
   80542:	af00      	add	r7, sp, #0
	uint32_t wdt_mode, wdt_timer;	// Values used in initializing WDT.

#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   80544:	4b2e      	ldr	r3, [pc, #184]	; (80600 <board_init+0xc0>)
   80546:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   8054a:	605a      	str	r2, [r3, #4]
#endif

	/*Configure CAN related pins*/
#ifdef CONF_BOARD_CAN0
	/* Configure the CAN0 TX and RX pins. */
	gpio_configure_pin(PIN_CAN0_RX_IDX, PIN_CAN0_RX_FLAGS);
   8054c:	2001      	movs	r0, #1
   8054e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80552:	4b2c      	ldr	r3, [pc, #176]	; (80604 <board_init+0xc4>)
   80554:	4798      	blx	r3
	gpio_configure_pin(PIN_CAN0_TX_IDX, PIN_CAN0_TX_FLAGS);
   80556:	2000      	movs	r0, #0
   80558:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8055c:	4b29      	ldr	r3, [pc, #164]	; (80604 <board_init+0xc4>)
   8055e:	4798      	blx	r3
	/* Configure the transiver0 RS & EN pins. */
	gpio_configure_pin(PIN_CAN0_TR_RS_IDX, PIN_CAN0_TR_RS_FLAGS);
   80560:	2034      	movs	r0, #52	; 0x34
   80562:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   80566:	4b27      	ldr	r3, [pc, #156]	; (80604 <board_init+0xc4>)
   80568:	4798      	blx	r3
	gpio_configure_pin(PIN_CAN0_TR_EN_IDX, PIN_CAN0_TR_EN_FLAGS);
   8056a:	2035      	movs	r0, #53	; 0x35
   8056c:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   80570:	4b24      	ldr	r3, [pc, #144]	; (80604 <board_init+0xc4>)
   80572:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_CAN1
	/* Configure the CAN1 TX and RX pin. */
	gpio_configure_pin(PIN_CAN1_RX_IDX, PIN_CAN1_RX_FLAGS);
   80574:	202f      	movs	r0, #47	; 0x2f
   80576:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8057a:	4b22      	ldr	r3, [pc, #136]	; (80604 <board_init+0xc4>)
   8057c:	4798      	blx	r3
	gpio_configure_pin(PIN_CAN1_TX_IDX, PIN_CAN1_TX_FLAGS);
   8057e:	202e      	movs	r0, #46	; 0x2e
   80580:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80584:	4b1f      	ldr	r3, [pc, #124]	; (80604 <board_init+0xc4>)
   80586:	4798      	blx	r3
	/* Configure the transiver1 RS & EN pins. */
	gpio_configure_pin(PIN_CAN1_TR_RS_IDX, PIN_CAN1_TR_RS_FLAGS);
   80588:	208f      	movs	r0, #143	; 0x8f
   8058a:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   8058e:	4b1d      	ldr	r3, [pc, #116]	; (80604 <board_init+0xc4>)
   80590:	4798      	blx	r3
	gpio_configure_pin(PIN_CAN1_TR_EN_IDX, PIN_CAN1_TR_EN_FLAGS);
   80592:	2090      	movs	r0, #144	; 0x90
   80594:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   80598:	4b1a      	ldr	r3, [pc, #104]	; (80604 <board_init+0xc4>)
   8059a:	4798      	blx	r3
#endif


	/* Configure Power LED */
	gpio_configure_pin(LED3_GPIO, LED3_FLAGS);
   8059c:	2057      	movs	r0, #87	; 0x57
   8059e:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   805a2:	4b18      	ldr	r3, [pc, #96]	; (80604 <board_init+0xc4>)
   805a4:	4798      	blx	r3
	gpio_set_pin_high(LED3_GPIO); /* Turned on by default */
   805a6:	2057      	movs	r0, #87	; 0x57
   805a8:	4b17      	ldr	r3, [pc, #92]	; (80608 <board_init+0xc8>)
   805aa:	4798      	blx	r3

	/* Configure User LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   805ac:	203b      	movs	r0, #59	; 0x3b
   805ae:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   805b2:	4b14      	ldr	r3, [pc, #80]	; (80604 <board_init+0xc4>)
   805b4:	4798      	blx	r3
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   805b6:	2055      	movs	r0, #85	; 0x55
   805b8:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   805bc:	4b11      	ldr	r3, [pc, #68]	; (80604 <board_init+0xc4>)
   805be:	4798      	blx	r3
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   805c0:	2056      	movs	r0, #86	; 0x56
   805c2:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   805c6:	4b0f      	ldr	r3, [pc, #60]	; (80604 <board_init+0xc4>)
   805c8:	4798      	blx	r3

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   805ca:	2087      	movs	r0, #135	; 0x87
   805cc:	490f      	ldr	r1, [pc, #60]	; (8060c <board_init+0xcc>)
   805ce:	4b0d      	ldr	r3, [pc, #52]	; (80604 <board_init+0xc4>)
   805d0:	4798      	blx	r3
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   805d2:	2037      	movs	r0, #55	; 0x37
   805d4:	490e      	ldr	r1, [pc, #56]	; (80610 <board_init+0xd0>)
   805d6:	4b0b      	ldr	r3, [pc, #44]	; (80604 <board_init+0xc4>)
   805d8:	4798      	blx	r3
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

#ifdef CONF_BOARD_USART_RXD
	/* Configure USART RXD pin */
	gpio_configure_pin(PIN_USART0_RXD_IDX, PIN_USART0_RXD_FLAGS);
   805da:	200a      	movs	r0, #10
   805dc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   805e0:	4b08      	ldr	r3, [pc, #32]	; (80604 <board_init+0xc4>)
   805e2:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_USART_TXD
	/* Configure USART TXD pin */
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
   805e4:	200b      	movs	r0, #11
   805e6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   805ea:	4b06      	ldr	r3, [pc, #24]	; (80604 <board_init+0xc4>)
   805ec:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_SCK_IDX, PIN_USART0_SCK_FLAGS);
#endif

#ifdef CONF_BOARD_ADM3312_EN
	/* Configure ADM3312 enable pin */
	gpio_configure_pin(PIN_USART0_EN_IDX, PIN_USART0_EN_FLAGS);
   805ee:	208e      	movs	r0, #142	; 0x8e
   805f0:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
   805f4:	4b03      	ldr	r3, [pc, #12]	; (80604 <board_init+0xc4>)
   805f6:	4798      	blx	r3
	gpio_set_pin_low(PIN_USART0_EN_IDX);
   805f8:	208e      	movs	r0, #142	; 0x8e
   805fa:	4b06      	ldr	r3, [pc, #24]	; (80614 <board_init+0xd4>)
   805fc:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_NANDIO_6, PIN_EBI_NANDIO_6_FLAGS);
	gpio_configure_pin(PIN_EBI_NANDIO_7, PIN_EBI_NANDIO_7_FLAGS);
	gpio_configure_pin(PIN_NF_CE_IDX, PIN_NF_CE_FLAGS);
	gpio_configure_pin(PIN_NF_RB_IDX, PIN_NF_RB_FLAGS);
#endif
}
   805fe:	bd80      	pop	{r7, pc}
   80600:	400e1a50 	.word	0x400e1a50
   80604:	00080efd 	.word	0x00080efd
   80608:	00080e35 	.word	0x00080e35
   8060c:	28000079 	.word	0x28000079
   80610:	28000059 	.word	0x28000059
   80614:	00080e69 	.word	0x00080e69

00080618 <sn65hvd234_set_rs>:
 *
 * \param p_component Pointer to SN65HVD234 control structure.
 * \param pin_idx     The pin index value for transceiver RS pin.
 */
void sn65hvd234_set_rs(sn65hvd234_ctrl_t *p_component, uint32_t pin_idx)
{
   80618:	b480      	push	{r7}
   8061a:	b083      	sub	sp, #12
   8061c:	af00      	add	r7, sp, #0
   8061e:	6078      	str	r0, [r7, #4]
   80620:	6039      	str	r1, [r7, #0]
	p_component->pio_rs_idx = pin_idx;
   80622:	687b      	ldr	r3, [r7, #4]
   80624:	683a      	ldr	r2, [r7, #0]
   80626:	601a      	str	r2, [r3, #0]
}
   80628:	370c      	adds	r7, #12
   8062a:	46bd      	mov	sp, r7
   8062c:	f85d 7b04 	ldr.w	r7, [sp], #4
   80630:	4770      	bx	lr
   80632:	bf00      	nop

00080634 <sn65hvd234_set_en>:
 *
 * \param p_component Pointer to SN65HVD234 control structure.
 * \param pin_idx     The pin index value for transceiver EN pin.
 */
void sn65hvd234_set_en(sn65hvd234_ctrl_t *p_component, uint32_t pin_idx)
{
   80634:	b480      	push	{r7}
   80636:	b083      	sub	sp, #12
   80638:	af00      	add	r7, sp, #0
   8063a:	6078      	str	r0, [r7, #4]
   8063c:	6039      	str	r1, [r7, #0]
	p_component->pio_en_idx = pin_idx;
   8063e:	687b      	ldr	r3, [r7, #4]
   80640:	683a      	ldr	r2, [r7, #0]
   80642:	605a      	str	r2, [r3, #4]
}
   80644:	370c      	adds	r7, #12
   80646:	46bd      	mov	sp, r7
   80648:	f85d 7b04 	ldr.w	r7, [sp], #4
   8064c:	4770      	bx	lr
   8064e:	bf00      	nop

00080650 <sn65hvd234_enable>:
 * \brief Enable transceiver.
 *
 * \param p_component Pointer to SN65HVD234 control structure.
 */
void sn65hvd234_enable(sn65hvd234_ctrl_t *p_component)
{
   80650:	b580      	push	{r7, lr}
   80652:	b082      	sub	sp, #8
   80654:	af00      	add	r7, sp, #0
   80656:	6078      	str	r0, [r7, #4]
	/* Raise EN pin of SN65HVD234 to High Level (Vcc). */
	pio_set_pin_high(p_component->pio_en_idx);
   80658:	687b      	ldr	r3, [r7, #4]
   8065a:	685b      	ldr	r3, [r3, #4]
   8065c:	4618      	mov	r0, r3
   8065e:	4b02      	ldr	r3, [pc, #8]	; (80668 <sn65hvd234_enable+0x18>)
   80660:	4798      	blx	r3
	//ioport_set_pin_level(p_component->pio_en_idx, CAN_EN_HIGH);
}
   80662:	3708      	adds	r7, #8
   80664:	46bd      	mov	sp, r7
   80666:	bd80      	pop	{r7, pc}
   80668:	00080e35 	.word	0x00080e35

0008066c <sn65hvd234_disable_low_power>:
 * \brief Resume to Normal mode by exiting from low power mode.
 *
 * \param p_component Pointer to SN65HVD234 control structure.
 */
void sn65hvd234_disable_low_power(sn65hvd234_ctrl_t *p_component)
{
   8066c:	b580      	push	{r7, lr}
   8066e:	b082      	sub	sp, #8
   80670:	af00      	add	r7, sp, #0
   80672:	6078      	str	r0, [r7, #4]
	/* Lower RS pin of SN65HVD234 to 0.0v~0.33v. */
	pio_set_pin_low(p_component->pio_rs_idx);
   80674:	687b      	ldr	r3, [r7, #4]
   80676:	681b      	ldr	r3, [r3, #0]
   80678:	4618      	mov	r0, r3
   8067a:	4b02      	ldr	r3, [pc, #8]	; (80684 <sn65hvd234_disable_low_power+0x18>)
   8067c:	4798      	blx	r3
	//ioport_set_pin_level(p_component->pio_rs_idx, CAN_RS_LOW);
}
   8067e:	3708      	adds	r7, #8
   80680:	46bd      	mov	sp, r7
   80682:	bd80      	pop	{r7, pc}
   80684:	00080e69 	.word	0x00080e69

00080688 <can_set_baudrate>:
 *
 * \retval Set the baudrate successfully or not.
 */
static uint32_t can_set_baudrate(Can *p_can, uint32_t ul_mck,
		uint32_t ul_baudrate)
{
   80688:	b580      	push	{r7, lr}
   8068a:	b08a      	sub	sp, #40	; 0x28
   8068c:	af00      	add	r7, sp, #0
   8068e:	60f8      	str	r0, [r7, #12]
   80690:	60b9      	str	r1, [r7, #8]
   80692:	607a      	str	r2, [r7, #4]
	uint32_t ul_cur_mod;
	can_bit_timing_t *p_bit_time;

	/* Check whether the baudrate prescale will be greater than the max
	 * divide value. */
	if (((ul_mck + (ul_baudrate * CAN_MAX_TQ_NUM * 1000 - 1)) /
   80694:	687b      	ldr	r3, [r7, #4]
   80696:	f246 12a8 	movw	r2, #25000	; 0x61a8
   8069a:	fb02 f203 	mul.w	r2, r2, r3
   8069e:	68bb      	ldr	r3, [r7, #8]
   806a0:	4413      	add	r3, r2
   806a2:	1e5a      	subs	r2, r3, #1
			(ul_baudrate * CAN_MAX_TQ_NUM * 1000)) >
   806a4:	687b      	ldr	r3, [r7, #4]
   806a6:	f246 11a8 	movw	r1, #25000	; 0x61a8
   806aa:	fb01 f303 	mul.w	r3, r1, r3
	uint32_t ul_cur_mod;
	can_bit_timing_t *p_bit_time;

	/* Check whether the baudrate prescale will be greater than the max
	 * divide value. */
	if (((ul_mck + (ul_baudrate * CAN_MAX_TQ_NUM * 1000 - 1)) /
   806ae:	fbb2 f3f3 	udiv	r3, r2, r3
   806b2:	2b80      	cmp	r3, #128	; 0x80
   806b4:	d901      	bls.n	806ba <can_set_baudrate+0x32>
			(ul_baudrate * CAN_MAX_TQ_NUM * 1000)) >
			CAN_BAUDRATE_MAX_DIV) {
		return 0;
   806b6:	2300      	movs	r3, #0
   806b8:	e085      	b.n	807c6 <can_set_baudrate+0x13e>
	}

	/* Check whether the input MCK is too small. */
	if ((ul_mck / 2)  < ul_baudrate * CAN_MIN_TQ_NUM * 1000) {
   806ba:	68bb      	ldr	r3, [r7, #8]
   806bc:	085a      	lsrs	r2, r3, #1
   806be:	687b      	ldr	r3, [r7, #4]
   806c0:	f44f 51fa 	mov.w	r1, #8000	; 0x1f40
   806c4:	fb01 f303 	mul.w	r3, r1, r3
   806c8:	429a      	cmp	r2, r3
   806ca:	d201      	bcs.n	806d0 <can_set_baudrate+0x48>
		return 0;
   806cc:	2300      	movs	r3, #0
   806ce:	e07a      	b.n	807c6 <can_set_baudrate+0x13e>
	}

	/* Initialize it as the minimum Time Quantum. */
	uc_tq = CAN_MIN_TQ_NUM;
   806d0:	2308      	movs	r3, #8
   806d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	/* Initialize the remainder as the max value. When the remainder is 0,
	 *get the right TQ number. */
	ul_mod = 0xffffffff;
   806d6:	f04f 33ff 	mov.w	r3, #4294967295
   806da:	623b      	str	r3, [r7, #32]
	/* Find out the approximate Time Quantum according to the baudrate. */
	for (uint8_t i = CAN_MIN_TQ_NUM; i <= CAN_MAX_TQ_NUM; i++) {
   806dc:	2308      	movs	r3, #8
   806de:	77fb      	strb	r3, [r7, #31]
   806e0:	e02b      	b.n	8073a <can_set_baudrate+0xb2>
		if ((ul_mck / (ul_baudrate * i * 1000)) <=
   806e2:	7ffb      	ldrb	r3, [r7, #31]
   806e4:	687a      	ldr	r2, [r7, #4]
   806e6:	fb02 f303 	mul.w	r3, r2, r3
   806ea:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   806ee:	fb02 f303 	mul.w	r3, r2, r3
   806f2:	68ba      	ldr	r2, [r7, #8]
   806f4:	fbb2 f3f3 	udiv	r3, r2, r3
   806f8:	2b80      	cmp	r3, #128	; 0x80
   806fa:	d81b      	bhi.n	80734 <can_set_baudrate+0xac>
				CAN_BAUDRATE_MAX_DIV) {
			ul_cur_mod = ul_mck % (ul_baudrate * i * 1000);
   806fc:	7ffb      	ldrb	r3, [r7, #31]
   806fe:	687a      	ldr	r2, [r7, #4]
   80700:	fb02 f303 	mul.w	r3, r2, r3
   80704:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   80708:	fb02 f203 	mul.w	r2, r2, r3
   8070c:	68bb      	ldr	r3, [r7, #8]
   8070e:	fbb3 f1f2 	udiv	r1, r3, r2
   80712:	fb02 f201 	mul.w	r2, r2, r1
   80716:	1a9b      	subs	r3, r3, r2
   80718:	61bb      	str	r3, [r7, #24]
			if (ul_cur_mod < ul_mod) {
   8071a:	69ba      	ldr	r2, [r7, #24]
   8071c:	6a3b      	ldr	r3, [r7, #32]
   8071e:	429a      	cmp	r2, r3
   80720:	d208      	bcs.n	80734 <can_set_baudrate+0xac>
				ul_mod = ul_cur_mod;
   80722:	69bb      	ldr	r3, [r7, #24]
   80724:	623b      	str	r3, [r7, #32]
				uc_tq = i;
   80726:	7ffb      	ldrb	r3, [r7, #31]
   80728:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				if (!ul_mod) {
   8072c:	6a3b      	ldr	r3, [r7, #32]
   8072e:	2b00      	cmp	r3, #0
   80730:	d100      	bne.n	80734 <can_set_baudrate+0xac>
					break;
   80732:	e005      	b.n	80740 <can_set_baudrate+0xb8>

	/* Initialize the remainder as the max value. When the remainder is 0,
	 *get the right TQ number. */
	ul_mod = 0xffffffff;
	/* Find out the approximate Time Quantum according to the baudrate. */
	for (uint8_t i = CAN_MIN_TQ_NUM; i <= CAN_MAX_TQ_NUM; i++) {
   80734:	7ffb      	ldrb	r3, [r7, #31]
   80736:	3301      	adds	r3, #1
   80738:	77fb      	strb	r3, [r7, #31]
   8073a:	7ffb      	ldrb	r3, [r7, #31]
   8073c:	2b19      	cmp	r3, #25
   8073e:	d9d0      	bls.n	806e2 <can_set_baudrate+0x5a>
			}
		}
	}

	/* Calculate the baudrate prescale value. */
	uc_prescale = ul_mck / (ul_baudrate * uc_tq * 1000);
   80740:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
   80744:	687a      	ldr	r2, [r7, #4]
   80746:	fb02 f303 	mul.w	r3, r2, r3
   8074a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
   8074e:	fb02 f303 	mul.w	r3, r2, r3
   80752:	68ba      	ldr	r2, [r7, #8]
   80754:	fbb2 f3f3 	udiv	r3, r2, r3
   80758:	75fb      	strb	r3, [r7, #23]
	if (uc_prescale < 2) {
   8075a:	7dfb      	ldrb	r3, [r7, #23]
   8075c:	2b01      	cmp	r3, #1
   8075e:	d801      	bhi.n	80764 <can_set_baudrate+0xdc>
		return 0;
   80760:	2300      	movs	r3, #0
   80762:	e030      	b.n	807c6 <can_set_baudrate+0x13e>
	}

	/* Get the right CAN BIT Timing group. */
	p_bit_time = (can_bit_timing_t *)&can_bit_time[uc_tq - CAN_MIN_TQ_NUM];
   80764:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
   80768:	f1a3 0208 	sub.w	r2, r3, #8
   8076c:	4613      	mov	r3, r2
   8076e:	005b      	lsls	r3, r3, #1
   80770:	4413      	add	r3, r2
   80772:	005b      	lsls	r3, r3, #1
   80774:	4a16      	ldr	r2, [pc, #88]	; (807d0 <can_set_baudrate+0x148>)
   80776:	4413      	add	r3, r2
   80778:	613b      	str	r3, [r7, #16]

	/* Before modifying the CANBR register, disable the CAN controller. */
	can_disable(p_can);
   8077a:	68f8      	ldr	r0, [r7, #12]
   8077c:	4b15      	ldr	r3, [pc, #84]	; (807d4 <can_set_baudrate+0x14c>)
   8077e:	4798      	blx	r3

	/* Write into the CAN baudrate register. */
	p_can->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |
   80780:	693b      	ldr	r3, [r7, #16]
   80782:	78db      	ldrb	r3, [r3, #3]
   80784:	3b01      	subs	r3, #1
   80786:	f003 0207 	and.w	r2, r3, #7
			CAN_BR_PHASE1(p_bit_time->uc_phase1 - 1) |
   8078a:	693b      	ldr	r3, [r7, #16]
   8078c:	789b      	ldrb	r3, [r3, #2]
   8078e:	3b01      	subs	r3, #1
   80790:	011b      	lsls	r3, r3, #4
   80792:	f003 0370 	and.w	r3, r3, #112	; 0x70

	/* Before modifying the CANBR register, disable the CAN controller. */
	can_disable(p_can);

	/* Write into the CAN baudrate register. */
	p_can->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |
   80796:	431a      	orrs	r2, r3
			CAN_BR_PHASE1(p_bit_time->uc_phase1 - 1) |
			CAN_BR_PROPAG(p_bit_time->uc_prog - 1) |
   80798:	693b      	ldr	r3, [r7, #16]
   8079a:	785b      	ldrb	r3, [r3, #1]
   8079c:	3b01      	subs	r3, #1
   8079e:	021b      	lsls	r3, r3, #8
   807a0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
	/* Before modifying the CANBR register, disable the CAN controller. */
	can_disable(p_can);

	/* Write into the CAN baudrate register. */
	p_can->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |
			CAN_BR_PHASE1(p_bit_time->uc_phase1 - 1) |
   807a4:	431a      	orrs	r2, r3
			CAN_BR_PROPAG(p_bit_time->uc_prog - 1) |
			CAN_BR_SJW(p_bit_time->uc_sjw - 1) |
   807a6:	693b      	ldr	r3, [r7, #16]
   807a8:	791b      	ldrb	r3, [r3, #4]
   807aa:	3b01      	subs	r3, #1
   807ac:	031b      	lsls	r3, r3, #12
   807ae:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
	can_disable(p_can);

	/* Write into the CAN baudrate register. */
	p_can->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |
			CAN_BR_PHASE1(p_bit_time->uc_phase1 - 1) |
			CAN_BR_PROPAG(p_bit_time->uc_prog - 1) |
   807b2:	431a      	orrs	r2, r3
			CAN_BR_SJW(p_bit_time->uc_sjw - 1) |
			CAN_BR_BRP(uc_prescale - 1);
   807b4:	7dfb      	ldrb	r3, [r7, #23]
   807b6:	3b01      	subs	r3, #1
   807b8:	041b      	lsls	r3, r3, #16
   807ba:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000

	/* Write into the CAN baudrate register. */
	p_can->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |
			CAN_BR_PHASE1(p_bit_time->uc_phase1 - 1) |
			CAN_BR_PROPAG(p_bit_time->uc_prog - 1) |
			CAN_BR_SJW(p_bit_time->uc_sjw - 1) |
   807be:	431a      	orrs	r2, r3

	/* Before modifying the CANBR register, disable the CAN controller. */
	can_disable(p_can);

	/* Write into the CAN baudrate register. */
	p_can->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |
   807c0:	68fb      	ldr	r3, [r7, #12]
   807c2:	615a      	str	r2, [r3, #20]
			CAN_BR_PHASE1(p_bit_time->uc_phase1 - 1) |
			CAN_BR_PROPAG(p_bit_time->uc_prog - 1) |
			CAN_BR_SJW(p_bit_time->uc_sjw - 1) |
			CAN_BR_BRP(uc_prescale - 1);
	return 1;
   807c4:	2301      	movs	r3, #1
}
   807c6:	4618      	mov	r0, r3
   807c8:	3728      	adds	r7, #40	; 0x28
   807ca:	46bd      	mov	sp, r7
   807cc:	bd80      	pop	{r7, pc}
   807ce:	bf00      	nop
   807d0:	00084d34 	.word	0x00084d34
   807d4:	00080881 	.word	0x00080881

000807d8 <can_init>:
 *
 * \note PMC clock for CAN peripheral should be enabled before calling this
 *function.
 */
uint32_t can_init(Can *p_can, uint32_t ul_mck, uint32_t ul_baudrate)
{
   807d8:	b580      	push	{r7, lr}
   807da:	b086      	sub	sp, #24
   807dc:	af00      	add	r7, sp, #0
   807de:	60f8      	str	r0, [r7, #12]
   807e0:	60b9      	str	r1, [r7, #8]
   807e2:	607a      	str	r2, [r7, #4]
	uint32_t ul_flag;
	uint32_t ul_tick;

	/* Initialize the baudrate for CAN module. */
	ul_flag = can_set_baudrate(p_can, ul_mck, ul_baudrate);
   807e4:	68f8      	ldr	r0, [r7, #12]
   807e6:	68b9      	ldr	r1, [r7, #8]
   807e8:	687a      	ldr	r2, [r7, #4]
   807ea:	4b17      	ldr	r3, [pc, #92]	; (80848 <can_init+0x70>)
   807ec:	4798      	blx	r3
   807ee:	6178      	str	r0, [r7, #20]
	if (ul_flag == 0) {
   807f0:	697b      	ldr	r3, [r7, #20]
   807f2:	2b00      	cmp	r3, #0
   807f4:	d101      	bne.n	807fa <can_init+0x22>
		return 0;
   807f6:	2300      	movs	r3, #0
   807f8:	e021      	b.n	8083e <can_init+0x66>
	}

	/* Reset the CAN eight message mailbox. */
	can_reset_all_mailbox(p_can);
   807fa:	68f8      	ldr	r0, [r7, #12]
   807fc:	4b13      	ldr	r3, [pc, #76]	; (8084c <can_init+0x74>)
   807fe:	4798      	blx	r3

	/* Enable the CAN controller. */
	can_enable(p_can);
   80800:	68f8      	ldr	r0, [r7, #12]
   80802:	4b13      	ldr	r3, [pc, #76]	; (80850 <can_init+0x78>)
   80804:	4798      	blx	r3

	/* Wait until the CAN is synchronized with the bus activity. */
	ul_flag = 0;
   80806:	2300      	movs	r3, #0
   80808:	617b      	str	r3, [r7, #20]
	ul_tick = 0;
   8080a:	2300      	movs	r3, #0
   8080c:	613b      	str	r3, [r7, #16]
	while (!(ul_flag & CAN_SR_WAKEUP) && (ul_tick < CAN_TIMEOUT)) {
   8080e:	e006      	b.n	8081e <can_init+0x46>
		ul_flag = can_get_status(p_can);
   80810:	68f8      	ldr	r0, [r7, #12]
   80812:	4b10      	ldr	r3, [pc, #64]	; (80854 <can_init+0x7c>)
   80814:	4798      	blx	r3
   80816:	6178      	str	r0, [r7, #20]
		ul_tick++;
   80818:	693b      	ldr	r3, [r7, #16]
   8081a:	3301      	adds	r3, #1
   8081c:	613b      	str	r3, [r7, #16]
	can_enable(p_can);

	/* Wait until the CAN is synchronized with the bus activity. */
	ul_flag = 0;
	ul_tick = 0;
	while (!(ul_flag & CAN_SR_WAKEUP) && (ul_tick < CAN_TIMEOUT)) {
   8081e:	697b      	ldr	r3, [r7, #20]
   80820:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
   80824:	2b00      	cmp	r3, #0
   80826:	d103      	bne.n	80830 <can_init+0x58>
   80828:	693a      	ldr	r2, [r7, #16]
   8082a:	4b0b      	ldr	r3, [pc, #44]	; (80858 <can_init+0x80>)
   8082c:	429a      	cmp	r2, r3
   8082e:	d9ef      	bls.n	80810 <can_init+0x38>
		ul_flag = can_get_status(p_can);
		ul_tick++;
	}

	/* Timeout or the CAN module has been synchronized with the bus. */
	if (CAN_TIMEOUT == ul_tick) {
   80830:	693a      	ldr	r2, [r7, #16]
   80832:	4b0a      	ldr	r3, [pc, #40]	; (8085c <can_init+0x84>)
   80834:	429a      	cmp	r2, r3
   80836:	d101      	bne.n	8083c <can_init+0x64>
		return 0;
   80838:	2300      	movs	r3, #0
   8083a:	e000      	b.n	8083e <can_init+0x66>
	} else {
		return 1;
   8083c:	2301      	movs	r3, #1
	}
}
   8083e:	4618      	mov	r0, r3
   80840:	3718      	adds	r7, #24
   80842:	46bd      	mov	sp, r7
   80844:	bd80      	pop	{r7, pc}
   80846:	bf00      	nop
   80848:	00080689 	.word	0x00080689
   8084c:	00080c19 	.word	0x00080c19
   80850:	00080861 	.word	0x00080861
   80854:	000808d9 	.word	0x000808d9
   80858:	0001869f 	.word	0x0001869f
   8085c:	000186a0 	.word	0x000186a0

00080860 <can_enable>:
 * \brief Enable CAN Controller.
 *
 * \param p_can  Pointer to a CAN peripheral instance.
 */
void can_enable(Can *p_can)
{
   80860:	b480      	push	{r7}
   80862:	b083      	sub	sp, #12
   80864:	af00      	add	r7, sp, #0
   80866:	6078      	str	r0, [r7, #4]
	p_can->CAN_MR |= CAN_MR_CANEN;
   80868:	687b      	ldr	r3, [r7, #4]
   8086a:	681b      	ldr	r3, [r3, #0]
   8086c:	f043 0201 	orr.w	r2, r3, #1
   80870:	687b      	ldr	r3, [r7, #4]
   80872:	601a      	str	r2, [r3, #0]
}
   80874:	370c      	adds	r7, #12
   80876:	46bd      	mov	sp, r7
   80878:	f85d 7b04 	ldr.w	r7, [sp], #4
   8087c:	4770      	bx	lr
   8087e:	bf00      	nop

00080880 <can_disable>:
 * \brief Disable CAN Controller.
 *
 * \param p_can  Pointer to a CAN peripheral instance.
 */
void can_disable(Can *p_can)
{
   80880:	b480      	push	{r7}
   80882:	b083      	sub	sp, #12
   80884:	af00      	add	r7, sp, #0
   80886:	6078      	str	r0, [r7, #4]
	p_can->CAN_MR &= ~CAN_MR_CANEN;
   80888:	687b      	ldr	r3, [r7, #4]
   8088a:	681b      	ldr	r3, [r3, #0]
   8088c:	f023 0201 	bic.w	r2, r3, #1
   80890:	687b      	ldr	r3, [r7, #4]
   80892:	601a      	str	r2, [r3, #0]
}
   80894:	370c      	adds	r7, #12
   80896:	46bd      	mov	sp, r7
   80898:	f85d 7b04 	ldr.w	r7, [sp], #4
   8089c:	4770      	bx	lr
   8089e:	bf00      	nop

000808a0 <can_enable_interrupt>:
 *
 * \param p_can  Pointer to a CAN peripheral instance.
 * \param dw_mask Interrupt to be enabled.
 */
void can_enable_interrupt(Can *p_can, uint32_t dw_mask)
{
   808a0:	b480      	push	{r7}
   808a2:	b083      	sub	sp, #12
   808a4:	af00      	add	r7, sp, #0
   808a6:	6078      	str	r0, [r7, #4]
   808a8:	6039      	str	r1, [r7, #0]
	p_can->CAN_IER = dw_mask;
   808aa:	687b      	ldr	r3, [r7, #4]
   808ac:	683a      	ldr	r2, [r7, #0]
   808ae:	605a      	str	r2, [r3, #4]
}
   808b0:	370c      	adds	r7, #12
   808b2:	46bd      	mov	sp, r7
   808b4:	f85d 7b04 	ldr.w	r7, [sp], #4
   808b8:	4770      	bx	lr
   808ba:	bf00      	nop

000808bc <can_disable_interrupt>:
 *
 * \param p_can  Pointer to a CAN peripheral instance.
 * \param dw_mask Interrupt to be disabled.
 */
void can_disable_interrupt(Can *p_can, uint32_t dw_mask)
{
   808bc:	b480      	push	{r7}
   808be:	b083      	sub	sp, #12
   808c0:	af00      	add	r7, sp, #0
   808c2:	6078      	str	r0, [r7, #4]
   808c4:	6039      	str	r1, [r7, #0]
	p_can->CAN_IDR = dw_mask;
   808c6:	687b      	ldr	r3, [r7, #4]
   808c8:	683a      	ldr	r2, [r7, #0]
   808ca:	609a      	str	r2, [r3, #8]
}
   808cc:	370c      	adds	r7, #12
   808ce:	46bd      	mov	sp, r7
   808d0:	f85d 7b04 	ldr.w	r7, [sp], #4
   808d4:	4770      	bx	lr
   808d6:	bf00      	nop

000808d8 <can_get_status>:
 * \param p_can Pointer to a CAN peripheral instance.
 *
 * \retval CAN status.
 */
uint32_t can_get_status(Can *p_can)
{
   808d8:	b480      	push	{r7}
   808da:	b083      	sub	sp, #12
   808dc:	af00      	add	r7, sp, #0
   808de:	6078      	str	r0, [r7, #4]
	return (p_can->CAN_SR);
   808e0:	687b      	ldr	r3, [r7, #4]
   808e2:	691b      	ldr	r3, [r3, #16]
}
   808e4:	4618      	mov	r0, r3
   808e6:	370c      	adds	r7, #12
   808e8:	46bd      	mov	sp, r7
   808ea:	f85d 7b04 	ldr.w	r7, [sp], #4
   808ee:	4770      	bx	lr

000808f0 <can_global_send_transfer_cmd>:
 *
 * \param p_can   Pointer to a CAN peripheral instance.
 * \param uc_mask Mask for mailboxes that are requested to transfer.
 */
void can_global_send_transfer_cmd(Can *p_can, uint8_t uc_mask)
{
   808f0:	b480      	push	{r7}
   808f2:	b085      	sub	sp, #20
   808f4:	af00      	add	r7, sp, #0
   808f6:	6078      	str	r0, [r7, #4]
   808f8:	460b      	mov	r3, r1
   808fa:	70fb      	strb	r3, [r7, #3]
	uint32_t ul_reg;

	ul_reg = p_can->CAN_TCR & ((uint32_t) ~GLOBAL_MAILBOX_MASK);
   808fc:	687b      	ldr	r3, [r7, #4]
   808fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   80900:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
   80904:	60fb      	str	r3, [r7, #12]
	p_can->CAN_TCR = ul_reg | uc_mask;
   80906:	78fa      	ldrb	r2, [r7, #3]
   80908:	68fb      	ldr	r3, [r7, #12]
   8090a:	431a      	orrs	r2, r3
   8090c:	687b      	ldr	r3, [r7, #4]
   8090e:	625a      	str	r2, [r3, #36]	; 0x24
}
   80910:	3714      	adds	r7, #20
   80912:	46bd      	mov	sp, r7
   80914:	f85d 7b04 	ldr.w	r7, [sp], #4
   80918:	4770      	bx	lr
   8091a:	bf00      	nop

0008091c <can_mailbox_get_status>:
 * \param uc_index Indicate which mailbox is to be read.
 *
 * \retval The mailbox status.
 */
uint32_t can_mailbox_get_status(Can *p_can, uint8_t uc_index)
{
   8091c:	b480      	push	{r7}
   8091e:	b083      	sub	sp, #12
   80920:	af00      	add	r7, sp, #0
   80922:	6078      	str	r0, [r7, #4]
   80924:	460b      	mov	r3, r1
   80926:	70fb      	strb	r3, [r7, #3]
	return (p_can->CAN_MB[uc_index].CAN_MSR);
   80928:	78fb      	ldrb	r3, [r7, #3]
   8092a:	687a      	ldr	r2, [r7, #4]
   8092c:	015b      	lsls	r3, r3, #5
   8092e:	4413      	add	r3, r2
   80930:	f503 7304 	add.w	r3, r3, #528	; 0x210
   80934:	681b      	ldr	r3, [r3, #0]
}
   80936:	4618      	mov	r0, r3
   80938:	370c      	adds	r7, #12
   8093a:	46bd      	mov	sp, r7
   8093c:	f85d 7b04 	ldr.w	r7, [sp], #4
   80940:	4770      	bx	lr
   80942:	bf00      	nop

00080944 <can_mailbox_send_transfer_cmd>:
 *
 * \param p_can   Pointer to a CAN peripheral instance.
 * \param p_mailbox Pointer to a CAN mailbox instance.
 */
void can_mailbox_send_transfer_cmd(Can *p_can, can_mb_conf_t *p_mailbox)
{
   80944:	b480      	push	{r7}
   80946:	b085      	sub	sp, #20
   80948:	af00      	add	r7, sp, #0
   8094a:	6078      	str	r0, [r7, #4]
   8094c:	6039      	str	r1, [r7, #0]
	uint8_t uc_index;

	uc_index = (uint8_t)p_mailbox->ul_mb_idx;
   8094e:	683b      	ldr	r3, [r7, #0]
   80950:	681b      	ldr	r3, [r3, #0]
   80952:	73fb      	strb	r3, [r7, #15]

	p_can->CAN_MB[uc_index].CAN_MCR = CAN_MCR_MTCR |
   80954:	7bfb      	ldrb	r3, [r7, #15]
			CAN_MCR_MDLC(p_mailbox->uc_length);;
   80956:	683a      	ldr	r2, [r7, #0]
   80958:	7992      	ldrb	r2, [r2, #6]
   8095a:	0412      	lsls	r2, r2, #16
   8095c:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
{
	uint8_t uc_index;

	uc_index = (uint8_t)p_mailbox->ul_mb_idx;

	p_can->CAN_MB[uc_index].CAN_MCR = CAN_MCR_MTCR |
   80960:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
   80964:	6879      	ldr	r1, [r7, #4]
   80966:	015b      	lsls	r3, r3, #5
   80968:	440b      	add	r3, r1
   8096a:	f503 7306 	add.w	r3, r3, #536	; 0x218
   8096e:	605a      	str	r2, [r3, #4]
			CAN_MCR_MDLC(p_mailbox->uc_length);;
}
   80970:	3714      	adds	r7, #20
   80972:	46bd      	mov	sp, r7
   80974:	f85d 7b04 	ldr.w	r7, [sp], #4
   80978:	4770      	bx	lr
   8097a:	bf00      	nop

0008097c <can_mailbox_init>:
 *
 * \param p_can    Pointer to a CAN peripheral instance.
 * \param p_mailbox Pointer to a CAN mailbox instance.
 */
void can_mailbox_init(Can *p_can, can_mb_conf_t *p_mailbox)
{
   8097c:	b480      	push	{r7}
   8097e:	b085      	sub	sp, #20
   80980:	af00      	add	r7, sp, #0
   80982:	6078      	str	r0, [r7, #4]
   80984:	6039      	str	r1, [r7, #0]
	uint8_t uc_index;

	uc_index = (uint8_t)p_mailbox->ul_mb_idx;
   80986:	683b      	ldr	r3, [r7, #0]
   80988:	681b      	ldr	r3, [r3, #0]
   8098a:	73fb      	strb	r3, [r7, #15]
	/* Check the object type of the mailbox. If it's used to disable the
	 * mailbox, reset the whole mailbox. */
	if (!p_mailbox->uc_obj_type) {
   8098c:	683b      	ldr	r3, [r7, #0]
   8098e:	791b      	ldrb	r3, [r3, #4]
   80990:	2b00      	cmp	r3, #0
   80992:	d12e      	bne.n	809f2 <can_mailbox_init+0x76>
		p_can->CAN_MB[uc_index].CAN_MMR = 0;
   80994:	7bfb      	ldrb	r3, [r7, #15]
   80996:	687a      	ldr	r2, [r7, #4]
   80998:	3310      	adds	r3, #16
   8099a:	015b      	lsls	r3, r3, #5
   8099c:	4413      	add	r3, r2
   8099e:	2200      	movs	r2, #0
   809a0:	601a      	str	r2, [r3, #0]
		p_can->CAN_MB[uc_index].CAN_MAM = 0;
   809a2:	7bfb      	ldrb	r3, [r7, #15]
   809a4:	687a      	ldr	r2, [r7, #4]
   809a6:	3310      	adds	r3, #16
   809a8:	015b      	lsls	r3, r3, #5
   809aa:	4413      	add	r3, r2
   809ac:	2200      	movs	r2, #0
   809ae:	605a      	str	r2, [r3, #4]
		p_can->CAN_MB[uc_index].CAN_MID = 0;
   809b0:	7bfb      	ldrb	r3, [r7, #15]
   809b2:	687a      	ldr	r2, [r7, #4]
   809b4:	015b      	lsls	r3, r3, #5
   809b6:	4413      	add	r3, r2
   809b8:	f503 7302 	add.w	r3, r3, #520	; 0x208
   809bc:	2200      	movs	r2, #0
   809be:	601a      	str	r2, [r3, #0]
		p_can->CAN_MB[uc_index].CAN_MDL = 0;
   809c0:	7bfb      	ldrb	r3, [r7, #15]
   809c2:	687a      	ldr	r2, [r7, #4]
   809c4:	015b      	lsls	r3, r3, #5
   809c6:	4413      	add	r3, r2
   809c8:	f503 7304 	add.w	r3, r3, #528	; 0x210
   809cc:	2200      	movs	r2, #0
   809ce:	605a      	str	r2, [r3, #4]
		p_can->CAN_MB[uc_index].CAN_MDH = 0;
   809d0:	7bfb      	ldrb	r3, [r7, #15]
   809d2:	687a      	ldr	r2, [r7, #4]
   809d4:	015b      	lsls	r3, r3, #5
   809d6:	4413      	add	r3, r2
   809d8:	f503 7306 	add.w	r3, r3, #536	; 0x218
   809dc:	2200      	movs	r2, #0
   809de:	601a      	str	r2, [r3, #0]
		p_can->CAN_MB[uc_index].CAN_MCR = 0;
   809e0:	7bfb      	ldrb	r3, [r7, #15]
   809e2:	687a      	ldr	r2, [r7, #4]
   809e4:	015b      	lsls	r3, r3, #5
   809e6:	4413      	add	r3, r2
   809e8:	f503 7306 	add.w	r3, r3, #536	; 0x218
   809ec:	2200      	movs	r2, #0
   809ee:	605a      	str	r2, [r3, #4]
		return;
   809f0:	e04e      	b.n	80a90 <can_mailbox_init+0x114>
	}

	/* Set the priority in Transmit mode. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
   809f2:	7bfb      	ldrb	r3, [r7, #15]
   809f4:	7bfa      	ldrb	r2, [r7, #15]
   809f6:	6879      	ldr	r1, [r7, #4]
   809f8:	3210      	adds	r2, #16
   809fa:	0152      	lsls	r2, r2, #5
   809fc:	440a      	add	r2, r1
   809fe:	6812      	ldr	r2, [r2, #0]
   80a00:	f422 2170 	bic.w	r1, r2, #983040	; 0xf0000
			~CAN_MMR_PRIOR_Msk) |
			(p_mailbox->uc_tx_prio << CAN_MMR_PRIOR_Pos);
   80a04:	683a      	ldr	r2, [r7, #0]
   80a06:	79d2      	ldrb	r2, [r2, #7]
   80a08:	0412      	lsls	r2, r2, #16
		return;
	}

	/* Set the priority in Transmit mode. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
			~CAN_MMR_PRIOR_Msk) |
   80a0a:	430a      	orrs	r2, r1
		p_can->CAN_MB[uc_index].CAN_MCR = 0;
		return;
	}

	/* Set the priority in Transmit mode. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
   80a0c:	6879      	ldr	r1, [r7, #4]
   80a0e:	3310      	adds	r3, #16
   80a10:	015b      	lsls	r3, r3, #5
   80a12:	440b      	add	r3, r1
   80a14:	601a      	str	r2, [r3, #0]
			~CAN_MMR_PRIOR_Msk) |
			(p_mailbox->uc_tx_prio << CAN_MMR_PRIOR_Pos);

	/* Set the message ID and message acceptance mask for the mailbox in
	 * other modes. */
	if (p_mailbox->uc_id_ver) {
   80a16:	683b      	ldr	r3, [r7, #0]
   80a18:	795b      	ldrb	r3, [r3, #5]
   80a1a:	2b00      	cmp	r3, #0
   80a1c:	d015      	beq.n	80a4a <can_mailbox_init+0xce>
		p_can->CAN_MB[uc_index].CAN_MAM = p_mailbox->ul_id_msk |
   80a1e:	7bfb      	ldrb	r3, [r7, #15]
   80a20:	683a      	ldr	r2, [r7, #0]
   80a22:	68d2      	ldr	r2, [r2, #12]
   80a24:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   80a28:	6879      	ldr	r1, [r7, #4]
   80a2a:	3310      	adds	r3, #16
   80a2c:	015b      	lsls	r3, r3, #5
   80a2e:	440b      	add	r3, r1
   80a30:	605a      	str	r2, [r3, #4]
				CAN_MAM_MIDE;
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id |
   80a32:	7bfb      	ldrb	r3, [r7, #15]
   80a34:	683a      	ldr	r2, [r7, #0]
   80a36:	6912      	ldr	r2, [r2, #16]
   80a38:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   80a3c:	6879      	ldr	r1, [r7, #4]
   80a3e:	015b      	lsls	r3, r3, #5
   80a40:	440b      	add	r3, r1
   80a42:	f503 7302 	add.w	r3, r3, #520	; 0x208
   80a46:	601a      	str	r2, [r3, #0]
   80a48:	e010      	b.n	80a6c <can_mailbox_init+0xf0>
				CAN_MAM_MIDE;
	} else {
		p_can->CAN_MB[uc_index].CAN_MAM = p_mailbox->ul_id_msk;
   80a4a:	7bfb      	ldrb	r3, [r7, #15]
   80a4c:	683a      	ldr	r2, [r7, #0]
   80a4e:	68d2      	ldr	r2, [r2, #12]
   80a50:	6879      	ldr	r1, [r7, #4]
   80a52:	3310      	adds	r3, #16
   80a54:	015b      	lsls	r3, r3, #5
   80a56:	440b      	add	r3, r1
   80a58:	605a      	str	r2, [r3, #4]
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id;
   80a5a:	7bfb      	ldrb	r3, [r7, #15]
   80a5c:	683a      	ldr	r2, [r7, #0]
   80a5e:	6912      	ldr	r2, [r2, #16]
   80a60:	6879      	ldr	r1, [r7, #4]
   80a62:	015b      	lsls	r3, r3, #5
   80a64:	440b      	add	r3, r1
   80a66:	f503 7302 	add.w	r3, r3, #520	; 0x208
   80a6a:	601a      	str	r2, [r3, #0]
	}

	/* Set up mailbox in one of the five different modes. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
   80a6c:	7bfb      	ldrb	r3, [r7, #15]
   80a6e:	7bfa      	ldrb	r2, [r7, #15]
   80a70:	6879      	ldr	r1, [r7, #4]
   80a72:	3210      	adds	r2, #16
   80a74:	0152      	lsls	r2, r2, #5
   80a76:	440a      	add	r2, r1
   80a78:	6812      	ldr	r2, [r2, #0]
   80a7a:	f022 61e0 	bic.w	r1, r2, #117440512	; 0x7000000
			~CAN_MMR_MOT_Msk) |
			(p_mailbox->uc_obj_type << CAN_MMR_MOT_Pos);
   80a7e:	683a      	ldr	r2, [r7, #0]
   80a80:	7912      	ldrb	r2, [r2, #4]
   80a82:	0612      	lsls	r2, r2, #24
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id;
	}

	/* Set up mailbox in one of the five different modes. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
			~CAN_MMR_MOT_Msk) |
   80a84:	430a      	orrs	r2, r1
		p_can->CAN_MB[uc_index].CAN_MAM = p_mailbox->ul_id_msk;
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id;
	}

	/* Set up mailbox in one of the five different modes. */
	p_can->CAN_MB[uc_index].CAN_MMR = (p_can->CAN_MB[uc_index].CAN_MMR &
   80a86:	6879      	ldr	r1, [r7, #4]
   80a88:	3310      	adds	r3, #16
   80a8a:	015b      	lsls	r3, r3, #5
   80a8c:	440b      	add	r3, r1
   80a8e:	601a      	str	r2, [r3, #0]
			~CAN_MMR_MOT_Msk) |
			(p_mailbox->uc_obj_type << CAN_MMR_MOT_Pos);
}
   80a90:	3714      	adds	r7, #20
   80a92:	46bd      	mov	sp, r7
   80a94:	f85d 7b04 	ldr.w	r7, [sp], #4
   80a98:	4770      	bx	lr
   80a9a:	bf00      	nop

00080a9c <can_mailbox_read>:
 * \retval Different CAN mailbox transfer status.
 *
 * \note Read the mailbox status before calling this function.
 */
uint32_t can_mailbox_read(Can *p_can, can_mb_conf_t *p_mailbox)
{
   80a9c:	b580      	push	{r7, lr}
   80a9e:	b086      	sub	sp, #24
   80aa0:	af00      	add	r7, sp, #0
   80aa2:	6078      	str	r0, [r7, #4]
   80aa4:	6039      	str	r1, [r7, #0]
	uint32_t ul_status;
	uint8_t uc_index;
	uint32_t ul_retval;

	ul_retval = 0;
   80aa6:	2300      	movs	r3, #0
   80aa8:	617b      	str	r3, [r7, #20]
	uc_index = (uint8_t)p_mailbox->ul_mb_idx;
   80aaa:	683b      	ldr	r3, [r7, #0]
   80aac:	681b      	ldr	r3, [r3, #0]
   80aae:	74fb      	strb	r3, [r7, #19]
	ul_status = p_mailbox->ul_status;
   80ab0:	683b      	ldr	r3, [r7, #0]
   80ab2:	689b      	ldr	r3, [r3, #8]
   80ab4:	60fb      	str	r3, [r7, #12]

	/* Check whether there is overwriting happening in Receive with
	 * Overwrite mode,
	 * or there're messages lost in Receive mode. */
	if ((ul_status & CAN_MSR_MRDY) && (ul_status & CAN_MSR_MMI)) {
   80ab6:	68fb      	ldr	r3, [r7, #12]
   80ab8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
   80abc:	2b00      	cmp	r3, #0
   80abe:	d006      	beq.n	80ace <can_mailbox_read+0x32>
   80ac0:	68fb      	ldr	r3, [r7, #12]
   80ac2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   80ac6:	2b00      	cmp	r3, #0
   80ac8:	d001      	beq.n	80ace <can_mailbox_read+0x32>
		ul_retval = CAN_MAILBOX_RX_OVER;
   80aca:	2302      	movs	r3, #2
   80acc:	617b      	str	r3, [r7, #20]
	}

	/* Read the message family ID. */
	p_mailbox->ul_fid = p_can->CAN_MB[uc_index].CAN_MFID &
   80ace:	7cfb      	ldrb	r3, [r7, #19]
   80ad0:	687a      	ldr	r2, [r7, #4]
   80ad2:	015b      	lsls	r3, r3, #5
   80ad4:	4413      	add	r3, r2
   80ad6:	f503 7302 	add.w	r3, r3, #520	; 0x208
   80ada:	685b      	ldr	r3, [r3, #4]
   80adc:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   80ae0:	683b      	ldr	r3, [r7, #0]
   80ae2:	615a      	str	r2, [r3, #20]
			CAN_MFID_MFID_Msk;

	/* Read received data length. */
	p_mailbox->uc_length
		= (ul_status & CAN_MSR_MDLC_Msk) >> CAN_MSR_MDLC_Pos;
   80ae4:	68fb      	ldr	r3, [r7, #12]
   80ae6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
   80aea:	0c1b      	lsrs	r3, r3, #16
   80aec:	b2da      	uxtb	r2, r3
   80aee:	683b      	ldr	r3, [r7, #0]
   80af0:	719a      	strb	r2, [r3, #6]

	/* Read received data. */
	p_mailbox->ul_datal = p_can->CAN_MB[uc_index].CAN_MDL;
   80af2:	7cfb      	ldrb	r3, [r7, #19]
   80af4:	687a      	ldr	r2, [r7, #4]
   80af6:	015b      	lsls	r3, r3, #5
   80af8:	4413      	add	r3, r2
   80afa:	f503 7304 	add.w	r3, r3, #528	; 0x210
   80afe:	685a      	ldr	r2, [r3, #4]
   80b00:	683b      	ldr	r3, [r7, #0]
   80b02:	619a      	str	r2, [r3, #24]
	if (p_mailbox->uc_length > 4) {
   80b04:	683b      	ldr	r3, [r7, #0]
   80b06:	799b      	ldrb	r3, [r3, #6]
   80b08:	2b04      	cmp	r3, #4
   80b0a:	d908      	bls.n	80b1e <can_mailbox_read+0x82>
		p_mailbox->ul_datah = p_can->CAN_MB[uc_index].CAN_MDH;
   80b0c:	7cfb      	ldrb	r3, [r7, #19]
   80b0e:	687a      	ldr	r2, [r7, #4]
   80b10:	015b      	lsls	r3, r3, #5
   80b12:	4413      	add	r3, r2
   80b14:	f503 7306 	add.w	r3, r3, #536	; 0x218
   80b18:	681a      	ldr	r2, [r3, #0]
   80b1a:	683b      	ldr	r3, [r7, #0]
   80b1c:	61da      	str	r2, [r3, #28]
	}

	/* Read the mailbox status again to check whether the software needs to
	 * re-read mailbox data register. */
	p_mailbox->ul_status = p_can->CAN_MB[uc_index].CAN_MSR;
   80b1e:	7cfb      	ldrb	r3, [r7, #19]
   80b20:	687a      	ldr	r2, [r7, #4]
   80b22:	015b      	lsls	r3, r3, #5
   80b24:	4413      	add	r3, r2
   80b26:	f503 7304 	add.w	r3, r3, #528	; 0x210
   80b2a:	681a      	ldr	r2, [r3, #0]
   80b2c:	683b      	ldr	r3, [r7, #0]
   80b2e:	609a      	str	r2, [r3, #8]
	ul_status = p_mailbox->ul_status;
   80b30:	683b      	ldr	r3, [r7, #0]
   80b32:	689b      	ldr	r3, [r3, #8]
   80b34:	60fb      	str	r3, [r7, #12]
	if (ul_status & CAN_MSR_MMI) {
   80b36:	68fb      	ldr	r3, [r7, #12]
   80b38:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   80b3c:	2b00      	cmp	r3, #0
   80b3e:	d003      	beq.n	80b48 <can_mailbox_read+0xac>
		ul_retval |= CAN_MAILBOX_RX_NEED_RD_AGAIN;
   80b40:	697b      	ldr	r3, [r7, #20]
   80b42:	f043 0304 	orr.w	r3, r3, #4
   80b46:	617b      	str	r3, [r7, #20]
	} else {
		ul_retval |= CAN_MAILBOX_TRANSFER_OK;
	}

	/* Enable next receive process. */
	can_mailbox_send_transfer_cmd(p_can, p_mailbox);
   80b48:	6878      	ldr	r0, [r7, #4]
   80b4a:	6839      	ldr	r1, [r7, #0]
   80b4c:	4b03      	ldr	r3, [pc, #12]	; (80b5c <can_mailbox_read+0xc0>)
   80b4e:	4798      	blx	r3

	return ul_retval;
   80b50:	697b      	ldr	r3, [r7, #20]
}
   80b52:	4618      	mov	r0, r3
   80b54:	3718      	adds	r7, #24
   80b56:	46bd      	mov	sp, r7
   80b58:	bd80      	pop	{r7, pc}
   80b5a:	bf00      	nop
   80b5c:	00080945 	.word	0x00080945

00080b60 <can_mailbox_write>:
 * \note After calling this function, the mailbox message won't be sent out
 *until
 * can_mailbox_send_transfer_cmd() is called.
 */
uint32_t can_mailbox_write(Can *p_can, can_mb_conf_t *p_mailbox)
{
   80b60:	b580      	push	{r7, lr}
   80b62:	b084      	sub	sp, #16
   80b64:	af00      	add	r7, sp, #0
   80b66:	6078      	str	r0, [r7, #4]
   80b68:	6039      	str	r1, [r7, #0]
	uint32_t ul_status;
	uint8_t uc_index;

	uc_index = (uint8_t)p_mailbox->ul_mb_idx;
   80b6a:	683b      	ldr	r3, [r7, #0]
   80b6c:	681b      	ldr	r3, [r3, #0]
   80b6e:	73fb      	strb	r3, [r7, #15]
	/* Read the mailbox status firstly to check whether the mailbox is ready
	 *or not. */
	p_mailbox->ul_status = can_mailbox_get_status(p_can, uc_index);
   80b70:	7bfb      	ldrb	r3, [r7, #15]
   80b72:	6878      	ldr	r0, [r7, #4]
   80b74:	4619      	mov	r1, r3
   80b76:	4b27      	ldr	r3, [pc, #156]	; (80c14 <can_mailbox_write+0xb4>)
   80b78:	4798      	blx	r3
   80b7a:	4602      	mov	r2, r0
   80b7c:	683b      	ldr	r3, [r7, #0]
   80b7e:	609a      	str	r2, [r3, #8]
	ul_status = p_mailbox->ul_status;
   80b80:	683b      	ldr	r3, [r7, #0]
   80b82:	689b      	ldr	r3, [r3, #8]
   80b84:	60bb      	str	r3, [r7, #8]
	if (!(ul_status & CAN_MSR_MRDY)) {
   80b86:	68bb      	ldr	r3, [r7, #8]
   80b88:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
   80b8c:	2b00      	cmp	r3, #0
   80b8e:	d101      	bne.n	80b94 <can_mailbox_write+0x34>
		return CAN_MAILBOX_NOT_READY;
   80b90:	2301      	movs	r3, #1
   80b92:	e03b      	b.n	80c0c <can_mailbox_write+0xac>
	}

	/* Write transmit identifier. */
	if (p_mailbox->uc_id_ver) {
   80b94:	683b      	ldr	r3, [r7, #0]
   80b96:	795b      	ldrb	r3, [r3, #5]
   80b98:	2b00      	cmp	r3, #0
   80b9a:	d00b      	beq.n	80bb4 <can_mailbox_write+0x54>
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id |
   80b9c:	7bfb      	ldrb	r3, [r7, #15]
   80b9e:	683a      	ldr	r2, [r7, #0]
   80ba0:	6912      	ldr	r2, [r2, #16]
   80ba2:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   80ba6:	6879      	ldr	r1, [r7, #4]
   80ba8:	015b      	lsls	r3, r3, #5
   80baa:	440b      	add	r3, r1
   80bac:	f503 7302 	add.w	r3, r3, #520	; 0x208
   80bb0:	601a      	str	r2, [r3, #0]
   80bb2:	e008      	b.n	80bc6 <can_mailbox_write+0x66>
				CAN_MAM_MIDE;
	} else {
		p_can->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id;
   80bb4:	7bfb      	ldrb	r3, [r7, #15]
   80bb6:	683a      	ldr	r2, [r7, #0]
   80bb8:	6912      	ldr	r2, [r2, #16]
   80bba:	6879      	ldr	r1, [r7, #4]
   80bbc:	015b      	lsls	r3, r3, #5
   80bbe:	440b      	add	r3, r1
   80bc0:	f503 7302 	add.w	r3, r3, #520	; 0x208
   80bc4:	601a      	str	r2, [r3, #0]
	}

	/* Write transmit data into mailbox data register. */
	p_can->CAN_MB[uc_index].CAN_MDL = p_mailbox->ul_datal;
   80bc6:	7bfb      	ldrb	r3, [r7, #15]
   80bc8:	683a      	ldr	r2, [r7, #0]
   80bca:	6992      	ldr	r2, [r2, #24]
   80bcc:	6879      	ldr	r1, [r7, #4]
   80bce:	015b      	lsls	r3, r3, #5
   80bd0:	440b      	add	r3, r1
   80bd2:	f503 7304 	add.w	r3, r3, #528	; 0x210
   80bd6:	605a      	str	r2, [r3, #4]
	if (p_mailbox->uc_length > 4) {
   80bd8:	683b      	ldr	r3, [r7, #0]
   80bda:	799b      	ldrb	r3, [r3, #6]
   80bdc:	2b04      	cmp	r3, #4
   80bde:	d908      	bls.n	80bf2 <can_mailbox_write+0x92>
		p_can->CAN_MB[uc_index].CAN_MDH = p_mailbox->ul_datah;
   80be0:	7bfb      	ldrb	r3, [r7, #15]
   80be2:	683a      	ldr	r2, [r7, #0]
   80be4:	69d2      	ldr	r2, [r2, #28]
   80be6:	6879      	ldr	r1, [r7, #4]
   80be8:	015b      	lsls	r3, r3, #5
   80bea:	440b      	add	r3, r1
   80bec:	f503 7306 	add.w	r3, r3, #536	; 0x218
   80bf0:	601a      	str	r2, [r3, #0]
	}

	/* Write transmit data length into mailbox control register. */
	p_can->CAN_MB[uc_index].CAN_MCR = CAN_MCR_MDLC(p_mailbox->uc_length);
   80bf2:	7bfb      	ldrb	r3, [r7, #15]
   80bf4:	683a      	ldr	r2, [r7, #0]
   80bf6:	7992      	ldrb	r2, [r2, #6]
   80bf8:	0412      	lsls	r2, r2, #16
   80bfa:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
   80bfe:	6879      	ldr	r1, [r7, #4]
   80c00:	015b      	lsls	r3, r3, #5
   80c02:	440b      	add	r3, r1
   80c04:	f503 7306 	add.w	r3, r3, #536	; 0x218
   80c08:	605a      	str	r2, [r3, #4]

	return CAN_MAILBOX_TRANSFER_OK;
   80c0a:	2300      	movs	r3, #0
}
   80c0c:	4618      	mov	r0, r3
   80c0e:	3710      	adds	r7, #16
   80c10:	46bd      	mov	sp, r7
   80c12:	bd80      	pop	{r7, pc}
   80c14:	0008091d 	.word	0x0008091d

00080c18 <can_reset_all_mailbox>:
 * \brief Reset the eight mailboxes.
 *
 * \param p_can Pointer to a CAN peripheral instance.
 */
void can_reset_all_mailbox(Can *p_can)
{
   80c18:	b580      	push	{r7, lr}
   80c1a:	b08c      	sub	sp, #48	; 0x30
   80c1c:	af00      	add	r7, sp, #0
   80c1e:	6078      	str	r0, [r7, #4]
	can_mb_conf_t mb_config_t;

	/* Set the mailbox object type parameter to disable the mailbox. */
	mb_config_t.uc_obj_type = CAN_MB_DISABLE_MODE;
   80c20:	2300      	movs	r3, #0
   80c22:	743b      	strb	r3, [r7, #16]

	for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
   80c24:	2300      	movs	r3, #0
   80c26:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
   80c2a:	e00d      	b.n	80c48 <can_reset_all_mailbox+0x30>
		mb_config_t.ul_mb_idx = i;
   80c2c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
   80c30:	60fb      	str	r3, [r7, #12]
		can_mailbox_init(p_can, &mb_config_t);
   80c32:	f107 030c 	add.w	r3, r7, #12
   80c36:	6878      	ldr	r0, [r7, #4]
   80c38:	4619      	mov	r1, r3
   80c3a:	4b07      	ldr	r3, [pc, #28]	; (80c58 <can_reset_all_mailbox+0x40>)
   80c3c:	4798      	blx	r3
	can_mb_conf_t mb_config_t;

	/* Set the mailbox object type parameter to disable the mailbox. */
	mb_config_t.uc_obj_type = CAN_MB_DISABLE_MODE;

	for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
   80c3e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
   80c42:	3301      	adds	r3, #1
   80c44:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
   80c48:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
   80c4c:	2b07      	cmp	r3, #7
   80c4e:	d9ed      	bls.n	80c2c <can_reset_all_mailbox+0x14>
		mb_config_t.ul_mb_idx = i;
		can_mailbox_init(p_can, &mb_config_t);
	}
}
   80c50:	3730      	adds	r7, #48	; 0x30
   80c52:	46bd      	mov	sp, r7
   80c54:	bd80      	pop	{r7, pc}
   80c56:	bf00      	nop
   80c58:	0008097d 	.word	0x0008097d

00080c5c <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
   80c5c:	b480      	push	{r7}
   80c5e:	b085      	sub	sp, #20
   80c60:	af00      	add	r7, sp, #0
   80c62:	60f8      	str	r0, [r7, #12]
   80c64:	60b9      	str	r1, [r7, #8]
   80c66:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   80c68:	687b      	ldr	r3, [r7, #4]
   80c6a:	2b00      	cmp	r3, #0
   80c6c:	d003      	beq.n	80c76 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
   80c6e:	68fb      	ldr	r3, [r7, #12]
   80c70:	68ba      	ldr	r2, [r7, #8]
   80c72:	665a      	str	r2, [r3, #100]	; 0x64
   80c74:	e002      	b.n	80c7c <pio_pull_up+0x20>
	} else {
		p_pio->PIO_PUDR = ul_mask;
   80c76:	68fb      	ldr	r3, [r7, #12]
   80c78:	68ba      	ldr	r2, [r7, #8]
   80c7a:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
   80c7c:	3714      	adds	r7, #20
   80c7e:	46bd      	mov	sp, r7
   80c80:	f85d 7b04 	ldr.w	r7, [sp], #4
   80c84:	4770      	bx	lr
   80c86:	bf00      	nop

00080c88 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
   80c88:	b480      	push	{r7}
   80c8a:	b087      	sub	sp, #28
   80c8c:	af00      	add	r7, sp, #0
   80c8e:	60f8      	str	r0, [r7, #12]
   80c90:	60b9      	str	r1, [r7, #8]
   80c92:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   80c94:	68fb      	ldr	r3, [r7, #12]
   80c96:	687a      	ldr	r2, [r7, #4]
   80c98:	645a      	str	r2, [r3, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   80c9a:	68bb      	ldr	r3, [r7, #8]
   80c9c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80ca0:	d01f      	beq.n	80ce2 <pio_set_peripheral+0x5a>
   80ca2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80ca6:	d805      	bhi.n	80cb4 <pio_set_peripheral+0x2c>
   80ca8:	2b00      	cmp	r3, #0
   80caa:	d027      	beq.n	80cfc <pio_set_peripheral+0x74>
   80cac:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   80cb0:	d00a      	beq.n	80cc8 <pio_set_peripheral+0x40>
   80cb2:	e01f      	b.n	80cf4 <pio_set_peripheral+0x6c>
   80cb4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   80cb8:	d020      	beq.n	80cfc <pio_set_peripheral+0x74>
   80cba:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   80cbe:	d01d      	beq.n	80cfc <pio_set_peripheral+0x74>
   80cc0:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   80cc4:	d01a      	beq.n	80cfc <pio_set_peripheral+0x74>
   80cc6:	e015      	b.n	80cf4 <pio_set_peripheral+0x6c>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   80cc8:	68fb      	ldr	r3, [r7, #12]
   80cca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
   80ccc:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   80cce:	68fb      	ldr	r3, [r7, #12]
   80cd0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   80cd2:	687b      	ldr	r3, [r7, #4]
   80cd4:	43d9      	mvns	r1, r3
   80cd6:	697b      	ldr	r3, [r7, #20]
   80cd8:	400b      	ands	r3, r1
   80cda:	401a      	ands	r2, r3
   80cdc:	68fb      	ldr	r3, [r7, #12]
   80cde:	671a      	str	r2, [r3, #112]	; 0x70
		break;
   80ce0:	e008      	b.n	80cf4 <pio_set_peripheral+0x6c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   80ce2:	68fb      	ldr	r3, [r7, #12]
   80ce4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
   80ce6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   80ce8:	687a      	ldr	r2, [r7, #4]
   80cea:	697b      	ldr	r3, [r7, #20]
   80cec:	431a      	orrs	r2, r3
   80cee:	68fb      	ldr	r3, [r7, #12]
   80cf0:	671a      	str	r2, [r3, #112]	; 0x70
		break;
   80cf2:	bf00      	nop
#else
#error "Unsupported device"
#endif

	// Remove the pins from under the control of PIO
	p_pio->PIO_PDR = ul_mask;
   80cf4:	68fb      	ldr	r3, [r7, #12]
   80cf6:	687a      	ldr	r2, [r7, #4]
   80cf8:	605a      	str	r2, [r3, #4]
   80cfa:	e000      	b.n	80cfe <pio_set_peripheral+0x76>
		// other types are invalid in this function
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
   80cfc:	bf00      	nop
#error "Unsupported device"
#endif

	// Remove the pins from under the control of PIO
	p_pio->PIO_PDR = ul_mask;
}
   80cfe:	371c      	adds	r7, #28
   80d00:	46bd      	mov	sp, r7
   80d02:	f85d 7b04 	ldr.w	r7, [sp], #4
   80d06:	4770      	bx	lr

00080d08 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
   80d08:	b580      	push	{r7, lr}
   80d0a:	b084      	sub	sp, #16
   80d0c:	af00      	add	r7, sp, #0
   80d0e:	60f8      	str	r0, [r7, #12]
   80d10:	60b9      	str	r1, [r7, #8]
   80d12:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
   80d14:	68f8      	ldr	r0, [r7, #12]
   80d16:	68b9      	ldr	r1, [r7, #8]
   80d18:	4b18      	ldr	r3, [pc, #96]	; (80d7c <pio_set_input+0x74>)
   80d1a:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
   80d1c:	687b      	ldr	r3, [r7, #4]
   80d1e:	f003 0301 	and.w	r3, r3, #1
   80d22:	68f8      	ldr	r0, [r7, #12]
   80d24:	68b9      	ldr	r1, [r7, #8]
   80d26:	461a      	mov	r2, r3
   80d28:	4b15      	ldr	r3, [pc, #84]	; (80d80 <pio_set_input+0x78>)
   80d2a:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   80d2c:	687b      	ldr	r3, [r7, #4]
   80d2e:	f003 030a 	and.w	r3, r3, #10
   80d32:	2b00      	cmp	r3, #0
   80d34:	d003      	beq.n	80d3e <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
   80d36:	68fb      	ldr	r3, [r7, #12]
   80d38:	68ba      	ldr	r2, [r7, #8]
   80d3a:	621a      	str	r2, [r3, #32]
   80d3c:	e002      	b.n	80d44 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
   80d3e:	68fb      	ldr	r3, [r7, #12]
   80d40:	68ba      	ldr	r2, [r7, #8]
   80d42:	625a      	str	r2, [r3, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   80d44:	687b      	ldr	r3, [r7, #4]
   80d46:	f003 0302 	and.w	r3, r3, #2
   80d4a:	2b00      	cmp	r3, #0
   80d4c:	d004      	beq.n	80d58 <pio_set_input+0x50>
		p_pio->PIO_SCIFSR = ul_mask;
   80d4e:	68fb      	ldr	r3, [r7, #12]
   80d50:	68ba      	ldr	r2, [r7, #8]
   80d52:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
   80d56:	e008      	b.n	80d6a <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   80d58:	687b      	ldr	r3, [r7, #4]
   80d5a:	f003 0308 	and.w	r3, r3, #8
   80d5e:	2b00      	cmp	r3, #0
   80d60:	d003      	beq.n	80d6a <pio_set_input+0x62>
			p_pio->PIO_SCIFSR = ul_mask;
   80d62:	68fb      	ldr	r3, [r7, #12]
   80d64:	68ba      	ldr	r2, [r7, #8]
   80d66:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   80d6a:	68fb      	ldr	r3, [r7, #12]
   80d6c:	68ba      	ldr	r2, [r7, #8]
   80d6e:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
   80d70:	68fb      	ldr	r3, [r7, #12]
   80d72:	68ba      	ldr	r2, [r7, #8]
   80d74:	601a      	str	r2, [r3, #0]
}
   80d76:	3710      	adds	r7, #16
   80d78:	46bd      	mov	sp, r7
   80d7a:	bd80      	pop	{r7, pc}
   80d7c:	00080de9 	.word	0x00080de9
   80d80:	00080c5d 	.word	0x00080c5d

00080d84 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   80d84:	b580      	push	{r7, lr}
   80d86:	b084      	sub	sp, #16
   80d88:	af00      	add	r7, sp, #0
   80d8a:	60f8      	str	r0, [r7, #12]
   80d8c:	60b9      	str	r1, [r7, #8]
   80d8e:	607a      	str	r2, [r7, #4]
   80d90:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
   80d92:	68f8      	ldr	r0, [r7, #12]
   80d94:	68b9      	ldr	r1, [r7, #8]
   80d96:	4b12      	ldr	r3, [pc, #72]	; (80de0 <pio_set_output+0x5c>)
   80d98:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
   80d9a:	68f8      	ldr	r0, [r7, #12]
   80d9c:	68b9      	ldr	r1, [r7, #8]
   80d9e:	69ba      	ldr	r2, [r7, #24]
   80da0:	4b10      	ldr	r3, [pc, #64]	; (80de4 <pio_set_output+0x60>)
   80da2:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   80da4:	683b      	ldr	r3, [r7, #0]
   80da6:	2b00      	cmp	r3, #0
   80da8:	d003      	beq.n	80db2 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
   80daa:	68fb      	ldr	r3, [r7, #12]
   80dac:	68ba      	ldr	r2, [r7, #8]
   80dae:	651a      	str	r2, [r3, #80]	; 0x50
   80db0:	e002      	b.n	80db8 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   80db2:	68fb      	ldr	r3, [r7, #12]
   80db4:	68ba      	ldr	r2, [r7, #8]
   80db6:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   80db8:	687b      	ldr	r3, [r7, #4]
   80dba:	2b00      	cmp	r3, #0
   80dbc:	d003      	beq.n	80dc6 <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
   80dbe:	68fb      	ldr	r3, [r7, #12]
   80dc0:	68ba      	ldr	r2, [r7, #8]
   80dc2:	631a      	str	r2, [r3, #48]	; 0x30
   80dc4:	e002      	b.n	80dcc <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
   80dc6:	68fb      	ldr	r3, [r7, #12]
   80dc8:	68ba      	ldr	r2, [r7, #8]
   80dca:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   80dcc:	68fb      	ldr	r3, [r7, #12]
   80dce:	68ba      	ldr	r2, [r7, #8]
   80dd0:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
   80dd2:	68fb      	ldr	r3, [r7, #12]
   80dd4:	68ba      	ldr	r2, [r7, #8]
   80dd6:	601a      	str	r2, [r3, #0]
}
   80dd8:	3710      	adds	r7, #16
   80dda:	46bd      	mov	sp, r7
   80ddc:	bd80      	pop	{r7, pc}
   80dde:	bf00      	nop
   80de0:	00080de9 	.word	0x00080de9
   80de4:	00080c5d 	.word	0x00080c5d

00080de8 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
   80de8:	b480      	push	{r7}
   80dea:	b083      	sub	sp, #12
   80dec:	af00      	add	r7, sp, #0
   80dee:	6078      	str	r0, [r7, #4]
   80df0:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
   80df2:	687b      	ldr	r3, [r7, #4]
   80df4:	683a      	ldr	r2, [r7, #0]
   80df6:	645a      	str	r2, [r3, #68]	; 0x44
}
   80df8:	370c      	adds	r7, #12
   80dfa:	46bd      	mov	sp, r7
   80dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
   80e00:	4770      	bx	lr
   80e02:	bf00      	nop

00080e04 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
   80e04:	b480      	push	{r7}
   80e06:	b083      	sub	sp, #12
   80e08:	af00      	add	r7, sp, #0
   80e0a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
   80e0c:	687b      	ldr	r3, [r7, #4]
   80e0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
   80e10:	4618      	mov	r0, r3
   80e12:	370c      	adds	r7, #12
   80e14:	46bd      	mov	sp, r7
   80e16:	f85d 7b04 	ldr.w	r7, [sp], #4
   80e1a:	4770      	bx	lr

00080e1c <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
   80e1c:	b480      	push	{r7}
   80e1e:	b083      	sub	sp, #12
   80e20:	af00      	add	r7, sp, #0
   80e22:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
   80e24:	687b      	ldr	r3, [r7, #4]
   80e26:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
   80e28:	4618      	mov	r0, r3
   80e2a:	370c      	adds	r7, #12
   80e2c:	46bd      	mov	sp, r7
   80e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
   80e32:	4770      	bx	lr

00080e34 <pio_set_pin_high>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called beforehand.
 */
void pio_set_pin_high(uint32_t ul_pin)
{
   80e34:	b480      	push	{r7}
   80e36:	b085      	sub	sp, #20
   80e38:	af00      	add	r7, sp, #0
   80e3a:	6078      	str	r0, [r7, #4]
	Pio *p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80e3c:	687b      	ldr	r3, [r7, #4]
   80e3e:	095b      	lsrs	r3, r3, #5
   80e40:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80e44:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80e48:	025b      	lsls	r3, r3, #9
   80e4a:	60fb      	str	r3, [r7, #12]
	// Value to be driven on the I/O line: 1.
	p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
   80e4c:	687b      	ldr	r3, [r7, #4]
   80e4e:	f003 031f 	and.w	r3, r3, #31
   80e52:	2201      	movs	r2, #1
   80e54:	fa02 f303 	lsl.w	r3, r2, r3
   80e58:	461a      	mov	r2, r3
   80e5a:	68fb      	ldr	r3, [r7, #12]
   80e5c:	631a      	str	r2, [r3, #48]	; 0x30
}
   80e5e:	3714      	adds	r7, #20
   80e60:	46bd      	mov	sp, r7
   80e62:	f85d 7b04 	ldr.w	r7, [sp], #4
   80e66:	4770      	bx	lr

00080e68 <pio_set_pin_low>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_set_pin_low(uint32_t ul_pin)
{
   80e68:	b480      	push	{r7}
   80e6a:	b085      	sub	sp, #20
   80e6c:	af00      	add	r7, sp, #0
   80e6e:	6078      	str	r0, [r7, #4]
	Pio *p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80e70:	687b      	ldr	r3, [r7, #4]
   80e72:	095b      	lsrs	r3, r3, #5
   80e74:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80e78:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80e7c:	025b      	lsls	r3, r3, #9
   80e7e:	60fb      	str	r3, [r7, #12]
	// Value to be driven on the I/O line: 0.
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
   80e80:	687b      	ldr	r3, [r7, #4]
   80e82:	f003 031f 	and.w	r3, r3, #31
   80e86:	2201      	movs	r2, #1
   80e88:	fa02 f303 	lsl.w	r3, r2, r3
   80e8c:	461a      	mov	r2, r3
   80e8e:	68fb      	ldr	r3, [r7, #12]
   80e90:	635a      	str	r2, [r3, #52]	; 0x34
}
   80e92:	3714      	adds	r7, #20
   80e94:	46bd      	mov	sp, r7
   80e96:	f85d 7b04 	ldr.w	r7, [sp], #4
   80e9a:	4770      	bx	lr

00080e9c <pio_toggle_pin>:
 * \param ul_pin The pin index.
 *
 * \note The function \ref pio_configure_pin must be called before.
 */
void pio_toggle_pin(uint32_t ul_pin)
{
   80e9c:	b480      	push	{r7}
   80e9e:	b085      	sub	sp, #20
   80ea0:	af00      	add	r7, sp, #0
   80ea2:	6078      	str	r0, [r7, #4]
	Pio *p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80ea4:	687b      	ldr	r3, [r7, #4]
   80ea6:	095b      	lsrs	r3, r3, #5
   80ea8:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80eac:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80eb0:	025b      	lsls	r3, r3, #9
   80eb2:	60fb      	str	r3, [r7, #12]
	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
   80eb4:	68fb      	ldr	r3, [r7, #12]
   80eb6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   80eb8:	687b      	ldr	r3, [r7, #4]
   80eba:	f003 031f 	and.w	r3, r3, #31
   80ebe:	2101      	movs	r1, #1
   80ec0:	fa01 f303 	lsl.w	r3, r1, r3
   80ec4:	4013      	ands	r3, r2
   80ec6:	2b00      	cmp	r3, #0
   80ec8:	d009      	beq.n	80ede <pio_toggle_pin+0x42>
		// Value to be driven on the I/O line: 0.
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
   80eca:	687b      	ldr	r3, [r7, #4]
   80ecc:	f003 031f 	and.w	r3, r3, #31
   80ed0:	2201      	movs	r2, #1
   80ed2:	fa02 f303 	lsl.w	r3, r2, r3
   80ed6:	461a      	mov	r2, r3
   80ed8:	68fb      	ldr	r3, [r7, #12]
   80eda:	635a      	str	r2, [r3, #52]	; 0x34
   80edc:	e008      	b.n	80ef0 <pio_toggle_pin+0x54>
	} else {
		// Value to be driven on the I/O line: 1.
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
   80ede:	687b      	ldr	r3, [r7, #4]
   80ee0:	f003 031f 	and.w	r3, r3, #31
   80ee4:	2201      	movs	r2, #1
   80ee6:	fa02 f303 	lsl.w	r3, r2, r3
   80eea:	461a      	mov	r2, r3
   80eec:	68fb      	ldr	r3, [r7, #12]
   80eee:	631a      	str	r2, [r3, #48]	; 0x30
	}
}
   80ef0:	3714      	adds	r7, #20
   80ef2:	46bd      	mov	sp, r7
   80ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
   80ef8:	4770      	bx	lr
   80efa:	bf00      	nop

00080efc <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   80efc:	b590      	push	{r4, r7, lr}
   80efe:	b087      	sub	sp, #28
   80f00:	af02      	add	r7, sp, #8
   80f02:	6078      	str	r0, [r7, #4]
   80f04:	6039      	str	r1, [r7, #0]
	Pio *p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   80f06:	687b      	ldr	r3, [r7, #4]
   80f08:	095b      	lsrs	r3, r3, #5
   80f0a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80f0e:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80f12:	025b      	lsls	r3, r3, #9
   80f14:	60fb      	str	r3, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   80f16:	683b      	ldr	r3, [r7, #0]
   80f18:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
   80f1c:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   80f20:	d048      	beq.n	80fb4 <pio_configure_pin+0xb8>
   80f22:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   80f26:	d806      	bhi.n	80f36 <pio_configure_pin+0x3a>
   80f28:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   80f2c:	d00a      	beq.n	80f44 <pio_configure_pin+0x48>
   80f2e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   80f32:	d023      	beq.n	80f7c <pio_configure_pin+0x80>
   80f34:	e070      	b.n	81018 <pio_configure_pin+0x11c>
   80f36:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   80f3a:	d047      	beq.n	80fcc <pio_configure_pin+0xd0>
   80f3c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   80f40:	d044      	beq.n	80fcc <pio_configure_pin+0xd0>
   80f42:	e069      	b.n	81018 <pio_configure_pin+0x11c>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   80f44:	687b      	ldr	r3, [r7, #4]
   80f46:	f003 031f 	and.w	r3, r3, #31
   80f4a:	2201      	movs	r2, #1
   80f4c:	fa02 f303 	lsl.w	r3, r2, r3
   80f50:	68f8      	ldr	r0, [r7, #12]
   80f52:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   80f56:	461a      	mov	r2, r3
   80f58:	4b33      	ldr	r3, [pc, #204]	; (81028 <pio_configure_pin+0x12c>)
   80f5a:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
   80f5c:	687b      	ldr	r3, [r7, #4]
   80f5e:	f003 031f 	and.w	r3, r3, #31
   80f62:	2201      	movs	r2, #1
   80f64:	fa02 f303 	lsl.w	r3, r2, r3
   80f68:	461a      	mov	r2, r3
   80f6a:	683b      	ldr	r3, [r7, #0]
   80f6c:	f003 0301 	and.w	r3, r3, #1
   80f70:	68f8      	ldr	r0, [r7, #12]
   80f72:	4611      	mov	r1, r2
   80f74:	461a      	mov	r2, r3
   80f76:	4b2d      	ldr	r3, [pc, #180]	; (8102c <pio_configure_pin+0x130>)
   80f78:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
   80f7a:	e04f      	b.n	8101c <pio_configure_pin+0x120>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   80f7c:	687b      	ldr	r3, [r7, #4]
   80f7e:	f003 031f 	and.w	r3, r3, #31
   80f82:	2201      	movs	r2, #1
   80f84:	fa02 f303 	lsl.w	r3, r2, r3
   80f88:	68f8      	ldr	r0, [r7, #12]
   80f8a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   80f8e:	461a      	mov	r2, r3
   80f90:	4b25      	ldr	r3, [pc, #148]	; (81028 <pio_configure_pin+0x12c>)
   80f92:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
   80f94:	687b      	ldr	r3, [r7, #4]
   80f96:	f003 031f 	and.w	r3, r3, #31
   80f9a:	2201      	movs	r2, #1
   80f9c:	fa02 f303 	lsl.w	r3, r2, r3
   80fa0:	461a      	mov	r2, r3
   80fa2:	683b      	ldr	r3, [r7, #0]
   80fa4:	f003 0301 	and.w	r3, r3, #1
   80fa8:	68f8      	ldr	r0, [r7, #12]
   80faa:	4611      	mov	r1, r2
   80fac:	461a      	mov	r2, r3
   80fae:	4b1f      	ldr	r3, [pc, #124]	; (8102c <pio_configure_pin+0x130>)
   80fb0:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
   80fb2:	e033      	b.n	8101c <pio_configure_pin+0x120>
				(ul_flags & PIO_PULLUP));
		break;
#     endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   80fb4:	687b      	ldr	r3, [r7, #4]
   80fb6:	f003 031f 	and.w	r3, r3, #31
   80fba:	2201      	movs	r2, #1
   80fbc:	fa02 f303 	lsl.w	r3, r2, r3
   80fc0:	68f8      	ldr	r0, [r7, #12]
   80fc2:	4619      	mov	r1, r3
   80fc4:	683a      	ldr	r2, [r7, #0]
   80fc6:	4b1a      	ldr	r3, [pc, #104]	; (81030 <pio_configure_pin+0x134>)
   80fc8:	4798      	blx	r3
		break;
   80fca:	e027      	b.n	8101c <pio_configure_pin+0x120>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80fcc:	687b      	ldr	r3, [r7, #4]
   80fce:	f003 031f 	and.w	r3, r3, #31
   80fd2:	2201      	movs	r2, #1
   80fd4:	fa02 f303 	lsl.w	r3, r2, r3
   80fd8:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   80fda:	683b      	ldr	r3, [r7, #0]
   80fdc:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80fe0:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   80fe4:	bf14      	ite	ne
   80fe6:	2300      	movne	r3, #0
   80fe8:	2301      	moveq	r3, #1
   80fea:	b2db      	uxtb	r3, r3
   80fec:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
   80fee:	683b      	ldr	r3, [r7, #0]
   80ff0:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   80ff4:	2b00      	cmp	r3, #0
   80ff6:	bf0c      	ite	eq
   80ff8:	2300      	moveq	r3, #0
   80ffa:	2301      	movne	r3, #1
   80ffc:	b2db      	uxtb	r3, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
   80ffe:	6838      	ldr	r0, [r7, #0]
   81000:	f000 0001 	and.w	r0, r0, #1
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   81004:	2800      	cmp	r0, #0
   81006:	bf0c      	ite	eq
   81008:	2000      	moveq	r0, #0
   8100a:	2001      	movne	r0, #1
   8100c:	b2c0      	uxtb	r0, r0
   8100e:	9000      	str	r0, [sp, #0]
   81010:	68f8      	ldr	r0, [r7, #12]
   81012:	4c08      	ldr	r4, [pc, #32]	; (81034 <pio_configure_pin+0x138>)
   81014:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   81016:	e001      	b.n	8101c <pio_configure_pin+0x120>

	default:
		return 0;
   81018:	2300      	movs	r3, #0
   8101a:	e000      	b.n	8101e <pio_configure_pin+0x122>
	}

	return 1;
   8101c:	2301      	movs	r3, #1
}
   8101e:	4618      	mov	r0, r3
   81020:	3714      	adds	r7, #20
   81022:	46bd      	mov	sp, r7
   81024:	bd90      	pop	{r4, r7, pc}
   81026:	bf00      	nop
   81028:	00080c89 	.word	0x00080c89
   8102c:	00080c5d 	.word	0x00080c5d
   81030:	00080d09 	.word	0x00080d09
   81034:	00080d85 	.word	0x00080d85

00081038 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   81038:	b580      	push	{r7, lr}
   8103a:	b084      	sub	sp, #16
   8103c:	af00      	add	r7, sp, #0
   8103e:	6078      	str	r0, [r7, #4]
   81040:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   81042:	6878      	ldr	r0, [r7, #4]
   81044:	4b22      	ldr	r3, [pc, #136]	; (810d0 <pio_handler_process+0x98>)
   81046:	4798      	blx	r3
   81048:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
   8104a:	6878      	ldr	r0, [r7, #4]
   8104c:	4b21      	ldr	r3, [pc, #132]	; (810d4 <pio_handler_process+0x9c>)
   8104e:	4798      	blx	r3
   81050:	4603      	mov	r3, r0
   81052:	68fa      	ldr	r2, [r7, #12]
   81054:	4013      	ands	r3, r2
   81056:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
   81058:	68fb      	ldr	r3, [r7, #12]
   8105a:	2b00      	cmp	r3, #0
   8105c:	d035      	beq.n	810ca <pio_handler_process+0x92>
		/* Find triggering source */
		i = 0;
   8105e:	2300      	movs	r3, #0
   81060:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
   81062:	e02f      	b.n	810c4 <pio_handler_process+0x8c>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   81064:	4a1c      	ldr	r2, [pc, #112]	; (810d8 <pio_handler_process+0xa0>)
   81066:	68bb      	ldr	r3, [r7, #8]
   81068:	011b      	lsls	r3, r3, #4
   8106a:	4413      	add	r3, r2
   8106c:	681a      	ldr	r2, [r3, #0]
   8106e:	683b      	ldr	r3, [r7, #0]
   81070:	429a      	cmp	r2, r3
   81072:	d124      	bne.n	810be <pio_handler_process+0x86>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   81074:	4a18      	ldr	r2, [pc, #96]	; (810d8 <pio_handler_process+0xa0>)
   81076:	68bb      	ldr	r3, [r7, #8]
   81078:	011b      	lsls	r3, r3, #4
   8107a:	4413      	add	r3, r2
   8107c:	685a      	ldr	r2, [r3, #4]
   8107e:	68fb      	ldr	r3, [r7, #12]
   81080:	4013      	ands	r3, r2
   81082:	2b00      	cmp	r3, #0
   81084:	d01b      	beq.n	810be <pio_handler_process+0x86>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   81086:	4a14      	ldr	r2, [pc, #80]	; (810d8 <pio_handler_process+0xa0>)
   81088:	68bb      	ldr	r3, [r7, #8]
   8108a:	011b      	lsls	r3, r3, #4
   8108c:	4413      	add	r3, r2
   8108e:	3308      	adds	r3, #8
   81090:	685b      	ldr	r3, [r3, #4]
   81092:	4911      	ldr	r1, [pc, #68]	; (810d8 <pio_handler_process+0xa0>)
   81094:	68ba      	ldr	r2, [r7, #8]
   81096:	0112      	lsls	r2, r2, #4
   81098:	440a      	add	r2, r1
   8109a:	6811      	ldr	r1, [r2, #0]
   8109c:	480e      	ldr	r0, [pc, #56]	; (810d8 <pio_handler_process+0xa0>)
   8109e:	68ba      	ldr	r2, [r7, #8]
   810a0:	0112      	lsls	r2, r2, #4
   810a2:	4402      	add	r2, r0
   810a4:	6852      	ldr	r2, [r2, #4]
   810a6:	4608      	mov	r0, r1
   810a8:	4611      	mov	r1, r2
   810aa:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   810ac:	4a0a      	ldr	r2, [pc, #40]	; (810d8 <pio_handler_process+0xa0>)
   810ae:	68bb      	ldr	r3, [r7, #8]
   810b0:	011b      	lsls	r3, r3, #4
   810b2:	4413      	add	r3, r2
   810b4:	685b      	ldr	r3, [r3, #4]
   810b6:	43db      	mvns	r3, r3
   810b8:	68fa      	ldr	r2, [r7, #12]
   810ba:	4013      	ands	r3, r2
   810bc:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
   810be:	68bb      	ldr	r3, [r7, #8]
   810c0:	3301      	adds	r3, #1
   810c2:	60bb      	str	r3, [r7, #8]

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   810c4:	68fb      	ldr	r3, [r7, #12]
   810c6:	2b00      	cmp	r3, #0
   810c8:	d1cc      	bne.n	81064 <pio_handler_process+0x2c>
				}
			}
			i++;
		}
	}
}
   810ca:	3710      	adds	r7, #16
   810cc:	46bd      	mov	sp, r7
   810ce:	bd80      	pop	{r7, pc}
   810d0:	00080e05 	.word	0x00080e05
   810d4:	00080e1d 	.word	0x00080e1d
   810d8:	20070454 	.word	0x20070454

000810dc <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   810dc:	b580      	push	{r7, lr}
   810de:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
   810e0:	4802      	ldr	r0, [pc, #8]	; (810ec <PIOA_Handler+0x10>)
   810e2:	210b      	movs	r1, #11
   810e4:	4b02      	ldr	r3, [pc, #8]	; (810f0 <PIOA_Handler+0x14>)
   810e6:	4798      	blx	r3
}
   810e8:	bd80      	pop	{r7, pc}
   810ea:	bf00      	nop
   810ec:	400e0e00 	.word	0x400e0e00
   810f0:	00081039 	.word	0x00081039

000810f4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   810f4:	b580      	push	{r7, lr}
   810f6:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
   810f8:	4802      	ldr	r0, [pc, #8]	; (81104 <PIOB_Handler+0x10>)
   810fa:	210c      	movs	r1, #12
   810fc:	4b02      	ldr	r3, [pc, #8]	; (81108 <PIOB_Handler+0x14>)
   810fe:	4798      	blx	r3
}
   81100:	bd80      	pop	{r7, pc}
   81102:	bf00      	nop
   81104:	400e1000 	.word	0x400e1000
   81108:	00081039 	.word	0x00081039

0008110c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   8110c:	b580      	push	{r7, lr}
   8110e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
   81110:	4802      	ldr	r0, [pc, #8]	; (8111c <PIOC_Handler+0x10>)
   81112:	210d      	movs	r1, #13
   81114:	4b02      	ldr	r3, [pc, #8]	; (81120 <PIOC_Handler+0x14>)
   81116:	4798      	blx	r3
}
   81118:	bd80      	pop	{r7, pc}
   8111a:	bf00      	nop
   8111c:	400e1200 	.word	0x400e1200
   81120:	00081039 	.word	0x00081039

00081124 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   81124:	b580      	push	{r7, lr}
   81126:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
   81128:	4802      	ldr	r0, [pc, #8]	; (81134 <PIOD_Handler+0x10>)
   8112a:	210e      	movs	r1, #14
   8112c:	4b02      	ldr	r3, [pc, #8]	; (81138 <PIOD_Handler+0x14>)
   8112e:	4798      	blx	r3
}
   81130:	bd80      	pop	{r7, pc}
   81132:	bf00      	nop
   81134:	400e1400 	.word	0x400e1400
   81138:	00081039 	.word	0x00081039

0008113c <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
   8113c:	b480      	push	{r7}
   8113e:	b085      	sub	sp, #20
   81140:	af00      	add	r7, sp, #0
   81142:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   81144:	4b1d      	ldr	r3, [pc, #116]	; (811bc <pmc_switch_mck_to_pllack+0x80>)
   81146:	4a1d      	ldr	r2, [pc, #116]	; (811bc <pmc_switch_mck_to_pllack+0x80>)
   81148:	6b12      	ldr	r2, [r2, #48]	; 0x30
   8114a:	f022 0170 	bic.w	r1, r2, #112	; 0x70
   8114e:	687a      	ldr	r2, [r7, #4]
   81150:	430a      	orrs	r2, r1
   81152:	631a      	str	r2, [r3, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81154:	f44f 6300 	mov.w	r3, #2048	; 0x800
   81158:	60fb      	str	r3, [r7, #12]
   8115a:	e007      	b.n	8116c <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
   8115c:	68fb      	ldr	r3, [r7, #12]
   8115e:	2b00      	cmp	r3, #0
   81160:	d101      	bne.n	81166 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
   81162:	2301      	movs	r3, #1
   81164:	e023      	b.n	811ae <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
   81166:	68fb      	ldr	r3, [r7, #12]
   81168:	3b01      	subs	r3, #1
   8116a:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   8116c:	4b13      	ldr	r3, [pc, #76]	; (811bc <pmc_switch_mck_to_pllack+0x80>)
   8116e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   81170:	f003 0308 	and.w	r3, r3, #8
   81174:	2b00      	cmp	r3, #0
   81176:	d0f1      	beq.n	8115c <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   81178:	4b10      	ldr	r3, [pc, #64]	; (811bc <pmc_switch_mck_to_pllack+0x80>)
   8117a:	4a10      	ldr	r2, [pc, #64]	; (811bc <pmc_switch_mck_to_pllack+0x80>)
   8117c:	6b12      	ldr	r2, [r2, #48]	; 0x30
   8117e:	f022 0203 	bic.w	r2, r2, #3
   81182:	f042 0202 	orr.w	r2, r2, #2
   81186:	631a      	str	r2, [r3, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   81188:	f44f 6300 	mov.w	r3, #2048	; 0x800
   8118c:	60fb      	str	r3, [r7, #12]
   8118e:	e007      	b.n	811a0 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
   81190:	68fb      	ldr	r3, [r7, #12]
   81192:	2b00      	cmp	r3, #0
   81194:	d101      	bne.n	8119a <pmc_switch_mck_to_pllack+0x5e>
			return 1;
   81196:	2301      	movs	r3, #1
   81198:	e009      	b.n	811ae <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
   8119a:	68fb      	ldr	r3, [r7, #12]
   8119c:	3b01      	subs	r3, #1
   8119e:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   811a0:	4b06      	ldr	r3, [pc, #24]	; (811bc <pmc_switch_mck_to_pllack+0x80>)
   811a2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   811a4:	f003 0308 	and.w	r3, r3, #8
   811a8:	2b00      	cmp	r3, #0
   811aa:	d0f1      	beq.n	81190 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   811ac:	2300      	movs	r3, #0
}
   811ae:	4618      	mov	r0, r3
   811b0:	3714      	adds	r7, #20
   811b2:	46bd      	mov	sp, r7
   811b4:	f85d 7b04 	ldr.w	r7, [sp], #4
   811b8:	4770      	bx	lr
   811ba:	bf00      	nop
   811bc:	400e0600 	.word	0x400e0600

000811c0 <pmc_switch_sclk_to_32kxtal>:
 * power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
   811c0:	b480      	push	{r7}
   811c2:	b083      	sub	sp, #12
   811c4:	af00      	add	r7, sp, #0
   811c6:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
   811c8:	687b      	ldr	r3, [r7, #4]
   811ca:	2b01      	cmp	r3, #1
   811cc:	d107      	bne.n	811de <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY(SUPC_KEY_VALUE) |
   811ce:	4a0a      	ldr	r2, [pc, #40]	; (811f8 <pmc_switch_sclk_to_32kxtal+0x38>)
   811d0:	4b09      	ldr	r3, [pc, #36]	; (811f8 <pmc_switch_sclk_to_32kxtal+0x38>)
   811d2:	689b      	ldr	r3, [r3, #8]
   811d4:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
   811d8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   811dc:	6093      	str	r3, [r2, #8]
				SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR |= SUPC_CR_KEY(SUPC_KEY_VALUE) | SUPC_CR_XTALSEL;
   811de:	4a06      	ldr	r2, [pc, #24]	; (811f8 <pmc_switch_sclk_to_32kxtal+0x38>)
   811e0:	4b05      	ldr	r3, [pc, #20]	; (811f8 <pmc_switch_sclk_to_32kxtal+0x38>)
   811e2:	681b      	ldr	r3, [r3, #0]
   811e4:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
   811e8:	f043 0308 	orr.w	r3, r3, #8
   811ec:	6013      	str	r3, [r2, #0]
}
   811ee:	370c      	adds	r7, #12
   811f0:	46bd      	mov	sp, r7
   811f2:	f85d 7b04 	ldr.w	r7, [sp], #4
   811f6:	4770      	bx	lr
   811f8:	400e1a10 	.word	0x400e1a10

000811fc <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
   811fc:	b480      	push	{r7}
   811fe:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
   81200:	4b09      	ldr	r3, [pc, #36]	; (81228 <pmc_osc_is_ready_32kxtal+0x2c>)
   81202:	695b      	ldr	r3, [r3, #20]
   81204:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
   81208:	2b00      	cmp	r3, #0
   8120a:	d007      	beq.n	8121c <pmc_osc_is_ready_32kxtal+0x20>
   8120c:	4b07      	ldr	r3, [pc, #28]	; (8122c <pmc_osc_is_ready_32kxtal+0x30>)
   8120e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   81210:	f003 0380 	and.w	r3, r3, #128	; 0x80
   81214:	2b00      	cmp	r3, #0
   81216:	d001      	beq.n	8121c <pmc_osc_is_ready_32kxtal+0x20>
   81218:	2301      	movs	r3, #1
   8121a:	e000      	b.n	8121e <pmc_osc_is_ready_32kxtal+0x22>
   8121c:	2300      	movs	r3, #0
}
   8121e:	4618      	mov	r0, r3
   81220:	46bd      	mov	sp, r7
   81222:	f85d 7b04 	ldr.w	r7, [sp], #4
   81226:	4770      	bx	lr
   81228:	400e1a10 	.word	0x400e1a10
   8122c:	400e0600 	.word	0x400e0600

00081230 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
   81230:	b480      	push	{r7}
   81232:	b085      	sub	sp, #20
   81234:	af00      	add	r7, sp, #0
   81236:	6078      	str	r0, [r7, #4]
	uint32_t ul_needXTEN = 0;
   81238:	2300      	movs	r3, #0
   8123a:	60fb      	str	r3, [r7, #12]

	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	if (PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN) {
   8123c:	4b21      	ldr	r3, [pc, #132]	; (812c4 <pmc_switch_mainck_to_fastrc+0x94>)
   8123e:	6a1b      	ldr	r3, [r3, #32]
   81240:	f003 0301 	and.w	r3, r3, #1
   81244:	2b00      	cmp	r3, #0
   81246:	d00e      	beq.n	81266 <pmc_switch_mainck_to_fastrc+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   81248:	4a1e      	ldr	r2, [pc, #120]	; (812c4 <pmc_switch_mainck_to_fastrc+0x94>)
   8124a:	4b1e      	ldr	r3, [pc, #120]	; (812c4 <pmc_switch_mainck_to_fastrc+0x94>)
   8124c:	6a1b      	ldr	r3, [r3, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCRCEN |
   8124e:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   81252:	f023 0378 	bic.w	r3, r3, #120	; 0x78
   81256:	6879      	ldr	r1, [r7, #4]
   81258:	430b      	orrs	r3, r1
   8125a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   8125e:	f043 0308 	orr.w	r3, r3, #8
{
	uint32_t ul_needXTEN = 0;

	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	if (PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   81262:	6213      	str	r3, [r2, #32]
				CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST(PMC_XTAL_STARTUP_TIME) |
				ul_moscrcf;
	}

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
   81264:	e00b      	b.n	8127e <pmc_switch_mainck_to_fastrc+0x4e>
	if (PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCRCEN |
				ul_moscrcf;
	} else {
		ul_needXTEN = 1;
   81266:	2301      	movs	r3, #1
   81268:	60fb      	str	r3, [r7, #12]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   8126a:	4a16      	ldr	r2, [pc, #88]	; (812c4 <pmc_switch_mainck_to_fastrc+0x94>)
   8126c:	4b15      	ldr	r3, [pc, #84]	; (812c4 <pmc_switch_mainck_to_fastrc+0x94>)
   8126e:	6a19      	ldr	r1, [r3, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCRCEN |
				CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST(PMC_XTAL_STARTUP_TIME) |
   81270:	4b15      	ldr	r3, [pc, #84]	; (812c8 <pmc_switch_mainck_to_fastrc+0x98>)
   81272:	400b      	ands	r3, r1
   81274:	6879      	ldr	r1, [r7, #4]
   81276:	4319      	orrs	r1, r3
   81278:	4b14      	ldr	r3, [pc, #80]	; (812cc <pmc_switch_mainck_to_fastrc+0x9c>)
   8127a:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCRCEN |
				ul_moscrcf;
	} else {
		ul_needXTEN = 1;
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   8127c:	6213      	str	r3, [r2, #32]
				CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST(PMC_XTAL_STARTUP_TIME) |
				ul_moscrcf;
	}

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
   8127e:	bf00      	nop
   81280:	4b10      	ldr	r3, [pc, #64]	; (812c4 <pmc_switch_mainck_to_fastrc+0x94>)
   81282:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   81284:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
   81288:	2b00      	cmp	r3, #0
   8128a:	d0f9      	beq.n	81280 <pmc_switch_mainck_to_fastrc+0x50>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) | PMC_CKGR_MOR_KEY_VALUE;
   8128c:	4a0d      	ldr	r2, [pc, #52]	; (812c4 <pmc_switch_mainck_to_fastrc+0x94>)
   8128e:	4b0d      	ldr	r3, [pc, #52]	; (812c4 <pmc_switch_mainck_to_fastrc+0x94>)
   81290:	6a1b      	ldr	r3, [r3, #32]
   81292:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
   81296:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   8129a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   8129e:	6213      	str	r3, [r2, #32]

	/* Disable xtal oscillator */
	if (ul_needXTEN) {
   812a0:	68fb      	ldr	r3, [r7, #12]
   812a2:	2b00      	cmp	r3, #0
   812a4:	d009      	beq.n	812ba <pmc_switch_mainck_to_fastrc+0x8a>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   812a6:	4a07      	ldr	r2, [pc, #28]	; (812c4 <pmc_switch_mainck_to_fastrc+0x94>)
   812a8:	4b06      	ldr	r3, [pc, #24]	; (812c4 <pmc_switch_mainck_to_fastrc+0x94>)
   812aa:	6a1b      	ldr	r3, [r3, #32]
   812ac:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   812b0:	f023 0301 	bic.w	r3, r3, #1
   812b4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   812b8:	6213      	str	r3, [r2, #32]
				PMC_CKGR_MOR_KEY_VALUE;
	}
}
   812ba:	3714      	adds	r7, #20
   812bc:	46bd      	mov	sp, r7
   812be:	f85d 7b04 	ldr.w	r7, [sp], #4
   812c2:	4770      	bx	lr
   812c4:	400e0600 	.word	0x400e0600
   812c8:	ffc8c086 	.word	0xffc8c086
   812cc:	00373f09 	.word	0x00373f09

000812d0 <pmc_switch_mainck_to_xtal>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass)
{
   812d0:	b480      	push	{r7}
   812d2:	b083      	sub	sp, #12
   812d4:	af00      	add	r7, sp, #0
   812d6:	6078      	str	r0, [r7, #4]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   812d8:	687b      	ldr	r3, [r7, #4]
   812da:	2b00      	cmp	r3, #0
   812dc:	d008      	beq.n	812f0 <pmc_switch_mainck_to_xtal+0x20>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   812de:	4912      	ldr	r1, [pc, #72]	; (81328 <pmc_switch_mainck_to_xtal+0x58>)
   812e0:	4b11      	ldr	r3, [pc, #68]	; (81328 <pmc_switch_mainck_to_xtal+0x58>)
   812e2:	6a1b      	ldr	r3, [r3, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
   812e4:	4a11      	ldr	r2, [pc, #68]	; (8132c <pmc_switch_mainck_to_xtal+0x5c>)
   812e6:	401a      	ands	r2, r3
   812e8:	4b11      	ldr	r3, [pc, #68]	; (81330 <pmc_switch_mainck_to_xtal+0x60>)
   812ea:	4313      	orrs	r3, r2
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   812ec:	620b      	str	r3, [r1, #32]
   812ee:	e016      	b.n	8131e <pmc_switch_mainck_to_xtal+0x4e>
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   812f0:	490d      	ldr	r1, [pc, #52]	; (81328 <pmc_switch_mainck_to_xtal+0x58>)
   812f2:	4b0d      	ldr	r3, [pc, #52]	; (81328 <pmc_switch_mainck_to_xtal+0x58>)
   812f4:	6a1b      	ldr	r3, [r3, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTEN |
   812f6:	4a0f      	ldr	r2, [pc, #60]	; (81334 <pmc_switch_mainck_to_xtal+0x64>)
   812f8:	401a      	ands	r2, r3
   812fa:	4b0f      	ldr	r3, [pc, #60]	; (81338 <pmc_switch_mainck_to_xtal+0x68>)
   812fc:	4313      	orrs	r3, r2
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   812fe:	620b      	str	r3, [r1, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(PMC_XTAL_STARTUP_TIME);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   81300:	bf00      	nop
   81302:	4b09      	ldr	r3, [pc, #36]	; (81328 <pmc_switch_mainck_to_xtal+0x58>)
   81304:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   81306:	f003 0301 	and.w	r3, r3, #1
   8130a:	2b00      	cmp	r3, #0
   8130c:	d0f9      	beq.n	81302 <pmc_switch_mainck_to_xtal+0x32>

		PMC->CKGR_MOR |= PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCSEL;
   8130e:	4a06      	ldr	r2, [pc, #24]	; (81328 <pmc_switch_mainck_to_xtal+0x58>)
   81310:	4b05      	ldr	r3, [pc, #20]	; (81328 <pmc_switch_mainck_to_xtal+0x58>)
   81312:	6a1b      	ldr	r3, [r3, #32]
   81314:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   81318:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   8131c:	6213      	str	r3, [r2, #32]
	}
}
   8131e:	370c      	adds	r7, #12
   81320:	46bd      	mov	sp, r7
   81322:	f85d 7b04 	ldr.w	r7, [sp], #4
   81326:	4770      	bx	lr
   81328:	400e0600 	.word	0x400e0600
   8132c:	fec8fffc 	.word	0xfec8fffc
   81330:	01370002 	.word	0x01370002
   81334:	ffc8c0fc 	.word	0xffc8c0fc
   81338:	00373f01 	.word	0x00373f01

0008133c <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
   8133c:	b480      	push	{r7}
   8133e:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   81340:	4b04      	ldr	r3, [pc, #16]	; (81354 <pmc_osc_is_ready_mainck+0x18>)
   81342:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   81344:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
   81348:	4618      	mov	r0, r3
   8134a:	46bd      	mov	sp, r7
   8134c:	f85d 7b04 	ldr.w	r7, [sp], #4
   81350:	4770      	bx	lr
   81352:	bf00      	nop
   81354:	400e0600 	.word	0x400e0600

00081358 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
   81358:	b480      	push	{r7}
   8135a:	af00      	add	r7, sp, #0
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   8135c:	4b03      	ldr	r3, [pc, #12]	; (8136c <pmc_disable_pllack+0x14>)
   8135e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   81362:	629a      	str	r2, [r3, #40]	; 0x28
}
   81364:	46bd      	mov	sp, r7
   81366:	f85d 7b04 	ldr.w	r7, [sp], #4
   8136a:	4770      	bx	lr
   8136c:	400e0600 	.word	0x400e0600

00081370 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
   81370:	b480      	push	{r7}
   81372:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   81374:	4b04      	ldr	r3, [pc, #16]	; (81388 <pmc_is_locked_pllack+0x18>)
   81376:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   81378:	f003 0302 	and.w	r3, r3, #2
}
   8137c:	4618      	mov	r0, r3
   8137e:	46bd      	mov	sp, r7
   81380:	f85d 7b04 	ldr.w	r7, [sp], #4
   81384:	4770      	bx	lr
   81386:	bf00      	nop
   81388:	400e0600 	.word	0x400e0600

0008138c <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
   8138c:	b480      	push	{r7}
   8138e:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
   81390:	4b04      	ldr	r3, [pc, #16]	; (813a4 <pmc_is_locked_upll+0x18>)
   81392:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   81394:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
   81398:	4618      	mov	r0, r3
   8139a:	46bd      	mov	sp, r7
   8139c:	f85d 7b04 	ldr.w	r7, [sp], #4
   813a0:	4770      	bx	lr
   813a2:	bf00      	nop
   813a4:	400e0600 	.word	0x400e0600

000813a8 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
   813a8:	b480      	push	{r7}
   813aa:	b083      	sub	sp, #12
   813ac:	af00      	add	r7, sp, #0
   813ae:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
   813b0:	687b      	ldr	r3, [r7, #4]
   813b2:	2b2c      	cmp	r3, #44	; 0x2c
   813b4:	d901      	bls.n	813ba <pmc_enable_periph_clk+0x12>
		return 1;
   813b6:	2301      	movs	r3, #1
   813b8:	e02f      	b.n	8141a <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
   813ba:	687b      	ldr	r3, [r7, #4]
   813bc:	2b1f      	cmp	r3, #31
   813be:	d813      	bhi.n	813e8 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   813c0:	4b19      	ldr	r3, [pc, #100]	; (81428 <pmc_enable_periph_clk+0x80>)
   813c2:	699a      	ldr	r2, [r3, #24]
   813c4:	687b      	ldr	r3, [r7, #4]
   813c6:	2101      	movs	r1, #1
   813c8:	fa01 f303 	lsl.w	r3, r1, r3
   813cc:	401a      	ands	r2, r3
   813ce:	687b      	ldr	r3, [r7, #4]
   813d0:	2101      	movs	r1, #1
   813d2:	fa01 f303 	lsl.w	r3, r1, r3
   813d6:	429a      	cmp	r2, r3
   813d8:	d01e      	beq.n	81418 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
   813da:	4b13      	ldr	r3, [pc, #76]	; (81428 <pmc_enable_periph_clk+0x80>)
   813dc:	687a      	ldr	r2, [r7, #4]
   813de:	2101      	movs	r1, #1
   813e0:	fa01 f202 	lsl.w	r2, r1, r2
   813e4:	611a      	str	r2, [r3, #16]
   813e6:	e017      	b.n	81418 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S)
	} else {
		ul_id -= 32;
   813e8:	687b      	ldr	r3, [r7, #4]
   813ea:	3b20      	subs	r3, #32
   813ec:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   813ee:	4b0e      	ldr	r3, [pc, #56]	; (81428 <pmc_enable_periph_clk+0x80>)
   813f0:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   813f4:	687b      	ldr	r3, [r7, #4]
   813f6:	2101      	movs	r1, #1
   813f8:	fa01 f303 	lsl.w	r3, r1, r3
   813fc:	401a      	ands	r2, r3
   813fe:	687b      	ldr	r3, [r7, #4]
   81400:	2101      	movs	r1, #1
   81402:	fa01 f303 	lsl.w	r3, r1, r3
   81406:	429a      	cmp	r2, r3
   81408:	d006      	beq.n	81418 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
   8140a:	4b07      	ldr	r3, [pc, #28]	; (81428 <pmc_enable_periph_clk+0x80>)
   8140c:	687a      	ldr	r2, [r7, #4]
   8140e:	2101      	movs	r1, #1
   81410:	fa01 f202 	lsl.w	r2, r1, r2
   81414:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
		}
#endif
	}

	return 0;
   81418:	2300      	movs	r3, #0
}
   8141a:	4618      	mov	r0, r3
   8141c:	370c      	adds	r7, #12
   8141e:	46bd      	mov	sp, r7
   81420:	f85d 7b04 	ldr.w	r7, [sp], #4
   81424:	4770      	bx	lr
   81426:	bf00      	nop
   81428:	400e0600 	.word	0x400e0600

0008142c <rtt_init>:
 * \param us_prescaler Prescaler value for the RTT.
 *
 * \return 0 if successful.
 */
uint32_t rtt_init(Rtt *p_rtt, uint16_t us_prescaler)
{
   8142c:	b480      	push	{r7}
   8142e:	b083      	sub	sp, #12
   81430:	af00      	add	r7, sp, #0
   81432:	6078      	str	r0, [r7, #4]
   81434:	460b      	mov	r3, r1
   81436:	807b      	strh	r3, [r7, #2]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM)
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST | g_wobits_in_rtt_mr);
#else
	p_rtt->RTT_MR = (us_prescaler | RTT_MR_RTTRST);
   81438:	887b      	ldrh	r3, [r7, #2]
   8143a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
   8143e:	687b      	ldr	r3, [r7, #4]
   81440:	601a      	str	r2, [r3, #0]
#endif
	return 0;
   81442:	2300      	movs	r3, #0
}
   81444:	4618      	mov	r0, r3
   81446:	370c      	adds	r7, #12
   81448:	46bd      	mov	sp, r7
   8144a:	f85d 7b04 	ldr.w	r7, [sp], #4
   8144e:	4770      	bx	lr

00081450 <rtt_enable_interrupt>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param ul_sources Interrupts to be enabled.
 */
void rtt_enable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
   81450:	b480      	push	{r7}
   81452:	b085      	sub	sp, #20
   81454:	af00      	add	r7, sp, #0
   81456:	6078      	str	r0, [r7, #4]
   81458:	6039      	str	r1, [r7, #0]
	uint32_t temp;

	temp = p_rtt->RTT_MR;
   8145a:	687b      	ldr	r3, [r7, #4]
   8145c:	681b      	ldr	r3, [r3, #0]
   8145e:	60fb      	str	r3, [r7, #12]
	temp |= ul_sources;
   81460:	68fa      	ldr	r2, [r7, #12]
   81462:	683b      	ldr	r3, [r7, #0]
   81464:	4313      	orrs	r3, r2
   81466:	60fb      	str	r3, [r7, #12]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM)
	temp |= g_wobits_in_rtt_mr;
#endif
	p_rtt->RTT_MR = temp;
   81468:	687b      	ldr	r3, [r7, #4]
   8146a:	68fa      	ldr	r2, [r7, #12]
   8146c:	601a      	str	r2, [r3, #0]
}
   8146e:	3714      	adds	r7, #20
   81470:	46bd      	mov	sp, r7
   81472:	f85d 7b04 	ldr.w	r7, [sp], #4
   81476:	4770      	bx	lr

00081478 <rtt_disable_interrupt>:
 *
 * \param p_rtt Pointer to an RTT instance.
 * \param ul_sources Interrupts to be disabled.
 */
void rtt_disable_interrupt(Rtt *p_rtt, uint32_t ul_sources)
{
   81478:	b480      	push	{r7}
   8147a:	b085      	sub	sp, #20
   8147c:	af00      	add	r7, sp, #0
   8147e:	6078      	str	r0, [r7, #4]
   81480:	6039      	str	r1, [r7, #0]
	uint32_t temp = 0;
   81482:	2300      	movs	r3, #0
   81484:	60fb      	str	r3, [r7, #12]

	temp = p_rtt->RTT_MR;
   81486:	687b      	ldr	r3, [r7, #4]
   81488:	681b      	ldr	r3, [r3, #0]
   8148a:	60fb      	str	r3, [r7, #12]
	temp &= (~ul_sources);
   8148c:	683b      	ldr	r3, [r7, #0]
   8148e:	43db      	mvns	r3, r3
   81490:	68fa      	ldr	r2, [r7, #12]
   81492:	4013      	ands	r3, r2
   81494:	60fb      	str	r3, [r7, #12]
#if (SAM4N || SAM4S || SAM4E || SAM4C || SAMG51 || SAM4CP || SAM4CM)
	temp |= g_wobits_in_rtt_mr;
#endif
	p_rtt->RTT_MR = temp;
   81496:	687b      	ldr	r3, [r7, #4]
   81498:	68fa      	ldr	r2, [r7, #12]
   8149a:	601a      	str	r2, [r3, #0]
}
   8149c:	3714      	adds	r7, #20
   8149e:	46bd      	mov	sp, r7
   814a0:	f85d 7b04 	ldr.w	r7, [sp], #4
   814a4:	4770      	bx	lr
   814a6:	bf00      	nop

000814a8 <rtt_get_status>:
 * \param p_rtt Pointer to an RTT instance.
 *
 * \return The Real-time Timer status.
 */
uint32_t rtt_get_status(Rtt *p_rtt)
{
   814a8:	b480      	push	{r7}
   814aa:	b083      	sub	sp, #12
   814ac:	af00      	add	r7, sp, #0
   814ae:	6078      	str	r0, [r7, #4]
	return p_rtt->RTT_SR;
   814b0:	687b      	ldr	r3, [r7, #4]
   814b2:	68db      	ldr	r3, [r3, #12]
}
   814b4:	4618      	mov	r0, r3
   814b6:	370c      	adds	r7, #12
   814b8:	46bd      	mov	sp, r7
   814ba:	f85d 7b04 	ldr.w	r7, [sp], #4
   814be:	4770      	bx	lr

000814c0 <rtt_write_alarm_time>:
 *
 * \retval 0 Configuration is done.
 * \retval 1 Parameter error.
 */
uint32_t rtt_write_alarm_time(Rtt *p_rtt, uint32_t ul_alarm_time)
{
   814c0:	b580      	push	{r7, lr}
   814c2:	b084      	sub	sp, #16
   814c4:	af00      	add	r7, sp, #0
   814c6:	6078      	str	r0, [r7, #4]
   814c8:	6039      	str	r1, [r7, #0]
	uint32_t flag;

	if (ul_alarm_time == 0) {
   814ca:	683b      	ldr	r3, [r7, #0]
   814cc:	2b00      	cmp	r3, #0
   814ce:	d101      	bne.n	814d4 <rtt_write_alarm_time+0x14>
		return 1;
   814d0:	2301      	movs	r3, #1
   814d2:	e016      	b.n	81502 <rtt_write_alarm_time+0x42>
	}

	flag = p_rtt->RTT_MR & RTT_MR_ALMIEN;
   814d4:	687b      	ldr	r3, [r7, #4]
   814d6:	681b      	ldr	r3, [r3, #0]
   814d8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
   814dc:	60fb      	str	r3, [r7, #12]

	rtt_disable_interrupt(RTT, RTT_MR_ALMIEN);
   814de:	480b      	ldr	r0, [pc, #44]	; (8150c <rtt_write_alarm_time+0x4c>)
   814e0:	f44f 3180 	mov.w	r1, #65536	; 0x10000
   814e4:	4b0a      	ldr	r3, [pc, #40]	; (81510 <rtt_write_alarm_time+0x50>)
   814e6:	4798      	blx	r3

	/* Alarm time = ALMV + 1 */
	p_rtt->RTT_AR = ul_alarm_time - 1;
   814e8:	683b      	ldr	r3, [r7, #0]
   814ea:	1e5a      	subs	r2, r3, #1
   814ec:	687b      	ldr	r3, [r7, #4]
   814ee:	605a      	str	r2, [r3, #4]

	if (flag) {
   814f0:	68fb      	ldr	r3, [r7, #12]
   814f2:	2b00      	cmp	r3, #0
   814f4:	d004      	beq.n	81500 <rtt_write_alarm_time+0x40>
		rtt_enable_interrupt(RTT, RTT_MR_ALMIEN);
   814f6:	4805      	ldr	r0, [pc, #20]	; (8150c <rtt_write_alarm_time+0x4c>)
   814f8:	f44f 3180 	mov.w	r1, #65536	; 0x10000
   814fc:	4b05      	ldr	r3, [pc, #20]	; (81514 <rtt_write_alarm_time+0x54>)
   814fe:	4798      	blx	r3
	}

	return 0;
   81500:	2300      	movs	r3, #0
}
   81502:	4618      	mov	r0, r3
   81504:	3710      	adds	r7, #16
   81506:	46bd      	mov	sp, r7
   81508:	bd80      	pop	{r7, pc}
   8150a:	bf00      	nop
   8150c:	400e1a30 	.word	0x400e1a30
   81510:	00081479 	.word	0x00081479
   81514:	00081451 	.word	0x00081451

00081518 <usart_disable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_disable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
   81518:	b480      	push	{r7}
   8151a:	b083      	sub	sp, #12
   8151c:	af00      	add	r7, sp, #0
   8151e:	6078      	str	r0, [r7, #4]
   81520:	6039      	str	r1, [r7, #0]
	p_usart->US_IDR = ul_sources;
   81522:	687b      	ldr	r3, [r7, #4]
   81524:	683a      	ldr	r2, [r7, #0]
   81526:	60da      	str	r2, [r3, #12]
}
   81528:	370c      	adds	r7, #12
   8152a:	46bd      	mov	sp, r7
   8152c:	f85d 7b04 	ldr.w	r7, [sp], #4
   81530:	4770      	bx	lr
   81532:	bf00      	nop

00081534 <usart_get_interrupt_mask>:
 * \param p_usart Pointer to a USART peripheral.
 *
 * \return The interrupt mask value.
 */
uint32_t usart_get_interrupt_mask(Usart *p_usart)
{
   81534:	b480      	push	{r7}
   81536:	b083      	sub	sp, #12
   81538:	af00      	add	r7, sp, #0
   8153a:	6078      	str	r0, [r7, #4]
	return p_usart->US_IMR;
   8153c:	687b      	ldr	r3, [r7, #4]
   8153e:	691b      	ldr	r3, [r3, #16]
}
   81540:	4618      	mov	r0, r3
   81542:	370c      	adds	r7, #12
   81544:	46bd      	mov	sp, r7
   81546:	f85d 7b04 	ldr.w	r7, [sp], #4
   8154a:	4770      	bx	lr

0008154c <usart_get_status>:
 * \param p_usart Pointer to a USART instance.
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
   8154c:	b480      	push	{r7}
   8154e:	b083      	sub	sp, #12
   81550:	af00      	add	r7, sp, #0
   81552:	6078      	str	r0, [r7, #4]
	return p_usart->US_CSR;
   81554:	687b      	ldr	r3, [r7, #4]
   81556:	695b      	ldr	r3, [r3, #20]
}
   81558:	4618      	mov	r0, r3
   8155a:	370c      	adds	r7, #12
   8155c:	46bd      	mov	sp, r7
   8155e:	f85d 7b04 	ldr.w	r7, [sp], #4
   81562:	4770      	bx	lr

00081564 <usart_putchar>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_putchar(Usart *p_usart, uint32_t c)
{
   81564:	b480      	push	{r7}
   81566:	b085      	sub	sp, #20
   81568:	af00      	add	r7, sp, #0
   8156a:	6078      	str	r0, [r7, #4]
   8156c:	6039      	str	r1, [r7, #0]
	uint32_t timeout = USART_DEFAULT_TIMEOUT;
   8156e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
   81572:	60fb      	str	r3, [r7, #12]

	while (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   81574:	e006      	b.n	81584 <usart_putchar+0x20>
		if (!timeout--) {
   81576:	68fb      	ldr	r3, [r7, #12]
   81578:	1e5a      	subs	r2, r3, #1
   8157a:	60fa      	str	r2, [r7, #12]
   8157c:	2b00      	cmp	r3, #0
   8157e:	d101      	bne.n	81584 <usart_putchar+0x20>
			return 1;
   81580:	2301      	movs	r3, #1
   81582:	e00b      	b.n	8159c <usart_putchar+0x38>
 */
uint32_t usart_putchar(Usart *p_usart, uint32_t c)
{
	uint32_t timeout = USART_DEFAULT_TIMEOUT;

	while (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   81584:	687b      	ldr	r3, [r7, #4]
   81586:	695b      	ldr	r3, [r3, #20]
   81588:	f003 0302 	and.w	r3, r3, #2
   8158c:	2b00      	cmp	r3, #0
   8158e:	d0f2      	beq.n	81576 <usart_putchar+0x12>
		if (!timeout--) {
			return 1;
		}
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   81590:	683b      	ldr	r3, [r7, #0]
   81592:	f3c3 0208 	ubfx	r2, r3, #0, #9
   81596:	687b      	ldr	r3, [r7, #4]
   81598:	61da      	str	r2, [r3, #28]

	return 0;
   8159a:	2300      	movs	r3, #0
}
   8159c:	4618      	mov	r0, r3
   8159e:	3714      	adds	r7, #20
   815a0:	46bd      	mov	sp, r7
   815a2:	f85d 7b04 	ldr.w	r7, [sp], #4
   815a6:	4770      	bx	lr

000815a8 <usart_getchar>:
 *
 * \retval 0 Data has been received.
 * \retval 1 on failure.
 */
uint32_t usart_getchar(Usart *p_usart, uint32_t *c)
{
   815a8:	b480      	push	{r7}
   815aa:	b085      	sub	sp, #20
   815ac:	af00      	add	r7, sp, #0
   815ae:	6078      	str	r0, [r7, #4]
   815b0:	6039      	str	r1, [r7, #0]
	uint32_t timeout = USART_DEFAULT_TIMEOUT;
   815b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
   815b6:	60fb      	str	r3, [r7, #12]

	/* If the receiver is empty, wait until it's not empty or timeout has reached. */
	while (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   815b8:	e006      	b.n	815c8 <usart_getchar+0x20>
		if (!timeout--) {
   815ba:	68fb      	ldr	r3, [r7, #12]
   815bc:	1e5a      	subs	r2, r3, #1
   815be:	60fa      	str	r2, [r7, #12]
   815c0:	2b00      	cmp	r3, #0
   815c2:	d101      	bne.n	815c8 <usart_getchar+0x20>
			return 1;
   815c4:	2301      	movs	r3, #1
   815c6:	e00c      	b.n	815e2 <usart_getchar+0x3a>
uint32_t usart_getchar(Usart *p_usart, uint32_t *c)
{
	uint32_t timeout = USART_DEFAULT_TIMEOUT;

	/* If the receiver is empty, wait until it's not empty or timeout has reached. */
	while (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   815c8:	687b      	ldr	r3, [r7, #4]
   815ca:	695b      	ldr	r3, [r3, #20]
   815cc:	f003 0301 	and.w	r3, r3, #1
   815d0:	2b00      	cmp	r3, #0
   815d2:	d0f2      	beq.n	815ba <usart_getchar+0x12>
			return 1;
		}
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   815d4:	687b      	ldr	r3, [r7, #4]
   815d6:	699b      	ldr	r3, [r3, #24]
   815d8:	f3c3 0208 	ubfx	r2, r3, #0, #9
   815dc:	683b      	ldr	r3, [r7, #0]
   815de:	601a      	str	r2, [r3, #0]

	return 0;
   815e0:	2300      	movs	r3, #0
}
   815e2:	4618      	mov	r0, r3
   815e4:	3714      	adds	r7, #20
   815e6:	46bd      	mov	sp, r7
   815e8:	f85d 7b04 	ldr.w	r7, [sp], #4
   815ec:	4770      	bx	lr
   815ee:	bf00      	nop

000815f0 <wdt_restart>:

/**
 * \brief Restart the watchdog timer.
 */
void wdt_restart(Wdt *p_wdt)
{
   815f0:	b480      	push	{r7}
   815f2:	b083      	sub	sp, #12
   815f4:	af00      	add	r7, sp, #0
   815f6:	6078      	str	r0, [r7, #4]
	if (p_wdt == WDT) {
   815f8:	687a      	ldr	r2, [r7, #4]
   815fa:	4b05      	ldr	r3, [pc, #20]	; (81610 <wdt_restart+0x20>)
   815fc:	429a      	cmp	r2, r3
   815fe:	d102      	bne.n	81606 <wdt_restart+0x16>
		p_wdt->WDT_CR = WDT_KEY_PASSWORD | WDT_CR_WDRSTT;
   81600:	687b      	ldr	r3, [r7, #4]
   81602:	4a04      	ldr	r2, [pc, #16]	; (81614 <wdt_restart+0x24>)
   81604:	601a      	str	r2, [r3, #0]
#if (SAM4C || SAM4CM || SAM4CP)
	else {
		p_wdt->WDT_CR = RSWDT_CR_KEY(0xC4u) | RSWDT_CR_WDRSTT;
	}
#endif
}
   81606:	370c      	adds	r7, #12
   81608:	46bd      	mov	sp, r7
   8160a:	f85d 7b04 	ldr.w	r7, [sp], #4
   8160e:	4770      	bx	lr
   81610:	400e1a50 	.word	0x400e1a50
   81614:	a5000001 	.word	0xa5000001

00081618 <wdt_get_status>:
 * \brief Check the watchdog timer status.
 *
 * \return Bitmask of watchdog timer status.
 */
uint32_t wdt_get_status(Wdt *p_wdt)
{
   81618:	b480      	push	{r7}
   8161a:	b083      	sub	sp, #12
   8161c:	af00      	add	r7, sp, #0
   8161e:	6078      	str	r0, [r7, #4]
	return p_wdt->WDT_SR;
   81620:	687b      	ldr	r3, [r7, #4]
   81622:	689b      	ldr	r3, [r3, #8]
}
   81624:	4618      	mov	r0, r3
   81626:	370c      	adds	r7, #12
   81628:	46bd      	mov	sp, r7
   8162a:	f85d 7b04 	ldr.w	r7, [sp], #4
   8162e:	4770      	bx	lr

00081630 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   81630:	b480      	push	{r7}
   81632:	af00      	add	r7, sp, #0
	while (1) {
	}
   81634:	e7fe      	b.n	81634 <Dummy_Handler+0x4>
   81636:	bf00      	nop

00081638 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   81638:	b580      	push	{r7, lr}
   8163a:	b082      	sub	sp, #8
   8163c:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
   8163e:	4b1e      	ldr	r3, [pc, #120]	; (816b8 <Reset_Handler+0x80>)
   81640:	607b      	str	r3, [r7, #4]
	pDest = &_srelocate;
   81642:	4b1e      	ldr	r3, [pc, #120]	; (816bc <Reset_Handler+0x84>)
   81644:	603b      	str	r3, [r7, #0]

	if (pSrc != pDest) {
   81646:	687a      	ldr	r2, [r7, #4]
   81648:	683b      	ldr	r3, [r7, #0]
   8164a:	429a      	cmp	r2, r3
   8164c:	d00c      	beq.n	81668 <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
   8164e:	e007      	b.n	81660 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
   81650:	683b      	ldr	r3, [r7, #0]
   81652:	1d1a      	adds	r2, r3, #4
   81654:	603a      	str	r2, [r7, #0]
   81656:	687a      	ldr	r2, [r7, #4]
   81658:	1d11      	adds	r1, r2, #4
   8165a:	6079      	str	r1, [r7, #4]
   8165c:	6812      	ldr	r2, [r2, #0]
   8165e:	601a      	str	r2, [r3, #0]
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   81660:	683a      	ldr	r2, [r7, #0]
   81662:	4b17      	ldr	r3, [pc, #92]	; (816c0 <Reset_Handler+0x88>)
   81664:	429a      	cmp	r2, r3
   81666:	d3f3      	bcc.n	81650 <Reset_Handler+0x18>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   81668:	4b16      	ldr	r3, [pc, #88]	; (816c4 <Reset_Handler+0x8c>)
   8166a:	603b      	str	r3, [r7, #0]
   8166c:	e004      	b.n	81678 <Reset_Handler+0x40>
		*pDest++ = 0;
   8166e:	683b      	ldr	r3, [r7, #0]
   81670:	1d1a      	adds	r2, r3, #4
   81672:	603a      	str	r2, [r7, #0]
   81674:	2200      	movs	r2, #0
   81676:	601a      	str	r2, [r3, #0]
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   81678:	683a      	ldr	r2, [r7, #0]
   8167a:	4b13      	ldr	r3, [pc, #76]	; (816c8 <Reset_Handler+0x90>)
   8167c:	429a      	cmp	r2, r3
   8167e:	d3f6      	bcc.n	8166e <Reset_Handler+0x36>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
   81680:	4b12      	ldr	r3, [pc, #72]	; (816cc <Reset_Handler+0x94>)
   81682:	607b      	str	r3, [r7, #4]
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   81684:	4a12      	ldr	r2, [pc, #72]	; (816d0 <Reset_Handler+0x98>)
   81686:	687b      	ldr	r3, [r7, #4]
   81688:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   8168c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   81690:	6093      	str	r3, [r2, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   81692:	687b      	ldr	r3, [r7, #4]
   81694:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
   81698:	d309      	bcc.n	816ae <Reset_Handler+0x76>
   8169a:	687a      	ldr	r2, [r7, #4]
   8169c:	4b0d      	ldr	r3, [pc, #52]	; (816d4 <Reset_Handler+0x9c>)
   8169e:	429a      	cmp	r2, r3
   816a0:	d805      	bhi.n	816ae <Reset_Handler+0x76>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   816a2:	4b0b      	ldr	r3, [pc, #44]	; (816d0 <Reset_Handler+0x98>)
   816a4:	4a0a      	ldr	r2, [pc, #40]	; (816d0 <Reset_Handler+0x98>)
   816a6:	6892      	ldr	r2, [r2, #8]
   816a8:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   816ac:	609a      	str	r2, [r3, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   816ae:	4b0a      	ldr	r3, [pc, #40]	; (816d8 <Reset_Handler+0xa0>)
   816b0:	4798      	blx	r3

	/* Branch to main function */
	main();
   816b2:	4b0a      	ldr	r3, [pc, #40]	; (816dc <Reset_Handler+0xa4>)
   816b4:	4798      	blx	r3

	/* Infinite loop */
	while (1);
   816b6:	e7fe      	b.n	816b6 <Reset_Handler+0x7e>
   816b8:	00084dfc 	.word	0x00084dfc
   816bc:	20070000 	.word	0x20070000
   816c0:	20070438 	.word	0x20070438
   816c4:	20070438 	.word	0x20070438
   816c8:	2007a6bc 	.word	0x2007a6bc
   816cc:	00080000 	.word	0x00080000
   816d0:	e000ed00 	.word	0xe000ed00
   816d4:	200fffff 	.word	0x200fffff
   816d8:	00084a01 	.word	0x00084a01
   816dc:	00084775 	.word	0x00084775

000816e0 <SystemCoreClockUpdate>:

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate(void)
{
   816e0:	b480      	push	{r7}
   816e2:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   816e4:	4b56      	ldr	r3, [pc, #344]	; (81840 <SystemCoreClockUpdate+0x160>)
   816e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   816e8:	f003 0303 	and.w	r3, r3, #3
   816ec:	2b03      	cmp	r3, #3
   816ee:	f200 808a 	bhi.w	81806 <SystemCoreClockUpdate+0x126>
   816f2:	a101      	add	r1, pc, #4	; (adr r1, 816f8 <SystemCoreClockUpdate+0x18>)
   816f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
   816f8:	00081709 	.word	0x00081709
   816fc:	00081729 	.word	0x00081729
   81700:	00081779 	.word	0x00081779
   81704:	00081779 	.word	0x00081779
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   81708:	4b4e      	ldr	r3, [pc, #312]	; (81844 <SystemCoreClockUpdate+0x164>)
   8170a:	695b      	ldr	r3, [r3, #20]
   8170c:	f003 0380 	and.w	r3, r3, #128	; 0x80
   81710:	2b00      	cmp	r3, #0
   81712:	d004      	beq.n	8171e <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   81714:	4b4c      	ldr	r3, [pc, #304]	; (81848 <SystemCoreClockUpdate+0x168>)
   81716:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   8171a:	601a      	str	r2, [r3, #0]
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
		}
		break;
   8171c:	e073      	b.n	81806 <SystemCoreClockUpdate+0x126>
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   8171e:	4b4a      	ldr	r3, [pc, #296]	; (81848 <SystemCoreClockUpdate+0x168>)
   81720:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
   81724:	601a      	str	r2, [r3, #0]
		}
		break;
   81726:	e06e      	b.n	81806 <SystemCoreClockUpdate+0x126>
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   81728:	4b45      	ldr	r3, [pc, #276]	; (81840 <SystemCoreClockUpdate+0x160>)
   8172a:	6a1b      	ldr	r3, [r3, #32]
   8172c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   81730:	2b00      	cmp	r3, #0
   81732:	d003      	beq.n	8173c <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   81734:	4b44      	ldr	r3, [pc, #272]	; (81848 <SystemCoreClockUpdate+0x168>)
   81736:	4a45      	ldr	r2, [pc, #276]	; (8184c <SystemCoreClockUpdate+0x16c>)
   81738:	601a      	str	r2, [r3, #0]
   8173a:	e01c      	b.n	81776 <SystemCoreClockUpdate+0x96>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   8173c:	4b42      	ldr	r3, [pc, #264]	; (81848 <SystemCoreClockUpdate+0x168>)
   8173e:	4a44      	ldr	r2, [pc, #272]	; (81850 <SystemCoreClockUpdate+0x170>)
   81740:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   81742:	4b3f      	ldr	r3, [pc, #252]	; (81840 <SystemCoreClockUpdate+0x160>)
   81744:	6a1b      	ldr	r3, [r3, #32]
   81746:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8174a:	2b10      	cmp	r3, #16
   8174c:	d004      	beq.n	81758 <SystemCoreClockUpdate+0x78>
   8174e:	2b20      	cmp	r3, #32
   81750:	d008      	beq.n	81764 <SystemCoreClockUpdate+0x84>
   81752:	2b00      	cmp	r3, #0
   81754:	d00e      	beq.n	81774 <SystemCoreClockUpdate+0x94>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
   81756:	e00e      	b.n	81776 <SystemCoreClockUpdate+0x96>

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   81758:	4b3b      	ldr	r3, [pc, #236]	; (81848 <SystemCoreClockUpdate+0x168>)
   8175a:	681b      	ldr	r3, [r3, #0]
   8175c:	005a      	lsls	r2, r3, #1
   8175e:	4b3a      	ldr	r3, [pc, #232]	; (81848 <SystemCoreClockUpdate+0x168>)
   81760:	601a      	str	r2, [r3, #0]
				break;
   81762:	e008      	b.n	81776 <SystemCoreClockUpdate+0x96>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   81764:	4b38      	ldr	r3, [pc, #224]	; (81848 <SystemCoreClockUpdate+0x168>)
   81766:	681a      	ldr	r2, [r3, #0]
   81768:	4613      	mov	r3, r2
   8176a:	005b      	lsls	r3, r3, #1
   8176c:	441a      	add	r2, r3
   8176e:	4b36      	ldr	r3, [pc, #216]	; (81848 <SystemCoreClockUpdate+0x168>)
   81770:	601a      	str	r2, [r3, #0]
				break;
   81772:	e000      	b.n	81776 <SystemCoreClockUpdate+0x96>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
   81774:	bf00      	nop
				break;
			default:
				break;
			}
		}
		break;
   81776:	e046      	b.n	81806 <SystemCoreClockUpdate+0x126>
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   81778:	4b31      	ldr	r3, [pc, #196]	; (81840 <SystemCoreClockUpdate+0x160>)
   8177a:	6a1b      	ldr	r3, [r3, #32]
   8177c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   81780:	2b00      	cmp	r3, #0
   81782:	d003      	beq.n	8178c <SystemCoreClockUpdate+0xac>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   81784:	4b30      	ldr	r3, [pc, #192]	; (81848 <SystemCoreClockUpdate+0x168>)
   81786:	4a31      	ldr	r2, [pc, #196]	; (8184c <SystemCoreClockUpdate+0x16c>)
   81788:	601a      	str	r2, [r3, #0]
   8178a:	e01c      	b.n	817c6 <SystemCoreClockUpdate+0xe6>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   8178c:	4b2e      	ldr	r3, [pc, #184]	; (81848 <SystemCoreClockUpdate+0x168>)
   8178e:	4a30      	ldr	r2, [pc, #192]	; (81850 <SystemCoreClockUpdate+0x170>)
   81790:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   81792:	4b2b      	ldr	r3, [pc, #172]	; (81840 <SystemCoreClockUpdate+0x160>)
   81794:	6a1b      	ldr	r3, [r3, #32]
   81796:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8179a:	2b10      	cmp	r3, #16
   8179c:	d004      	beq.n	817a8 <SystemCoreClockUpdate+0xc8>
   8179e:	2b20      	cmp	r3, #32
   817a0:	d008      	beq.n	817b4 <SystemCoreClockUpdate+0xd4>
   817a2:	2b00      	cmp	r3, #0
   817a4:	d00e      	beq.n	817c4 <SystemCoreClockUpdate+0xe4>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
   817a6:	e00e      	b.n	817c6 <SystemCoreClockUpdate+0xe6>

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   817a8:	4b27      	ldr	r3, [pc, #156]	; (81848 <SystemCoreClockUpdate+0x168>)
   817aa:	681b      	ldr	r3, [r3, #0]
   817ac:	005a      	lsls	r2, r3, #1
   817ae:	4b26      	ldr	r3, [pc, #152]	; (81848 <SystemCoreClockUpdate+0x168>)
   817b0:	601a      	str	r2, [r3, #0]
				break;
   817b2:	e008      	b.n	817c6 <SystemCoreClockUpdate+0xe6>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   817b4:	4b24      	ldr	r3, [pc, #144]	; (81848 <SystemCoreClockUpdate+0x168>)
   817b6:	681a      	ldr	r2, [r3, #0]
   817b8:	4613      	mov	r3, r2
   817ba:	005b      	lsls	r3, r3, #1
   817bc:	441a      	add	r2, r3
   817be:	4b22      	ldr	r3, [pc, #136]	; (81848 <SystemCoreClockUpdate+0x168>)
   817c0:	601a      	str	r2, [r3, #0]
				break;
   817c2:	e000      	b.n	817c6 <SystemCoreClockUpdate+0xe6>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
   817c4:	bf00      	nop
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   817c6:	4b1e      	ldr	r3, [pc, #120]	; (81840 <SystemCoreClockUpdate+0x160>)
   817c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   817ca:	f003 0303 	and.w	r3, r3, #3
   817ce:	2b02      	cmp	r3, #2
   817d0:	d115      	bne.n	817fe <SystemCoreClockUpdate+0x11e>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   817d2:	4b1b      	ldr	r3, [pc, #108]	; (81840 <SystemCoreClockUpdate+0x160>)
   817d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   817d6:	4b1f      	ldr	r3, [pc, #124]	; (81854 <SystemCoreClockUpdate+0x174>)
   817d8:	4013      	ands	r3, r2
   817da:	0c1b      	lsrs	r3, r3, #16
				                            CKGR_PLLAR_MULA_Pos) + 1U);
   817dc:	3301      	adds	r3, #1
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   817de:	4a1a      	ldr	r2, [pc, #104]	; (81848 <SystemCoreClockUpdate+0x168>)
   817e0:	6812      	ldr	r2, [r2, #0]
   817e2:	fb02 f203 	mul.w	r2, r2, r3
   817e6:	4b18      	ldr	r3, [pc, #96]	; (81848 <SystemCoreClockUpdate+0x168>)
   817e8:	601a      	str	r2, [r3, #0]
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   817ea:	4b17      	ldr	r3, [pc, #92]	; (81848 <SystemCoreClockUpdate+0x168>)
   817ec:	681a      	ldr	r2, [r3, #0]
   817ee:	4b14      	ldr	r3, [pc, #80]	; (81840 <SystemCoreClockUpdate+0x160>)
   817f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   817f2:	b2db      	uxtb	r3, r3
   817f4:	fbb2 f2f3 	udiv	r2, r2, r3
   817f8:	4b13      	ldr	r3, [pc, #76]	; (81848 <SystemCoreClockUpdate+0x168>)
   817fa:	601a      	str	r2, [r3, #0]
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
		}
		break;
   817fc:	e002      	b.n	81804 <SystemCoreClockUpdate+0x124>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   817fe:	4b12      	ldr	r3, [pc, #72]	; (81848 <SystemCoreClockUpdate+0x168>)
   81800:	4a15      	ldr	r2, [pc, #84]	; (81858 <SystemCoreClockUpdate+0x178>)
   81802:	601a      	str	r2, [r3, #0]
		}
		break;
   81804:	bf00      	nop
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   81806:	4b0e      	ldr	r3, [pc, #56]	; (81840 <SystemCoreClockUpdate+0x160>)
   81808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8180a:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8180e:	2b70      	cmp	r3, #112	; 0x70
   81810:	d108      	bne.n	81824 <SystemCoreClockUpdate+0x144>
		SystemCoreClock /= 3U;
   81812:	4b0d      	ldr	r3, [pc, #52]	; (81848 <SystemCoreClockUpdate+0x168>)
   81814:	681a      	ldr	r2, [r3, #0]
   81816:	4b11      	ldr	r3, [pc, #68]	; (8185c <SystemCoreClockUpdate+0x17c>)
   81818:	fba3 1302 	umull	r1, r3, r3, r2
   8181c:	085a      	lsrs	r2, r3, #1
   8181e:	4b0a      	ldr	r3, [pc, #40]	; (81848 <SystemCoreClockUpdate+0x168>)
   81820:	601a      	str	r2, [r3, #0]
   81822:	e009      	b.n	81838 <SystemCoreClockUpdate+0x158>
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   81824:	4b08      	ldr	r3, [pc, #32]	; (81848 <SystemCoreClockUpdate+0x168>)
   81826:	681a      	ldr	r2, [r3, #0]
   81828:	4b05      	ldr	r3, [pc, #20]	; (81840 <SystemCoreClockUpdate+0x160>)
   8182a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8182c:	f003 0370 	and.w	r3, r3, #112	; 0x70
   81830:	091b      	lsrs	r3, r3, #4
   81832:	40da      	lsrs	r2, r3
   81834:	4b04      	ldr	r3, [pc, #16]	; (81848 <SystemCoreClockUpdate+0x168>)
   81836:	601a      	str	r2, [r3, #0]
			                          PMC_MCKR_PRES_Pos);
	}
}
   81838:	46bd      	mov	sp, r7
   8183a:	f85d 7b04 	ldr.w	r7, [sp], #4
   8183e:	4770      	bx	lr
   81840:	400e0600 	.word	0x400e0600
   81844:	400e1a10 	.word	0x400e1a10
   81848:	20070000 	.word	0x20070000
   8184c:	00b71b00 	.word	0x00b71b00
   81850:	003d0900 	.word	0x003d0900
   81854:	07ff0000 	.word	0x07ff0000
   81858:	0e4e1c00 	.word	0x0e4e1c00
   8185c:	aaaaaaab 	.word	0xaaaaaaab

00081860 <system_init_flash>:

/** 
 * Initialize flash.
 */
void system_init_flash(uint32_t ul_clk)
{
   81860:	b480      	push	{r7}
   81862:	b083      	sub	sp, #12
   81864:	af00      	add	r7, sp, #0
   81866:	6078      	str	r0, [r7, #4]
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
   81868:	687a      	ldr	r2, [r7, #4]
   8186a:	4b1f      	ldr	r3, [pc, #124]	; (818e8 <system_init_flash+0x88>)
   8186c:	429a      	cmp	r2, r3
   8186e:	d806      	bhi.n	8187e <system_init_flash+0x1e>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
   81870:	4b1e      	ldr	r3, [pc, #120]	; (818ec <system_init_flash+0x8c>)
   81872:	2200      	movs	r2, #0
   81874:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
   81876:	4b1e      	ldr	r3, [pc, #120]	; (818f0 <system_init_flash+0x90>)
   81878:	2200      	movs	r2, #0
   8187a:	601a      	str	r2, [r3, #0]
   8187c:	e02e      	b.n	818dc <system_init_flash+0x7c>
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
   8187e:	687a      	ldr	r2, [r7, #4]
   81880:	4b1c      	ldr	r3, [pc, #112]	; (818f4 <system_init_flash+0x94>)
   81882:	429a      	cmp	r2, r3
   81884:	d808      	bhi.n	81898 <system_init_flash+0x38>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
   81886:	4b19      	ldr	r3, [pc, #100]	; (818ec <system_init_flash+0x8c>)
   81888:	f44f 7280 	mov.w	r2, #256	; 0x100
   8188c:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
   8188e:	4b18      	ldr	r3, [pc, #96]	; (818f0 <system_init_flash+0x90>)
   81890:	f44f 7280 	mov.w	r2, #256	; 0x100
   81894:	601a      	str	r2, [r3, #0]
   81896:	e021      	b.n	818dc <system_init_flash+0x7c>
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
   81898:	687a      	ldr	r2, [r7, #4]
   8189a:	4b17      	ldr	r3, [pc, #92]	; (818f8 <system_init_flash+0x98>)
   8189c:	429a      	cmp	r2, r3
   8189e:	d808      	bhi.n	818b2 <system_init_flash+0x52>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
   818a0:	4b12      	ldr	r3, [pc, #72]	; (818ec <system_init_flash+0x8c>)
   818a2:	f44f 7200 	mov.w	r2, #512	; 0x200
   818a6:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
   818a8:	4b11      	ldr	r3, [pc, #68]	; (818f0 <system_init_flash+0x90>)
   818aa:	f44f 7200 	mov.w	r2, #512	; 0x200
   818ae:	601a      	str	r2, [r3, #0]
   818b0:	e014      	b.n	818dc <system_init_flash+0x7c>
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
   818b2:	687a      	ldr	r2, [r7, #4]
   818b4:	4b11      	ldr	r3, [pc, #68]	; (818fc <system_init_flash+0x9c>)
   818b6:	429a      	cmp	r2, r3
   818b8:	d808      	bhi.n	818cc <system_init_flash+0x6c>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
   818ba:	4b0c      	ldr	r3, [pc, #48]	; (818ec <system_init_flash+0x8c>)
   818bc:	f44f 7240 	mov.w	r2, #768	; 0x300
   818c0:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
   818c2:	4b0b      	ldr	r3, [pc, #44]	; (818f0 <system_init_flash+0x90>)
   818c4:	f44f 7240 	mov.w	r2, #768	; 0x300
   818c8:	601a      	str	r2, [r3, #0]
   818ca:	e007      	b.n	818dc <system_init_flash+0x7c>
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   818cc:	4b07      	ldr	r3, [pc, #28]	; (818ec <system_init_flash+0x8c>)
   818ce:	f44f 6280 	mov.w	r2, #1024	; 0x400
   818d2:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);
   818d4:	4b06      	ldr	r3, [pc, #24]	; (818f0 <system_init_flash+0x90>)
   818d6:	f44f 6280 	mov.w	r2, #1024	; 0x400
   818da:	601a      	str	r2, [r3, #0]
	}
}
   818dc:	370c      	adds	r7, #12
   818de:	46bd      	mov	sp, r7
   818e0:	f85d 7b04 	ldr.w	r7, [sp], #4
   818e4:	4770      	bx	lr
   818e6:	bf00      	nop
   818e8:	0157529f 	.word	0x0157529f
   818ec:	400e0a00 	.word	0x400e0a00
   818f0:	400e0c00 	.word	0x400e0c00
   818f4:	0206cc7f 	.word	0x0206cc7f
   818f8:	0328b73f 	.word	0x0328b73f
   818fc:	04a62f7f 	.word	0x04a62f7f

00081900 <vListInitialise>:
#include <stdlib.h>
#include "FreeRTOS.h"
#include "list.h"

void vListInitialise( List_t * const pxList )
{
   81900:	b480      	push	{r7}
   81902:	b083      	sub	sp, #12
   81904:	af00      	add	r7, sp, #0
   81906:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
   81908:	687b      	ldr	r3, [r7, #4]
   8190a:	f103 0208 	add.w	r2, r3, #8
   8190e:	687b      	ldr	r3, [r7, #4]
   81910:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
   81912:	687b      	ldr	r3, [r7, #4]
   81914:	f04f 32ff 	mov.w	r2, #4294967295
   81918:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
   8191a:	687b      	ldr	r3, [r7, #4]
   8191c:	f103 0208 	add.w	r2, r3, #8
   81920:	687b      	ldr	r3, [r7, #4]
   81922:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
   81924:	687b      	ldr	r3, [r7, #4]
   81926:	f103 0208 	add.w	r2, r3, #8
   8192a:	687b      	ldr	r3, [r7, #4]
   8192c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
   8192e:	687b      	ldr	r3, [r7, #4]
   81930:	2200      	movs	r2, #0
   81932:	601a      	str	r2, [r3, #0]
}
   81934:	370c      	adds	r7, #12
   81936:	46bd      	mov	sp, r7
   81938:	f85d 7b04 	ldr.w	r7, [sp], #4
   8193c:	4770      	bx	lr
   8193e:	bf00      	nop

00081940 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
   81940:	b480      	push	{r7}
   81942:	b083      	sub	sp, #12
   81944:	af00      	add	r7, sp, #0
   81946:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
   81948:	687b      	ldr	r3, [r7, #4]
   8194a:	2200      	movs	r2, #0
   8194c:	611a      	str	r2, [r3, #16]
}
   8194e:	370c      	adds	r7, #12
   81950:	46bd      	mov	sp, r7
   81952:	f85d 7b04 	ldr.w	r7, [sp], #4
   81956:	4770      	bx	lr

00081958 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
   81958:	b480      	push	{r7}
   8195a:	b085      	sub	sp, #20
   8195c:	af00      	add	r7, sp, #0
   8195e:	6078      	str	r0, [r7, #4]
   81960:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
   81962:	687b      	ldr	r3, [r7, #4]
   81964:	685b      	ldr	r3, [r3, #4]
   81966:	60fb      	str	r3, [r7, #12]

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
   81968:	683b      	ldr	r3, [r7, #0]
   8196a:	68fa      	ldr	r2, [r7, #12]
   8196c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
   8196e:	68fb      	ldr	r3, [r7, #12]
   81970:	689a      	ldr	r2, [r3, #8]
   81972:	683b      	ldr	r3, [r7, #0]
   81974:	609a      	str	r2, [r3, #8]
	pxIndex->pxPrevious->pxNext = pxNewListItem;
   81976:	68fb      	ldr	r3, [r7, #12]
   81978:	689b      	ldr	r3, [r3, #8]
   8197a:	683a      	ldr	r2, [r7, #0]
   8197c:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
   8197e:	68fb      	ldr	r3, [r7, #12]
   81980:	683a      	ldr	r2, [r7, #0]
   81982:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   81984:	683b      	ldr	r3, [r7, #0]
   81986:	687a      	ldr	r2, [r7, #4]
   81988:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
   8198a:	687b      	ldr	r3, [r7, #4]
   8198c:	681b      	ldr	r3, [r3, #0]
   8198e:	1c5a      	adds	r2, r3, #1
   81990:	687b      	ldr	r3, [r7, #4]
   81992:	601a      	str	r2, [r3, #0]
}
   81994:	3714      	adds	r7, #20
   81996:	46bd      	mov	sp, r7
   81998:	f85d 7b04 	ldr.w	r7, [sp], #4
   8199c:	4770      	bx	lr
   8199e:	bf00      	nop

000819a0 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
   819a0:	b480      	push	{r7}
   819a2:	b085      	sub	sp, #20
   819a4:	af00      	add	r7, sp, #0
   819a6:	6078      	str	r0, [r7, #4]
   819a8:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
   819aa:	683b      	ldr	r3, [r7, #0]
   819ac:	681b      	ldr	r3, [r3, #0]
   819ae:	60bb      	str	r3, [r7, #8]
	are stored in ready lists (all of which have the same xItemValue value)
	get an equal share of the CPU.  However, if the xItemValue is the same as
	the back marker the iteration loop below will not end.  This means we need
	to guard against this by checking the value first and modifying the
	algorithm slightly if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
   819b0:	68bb      	ldr	r3, [r7, #8]
   819b2:	f1b3 3fff 	cmp.w	r3, #4294967295
   819b6:	d103      	bne.n	819c0 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
   819b8:	687b      	ldr	r3, [r7, #4]
   819ba:	691b      	ldr	r3, [r3, #16]
   819bc:	60fb      	str	r3, [r7, #12]
   819be:	e00c      	b.n	819da <vListInsert+0x3a>
			   before vTaskStartScheduler() has been called?).
		See http://www.freertos.org/FAQHelp.html for more tips, and ensure
		configASSERT() is defined!  http://www.freertos.org/a00110.html#configASSERT
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
   819c0:	687b      	ldr	r3, [r7, #4]
   819c2:	3308      	adds	r3, #8
   819c4:	60fb      	str	r3, [r7, #12]
   819c6:	e002      	b.n	819ce <vListInsert+0x2e>
   819c8:	68fb      	ldr	r3, [r7, #12]
   819ca:	685b      	ldr	r3, [r3, #4]
   819cc:	60fb      	str	r3, [r7, #12]
   819ce:	68fb      	ldr	r3, [r7, #12]
   819d0:	685b      	ldr	r3, [r3, #4]
   819d2:	681a      	ldr	r2, [r3, #0]
   819d4:	68bb      	ldr	r3, [r7, #8]
   819d6:	429a      	cmp	r2, r3
   819d8:	d9f6      	bls.n	819c8 <vListInsert+0x28>
			/* There is nothing to do here, we are just iterating to the
			wanted insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
   819da:	68fb      	ldr	r3, [r7, #12]
   819dc:	685a      	ldr	r2, [r3, #4]
   819de:	683b      	ldr	r3, [r7, #0]
   819e0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
   819e2:	683b      	ldr	r3, [r7, #0]
   819e4:	685b      	ldr	r3, [r3, #4]
   819e6:	683a      	ldr	r2, [r7, #0]
   819e8:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
   819ea:	683b      	ldr	r3, [r7, #0]
   819ec:	68fa      	ldr	r2, [r7, #12]
   819ee:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
   819f0:	68fb      	ldr	r3, [r7, #12]
   819f2:	683a      	ldr	r2, [r7, #0]
   819f4:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
   819f6:	683b      	ldr	r3, [r7, #0]
   819f8:	687a      	ldr	r2, [r7, #4]
   819fa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
   819fc:	687b      	ldr	r3, [r7, #4]
   819fe:	681b      	ldr	r3, [r3, #0]
   81a00:	1c5a      	adds	r2, r3, #1
   81a02:	687b      	ldr	r3, [r7, #4]
   81a04:	601a      	str	r2, [r3, #0]
}
   81a06:	3714      	adds	r7, #20
   81a08:	46bd      	mov	sp, r7
   81a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
   81a0e:	4770      	bx	lr

00081a10 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
   81a10:	b480      	push	{r7}
   81a12:	b085      	sub	sp, #20
   81a14:	af00      	add	r7, sp, #0
   81a16:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
   81a18:	687b      	ldr	r3, [r7, #4]
   81a1a:	691b      	ldr	r3, [r3, #16]
   81a1c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
   81a1e:	687b      	ldr	r3, [r7, #4]
   81a20:	685b      	ldr	r3, [r3, #4]
   81a22:	687a      	ldr	r2, [r7, #4]
   81a24:	6892      	ldr	r2, [r2, #8]
   81a26:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
   81a28:	687b      	ldr	r3, [r7, #4]
   81a2a:	689b      	ldr	r3, [r3, #8]
   81a2c:	687a      	ldr	r2, [r7, #4]
   81a2e:	6852      	ldr	r2, [r2, #4]
   81a30:	605a      	str	r2, [r3, #4]

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
   81a32:	68fb      	ldr	r3, [r7, #12]
   81a34:	685a      	ldr	r2, [r3, #4]
   81a36:	687b      	ldr	r3, [r7, #4]
   81a38:	429a      	cmp	r2, r3
   81a3a:	d103      	bne.n	81a44 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
   81a3c:	687b      	ldr	r3, [r7, #4]
   81a3e:	689a      	ldr	r2, [r3, #8]
   81a40:	68fb      	ldr	r3, [r7, #12]
   81a42:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
   81a44:	687b      	ldr	r3, [r7, #4]
   81a46:	2200      	movs	r2, #0
   81a48:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
   81a4a:	68fb      	ldr	r3, [r7, #12]
   81a4c:	681b      	ldr	r3, [r3, #0]
   81a4e:	1e5a      	subs	r2, r3, #1
   81a50:	68fb      	ldr	r3, [r7, #12]
   81a52:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
   81a54:	68fb      	ldr	r3, [r7, #12]
   81a56:	681b      	ldr	r3, [r3, #0]
}
   81a58:	4618      	mov	r0, r3
   81a5a:	3714      	adds	r7, #20
   81a5c:	46bd      	mov	sp, r7
   81a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
   81a62:	4770      	bx	lr

00081a64 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
   81a64:	b480      	push	{r7}
   81a66:	b085      	sub	sp, #20
   81a68:	af00      	add	r7, sp, #0
   81a6a:	60f8      	str	r0, [r7, #12]
   81a6c:	60b9      	str	r1, [r7, #8]
   81a6e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
   81a70:	68fb      	ldr	r3, [r7, #12]
   81a72:	3b04      	subs	r3, #4
   81a74:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
   81a76:	68fb      	ldr	r3, [r7, #12]
   81a78:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
   81a7c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
   81a7e:	68fb      	ldr	r3, [r7, #12]
   81a80:	3b04      	subs	r3, #4
   81a82:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
   81a84:	68ba      	ldr	r2, [r7, #8]
   81a86:	68fb      	ldr	r3, [r7, #12]
   81a88:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
   81a8a:	68fb      	ldr	r3, [r7, #12]
   81a8c:	3b04      	subs	r3, #4
   81a8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
   81a90:	4a09      	ldr	r2, [pc, #36]	; (81ab8 <pxPortInitialiseStack+0x54>)
   81a92:	68fb      	ldr	r3, [r7, #12]
   81a94:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
   81a96:	68fb      	ldr	r3, [r7, #12]
   81a98:	3b14      	subs	r3, #20
   81a9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
   81a9c:	687a      	ldr	r2, [r7, #4]
   81a9e:	68fb      	ldr	r3, [r7, #12]
   81aa0:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
   81aa2:	68fb      	ldr	r3, [r7, #12]
   81aa4:	3b20      	subs	r3, #32
   81aa6:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
   81aa8:	68fb      	ldr	r3, [r7, #12]
}
   81aaa:	4618      	mov	r0, r3
   81aac:	3714      	adds	r7, #20
   81aae:	46bd      	mov	sp, r7
   81ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
   81ab4:	4770      	bx	lr
   81ab6:	bf00      	nop
   81ab8:	00081abd 	.word	0x00081abd

00081abc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
   81abc:	b580      	push	{r7, lr}
   81abe:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
   81ac0:	4b05      	ldr	r3, [pc, #20]	; (81ad8 <prvTaskExitError+0x1c>)
   81ac2:	681b      	ldr	r3, [r3, #0]
   81ac4:	f1b3 3fff 	cmp.w	r3, #4294967295
   81ac8:	d002      	beq.n	81ad0 <prvTaskExitError+0x14>
   81aca:	4b04      	ldr	r3, [pc, #16]	; (81adc <prvTaskExitError+0x20>)
   81acc:	4798      	blx	r3
   81ace:	e7fe      	b.n	81ace <prvTaskExitError+0x12>
	portDISABLE_INTERRUPTS();
   81ad0:	4b02      	ldr	r3, [pc, #8]	; (81adc <prvTaskExitError+0x20>)
   81ad2:	4798      	blx	r3
	for( ;; );
   81ad4:	e7fe      	b.n	81ad4 <prvTaskExitError+0x18>
   81ad6:	bf00      	nop
   81ad8:	20070004 	.word	0x20070004
   81adc:	00081c89 	.word	0x00081c89

00081ae0 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
   81ae0:	4b07      	ldr	r3, [pc, #28]	; (81b00 <pxCurrentTCBConst2>)
   81ae2:	6819      	ldr	r1, [r3, #0]
   81ae4:	6808      	ldr	r0, [r1, #0]
   81ae6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81aea:	f380 8809 	msr	PSP, r0
   81aee:	f3bf 8f6f 	isb	sy
   81af2:	f04f 0000 	mov.w	r0, #0
   81af6:	f380 8811 	msr	BASEPRI, r0
   81afa:	f04e 0e0d 	orr.w	lr, lr, #13
   81afe:	4770      	bx	lr

00081b00 <pxCurrentTCBConst2>:
   81b00:	2007a4e4 	.word	0x2007a4e4

00081b04 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
   81b04:	4806      	ldr	r0, [pc, #24]	; (81b20 <prvPortStartFirstTask+0x1c>)
   81b06:	6800      	ldr	r0, [r0, #0]
   81b08:	6800      	ldr	r0, [r0, #0]
   81b0a:	f380 8808 	msr	MSP, r0
   81b0e:	b662      	cpsie	i
   81b10:	b661      	cpsie	f
   81b12:	f3bf 8f4f 	dsb	sy
   81b16:	f3bf 8f6f 	isb	sy
   81b1a:	df00      	svc	0
   81b1c:	bf00      	nop
   81b1e:	0000      	.short	0x0000
   81b20:	e000ed08 	.word	0xe000ed08

00081b24 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
   81b24:	b580      	push	{r7, lr}
   81b26:	b084      	sub	sp, #16
   81b28:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
   81b2a:	4b28      	ldr	r3, [pc, #160]	; (81bcc <xPortStartScheduler+0xa8>)
   81b2c:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
   81b2e:	68fb      	ldr	r3, [r7, #12]
   81b30:	781b      	ldrb	r3, [r3, #0]
   81b32:	b2db      	uxtb	r3, r3
   81b34:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
   81b36:	68fb      	ldr	r3, [r7, #12]
   81b38:	22ff      	movs	r2, #255	; 0xff
   81b3a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
   81b3c:	68fb      	ldr	r3, [r7, #12]
   81b3e:	781b      	ldrb	r3, [r3, #0]
   81b40:	b2db      	uxtb	r3, r3
   81b42:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
   81b44:	79fb      	ldrb	r3, [r7, #7]
   81b46:	b2db      	uxtb	r3, r3
   81b48:	f023 035f 	bic.w	r3, r3, #95	; 0x5f
   81b4c:	b2da      	uxtb	r2, r3
   81b4e:	4b20      	ldr	r3, [pc, #128]	; (81bd0 <xPortStartScheduler+0xac>)
   81b50:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
   81b52:	4b20      	ldr	r3, [pc, #128]	; (81bd4 <xPortStartScheduler+0xb0>)
   81b54:	2207      	movs	r2, #7
   81b56:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
   81b58:	e009      	b.n	81b6e <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
   81b5a:	4b1e      	ldr	r3, [pc, #120]	; (81bd4 <xPortStartScheduler+0xb0>)
   81b5c:	681b      	ldr	r3, [r3, #0]
   81b5e:	1e5a      	subs	r2, r3, #1
   81b60:	4b1c      	ldr	r3, [pc, #112]	; (81bd4 <xPortStartScheduler+0xb0>)
   81b62:	601a      	str	r2, [r3, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
   81b64:	79fb      	ldrb	r3, [r7, #7]
   81b66:	b2db      	uxtb	r3, r3
   81b68:	005b      	lsls	r3, r3, #1
   81b6a:	b2db      	uxtb	r3, r3
   81b6c:	71fb      	strb	r3, [r7, #7]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
   81b6e:	79fb      	ldrb	r3, [r7, #7]
   81b70:	b2db      	uxtb	r3, r3
   81b72:	b2db      	uxtb	r3, r3
   81b74:	b25b      	sxtb	r3, r3
   81b76:	2b00      	cmp	r3, #0
   81b78:	dbef      	blt.n	81b5a <xPortStartScheduler+0x36>
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
   81b7a:	4b16      	ldr	r3, [pc, #88]	; (81bd4 <xPortStartScheduler+0xb0>)
   81b7c:	681b      	ldr	r3, [r3, #0]
   81b7e:	021a      	lsls	r2, r3, #8
   81b80:	4b14      	ldr	r3, [pc, #80]	; (81bd4 <xPortStartScheduler+0xb0>)
   81b82:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
   81b84:	4b13      	ldr	r3, [pc, #76]	; (81bd4 <xPortStartScheduler+0xb0>)
   81b86:	681b      	ldr	r3, [r3, #0]
   81b88:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
   81b8c:	4b11      	ldr	r3, [pc, #68]	; (81bd4 <xPortStartScheduler+0xb0>)
   81b8e:	601a      	str	r2, [r3, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
   81b90:	68bb      	ldr	r3, [r7, #8]
   81b92:	b2da      	uxtb	r2, r3
   81b94:	68fb      	ldr	r3, [r7, #12]
   81b96:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
   81b98:	4b0f      	ldr	r3, [pc, #60]	; (81bd8 <xPortStartScheduler+0xb4>)
   81b9a:	4a0f      	ldr	r2, [pc, #60]	; (81bd8 <xPortStartScheduler+0xb4>)
   81b9c:	6812      	ldr	r2, [r2, #0]
   81b9e:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
   81ba2:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
   81ba4:	4b0c      	ldr	r3, [pc, #48]	; (81bd8 <xPortStartScheduler+0xb4>)
   81ba6:	4a0c      	ldr	r2, [pc, #48]	; (81bd8 <xPortStartScheduler+0xb4>)
   81ba8:	6812      	ldr	r2, [r2, #0]
   81baa:	f042 4270 	orr.w	r2, r2, #4026531840	; 0xf0000000
   81bae:	601a      	str	r2, [r3, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
   81bb0:	4b0a      	ldr	r3, [pc, #40]	; (81bdc <xPortStartScheduler+0xb8>)
   81bb2:	4798      	blx	r3

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
   81bb4:	4b0a      	ldr	r3, [pc, #40]	; (81be0 <xPortStartScheduler+0xbc>)
   81bb6:	2200      	movs	r2, #0
   81bb8:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
   81bba:	4b0a      	ldr	r3, [pc, #40]	; (81be4 <xPortStartScheduler+0xc0>)
   81bbc:	4798      	blx	r3

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
   81bbe:	4b0a      	ldr	r3, [pc, #40]	; (81be8 <xPortStartScheduler+0xc4>)
   81bc0:	4798      	blx	r3

	/* Should not get here! */
	return 0;
   81bc2:	2300      	movs	r3, #0
}
   81bc4:	4618      	mov	r0, r3
   81bc6:	3710      	adds	r7, #16
   81bc8:	46bd      	mov	sp, r7
   81bca:	bd80      	pop	{r7, pc}
   81bcc:	e000e400 	.word	0xe000e400
   81bd0:	200704c4 	.word	0x200704c4
   81bd4:	200704c8 	.word	0x200704c8
   81bd8:	e000ed20 	.word	0xe000ed20
   81bdc:	00081d1d 	.word	0x00081d1d
   81be0:	20070004 	.word	0x20070004
   81be4:	00081b05 	.word	0x00081b05
   81be8:	00081abd 	.word	0x00081abd

00081bec <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
   81bec:	b480      	push	{r7}
   81bee:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   81bf0:	4b05      	ldr	r3, [pc, #20]	; (81c08 <vPortYield+0x1c>)
   81bf2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   81bf6:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" );
   81bf8:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
   81bfc:	f3bf 8f6f 	isb	sy
}
   81c00:	46bd      	mov	sp, r7
   81c02:	f85d 7b04 	ldr.w	r7, [sp], #4
   81c06:	4770      	bx	lr
   81c08:	e000ed04 	.word	0xe000ed04

00081c0c <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
   81c0c:	b580      	push	{r7, lr}
   81c0e:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
   81c10:	4b0c      	ldr	r3, [pc, #48]	; (81c44 <vPortEnterCritical+0x38>)
   81c12:	4798      	blx	r3
	uxCriticalNesting++;
   81c14:	4b0c      	ldr	r3, [pc, #48]	; (81c48 <vPortEnterCritical+0x3c>)
   81c16:	681b      	ldr	r3, [r3, #0]
   81c18:	1c5a      	adds	r2, r3, #1
   81c1a:	4b0b      	ldr	r3, [pc, #44]	; (81c48 <vPortEnterCritical+0x3c>)
   81c1c:	601a      	str	r2, [r3, #0]
	__asm volatile( "dsb" );
   81c1e:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
   81c22:	f3bf 8f6f 	isb	sy
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API 
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
   81c26:	4b08      	ldr	r3, [pc, #32]	; (81c48 <vPortEnterCritical+0x3c>)
   81c28:	681b      	ldr	r3, [r3, #0]
   81c2a:	2b01      	cmp	r3, #1
   81c2c:	d108      	bne.n	81c40 <vPortEnterCritical+0x34>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
   81c2e:	4b07      	ldr	r3, [pc, #28]	; (81c4c <vPortEnterCritical+0x40>)
   81c30:	681b      	ldr	r3, [r3, #0]
   81c32:	f003 031f 	and.w	r3, r3, #31
   81c36:	2b00      	cmp	r3, #0
   81c38:	d002      	beq.n	81c40 <vPortEnterCritical+0x34>
   81c3a:	4b02      	ldr	r3, [pc, #8]	; (81c44 <vPortEnterCritical+0x38>)
   81c3c:	4798      	blx	r3
   81c3e:	e7fe      	b.n	81c3e <vPortEnterCritical+0x32>
	}
}
   81c40:	bd80      	pop	{r7, pc}
   81c42:	bf00      	nop
   81c44:	00081c89 	.word	0x00081c89
   81c48:	20070004 	.word	0x20070004
   81c4c:	e000ed04 	.word	0xe000ed04

00081c50 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
   81c50:	b580      	push	{r7, lr}
   81c52:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
   81c54:	4b09      	ldr	r3, [pc, #36]	; (81c7c <vPortExitCritical+0x2c>)
   81c56:	681b      	ldr	r3, [r3, #0]
   81c58:	2b00      	cmp	r3, #0
   81c5a:	d102      	bne.n	81c62 <vPortExitCritical+0x12>
   81c5c:	4b08      	ldr	r3, [pc, #32]	; (81c80 <vPortExitCritical+0x30>)
   81c5e:	4798      	blx	r3
   81c60:	e7fe      	b.n	81c60 <vPortExitCritical+0x10>
	uxCriticalNesting--;
   81c62:	4b06      	ldr	r3, [pc, #24]	; (81c7c <vPortExitCritical+0x2c>)
   81c64:	681b      	ldr	r3, [r3, #0]
   81c66:	1e5a      	subs	r2, r3, #1
   81c68:	4b04      	ldr	r3, [pc, #16]	; (81c7c <vPortExitCritical+0x2c>)
   81c6a:	601a      	str	r2, [r3, #0]
	if( uxCriticalNesting == 0 )
   81c6c:	4b03      	ldr	r3, [pc, #12]	; (81c7c <vPortExitCritical+0x2c>)
   81c6e:	681b      	ldr	r3, [r3, #0]
   81c70:	2b00      	cmp	r3, #0
   81c72:	d102      	bne.n	81c7a <vPortExitCritical+0x2a>
	{
		portENABLE_INTERRUPTS();
   81c74:	2000      	movs	r0, #0
   81c76:	4b03      	ldr	r3, [pc, #12]	; (81c84 <vPortExitCritical+0x34>)
   81c78:	4798      	blx	r3
	}
}
   81c7a:	bd80      	pop	{r7, pc}
   81c7c:	20070004 	.word	0x20070004
   81c80:	00081c89 	.word	0x00081c89
   81c84:	00081c9d 	.word	0x00081c9d

00081c88 <ulPortSetInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) uint32_t ulPortSetInterruptMask( void )
{
	__asm volatile														\
   81c88:	f3ef 8011 	mrs	r0, BASEPRI
   81c8c:	f04f 01a0 	mov.w	r1, #160	; 0xa0
   81c90:	f381 8811 	msr	BASEPRI, r1
   81c94:	4770      	bx	lr
		:: "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "r0", "r1"	\
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
   81c96:	2300      	movs	r3, #0
}
   81c98:	4618      	mov	r0, r3
   81c9a:	bf00      	nop

00081c9c <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( uint32_t ulNewMaskValue )
{
	__asm volatile													\
   81c9c:	f380 8811 	msr	BASEPRI, r0
   81ca0:	4770      	bx	lr
   81ca2:	bf00      	nop

00081ca4 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
   81ca4:	f3ef 8009 	mrs	r0, PSP
   81ca8:	f3bf 8f6f 	isb	sy
   81cac:	4b0d      	ldr	r3, [pc, #52]	; (81ce4 <pxCurrentTCBConst>)
   81cae:	681a      	ldr	r2, [r3, #0]
   81cb0:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81cb4:	6010      	str	r0, [r2, #0]
   81cb6:	e92d 4008 	stmdb	sp!, {r3, lr}
   81cba:	f04f 00a0 	mov.w	r0, #160	; 0xa0
   81cbe:	f380 8811 	msr	BASEPRI, r0
   81cc2:	f001 f9f1 	bl	830a8 <vTaskSwitchContext>
   81cc6:	f04f 0000 	mov.w	r0, #0
   81cca:	f380 8811 	msr	BASEPRI, r0
   81cce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
   81cd2:	6819      	ldr	r1, [r3, #0]
   81cd4:	6808      	ldr	r0, [r1, #0]
   81cd6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
   81cda:	f380 8809 	msr	PSP, r0
   81cde:	f3bf 8f6f 	isb	sy
   81ce2:	4770      	bx	lr

00081ce4 <pxCurrentTCBConst>:
   81ce4:	2007a4e4 	.word	0x2007a4e4

00081ce8 <SysTick_Handler>:
	);
}
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )				// This is the actual subroutine that handles the Systick interrupt.
{
   81ce8:	b580      	push	{r7, lr}
   81cea:	af00      	add	r7, sp, #0
	/* The SysTick runs at the lowest interrupt priority, so when this interrupt
	executes all interrupts must be unmasked.  There is therefore no need to
	save and then restore the interrupt mask value as its value is already
	known. */
	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
   81cec:	4b07      	ldr	r3, [pc, #28]	; (81d0c <SysTick_Handler+0x24>)
   81cee:	4798      	blx	r3
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )		// xTaskIncrementTick is contained in tasks.c, it increments the tick
   81cf0:	4b07      	ldr	r3, [pc, #28]	; (81d10 <SysTick_Handler+0x28>)
   81cf2:	4798      	blx	r3
   81cf4:	4603      	mov	r3, r0
   81cf6:	2b00      	cmp	r3, #0
   81cf8:	d003      	beq.n	81d02 <SysTick_Handler+0x1a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
   81cfa:	4b06      	ldr	r3, [pc, #24]	; (81d14 <SysTick_Handler+0x2c>)
   81cfc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   81d00:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
   81d02:	2000      	movs	r0, #0
   81d04:	4b04      	ldr	r3, [pc, #16]	; (81d18 <SysTick_Handler+0x30>)
   81d06:	4798      	blx	r3
}
   81d08:	bd80      	pop	{r7, pc}
   81d0a:	bf00      	nop
   81d0c:	00081c89 	.word	0x00081c89
   81d10:	00082f2d 	.word	0x00082f2d
   81d14:	e000ed04 	.word	0xe000ed04
   81d18:	00081c9d 	.word	0x00081c9d

00081d1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
   81d1c:	b480      	push	{r7}
   81d1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
   81d20:	4b07      	ldr	r3, [pc, #28]	; (81d40 <vPortSetupTimerInterrupt+0x24>)
   81d22:	4a08      	ldr	r2, [pc, #32]	; (81d44 <vPortSetupTimerInterrupt+0x28>)
   81d24:	6811      	ldr	r1, [r2, #0]
   81d26:	4a08      	ldr	r2, [pc, #32]	; (81d48 <vPortSetupTimerInterrupt+0x2c>)
   81d28:	fba2 0201 	umull	r0, r2, r2, r1
   81d2c:	08d2      	lsrs	r2, r2, #3
   81d2e:	3a01      	subs	r2, #1
   81d30:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
   81d32:	4b06      	ldr	r3, [pc, #24]	; (81d4c <vPortSetupTimerInterrupt+0x30>)
   81d34:	2207      	movs	r2, #7
   81d36:	601a      	str	r2, [r3, #0]
}
   81d38:	46bd      	mov	sp, r7
   81d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
   81d3e:	4770      	bx	lr
   81d40:	e000e014 	.word	0xe000e014
   81d44:	20070000 	.word	0x20070000
   81d48:	cccccccd 	.word	0xcccccccd
   81d4c:	e000e010 	.word	0xe000e010

00081d50 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
   81d50:	b580      	push	{r7, lr}
   81d52:	b082      	sub	sp, #8
   81d54:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
   81d56:	f3ef 8305 	mrs	r3, IPSR
   81d5a:	607b      	str	r3, [r7, #4]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
   81d5c:	687b      	ldr	r3, [r7, #4]
   81d5e:	2b0f      	cmp	r3, #15
   81d60:	d90c      	bls.n	81d7c <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
   81d62:	4a0d      	ldr	r2, [pc, #52]	; (81d98 <vPortValidateInterruptPriority+0x48>)
   81d64:	687b      	ldr	r3, [r7, #4]
   81d66:	4413      	add	r3, r2
   81d68:	781b      	ldrb	r3, [r3, #0]
   81d6a:	70fb      	strb	r3, [r7, #3]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
   81d6c:	4b0b      	ldr	r3, [pc, #44]	; (81d9c <vPortValidateInterruptPriority+0x4c>)
   81d6e:	781b      	ldrb	r3, [r3, #0]
   81d70:	78fa      	ldrb	r2, [r7, #3]
   81d72:	429a      	cmp	r2, r3
   81d74:	d202      	bcs.n	81d7c <vPortValidateInterruptPriority+0x2c>
   81d76:	4b0a      	ldr	r3, [pc, #40]	; (81da0 <vPortValidateInterruptPriority+0x50>)
   81d78:	4798      	blx	r3
   81d7a:	e7fe      	b.n	81d7a <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
   81d7c:	4b09      	ldr	r3, [pc, #36]	; (81da4 <vPortValidateInterruptPriority+0x54>)
   81d7e:	681b      	ldr	r3, [r3, #0]
   81d80:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
   81d84:	4b08      	ldr	r3, [pc, #32]	; (81da8 <vPortValidateInterruptPriority+0x58>)
   81d86:	681b      	ldr	r3, [r3, #0]
   81d88:	429a      	cmp	r2, r3
   81d8a:	d902      	bls.n	81d92 <vPortValidateInterruptPriority+0x42>
   81d8c:	4b04      	ldr	r3, [pc, #16]	; (81da0 <vPortValidateInterruptPriority+0x50>)
   81d8e:	4798      	blx	r3
   81d90:	e7fe      	b.n	81d90 <vPortValidateInterruptPriority+0x40>
	}
   81d92:	3708      	adds	r7, #8
   81d94:	46bd      	mov	sp, r7
   81d96:	bd80      	pop	{r7, pc}
   81d98:	e000e3f0 	.word	0xe000e3f0
   81d9c:	200704c4 	.word	0x200704c4
   81da0:	00081c89 	.word	0x00081c89
   81da4:	e000ed0c 	.word	0xe000ed0c
   81da8:	200704c8 	.word	0x200704c8

00081dac <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
   81dac:	b580      	push	{r7, lr}
   81dae:	b086      	sub	sp, #24
   81db0:	af00      	add	r7, sp, #0
   81db2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
   81db4:	2300      	movs	r3, #0
   81db6:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
   81db8:	4b4f      	ldr	r3, [pc, #316]	; (81ef8 <pvPortMalloc+0x14c>)
   81dba:	4798      	blx	r3
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
   81dbc:	4b4f      	ldr	r3, [pc, #316]	; (81efc <pvPortMalloc+0x150>)
   81dbe:	681b      	ldr	r3, [r3, #0]
   81dc0:	2b00      	cmp	r3, #0
   81dc2:	d101      	bne.n	81dc8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
   81dc4:	4b4e      	ldr	r3, [pc, #312]	; (81f00 <pvPortMalloc+0x154>)
   81dc6:	4798      	blx	r3

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
   81dc8:	4b4e      	ldr	r3, [pc, #312]	; (81f04 <pvPortMalloc+0x158>)
   81dca:	681a      	ldr	r2, [r3, #0]
   81dcc:	687b      	ldr	r3, [r7, #4]
   81dce:	4013      	ands	r3, r2
   81dd0:	2b00      	cmp	r3, #0
   81dd2:	d17d      	bne.n	81ed0 <pvPortMalloc+0x124>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
   81dd4:	687b      	ldr	r3, [r7, #4]
   81dd6:	2b00      	cmp	r3, #0
   81dd8:	d015      	beq.n	81e06 <pvPortMalloc+0x5a>
			{
				xWantedSize += xHeapStructSize;
   81dda:	2308      	movs	r3, #8
   81ddc:	687a      	ldr	r2, [r7, #4]
   81dde:	4413      	add	r3, r2
   81de0:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
   81de2:	687b      	ldr	r3, [r7, #4]
   81de4:	f003 0307 	and.w	r3, r3, #7
   81de8:	2b00      	cmp	r3, #0
   81dea:	d00c      	beq.n	81e06 <pvPortMalloc+0x5a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
   81dec:	687b      	ldr	r3, [r7, #4]
   81dee:	f023 0307 	bic.w	r3, r3, #7
   81df2:	3308      	adds	r3, #8
   81df4:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
   81df6:	687b      	ldr	r3, [r7, #4]
   81df8:	f003 0307 	and.w	r3, r3, #7
   81dfc:	2b00      	cmp	r3, #0
   81dfe:	d002      	beq.n	81e06 <pvPortMalloc+0x5a>
   81e00:	4b41      	ldr	r3, [pc, #260]	; (81f08 <pvPortMalloc+0x15c>)
   81e02:	4798      	blx	r3
   81e04:	e7fe      	b.n	81e04 <pvPortMalloc+0x58>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
   81e06:	687b      	ldr	r3, [r7, #4]
   81e08:	2b00      	cmp	r3, #0
   81e0a:	d061      	beq.n	81ed0 <pvPortMalloc+0x124>
   81e0c:	4b3f      	ldr	r3, [pc, #252]	; (81f0c <pvPortMalloc+0x160>)
   81e0e:	681b      	ldr	r3, [r3, #0]
   81e10:	687a      	ldr	r2, [r7, #4]
   81e12:	429a      	cmp	r2, r3
   81e14:	d85c      	bhi.n	81ed0 <pvPortMalloc+0x124>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
   81e16:	4b3e      	ldr	r3, [pc, #248]	; (81f10 <pvPortMalloc+0x164>)
   81e18:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
   81e1a:	4b3d      	ldr	r3, [pc, #244]	; (81f10 <pvPortMalloc+0x164>)
   81e1c:	681b      	ldr	r3, [r3, #0]
   81e1e:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   81e20:	e004      	b.n	81e2c <pvPortMalloc+0x80>
				{
					pxPreviousBlock = pxBlock;
   81e22:	697b      	ldr	r3, [r7, #20]
   81e24:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
   81e26:	697b      	ldr	r3, [r7, #20]
   81e28:	681b      	ldr	r3, [r3, #0]
   81e2a:	617b      	str	r3, [r7, #20]
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
				pxBlock = xStart.pxNextFreeBlock;
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
   81e2c:	697b      	ldr	r3, [r7, #20]
   81e2e:	685a      	ldr	r2, [r3, #4]
   81e30:	687b      	ldr	r3, [r7, #4]
   81e32:	429a      	cmp	r2, r3
   81e34:	d203      	bcs.n	81e3e <pvPortMalloc+0x92>
   81e36:	697b      	ldr	r3, [r7, #20]
   81e38:	681b      	ldr	r3, [r3, #0]
   81e3a:	2b00      	cmp	r3, #0
   81e3c:	d1f1      	bne.n	81e22 <pvPortMalloc+0x76>
					pxBlock = pxBlock->pxNextFreeBlock;
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
   81e3e:	4b2f      	ldr	r3, [pc, #188]	; (81efc <pvPortMalloc+0x150>)
   81e40:	681b      	ldr	r3, [r3, #0]
   81e42:	697a      	ldr	r2, [r7, #20]
   81e44:	429a      	cmp	r2, r3
   81e46:	d043      	beq.n	81ed0 <pvPortMalloc+0x124>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
   81e48:	693b      	ldr	r3, [r7, #16]
   81e4a:	681a      	ldr	r2, [r3, #0]
   81e4c:	2308      	movs	r3, #8
   81e4e:	4413      	add	r3, r2
   81e50:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
   81e52:	697b      	ldr	r3, [r7, #20]
   81e54:	681a      	ldr	r2, [r3, #0]
   81e56:	693b      	ldr	r3, [r7, #16]
   81e58:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
   81e5a:	697b      	ldr	r3, [r7, #20]
   81e5c:	685a      	ldr	r2, [r3, #4]
   81e5e:	687b      	ldr	r3, [r7, #4]
   81e60:	1ad2      	subs	r2, r2, r3
   81e62:	2308      	movs	r3, #8
   81e64:	005b      	lsls	r3, r3, #1
   81e66:	429a      	cmp	r2, r3
   81e68:	d917      	bls.n	81e9a <pvPortMalloc+0xee>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
   81e6a:	697a      	ldr	r2, [r7, #20]
   81e6c:	687b      	ldr	r3, [r7, #4]
   81e6e:	4413      	add	r3, r2
   81e70:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( uint32_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
   81e72:	68bb      	ldr	r3, [r7, #8]
   81e74:	f003 0307 	and.w	r3, r3, #7
   81e78:	2b00      	cmp	r3, #0
   81e7a:	d002      	beq.n	81e82 <pvPortMalloc+0xd6>
   81e7c:	4b22      	ldr	r3, [pc, #136]	; (81f08 <pvPortMalloc+0x15c>)
   81e7e:	4798      	blx	r3
   81e80:	e7fe      	b.n	81e80 <pvPortMalloc+0xd4>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
   81e82:	697b      	ldr	r3, [r7, #20]
   81e84:	685a      	ldr	r2, [r3, #4]
   81e86:	687b      	ldr	r3, [r7, #4]
   81e88:	1ad2      	subs	r2, r2, r3
   81e8a:	68bb      	ldr	r3, [r7, #8]
   81e8c:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
   81e8e:	697b      	ldr	r3, [r7, #20]
   81e90:	687a      	ldr	r2, [r7, #4]
   81e92:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
   81e94:	68b8      	ldr	r0, [r7, #8]
   81e96:	4b1f      	ldr	r3, [pc, #124]	; (81f14 <pvPortMalloc+0x168>)
   81e98:	4798      	blx	r3
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
   81e9a:	4b1c      	ldr	r3, [pc, #112]	; (81f0c <pvPortMalloc+0x160>)
   81e9c:	681a      	ldr	r2, [r3, #0]
   81e9e:	697b      	ldr	r3, [r7, #20]
   81ea0:	685b      	ldr	r3, [r3, #4]
   81ea2:	1ad2      	subs	r2, r2, r3
   81ea4:	4b19      	ldr	r3, [pc, #100]	; (81f0c <pvPortMalloc+0x160>)
   81ea6:	601a      	str	r2, [r3, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
   81ea8:	4b18      	ldr	r3, [pc, #96]	; (81f0c <pvPortMalloc+0x160>)
   81eaa:	681a      	ldr	r2, [r3, #0]
   81eac:	4b1a      	ldr	r3, [pc, #104]	; (81f18 <pvPortMalloc+0x16c>)
   81eae:	681b      	ldr	r3, [r3, #0]
   81eb0:	429a      	cmp	r2, r3
   81eb2:	d203      	bcs.n	81ebc <pvPortMalloc+0x110>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
   81eb4:	4b15      	ldr	r3, [pc, #84]	; (81f0c <pvPortMalloc+0x160>)
   81eb6:	681a      	ldr	r2, [r3, #0]
   81eb8:	4b17      	ldr	r3, [pc, #92]	; (81f18 <pvPortMalloc+0x16c>)
   81eba:	601a      	str	r2, [r3, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
   81ebc:	697b      	ldr	r3, [r7, #20]
   81ebe:	685a      	ldr	r2, [r3, #4]
   81ec0:	4b10      	ldr	r3, [pc, #64]	; (81f04 <pvPortMalloc+0x158>)
   81ec2:	681b      	ldr	r3, [r3, #0]
   81ec4:	431a      	orrs	r2, r3
   81ec6:	697b      	ldr	r3, [r7, #20]
   81ec8:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
   81eca:	697b      	ldr	r3, [r7, #20]
   81ecc:	2200      	movs	r2, #0
   81ece:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
   81ed0:	4b12      	ldr	r3, [pc, #72]	; (81f1c <pvPortMalloc+0x170>)
   81ed2:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
   81ed4:	68fb      	ldr	r3, [r7, #12]
   81ed6:	2b00      	cmp	r3, #0
   81ed8:	d101      	bne.n	81ede <pvPortMalloc+0x132>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
   81eda:	4b11      	ldr	r3, [pc, #68]	; (81f20 <pvPortMalloc+0x174>)
   81edc:	4798      	blx	r3
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( uint32_t ) pvReturn ) & portBYTE_ALIGNMENT_MASK ) == 0 );
   81ede:	68fb      	ldr	r3, [r7, #12]
   81ee0:	f003 0307 	and.w	r3, r3, #7
   81ee4:	2b00      	cmp	r3, #0
   81ee6:	d002      	beq.n	81eee <pvPortMalloc+0x142>
   81ee8:	4b07      	ldr	r3, [pc, #28]	; (81f08 <pvPortMalloc+0x15c>)
   81eea:	4798      	blx	r3
   81eec:	e7fe      	b.n	81eec <pvPortMalloc+0x140>
	return pvReturn;
   81eee:	68fb      	ldr	r3, [r7, #12]
}
   81ef0:	4618      	mov	r0, r3
   81ef2:	3718      	adds	r7, #24
   81ef4:	46bd      	mov	sp, r7
   81ef6:	bd80      	pop	{r7, pc}
   81ef8:	00082dc1 	.word	0x00082dc1
   81efc:	2007a4d4 	.word	0x2007a4d4
   81f00:	00081fc9 	.word	0x00081fc9
   81f04:	2007a4e0 	.word	0x2007a4e0
   81f08:	00081c89 	.word	0x00081c89
   81f0c:	2007a4d8 	.word	0x2007a4d8
   81f10:	2007a4cc 	.word	0x2007a4cc
   81f14:	0008208d 	.word	0x0008208d
   81f18:	2007a4dc 	.word	0x2007a4dc
   81f1c:	00082ddd 	.word	0x00082ddd
   81f20:	000847bd 	.word	0x000847bd

00081f24 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
   81f24:	b580      	push	{r7, lr}
   81f26:	b084      	sub	sp, #16
   81f28:	af00      	add	r7, sp, #0
   81f2a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
   81f2c:	687b      	ldr	r3, [r7, #4]
   81f2e:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
   81f30:	687b      	ldr	r3, [r7, #4]
   81f32:	2b00      	cmp	r3, #0
   81f34:	d038      	beq.n	81fa8 <vPortFree+0x84>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
   81f36:	2308      	movs	r3, #8
   81f38:	425b      	negs	r3, r3
   81f3a:	68fa      	ldr	r2, [r7, #12]
   81f3c:	4413      	add	r3, r2
   81f3e:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
   81f40:	68fb      	ldr	r3, [r7, #12]
   81f42:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
   81f44:	68bb      	ldr	r3, [r7, #8]
   81f46:	685a      	ldr	r2, [r3, #4]
   81f48:	4b19      	ldr	r3, [pc, #100]	; (81fb0 <vPortFree+0x8c>)
   81f4a:	681b      	ldr	r3, [r3, #0]
   81f4c:	4013      	ands	r3, r2
   81f4e:	2b00      	cmp	r3, #0
   81f50:	d102      	bne.n	81f58 <vPortFree+0x34>
   81f52:	4b18      	ldr	r3, [pc, #96]	; (81fb4 <vPortFree+0x90>)
   81f54:	4798      	blx	r3
   81f56:	e7fe      	b.n	81f56 <vPortFree+0x32>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
   81f58:	68bb      	ldr	r3, [r7, #8]
   81f5a:	681b      	ldr	r3, [r3, #0]
   81f5c:	2b00      	cmp	r3, #0
   81f5e:	d002      	beq.n	81f66 <vPortFree+0x42>
   81f60:	4b14      	ldr	r3, [pc, #80]	; (81fb4 <vPortFree+0x90>)
   81f62:	4798      	blx	r3
   81f64:	e7fe      	b.n	81f64 <vPortFree+0x40>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
   81f66:	68bb      	ldr	r3, [r7, #8]
   81f68:	685a      	ldr	r2, [r3, #4]
   81f6a:	4b11      	ldr	r3, [pc, #68]	; (81fb0 <vPortFree+0x8c>)
   81f6c:	681b      	ldr	r3, [r3, #0]
   81f6e:	4013      	ands	r3, r2
   81f70:	2b00      	cmp	r3, #0
   81f72:	d019      	beq.n	81fa8 <vPortFree+0x84>
		{
			if( pxLink->pxNextFreeBlock == NULL )
   81f74:	68bb      	ldr	r3, [r7, #8]
   81f76:	681b      	ldr	r3, [r3, #0]
   81f78:	2b00      	cmp	r3, #0
   81f7a:	d115      	bne.n	81fa8 <vPortFree+0x84>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
   81f7c:	68bb      	ldr	r3, [r7, #8]
   81f7e:	685a      	ldr	r2, [r3, #4]
   81f80:	4b0b      	ldr	r3, [pc, #44]	; (81fb0 <vPortFree+0x8c>)
   81f82:	681b      	ldr	r3, [r3, #0]
   81f84:	43db      	mvns	r3, r3
   81f86:	401a      	ands	r2, r3
   81f88:	68bb      	ldr	r3, [r7, #8]
   81f8a:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
   81f8c:	4b0a      	ldr	r3, [pc, #40]	; (81fb8 <vPortFree+0x94>)
   81f8e:	4798      	blx	r3
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
   81f90:	68bb      	ldr	r3, [r7, #8]
   81f92:	685a      	ldr	r2, [r3, #4]
   81f94:	4b09      	ldr	r3, [pc, #36]	; (81fbc <vPortFree+0x98>)
   81f96:	681b      	ldr	r3, [r3, #0]
   81f98:	441a      	add	r2, r3
   81f9a:	4b08      	ldr	r3, [pc, #32]	; (81fbc <vPortFree+0x98>)
   81f9c:	601a      	str	r2, [r3, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
   81f9e:	68b8      	ldr	r0, [r7, #8]
   81fa0:	4b07      	ldr	r3, [pc, #28]	; (81fc0 <vPortFree+0x9c>)
   81fa2:	4798      	blx	r3
				}
				( void ) xTaskResumeAll();
   81fa4:	4b07      	ldr	r3, [pc, #28]	; (81fc4 <vPortFree+0xa0>)
   81fa6:	4798      	blx	r3
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
   81fa8:	3710      	adds	r7, #16
   81faa:	46bd      	mov	sp, r7
   81fac:	bd80      	pop	{r7, pc}
   81fae:	bf00      	nop
   81fb0:	2007a4e0 	.word	0x2007a4e0
   81fb4:	00081c89 	.word	0x00081c89
   81fb8:	00082dc1 	.word	0x00082dc1
   81fbc:	2007a4d8 	.word	0x2007a4d8
   81fc0:	0008208d 	.word	0x0008208d
   81fc4:	00082ddd 	.word	0x00082ddd

00081fc8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
   81fc8:	b480      	push	{r7}
   81fca:	b085      	sub	sp, #20
   81fcc:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
uint32_t ulAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
   81fce:	f44f 4320 	mov.w	r3, #40960	; 0xa000
   81fd2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	ulAddress = ( uint32_t ) ucHeap;
   81fd4:	4b27      	ldr	r3, [pc, #156]	; (82074 <prvHeapInit+0xac>)
   81fd6:	60fb      	str	r3, [r7, #12]

	if( ( ulAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
   81fd8:	68fb      	ldr	r3, [r7, #12]
   81fda:	f003 0307 	and.w	r3, r3, #7
   81fde:	2b00      	cmp	r3, #0
   81fe0:	d00c      	beq.n	81ffc <prvHeapInit+0x34>
	{
		ulAddress += ( portBYTE_ALIGNMENT - 1 );
   81fe2:	68fb      	ldr	r3, [r7, #12]
   81fe4:	3307      	adds	r3, #7
   81fe6:	60fb      	str	r3, [r7, #12]
		ulAddress &= ~portBYTE_ALIGNMENT_MASK;
   81fe8:	68fb      	ldr	r3, [r7, #12]
   81fea:	f023 0307 	bic.w	r3, r3, #7
   81fee:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= ulAddress - ( uint32_t ) ucHeap;
   81ff0:	68ba      	ldr	r2, [r7, #8]
   81ff2:	68fb      	ldr	r3, [r7, #12]
   81ff4:	1ad2      	subs	r2, r2, r3
   81ff6:	4b1f      	ldr	r3, [pc, #124]	; (82074 <prvHeapInit+0xac>)
   81ff8:	4413      	add	r3, r2
   81ffa:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) ulAddress;
   81ffc:	68fb      	ldr	r3, [r7, #12]
   81ffe:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
   82000:	4b1d      	ldr	r3, [pc, #116]	; (82078 <prvHeapInit+0xb0>)
   82002:	687a      	ldr	r2, [r7, #4]
   82004:	601a      	str	r2, [r3, #0]
	xStart.xBlockSize = ( size_t ) 0;
   82006:	4b1c      	ldr	r3, [pc, #112]	; (82078 <prvHeapInit+0xb0>)
   82008:	2200      	movs	r2, #0
   8200a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	ulAddress = ( ( uint32_t ) pucAlignedHeap ) + xTotalHeapSize;
   8200c:	687a      	ldr	r2, [r7, #4]
   8200e:	68bb      	ldr	r3, [r7, #8]
   82010:	4413      	add	r3, r2
   82012:	60fb      	str	r3, [r7, #12]
	ulAddress -= xHeapStructSize;
   82014:	2308      	movs	r3, #8
   82016:	68fa      	ldr	r2, [r7, #12]
   82018:	1ad3      	subs	r3, r2, r3
   8201a:	60fb      	str	r3, [r7, #12]
	ulAddress &= ~portBYTE_ALIGNMENT_MASK;
   8201c:	68fb      	ldr	r3, [r7, #12]
   8201e:	f023 0307 	bic.w	r3, r3, #7
   82022:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) ulAddress;
   82024:	68fa      	ldr	r2, [r7, #12]
   82026:	4b15      	ldr	r3, [pc, #84]	; (8207c <prvHeapInit+0xb4>)
   82028:	601a      	str	r2, [r3, #0]
	pxEnd->xBlockSize = 0;
   8202a:	4b14      	ldr	r3, [pc, #80]	; (8207c <prvHeapInit+0xb4>)
   8202c:	681b      	ldr	r3, [r3, #0]
   8202e:	2200      	movs	r2, #0
   82030:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
   82032:	4b12      	ldr	r3, [pc, #72]	; (8207c <prvHeapInit+0xb4>)
   82034:	681b      	ldr	r3, [r3, #0]
   82036:	2200      	movs	r2, #0
   82038:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
   8203a:	687b      	ldr	r3, [r7, #4]
   8203c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = ulAddress - ( uint32_t ) pxFirstFreeBlock;
   8203e:	683b      	ldr	r3, [r7, #0]
   82040:	68fa      	ldr	r2, [r7, #12]
   82042:	1ad2      	subs	r2, r2, r3
   82044:	683b      	ldr	r3, [r7, #0]
   82046:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
   82048:	4b0c      	ldr	r3, [pc, #48]	; (8207c <prvHeapInit+0xb4>)
   8204a:	681a      	ldr	r2, [r3, #0]
   8204c:	683b      	ldr	r3, [r7, #0]
   8204e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
   82050:	683b      	ldr	r3, [r7, #0]
   82052:	685a      	ldr	r2, [r3, #4]
   82054:	4b0a      	ldr	r3, [pc, #40]	; (82080 <prvHeapInit+0xb8>)
   82056:	601a      	str	r2, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
   82058:	683b      	ldr	r3, [r7, #0]
   8205a:	685a      	ldr	r2, [r3, #4]
   8205c:	4b09      	ldr	r3, [pc, #36]	; (82084 <prvHeapInit+0xbc>)
   8205e:	601a      	str	r2, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
   82060:	4b09      	ldr	r3, [pc, #36]	; (82088 <prvHeapInit+0xc0>)
   82062:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
   82066:	601a      	str	r2, [r3, #0]
}
   82068:	3714      	adds	r7, #20
   8206a:	46bd      	mov	sp, r7
   8206c:	f85d 7b04 	ldr.w	r7, [sp], #4
   82070:	4770      	bx	lr
   82072:	bf00      	nop
   82074:	200704cc 	.word	0x200704cc
   82078:	2007a4cc 	.word	0x2007a4cc
   8207c:	2007a4d4 	.word	0x2007a4d4
   82080:	2007a4dc 	.word	0x2007a4dc
   82084:	2007a4d8 	.word	0x2007a4d8
   82088:	2007a4e0 	.word	0x2007a4e0

0008208c <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
   8208c:	b480      	push	{r7}
   8208e:	b085      	sub	sp, #20
   82090:	af00      	add	r7, sp, #0
   82092:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
   82094:	4b27      	ldr	r3, [pc, #156]	; (82134 <prvInsertBlockIntoFreeList+0xa8>)
   82096:	60fb      	str	r3, [r7, #12]
   82098:	e002      	b.n	820a0 <prvInsertBlockIntoFreeList+0x14>
   8209a:	68fb      	ldr	r3, [r7, #12]
   8209c:	681b      	ldr	r3, [r3, #0]
   8209e:	60fb      	str	r3, [r7, #12]
   820a0:	68fb      	ldr	r3, [r7, #12]
   820a2:	681a      	ldr	r2, [r3, #0]
   820a4:	687b      	ldr	r3, [r7, #4]
   820a6:	429a      	cmp	r2, r3
   820a8:	d3f7      	bcc.n	8209a <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
   820aa:	68fb      	ldr	r3, [r7, #12]
   820ac:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
   820ae:	68fb      	ldr	r3, [r7, #12]
   820b0:	685b      	ldr	r3, [r3, #4]
   820b2:	68ba      	ldr	r2, [r7, #8]
   820b4:	441a      	add	r2, r3
   820b6:	687b      	ldr	r3, [r7, #4]
   820b8:	429a      	cmp	r2, r3
   820ba:	d108      	bne.n	820ce <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
   820bc:	68fb      	ldr	r3, [r7, #12]
   820be:	685a      	ldr	r2, [r3, #4]
   820c0:	687b      	ldr	r3, [r7, #4]
   820c2:	685b      	ldr	r3, [r3, #4]
   820c4:	441a      	add	r2, r3
   820c6:	68fb      	ldr	r3, [r7, #12]
   820c8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
   820ca:	68fb      	ldr	r3, [r7, #12]
   820cc:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
   820ce:	687b      	ldr	r3, [r7, #4]
   820d0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
   820d2:	687b      	ldr	r3, [r7, #4]
   820d4:	685b      	ldr	r3, [r3, #4]
   820d6:	68ba      	ldr	r2, [r7, #8]
   820d8:	441a      	add	r2, r3
   820da:	68fb      	ldr	r3, [r7, #12]
   820dc:	681b      	ldr	r3, [r3, #0]
   820de:	429a      	cmp	r2, r3
   820e0:	d118      	bne.n	82114 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
   820e2:	68fb      	ldr	r3, [r7, #12]
   820e4:	681a      	ldr	r2, [r3, #0]
   820e6:	4b14      	ldr	r3, [pc, #80]	; (82138 <prvInsertBlockIntoFreeList+0xac>)
   820e8:	681b      	ldr	r3, [r3, #0]
   820ea:	429a      	cmp	r2, r3
   820ec:	d00d      	beq.n	8210a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
   820ee:	687b      	ldr	r3, [r7, #4]
   820f0:	685a      	ldr	r2, [r3, #4]
   820f2:	68fb      	ldr	r3, [r7, #12]
   820f4:	681b      	ldr	r3, [r3, #0]
   820f6:	685b      	ldr	r3, [r3, #4]
   820f8:	441a      	add	r2, r3
   820fa:	687b      	ldr	r3, [r7, #4]
   820fc:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
   820fe:	68fb      	ldr	r3, [r7, #12]
   82100:	681b      	ldr	r3, [r3, #0]
   82102:	681a      	ldr	r2, [r3, #0]
   82104:	687b      	ldr	r3, [r7, #4]
   82106:	601a      	str	r2, [r3, #0]
   82108:	e008      	b.n	8211c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
   8210a:	4b0b      	ldr	r3, [pc, #44]	; (82138 <prvInsertBlockIntoFreeList+0xac>)
   8210c:	681a      	ldr	r2, [r3, #0]
   8210e:	687b      	ldr	r3, [r7, #4]
   82110:	601a      	str	r2, [r3, #0]
   82112:	e003      	b.n	8211c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
   82114:	68fb      	ldr	r3, [r7, #12]
   82116:	681a      	ldr	r2, [r3, #0]
   82118:	687b      	ldr	r3, [r7, #4]
   8211a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
   8211c:	68fa      	ldr	r2, [r7, #12]
   8211e:	687b      	ldr	r3, [r7, #4]
   82120:	429a      	cmp	r2, r3
   82122:	d002      	beq.n	8212a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
   82124:	68fb      	ldr	r3, [r7, #12]
   82126:	687a      	ldr	r2, [r7, #4]
   82128:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
   8212a:	3714      	adds	r7, #20
   8212c:	46bd      	mov	sp, r7
   8212e:	f85d 7b04 	ldr.w	r7, [sp], #4
   82132:	4770      	bx	lr
   82134:	2007a4cc 	.word	0x2007a4cc
   82138:	2007a4d4 	.word	0x2007a4d4

0008213c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
   8213c:	b580      	push	{r7, lr}
   8213e:	b084      	sub	sp, #16
   82140:	af00      	add	r7, sp, #0
   82142:	6078      	str	r0, [r7, #4]
   82144:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
   82146:	687b      	ldr	r3, [r7, #4]
   82148:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
   8214a:	68fb      	ldr	r3, [r7, #12]
   8214c:	2b00      	cmp	r3, #0
   8214e:	d102      	bne.n	82156 <xQueueGenericReset+0x1a>
   82150:	4b26      	ldr	r3, [pc, #152]	; (821ec <xQueueGenericReset+0xb0>)
   82152:	4798      	blx	r3
   82154:	e7fe      	b.n	82154 <xQueueGenericReset+0x18>

	taskENTER_CRITICAL();
   82156:	4b26      	ldr	r3, [pc, #152]	; (821f0 <xQueueGenericReset+0xb4>)
   82158:	4798      	blx	r3
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
   8215a:	68fb      	ldr	r3, [r7, #12]
   8215c:	681a      	ldr	r2, [r3, #0]
   8215e:	68fb      	ldr	r3, [r7, #12]
   82160:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   82162:	68f9      	ldr	r1, [r7, #12]
   82164:	6c09      	ldr	r1, [r1, #64]	; 0x40
   82166:	fb01 f303 	mul.w	r3, r1, r3
   8216a:	441a      	add	r2, r3
   8216c:	68fb      	ldr	r3, [r7, #12]
   8216e:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
   82170:	68fb      	ldr	r3, [r7, #12]
   82172:	2200      	movs	r2, #0
   82174:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
   82176:	68fb      	ldr	r3, [r7, #12]
   82178:	681a      	ldr	r2, [r3, #0]
   8217a:	68fb      	ldr	r3, [r7, #12]
   8217c:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
   8217e:	68fb      	ldr	r3, [r7, #12]
   82180:	681a      	ldr	r2, [r3, #0]
   82182:	68fb      	ldr	r3, [r7, #12]
   82184:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   82186:	3b01      	subs	r3, #1
   82188:	68f9      	ldr	r1, [r7, #12]
   8218a:	6c09      	ldr	r1, [r1, #64]	; 0x40
   8218c:	fb01 f303 	mul.w	r3, r1, r3
   82190:	441a      	add	r2, r3
   82192:	68fb      	ldr	r3, [r7, #12]
   82194:	60da      	str	r2, [r3, #12]
		pxQueue->xRxLock = queueUNLOCKED;
   82196:	68fb      	ldr	r3, [r7, #12]
   82198:	f04f 32ff 	mov.w	r2, #4294967295
   8219c:	645a      	str	r2, [r3, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
   8219e:	68fb      	ldr	r3, [r7, #12]
   821a0:	f04f 32ff 	mov.w	r2, #4294967295
   821a4:	649a      	str	r2, [r3, #72]	; 0x48

		if( xNewQueue == pdFALSE )
   821a6:	683b      	ldr	r3, [r7, #0]
   821a8:	2b00      	cmp	r3, #0
   821aa:	d10e      	bne.n	821ca <xQueueGenericReset+0x8e>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   821ac:	68fb      	ldr	r3, [r7, #12]
   821ae:	691b      	ldr	r3, [r3, #16]
   821b0:	2b00      	cmp	r3, #0
   821b2:	d014      	beq.n	821de <xQueueGenericReset+0xa2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   821b4:	68fb      	ldr	r3, [r7, #12]
   821b6:	3310      	adds	r3, #16
   821b8:	4618      	mov	r0, r3
   821ba:	4b0e      	ldr	r3, [pc, #56]	; (821f4 <xQueueGenericReset+0xb8>)
   821bc:	4798      	blx	r3
   821be:	4603      	mov	r3, r0
   821c0:	2b01      	cmp	r3, #1
   821c2:	d10c      	bne.n	821de <xQueueGenericReset+0xa2>
				{
					queueYIELD_IF_USING_PREEMPTION();
   821c4:	4b0c      	ldr	r3, [pc, #48]	; (821f8 <xQueueGenericReset+0xbc>)
   821c6:	4798      	blx	r3
   821c8:	e009      	b.n	821de <xQueueGenericReset+0xa2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
   821ca:	68fb      	ldr	r3, [r7, #12]
   821cc:	3310      	adds	r3, #16
   821ce:	4618      	mov	r0, r3
   821d0:	4b0a      	ldr	r3, [pc, #40]	; (821fc <xQueueGenericReset+0xc0>)
   821d2:	4798      	blx	r3
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
   821d4:	68fb      	ldr	r3, [r7, #12]
   821d6:	3324      	adds	r3, #36	; 0x24
   821d8:	4618      	mov	r0, r3
   821da:	4b08      	ldr	r3, [pc, #32]	; (821fc <xQueueGenericReset+0xc0>)
   821dc:	4798      	blx	r3
		}
	}
	taskEXIT_CRITICAL();
   821de:	4b08      	ldr	r3, [pc, #32]	; (82200 <xQueueGenericReset+0xc4>)
   821e0:	4798      	blx	r3

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
   821e2:	2301      	movs	r3, #1
}
   821e4:	4618      	mov	r0, r3
   821e6:	3710      	adds	r7, #16
   821e8:	46bd      	mov	sp, r7
   821ea:	bd80      	pop	{r7, pc}
   821ec:	00081c89 	.word	0x00081c89
   821f0:	00081c0d 	.word	0x00081c0d
   821f4:	000832c5 	.word	0x000832c5
   821f8:	00081bed 	.word	0x00081bed
   821fc:	00081901 	.word	0x00081901
   82200:	00081c51 	.word	0x00081c51

00082204 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
{
   82204:	b580      	push	{r7, lr}
   82206:	b088      	sub	sp, #32
   82208:	af00      	add	r7, sp, #0
   8220a:	60f8      	str	r0, [r7, #12]
   8220c:	60b9      	str	r1, [r7, #8]
   8220e:	4613      	mov	r3, r2
   82210:	71fb      	strb	r3, [r7, #7]
Queue_t *pxNewQueue;
size_t xQueueSizeInBytes;
QueueHandle_t xReturn = NULL;
   82212:	2300      	movs	r3, #0
   82214:	61fb      	str	r3, [r7, #28]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	/* Allocate the new queue structure. */
	if( uxQueueLength > ( UBaseType_t ) 0 )
   82216:	68fb      	ldr	r3, [r7, #12]
   82218:	2b00      	cmp	r3, #0
   8221a:	d026      	beq.n	8226a <xQueueGenericCreate+0x66>
	{
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) );
   8221c:	204c      	movs	r0, #76	; 0x4c
   8221e:	4b18      	ldr	r3, [pc, #96]	; (82280 <xQueueGenericCreate+0x7c>)
   82220:	4798      	blx	r3
   82222:	61b8      	str	r0, [r7, #24]
		if( pxNewQueue != NULL )
   82224:	69bb      	ldr	r3, [r7, #24]
   82226:	2b00      	cmp	r3, #0
   82228:	d01f      	beq.n	8226a <xQueueGenericCreate+0x66>
		{
			/* Create the list of pointers to queue items.  The queue is one byte
			longer than asked for to make wrap checking easier/faster. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   8222a:	68fb      	ldr	r3, [r7, #12]
   8222c:	68ba      	ldr	r2, [r7, #8]
   8222e:	fb02 f303 	mul.w	r3, r2, r3
   82232:	3301      	adds	r3, #1
   82234:	617b      	str	r3, [r7, #20]

			pxNewQueue->pcHead = ( int8_t * ) pvPortMalloc( xQueueSizeInBytes );
   82236:	6978      	ldr	r0, [r7, #20]
   82238:	4b11      	ldr	r3, [pc, #68]	; (82280 <xQueueGenericCreate+0x7c>)
   8223a:	4798      	blx	r3
   8223c:	4602      	mov	r2, r0
   8223e:	69bb      	ldr	r3, [r7, #24]
   82240:	601a      	str	r2, [r3, #0]
			if( pxNewQueue->pcHead != NULL )
   82242:	69bb      	ldr	r3, [r7, #24]
   82244:	681b      	ldr	r3, [r3, #0]
   82246:	2b00      	cmp	r3, #0
   82248:	d00c      	beq.n	82264 <xQueueGenericCreate+0x60>
			{
				/* Initialise the queue members as described above where the
				queue type is defined. */
				pxNewQueue->uxLength = uxQueueLength;
   8224a:	69bb      	ldr	r3, [r7, #24]
   8224c:	68fa      	ldr	r2, [r7, #12]
   8224e:	63da      	str	r2, [r3, #60]	; 0x3c
				pxNewQueue->uxItemSize = uxItemSize;
   82250:	69bb      	ldr	r3, [r7, #24]
   82252:	68ba      	ldr	r2, [r7, #8]
   82254:	641a      	str	r2, [r3, #64]	; 0x40
				( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
   82256:	69b8      	ldr	r0, [r7, #24]
   82258:	2101      	movs	r1, #1
   8225a:	4b0a      	ldr	r3, [pc, #40]	; (82284 <xQueueGenericCreate+0x80>)
   8225c:	4798      	blx	r3
					pxNewQueue->pxQueueSetContainer = NULL;
				}
				#endif /* configUSE_QUEUE_SETS */

				traceQUEUE_CREATE( pxNewQueue );
				xReturn = pxNewQueue;
   8225e:	69bb      	ldr	r3, [r7, #24]
   82260:	61fb      	str	r3, [r7, #28]
   82262:	e002      	b.n	8226a <xQueueGenericCreate+0x66>
			}
			else
			{
				traceQUEUE_CREATE_FAILED( ucQueueType );
				vPortFree( pxNewQueue );
   82264:	69b8      	ldr	r0, [r7, #24]
   82266:	4b08      	ldr	r3, [pc, #32]	; (82288 <xQueueGenericCreate+0x84>)
   82268:	4798      	blx	r3
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
   8226a:	69fb      	ldr	r3, [r7, #28]
   8226c:	2b00      	cmp	r3, #0
   8226e:	d102      	bne.n	82276 <xQueueGenericCreate+0x72>
   82270:	4b06      	ldr	r3, [pc, #24]	; (8228c <xQueueGenericCreate+0x88>)
   82272:	4798      	blx	r3
   82274:	e7fe      	b.n	82274 <xQueueGenericCreate+0x70>

	return xReturn;
   82276:	69fb      	ldr	r3, [r7, #28]
}
   82278:	4618      	mov	r0, r3
   8227a:	3720      	adds	r7, #32
   8227c:	46bd      	mov	sp, r7
   8227e:	bd80      	pop	{r7, pc}
   82280:	00081dad 	.word	0x00081dad
   82284:	0008213d 	.word	0x0008213d
   82288:	00081f25 	.word	0x00081f25
   8228c:	00081c89 	.word	0x00081c89

00082290 <xQueueGenericSend>:

#endif /* configUSE_COUNTING_SEMAPHORES */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
   82290:	b580      	push	{r7, lr}
   82292:	b08a      	sub	sp, #40	; 0x28
   82294:	af00      	add	r7, sp, #0
   82296:	60f8      	str	r0, [r7, #12]
   82298:	60b9      	str	r1, [r7, #8]
   8229a:	607a      	str	r2, [r7, #4]
   8229c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
   8229e:	2300      	movs	r3, #0
   822a0:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
   822a2:	68fb      	ldr	r3, [r7, #12]
   822a4:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
   822a6:	6a3b      	ldr	r3, [r7, #32]
   822a8:	2b00      	cmp	r3, #0
   822aa:	d102      	bne.n	822b2 <xQueueGenericSend+0x22>
   822ac:	4b5b      	ldr	r3, [pc, #364]	; (8241c <xQueueGenericSend+0x18c>)
   822ae:	4798      	blx	r3
   822b0:	e7fe      	b.n	822b0 <xQueueGenericSend+0x20>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
   822b2:	68bb      	ldr	r3, [r7, #8]
   822b4:	2b00      	cmp	r3, #0
   822b6:	d103      	bne.n	822c0 <xQueueGenericSend+0x30>
   822b8:	6a3b      	ldr	r3, [r7, #32]
   822ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   822bc:	2b00      	cmp	r3, #0
   822be:	d101      	bne.n	822c4 <xQueueGenericSend+0x34>
   822c0:	2301      	movs	r3, #1
   822c2:	e000      	b.n	822c6 <xQueueGenericSend+0x36>
   822c4:	2300      	movs	r3, #0
   822c6:	2b00      	cmp	r3, #0
   822c8:	d102      	bne.n	822d0 <xQueueGenericSend+0x40>
   822ca:	4b54      	ldr	r3, [pc, #336]	; (8241c <xQueueGenericSend+0x18c>)
   822cc:	4798      	blx	r3
   822ce:	e7fe      	b.n	822ce <xQueueGenericSend+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
   822d0:	683b      	ldr	r3, [r7, #0]
   822d2:	2b02      	cmp	r3, #2
   822d4:	d103      	bne.n	822de <xQueueGenericSend+0x4e>
   822d6:	6a3b      	ldr	r3, [r7, #32]
   822d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   822da:	2b01      	cmp	r3, #1
   822dc:	d101      	bne.n	822e2 <xQueueGenericSend+0x52>
   822de:	2301      	movs	r3, #1
   822e0:	e000      	b.n	822e4 <xQueueGenericSend+0x54>
   822e2:	2300      	movs	r3, #0
   822e4:	2b00      	cmp	r3, #0
   822e6:	d102      	bne.n	822ee <xQueueGenericSend+0x5e>
   822e8:	4b4c      	ldr	r3, [pc, #304]	; (8241c <xQueueGenericSend+0x18c>)
   822ea:	4798      	blx	r3
   822ec:	e7fe      	b.n	822ec <xQueueGenericSend+0x5c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
   822ee:	4b4c      	ldr	r3, [pc, #304]	; (82420 <xQueueGenericSend+0x190>)
   822f0:	4798      	blx	r3
   822f2:	4603      	mov	r3, r0
   822f4:	2b00      	cmp	r3, #0
   822f6:	d102      	bne.n	822fe <xQueueGenericSend+0x6e>
   822f8:	687b      	ldr	r3, [r7, #4]
   822fa:	2b00      	cmp	r3, #0
   822fc:	d101      	bne.n	82302 <xQueueGenericSend+0x72>
   822fe:	2301      	movs	r3, #1
   82300:	e000      	b.n	82304 <xQueueGenericSend+0x74>
   82302:	2300      	movs	r3, #0
   82304:	2b00      	cmp	r3, #0
   82306:	d102      	bne.n	8230e <xQueueGenericSend+0x7e>
   82308:	4b44      	ldr	r3, [pc, #272]	; (8241c <xQueueGenericSend+0x18c>)
   8230a:	4798      	blx	r3
   8230c:	e7fe      	b.n	8230c <xQueueGenericSend+0x7c>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
   8230e:	4b45      	ldr	r3, [pc, #276]	; (82424 <xQueueGenericSend+0x194>)
   82310:	4798      	blx	r3
		{
			/* Is there room on the queue now?  The running task must be
			the highest priority task wanting to access the queue.  If
			the head item in the queue is to be overwritten then it does
			not matter if the queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
   82312:	6a3b      	ldr	r3, [r7, #32]
   82314:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   82316:	6a3b      	ldr	r3, [r7, #32]
   82318:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   8231a:	429a      	cmp	r2, r3
   8231c:	d302      	bcc.n	82324 <xQueueGenericSend+0x94>
   8231e:	683b      	ldr	r3, [r7, #0]
   82320:	2b02      	cmp	r3, #2
   82322:	d11d      	bne.n	82360 <xQueueGenericSend+0xd0>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
   82324:	6a38      	ldr	r0, [r7, #32]
   82326:	68b9      	ldr	r1, [r7, #8]
   82328:	683a      	ldr	r2, [r7, #0]
   8232a:	4b3f      	ldr	r3, [pc, #252]	; (82428 <xQueueGenericSend+0x198>)
   8232c:	4798      	blx	r3
   8232e:	61f8      	str	r0, [r7, #28]
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   82330:	6a3b      	ldr	r3, [r7, #32]
   82332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   82334:	2b00      	cmp	r3, #0
   82336:	d00a      	beq.n	8234e <xQueueGenericSend+0xbe>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
   82338:	6a3b      	ldr	r3, [r7, #32]
   8233a:	3324      	adds	r3, #36	; 0x24
   8233c:	4618      	mov	r0, r3
   8233e:	4b3b      	ldr	r3, [pc, #236]	; (8242c <xQueueGenericSend+0x19c>)
   82340:	4798      	blx	r3
   82342:	4603      	mov	r3, r0
   82344:	2b01      	cmp	r3, #1
   82346:	d107      	bne.n	82358 <xQueueGenericSend+0xc8>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
   82348:	4b39      	ldr	r3, [pc, #228]	; (82430 <xQueueGenericSend+0x1a0>)
   8234a:	4798      	blx	r3
   8234c:	e004      	b.n	82358 <xQueueGenericSend+0xc8>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
   8234e:	69fb      	ldr	r3, [r7, #28]
   82350:	2b00      	cmp	r3, #0
   82352:	d001      	beq.n	82358 <xQueueGenericSend+0xc8>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
   82354:	4b36      	ldr	r3, [pc, #216]	; (82430 <xQueueGenericSend+0x1a0>)
   82356:	4798      	blx	r3
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
   82358:	4b36      	ldr	r3, [pc, #216]	; (82434 <xQueueGenericSend+0x1a4>)
   8235a:	4798      	blx	r3
				return pdPASS;
   8235c:	2301      	movs	r3, #1
   8235e:	e059      	b.n	82414 <xQueueGenericSend+0x184>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
   82360:	687b      	ldr	r3, [r7, #4]
   82362:	2b00      	cmp	r3, #0
   82364:	d103      	bne.n	8236e <xQueueGenericSend+0xde>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   82366:	4b33      	ldr	r3, [pc, #204]	; (82434 <xQueueGenericSend+0x1a4>)
   82368:	4798      	blx	r3

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
   8236a:	2300      	movs	r3, #0
   8236c:	e052      	b.n	82414 <xQueueGenericSend+0x184>
				}
				else if( xEntryTimeSet == pdFALSE )
   8236e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82370:	2b00      	cmp	r3, #0
   82372:	d106      	bne.n	82382 <xQueueGenericSend+0xf2>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   82374:	f107 0314 	add.w	r3, r7, #20
   82378:	4618      	mov	r0, r3
   8237a:	4b2f      	ldr	r3, [pc, #188]	; (82438 <xQueueGenericSend+0x1a8>)
   8237c:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
   8237e:	2301      	movs	r3, #1
   82380:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
   82382:	4b2c      	ldr	r3, [pc, #176]	; (82434 <xQueueGenericSend+0x1a4>)
   82384:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   82386:	4b2d      	ldr	r3, [pc, #180]	; (8243c <xQueueGenericSend+0x1ac>)
   82388:	4798      	blx	r3
		prvLockQueue( pxQueue );
   8238a:	4b26      	ldr	r3, [pc, #152]	; (82424 <xQueueGenericSend+0x194>)
   8238c:	4798      	blx	r3
   8238e:	6a3b      	ldr	r3, [r7, #32]
   82390:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   82392:	f1b3 3fff 	cmp.w	r3, #4294967295
   82396:	d102      	bne.n	8239e <xQueueGenericSend+0x10e>
   82398:	6a3b      	ldr	r3, [r7, #32]
   8239a:	2200      	movs	r2, #0
   8239c:	645a      	str	r2, [r3, #68]	; 0x44
   8239e:	6a3b      	ldr	r3, [r7, #32]
   823a0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   823a2:	f1b3 3fff 	cmp.w	r3, #4294967295
   823a6:	d102      	bne.n	823ae <xQueueGenericSend+0x11e>
   823a8:	6a3b      	ldr	r3, [r7, #32]
   823aa:	2200      	movs	r2, #0
   823ac:	649a      	str	r2, [r3, #72]	; 0x48
   823ae:	4b21      	ldr	r3, [pc, #132]	; (82434 <xQueueGenericSend+0x1a4>)
   823b0:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   823b2:	f107 0214 	add.w	r2, r7, #20
   823b6:	1d3b      	adds	r3, r7, #4
   823b8:	4610      	mov	r0, r2
   823ba:	4619      	mov	r1, r3
   823bc:	4b20      	ldr	r3, [pc, #128]	; (82440 <xQueueGenericSend+0x1b0>)
   823be:	4798      	blx	r3
   823c0:	4603      	mov	r3, r0
   823c2:	2b00      	cmp	r3, #0
   823c4:	d11e      	bne.n	82404 <xQueueGenericSend+0x174>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
   823c6:	6a38      	ldr	r0, [r7, #32]
   823c8:	4b1e      	ldr	r3, [pc, #120]	; (82444 <xQueueGenericSend+0x1b4>)
   823ca:	4798      	blx	r3
   823cc:	4603      	mov	r3, r0
   823ce:	2b00      	cmp	r3, #0
   823d0:	d012      	beq.n	823f8 <xQueueGenericSend+0x168>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
   823d2:	6a3b      	ldr	r3, [r7, #32]
   823d4:	f103 0210 	add.w	r2, r3, #16
   823d8:	687b      	ldr	r3, [r7, #4]
   823da:	4610      	mov	r0, r2
   823dc:	4619      	mov	r1, r3
   823de:	4b1a      	ldr	r3, [pc, #104]	; (82448 <xQueueGenericSend+0x1b8>)
   823e0:	4798      	blx	r3
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
   823e2:	6a38      	ldr	r0, [r7, #32]
   823e4:	4b19      	ldr	r3, [pc, #100]	; (8244c <xQueueGenericSend+0x1bc>)
   823e6:	4798      	blx	r3
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
   823e8:	4b19      	ldr	r3, [pc, #100]	; (82450 <xQueueGenericSend+0x1c0>)
   823ea:	4798      	blx	r3
   823ec:	4603      	mov	r3, r0
   823ee:	2b00      	cmp	r3, #0
   823f0:	d10f      	bne.n	82412 <xQueueGenericSend+0x182>
				{
					portYIELD_WITHIN_API();
   823f2:	4b0f      	ldr	r3, [pc, #60]	; (82430 <xQueueGenericSend+0x1a0>)
   823f4:	4798      	blx	r3
   823f6:	e00c      	b.n	82412 <xQueueGenericSend+0x182>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   823f8:	6a38      	ldr	r0, [r7, #32]
   823fa:	4b14      	ldr	r3, [pc, #80]	; (8244c <xQueueGenericSend+0x1bc>)
   823fc:	4798      	blx	r3
				( void ) xTaskResumeAll();
   823fe:	4b14      	ldr	r3, [pc, #80]	; (82450 <xQueueGenericSend+0x1c0>)
   82400:	4798      	blx	r3
			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
		}
	}
   82402:	e784      	b.n	8230e <xQueueGenericSend+0x7e>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
   82404:	6a38      	ldr	r0, [r7, #32]
   82406:	4b11      	ldr	r3, [pc, #68]	; (8244c <xQueueGenericSend+0x1bc>)
   82408:	4798      	blx	r3
			( void ) xTaskResumeAll();
   8240a:	4b11      	ldr	r3, [pc, #68]	; (82450 <xQueueGenericSend+0x1c0>)
   8240c:	4798      	blx	r3

			/* Return to the original privilege level before exiting the
			function. */
			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
   8240e:	2300      	movs	r3, #0
   82410:	e000      	b.n	82414 <xQueueGenericSend+0x184>
		}
	}
   82412:	e77c      	b.n	8230e <xQueueGenericSend+0x7e>
}
   82414:	4618      	mov	r0, r3
   82416:	3728      	adds	r7, #40	; 0x28
   82418:	46bd      	mov	sp, r7
   8241a:	bd80      	pop	{r7, pc}
   8241c:	00081c89 	.word	0x00081c89
   82420:	0008379d 	.word	0x0008379d
   82424:	00081c0d 	.word	0x00081c0d
   82428:	00082815 	.word	0x00082815
   8242c:	000832c5 	.word	0x000832c5
   82430:	00081bed 	.word	0x00081bed
   82434:	00081c51 	.word	0x00081c51
   82438:	00083385 	.word	0x00083385
   8243c:	00082dc1 	.word	0x00082dc1
   82440:	000833bd 	.word	0x000833bd
   82444:	00082a25 	.word	0x00082a25
   82448:	000831a5 	.word	0x000831a5
   8244c:	00082949 	.word	0x00082949
   82450:	00082ddd 	.word	0x00082ddd

00082454 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
   82454:	b580      	push	{r7, lr}
   82456:	b088      	sub	sp, #32
   82458:	af00      	add	r7, sp, #0
   8245a:	60f8      	str	r0, [r7, #12]
   8245c:	60b9      	str	r1, [r7, #8]
   8245e:	607a      	str	r2, [r7, #4]
   82460:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
   82462:	68fb      	ldr	r3, [r7, #12]
   82464:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
   82466:	69bb      	ldr	r3, [r7, #24]
   82468:	2b00      	cmp	r3, #0
   8246a:	d102      	bne.n	82472 <xQueueGenericSendFromISR+0x1e>
   8246c:	4b33      	ldr	r3, [pc, #204]	; (8253c <xQueueGenericSendFromISR+0xe8>)
   8246e:	4798      	blx	r3
   82470:	e7fe      	b.n	82470 <xQueueGenericSendFromISR+0x1c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
   82472:	68bb      	ldr	r3, [r7, #8]
   82474:	2b00      	cmp	r3, #0
   82476:	d103      	bne.n	82480 <xQueueGenericSendFromISR+0x2c>
   82478:	69bb      	ldr	r3, [r7, #24]
   8247a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   8247c:	2b00      	cmp	r3, #0
   8247e:	d101      	bne.n	82484 <xQueueGenericSendFromISR+0x30>
   82480:	2301      	movs	r3, #1
   82482:	e000      	b.n	82486 <xQueueGenericSendFromISR+0x32>
   82484:	2300      	movs	r3, #0
   82486:	2b00      	cmp	r3, #0
   82488:	d102      	bne.n	82490 <xQueueGenericSendFromISR+0x3c>
   8248a:	4b2c      	ldr	r3, [pc, #176]	; (8253c <xQueueGenericSendFromISR+0xe8>)
   8248c:	4798      	blx	r3
   8248e:	e7fe      	b.n	8248e <xQueueGenericSendFromISR+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
   82490:	683b      	ldr	r3, [r7, #0]
   82492:	2b02      	cmp	r3, #2
   82494:	d103      	bne.n	8249e <xQueueGenericSendFromISR+0x4a>
   82496:	69bb      	ldr	r3, [r7, #24]
   82498:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   8249a:	2b01      	cmp	r3, #1
   8249c:	d101      	bne.n	824a2 <xQueueGenericSendFromISR+0x4e>
   8249e:	2301      	movs	r3, #1
   824a0:	e000      	b.n	824a4 <xQueueGenericSendFromISR+0x50>
   824a2:	2300      	movs	r3, #0
   824a4:	2b00      	cmp	r3, #0
   824a6:	d102      	bne.n	824ae <xQueueGenericSendFromISR+0x5a>
   824a8:	4b24      	ldr	r3, [pc, #144]	; (8253c <xQueueGenericSendFromISR+0xe8>)
   824aa:	4798      	blx	r3
   824ac:	e7fe      	b.n	824ac <xQueueGenericSendFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   824ae:	4b24      	ldr	r3, [pc, #144]	; (82540 <xQueueGenericSendFromISR+0xec>)
   824b0:	4798      	blx	r3
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   824b2:	4b22      	ldr	r3, [pc, #136]	; (8253c <xQueueGenericSendFromISR+0xe8>)
   824b4:	4798      	blx	r3
   824b6:	6178      	str	r0, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
   824b8:	69bb      	ldr	r3, [r7, #24]
   824ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   824bc:	69bb      	ldr	r3, [r7, #24]
   824be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   824c0:	429a      	cmp	r2, r3
   824c2:	d302      	bcc.n	824ca <xQueueGenericSendFromISR+0x76>
   824c4:	683b      	ldr	r3, [r7, #0]
   824c6:	2b02      	cmp	r3, #2
   824c8:	d12d      	bne.n	82526 <xQueueGenericSendFromISR+0xd2>
		{
			traceQUEUE_SEND_FROM_ISR( pxQueue );

			if( prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition ) != pdFALSE )
   824ca:	69b8      	ldr	r0, [r7, #24]
   824cc:	68b9      	ldr	r1, [r7, #8]
   824ce:	683a      	ldr	r2, [r7, #0]
   824d0:	4b1c      	ldr	r3, [pc, #112]	; (82544 <xQueueGenericSendFromISR+0xf0>)
   824d2:	4798      	blx	r3
   824d4:	4603      	mov	r3, r0
   824d6:	2b00      	cmp	r3, #0
   824d8:	d005      	beq.n	824e6 <xQueueGenericSendFromISR+0x92>
			{
				/* This is a special case that can only be executed if a task
				holds multiple mutexes and then gives the mutexes back in an
				order that is different to that in which they were taken. */
				if( pxHigherPriorityTaskWoken != NULL )
   824da:	687b      	ldr	r3, [r7, #4]
   824dc:	2b00      	cmp	r3, #0
   824de:	d002      	beq.n	824e6 <xQueueGenericSendFromISR+0x92>
				{
					*pxHigherPriorityTaskWoken = pdTRUE;
   824e0:	687b      	ldr	r3, [r7, #4]
   824e2:	2201      	movs	r2, #1
   824e4:	601a      	str	r2, [r3, #0]
				}
			}

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
   824e6:	69bb      	ldr	r3, [r7, #24]
   824e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   824ea:	f1b3 3fff 	cmp.w	r3, #4294967295
   824ee:	d112      	bne.n	82516 <xQueueGenericSendFromISR+0xc2>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   824f0:	69bb      	ldr	r3, [r7, #24]
   824f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   824f4:	2b00      	cmp	r3, #0
   824f6:	d013      	beq.n	82520 <xQueueGenericSendFromISR+0xcc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   824f8:	69bb      	ldr	r3, [r7, #24]
   824fa:	3324      	adds	r3, #36	; 0x24
   824fc:	4618      	mov	r0, r3
   824fe:	4b12      	ldr	r3, [pc, #72]	; (82548 <xQueueGenericSendFromISR+0xf4>)
   82500:	4798      	blx	r3
   82502:	4603      	mov	r3, r0
   82504:	2b00      	cmp	r3, #0
   82506:	d00b      	beq.n	82520 <xQueueGenericSendFromISR+0xcc>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
   82508:	687b      	ldr	r3, [r7, #4]
   8250a:	2b00      	cmp	r3, #0
   8250c:	d008      	beq.n	82520 <xQueueGenericSendFromISR+0xcc>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
   8250e:	687b      	ldr	r3, [r7, #4]
   82510:	2201      	movs	r2, #1
   82512:	601a      	str	r2, [r3, #0]
   82514:	e004      	b.n	82520 <xQueueGenericSendFromISR+0xcc>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
   82516:	69bb      	ldr	r3, [r7, #24]
   82518:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   8251a:	1c5a      	adds	r2, r3, #1
   8251c:	69bb      	ldr	r3, [r7, #24]
   8251e:	649a      	str	r2, [r3, #72]	; 0x48
			}

			xReturn = pdPASS;
   82520:	2301      	movs	r3, #1
   82522:	61fb      	str	r3, [r7, #28]
   82524:	e001      	b.n	8252a <xQueueGenericSendFromISR+0xd6>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
   82526:	2300      	movs	r3, #0
   82528:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   8252a:	6978      	ldr	r0, [r7, #20]
   8252c:	4b07      	ldr	r3, [pc, #28]	; (8254c <xQueueGenericSendFromISR+0xf8>)
   8252e:	4798      	blx	r3

	return xReturn;
   82530:	69fb      	ldr	r3, [r7, #28]
}
   82532:	4618      	mov	r0, r3
   82534:	3720      	adds	r7, #32
   82536:	46bd      	mov	sp, r7
   82538:	bd80      	pop	{r7, pc}
   8253a:	bf00      	nop
   8253c:	00081c89 	.word	0x00081c89
   82540:	00081d51 	.word	0x00081d51
   82544:	00082815 	.word	0x00082815
   82548:	000832c5 	.word	0x000832c5
   8254c:	00081c9d 	.word	0x00081c9d

00082550 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
   82550:	b580      	push	{r7, lr}
   82552:	b08a      	sub	sp, #40	; 0x28
   82554:	af00      	add	r7, sp, #0
   82556:	60f8      	str	r0, [r7, #12]
   82558:	60b9      	str	r1, [r7, #8]
   8255a:	607a      	str	r2, [r7, #4]
   8255c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
   8255e:	2300      	movs	r3, #0
   82560:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
   82562:	68fb      	ldr	r3, [r7, #12]
   82564:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
   82566:	6a3b      	ldr	r3, [r7, #32]
   82568:	2b00      	cmp	r3, #0
   8256a:	d102      	bne.n	82572 <xQueueGenericReceive+0x22>
   8256c:	4b67      	ldr	r3, [pc, #412]	; (8270c <xQueueGenericReceive+0x1bc>)
   8256e:	4798      	blx	r3
   82570:	e7fe      	b.n	82570 <xQueueGenericReceive+0x20>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
   82572:	68bb      	ldr	r3, [r7, #8]
   82574:	2b00      	cmp	r3, #0
   82576:	d103      	bne.n	82580 <xQueueGenericReceive+0x30>
   82578:	6a3b      	ldr	r3, [r7, #32]
   8257a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   8257c:	2b00      	cmp	r3, #0
   8257e:	d101      	bne.n	82584 <xQueueGenericReceive+0x34>
   82580:	2301      	movs	r3, #1
   82582:	e000      	b.n	82586 <xQueueGenericReceive+0x36>
   82584:	2300      	movs	r3, #0
   82586:	2b00      	cmp	r3, #0
   82588:	d102      	bne.n	82590 <xQueueGenericReceive+0x40>
   8258a:	4b60      	ldr	r3, [pc, #384]	; (8270c <xQueueGenericReceive+0x1bc>)
   8258c:	4798      	blx	r3
   8258e:	e7fe      	b.n	8258e <xQueueGenericReceive+0x3e>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
   82590:	4b5f      	ldr	r3, [pc, #380]	; (82710 <xQueueGenericReceive+0x1c0>)
   82592:	4798      	blx	r3
   82594:	4603      	mov	r3, r0
   82596:	2b00      	cmp	r3, #0
   82598:	d102      	bne.n	825a0 <xQueueGenericReceive+0x50>
   8259a:	687b      	ldr	r3, [r7, #4]
   8259c:	2b00      	cmp	r3, #0
   8259e:	d101      	bne.n	825a4 <xQueueGenericReceive+0x54>
   825a0:	2301      	movs	r3, #1
   825a2:	e000      	b.n	825a6 <xQueueGenericReceive+0x56>
   825a4:	2300      	movs	r3, #0
   825a6:	2b00      	cmp	r3, #0
   825a8:	d102      	bne.n	825b0 <xQueueGenericReceive+0x60>
   825aa:	4b58      	ldr	r3, [pc, #352]	; (8270c <xQueueGenericReceive+0x1bc>)
   825ac:	4798      	blx	r3
   825ae:	e7fe      	b.n	825ae <xQueueGenericReceive+0x5e>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
   825b0:	4b58      	ldr	r3, [pc, #352]	; (82714 <xQueueGenericReceive+0x1c4>)
   825b2:	4798      	blx	r3
		{
			/* Is there data in the queue now?  To be running we must be
			the highest priority task wanting to access the queue. */
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
   825b4:	6a3b      	ldr	r3, [r7, #32]
   825b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   825b8:	2b00      	cmp	r3, #0
   825ba:	d03b      	beq.n	82634 <xQueueGenericReceive+0xe4>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
   825bc:	6a3b      	ldr	r3, [r7, #32]
   825be:	68db      	ldr	r3, [r3, #12]
   825c0:	61fb      	str	r3, [r7, #28]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
   825c2:	6a38      	ldr	r0, [r7, #32]
   825c4:	68b9      	ldr	r1, [r7, #8]
   825c6:	4b54      	ldr	r3, [pc, #336]	; (82718 <xQueueGenericReceive+0x1c8>)
   825c8:	4798      	blx	r3

				if( xJustPeeking == pdFALSE )
   825ca:	683b      	ldr	r3, [r7, #0]
   825cc:	2b00      	cmp	r3, #0
   825ce:	d11c      	bne.n	8260a <xQueueGenericReceive+0xba>
				{
					traceQUEUE_RECEIVE( pxQueue );

					/* Actually removing data, not just peeking. */
					--( pxQueue->uxMessagesWaiting );
   825d0:	6a3b      	ldr	r3, [r7, #32]
   825d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   825d4:	1e5a      	subs	r2, r3, #1
   825d6:	6a3b      	ldr	r3, [r7, #32]
   825d8:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   825da:	6a3b      	ldr	r3, [r7, #32]
   825dc:	681b      	ldr	r3, [r3, #0]
   825de:	2b00      	cmp	r3, #0
   825e0:	d104      	bne.n	825ec <xQueueGenericReceive+0x9c>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
   825e2:	4b4e      	ldr	r3, [pc, #312]	; (8271c <xQueueGenericReceive+0x1cc>)
   825e4:	4798      	blx	r3
   825e6:	4602      	mov	r2, r0
   825e8:	6a3b      	ldr	r3, [r7, #32]
   825ea:	605a      	str	r2, [r3, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   825ec:	6a3b      	ldr	r3, [r7, #32]
   825ee:	691b      	ldr	r3, [r3, #16]
   825f0:	2b00      	cmp	r3, #0
   825f2:	d01b      	beq.n	8262c <xQueueGenericReceive+0xdc>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
   825f4:	6a3b      	ldr	r3, [r7, #32]
   825f6:	3310      	adds	r3, #16
   825f8:	4618      	mov	r0, r3
   825fa:	4b49      	ldr	r3, [pc, #292]	; (82720 <xQueueGenericReceive+0x1d0>)
   825fc:	4798      	blx	r3
   825fe:	4603      	mov	r3, r0
   82600:	2b01      	cmp	r3, #1
   82602:	d113      	bne.n	8262c <xQueueGenericReceive+0xdc>
						{
							queueYIELD_IF_USING_PREEMPTION();
   82604:	4b47      	ldr	r3, [pc, #284]	; (82724 <xQueueGenericReceive+0x1d4>)
   82606:	4798      	blx	r3
   82608:	e010      	b.n	8262c <xQueueGenericReceive+0xdc>
				{
					traceQUEUE_PEEK( pxQueue );

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
   8260a:	6a3b      	ldr	r3, [r7, #32]
   8260c:	69fa      	ldr	r2, [r7, #28]
   8260e:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   82610:	6a3b      	ldr	r3, [r7, #32]
   82612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   82614:	2b00      	cmp	r3, #0
   82616:	d009      	beq.n	8262c <xQueueGenericReceive+0xdc>
					{
						/* Tasks that are removed from the event list will get added to
						the pending ready list as the scheduler is still suspended. */
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   82618:	6a3b      	ldr	r3, [r7, #32]
   8261a:	3324      	adds	r3, #36	; 0x24
   8261c:	4618      	mov	r0, r3
   8261e:	4b40      	ldr	r3, [pc, #256]	; (82720 <xQueueGenericReceive+0x1d0>)
   82620:	4798      	blx	r3
   82622:	4603      	mov	r3, r0
   82624:	2b00      	cmp	r3, #0
   82626:	d001      	beq.n	8262c <xQueueGenericReceive+0xdc>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
   82628:	4b3e      	ldr	r3, [pc, #248]	; (82724 <xQueueGenericReceive+0x1d4>)
   8262a:	4798      	blx	r3
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
   8262c:	4b3e      	ldr	r3, [pc, #248]	; (82728 <xQueueGenericReceive+0x1d8>)
   8262e:	4798      	blx	r3
				return pdPASS;
   82630:	2301      	movs	r3, #1
   82632:	e066      	b.n	82702 <xQueueGenericReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
   82634:	687b      	ldr	r3, [r7, #4]
   82636:	2b00      	cmp	r3, #0
   82638:	d103      	bne.n	82642 <xQueueGenericReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
   8263a:	4b3b      	ldr	r3, [pc, #236]	; (82728 <xQueueGenericReceive+0x1d8>)
   8263c:	4798      	blx	r3
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
   8263e:	2300      	movs	r3, #0
   82640:	e05f      	b.n	82702 <xQueueGenericReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
   82642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   82644:	2b00      	cmp	r3, #0
   82646:	d106      	bne.n	82656 <xQueueGenericReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
   82648:	f107 0314 	add.w	r3, r7, #20
   8264c:	4618      	mov	r0, r3
   8264e:	4b37      	ldr	r3, [pc, #220]	; (8272c <xQueueGenericReceive+0x1dc>)
   82650:	4798      	blx	r3
					xEntryTimeSet = pdTRUE;
   82652:	2301      	movs	r3, #1
   82654:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
   82656:	4b34      	ldr	r3, [pc, #208]	; (82728 <xQueueGenericReceive+0x1d8>)
   82658:	4798      	blx	r3

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
   8265a:	4b35      	ldr	r3, [pc, #212]	; (82730 <xQueueGenericReceive+0x1e0>)
   8265c:	4798      	blx	r3
		prvLockQueue( pxQueue );
   8265e:	4b2d      	ldr	r3, [pc, #180]	; (82714 <xQueueGenericReceive+0x1c4>)
   82660:	4798      	blx	r3
   82662:	6a3b      	ldr	r3, [r7, #32]
   82664:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   82666:	f1b3 3fff 	cmp.w	r3, #4294967295
   8266a:	d102      	bne.n	82672 <xQueueGenericReceive+0x122>
   8266c:	6a3b      	ldr	r3, [r7, #32]
   8266e:	2200      	movs	r2, #0
   82670:	645a      	str	r2, [r3, #68]	; 0x44
   82672:	6a3b      	ldr	r3, [r7, #32]
   82674:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   82676:	f1b3 3fff 	cmp.w	r3, #4294967295
   8267a:	d102      	bne.n	82682 <xQueueGenericReceive+0x132>
   8267c:	6a3b      	ldr	r3, [r7, #32]
   8267e:	2200      	movs	r2, #0
   82680:	649a      	str	r2, [r3, #72]	; 0x48
   82682:	4b29      	ldr	r3, [pc, #164]	; (82728 <xQueueGenericReceive+0x1d8>)
   82684:	4798      	blx	r3

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
   82686:	f107 0214 	add.w	r2, r7, #20
   8268a:	1d3b      	adds	r3, r7, #4
   8268c:	4610      	mov	r0, r2
   8268e:	4619      	mov	r1, r3
   82690:	4b28      	ldr	r3, [pc, #160]	; (82734 <xQueueGenericReceive+0x1e4>)
   82692:	4798      	blx	r3
   82694:	4603      	mov	r3, r0
   82696:	2b00      	cmp	r3, #0
   82698:	d12b      	bne.n	826f2 <xQueueGenericReceive+0x1a2>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
   8269a:	6a38      	ldr	r0, [r7, #32]
   8269c:	4b26      	ldr	r3, [pc, #152]	; (82738 <xQueueGenericReceive+0x1e8>)
   8269e:	4798      	blx	r3
   826a0:	4603      	mov	r3, r0
   826a2:	2b00      	cmp	r3, #0
   826a4:	d01f      	beq.n	826e6 <xQueueGenericReceive+0x196>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   826a6:	6a3b      	ldr	r3, [r7, #32]
   826a8:	681b      	ldr	r3, [r3, #0]
   826aa:	2b00      	cmp	r3, #0
   826ac:	d108      	bne.n	826c0 <xQueueGenericReceive+0x170>
					{
						taskENTER_CRITICAL();
   826ae:	4b19      	ldr	r3, [pc, #100]	; (82714 <xQueueGenericReceive+0x1c4>)
   826b0:	4798      	blx	r3
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
   826b2:	6a3b      	ldr	r3, [r7, #32]
   826b4:	685b      	ldr	r3, [r3, #4]
   826b6:	4618      	mov	r0, r3
   826b8:	4b20      	ldr	r3, [pc, #128]	; (8273c <xQueueGenericReceive+0x1ec>)
   826ba:	4798      	blx	r3
						}
						taskEXIT_CRITICAL();
   826bc:	4b1a      	ldr	r3, [pc, #104]	; (82728 <xQueueGenericReceive+0x1d8>)
   826be:	4798      	blx	r3
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   826c0:	6a3b      	ldr	r3, [r7, #32]
   826c2:	f103 0224 	add.w	r2, r3, #36	; 0x24
   826c6:	687b      	ldr	r3, [r7, #4]
   826c8:	4610      	mov	r0, r2
   826ca:	4619      	mov	r1, r3
   826cc:	4b1c      	ldr	r3, [pc, #112]	; (82740 <xQueueGenericReceive+0x1f0>)
   826ce:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
   826d0:	6a38      	ldr	r0, [r7, #32]
   826d2:	4b1c      	ldr	r3, [pc, #112]	; (82744 <xQueueGenericReceive+0x1f4>)
   826d4:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
   826d6:	4b1c      	ldr	r3, [pc, #112]	; (82748 <xQueueGenericReceive+0x1f8>)
   826d8:	4798      	blx	r3
   826da:	4603      	mov	r3, r0
   826dc:	2b00      	cmp	r3, #0
   826de:	d10f      	bne.n	82700 <xQueueGenericReceive+0x1b0>
				{
					portYIELD_WITHIN_API();
   826e0:	4b10      	ldr	r3, [pc, #64]	; (82724 <xQueueGenericReceive+0x1d4>)
   826e2:	4798      	blx	r3
   826e4:	e00c      	b.n	82700 <xQueueGenericReceive+0x1b0>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
   826e6:	6a38      	ldr	r0, [r7, #32]
   826e8:	4b16      	ldr	r3, [pc, #88]	; (82744 <xQueueGenericReceive+0x1f4>)
   826ea:	4798      	blx	r3
				( void ) xTaskResumeAll();
   826ec:	4b16      	ldr	r3, [pc, #88]	; (82748 <xQueueGenericReceive+0x1f8>)
   826ee:	4798      	blx	r3
			prvUnlockQueue( pxQueue );
			( void ) xTaskResumeAll();
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
		}
	}
   826f0:	e75e      	b.n	825b0 <xQueueGenericReceive+0x60>
				( void ) xTaskResumeAll();
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
   826f2:	6a38      	ldr	r0, [r7, #32]
   826f4:	4b13      	ldr	r3, [pc, #76]	; (82744 <xQueueGenericReceive+0x1f4>)
   826f6:	4798      	blx	r3
			( void ) xTaskResumeAll();
   826f8:	4b13      	ldr	r3, [pc, #76]	; (82748 <xQueueGenericReceive+0x1f8>)
   826fa:	4798      	blx	r3
			traceQUEUE_RECEIVE_FAILED( pxQueue );
			return errQUEUE_EMPTY;
   826fc:	2300      	movs	r3, #0
   826fe:	e000      	b.n	82702 <xQueueGenericReceive+0x1b2>
		}
	}
   82700:	e756      	b.n	825b0 <xQueueGenericReceive+0x60>
}
   82702:	4618      	mov	r0, r3
   82704:	3728      	adds	r7, #40	; 0x28
   82706:	46bd      	mov	sp, r7
   82708:	bd80      	pop	{r7, pc}
   8270a:	bf00      	nop
   8270c:	00081c89 	.word	0x00081c89
   82710:	0008379d 	.word	0x0008379d
   82714:	00081c0d 	.word	0x00081c0d
   82718:	000828f9 	.word	0x000828f9
   8271c:	000839b1 	.word	0x000839b1
   82720:	000832c5 	.word	0x000832c5
   82724:	00081bed 	.word	0x00081bed
   82728:	00081c51 	.word	0x00081c51
   8272c:	00083385 	.word	0x00083385
   82730:	00082dc1 	.word	0x00082dc1
   82734:	000833bd 	.word	0x000833bd
   82738:	000829f1 	.word	0x000829f1
   8273c:	000837d9 	.word	0x000837d9
   82740:	000831a5 	.word	0x000831a5
   82744:	00082949 	.word	0x00082949
   82748:	00082ddd 	.word	0x00082ddd

0008274c <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
   8274c:	b580      	push	{r7, lr}
   8274e:	b088      	sub	sp, #32
   82750:	af00      	add	r7, sp, #0
   82752:	60f8      	str	r0, [r7, #12]
   82754:	60b9      	str	r1, [r7, #8]
   82756:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
   82758:	68fb      	ldr	r3, [r7, #12]
   8275a:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
   8275c:	69bb      	ldr	r3, [r7, #24]
   8275e:	2b00      	cmp	r3, #0
   82760:	d102      	bne.n	82768 <xQueueReceiveFromISR+0x1c>
   82762:	4b27      	ldr	r3, [pc, #156]	; (82800 <xQueueReceiveFromISR+0xb4>)
   82764:	4798      	blx	r3
   82766:	e7fe      	b.n	82766 <xQueueReceiveFromISR+0x1a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
   82768:	68bb      	ldr	r3, [r7, #8]
   8276a:	2b00      	cmp	r3, #0
   8276c:	d103      	bne.n	82776 <xQueueReceiveFromISR+0x2a>
   8276e:	69bb      	ldr	r3, [r7, #24]
   82770:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   82772:	2b00      	cmp	r3, #0
   82774:	d101      	bne.n	8277a <xQueueReceiveFromISR+0x2e>
   82776:	2301      	movs	r3, #1
   82778:	e000      	b.n	8277c <xQueueReceiveFromISR+0x30>
   8277a:	2300      	movs	r3, #0
   8277c:	2b00      	cmp	r3, #0
   8277e:	d102      	bne.n	82786 <xQueueReceiveFromISR+0x3a>
   82780:	4b1f      	ldr	r3, [pc, #124]	; (82800 <xQueueReceiveFromISR+0xb4>)
   82782:	4798      	blx	r3
   82784:	e7fe      	b.n	82784 <xQueueReceiveFromISR+0x38>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
   82786:	4b1f      	ldr	r3, [pc, #124]	; (82804 <xQueueReceiveFromISR+0xb8>)
   82788:	4798      	blx	r3

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
   8278a:	4b1d      	ldr	r3, [pc, #116]	; (82800 <xQueueReceiveFromISR+0xb4>)
   8278c:	4798      	blx	r3
   8278e:	6178      	str	r0, [r7, #20]
	{
		/* Cannot block in an ISR, so check there is data available. */
		if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
   82790:	69bb      	ldr	r3, [r7, #24]
   82792:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   82794:	2b00      	cmp	r3, #0
   82796:	d028      	beq.n	827ea <xQueueReceiveFromISR+0x9e>
		{
			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
   82798:	69b8      	ldr	r0, [r7, #24]
   8279a:	68b9      	ldr	r1, [r7, #8]
   8279c:	4b1a      	ldr	r3, [pc, #104]	; (82808 <xQueueReceiveFromISR+0xbc>)
   8279e:	4798      	blx	r3
			--( pxQueue->uxMessagesWaiting );
   827a0:	69bb      	ldr	r3, [r7, #24]
   827a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   827a4:	1e5a      	subs	r2, r3, #1
   827a6:	69bb      	ldr	r3, [r7, #24]
   827a8:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( pxQueue->xRxLock == queueUNLOCKED )
   827aa:	69bb      	ldr	r3, [r7, #24]
   827ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   827ae:	f1b3 3fff 	cmp.w	r3, #4294967295
   827b2:	d112      	bne.n	827da <xQueueReceiveFromISR+0x8e>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   827b4:	69bb      	ldr	r3, [r7, #24]
   827b6:	691b      	ldr	r3, [r3, #16]
   827b8:	2b00      	cmp	r3, #0
   827ba:	d013      	beq.n	827e4 <xQueueReceiveFromISR+0x98>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   827bc:	69bb      	ldr	r3, [r7, #24]
   827be:	3310      	adds	r3, #16
   827c0:	4618      	mov	r0, r3
   827c2:	4b12      	ldr	r3, [pc, #72]	; (8280c <xQueueReceiveFromISR+0xc0>)
   827c4:	4798      	blx	r3
   827c6:	4603      	mov	r3, r0
   827c8:	2b00      	cmp	r3, #0
   827ca:	d00b      	beq.n	827e4 <xQueueReceiveFromISR+0x98>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
   827cc:	687b      	ldr	r3, [r7, #4]
   827ce:	2b00      	cmp	r3, #0
   827d0:	d008      	beq.n	827e4 <xQueueReceiveFromISR+0x98>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
   827d2:	687b      	ldr	r3, [r7, #4]
   827d4:	2201      	movs	r2, #1
   827d6:	601a      	str	r2, [r3, #0]
   827d8:	e004      	b.n	827e4 <xQueueReceiveFromISR+0x98>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				++( pxQueue->xRxLock );
   827da:	69bb      	ldr	r3, [r7, #24]
   827dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   827de:	1c5a      	adds	r2, r3, #1
   827e0:	69bb      	ldr	r3, [r7, #24]
   827e2:	645a      	str	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
   827e4:	2301      	movs	r3, #1
   827e6:	61fb      	str	r3, [r7, #28]
   827e8:	e001      	b.n	827ee <xQueueReceiveFromISR+0xa2>
		}
		else
		{
			xReturn = pdFAIL;
   827ea:	2300      	movs	r3, #0
   827ec:	61fb      	str	r3, [r7, #28]
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
   827ee:	6978      	ldr	r0, [r7, #20]
   827f0:	4b07      	ldr	r3, [pc, #28]	; (82810 <xQueueReceiveFromISR+0xc4>)
   827f2:	4798      	blx	r3

	return xReturn;
   827f4:	69fb      	ldr	r3, [r7, #28]
}
   827f6:	4618      	mov	r0, r3
   827f8:	3720      	adds	r7, #32
   827fa:	46bd      	mov	sp, r7
   827fc:	bd80      	pop	{r7, pc}
   827fe:	bf00      	nop
   82800:	00081c89 	.word	0x00081c89
   82804:	00081d51 	.word	0x00081d51
   82808:	000828f9 	.word	0x000828f9
   8280c:	000832c5 	.word	0x000832c5
   82810:	00081c9d 	.word	0x00081c9d

00082814 <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
   82814:	b580      	push	{r7, lr}
   82816:	b086      	sub	sp, #24
   82818:	af00      	add	r7, sp, #0
   8281a:	60f8      	str	r0, [r7, #12]
   8281c:	60b9      	str	r1, [r7, #8]
   8281e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
   82820:	2300      	movs	r3, #0
   82822:	617b      	str	r3, [r7, #20]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
   82824:	68fb      	ldr	r3, [r7, #12]
   82826:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   82828:	2b00      	cmp	r3, #0
   8282a:	d10d      	bne.n	82848 <prvCopyDataToQueue+0x34>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
   8282c:	68fb      	ldr	r3, [r7, #12]
   8282e:	681b      	ldr	r3, [r3, #0]
   82830:	2b00      	cmp	r3, #0
   82832:	d152      	bne.n	828da <prvCopyDataToQueue+0xc6>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
   82834:	68fb      	ldr	r3, [r7, #12]
   82836:	685b      	ldr	r3, [r3, #4]
   82838:	4618      	mov	r0, r3
   8283a:	4b2d      	ldr	r3, [pc, #180]	; (828f0 <prvCopyDataToQueue+0xdc>)
   8283c:	4798      	blx	r3
   8283e:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
   82840:	68fb      	ldr	r3, [r7, #12]
   82842:	2200      	movs	r2, #0
   82844:	605a      	str	r2, [r3, #4]
   82846:	e048      	b.n	828da <prvCopyDataToQueue+0xc6>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
   82848:	687b      	ldr	r3, [r7, #4]
   8284a:	2b00      	cmp	r3, #0
   8284c:	d11a      	bne.n	82884 <prvCopyDataToQueue+0x70>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
   8284e:	68fb      	ldr	r3, [r7, #12]
   82850:	689a      	ldr	r2, [r3, #8]
   82852:	68fb      	ldr	r3, [r7, #12]
   82854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   82856:	4610      	mov	r0, r2
   82858:	68b9      	ldr	r1, [r7, #8]
   8285a:	461a      	mov	r2, r3
   8285c:	4b25      	ldr	r3, [pc, #148]	; (828f4 <prvCopyDataToQueue+0xe0>)
   8285e:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
   82860:	68fb      	ldr	r3, [r7, #12]
   82862:	689a      	ldr	r2, [r3, #8]
   82864:	68fb      	ldr	r3, [r7, #12]
   82866:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   82868:	441a      	add	r2, r3
   8286a:	68fb      	ldr	r3, [r7, #12]
   8286c:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
   8286e:	68fb      	ldr	r3, [r7, #12]
   82870:	689a      	ldr	r2, [r3, #8]
   82872:	68fb      	ldr	r3, [r7, #12]
   82874:	685b      	ldr	r3, [r3, #4]
   82876:	429a      	cmp	r2, r3
   82878:	d32f      	bcc.n	828da <prvCopyDataToQueue+0xc6>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
   8287a:	68fb      	ldr	r3, [r7, #12]
   8287c:	681a      	ldr	r2, [r3, #0]
   8287e:	68fb      	ldr	r3, [r7, #12]
   82880:	609a      	str	r2, [r3, #8]
   82882:	e02a      	b.n	828da <prvCopyDataToQueue+0xc6>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   82884:	68fb      	ldr	r3, [r7, #12]
   82886:	68da      	ldr	r2, [r3, #12]
   82888:	68fb      	ldr	r3, [r7, #12]
   8288a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   8288c:	4610      	mov	r0, r2
   8288e:	68b9      	ldr	r1, [r7, #8]
   82890:	461a      	mov	r2, r3
   82892:	4b18      	ldr	r3, [pc, #96]	; (828f4 <prvCopyDataToQueue+0xe0>)
   82894:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
   82896:	68fb      	ldr	r3, [r7, #12]
   82898:	68da      	ldr	r2, [r3, #12]
   8289a:	68fb      	ldr	r3, [r7, #12]
   8289c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   8289e:	425b      	negs	r3, r3
   828a0:	441a      	add	r2, r3
   828a2:	68fb      	ldr	r3, [r7, #12]
   828a4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
   828a6:	68fb      	ldr	r3, [r7, #12]
   828a8:	68da      	ldr	r2, [r3, #12]
   828aa:	68fb      	ldr	r3, [r7, #12]
   828ac:	681b      	ldr	r3, [r3, #0]
   828ae:	429a      	cmp	r2, r3
   828b0:	d207      	bcs.n	828c2 <prvCopyDataToQueue+0xae>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
   828b2:	68fb      	ldr	r3, [r7, #12]
   828b4:	685a      	ldr	r2, [r3, #4]
   828b6:	68fb      	ldr	r3, [r7, #12]
   828b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   828ba:	425b      	negs	r3, r3
   828bc:	441a      	add	r2, r3
   828be:	68fb      	ldr	r3, [r7, #12]
   828c0:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
   828c2:	687b      	ldr	r3, [r7, #4]
   828c4:	2b02      	cmp	r3, #2
   828c6:	d108      	bne.n	828da <prvCopyDataToQueue+0xc6>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
   828c8:	68fb      	ldr	r3, [r7, #12]
   828ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   828cc:	2b00      	cmp	r3, #0
   828ce:	d004      	beq.n	828da <prvCopyDataToQueue+0xc6>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
   828d0:	68fb      	ldr	r3, [r7, #12]
   828d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   828d4:	1e5a      	subs	r2, r3, #1
   828d6:	68fb      	ldr	r3, [r7, #12]
   828d8:	639a      	str	r2, [r3, #56]	; 0x38
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
   828da:	68fb      	ldr	r3, [r7, #12]
   828dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   828de:	1c5a      	adds	r2, r3, #1
   828e0:	68fb      	ldr	r3, [r7, #12]
   828e2:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
   828e4:	697b      	ldr	r3, [r7, #20]
}
   828e6:	4618      	mov	r0, r3
   828e8:	3718      	adds	r7, #24
   828ea:	46bd      	mov	sp, r7
   828ec:	bd80      	pop	{r7, pc}
   828ee:	bf00      	nop
   828f0:	000838cd 	.word	0x000838cd
   828f4:	00084ab9 	.word	0x00084ab9

000828f8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
   828f8:	b580      	push	{r7, lr}
   828fa:	b082      	sub	sp, #8
   828fc:	af00      	add	r7, sp, #0
   828fe:	6078      	str	r0, [r7, #4]
   82900:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
   82902:	687b      	ldr	r3, [r7, #4]
   82904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   82906:	2b00      	cmp	r3, #0
   82908:	d019      	beq.n	8293e <prvCopyDataFromQueue+0x46>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
   8290a:	687b      	ldr	r3, [r7, #4]
   8290c:	68da      	ldr	r2, [r3, #12]
   8290e:	687b      	ldr	r3, [r7, #4]
   82910:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   82912:	441a      	add	r2, r3
   82914:	687b      	ldr	r3, [r7, #4]
   82916:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
   82918:	687b      	ldr	r3, [r7, #4]
   8291a:	68da      	ldr	r2, [r3, #12]
   8291c:	687b      	ldr	r3, [r7, #4]
   8291e:	685b      	ldr	r3, [r3, #4]
   82920:	429a      	cmp	r2, r3
   82922:	d303      	bcc.n	8292c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
   82924:	687b      	ldr	r3, [r7, #4]
   82926:	681a      	ldr	r2, [r3, #0]
   82928:	687b      	ldr	r3, [r7, #4]
   8292a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
   8292c:	687b      	ldr	r3, [r7, #4]
   8292e:	68da      	ldr	r2, [r3, #12]
   82930:	687b      	ldr	r3, [r7, #4]
   82932:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   82934:	6838      	ldr	r0, [r7, #0]
   82936:	4611      	mov	r1, r2
   82938:	461a      	mov	r2, r3
   8293a:	4b02      	ldr	r3, [pc, #8]	; (82944 <prvCopyDataFromQueue+0x4c>)
   8293c:	4798      	blx	r3
	}
}
   8293e:	3708      	adds	r7, #8
   82940:	46bd      	mov	sp, r7
   82942:	bd80      	pop	{r7, pc}
   82944:	00084ab9 	.word	0x00084ab9

00082948 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
   82948:	b580      	push	{r7, lr}
   8294a:	b082      	sub	sp, #8
   8294c:	af00      	add	r7, sp, #0
   8294e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
   82950:	4b23      	ldr	r3, [pc, #140]	; (829e0 <prvUnlockQueue+0x98>)
   82952:	4798      	blx	r3
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   82954:	e014      	b.n	82980 <prvUnlockQueue+0x38>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
   82956:	687b      	ldr	r3, [r7, #4]
   82958:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   8295a:	2b00      	cmp	r3, #0
   8295c:	d00a      	beq.n	82974 <prvUnlockQueue+0x2c>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
   8295e:	687b      	ldr	r3, [r7, #4]
   82960:	3324      	adds	r3, #36	; 0x24
   82962:	4618      	mov	r0, r3
   82964:	4b1f      	ldr	r3, [pc, #124]	; (829e4 <prvUnlockQueue+0x9c>)
   82966:	4798      	blx	r3
   82968:	4603      	mov	r3, r0
   8296a:	2b00      	cmp	r3, #0
   8296c:	d003      	beq.n	82976 <prvUnlockQueue+0x2e>
					{
						/* The task waiting has a higher priority so record that a
						context	switch is required. */
						vTaskMissedYield();
   8296e:	4b1e      	ldr	r3, [pc, #120]	; (829e8 <prvUnlockQueue+0xa0>)
   82970:	4798      	blx	r3
   82972:	e000      	b.n	82976 <prvUnlockQueue+0x2e>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					break;
   82974:	e008      	b.n	82988 <prvUnlockQueue+0x40>
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
   82976:	687b      	ldr	r3, [r7, #4]
   82978:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   8297a:	1e5a      	subs	r2, r3, #1
   8297c:	687b      	ldr	r3, [r7, #4]
   8297e:	649a      	str	r2, [r3, #72]	; 0x48
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
	{
		/* See if data was added to the queue while it was locked. */
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
   82980:	687b      	ldr	r3, [r7, #4]
   82982:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   82984:	2b00      	cmp	r3, #0
   82986:	dce6      	bgt.n	82956 <prvUnlockQueue+0xe>
			#endif /* configUSE_QUEUE_SETS */

			--( pxQueue->xTxLock );
		}

		pxQueue->xTxLock = queueUNLOCKED;
   82988:	687b      	ldr	r3, [r7, #4]
   8298a:	f04f 32ff 	mov.w	r2, #4294967295
   8298e:	649a      	str	r2, [r3, #72]	; 0x48
	}
	taskEXIT_CRITICAL();
   82990:	4b16      	ldr	r3, [pc, #88]	; (829ec <prvUnlockQueue+0xa4>)
   82992:	4798      	blx	r3

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
   82994:	4b12      	ldr	r3, [pc, #72]	; (829e0 <prvUnlockQueue+0x98>)
   82996:	4798      	blx	r3
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   82998:	e014      	b.n	829c4 <prvUnlockQueue+0x7c>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
   8299a:	687b      	ldr	r3, [r7, #4]
   8299c:	691b      	ldr	r3, [r3, #16]
   8299e:	2b00      	cmp	r3, #0
   829a0:	d00f      	beq.n	829c2 <prvUnlockQueue+0x7a>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
   829a2:	687b      	ldr	r3, [r7, #4]
   829a4:	3310      	adds	r3, #16
   829a6:	4618      	mov	r0, r3
   829a8:	4b0e      	ldr	r3, [pc, #56]	; (829e4 <prvUnlockQueue+0x9c>)
   829aa:	4798      	blx	r3
   829ac:	4603      	mov	r3, r0
   829ae:	2b00      	cmp	r3, #0
   829b0:	d001      	beq.n	829b6 <prvUnlockQueue+0x6e>
				{
					vTaskMissedYield();
   829b2:	4b0d      	ldr	r3, [pc, #52]	; (829e8 <prvUnlockQueue+0xa0>)
   829b4:	4798      	blx	r3
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--( pxQueue->xRxLock );
   829b6:	687b      	ldr	r3, [r7, #4]
   829b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   829ba:	1e5a      	subs	r2, r3, #1
   829bc:	687b      	ldr	r3, [r7, #4]
   829be:	645a      	str	r2, [r3, #68]	; 0x44
   829c0:	e000      	b.n	829c4 <prvUnlockQueue+0x7c>
			}
			else
			{
				break;
   829c2:	e003      	b.n	829cc <prvUnlockQueue+0x84>
	taskEXIT_CRITICAL();

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
	{
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
   829c4:	687b      	ldr	r3, [r7, #4]
   829c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   829c8:	2b00      	cmp	r3, #0
   829ca:	dce6      	bgt.n	8299a <prvUnlockQueue+0x52>
			{
				break;
			}
		}

		pxQueue->xRxLock = queueUNLOCKED;
   829cc:	687b      	ldr	r3, [r7, #4]
   829ce:	f04f 32ff 	mov.w	r2, #4294967295
   829d2:	645a      	str	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
   829d4:	4b05      	ldr	r3, [pc, #20]	; (829ec <prvUnlockQueue+0xa4>)
   829d6:	4798      	blx	r3
}
   829d8:	3708      	adds	r7, #8
   829da:	46bd      	mov	sp, r7
   829dc:	bd80      	pop	{r7, pc}
   829de:	bf00      	nop
   829e0:	00081c0d 	.word	0x00081c0d
   829e4:	000832c5 	.word	0x000832c5
   829e8:	0008346d 	.word	0x0008346d
   829ec:	00081c51 	.word	0x00081c51

000829f0 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
   829f0:	b580      	push	{r7, lr}
   829f2:	b084      	sub	sp, #16
   829f4:	af00      	add	r7, sp, #0
   829f6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
   829f8:	4b08      	ldr	r3, [pc, #32]	; (82a1c <prvIsQueueEmpty+0x2c>)
   829fa:	4798      	blx	r3
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
   829fc:	687b      	ldr	r3, [r7, #4]
   829fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   82a00:	2b00      	cmp	r3, #0
   82a02:	d102      	bne.n	82a0a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
   82a04:	2301      	movs	r3, #1
   82a06:	60fb      	str	r3, [r7, #12]
   82a08:	e001      	b.n	82a0e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
   82a0a:	2300      	movs	r3, #0
   82a0c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   82a0e:	4b04      	ldr	r3, [pc, #16]	; (82a20 <prvIsQueueEmpty+0x30>)
   82a10:	4798      	blx	r3

	return xReturn;
   82a12:	68fb      	ldr	r3, [r7, #12]
}
   82a14:	4618      	mov	r0, r3
   82a16:	3710      	adds	r7, #16
   82a18:	46bd      	mov	sp, r7
   82a1a:	bd80      	pop	{r7, pc}
   82a1c:	00081c0d 	.word	0x00081c0d
   82a20:	00081c51 	.word	0x00081c51

00082a24 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
   82a24:	b580      	push	{r7, lr}
   82a26:	b084      	sub	sp, #16
   82a28:	af00      	add	r7, sp, #0
   82a2a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
   82a2c:	4b09      	ldr	r3, [pc, #36]	; (82a54 <prvIsQueueFull+0x30>)
   82a2e:	4798      	blx	r3
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
   82a30:	687b      	ldr	r3, [r7, #4]
   82a32:	6b9a      	ldr	r2, [r3, #56]	; 0x38
   82a34:	687b      	ldr	r3, [r7, #4]
   82a36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   82a38:	429a      	cmp	r2, r3
   82a3a:	d102      	bne.n	82a42 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
   82a3c:	2301      	movs	r3, #1
   82a3e:	60fb      	str	r3, [r7, #12]
   82a40:	e001      	b.n	82a46 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
   82a42:	2300      	movs	r3, #0
   82a44:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   82a46:	4b04      	ldr	r3, [pc, #16]	; (82a58 <prvIsQueueFull+0x34>)
   82a48:	4798      	blx	r3

	return xReturn;
   82a4a:	68fb      	ldr	r3, [r7, #12]
}
   82a4c:	4618      	mov	r0, r3
   82a4e:	3710      	adds	r7, #16
   82a50:	46bd      	mov	sp, r7
   82a52:	bd80      	pop	{r7, pc}
   82a54:	00081c0d 	.word	0x00081c0d
   82a58:	00081c51 	.word	0x00081c51

00082a5c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait )
	{
   82a5c:	b580      	push	{r7, lr}
   82a5e:	b084      	sub	sp, #16
   82a60:	af00      	add	r7, sp, #0
   82a62:	6078      	str	r0, [r7, #4]
   82a64:	6039      	str	r1, [r7, #0]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
   82a66:	687b      	ldr	r3, [r7, #4]
   82a68:	60fb      	str	r3, [r7, #12]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
   82a6a:	4b12      	ldr	r3, [pc, #72]	; (82ab4 <vQueueWaitForMessageRestricted+0x58>)
   82a6c:	4798      	blx	r3
   82a6e:	68fb      	ldr	r3, [r7, #12]
   82a70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   82a72:	f1b3 3fff 	cmp.w	r3, #4294967295
   82a76:	d102      	bne.n	82a7e <vQueueWaitForMessageRestricted+0x22>
   82a78:	68fb      	ldr	r3, [r7, #12]
   82a7a:	2200      	movs	r2, #0
   82a7c:	645a      	str	r2, [r3, #68]	; 0x44
   82a7e:	68fb      	ldr	r3, [r7, #12]
   82a80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
   82a82:	f1b3 3fff 	cmp.w	r3, #4294967295
   82a86:	d102      	bne.n	82a8e <vQueueWaitForMessageRestricted+0x32>
   82a88:	68fb      	ldr	r3, [r7, #12]
   82a8a:	2200      	movs	r2, #0
   82a8c:	649a      	str	r2, [r3, #72]	; 0x48
   82a8e:	4b0a      	ldr	r3, [pc, #40]	; (82ab8 <vQueueWaitForMessageRestricted+0x5c>)
   82a90:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
   82a92:	68fb      	ldr	r3, [r7, #12]
   82a94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
   82a96:	2b00      	cmp	r3, #0
   82a98:	d105      	bne.n	82aa6 <vQueueWaitForMessageRestricted+0x4a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
   82a9a:	68fb      	ldr	r3, [r7, #12]
   82a9c:	3324      	adds	r3, #36	; 0x24
   82a9e:	4618      	mov	r0, r3
   82aa0:	6839      	ldr	r1, [r7, #0]
   82aa2:	4b06      	ldr	r3, [pc, #24]	; (82abc <vQueueWaitForMessageRestricted+0x60>)
   82aa4:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
   82aa6:	68f8      	ldr	r0, [r7, #12]
   82aa8:	4b05      	ldr	r3, [pc, #20]	; (82ac0 <vQueueWaitForMessageRestricted+0x64>)
   82aaa:	4798      	blx	r3
	}
   82aac:	3710      	adds	r7, #16
   82aae:	46bd      	mov	sp, r7
   82ab0:	bd80      	pop	{r7, pc}
   82ab2:	bf00      	nop
   82ab4:	00081c0d 	.word	0x00081c0d
   82ab8:	00081c51 	.word	0x00081c51
   82abc:	00083245 	.word	0x00083245
   82ac0:	00082949 	.word	0x00082949

00082ac4 <xTaskGenericCreate>:
static void prvResetNextTaskUnblockTime( void );

/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
   82ac4:	b590      	push	{r4, r7, lr}
   82ac6:	b08b      	sub	sp, #44	; 0x2c
   82ac8:	af02      	add	r7, sp, #8
   82aca:	60f8      	str	r0, [r7, #12]
   82acc:	60b9      	str	r1, [r7, #8]
   82ace:	603b      	str	r3, [r7, #0]
   82ad0:	4613      	mov	r3, r2
   82ad2:	80fb      	strh	r3, [r7, #6]
BaseType_t xReturn;
TCB_t * pxNewTCB;

	configASSERT( pxTaskCode );
   82ad4:	68fb      	ldr	r3, [r7, #12]
   82ad6:	2b00      	cmp	r3, #0
   82ad8:	d102      	bne.n	82ae0 <xTaskGenericCreate+0x1c>
   82ada:	4b4b      	ldr	r3, [pc, #300]	; (82c08 <xTaskGenericCreate+0x144>)
   82adc:	4798      	blx	r3
   82ade:	e7fe      	b.n	82ade <xTaskGenericCreate+0x1a>
	configASSERT( ( ( uxPriority & ( ~portPRIVILEGE_BIT ) ) < configMAX_PRIORITIES ) );
   82ae0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   82ae2:	2b04      	cmp	r3, #4
   82ae4:	d902      	bls.n	82aec <xTaskGenericCreate+0x28>
   82ae6:	4b48      	ldr	r3, [pc, #288]	; (82c08 <xTaskGenericCreate+0x144>)
   82ae8:	4798      	blx	r3
   82aea:	e7fe      	b.n	82aea <xTaskGenericCreate+0x26>

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
   82aec:	88fb      	ldrh	r3, [r7, #6]
   82aee:	4618      	mov	r0, r3
   82af0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
   82af2:	4b46      	ldr	r3, [pc, #280]	; (82c0c <xTaskGenericCreate+0x148>)
   82af4:	4798      	blx	r3
   82af6:	61b8      	str	r0, [r7, #24]

	if( pxNewTCB != NULL )
   82af8:	69bb      	ldr	r3, [r7, #24]
   82afa:	2b00      	cmp	r3, #0
   82afc:	d06d      	beq.n	82bda <xTaskGenericCreate+0x116>
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
   82afe:	69bb      	ldr	r3, [r7, #24]
   82b00:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   82b02:	88fb      	ldrh	r3, [r7, #6]
   82b04:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
   82b08:	3b01      	subs	r3, #1
   82b0a:	009b      	lsls	r3, r3, #2
   82b0c:	4413      	add	r3, r2
   82b0e:	617b      	str	r3, [r7, #20]
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ( portPOINTER_SIZE_TYPE ) ~portBYTE_ALIGNMENT_MASK  ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
   82b10:	697b      	ldr	r3, [r7, #20]
   82b12:	f023 0307 	bic.w	r3, r3, #7
   82b16:	617b      	str	r3, [r7, #20]

			/* Check the alignment of the calculated top of stack is correct. */
			configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
   82b18:	697b      	ldr	r3, [r7, #20]
   82b1a:	f003 0307 	and.w	r3, r3, #7
   82b1e:	2b00      	cmp	r3, #0
   82b20:	d002      	beq.n	82b28 <xTaskGenericCreate+0x64>
   82b22:	4b39      	ldr	r3, [pc, #228]	; (82c08 <xTaskGenericCreate+0x144>)
   82b24:	4798      	blx	r3
   82b26:	e7fe      	b.n	82b26 <xTaskGenericCreate+0x62>
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
   82b28:	88fb      	ldrh	r3, [r7, #6]
   82b2a:	9300      	str	r3, [sp, #0]
   82b2c:	69b8      	ldr	r0, [r7, #24]
   82b2e:	68b9      	ldr	r1, [r7, #8]
   82b30:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   82b32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
   82b34:	4c36      	ldr	r4, [pc, #216]	; (82c10 <xTaskGenericCreate+0x14c>)
   82b36:	47a0      	blx	r4
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
   82b38:	6978      	ldr	r0, [r7, #20]
   82b3a:	68f9      	ldr	r1, [r7, #12]
   82b3c:	683a      	ldr	r2, [r7, #0]
   82b3e:	4b35      	ldr	r3, [pc, #212]	; (82c14 <xTaskGenericCreate+0x150>)
   82b40:	4798      	blx	r3
   82b42:	4602      	mov	r2, r0
   82b44:	69bb      	ldr	r3, [r7, #24]
   82b46:	601a      	str	r2, [r3, #0]
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
   82b48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   82b4a:	2b00      	cmp	r3, #0
   82b4c:	d002      	beq.n	82b54 <xTaskGenericCreate+0x90>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
   82b4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   82b50:	69ba      	ldr	r2, [r7, #24]
   82b52:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
   82b54:	4b30      	ldr	r3, [pc, #192]	; (82c18 <xTaskGenericCreate+0x154>)
   82b56:	4798      	blx	r3
		{
			uxCurrentNumberOfTasks++;
   82b58:	4b30      	ldr	r3, [pc, #192]	; (82c1c <xTaskGenericCreate+0x158>)
   82b5a:	681b      	ldr	r3, [r3, #0]
   82b5c:	1c5a      	adds	r2, r3, #1
   82b5e:	4b2f      	ldr	r3, [pc, #188]	; (82c1c <xTaskGenericCreate+0x158>)
   82b60:	601a      	str	r2, [r3, #0]
			if( pxCurrentTCB == NULL )
   82b62:	4b2f      	ldr	r3, [pc, #188]	; (82c20 <xTaskGenericCreate+0x15c>)
   82b64:	681b      	ldr	r3, [r3, #0]
   82b66:	2b00      	cmp	r3, #0
   82b68:	d109      	bne.n	82b7e <xTaskGenericCreate+0xba>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
   82b6a:	4b2d      	ldr	r3, [pc, #180]	; (82c20 <xTaskGenericCreate+0x15c>)
   82b6c:	69ba      	ldr	r2, [r7, #24]
   82b6e:	601a      	str	r2, [r3, #0]

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
   82b70:	4b2a      	ldr	r3, [pc, #168]	; (82c1c <xTaskGenericCreate+0x158>)
   82b72:	681b      	ldr	r3, [r3, #0]
   82b74:	2b01      	cmp	r3, #1
   82b76:	d10f      	bne.n	82b98 <xTaskGenericCreate+0xd4>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
   82b78:	4b2a      	ldr	r3, [pc, #168]	; (82c24 <xTaskGenericCreate+0x160>)
   82b7a:	4798      	blx	r3
   82b7c:	e00c      	b.n	82b98 <xTaskGenericCreate+0xd4>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
   82b7e:	4b2a      	ldr	r3, [pc, #168]	; (82c28 <xTaskGenericCreate+0x164>)
   82b80:	681b      	ldr	r3, [r3, #0]
   82b82:	2b00      	cmp	r3, #0
   82b84:	d108      	bne.n	82b98 <xTaskGenericCreate+0xd4>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
   82b86:	4b26      	ldr	r3, [pc, #152]	; (82c20 <xTaskGenericCreate+0x15c>)
   82b88:	681b      	ldr	r3, [r3, #0]
   82b8a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   82b8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   82b8e:	429a      	cmp	r2, r3
   82b90:	d802      	bhi.n	82b98 <xTaskGenericCreate+0xd4>
					{
						pxCurrentTCB = pxNewTCB;
   82b92:	4b23      	ldr	r3, [pc, #140]	; (82c20 <xTaskGenericCreate+0x15c>)
   82b94:	69ba      	ldr	r2, [r7, #24]
   82b96:	601a      	str	r2, [r3, #0]
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
   82b98:	4b24      	ldr	r3, [pc, #144]	; (82c2c <xTaskGenericCreate+0x168>)
   82b9a:	681b      	ldr	r3, [r3, #0]
   82b9c:	1c5a      	adds	r2, r3, #1
   82b9e:	4b23      	ldr	r3, [pc, #140]	; (82c2c <xTaskGenericCreate+0x168>)
   82ba0:	601a      	str	r2, [r3, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
   82ba2:	69bb      	ldr	r3, [r7, #24]
   82ba4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   82ba6:	2201      	movs	r2, #1
   82ba8:	409a      	lsls	r2, r3
   82baa:	4b21      	ldr	r3, [pc, #132]	; (82c30 <xTaskGenericCreate+0x16c>)
   82bac:	681b      	ldr	r3, [r3, #0]
   82bae:	431a      	orrs	r2, r3
   82bb0:	4b1f      	ldr	r3, [pc, #124]	; (82c30 <xTaskGenericCreate+0x16c>)
   82bb2:	601a      	str	r2, [r3, #0]
   82bb4:	69bb      	ldr	r3, [r7, #24]
   82bb6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   82bb8:	4613      	mov	r3, r2
   82bba:	009b      	lsls	r3, r3, #2
   82bbc:	4413      	add	r3, r2
   82bbe:	009b      	lsls	r3, r3, #2
   82bc0:	4a1c      	ldr	r2, [pc, #112]	; (82c34 <xTaskGenericCreate+0x170>)
   82bc2:	441a      	add	r2, r3
   82bc4:	69bb      	ldr	r3, [r7, #24]
   82bc6:	3304      	adds	r3, #4
   82bc8:	4610      	mov	r0, r2
   82bca:	4619      	mov	r1, r3
   82bcc:	4b1a      	ldr	r3, [pc, #104]	; (82c38 <xTaskGenericCreate+0x174>)
   82bce:	4798      	blx	r3

			xReturn = pdPASS;
   82bd0:	2301      	movs	r3, #1
   82bd2:	61fb      	str	r3, [r7, #28]
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
   82bd4:	4b19      	ldr	r3, [pc, #100]	; (82c3c <xTaskGenericCreate+0x178>)
   82bd6:	4798      	blx	r3
   82bd8:	e002      	b.n	82be0 <xTaskGenericCreate+0x11c>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
   82bda:	f04f 33ff 	mov.w	r3, #4294967295
   82bde:	61fb      	str	r3, [r7, #28]
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
   82be0:	69fb      	ldr	r3, [r7, #28]
   82be2:	2b01      	cmp	r3, #1
   82be4:	d10b      	bne.n	82bfe <xTaskGenericCreate+0x13a>
	{
		if( xSchedulerRunning != pdFALSE )
   82be6:	4b10      	ldr	r3, [pc, #64]	; (82c28 <xTaskGenericCreate+0x164>)
   82be8:	681b      	ldr	r3, [r3, #0]
   82bea:	2b00      	cmp	r3, #0
   82bec:	d007      	beq.n	82bfe <xTaskGenericCreate+0x13a>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
   82bee:	4b0c      	ldr	r3, [pc, #48]	; (82c20 <xTaskGenericCreate+0x15c>)
   82bf0:	681b      	ldr	r3, [r3, #0]
   82bf2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   82bf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   82bf6:	429a      	cmp	r2, r3
   82bf8:	d201      	bcs.n	82bfe <xTaskGenericCreate+0x13a>
			{
				taskYIELD_IF_USING_PREEMPTION();
   82bfa:	4b11      	ldr	r3, [pc, #68]	; (82c40 <xTaskGenericCreate+0x17c>)
   82bfc:	4798      	blx	r3
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
   82bfe:	69fb      	ldr	r3, [r7, #28]
}
   82c00:	4618      	mov	r0, r3
   82c02:	3724      	adds	r7, #36	; 0x24
   82c04:	46bd      	mov	sp, r7
   82c06:	bd90      	pop	{r4, r7, pc}
   82c08:	00081c89 	.word	0x00081c89
   82c0c:	000836c1 	.word	0x000836c1
   82c10:	000834ad 	.word	0x000834ad
   82c14:	00081a65 	.word	0x00081a65
   82c18:	00081c0d 	.word	0x00081c0d
   82c1c:	2007a5bc 	.word	0x2007a5bc
   82c20:	2007a4e4 	.word	0x2007a4e4
   82c24:	00083545 	.word	0x00083545
   82c28:	2007a5c8 	.word	0x2007a5c8
   82c2c:	2007a5d8 	.word	0x2007a5d8
   82c30:	2007a5c4 	.word	0x2007a5c4
   82c34:	2007a4e8 	.word	0x2007a4e8
   82c38:	00081959 	.word	0x00081959
   82c3c:	00081c51 	.word	0x00081c51
   82c40:	00081bed 	.word	0x00081bed

00082c44 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
   82c44:	b580      	push	{r7, lr}
   82c46:	b086      	sub	sp, #24
   82c48:	af00      	add	r7, sp, #0
   82c4a:	6078      	str	r0, [r7, #4]
   82c4c:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
   82c4e:	2300      	movs	r3, #0
   82c50:	617b      	str	r3, [r7, #20]

		configASSERT( pxPreviousWakeTime );
   82c52:	687b      	ldr	r3, [r7, #4]
   82c54:	2b00      	cmp	r3, #0
   82c56:	d102      	bne.n	82c5e <vTaskDelayUntil+0x1a>
   82c58:	4b2f      	ldr	r3, [pc, #188]	; (82d18 <vTaskDelayUntil+0xd4>)
   82c5a:	4798      	blx	r3
   82c5c:	e7fe      	b.n	82c5c <vTaskDelayUntil+0x18>
		configASSERT( ( xTimeIncrement > 0U ) );
   82c5e:	683b      	ldr	r3, [r7, #0]
   82c60:	2b00      	cmp	r3, #0
   82c62:	d102      	bne.n	82c6a <vTaskDelayUntil+0x26>
   82c64:	4b2c      	ldr	r3, [pc, #176]	; (82d18 <vTaskDelayUntil+0xd4>)
   82c66:	4798      	blx	r3
   82c68:	e7fe      	b.n	82c68 <vTaskDelayUntil+0x24>
		configASSERT( uxSchedulerSuspended == 0 );
   82c6a:	4b2c      	ldr	r3, [pc, #176]	; (82d1c <vTaskDelayUntil+0xd8>)
   82c6c:	681b      	ldr	r3, [r3, #0]
   82c6e:	2b00      	cmp	r3, #0
   82c70:	d002      	beq.n	82c78 <vTaskDelayUntil+0x34>
   82c72:	4b29      	ldr	r3, [pc, #164]	; (82d18 <vTaskDelayUntil+0xd4>)
   82c74:	4798      	blx	r3
   82c76:	e7fe      	b.n	82c76 <vTaskDelayUntil+0x32>

		vTaskSuspendAll();
   82c78:	4b29      	ldr	r3, [pc, #164]	; (82d20 <vTaskDelayUntil+0xdc>)
   82c7a:	4798      	blx	r3
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
   82c7c:	4b29      	ldr	r3, [pc, #164]	; (82d24 <vTaskDelayUntil+0xe0>)
   82c7e:	681b      	ldr	r3, [r3, #0]
   82c80:	613b      	str	r3, [r7, #16]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
   82c82:	687b      	ldr	r3, [r7, #4]
   82c84:	681a      	ldr	r2, [r3, #0]
   82c86:	683b      	ldr	r3, [r7, #0]
   82c88:	4413      	add	r3, r2
   82c8a:	60fb      	str	r3, [r7, #12]

			if( xConstTickCount < *pxPreviousWakeTime )
   82c8c:	687b      	ldr	r3, [r7, #4]
   82c8e:	681a      	ldr	r2, [r3, #0]
   82c90:	693b      	ldr	r3, [r7, #16]
   82c92:	429a      	cmp	r2, r3
   82c94:	d90b      	bls.n	82cae <vTaskDelayUntil+0x6a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
   82c96:	687b      	ldr	r3, [r7, #4]
   82c98:	681a      	ldr	r2, [r3, #0]
   82c9a:	68fb      	ldr	r3, [r7, #12]
   82c9c:	429a      	cmp	r2, r3
   82c9e:	d911      	bls.n	82cc4 <vTaskDelayUntil+0x80>
   82ca0:	68fa      	ldr	r2, [r7, #12]
   82ca2:	693b      	ldr	r3, [r7, #16]
   82ca4:	429a      	cmp	r2, r3
   82ca6:	d90d      	bls.n	82cc4 <vTaskDelayUntil+0x80>
				{
					xShouldDelay = pdTRUE;
   82ca8:	2301      	movs	r3, #1
   82caa:	617b      	str	r3, [r7, #20]
   82cac:	e00a      	b.n	82cc4 <vTaskDelayUntil+0x80>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
   82cae:	687b      	ldr	r3, [r7, #4]
   82cb0:	681a      	ldr	r2, [r3, #0]
   82cb2:	68fb      	ldr	r3, [r7, #12]
   82cb4:	429a      	cmp	r2, r3
   82cb6:	d803      	bhi.n	82cc0 <vTaskDelayUntil+0x7c>
   82cb8:	68fa      	ldr	r2, [r7, #12]
   82cba:	693b      	ldr	r3, [r7, #16]
   82cbc:	429a      	cmp	r2, r3
   82cbe:	d901      	bls.n	82cc4 <vTaskDelayUntil+0x80>
				{
					xShouldDelay = pdTRUE;
   82cc0:	2301      	movs	r3, #1
   82cc2:	617b      	str	r3, [r7, #20]
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
   82cc4:	687b      	ldr	r3, [r7, #4]
   82cc6:	68fa      	ldr	r2, [r7, #12]
   82cc8:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
   82cca:	697b      	ldr	r3, [r7, #20]
   82ccc:	2b00      	cmp	r3, #0
   82cce:	d017      	beq.n	82d00 <vTaskDelayUntil+0xbc>
			{
				traceTASK_DELAY_UNTIL();

				/* Remove the task from the ready list before adding it to the
				blocked list as the same list item is used for both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
   82cd0:	4b15      	ldr	r3, [pc, #84]	; (82d28 <vTaskDelayUntil+0xe4>)
   82cd2:	681b      	ldr	r3, [r3, #0]
   82cd4:	3304      	adds	r3, #4
   82cd6:	4618      	mov	r0, r3
   82cd8:	4b14      	ldr	r3, [pc, #80]	; (82d2c <vTaskDelayUntil+0xe8>)
   82cda:	4798      	blx	r3
   82cdc:	4603      	mov	r3, r0
   82cde:	2b00      	cmp	r3, #0
   82ce0:	d10b      	bne.n	82cfa <vTaskDelayUntil+0xb6>
				{
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
   82ce2:	4b11      	ldr	r3, [pc, #68]	; (82d28 <vTaskDelayUntil+0xe4>)
   82ce4:	681b      	ldr	r3, [r3, #0]
   82ce6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   82ce8:	2201      	movs	r2, #1
   82cea:	fa02 f303 	lsl.w	r3, r2, r3
   82cee:	43da      	mvns	r2, r3
   82cf0:	4b0f      	ldr	r3, [pc, #60]	; (82d30 <vTaskDelayUntil+0xec>)
   82cf2:	681b      	ldr	r3, [r3, #0]
   82cf4:	401a      	ands	r2, r3
   82cf6:	4b0e      	ldr	r3, [pc, #56]	; (82d30 <vTaskDelayUntil+0xec>)
   82cf8:	601a      	str	r2, [r3, #0]
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				prvAddCurrentTaskToDelayedList( xTimeToWake );
   82cfa:	68f8      	ldr	r0, [r7, #12]
   82cfc:	4b0d      	ldr	r3, [pc, #52]	; (82d34 <vTaskDelayUntil+0xf0>)
   82cfe:	4798      	blx	r3
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
   82d00:	4b0d      	ldr	r3, [pc, #52]	; (82d38 <vTaskDelayUntil+0xf4>)
   82d02:	4798      	blx	r3
   82d04:	60b8      	str	r0, [r7, #8]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
   82d06:	68bb      	ldr	r3, [r7, #8]
   82d08:	2b00      	cmp	r3, #0
   82d0a:	d101      	bne.n	82d10 <vTaskDelayUntil+0xcc>
		{
			portYIELD_WITHIN_API();
   82d0c:	4b0b      	ldr	r3, [pc, #44]	; (82d3c <vTaskDelayUntil+0xf8>)
   82d0e:	4798      	blx	r3
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   82d10:	3718      	adds	r7, #24
   82d12:	46bd      	mov	sp, r7
   82d14:	bd80      	pop	{r7, pc}
   82d16:	bf00      	nop
   82d18:	00081c89 	.word	0x00081c89
   82d1c:	2007a5dc 	.word	0x2007a5dc
   82d20:	00082dc1 	.word	0x00082dc1
   82d24:	2007a5c0 	.word	0x2007a5c0
   82d28:	2007a4e4 	.word	0x2007a4e4
   82d2c:	00081a11 	.word	0x00081a11
   82d30:	2007a5c4 	.word	0x2007a5c4
   82d34:	00083651 	.word	0x00083651
   82d38:	00082ddd 	.word	0x00082ddd
   82d3c:	00081bed 	.word	0x00081bed

00082d40 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
   82d40:	b590      	push	{r4, r7, lr}
   82d42:	b087      	sub	sp, #28
   82d44:	af04      	add	r7, sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
   82d46:	2300      	movs	r3, #0
   82d48:	9300      	str	r3, [sp, #0]
   82d4a:	2300      	movs	r3, #0
   82d4c:	9301      	str	r3, [sp, #4]
   82d4e:	2300      	movs	r3, #0
   82d50:	9302      	str	r3, [sp, #8]
   82d52:	2300      	movs	r3, #0
   82d54:	9303      	str	r3, [sp, #12]
   82d56:	4812      	ldr	r0, [pc, #72]	; (82da0 <vTaskStartScheduler+0x60>)
   82d58:	4912      	ldr	r1, [pc, #72]	; (82da4 <vTaskStartScheduler+0x64>)
   82d5a:	2282      	movs	r2, #130	; 0x82
   82d5c:	2300      	movs	r3, #0
   82d5e:	4c12      	ldr	r4, [pc, #72]	; (82da8 <vTaskStartScheduler+0x68>)
   82d60:	47a0      	blx	r4
   82d62:	6078      	str	r0, [r7, #4]
	}
	#endif /* INCLUDE_xTaskGetIdleTaskHandle */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
   82d64:	687b      	ldr	r3, [r7, #4]
   82d66:	2b01      	cmp	r3, #1
   82d68:	d102      	bne.n	82d70 <vTaskStartScheduler+0x30>
		{
			xReturn = xTimerCreateTimerTask();
   82d6a:	4b10      	ldr	r3, [pc, #64]	; (82dac <vTaskStartScheduler+0x6c>)
   82d6c:	4798      	blx	r3
   82d6e:	6078      	str	r0, [r7, #4]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
   82d70:	687b      	ldr	r3, [r7, #4]
   82d72:	2b01      	cmp	r3, #1
   82d74:	d10a      	bne.n	82d8c <vTaskStartScheduler+0x4c>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
   82d76:	4b0e      	ldr	r3, [pc, #56]	; (82db0 <vTaskStartScheduler+0x70>)
   82d78:	4798      	blx	r3
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xSchedulerRunning = pdTRUE;
   82d7a:	4b0e      	ldr	r3, [pc, #56]	; (82db4 <vTaskStartScheduler+0x74>)
   82d7c:	2201      	movs	r2, #1
   82d7e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
   82d80:	4b0d      	ldr	r3, [pc, #52]	; (82db8 <vTaskStartScheduler+0x78>)
   82d82:	2200      	movs	r2, #0
   82d84:	601a      	str	r2, [r3, #0]
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
   82d86:	4b0d      	ldr	r3, [pc, #52]	; (82dbc <vTaskStartScheduler+0x7c>)
   82d88:	4798      	blx	r3
   82d8a:	e005      	b.n	82d98 <vTaskStartScheduler+0x58>
	else
	{
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
   82d8c:	687b      	ldr	r3, [r7, #4]
   82d8e:	2b00      	cmp	r3, #0
   82d90:	d102      	bne.n	82d98 <vTaskStartScheduler+0x58>
   82d92:	4b07      	ldr	r3, [pc, #28]	; (82db0 <vTaskStartScheduler+0x70>)
   82d94:	4798      	blx	r3
   82d96:	e7fe      	b.n	82d96 <vTaskStartScheduler+0x56>
	}
}
   82d98:	370c      	adds	r7, #12
   82d9a:	46bd      	mov	sp, r7
   82d9c:	bd90      	pop	{r4, r7, pc}
   82d9e:	bf00      	nop
   82da0:	00083485 	.word	0x00083485
   82da4:	00084da0 	.word	0x00084da0
   82da8:	00082ac5 	.word	0x00082ac5
   82dac:	000839d9 	.word	0x000839d9
   82db0:	00081c89 	.word	0x00081c89
   82db4:	2007a5c8 	.word	0x2007a5c8
   82db8:	2007a5c0 	.word	0x2007a5c0
   82dbc:	00081b25 	.word	0x00081b25

00082dc0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
   82dc0:	b480      	push	{r7}
   82dc2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
   82dc4:	4b04      	ldr	r3, [pc, #16]	; (82dd8 <vTaskSuspendAll+0x18>)
   82dc6:	681b      	ldr	r3, [r3, #0]
   82dc8:	1c5a      	adds	r2, r3, #1
   82dca:	4b03      	ldr	r3, [pc, #12]	; (82dd8 <vTaskSuspendAll+0x18>)
   82dcc:	601a      	str	r2, [r3, #0]
}
   82dce:	46bd      	mov	sp, r7
   82dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
   82dd4:	4770      	bx	lr
   82dd6:	bf00      	nop
   82dd8:	2007a5dc 	.word	0x2007a5dc

00082ddc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
   82ddc:	b580      	push	{r7, lr}
   82dde:	b082      	sub	sp, #8
   82de0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
   82de2:	2300      	movs	r3, #0
   82de4:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
   82de6:	4b37      	ldr	r3, [pc, #220]	; (82ec4 <xTaskResumeAll+0xe8>)
   82de8:	681b      	ldr	r3, [r3, #0]
   82dea:	2b00      	cmp	r3, #0
   82dec:	d102      	bne.n	82df4 <xTaskResumeAll+0x18>
   82dee:	4b36      	ldr	r3, [pc, #216]	; (82ec8 <xTaskResumeAll+0xec>)
   82df0:	4798      	blx	r3
   82df2:	e7fe      	b.n	82df2 <xTaskResumeAll+0x16>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
   82df4:	4b35      	ldr	r3, [pc, #212]	; (82ecc <xTaskResumeAll+0xf0>)
   82df6:	4798      	blx	r3
	{
		--uxSchedulerSuspended;
   82df8:	4b32      	ldr	r3, [pc, #200]	; (82ec4 <xTaskResumeAll+0xe8>)
   82dfa:	681b      	ldr	r3, [r3, #0]
   82dfc:	1e5a      	subs	r2, r3, #1
   82dfe:	4b31      	ldr	r3, [pc, #196]	; (82ec4 <xTaskResumeAll+0xe8>)
   82e00:	601a      	str	r2, [r3, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   82e02:	4b30      	ldr	r3, [pc, #192]	; (82ec4 <xTaskResumeAll+0xe8>)
   82e04:	681b      	ldr	r3, [r3, #0]
   82e06:	2b00      	cmp	r3, #0
   82e08:	d155      	bne.n	82eb6 <xTaskResumeAll+0xda>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
   82e0a:	4b31      	ldr	r3, [pc, #196]	; (82ed0 <xTaskResumeAll+0xf4>)
   82e0c:	681b      	ldr	r3, [r3, #0]
   82e0e:	2b00      	cmp	r3, #0
   82e10:	d051      	beq.n	82eb6 <xTaskResumeAll+0xda>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
   82e12:	e02e      	b.n	82e72 <xTaskResumeAll+0x96>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
   82e14:	4b2f      	ldr	r3, [pc, #188]	; (82ed4 <xTaskResumeAll+0xf8>)
   82e16:	68db      	ldr	r3, [r3, #12]
   82e18:	68db      	ldr	r3, [r3, #12]
   82e1a:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   82e1c:	683b      	ldr	r3, [r7, #0]
   82e1e:	3318      	adds	r3, #24
   82e20:	4618      	mov	r0, r3
   82e22:	4b2d      	ldr	r3, [pc, #180]	; (82ed8 <xTaskResumeAll+0xfc>)
   82e24:	4798      	blx	r3
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
   82e26:	683b      	ldr	r3, [r7, #0]
   82e28:	3304      	adds	r3, #4
   82e2a:	4618      	mov	r0, r3
   82e2c:	4b2a      	ldr	r3, [pc, #168]	; (82ed8 <xTaskResumeAll+0xfc>)
   82e2e:	4798      	blx	r3
					prvAddTaskToReadyList( pxTCB );
   82e30:	683b      	ldr	r3, [r7, #0]
   82e32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   82e34:	2201      	movs	r2, #1
   82e36:	409a      	lsls	r2, r3
   82e38:	4b28      	ldr	r3, [pc, #160]	; (82edc <xTaskResumeAll+0x100>)
   82e3a:	681b      	ldr	r3, [r3, #0]
   82e3c:	431a      	orrs	r2, r3
   82e3e:	4b27      	ldr	r3, [pc, #156]	; (82edc <xTaskResumeAll+0x100>)
   82e40:	601a      	str	r2, [r3, #0]
   82e42:	683b      	ldr	r3, [r7, #0]
   82e44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   82e46:	4613      	mov	r3, r2
   82e48:	009b      	lsls	r3, r3, #2
   82e4a:	4413      	add	r3, r2
   82e4c:	009b      	lsls	r3, r3, #2
   82e4e:	4a24      	ldr	r2, [pc, #144]	; (82ee0 <xTaskResumeAll+0x104>)
   82e50:	441a      	add	r2, r3
   82e52:	683b      	ldr	r3, [r7, #0]
   82e54:	3304      	adds	r3, #4
   82e56:	4610      	mov	r0, r2
   82e58:	4619      	mov	r1, r3
   82e5a:	4b22      	ldr	r3, [pc, #136]	; (82ee4 <xTaskResumeAll+0x108>)
   82e5c:	4798      	blx	r3

					/* If we have moved a task that has a priority higher than
					the current task then we should yield. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   82e5e:	683b      	ldr	r3, [r7, #0]
   82e60:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   82e62:	4b21      	ldr	r3, [pc, #132]	; (82ee8 <xTaskResumeAll+0x10c>)
   82e64:	681b      	ldr	r3, [r3, #0]
   82e66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   82e68:	429a      	cmp	r2, r3
   82e6a:	d302      	bcc.n	82e72 <xTaskResumeAll+0x96>
					{
						xYieldPending = pdTRUE;
   82e6c:	4b1f      	ldr	r3, [pc, #124]	; (82eec <xTaskResumeAll+0x110>)
   82e6e:	2201      	movs	r2, #1
   82e70:	601a      	str	r2, [r3, #0]
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
   82e72:	4b18      	ldr	r3, [pc, #96]	; (82ed4 <xTaskResumeAll+0xf8>)
   82e74:	681b      	ldr	r3, [r3, #0]
   82e76:	2b00      	cmp	r3, #0
   82e78:	d1cc      	bne.n	82e14 <xTaskResumeAll+0x38>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
   82e7a:	4b1d      	ldr	r3, [pc, #116]	; (82ef0 <xTaskResumeAll+0x114>)
   82e7c:	681b      	ldr	r3, [r3, #0]
   82e7e:	2b00      	cmp	r3, #0
   82e80:	d011      	beq.n	82ea6 <xTaskResumeAll+0xca>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
   82e82:	e00c      	b.n	82e9e <xTaskResumeAll+0xc2>
					{
						if( xTaskIncrementTick() != pdFALSE )
   82e84:	4b1b      	ldr	r3, [pc, #108]	; (82ef4 <xTaskResumeAll+0x118>)
   82e86:	4798      	blx	r3
   82e88:	4603      	mov	r3, r0
   82e8a:	2b00      	cmp	r3, #0
   82e8c:	d002      	beq.n	82e94 <xTaskResumeAll+0xb8>
						{
							xYieldPending = pdTRUE;
   82e8e:	4b17      	ldr	r3, [pc, #92]	; (82eec <xTaskResumeAll+0x110>)
   82e90:	2201      	movs	r2, #1
   82e92:	601a      	str	r2, [r3, #0]
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
   82e94:	4b16      	ldr	r3, [pc, #88]	; (82ef0 <xTaskResumeAll+0x114>)
   82e96:	681b      	ldr	r3, [r3, #0]
   82e98:	1e5a      	subs	r2, r3, #1
   82e9a:	4b15      	ldr	r3, [pc, #84]	; (82ef0 <xTaskResumeAll+0x114>)
   82e9c:	601a      	str	r2, [r3, #0]
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
   82e9e:	4b14      	ldr	r3, [pc, #80]	; (82ef0 <xTaskResumeAll+0x114>)
   82ea0:	681b      	ldr	r3, [r3, #0]
   82ea2:	2b00      	cmp	r3, #0
   82ea4:	d1ee      	bne.n	82e84 <xTaskResumeAll+0xa8>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
   82ea6:	4b11      	ldr	r3, [pc, #68]	; (82eec <xTaskResumeAll+0x110>)
   82ea8:	681b      	ldr	r3, [r3, #0]
   82eaa:	2b01      	cmp	r3, #1
   82eac:	d103      	bne.n	82eb6 <xTaskResumeAll+0xda>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
   82eae:	2301      	movs	r3, #1
   82eb0:	607b      	str	r3, [r7, #4]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
   82eb2:	4b11      	ldr	r3, [pc, #68]	; (82ef8 <xTaskResumeAll+0x11c>)
   82eb4:	4798      	blx	r3
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
   82eb6:	4b11      	ldr	r3, [pc, #68]	; (82efc <xTaskResumeAll+0x120>)
   82eb8:	4798      	blx	r3

	return xAlreadyYielded;
   82eba:	687b      	ldr	r3, [r7, #4]
}
   82ebc:	4618      	mov	r0, r3
   82ebe:	3708      	adds	r7, #8
   82ec0:	46bd      	mov	sp, r7
   82ec2:	bd80      	pop	{r7, pc}
   82ec4:	2007a5dc 	.word	0x2007a5dc
   82ec8:	00081c89 	.word	0x00081c89
   82ecc:	00081c0d 	.word	0x00081c0d
   82ed0:	2007a5bc 	.word	0x2007a5bc
   82ed4:	2007a57c 	.word	0x2007a57c
   82ed8:	00081a11 	.word	0x00081a11
   82edc:	2007a5c4 	.word	0x2007a5c4
   82ee0:	2007a4e8 	.word	0x2007a4e8
   82ee4:	00081959 	.word	0x00081959
   82ee8:	2007a4e4 	.word	0x2007a4e4
   82eec:	2007a5d0 	.word	0x2007a5d0
   82ef0:	2007a5cc 	.word	0x2007a5cc
   82ef4:	00082f2d 	.word	0x00082f2d
   82ef8:	00081bed 	.word	0x00081bed
   82efc:	00081c51 	.word	0x00081c51

00082f00 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
   82f00:	b580      	push	{r7, lr}
   82f02:	b082      	sub	sp, #8
   82f04:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	taskENTER_CRITICAL();
   82f06:	4b06      	ldr	r3, [pc, #24]	; (82f20 <xTaskGetTickCount+0x20>)
   82f08:	4798      	blx	r3
	{
		xTicks = xTickCount;
   82f0a:	4b06      	ldr	r3, [pc, #24]	; (82f24 <xTaskGetTickCount+0x24>)
   82f0c:	681b      	ldr	r3, [r3, #0]
   82f0e:	607b      	str	r3, [r7, #4]
	}
	taskEXIT_CRITICAL();
   82f10:	4b05      	ldr	r3, [pc, #20]	; (82f28 <xTaskGetTickCount+0x28>)
   82f12:	4798      	blx	r3

	return xTicks;
   82f14:	687b      	ldr	r3, [r7, #4]
}
   82f16:	4618      	mov	r0, r3
   82f18:	3708      	adds	r7, #8
   82f1a:	46bd      	mov	sp, r7
   82f1c:	bd80      	pop	{r7, pc}
   82f1e:	bf00      	nop
   82f20:	00081c0d 	.word	0x00081c0d
   82f24:	2007a5c0 	.word	0x2007a5c0
   82f28:	00081c51 	.word	0x00081c51

00082f2c <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
   82f2c:	b580      	push	{r7, lr}
   82f2e:	b086      	sub	sp, #24
   82f30:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
   82f32:	2300      	movs	r3, #0
   82f34:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   82f36:	4b4d      	ldr	r3, [pc, #308]	; (8306c <xTaskIncrementTick+0x140>)
   82f38:	681b      	ldr	r3, [r3, #0]
   82f3a:	2b00      	cmp	r3, #0
   82f3c:	f040 8086 	bne.w	8304c <xTaskIncrementTick+0x120>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
   82f40:	4b4b      	ldr	r3, [pc, #300]	; (83070 <xTaskIncrementTick+0x144>)
   82f42:	681b      	ldr	r3, [r3, #0]
   82f44:	1c5a      	adds	r2, r3, #1
   82f46:	4b4a      	ldr	r3, [pc, #296]	; (83070 <xTaskIncrementTick+0x144>)
   82f48:	601a      	str	r2, [r3, #0]

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
   82f4a:	4b49      	ldr	r3, [pc, #292]	; (83070 <xTaskIncrementTick+0x144>)
   82f4c:	681b      	ldr	r3, [r3, #0]
   82f4e:	613b      	str	r3, [r7, #16]

			if( xConstTickCount == ( TickType_t ) 0U )
   82f50:	693b      	ldr	r3, [r7, #16]
   82f52:	2b00      	cmp	r3, #0
   82f54:	d118      	bne.n	82f88 <xTaskIncrementTick+0x5c>
			{
				taskSWITCH_DELAYED_LISTS();
   82f56:	4b47      	ldr	r3, [pc, #284]	; (83074 <xTaskIncrementTick+0x148>)
   82f58:	681b      	ldr	r3, [r3, #0]
   82f5a:	681b      	ldr	r3, [r3, #0]
   82f5c:	2b00      	cmp	r3, #0
   82f5e:	d002      	beq.n	82f66 <xTaskIncrementTick+0x3a>
   82f60:	4b45      	ldr	r3, [pc, #276]	; (83078 <xTaskIncrementTick+0x14c>)
   82f62:	4798      	blx	r3
   82f64:	e7fe      	b.n	82f64 <xTaskIncrementTick+0x38>
   82f66:	4b43      	ldr	r3, [pc, #268]	; (83074 <xTaskIncrementTick+0x148>)
   82f68:	681b      	ldr	r3, [r3, #0]
   82f6a:	60fb      	str	r3, [r7, #12]
   82f6c:	4b43      	ldr	r3, [pc, #268]	; (8307c <xTaskIncrementTick+0x150>)
   82f6e:	681a      	ldr	r2, [r3, #0]
   82f70:	4b40      	ldr	r3, [pc, #256]	; (83074 <xTaskIncrementTick+0x148>)
   82f72:	601a      	str	r2, [r3, #0]
   82f74:	4b41      	ldr	r3, [pc, #260]	; (8307c <xTaskIncrementTick+0x150>)
   82f76:	68fa      	ldr	r2, [r7, #12]
   82f78:	601a      	str	r2, [r3, #0]
   82f7a:	4b41      	ldr	r3, [pc, #260]	; (83080 <xTaskIncrementTick+0x154>)
   82f7c:	681b      	ldr	r3, [r3, #0]
   82f7e:	1c5a      	adds	r2, r3, #1
   82f80:	4b3f      	ldr	r3, [pc, #252]	; (83080 <xTaskIncrementTick+0x154>)
   82f82:	601a      	str	r2, [r3, #0]
   82f84:	4b3f      	ldr	r3, [pc, #252]	; (83084 <xTaskIncrementTick+0x158>)
   82f86:	4798      	blx	r3

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further	down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
   82f88:	4b3f      	ldr	r3, [pc, #252]	; (83088 <xTaskIncrementTick+0x15c>)
   82f8a:	681b      	ldr	r3, [r3, #0]
   82f8c:	693a      	ldr	r2, [r7, #16]
   82f8e:	429a      	cmp	r2, r3
   82f90:	d34d      	bcc.n	8302e <xTaskIncrementTick+0x102>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   82f92:	4b38      	ldr	r3, [pc, #224]	; (83074 <xTaskIncrementTick+0x148>)
   82f94:	681b      	ldr	r3, [r3, #0]
   82f96:	681b      	ldr	r3, [r3, #0]
   82f98:	2b00      	cmp	r3, #0
   82f9a:	d101      	bne.n	82fa0 <xTaskIncrementTick+0x74>
   82f9c:	2301      	movs	r3, #1
   82f9e:	e000      	b.n	82fa2 <xTaskIncrementTick+0x76>
   82fa0:	2300      	movs	r3, #0
   82fa2:	2b00      	cmp	r3, #0
   82fa4:	d004      	beq.n	82fb0 <xTaskIncrementTick+0x84>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
   82fa6:	4b38      	ldr	r3, [pc, #224]	; (83088 <xTaskIncrementTick+0x15c>)
   82fa8:	f04f 32ff 	mov.w	r2, #4294967295
   82fac:	601a      	str	r2, [r3, #0]
						break;
   82fae:	e03e      	b.n	8302e <xTaskIncrementTick+0x102>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   82fb0:	4b30      	ldr	r3, [pc, #192]	; (83074 <xTaskIncrementTick+0x148>)
   82fb2:	681b      	ldr	r3, [r3, #0]
   82fb4:	68db      	ldr	r3, [r3, #12]
   82fb6:	68db      	ldr	r3, [r3, #12]
   82fb8:	60bb      	str	r3, [r7, #8]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
   82fba:	68bb      	ldr	r3, [r7, #8]
   82fbc:	685b      	ldr	r3, [r3, #4]
   82fbe:	607b      	str	r3, [r7, #4]

						if( xConstTickCount < xItemValue )
   82fc0:	693a      	ldr	r2, [r7, #16]
   82fc2:	687b      	ldr	r3, [r7, #4]
   82fc4:	429a      	cmp	r2, r3
   82fc6:	d203      	bcs.n	82fd0 <xTaskIncrementTick+0xa4>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
   82fc8:	4b2f      	ldr	r3, [pc, #188]	; (83088 <xTaskIncrementTick+0x15c>)
   82fca:	687a      	ldr	r2, [r7, #4]
   82fcc:	601a      	str	r2, [r3, #0]
							break;
   82fce:	e02e      	b.n	8302e <xTaskIncrementTick+0x102>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
   82fd0:	68bb      	ldr	r3, [r7, #8]
   82fd2:	3304      	adds	r3, #4
   82fd4:	4618      	mov	r0, r3
   82fd6:	4b2d      	ldr	r3, [pc, #180]	; (8308c <xTaskIncrementTick+0x160>)
   82fd8:	4798      	blx	r3

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
   82fda:	68bb      	ldr	r3, [r7, #8]
   82fdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   82fde:	2b00      	cmp	r3, #0
   82fe0:	d004      	beq.n	82fec <xTaskIncrementTick+0xc0>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
   82fe2:	68bb      	ldr	r3, [r7, #8]
   82fe4:	3318      	adds	r3, #24
   82fe6:	4618      	mov	r0, r3
   82fe8:	4b28      	ldr	r3, [pc, #160]	; (8308c <xTaskIncrementTick+0x160>)
   82fea:	4798      	blx	r3
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
   82fec:	68bb      	ldr	r3, [r7, #8]
   82fee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   82ff0:	2201      	movs	r2, #1
   82ff2:	409a      	lsls	r2, r3
   82ff4:	4b26      	ldr	r3, [pc, #152]	; (83090 <xTaskIncrementTick+0x164>)
   82ff6:	681b      	ldr	r3, [r3, #0]
   82ff8:	431a      	orrs	r2, r3
   82ffa:	4b25      	ldr	r3, [pc, #148]	; (83090 <xTaskIncrementTick+0x164>)
   82ffc:	601a      	str	r2, [r3, #0]
   82ffe:	68bb      	ldr	r3, [r7, #8]
   83000:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   83002:	4613      	mov	r3, r2
   83004:	009b      	lsls	r3, r3, #2
   83006:	4413      	add	r3, r2
   83008:	009b      	lsls	r3, r3, #2
   8300a:	4a22      	ldr	r2, [pc, #136]	; (83094 <xTaskIncrementTick+0x168>)
   8300c:	441a      	add	r2, r3
   8300e:	68bb      	ldr	r3, [r7, #8]
   83010:	3304      	adds	r3, #4
   83012:	4610      	mov	r0, r2
   83014:	4619      	mov	r1, r3
   83016:	4b20      	ldr	r3, [pc, #128]	; (83098 <xTaskIncrementTick+0x16c>)
   83018:	4798      	blx	r3
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
   8301a:	68bb      	ldr	r3, [r7, #8]
   8301c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   8301e:	4b1f      	ldr	r3, [pc, #124]	; (8309c <xTaskIncrementTick+0x170>)
   83020:	681b      	ldr	r3, [r3, #0]
   83022:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   83024:	429a      	cmp	r2, r3
   83026:	d301      	bcc.n	8302c <xTaskIncrementTick+0x100>
							{
								xSwitchRequired = pdTRUE;
   83028:	2301      	movs	r3, #1
   8302a:	617b      	str	r3, [r7, #20]
								mtCOVERAGE_TEST_MARKER();
							}
						}
						#endif /* configUSE_PREEMPTION */
					}
				}
   8302c:	e7b1      	b.n	82f92 <xTaskIncrementTick+0x66>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
   8302e:	4b1b      	ldr	r3, [pc, #108]	; (8309c <xTaskIncrementTick+0x170>)
   83030:	681b      	ldr	r3, [r3, #0]
   83032:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   83034:	4917      	ldr	r1, [pc, #92]	; (83094 <xTaskIncrementTick+0x168>)
   83036:	4613      	mov	r3, r2
   83038:	009b      	lsls	r3, r3, #2
   8303a:	4413      	add	r3, r2
   8303c:	009b      	lsls	r3, r3, #2
   8303e:	440b      	add	r3, r1
   83040:	681b      	ldr	r3, [r3, #0]
   83042:	2b01      	cmp	r3, #1
   83044:	d907      	bls.n	83056 <xTaskIncrementTick+0x12a>
			{
				xSwitchRequired = pdTRUE;
   83046:	2301      	movs	r3, #1
   83048:	617b      	str	r3, [r7, #20]
   8304a:	e004      	b.n	83056 <xTaskIncrementTick+0x12a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
   8304c:	4b14      	ldr	r3, [pc, #80]	; (830a0 <xTaskIncrementTick+0x174>)
   8304e:	681b      	ldr	r3, [r3, #0]
   83050:	1c5a      	adds	r2, r3, #1
   83052:	4b13      	ldr	r3, [pc, #76]	; (830a0 <xTaskIncrementTick+0x174>)
   83054:	601a      	str	r2, [r3, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
   83056:	4b13      	ldr	r3, [pc, #76]	; (830a4 <xTaskIncrementTick+0x178>)
   83058:	681b      	ldr	r3, [r3, #0]
   8305a:	2b00      	cmp	r3, #0
   8305c:	d001      	beq.n	83062 <xTaskIncrementTick+0x136>
		{
			xSwitchRequired = pdTRUE;
   8305e:	2301      	movs	r3, #1
   83060:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
   83062:	697b      	ldr	r3, [r7, #20]
}
   83064:	4618      	mov	r0, r3
   83066:	3718      	adds	r7, #24
   83068:	46bd      	mov	sp, r7
   8306a:	bd80      	pop	{r7, pc}
   8306c:	2007a5dc 	.word	0x2007a5dc
   83070:	2007a5c0 	.word	0x2007a5c0
   83074:	2007a574 	.word	0x2007a574
   83078:	00081c89 	.word	0x00081c89
   8307c:	2007a578 	.word	0x2007a578
   83080:	2007a5d4 	.word	0x2007a5d4
   83084:	00083755 	.word	0x00083755
   83088:	20070008 	.word	0x20070008
   8308c:	00081a11 	.word	0x00081a11
   83090:	2007a5c4 	.word	0x2007a5c4
   83094:	2007a4e8 	.word	0x2007a4e8
   83098:	00081959 	.word	0x00081959
   8309c:	2007a4e4 	.word	0x2007a4e4
   830a0:	2007a5cc 	.word	0x2007a5cc
   830a4:	2007a5d0 	.word	0x2007a5d0

000830a8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
   830a8:	b580      	push	{r7, lr}
   830aa:	b084      	sub	sp, #16
   830ac:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
   830ae:	4b34      	ldr	r3, [pc, #208]	; (83180 <vTaskSwitchContext+0xd8>)
   830b0:	681b      	ldr	r3, [r3, #0]
   830b2:	2b00      	cmp	r3, #0
   830b4:	d003      	beq.n	830be <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
   830b6:	4b33      	ldr	r3, [pc, #204]	; (83184 <vTaskSwitchContext+0xdc>)
   830b8:	2201      	movs	r2, #1
   830ba:	601a      	str	r2, [r3, #0]
   830bc:	e05c      	b.n	83178 <vTaskSwitchContext+0xd0>
	}
	else
	{
		xYieldPending = pdFALSE;
   830be:	4b31      	ldr	r3, [pc, #196]	; (83184 <vTaskSwitchContext+0xdc>)
   830c0:	2200      	movs	r2, #0
   830c2:	601a      	str	r2, [r3, #0]
				ulTaskSwitchedInTime = ulTotalRunTime;
		}
		#endif /* configGENERATE_RUN_TIME_STATS */

		/* Check for stack overflow, if configured. */
		taskFIRST_CHECK_FOR_STACK_OVERFLOW();
   830c4:	4b30      	ldr	r3, [pc, #192]	; (83188 <vTaskSwitchContext+0xe0>)
   830c6:	681b      	ldr	r3, [r3, #0]
   830c8:	681a      	ldr	r2, [r3, #0]
   830ca:	4b2f      	ldr	r3, [pc, #188]	; (83188 <vTaskSwitchContext+0xe0>)
   830cc:	681b      	ldr	r3, [r3, #0]
   830ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   830d0:	429a      	cmp	r2, r3
   830d2:	d808      	bhi.n	830e6 <vTaskSwitchContext+0x3e>
   830d4:	4b2c      	ldr	r3, [pc, #176]	; (83188 <vTaskSwitchContext+0xe0>)
   830d6:	681a      	ldr	r2, [r3, #0]
   830d8:	4b2b      	ldr	r3, [pc, #172]	; (83188 <vTaskSwitchContext+0xe0>)
   830da:	681b      	ldr	r3, [r3, #0]
   830dc:	3334      	adds	r3, #52	; 0x34
   830de:	4610      	mov	r0, r2
   830e0:	4619      	mov	r1, r3
   830e2:	4b2a      	ldr	r3, [pc, #168]	; (8318c <vTaskSwitchContext+0xe4>)
   830e4:	4798      	blx	r3
		taskSECOND_CHECK_FOR_STACK_OVERFLOW();
   830e6:	4b28      	ldr	r3, [pc, #160]	; (83188 <vTaskSwitchContext+0xe0>)
   830e8:	681b      	ldr	r3, [r3, #0]
   830ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   830ec:	4618      	mov	r0, r3
   830ee:	4928      	ldr	r1, [pc, #160]	; (83190 <vTaskSwitchContext+0xe8>)
   830f0:	2214      	movs	r2, #20
   830f2:	4b28      	ldr	r3, [pc, #160]	; (83194 <vTaskSwitchContext+0xec>)
   830f4:	4798      	blx	r3
   830f6:	4603      	mov	r3, r0
   830f8:	2b00      	cmp	r3, #0
   830fa:	d008      	beq.n	8310e <vTaskSwitchContext+0x66>
   830fc:	4b22      	ldr	r3, [pc, #136]	; (83188 <vTaskSwitchContext+0xe0>)
   830fe:	681a      	ldr	r2, [r3, #0]
   83100:	4b21      	ldr	r3, [pc, #132]	; (83188 <vTaskSwitchContext+0xe0>)
   83102:	681b      	ldr	r3, [r3, #0]
   83104:	3334      	adds	r3, #52	; 0x34
   83106:	4610      	mov	r0, r2
   83108:	4619      	mov	r1, r3
   8310a:	4b20      	ldr	r3, [pc, #128]	; (8318c <vTaskSwitchContext+0xe4>)
   8310c:	4798      	blx	r3

		/* Select a new task to run using either the generic C or port
		optimised asm code. */
		taskSELECT_HIGHEST_PRIORITY_TASK();
   8310e:	4b22      	ldr	r3, [pc, #136]	; (83198 <vTaskSwitchContext+0xf0>)
   83110:	681b      	ldr	r3, [r3, #0]
   83112:	607b      	str	r3, [r7, #4]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
	{
	uint8_t ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
   83114:	687b      	ldr	r3, [r7, #4]
   83116:	fab3 f383 	clz	r3, r3
   8311a:	70fb      	strb	r3, [r7, #3]
		return ucReturn;
   8311c:	78fb      	ldrb	r3, [r7, #3]
   8311e:	f1c3 031f 	rsb	r3, r3, #31
   83122:	60fb      	str	r3, [r7, #12]
   83124:	491d      	ldr	r1, [pc, #116]	; (8319c <vTaskSwitchContext+0xf4>)
   83126:	68fa      	ldr	r2, [r7, #12]
   83128:	4613      	mov	r3, r2
   8312a:	009b      	lsls	r3, r3, #2
   8312c:	4413      	add	r3, r2
   8312e:	009b      	lsls	r3, r3, #2
   83130:	440b      	add	r3, r1
   83132:	681b      	ldr	r3, [r3, #0]
   83134:	2b00      	cmp	r3, #0
   83136:	d102      	bne.n	8313e <vTaskSwitchContext+0x96>
   83138:	4b19      	ldr	r3, [pc, #100]	; (831a0 <vTaskSwitchContext+0xf8>)
   8313a:	4798      	blx	r3
   8313c:	e7fe      	b.n	8313c <vTaskSwitchContext+0x94>
   8313e:	68fa      	ldr	r2, [r7, #12]
   83140:	4613      	mov	r3, r2
   83142:	009b      	lsls	r3, r3, #2
   83144:	4413      	add	r3, r2
   83146:	009b      	lsls	r3, r3, #2
   83148:	4a14      	ldr	r2, [pc, #80]	; (8319c <vTaskSwitchContext+0xf4>)
   8314a:	4413      	add	r3, r2
   8314c:	60bb      	str	r3, [r7, #8]
   8314e:	68bb      	ldr	r3, [r7, #8]
   83150:	685b      	ldr	r3, [r3, #4]
   83152:	685a      	ldr	r2, [r3, #4]
   83154:	68bb      	ldr	r3, [r7, #8]
   83156:	605a      	str	r2, [r3, #4]
   83158:	68bb      	ldr	r3, [r7, #8]
   8315a:	685a      	ldr	r2, [r3, #4]
   8315c:	68bb      	ldr	r3, [r7, #8]
   8315e:	3308      	adds	r3, #8
   83160:	429a      	cmp	r2, r3
   83162:	d104      	bne.n	8316e <vTaskSwitchContext+0xc6>
   83164:	68bb      	ldr	r3, [r7, #8]
   83166:	685b      	ldr	r3, [r3, #4]
   83168:	685a      	ldr	r2, [r3, #4]
   8316a:	68bb      	ldr	r3, [r7, #8]
   8316c:	605a      	str	r2, [r3, #4]
   8316e:	68bb      	ldr	r3, [r7, #8]
   83170:	685b      	ldr	r3, [r3, #4]
   83172:	68da      	ldr	r2, [r3, #12]
   83174:	4b04      	ldr	r3, [pc, #16]	; (83188 <vTaskSwitchContext+0xe0>)
   83176:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
   83178:	3710      	adds	r7, #16
   8317a:	46bd      	mov	sp, r7
   8317c:	bd80      	pop	{r7, pc}
   8317e:	bf00      	nop
   83180:	2007a5dc 	.word	0x2007a5dc
   83184:	2007a5d0 	.word	0x2007a5d0
   83188:	2007a4e4 	.word	0x2007a4e4
   8318c:	000847cd 	.word	0x000847cd
   83190:	00084da8 	.word	0x00084da8
   83194:	00084a51 	.word	0x00084a51
   83198:	2007a5c4 	.word	0x2007a5c4
   8319c:	2007a4e8 	.word	0x2007a4e8
   831a0:	00081c89 	.word	0x00081c89

000831a4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
   831a4:	b580      	push	{r7, lr}
   831a6:	b084      	sub	sp, #16
   831a8:	af00      	add	r7, sp, #0
   831aa:	6078      	str	r0, [r7, #4]
   831ac:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;

	configASSERT( pxEventList );
   831ae:	687b      	ldr	r3, [r7, #4]
   831b0:	2b00      	cmp	r3, #0
   831b2:	d102      	bne.n	831ba <vTaskPlaceOnEventList+0x16>
   831b4:	4b1a      	ldr	r3, [pc, #104]	; (83220 <vTaskPlaceOnEventList+0x7c>)
   831b6:	4798      	blx	r3
   831b8:	e7fe      	b.n	831b8 <vTaskPlaceOnEventList+0x14>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
   831ba:	4b1a      	ldr	r3, [pc, #104]	; (83224 <vTaskPlaceOnEventList+0x80>)
   831bc:	681b      	ldr	r3, [r3, #0]
   831be:	3318      	adds	r3, #24
   831c0:	6878      	ldr	r0, [r7, #4]
   831c2:	4619      	mov	r1, r3
   831c4:	4b18      	ldr	r3, [pc, #96]	; (83228 <vTaskPlaceOnEventList+0x84>)
   831c6:	4798      	blx	r3

	/* The task must be removed from from the ready list before it is added to
	the blocked list as the same list item is used for both lists.  Exclusive
	access to the ready lists guaranteed because the scheduler is locked. */
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
   831c8:	4b16      	ldr	r3, [pc, #88]	; (83224 <vTaskPlaceOnEventList+0x80>)
   831ca:	681b      	ldr	r3, [r3, #0]
   831cc:	3304      	adds	r3, #4
   831ce:	4618      	mov	r0, r3
   831d0:	4b16      	ldr	r3, [pc, #88]	; (8322c <vTaskPlaceOnEventList+0x88>)
   831d2:	4798      	blx	r3
   831d4:	4603      	mov	r3, r0
   831d6:	2b00      	cmp	r3, #0
   831d8:	d10b      	bne.n	831f2 <vTaskPlaceOnEventList+0x4e>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
   831da:	4b12      	ldr	r3, [pc, #72]	; (83224 <vTaskPlaceOnEventList+0x80>)
   831dc:	681b      	ldr	r3, [r3, #0]
   831de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   831e0:	2201      	movs	r2, #1
   831e2:	fa02 f303 	lsl.w	r3, r2, r3
   831e6:	43da      	mvns	r2, r3
   831e8:	4b11      	ldr	r3, [pc, #68]	; (83230 <vTaskPlaceOnEventList+0x8c>)
   831ea:	681b      	ldr	r3, [r3, #0]
   831ec:	401a      	ands	r2, r3
   831ee:	4b10      	ldr	r3, [pc, #64]	; (83230 <vTaskPlaceOnEventList+0x8c>)
   831f0:	601a      	str	r2, [r3, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( xTicksToWait == portMAX_DELAY )
   831f2:	683b      	ldr	r3, [r7, #0]
   831f4:	f1b3 3fff 	cmp.w	r3, #4294967295
   831f8:	d107      	bne.n	8320a <vTaskPlaceOnEventList+0x66>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure the task is not woken by a timing event.  It will
			block indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
   831fa:	4b0a      	ldr	r3, [pc, #40]	; (83224 <vTaskPlaceOnEventList+0x80>)
   831fc:	681b      	ldr	r3, [r3, #0]
   831fe:	3304      	adds	r3, #4
   83200:	480c      	ldr	r0, [pc, #48]	; (83234 <vTaskPlaceOnEventList+0x90>)
   83202:	4619      	mov	r1, r3
   83204:	4b0c      	ldr	r3, [pc, #48]	; (83238 <vTaskPlaceOnEventList+0x94>)
   83206:	4798      	blx	r3
   83208:	e007      	b.n	8321a <vTaskPlaceOnEventList+0x76>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			scheduler will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
   8320a:	4b0c      	ldr	r3, [pc, #48]	; (8323c <vTaskPlaceOnEventList+0x98>)
   8320c:	681a      	ldr	r2, [r3, #0]
   8320e:	683b      	ldr	r3, [r7, #0]
   83210:	4413      	add	r3, r2
   83212:	60fb      	str	r3, [r7, #12]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
   83214:	68f8      	ldr	r0, [r7, #12]
   83216:	4b0a      	ldr	r3, [pc, #40]	; (83240 <vTaskPlaceOnEventList+0x9c>)
   83218:	4798      	blx	r3
			will handle it. */
			xTimeToWake = xTickCount + xTicksToWait;
			prvAddCurrentTaskToDelayedList( xTimeToWake );
	}
	#endif /* INCLUDE_vTaskSuspend */
}
   8321a:	3710      	adds	r7, #16
   8321c:	46bd      	mov	sp, r7
   8321e:	bd80      	pop	{r7, pc}
   83220:	00081c89 	.word	0x00081c89
   83224:	2007a4e4 	.word	0x2007a4e4
   83228:	000819a1 	.word	0x000819a1
   8322c:	00081a11 	.word	0x00081a11
   83230:	2007a5c4 	.word	0x2007a5c4
   83234:	2007a5a8 	.word	0x2007a5a8
   83238:	00081959 	.word	0x00081959
   8323c:	2007a5c0 	.word	0x2007a5c0
   83240:	00083651 	.word	0x00083651

00083244 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if configUSE_TIMERS == 1

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, const TickType_t xTicksToWait )
	{
   83244:	b580      	push	{r7, lr}
   83246:	b084      	sub	sp, #16
   83248:	af00      	add	r7, sp, #0
   8324a:	6078      	str	r0, [r7, #4]
   8324c:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;

		configASSERT( pxEventList );
   8324e:	687b      	ldr	r3, [r7, #4]
   83250:	2b00      	cmp	r3, #0
   83252:	d102      	bne.n	8325a <vTaskPlaceOnEventListRestricted+0x16>
   83254:	4b14      	ldr	r3, [pc, #80]	; (832a8 <vTaskPlaceOnEventListRestricted+0x64>)
   83256:	4798      	blx	r3
   83258:	e7fe      	b.n	83258 <vTaskPlaceOnEventListRestricted+0x14>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
   8325a:	4b14      	ldr	r3, [pc, #80]	; (832ac <vTaskPlaceOnEventListRestricted+0x68>)
   8325c:	681b      	ldr	r3, [r3, #0]
   8325e:	3318      	adds	r3, #24
   83260:	6878      	ldr	r0, [r7, #4]
   83262:	4619      	mov	r1, r3
   83264:	4b12      	ldr	r3, [pc, #72]	; (832b0 <vTaskPlaceOnEventListRestricted+0x6c>)
   83266:	4798      	blx	r3

		/* We must remove this task from the ready list before adding it to the
		blocked list as the same list item is used for both lists.  This
		function is called form a critical section. */
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
   83268:	4b10      	ldr	r3, [pc, #64]	; (832ac <vTaskPlaceOnEventListRestricted+0x68>)
   8326a:	681b      	ldr	r3, [r3, #0]
   8326c:	3304      	adds	r3, #4
   8326e:	4618      	mov	r0, r3
   83270:	4b10      	ldr	r3, [pc, #64]	; (832b4 <vTaskPlaceOnEventListRestricted+0x70>)
   83272:	4798      	blx	r3
   83274:	4603      	mov	r3, r0
   83276:	2b00      	cmp	r3, #0
   83278:	d10b      	bne.n	83292 <vTaskPlaceOnEventListRestricted+0x4e>
		{
			/* The current task must be in a ready list, so there is no need to
			check, and the port reset macro can be called directly. */
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
   8327a:	4b0c      	ldr	r3, [pc, #48]	; (832ac <vTaskPlaceOnEventListRestricted+0x68>)
   8327c:	681b      	ldr	r3, [r3, #0]
   8327e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   83280:	2201      	movs	r2, #1
   83282:	fa02 f303 	lsl.w	r3, r2, r3
   83286:	43da      	mvns	r2, r3
   83288:	4b0b      	ldr	r3, [pc, #44]	; (832b8 <vTaskPlaceOnEventListRestricted+0x74>)
   8328a:	681b      	ldr	r3, [r3, #0]
   8328c:	401a      	ands	r2, r3
   8328e:	4b0a      	ldr	r3, [pc, #40]	; (832b8 <vTaskPlaceOnEventListRestricted+0x74>)
   83290:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Calculate the time at which the task should be woken if the event does
		not occur.  This may overflow but this doesn't matter. */
		xTimeToWake = xTickCount + xTicksToWait;
   83292:	4b0a      	ldr	r3, [pc, #40]	; (832bc <vTaskPlaceOnEventListRestricted+0x78>)
   83294:	681a      	ldr	r2, [r3, #0]
   83296:	683b      	ldr	r3, [r7, #0]
   83298:	4413      	add	r3, r2
   8329a:	60fb      	str	r3, [r7, #12]

		traceTASK_DELAY_UNTIL();
		prvAddCurrentTaskToDelayedList( xTimeToWake );
   8329c:	68f8      	ldr	r0, [r7, #12]
   8329e:	4b08      	ldr	r3, [pc, #32]	; (832c0 <vTaskPlaceOnEventListRestricted+0x7c>)
   832a0:	4798      	blx	r3
	}
   832a2:	3710      	adds	r7, #16
   832a4:	46bd      	mov	sp, r7
   832a6:	bd80      	pop	{r7, pc}
   832a8:	00081c89 	.word	0x00081c89
   832ac:	2007a4e4 	.word	0x2007a4e4
   832b0:	00081959 	.word	0x00081959
   832b4:	00081a11 	.word	0x00081a11
   832b8:	2007a5c4 	.word	0x2007a5c4
   832bc:	2007a5c0 	.word	0x2007a5c0
   832c0:	00083651 	.word	0x00083651

000832c4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
   832c4:	b580      	push	{r7, lr}
   832c6:	b084      	sub	sp, #16
   832c8:	af00      	add	r7, sp, #0
   832ca:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
   832cc:	687b      	ldr	r3, [r7, #4]
   832ce:	68db      	ldr	r3, [r3, #12]
   832d0:	68db      	ldr	r3, [r3, #12]
   832d2:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
   832d4:	68bb      	ldr	r3, [r7, #8]
   832d6:	2b00      	cmp	r3, #0
   832d8:	d102      	bne.n	832e0 <xTaskRemoveFromEventList+0x1c>
   832da:	4b21      	ldr	r3, [pc, #132]	; (83360 <xTaskRemoveFromEventList+0x9c>)
   832dc:	4798      	blx	r3
   832de:	e7fe      	b.n	832de <xTaskRemoveFromEventList+0x1a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
   832e0:	68bb      	ldr	r3, [r7, #8]
   832e2:	3318      	adds	r3, #24
   832e4:	4618      	mov	r0, r3
   832e6:	4b1f      	ldr	r3, [pc, #124]	; (83364 <xTaskRemoveFromEventList+0xa0>)
   832e8:	4798      	blx	r3

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   832ea:	4b1f      	ldr	r3, [pc, #124]	; (83368 <xTaskRemoveFromEventList+0xa4>)
   832ec:	681b      	ldr	r3, [r3, #0]
   832ee:	2b00      	cmp	r3, #0
   832f0:	d11c      	bne.n	8332c <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
   832f2:	68bb      	ldr	r3, [r7, #8]
   832f4:	3304      	adds	r3, #4
   832f6:	4618      	mov	r0, r3
   832f8:	4b1a      	ldr	r3, [pc, #104]	; (83364 <xTaskRemoveFromEventList+0xa0>)
   832fa:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
   832fc:	68bb      	ldr	r3, [r7, #8]
   832fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   83300:	2201      	movs	r2, #1
   83302:	409a      	lsls	r2, r3
   83304:	4b19      	ldr	r3, [pc, #100]	; (8336c <xTaskRemoveFromEventList+0xa8>)
   83306:	681b      	ldr	r3, [r3, #0]
   83308:	431a      	orrs	r2, r3
   8330a:	4b18      	ldr	r3, [pc, #96]	; (8336c <xTaskRemoveFromEventList+0xa8>)
   8330c:	601a      	str	r2, [r3, #0]
   8330e:	68bb      	ldr	r3, [r7, #8]
   83310:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   83312:	4613      	mov	r3, r2
   83314:	009b      	lsls	r3, r3, #2
   83316:	4413      	add	r3, r2
   83318:	009b      	lsls	r3, r3, #2
   8331a:	4a15      	ldr	r2, [pc, #84]	; (83370 <xTaskRemoveFromEventList+0xac>)
   8331c:	441a      	add	r2, r3
   8331e:	68bb      	ldr	r3, [r7, #8]
   83320:	3304      	adds	r3, #4
   83322:	4610      	mov	r0, r2
   83324:	4619      	mov	r1, r3
   83326:	4b13      	ldr	r3, [pc, #76]	; (83374 <xTaskRemoveFromEventList+0xb0>)
   83328:	4798      	blx	r3
   8332a:	e005      	b.n	83338 <xTaskRemoveFromEventList+0x74>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
   8332c:	68bb      	ldr	r3, [r7, #8]
   8332e:	3318      	adds	r3, #24
   83330:	4811      	ldr	r0, [pc, #68]	; (83378 <xTaskRemoveFromEventList+0xb4>)
   83332:	4619      	mov	r1, r3
   83334:	4b0f      	ldr	r3, [pc, #60]	; (83374 <xTaskRemoveFromEventList+0xb0>)
   83336:	4798      	blx	r3
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
   83338:	68bb      	ldr	r3, [r7, #8]
   8333a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   8333c:	4b0f      	ldr	r3, [pc, #60]	; (8337c <xTaskRemoveFromEventList+0xb8>)
   8333e:	681b      	ldr	r3, [r3, #0]
   83340:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   83342:	429a      	cmp	r2, r3
   83344:	d905      	bls.n	83352 <xTaskRemoveFromEventList+0x8e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
   83346:	2301      	movs	r3, #1
   83348:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
   8334a:	4b0d      	ldr	r3, [pc, #52]	; (83380 <xTaskRemoveFromEventList+0xbc>)
   8334c:	2201      	movs	r2, #1
   8334e:	601a      	str	r2, [r3, #0]
   83350:	e001      	b.n	83356 <xTaskRemoveFromEventList+0x92>
	}
	else
	{
		xReturn = pdFALSE;
   83352:	2300      	movs	r3, #0
   83354:	60fb      	str	r3, [r7, #12]
	}

	return xReturn;
   83356:	68fb      	ldr	r3, [r7, #12]
}
   83358:	4618      	mov	r0, r3
   8335a:	3710      	adds	r7, #16
   8335c:	46bd      	mov	sp, r7
   8335e:	bd80      	pop	{r7, pc}
   83360:	00081c89 	.word	0x00081c89
   83364:	00081a11 	.word	0x00081a11
   83368:	2007a5dc 	.word	0x2007a5dc
   8336c:	2007a5c4 	.word	0x2007a5c4
   83370:	2007a4e8 	.word	0x2007a4e8
   83374:	00081959 	.word	0x00081959
   83378:	2007a57c 	.word	0x2007a57c
   8337c:	2007a4e4 	.word	0x2007a4e4
   83380:	2007a5d0 	.word	0x2007a5d0

00083384 <vTaskSetTimeOutState>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
   83384:	b580      	push	{r7, lr}
   83386:	b082      	sub	sp, #8
   83388:	af00      	add	r7, sp, #0
   8338a:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
   8338c:	687b      	ldr	r3, [r7, #4]
   8338e:	2b00      	cmp	r3, #0
   83390:	d102      	bne.n	83398 <vTaskSetTimeOutState+0x14>
   83392:	4b07      	ldr	r3, [pc, #28]	; (833b0 <vTaskSetTimeOutState+0x2c>)
   83394:	4798      	blx	r3
   83396:	e7fe      	b.n	83396 <vTaskSetTimeOutState+0x12>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
   83398:	4b06      	ldr	r3, [pc, #24]	; (833b4 <vTaskSetTimeOutState+0x30>)
   8339a:	681a      	ldr	r2, [r3, #0]
   8339c:	687b      	ldr	r3, [r7, #4]
   8339e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
   833a0:	4b05      	ldr	r3, [pc, #20]	; (833b8 <vTaskSetTimeOutState+0x34>)
   833a2:	681a      	ldr	r2, [r3, #0]
   833a4:	687b      	ldr	r3, [r7, #4]
   833a6:	605a      	str	r2, [r3, #4]
}
   833a8:	3708      	adds	r7, #8
   833aa:	46bd      	mov	sp, r7
   833ac:	bd80      	pop	{r7, pc}
   833ae:	bf00      	nop
   833b0:	00081c89 	.word	0x00081c89
   833b4:	2007a5d4 	.word	0x2007a5d4
   833b8:	2007a5c0 	.word	0x2007a5c0

000833bc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
   833bc:	b580      	push	{r7, lr}
   833be:	b084      	sub	sp, #16
   833c0:	af00      	add	r7, sp, #0
   833c2:	6078      	str	r0, [r7, #4]
   833c4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
   833c6:	687b      	ldr	r3, [r7, #4]
   833c8:	2b00      	cmp	r3, #0
   833ca:	d102      	bne.n	833d2 <xTaskCheckForTimeOut+0x16>
   833cc:	4b21      	ldr	r3, [pc, #132]	; (83454 <xTaskCheckForTimeOut+0x98>)
   833ce:	4798      	blx	r3
   833d0:	e7fe      	b.n	833d0 <xTaskCheckForTimeOut+0x14>
	configASSERT( pxTicksToWait );
   833d2:	683b      	ldr	r3, [r7, #0]
   833d4:	2b00      	cmp	r3, #0
   833d6:	d102      	bne.n	833de <xTaskCheckForTimeOut+0x22>
   833d8:	4b1e      	ldr	r3, [pc, #120]	; (83454 <xTaskCheckForTimeOut+0x98>)
   833da:	4798      	blx	r3
   833dc:	e7fe      	b.n	833dc <xTaskCheckForTimeOut+0x20>

	taskENTER_CRITICAL();
   833de:	4b1e      	ldr	r3, [pc, #120]	; (83458 <xTaskCheckForTimeOut+0x9c>)
   833e0:	4798      	blx	r3
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
   833e2:	4b1e      	ldr	r3, [pc, #120]	; (8345c <xTaskCheckForTimeOut+0xa0>)
   833e4:	681b      	ldr	r3, [r3, #0]
   833e6:	60bb      	str	r3, [r7, #8]

		#if ( INCLUDE_vTaskSuspend == 1 )
			/* If INCLUDE_vTaskSuspend is set to 1 and the block time specified is
			the maximum block time then the task should block indefinitely, and
			therefore never time out. */
			if( *pxTicksToWait == portMAX_DELAY )
   833e8:	683b      	ldr	r3, [r7, #0]
   833ea:	681b      	ldr	r3, [r3, #0]
   833ec:	f1b3 3fff 	cmp.w	r3, #4294967295
   833f0:	d102      	bne.n	833f8 <xTaskCheckForTimeOut+0x3c>
			{
				xReturn = pdFALSE;
   833f2:	2300      	movs	r3, #0
   833f4:	60fb      	str	r3, [r7, #12]
   833f6:	e026      	b.n	83446 <xTaskCheckForTimeOut+0x8a>
			}
			else /* We are not blocking indefinitely, perform the checks below. */
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
   833f8:	687b      	ldr	r3, [r7, #4]
   833fa:	681a      	ldr	r2, [r3, #0]
   833fc:	4b18      	ldr	r3, [pc, #96]	; (83460 <xTaskCheckForTimeOut+0xa4>)
   833fe:	681b      	ldr	r3, [r3, #0]
   83400:	429a      	cmp	r2, r3
   83402:	d007      	beq.n	83414 <xTaskCheckForTimeOut+0x58>
   83404:	687b      	ldr	r3, [r7, #4]
   83406:	685a      	ldr	r2, [r3, #4]
   83408:	68bb      	ldr	r3, [r7, #8]
   8340a:	429a      	cmp	r2, r3
   8340c:	d802      	bhi.n	83414 <xTaskCheckForTimeOut+0x58>
		{
			/* The tick count is greater than the time at which vTaskSetTimeout()
			was called, but has also overflowed since vTaskSetTimeOut() was called.
			It must have wrapped all the way around and gone past us again. This
			passed since vTaskSetTimeout() was called. */
			xReturn = pdTRUE;
   8340e:	2301      	movs	r3, #1
   83410:	60fb      	str	r3, [r7, #12]
   83412:	e018      	b.n	83446 <xTaskCheckForTimeOut+0x8a>
		}
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
   83414:	687b      	ldr	r3, [r7, #4]
   83416:	685b      	ldr	r3, [r3, #4]
   83418:	68ba      	ldr	r2, [r7, #8]
   8341a:	1ad2      	subs	r2, r2, r3
   8341c:	683b      	ldr	r3, [r7, #0]
   8341e:	681b      	ldr	r3, [r3, #0]
   83420:	429a      	cmp	r2, r3
   83422:	d20e      	bcs.n	83442 <xTaskCheckForTimeOut+0x86>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
   83424:	683b      	ldr	r3, [r7, #0]
   83426:	681a      	ldr	r2, [r3, #0]
   83428:	687b      	ldr	r3, [r7, #4]
   8342a:	6859      	ldr	r1, [r3, #4]
   8342c:	68bb      	ldr	r3, [r7, #8]
   8342e:	1acb      	subs	r3, r1, r3
   83430:	441a      	add	r2, r3
   83432:	683b      	ldr	r3, [r7, #0]
   83434:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
   83436:	6878      	ldr	r0, [r7, #4]
   83438:	4b0a      	ldr	r3, [pc, #40]	; (83464 <xTaskCheckForTimeOut+0xa8>)
   8343a:	4798      	blx	r3
			xReturn = pdFALSE;
   8343c:	2300      	movs	r3, #0
   8343e:	60fb      	str	r3, [r7, #12]
   83440:	e001      	b.n	83446 <xTaskCheckForTimeOut+0x8a>
		}
		else
		{
			xReturn = pdTRUE;
   83442:	2301      	movs	r3, #1
   83444:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
   83446:	4b08      	ldr	r3, [pc, #32]	; (83468 <xTaskCheckForTimeOut+0xac>)
   83448:	4798      	blx	r3

	return xReturn;
   8344a:	68fb      	ldr	r3, [r7, #12]
}
   8344c:	4618      	mov	r0, r3
   8344e:	3710      	adds	r7, #16
   83450:	46bd      	mov	sp, r7
   83452:	bd80      	pop	{r7, pc}
   83454:	00081c89 	.word	0x00081c89
   83458:	00081c0d 	.word	0x00081c0d
   8345c:	2007a5c0 	.word	0x2007a5c0
   83460:	2007a5d4 	.word	0x2007a5d4
   83464:	00083385 	.word	0x00083385
   83468:	00081c51 	.word	0x00081c51

0008346c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
   8346c:	b480      	push	{r7}
   8346e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
   83470:	4b03      	ldr	r3, [pc, #12]	; (83480 <vTaskMissedYield+0x14>)
   83472:	2201      	movs	r2, #1
   83474:	601a      	str	r2, [r3, #0]
}
   83476:	46bd      	mov	sp, r7
   83478:	f85d 7b04 	ldr.w	r7, [sp], #4
   8347c:	4770      	bx	lr
   8347e:	bf00      	nop
   83480:	2007a5d0 	.word	0x2007a5d0

00083484 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
   83484:	b580      	push	{r7, lr}
   83486:	b082      	sub	sp, #8
   83488:	af00      	add	r7, sp, #0
   8348a:	6078      	str	r0, [r7, #4]
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
   8348c:	4b04      	ldr	r3, [pc, #16]	; (834a0 <prvIdleTask+0x1c>)
   8348e:	4798      	blx	r3

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
   83490:	4b04      	ldr	r3, [pc, #16]	; (834a4 <prvIdleTask+0x20>)
   83492:	681b      	ldr	r3, [r3, #0]
   83494:	2b01      	cmp	r3, #1
   83496:	d901      	bls.n	8349c <prvIdleTask+0x18>
			{
				taskYIELD();
   83498:	4b03      	ldr	r3, [pc, #12]	; (834a8 <prvIdleTask+0x24>)
   8349a:	4798      	blx	r3
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_TICKLESS_IDLE */
	}
   8349c:	e7f6      	b.n	8348c <prvIdleTask+0x8>
   8349e:	bf00      	nop
   834a0:	000835c5 	.word	0x000835c5
   834a4:	2007a4e8 	.word	0x2007a4e8
   834a8:	00081bed 	.word	0x00081bed

000834ac <prvInitialiseTCBVariables>:
	}
#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
   834ac:	b580      	push	{r7, lr}
   834ae:	b086      	sub	sp, #24
   834b0:	af00      	add	r7, sp, #0
   834b2:	60f8      	str	r0, [r7, #12]
   834b4:	60b9      	str	r1, [r7, #8]
   834b6:	607a      	str	r2, [r7, #4]
   834b8:	603b      	str	r3, [r7, #0]
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
   834ba:	2300      	movs	r3, #0
   834bc:	617b      	str	r3, [r7, #20]
   834be:	e012      	b.n	834e6 <prvInitialiseTCBVariables+0x3a>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
   834c0:	68ba      	ldr	r2, [r7, #8]
   834c2:	697b      	ldr	r3, [r7, #20]
   834c4:	4413      	add	r3, r2
   834c6:	781a      	ldrb	r2, [r3, #0]
   834c8:	68f9      	ldr	r1, [r7, #12]
   834ca:	697b      	ldr	r3, [r7, #20]
   834cc:	440b      	add	r3, r1
   834ce:	3330      	adds	r3, #48	; 0x30
   834d0:	711a      	strb	r2, [r3, #4]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
   834d2:	68ba      	ldr	r2, [r7, #8]
   834d4:	697b      	ldr	r3, [r7, #20]
   834d6:	4413      	add	r3, r2
   834d8:	781b      	ldrb	r3, [r3, #0]
   834da:	2b00      	cmp	r3, #0
   834dc:	d100      	bne.n	834e0 <prvInitialiseTCBVariables+0x34>
		{
			break;
   834de:	e005      	b.n	834ec <prvInitialiseTCBVariables+0x40>
static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
   834e0:	697b      	ldr	r3, [r7, #20]
   834e2:	3301      	adds	r3, #1
   834e4:	617b      	str	r3, [r7, #20]
   834e6:	697b      	ldr	r3, [r7, #20]
   834e8:	2b09      	cmp	r3, #9
   834ea:	d9e9      	bls.n	834c0 <prvInitialiseTCBVariables+0x14>
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
   834ec:	68fb      	ldr	r3, [r7, #12]
   834ee:	2200      	movs	r2, #0
   834f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
   834f4:	687b      	ldr	r3, [r7, #4]
   834f6:	2b04      	cmp	r3, #4
   834f8:	d901      	bls.n	834fe <prvInitialiseTCBVariables+0x52>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
   834fa:	2304      	movs	r3, #4
   834fc:	607b      	str	r3, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
   834fe:	68fb      	ldr	r3, [r7, #12]
   83500:	687a      	ldr	r2, [r7, #4]
   83502:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
   83504:	68fb      	ldr	r3, [r7, #12]
   83506:	687a      	ldr	r2, [r7, #4]
   83508:	641a      	str	r2, [r3, #64]	; 0x40
		pxTCB->uxMutexesHeld = 0;
   8350a:	68fb      	ldr	r3, [r7, #12]
   8350c:	2200      	movs	r2, #0
   8350e:	645a      	str	r2, [r3, #68]	; 0x44
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
   83510:	68fb      	ldr	r3, [r7, #12]
   83512:	3304      	adds	r3, #4
   83514:	4618      	mov	r0, r3
   83516:	4b0a      	ldr	r3, [pc, #40]	; (83540 <prvInitialiseTCBVariables+0x94>)
   83518:	4798      	blx	r3
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
   8351a:	68fb      	ldr	r3, [r7, #12]
   8351c:	3318      	adds	r3, #24
   8351e:	4618      	mov	r0, r3
   83520:	4b07      	ldr	r3, [pc, #28]	; (83540 <prvInitialiseTCBVariables+0x94>)
   83522:	4798      	blx	r3

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
   83524:	68fb      	ldr	r3, [r7, #12]
   83526:	68fa      	ldr	r2, [r7, #12]
   83528:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   8352a:	687b      	ldr	r3, [r7, #4]
   8352c:	f1c3 0205 	rsb	r2, r3, #5
   83530:	68fb      	ldr	r3, [r7, #12]
   83532:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
   83534:	68fb      	ldr	r3, [r7, #12]
   83536:	68fa      	ldr	r2, [r7, #12]
   83538:	625a      	str	r2, [r3, #36]	; 0x24
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
   8353a:	3718      	adds	r7, #24
   8353c:	46bd      	mov	sp, r7
   8353e:	bd80      	pop	{r7, pc}
   83540:	00081941 	.word	0x00081941

00083544 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
   83544:	b580      	push	{r7, lr}
   83546:	b082      	sub	sp, #8
   83548:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
   8354a:	2300      	movs	r3, #0
   8354c:	607b      	str	r3, [r7, #4]
   8354e:	e00c      	b.n	8356a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
   83550:	687a      	ldr	r2, [r7, #4]
   83552:	4613      	mov	r3, r2
   83554:	009b      	lsls	r3, r3, #2
   83556:	4413      	add	r3, r2
   83558:	009b      	lsls	r3, r3, #2
   8355a:	4a11      	ldr	r2, [pc, #68]	; (835a0 <prvInitialiseTaskLists+0x5c>)
   8355c:	4413      	add	r3, r2
   8355e:	4618      	mov	r0, r3
   83560:	4b10      	ldr	r3, [pc, #64]	; (835a4 <prvInitialiseTaskLists+0x60>)
   83562:	4798      	blx	r3

static void prvInitialiseTaskLists( void )
{
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
   83564:	687b      	ldr	r3, [r7, #4]
   83566:	3301      	adds	r3, #1
   83568:	607b      	str	r3, [r7, #4]
   8356a:	687b      	ldr	r3, [r7, #4]
   8356c:	2b04      	cmp	r3, #4
   8356e:	d9ef      	bls.n	83550 <prvInitialiseTaskLists+0xc>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
	}

	vListInitialise( &xDelayedTaskList1 );
   83570:	480d      	ldr	r0, [pc, #52]	; (835a8 <prvInitialiseTaskLists+0x64>)
   83572:	4b0c      	ldr	r3, [pc, #48]	; (835a4 <prvInitialiseTaskLists+0x60>)
   83574:	4798      	blx	r3
	vListInitialise( &xDelayedTaskList2 );
   83576:	480d      	ldr	r0, [pc, #52]	; (835ac <prvInitialiseTaskLists+0x68>)
   83578:	4b0a      	ldr	r3, [pc, #40]	; (835a4 <prvInitialiseTaskLists+0x60>)
   8357a:	4798      	blx	r3
	vListInitialise( &xPendingReadyList );
   8357c:	480c      	ldr	r0, [pc, #48]	; (835b0 <prvInitialiseTaskLists+0x6c>)
   8357e:	4b09      	ldr	r3, [pc, #36]	; (835a4 <prvInitialiseTaskLists+0x60>)
   83580:	4798      	blx	r3

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
   83582:	480c      	ldr	r0, [pc, #48]	; (835b4 <prvInitialiseTaskLists+0x70>)
   83584:	4b07      	ldr	r3, [pc, #28]	; (835a4 <prvInitialiseTaskLists+0x60>)
   83586:	4798      	blx	r3
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
   83588:	480b      	ldr	r0, [pc, #44]	; (835b8 <prvInitialiseTaskLists+0x74>)
   8358a:	4b06      	ldr	r3, [pc, #24]	; (835a4 <prvInitialiseTaskLists+0x60>)
   8358c:	4798      	blx	r3
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
   8358e:	4b0b      	ldr	r3, [pc, #44]	; (835bc <prvInitialiseTaskLists+0x78>)
   83590:	4a05      	ldr	r2, [pc, #20]	; (835a8 <prvInitialiseTaskLists+0x64>)
   83592:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
   83594:	4b0a      	ldr	r3, [pc, #40]	; (835c0 <prvInitialiseTaskLists+0x7c>)
   83596:	4a05      	ldr	r2, [pc, #20]	; (835ac <prvInitialiseTaskLists+0x68>)
   83598:	601a      	str	r2, [r3, #0]
}
   8359a:	3708      	adds	r7, #8
   8359c:	46bd      	mov	sp, r7
   8359e:	bd80      	pop	{r7, pc}
   835a0:	2007a4e8 	.word	0x2007a4e8
   835a4:	00081901 	.word	0x00081901
   835a8:	2007a54c 	.word	0x2007a54c
   835ac:	2007a560 	.word	0x2007a560
   835b0:	2007a57c 	.word	0x2007a57c
   835b4:	2007a590 	.word	0x2007a590
   835b8:	2007a5a8 	.word	0x2007a5a8
   835bc:	2007a574 	.word	0x2007a574
   835c0:	2007a578 	.word	0x2007a578

000835c4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
   835c4:	b580      	push	{r7, lr}
   835c6:	b082      	sub	sp, #8
   835c8:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
   835ca:	e028      	b.n	8361e <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
   835cc:	4b17      	ldr	r3, [pc, #92]	; (8362c <prvCheckTasksWaitingTermination+0x68>)
   835ce:	4798      	blx	r3
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
   835d0:	4b17      	ldr	r3, [pc, #92]	; (83630 <prvCheckTasksWaitingTermination+0x6c>)
   835d2:	681b      	ldr	r3, [r3, #0]
   835d4:	2b00      	cmp	r3, #0
   835d6:	bf14      	ite	ne
   835d8:	2300      	movne	r3, #0
   835da:	2301      	moveq	r3, #1
   835dc:	b2db      	uxtb	r3, r3
   835de:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
   835e0:	4b14      	ldr	r3, [pc, #80]	; (83634 <prvCheckTasksWaitingTermination+0x70>)
   835e2:	4798      	blx	r3

			if( xListIsEmpty == pdFALSE )
   835e4:	687b      	ldr	r3, [r7, #4]
   835e6:	2b00      	cmp	r3, #0
   835e8:	d119      	bne.n	8361e <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
   835ea:	4b13      	ldr	r3, [pc, #76]	; (83638 <prvCheckTasksWaitingTermination+0x74>)
   835ec:	4798      	blx	r3
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
   835ee:	4b10      	ldr	r3, [pc, #64]	; (83630 <prvCheckTasksWaitingTermination+0x6c>)
   835f0:	68db      	ldr	r3, [r3, #12]
   835f2:	68db      	ldr	r3, [r3, #12]
   835f4:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
   835f6:	683b      	ldr	r3, [r7, #0]
   835f8:	3304      	adds	r3, #4
   835fa:	4618      	mov	r0, r3
   835fc:	4b0f      	ldr	r3, [pc, #60]	; (8363c <prvCheckTasksWaitingTermination+0x78>)
   835fe:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
   83600:	4b0f      	ldr	r3, [pc, #60]	; (83640 <prvCheckTasksWaitingTermination+0x7c>)
   83602:	681b      	ldr	r3, [r3, #0]
   83604:	1e5a      	subs	r2, r3, #1
   83606:	4b0e      	ldr	r3, [pc, #56]	; (83640 <prvCheckTasksWaitingTermination+0x7c>)
   83608:	601a      	str	r2, [r3, #0]
					--uxTasksDeleted;
   8360a:	4b0e      	ldr	r3, [pc, #56]	; (83644 <prvCheckTasksWaitingTermination+0x80>)
   8360c:	681b      	ldr	r3, [r3, #0]
   8360e:	1e5a      	subs	r2, r3, #1
   83610:	4b0c      	ldr	r3, [pc, #48]	; (83644 <prvCheckTasksWaitingTermination+0x80>)
   83612:	601a      	str	r2, [r3, #0]
				}
				taskEXIT_CRITICAL();
   83614:	4b0c      	ldr	r3, [pc, #48]	; (83648 <prvCheckTasksWaitingTermination+0x84>)
   83616:	4798      	blx	r3

				prvDeleteTCB( pxTCB );
   83618:	6838      	ldr	r0, [r7, #0]
   8361a:	4b0c      	ldr	r3, [pc, #48]	; (8364c <prvCheckTasksWaitingTermination+0x88>)
   8361c:	4798      	blx	r3
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
   8361e:	4b09      	ldr	r3, [pc, #36]	; (83644 <prvCheckTasksWaitingTermination+0x80>)
   83620:	681b      	ldr	r3, [r3, #0]
   83622:	2b00      	cmp	r3, #0
   83624:	d1d2      	bne.n	835cc <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* vTaskDelete */
}
   83626:	3708      	adds	r7, #8
   83628:	46bd      	mov	sp, r7
   8362a:	bd80      	pop	{r7, pc}
   8362c:	00082dc1 	.word	0x00082dc1
   83630:	2007a590 	.word	0x2007a590
   83634:	00082ddd 	.word	0x00082ddd
   83638:	00081c0d 	.word	0x00081c0d
   8363c:	00081a11 	.word	0x00081a11
   83640:	2007a5bc 	.word	0x2007a5bc
   83644:	2007a5a4 	.word	0x2007a5a4
   83648:	00081c51 	.word	0x00081c51
   8364c:	00083731 	.word	0x00083731

00083650 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
   83650:	b580      	push	{r7, lr}
   83652:	b082      	sub	sp, #8
   83654:	af00      	add	r7, sp, #0
   83656:	6078      	str	r0, [r7, #4]
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
   83658:	4b13      	ldr	r3, [pc, #76]	; (836a8 <prvAddCurrentTaskToDelayedList+0x58>)
   8365a:	681b      	ldr	r3, [r3, #0]
   8365c:	687a      	ldr	r2, [r7, #4]
   8365e:	605a      	str	r2, [r3, #4]

	if( xTimeToWake < xTickCount )
   83660:	4b12      	ldr	r3, [pc, #72]	; (836ac <prvAddCurrentTaskToDelayedList+0x5c>)
   83662:	681b      	ldr	r3, [r3, #0]
   83664:	687a      	ldr	r2, [r7, #4]
   83666:	429a      	cmp	r2, r3
   83668:	d209      	bcs.n	8367e <prvAddCurrentTaskToDelayedList+0x2e>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
   8366a:	4b11      	ldr	r3, [pc, #68]	; (836b0 <prvAddCurrentTaskToDelayedList+0x60>)
   8366c:	681a      	ldr	r2, [r3, #0]
   8366e:	4b0e      	ldr	r3, [pc, #56]	; (836a8 <prvAddCurrentTaskToDelayedList+0x58>)
   83670:	681b      	ldr	r3, [r3, #0]
   83672:	3304      	adds	r3, #4
   83674:	4610      	mov	r0, r2
   83676:	4619      	mov	r1, r3
   83678:	4b0e      	ldr	r3, [pc, #56]	; (836b4 <prvAddCurrentTaskToDelayedList+0x64>)
   8367a:	4798      	blx	r3
   8367c:	e010      	b.n	836a0 <prvAddCurrentTaskToDelayedList+0x50>
	}
	else
	{
		/* The wake time has not overflowed, so the current block list is used. */
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
   8367e:	4b0e      	ldr	r3, [pc, #56]	; (836b8 <prvAddCurrentTaskToDelayedList+0x68>)
   83680:	681a      	ldr	r2, [r3, #0]
   83682:	4b09      	ldr	r3, [pc, #36]	; (836a8 <prvAddCurrentTaskToDelayedList+0x58>)
   83684:	681b      	ldr	r3, [r3, #0]
   83686:	3304      	adds	r3, #4
   83688:	4610      	mov	r0, r2
   8368a:	4619      	mov	r1, r3
   8368c:	4b09      	ldr	r3, [pc, #36]	; (836b4 <prvAddCurrentTaskToDelayedList+0x64>)
   8368e:	4798      	blx	r3

		/* If the task entering the blocked state was placed at the head of the
		list of blocked tasks then xNextTaskUnblockTime needs to be updated
		too. */
		if( xTimeToWake < xNextTaskUnblockTime )
   83690:	4b0a      	ldr	r3, [pc, #40]	; (836bc <prvAddCurrentTaskToDelayedList+0x6c>)
   83692:	681b      	ldr	r3, [r3, #0]
   83694:	687a      	ldr	r2, [r7, #4]
   83696:	429a      	cmp	r2, r3
   83698:	d202      	bcs.n	836a0 <prvAddCurrentTaskToDelayedList+0x50>
		{
			xNextTaskUnblockTime = xTimeToWake;
   8369a:	4b08      	ldr	r3, [pc, #32]	; (836bc <prvAddCurrentTaskToDelayedList+0x6c>)
   8369c:	687a      	ldr	r2, [r7, #4]
   8369e:	601a      	str	r2, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
   836a0:	3708      	adds	r7, #8
   836a2:	46bd      	mov	sp, r7
   836a4:	bd80      	pop	{r7, pc}
   836a6:	bf00      	nop
   836a8:	2007a4e4 	.word	0x2007a4e4
   836ac:	2007a5c0 	.word	0x2007a5c0
   836b0:	2007a578 	.word	0x2007a578
   836b4:	000819a1 	.word	0x000819a1
   836b8:	2007a574 	.word	0x2007a574
   836bc:	20070008 	.word	0x20070008

000836c0 <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static TCB_t *prvAllocateTCBAndStack( const uint16_t usStackDepth, StackType_t * const puxStackBuffer )
{
   836c0:	b580      	push	{r7, lr}
   836c2:	b084      	sub	sp, #16
   836c4:	af00      	add	r7, sp, #0
   836c6:	4603      	mov	r3, r0
   836c8:	6039      	str	r1, [r7, #0]
   836ca:	80fb      	strh	r3, [r7, #6]
TCB_t *pxNewTCB;

	/* Allocate space for the TCB.  Where the memory comes from depends on
	the implementation of the port malloc function. */
	pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
   836cc:	2048      	movs	r0, #72	; 0x48
   836ce:	4b15      	ldr	r3, [pc, #84]	; (83724 <prvAllocateTCBAndStack+0x64>)
   836d0:	4798      	blx	r3
   836d2:	60f8      	str	r0, [r7, #12]

	if( pxNewTCB != NULL )
   836d4:	68fb      	ldr	r3, [r7, #12]
   836d6:	2b00      	cmp	r3, #0
   836d8:	d01f      	beq.n	8371a <prvAllocateTCBAndStack+0x5a>
	{
		/* Allocate space for the stack used by the task being created.
		The base of the stack memory stored in the TCB so the task can
		be deleted later if required. */
		pxNewTCB->pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   836da:	683b      	ldr	r3, [r7, #0]
   836dc:	2b00      	cmp	r3, #0
   836de:	d106      	bne.n	836ee <prvAllocateTCBAndStack+0x2e>
   836e0:	88fb      	ldrh	r3, [r7, #6]
   836e2:	009b      	lsls	r3, r3, #2
   836e4:	4618      	mov	r0, r3
   836e6:	4b0f      	ldr	r3, [pc, #60]	; (83724 <prvAllocateTCBAndStack+0x64>)
   836e8:	4798      	blx	r3
   836ea:	4603      	mov	r3, r0
   836ec:	e000      	b.n	836f0 <prvAllocateTCBAndStack+0x30>
   836ee:	683b      	ldr	r3, [r7, #0]
   836f0:	68fa      	ldr	r2, [r7, #12]
   836f2:	6313      	str	r3, [r2, #48]	; 0x30

		if( pxNewTCB->pxStack == NULL )
   836f4:	68fb      	ldr	r3, [r7, #12]
   836f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   836f8:	2b00      	cmp	r3, #0
   836fa:	d105      	bne.n	83708 <prvAllocateTCBAndStack+0x48>
		{
			/* Could not allocate the stack.  Delete the allocated TCB. */
			vPortFree( pxNewTCB );
   836fc:	68f8      	ldr	r0, [r7, #12]
   836fe:	4b0a      	ldr	r3, [pc, #40]	; (83728 <prvAllocateTCBAndStack+0x68>)
   83700:	4798      	blx	r3
			pxNewTCB = NULL;
   83702:	2300      	movs	r3, #0
   83704:	60fb      	str	r3, [r7, #12]
   83706:	e008      	b.n	8371a <prvAllocateTCBAndStack+0x5a>
		{
			/* Avoid dependency on memset() if it is not required. */
			#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
			{
				/* Just to help debugging. */
				( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
   83708:	68fb      	ldr	r3, [r7, #12]
   8370a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
   8370c:	88fb      	ldrh	r3, [r7, #6]
   8370e:	009b      	lsls	r3, r3, #2
   83710:	4610      	mov	r0, r2
   83712:	21a5      	movs	r1, #165	; 0xa5
   83714:	461a      	mov	r2, r3
   83716:	4b05      	ldr	r3, [pc, #20]	; (8372c <prvAllocateTCBAndStack+0x6c>)
   83718:	4798      	blx	r3
			}
			#endif /* ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) ) ) */
		}
	}

	return pxNewTCB;
   8371a:	68fb      	ldr	r3, [r7, #12]
}
   8371c:	4618      	mov	r0, r3
   8371e:	3710      	adds	r7, #16
   83720:	46bd      	mov	sp, r7
   83722:	bd80      	pop	{r7, pc}
   83724:	00081dad 	.word	0x00081dad
   83728:	00081f25 	.word	0x00081f25
   8372c:	00084ba5 	.word	0x00084ba5

00083730 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
   83730:	b580      	push	{r7, lr}
   83732:	b082      	sub	sp, #8
   83734:	af00      	add	r7, sp, #0
   83736:	6078      	str	r0, [r7, #4]
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
		vPortFreeAligned( pxTCB->pxStack );
   83738:	687b      	ldr	r3, [r7, #4]
   8373a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   8373c:	4618      	mov	r0, r3
   8373e:	4b04      	ldr	r3, [pc, #16]	; (83750 <prvDeleteTCB+0x20>)
   83740:	4798      	blx	r3
		vPortFree( pxTCB );
   83742:	6878      	ldr	r0, [r7, #4]
   83744:	4b02      	ldr	r3, [pc, #8]	; (83750 <prvDeleteTCB+0x20>)
   83746:	4798      	blx	r3
	}
   83748:	3708      	adds	r7, #8
   8374a:	46bd      	mov	sp, r7
   8374c:	bd80      	pop	{r7, pc}
   8374e:	bf00      	nop
   83750:	00081f25 	.word	0x00081f25

00083754 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
   83754:	b480      	push	{r7}
   83756:	b083      	sub	sp, #12
   83758:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
   8375a:	4b0e      	ldr	r3, [pc, #56]	; (83794 <prvResetNextTaskUnblockTime+0x40>)
   8375c:	681b      	ldr	r3, [r3, #0]
   8375e:	681b      	ldr	r3, [r3, #0]
   83760:	2b00      	cmp	r3, #0
   83762:	d101      	bne.n	83768 <prvResetNextTaskUnblockTime+0x14>
   83764:	2301      	movs	r3, #1
   83766:	e000      	b.n	8376a <prvResetNextTaskUnblockTime+0x16>
   83768:	2300      	movs	r3, #0
   8376a:	2b00      	cmp	r3, #0
   8376c:	d004      	beq.n	83778 <prvResetNextTaskUnblockTime+0x24>
		/* The new current delayed list is empty.  Set
		xNextTaskUnblockTime to the maximum possible value so it is
		extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
   8376e:	4b0a      	ldr	r3, [pc, #40]	; (83798 <prvResetNextTaskUnblockTime+0x44>)
   83770:	f04f 32ff 	mov.w	r2, #4294967295
   83774:	601a      	str	r2, [r3, #0]
   83776:	e008      	b.n	8378a <prvResetNextTaskUnblockTime+0x36>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
   83778:	4b06      	ldr	r3, [pc, #24]	; (83794 <prvResetNextTaskUnblockTime+0x40>)
   8377a:	681b      	ldr	r3, [r3, #0]
   8377c:	68db      	ldr	r3, [r3, #12]
   8377e:	68db      	ldr	r3, [r3, #12]
   83780:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
   83782:	687b      	ldr	r3, [r7, #4]
   83784:	685a      	ldr	r2, [r3, #4]
   83786:	4b04      	ldr	r3, [pc, #16]	; (83798 <prvResetNextTaskUnblockTime+0x44>)
   83788:	601a      	str	r2, [r3, #0]
	}
}
   8378a:	370c      	adds	r7, #12
   8378c:	46bd      	mov	sp, r7
   8378e:	f85d 7b04 	ldr.w	r7, [sp], #4
   83792:	4770      	bx	lr
   83794:	2007a574 	.word	0x2007a574
   83798:	20070008 	.word	0x20070008

0008379c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
   8379c:	b480      	push	{r7}
   8379e:	b083      	sub	sp, #12
   837a0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
   837a2:	4b0b      	ldr	r3, [pc, #44]	; (837d0 <xTaskGetSchedulerState+0x34>)
   837a4:	681b      	ldr	r3, [r3, #0]
   837a6:	2b00      	cmp	r3, #0
   837a8:	d102      	bne.n	837b0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
   837aa:	2301      	movs	r3, #1
   837ac:	607b      	str	r3, [r7, #4]
   837ae:	e008      	b.n	837c2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
   837b0:	4b08      	ldr	r3, [pc, #32]	; (837d4 <xTaskGetSchedulerState+0x38>)
   837b2:	681b      	ldr	r3, [r3, #0]
   837b4:	2b00      	cmp	r3, #0
   837b6:	d102      	bne.n	837be <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
   837b8:	2302      	movs	r3, #2
   837ba:	607b      	str	r3, [r7, #4]
   837bc:	e001      	b.n	837c2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
   837be:	2300      	movs	r3, #0
   837c0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
   837c2:	687b      	ldr	r3, [r7, #4]
	}
   837c4:	4618      	mov	r0, r3
   837c6:	370c      	adds	r7, #12
   837c8:	46bd      	mov	sp, r7
   837ca:	f85d 7b04 	ldr.w	r7, [sp], #4
   837ce:	4770      	bx	lr
   837d0:	2007a5c8 	.word	0x2007a5c8
   837d4:	2007a5dc 	.word	0x2007a5dc

000837d8 <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
   837d8:	b580      	push	{r7, lr}
   837da:	b084      	sub	sp, #16
   837dc:	af00      	add	r7, sp, #0
   837de:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
   837e0:	687b      	ldr	r3, [r7, #4]
   837e2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
   837e4:	687b      	ldr	r3, [r7, #4]
   837e6:	2b00      	cmp	r3, #0
   837e8:	d062      	beq.n	838b0 <vTaskPriorityInherit+0xd8>
		{
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
   837ea:	68fb      	ldr	r3, [r7, #12]
   837ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   837ee:	4b32      	ldr	r3, [pc, #200]	; (838b8 <vTaskPriorityInherit+0xe0>)
   837f0:	681b      	ldr	r3, [r3, #0]
   837f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   837f4:	429a      	cmp	r2, r3
   837f6:	d25b      	bcs.n	838b0 <vTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
   837f8:	68fb      	ldr	r3, [r7, #12]
   837fa:	699b      	ldr	r3, [r3, #24]
   837fc:	2b00      	cmp	r3, #0
   837fe:	db06      	blt.n	8380e <vTaskPriorityInherit+0x36>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   83800:	4b2d      	ldr	r3, [pc, #180]	; (838b8 <vTaskPriorityInherit+0xe0>)
   83802:	681b      	ldr	r3, [r3, #0]
   83804:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   83806:	f1c3 0205 	rsb	r2, r3, #5
   8380a:	68fb      	ldr	r3, [r7, #12]
   8380c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need to
				be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
   8380e:	68fb      	ldr	r3, [r7, #12]
   83810:	6959      	ldr	r1, [r3, #20]
   83812:	68fb      	ldr	r3, [r7, #12]
   83814:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   83816:	4613      	mov	r3, r2
   83818:	009b      	lsls	r3, r3, #2
   8381a:	4413      	add	r3, r2
   8381c:	009b      	lsls	r3, r3, #2
   8381e:	4a27      	ldr	r2, [pc, #156]	; (838bc <vTaskPriorityInherit+0xe4>)
   83820:	4413      	add	r3, r2
   83822:	4299      	cmp	r1, r3
   83824:	d101      	bne.n	8382a <vTaskPriorityInherit+0x52>
   83826:	2301      	movs	r3, #1
   83828:	e000      	b.n	8382c <vTaskPriorityInherit+0x54>
   8382a:	2300      	movs	r3, #0
   8382c:	2b00      	cmp	r3, #0
   8382e:	d03a      	beq.n	838a6 <vTaskPriorityInherit+0xce>
				{
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
   83830:	68fb      	ldr	r3, [r7, #12]
   83832:	3304      	adds	r3, #4
   83834:	4618      	mov	r0, r3
   83836:	4b22      	ldr	r3, [pc, #136]	; (838c0 <vTaskPriorityInherit+0xe8>)
   83838:	4798      	blx	r3
   8383a:	4603      	mov	r3, r0
   8383c:	2b00      	cmp	r3, #0
   8383e:	d115      	bne.n	8386c <vTaskPriorityInherit+0x94>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   83840:	68fb      	ldr	r3, [r7, #12]
   83842:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   83844:	491d      	ldr	r1, [pc, #116]	; (838bc <vTaskPriorityInherit+0xe4>)
   83846:	4613      	mov	r3, r2
   83848:	009b      	lsls	r3, r3, #2
   8384a:	4413      	add	r3, r2
   8384c:	009b      	lsls	r3, r3, #2
   8384e:	440b      	add	r3, r1
   83850:	681b      	ldr	r3, [r3, #0]
   83852:	2b00      	cmp	r3, #0
   83854:	d10a      	bne.n	8386c <vTaskPriorityInherit+0x94>
   83856:	68fb      	ldr	r3, [r7, #12]
   83858:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   8385a:	2201      	movs	r2, #1
   8385c:	fa02 f303 	lsl.w	r3, r2, r3
   83860:	43da      	mvns	r2, r3
   83862:	4b18      	ldr	r3, [pc, #96]	; (838c4 <vTaskPriorityInherit+0xec>)
   83864:	681b      	ldr	r3, [r3, #0]
   83866:	401a      	ands	r2, r3
   83868:	4b16      	ldr	r3, [pc, #88]	; (838c4 <vTaskPriorityInherit+0xec>)
   8386a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   8386c:	4b12      	ldr	r3, [pc, #72]	; (838b8 <vTaskPriorityInherit+0xe0>)
   8386e:	681b      	ldr	r3, [r3, #0]
   83870:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   83872:	68fb      	ldr	r3, [r7, #12]
   83874:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
   83876:	68fb      	ldr	r3, [r7, #12]
   83878:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   8387a:	2201      	movs	r2, #1
   8387c:	409a      	lsls	r2, r3
   8387e:	4b11      	ldr	r3, [pc, #68]	; (838c4 <vTaskPriorityInherit+0xec>)
   83880:	681b      	ldr	r3, [r3, #0]
   83882:	431a      	orrs	r2, r3
   83884:	4b0f      	ldr	r3, [pc, #60]	; (838c4 <vTaskPriorityInherit+0xec>)
   83886:	601a      	str	r2, [r3, #0]
   83888:	68fb      	ldr	r3, [r7, #12]
   8388a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   8388c:	4613      	mov	r3, r2
   8388e:	009b      	lsls	r3, r3, #2
   83890:	4413      	add	r3, r2
   83892:	009b      	lsls	r3, r3, #2
   83894:	4a09      	ldr	r2, [pc, #36]	; (838bc <vTaskPriorityInherit+0xe4>)
   83896:	441a      	add	r2, r3
   83898:	68fb      	ldr	r3, [r7, #12]
   8389a:	3304      	adds	r3, #4
   8389c:	4610      	mov	r0, r2
   8389e:	4619      	mov	r1, r3
   838a0:	4b09      	ldr	r3, [pc, #36]	; (838c8 <vTaskPriorityInherit+0xf0>)
   838a2:	4798      	blx	r3
   838a4:	e004      	b.n	838b0 <vTaskPriorityInherit+0xd8>
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
   838a6:	4b04      	ldr	r3, [pc, #16]	; (838b8 <vTaskPriorityInherit+0xe0>)
   838a8:	681b      	ldr	r3, [r3, #0]
   838aa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   838ac:	68fb      	ldr	r3, [r7, #12]
   838ae:	62da      	str	r2, [r3, #44]	; 0x2c
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
   838b0:	3710      	adds	r7, #16
   838b2:	46bd      	mov	sp, r7
   838b4:	bd80      	pop	{r7, pc}
   838b6:	bf00      	nop
   838b8:	2007a4e4 	.word	0x2007a4e4
   838bc:	2007a4e8 	.word	0x2007a4e8
   838c0:	00081a11 	.word	0x00081a11
   838c4:	2007a5c4 	.word	0x2007a5c4
   838c8:	00081959 	.word	0x00081959

000838cc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
   838cc:	b580      	push	{r7, lr}
   838ce:	b084      	sub	sp, #16
   838d0:	af00      	add	r7, sp, #0
   838d2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
   838d4:	687b      	ldr	r3, [r7, #4]
   838d6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
   838d8:	2300      	movs	r3, #0
   838da:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
   838dc:	687b      	ldr	r3, [r7, #4]
   838de:	2b00      	cmp	r3, #0
   838e0:	d056      	beq.n	83990 <xTaskPriorityDisinherit+0xc4>
		{
			configASSERT( pxTCB->uxMutexesHeld );
   838e2:	68bb      	ldr	r3, [r7, #8]
   838e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   838e6:	2b00      	cmp	r3, #0
   838e8:	d102      	bne.n	838f0 <xTaskPriorityDisinherit+0x24>
   838ea:	4b2c      	ldr	r3, [pc, #176]	; (8399c <xTaskPriorityDisinherit+0xd0>)
   838ec:	4798      	blx	r3
   838ee:	e7fe      	b.n	838ee <xTaskPriorityDisinherit+0x22>
			( pxTCB->uxMutexesHeld )--;
   838f0:	68bb      	ldr	r3, [r7, #8]
   838f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   838f4:	1e5a      	subs	r2, r3, #1
   838f6:	68bb      	ldr	r3, [r7, #8]
   838f8:	645a      	str	r2, [r3, #68]	; 0x44

			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
   838fa:	68bb      	ldr	r3, [r7, #8]
   838fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   838fe:	68bb      	ldr	r3, [r7, #8]
   83900:	6c1b      	ldr	r3, [r3, #64]	; 0x40
   83902:	429a      	cmp	r2, r3
   83904:	d044      	beq.n	83990 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
   83906:	68bb      	ldr	r3, [r7, #8]
   83908:	6c5b      	ldr	r3, [r3, #68]	; 0x44
   8390a:	2b00      	cmp	r3, #0
   8390c:	d140      	bne.n	83990 <xTaskPriorityDisinherit+0xc4>
				{
					/* The holding task must be the running task to be able to give
					the mutex back.  Remove the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
   8390e:	68bb      	ldr	r3, [r7, #8]
   83910:	3304      	adds	r3, #4
   83912:	4618      	mov	r0, r3
   83914:	4b22      	ldr	r3, [pc, #136]	; (839a0 <xTaskPriorityDisinherit+0xd4>)
   83916:	4798      	blx	r3
   83918:	4603      	mov	r3, r0
   8391a:	2b00      	cmp	r3, #0
   8391c:	d115      	bne.n	8394a <xTaskPriorityDisinherit+0x7e>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
   8391e:	68bb      	ldr	r3, [r7, #8]
   83920:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   83922:	4920      	ldr	r1, [pc, #128]	; (839a4 <xTaskPriorityDisinherit+0xd8>)
   83924:	4613      	mov	r3, r2
   83926:	009b      	lsls	r3, r3, #2
   83928:	4413      	add	r3, r2
   8392a:	009b      	lsls	r3, r3, #2
   8392c:	440b      	add	r3, r1
   8392e:	681b      	ldr	r3, [r3, #0]
   83930:	2b00      	cmp	r3, #0
   83932:	d10a      	bne.n	8394a <xTaskPriorityDisinherit+0x7e>
   83934:	68bb      	ldr	r3, [r7, #8]
   83936:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   83938:	2201      	movs	r2, #1
   8393a:	fa02 f303 	lsl.w	r3, r2, r3
   8393e:	43da      	mvns	r2, r3
   83940:	4b19      	ldr	r3, [pc, #100]	; (839a8 <xTaskPriorityDisinherit+0xdc>)
   83942:	681b      	ldr	r3, [r3, #0]
   83944:	401a      	ands	r2, r3
   83946:	4b18      	ldr	r3, [pc, #96]	; (839a8 <xTaskPriorityDisinherit+0xdc>)
   83948:	601a      	str	r2, [r3, #0]
					}

					/* Disinherit the priority before adding the task into the new
					ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
   8394a:	68bb      	ldr	r3, [r7, #8]
   8394c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
   8394e:	68bb      	ldr	r3, [r7, #8]
   83950:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
   83952:	68bb      	ldr	r3, [r7, #8]
   83954:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   83956:	f1c3 0205 	rsb	r2, r3, #5
   8395a:	68bb      	ldr	r3, [r7, #8]
   8395c:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
   8395e:	68bb      	ldr	r3, [r7, #8]
   83960:	6adb      	ldr	r3, [r3, #44]	; 0x2c
   83962:	2201      	movs	r2, #1
   83964:	409a      	lsls	r2, r3
   83966:	4b10      	ldr	r3, [pc, #64]	; (839a8 <xTaskPriorityDisinherit+0xdc>)
   83968:	681b      	ldr	r3, [r3, #0]
   8396a:	431a      	orrs	r2, r3
   8396c:	4b0e      	ldr	r3, [pc, #56]	; (839a8 <xTaskPriorityDisinherit+0xdc>)
   8396e:	601a      	str	r2, [r3, #0]
   83970:	68bb      	ldr	r3, [r7, #8]
   83972:	6ada      	ldr	r2, [r3, #44]	; 0x2c
   83974:	4613      	mov	r3, r2
   83976:	009b      	lsls	r3, r3, #2
   83978:	4413      	add	r3, r2
   8397a:	009b      	lsls	r3, r3, #2
   8397c:	4a09      	ldr	r2, [pc, #36]	; (839a4 <xTaskPriorityDisinherit+0xd8>)
   8397e:	441a      	add	r2, r3
   83980:	68bb      	ldr	r3, [r7, #8]
   83982:	3304      	adds	r3, #4
   83984:	4610      	mov	r0, r2
   83986:	4619      	mov	r1, r3
   83988:	4b08      	ldr	r3, [pc, #32]	; (839ac <xTaskPriorityDisinherit+0xe0>)
   8398a:	4798      	blx	r3

					/* Return true to indicate that a context switch is required.
					This is only actually required in the corner case whereby
					multiple mutexes were held and the mutexes were given back
					in an order different to that in which they were taken. */
					xReturn = pdTRUE;
   8398c:	2301      	movs	r3, #1
   8398e:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
   83990:	68fb      	ldr	r3, [r7, #12]
	}
   83992:	4618      	mov	r0, r3
   83994:	3710      	adds	r7, #16
   83996:	46bd      	mov	sp, r7
   83998:	bd80      	pop	{r7, pc}
   8399a:	bf00      	nop
   8399c:	00081c89 	.word	0x00081c89
   839a0:	00081a11 	.word	0x00081a11
   839a4:	2007a4e8 	.word	0x2007a4e8
   839a8:	2007a5c4 	.word	0x2007a5c4
   839ac:	00081959 	.word	0x00081959

000839b0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
   839b0:	b480      	push	{r7}
   839b2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
   839b4:	4b07      	ldr	r3, [pc, #28]	; (839d4 <pvTaskIncrementMutexHeldCount+0x24>)
   839b6:	681b      	ldr	r3, [r3, #0]
   839b8:	2b00      	cmp	r3, #0
   839ba:	d004      	beq.n	839c6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
   839bc:	4b05      	ldr	r3, [pc, #20]	; (839d4 <pvTaskIncrementMutexHeldCount+0x24>)
   839be:	681b      	ldr	r3, [r3, #0]
   839c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
   839c2:	3201      	adds	r2, #1
   839c4:	645a      	str	r2, [r3, #68]	; 0x44
		}

		return pxCurrentTCB;
   839c6:	4b03      	ldr	r3, [pc, #12]	; (839d4 <pvTaskIncrementMutexHeldCount+0x24>)
   839c8:	681b      	ldr	r3, [r3, #0]
	}
   839ca:	4618      	mov	r0, r3
   839cc:	46bd      	mov	sp, r7
   839ce:	f85d 7b04 	ldr.w	r7, [sp], #4
   839d2:	4770      	bx	lr
   839d4:	2007a4e4 	.word	0x2007a4e4

000839d8 <xTimerCreateTimerTask>:
static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty ) PRIVILEGED_FUNCTION;

/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
   839d8:	b590      	push	{r4, r7, lr}
   839da:	b087      	sub	sp, #28
   839dc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
   839de:	2300      	movs	r3, #0
   839e0:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
   839e2:	4b10      	ldr	r3, [pc, #64]	; (83a24 <xTimerCreateTimerTask+0x4c>)
   839e4:	4798      	blx	r3

	if( xTimerQueue != NULL )
   839e6:	4b10      	ldr	r3, [pc, #64]	; (83a28 <xTimerCreateTimerTask+0x50>)
   839e8:	681b      	ldr	r3, [r3, #0]
   839ea:	2b00      	cmp	r3, #0
   839ec:	d00f      	beq.n	83a0e <xTimerCreateTimerTask+0x36>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, &xTimerTaskHandle );
		}
		#else
		{
			/* Create the timer task without storing its handle. */
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
   839ee:	2302      	movs	r3, #2
   839f0:	9300      	str	r3, [sp, #0]
   839f2:	2300      	movs	r3, #0
   839f4:	9301      	str	r3, [sp, #4]
   839f6:	2300      	movs	r3, #0
   839f8:	9302      	str	r3, [sp, #8]
   839fa:	2300      	movs	r3, #0
   839fc:	9303      	str	r3, [sp, #12]
   839fe:	480b      	ldr	r0, [pc, #44]	; (83a2c <xTimerCreateTimerTask+0x54>)
   83a00:	490b      	ldr	r1, [pc, #44]	; (83a30 <xTimerCreateTimerTask+0x58>)
   83a02:	f44f 7282 	mov.w	r2, #260	; 0x104
   83a06:	2300      	movs	r3, #0
   83a08:	4c0a      	ldr	r4, [pc, #40]	; (83a34 <xTimerCreateTimerTask+0x5c>)
   83a0a:	47a0      	blx	r4
   83a0c:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
   83a0e:	687b      	ldr	r3, [r7, #4]
   83a10:	2b00      	cmp	r3, #0
   83a12:	d102      	bne.n	83a1a <xTimerCreateTimerTask+0x42>
   83a14:	4b08      	ldr	r3, [pc, #32]	; (83a38 <xTimerCreateTimerTask+0x60>)
   83a16:	4798      	blx	r3
   83a18:	e7fe      	b.n	83a18 <xTimerCreateTimerTask+0x40>
	return xReturn;
   83a1a:	687b      	ldr	r3, [r7, #4]
}
   83a1c:	4618      	mov	r0, r3
   83a1e:	370c      	adds	r7, #12
   83a20:	46bd      	mov	sp, r7
   83a22:	bd90      	pop	{r4, r7, pc}
   83a24:	00083f0d 	.word	0x00083f0d
   83a28:	2007a610 	.word	0x2007a610
   83a2c:	00083b55 	.word	0x00083b55
   83a30:	00084dbc 	.word	0x00084dbc
   83a34:	00082ac5 	.word	0x00082ac5
   83a38:	00081c89 	.word	0x00081c89

00083a3c <xTimerGenericCommand>:
	return ( TimerHandle_t ) pxNewTimer;
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
   83a3c:	b590      	push	{r4, r7, lr}
   83a3e:	b089      	sub	sp, #36	; 0x24
   83a40:	af00      	add	r7, sp, #0
   83a42:	60f8      	str	r0, [r7, #12]
   83a44:	60b9      	str	r1, [r7, #8]
   83a46:	607a      	str	r2, [r7, #4]
   83a48:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
   83a4a:	2300      	movs	r3, #0
   83a4c:	61fb      	str	r3, [r7, #28]
DaemonTaskMessage_t xMessage;

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
   83a4e:	4b1d      	ldr	r3, [pc, #116]	; (83ac4 <xTimerGenericCommand+0x88>)
   83a50:	681b      	ldr	r3, [r3, #0]
   83a52:	2b00      	cmp	r3, #0
   83a54:	d030      	beq.n	83ab8 <xTimerGenericCommand+0x7c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
   83a56:	68bb      	ldr	r3, [r7, #8]
   83a58:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
   83a5a:	687b      	ldr	r3, [r7, #4]
   83a5c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
   83a5e:	68fb      	ldr	r3, [r7, #12]
   83a60:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
   83a62:	68bb      	ldr	r3, [r7, #8]
   83a64:	2b05      	cmp	r3, #5
   83a66:	dc1c      	bgt.n	83aa2 <xTimerGenericCommand+0x66>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
   83a68:	4b17      	ldr	r3, [pc, #92]	; (83ac8 <xTimerGenericCommand+0x8c>)
   83a6a:	4798      	blx	r3
   83a6c:	4603      	mov	r3, r0
   83a6e:	2b02      	cmp	r3, #2
   83a70:	d10b      	bne.n	83a8a <xTimerGenericCommand+0x4e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
   83a72:	4b14      	ldr	r3, [pc, #80]	; (83ac4 <xTimerGenericCommand+0x88>)
   83a74:	681a      	ldr	r2, [r3, #0]
   83a76:	f107 0310 	add.w	r3, r7, #16
   83a7a:	4610      	mov	r0, r2
   83a7c:	4619      	mov	r1, r3
   83a7e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
   83a80:	2300      	movs	r3, #0
   83a82:	4c12      	ldr	r4, [pc, #72]	; (83acc <xTimerGenericCommand+0x90>)
   83a84:	47a0      	blx	r4
   83a86:	61f8      	str	r0, [r7, #28]
   83a88:	e016      	b.n	83ab8 <xTimerGenericCommand+0x7c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
   83a8a:	4b0e      	ldr	r3, [pc, #56]	; (83ac4 <xTimerGenericCommand+0x88>)
   83a8c:	681a      	ldr	r2, [r3, #0]
   83a8e:	f107 0310 	add.w	r3, r7, #16
   83a92:	4610      	mov	r0, r2
   83a94:	4619      	mov	r1, r3
   83a96:	2200      	movs	r2, #0
   83a98:	2300      	movs	r3, #0
   83a9a:	4c0c      	ldr	r4, [pc, #48]	; (83acc <xTimerGenericCommand+0x90>)
   83a9c:	47a0      	blx	r4
   83a9e:	61f8      	str	r0, [r7, #28]
   83aa0:	e00a      	b.n	83ab8 <xTimerGenericCommand+0x7c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
   83aa2:	4b08      	ldr	r3, [pc, #32]	; (83ac4 <xTimerGenericCommand+0x88>)
   83aa4:	681a      	ldr	r2, [r3, #0]
   83aa6:	f107 0310 	add.w	r3, r7, #16
   83aaa:	4610      	mov	r0, r2
   83aac:	4619      	mov	r1, r3
   83aae:	683a      	ldr	r2, [r7, #0]
   83ab0:	2300      	movs	r3, #0
   83ab2:	4c07      	ldr	r4, [pc, #28]	; (83ad0 <xTimerGenericCommand+0x94>)
   83ab4:	47a0      	blx	r4
   83ab6:	61f8      	str	r0, [r7, #28]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
   83ab8:	69fb      	ldr	r3, [r7, #28]
}
   83aba:	4618      	mov	r0, r3
   83abc:	3724      	adds	r7, #36	; 0x24
   83abe:	46bd      	mov	sp, r7
   83ac0:	bd90      	pop	{r4, r7, pc}
   83ac2:	bf00      	nop
   83ac4:	2007a610 	.word	0x2007a610
   83ac8:	0008379d 	.word	0x0008379d
   83acc:	00082291 	.word	0x00082291
   83ad0:	00082455 	.word	0x00082455

00083ad4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
   83ad4:	b590      	push	{r4, r7, lr}
   83ad6:	b087      	sub	sp, #28
   83ad8:	af02      	add	r7, sp, #8
   83ada:	6078      	str	r0, [r7, #4]
   83adc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   83ade:	4b18      	ldr	r3, [pc, #96]	; (83b40 <prvProcessExpiredTimer+0x6c>)
   83ae0:	681b      	ldr	r3, [r3, #0]
   83ae2:	68db      	ldr	r3, [r3, #12]
   83ae4:	68db      	ldr	r3, [r3, #12]
   83ae6:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   83ae8:	68fb      	ldr	r3, [r7, #12]
   83aea:	3304      	adds	r3, #4
   83aec:	4618      	mov	r0, r3
   83aee:	4b15      	ldr	r3, [pc, #84]	; (83b44 <prvProcessExpiredTimer+0x70>)
   83af0:	4798      	blx	r3
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   83af2:	68fb      	ldr	r3, [r7, #12]
   83af4:	69db      	ldr	r3, [r3, #28]
   83af6:	2b01      	cmp	r3, #1
   83af8:	d11b      	bne.n	83b32 <prvProcessExpiredTimer+0x5e>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
   83afa:	68fb      	ldr	r3, [r7, #12]
   83afc:	699a      	ldr	r2, [r3, #24]
   83afe:	687b      	ldr	r3, [r7, #4]
   83b00:	4413      	add	r3, r2
   83b02:	68f8      	ldr	r0, [r7, #12]
   83b04:	4619      	mov	r1, r3
   83b06:	683a      	ldr	r2, [r7, #0]
   83b08:	687b      	ldr	r3, [r7, #4]
   83b0a:	4c0f      	ldr	r4, [pc, #60]	; (83b48 <prvProcessExpiredTimer+0x74>)
   83b0c:	47a0      	blx	r4
   83b0e:	4603      	mov	r3, r0
   83b10:	2b01      	cmp	r3, #1
   83b12:	d10e      	bne.n	83b32 <prvProcessExpiredTimer+0x5e>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
   83b14:	2300      	movs	r3, #0
   83b16:	9300      	str	r3, [sp, #0]
   83b18:	68f8      	ldr	r0, [r7, #12]
   83b1a:	2100      	movs	r1, #0
   83b1c:	687a      	ldr	r2, [r7, #4]
   83b1e:	2300      	movs	r3, #0
   83b20:	4c0a      	ldr	r4, [pc, #40]	; (83b4c <prvProcessExpiredTimer+0x78>)
   83b22:	47a0      	blx	r4
   83b24:	60b8      	str	r0, [r7, #8]
			configASSERT( xResult );
   83b26:	68bb      	ldr	r3, [r7, #8]
   83b28:	2b00      	cmp	r3, #0
   83b2a:	d102      	bne.n	83b32 <prvProcessExpiredTimer+0x5e>
   83b2c:	4b08      	ldr	r3, [pc, #32]	; (83b50 <prvProcessExpiredTimer+0x7c>)
   83b2e:	4798      	blx	r3
   83b30:	e7fe      	b.n	83b30 <prvProcessExpiredTimer+0x5c>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   83b32:	68fb      	ldr	r3, [r7, #12]
   83b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   83b36:	68f8      	ldr	r0, [r7, #12]
   83b38:	4798      	blx	r3
}
   83b3a:	3714      	adds	r7, #20
   83b3c:	46bd      	mov	sp, r7
   83b3e:	bd90      	pop	{r4, r7, pc}
   83b40:	2007a608 	.word	0x2007a608
   83b44:	00081a11 	.word	0x00081a11
   83b48:	00083c99 	.word	0x00083c99
   83b4c:	00083a3d 	.word	0x00083a3d
   83b50:	00081c89 	.word	0x00081c89

00083b54 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
   83b54:	b580      	push	{r7, lr}
   83b56:	b084      	sub	sp, #16
   83b58:	af00      	add	r7, sp, #0
   83b5a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
   83b5c:	f107 0308 	add.w	r3, r7, #8
   83b60:	4618      	mov	r0, r3
   83b62:	4b05      	ldr	r3, [pc, #20]	; (83b78 <prvTimerTask+0x24>)
   83b64:	4798      	blx	r3
   83b66:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
   83b68:	68bb      	ldr	r3, [r7, #8]
   83b6a:	68f8      	ldr	r0, [r7, #12]
   83b6c:	4619      	mov	r1, r3
   83b6e:	4b03      	ldr	r3, [pc, #12]	; (83b7c <prvTimerTask+0x28>)
   83b70:	4798      	blx	r3

		/* Empty the command queue. */
		prvProcessReceivedCommands();
   83b72:	4b03      	ldr	r3, [pc, #12]	; (83b80 <prvTimerTask+0x2c>)
   83b74:	4798      	blx	r3
	}
   83b76:	e7f1      	b.n	83b5c <prvTimerTask+0x8>
   83b78:	00083c09 	.word	0x00083c09
   83b7c:	00083b85 	.word	0x00083b85
   83b80:	00083d21 	.word	0x00083d21

00083b84 <prvProcessTimerOrBlockTask>:
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, const BaseType_t xListWasEmpty )
{
   83b84:	b580      	push	{r7, lr}
   83b86:	b084      	sub	sp, #16
   83b88:	af00      	add	r7, sp, #0
   83b8a:	6078      	str	r0, [r7, #4]
   83b8c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
   83b8e:	4b17      	ldr	r3, [pc, #92]	; (83bec <prvProcessTimerOrBlockTask+0x68>)
   83b90:	4798      	blx	r3
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   83b92:	f107 0308 	add.w	r3, r7, #8
   83b96:	4618      	mov	r0, r3
   83b98:	4b15      	ldr	r3, [pc, #84]	; (83bf0 <prvProcessTimerOrBlockTask+0x6c>)
   83b9a:	4798      	blx	r3
   83b9c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
   83b9e:	68bb      	ldr	r3, [r7, #8]
   83ba0:	2b00      	cmp	r3, #0
   83ba2:	d11e      	bne.n	83be2 <prvProcessTimerOrBlockTask+0x5e>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
   83ba4:	683b      	ldr	r3, [r7, #0]
   83ba6:	2b00      	cmp	r3, #0
   83ba8:	d10a      	bne.n	83bc0 <prvProcessTimerOrBlockTask+0x3c>
   83baa:	687a      	ldr	r2, [r7, #4]
   83bac:	68fb      	ldr	r3, [r7, #12]
   83bae:	429a      	cmp	r2, r3
   83bb0:	d806      	bhi.n	83bc0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
   83bb2:	4b10      	ldr	r3, [pc, #64]	; (83bf4 <prvProcessTimerOrBlockTask+0x70>)
   83bb4:	4798      	blx	r3
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
   83bb6:	6878      	ldr	r0, [r7, #4]
   83bb8:	68f9      	ldr	r1, [r7, #12]
   83bba:	4b0f      	ldr	r3, [pc, #60]	; (83bf8 <prvProcessTimerOrBlockTask+0x74>)
   83bbc:	4798      	blx	r3
   83bbe:	e012      	b.n	83be6 <prvProcessTimerOrBlockTask+0x62>
				time has not been reached yet.  This task should therefore
				block to wait for the next expire time or a command to be
				received - whichever comes first.  The following line cannot
				be reached unless xNextExpireTime > xTimeNow, except in the
				case when the current timer list is empty. */
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ) );
   83bc0:	4b0e      	ldr	r3, [pc, #56]	; (83bfc <prvProcessTimerOrBlockTask+0x78>)
   83bc2:	681a      	ldr	r2, [r3, #0]
   83bc4:	6879      	ldr	r1, [r7, #4]
   83bc6:	68fb      	ldr	r3, [r7, #12]
   83bc8:	1acb      	subs	r3, r1, r3
   83bca:	4610      	mov	r0, r2
   83bcc:	4619      	mov	r1, r3
   83bce:	4b0c      	ldr	r3, [pc, #48]	; (83c00 <prvProcessTimerOrBlockTask+0x7c>)
   83bd0:	4798      	blx	r3

				if( xTaskResumeAll() == pdFALSE )
   83bd2:	4b08      	ldr	r3, [pc, #32]	; (83bf4 <prvProcessTimerOrBlockTask+0x70>)
   83bd4:	4798      	blx	r3
   83bd6:	4603      	mov	r3, r0
   83bd8:	2b00      	cmp	r3, #0
   83bda:	d104      	bne.n	83be6 <prvProcessTimerOrBlockTask+0x62>
				{
					/* Yield to wait for either a command to arrive, or the block time
					to expire.  If a command arrived between the critical section being
					exited and this yield then the yield will not cause the task
					to block. */
					portYIELD_WITHIN_API();
   83bdc:	4b09      	ldr	r3, [pc, #36]	; (83c04 <prvProcessTimerOrBlockTask+0x80>)
   83bde:	4798      	blx	r3
   83be0:	e001      	b.n	83be6 <prvProcessTimerOrBlockTask+0x62>
				}
			}
		}
		else
		{
			( void ) xTaskResumeAll();
   83be2:	4b04      	ldr	r3, [pc, #16]	; (83bf4 <prvProcessTimerOrBlockTask+0x70>)
   83be4:	4798      	blx	r3
		}
	}
}
   83be6:	3710      	adds	r7, #16
   83be8:	46bd      	mov	sp, r7
   83bea:	bd80      	pop	{r7, pc}
   83bec:	00082dc1 	.word	0x00082dc1
   83bf0:	00083c51 	.word	0x00083c51
   83bf4:	00082ddd 	.word	0x00082ddd
   83bf8:	00083ad5 	.word	0x00083ad5
   83bfc:	2007a610 	.word	0x2007a610
   83c00:	00082a5d 	.word	0x00082a5d
   83c04:	00081bed 	.word	0x00081bed

00083c08 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
   83c08:	b480      	push	{r7}
   83c0a:	b085      	sub	sp, #20
   83c0c:	af00      	add	r7, sp, #0
   83c0e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
   83c10:	4b0e      	ldr	r3, [pc, #56]	; (83c4c <prvGetNextExpireTime+0x44>)
   83c12:	681b      	ldr	r3, [r3, #0]
   83c14:	681b      	ldr	r3, [r3, #0]
   83c16:	2b00      	cmp	r3, #0
   83c18:	bf14      	ite	ne
   83c1a:	2300      	movne	r3, #0
   83c1c:	2301      	moveq	r3, #1
   83c1e:	b2db      	uxtb	r3, r3
   83c20:	461a      	mov	r2, r3
   83c22:	687b      	ldr	r3, [r7, #4]
   83c24:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
   83c26:	687b      	ldr	r3, [r7, #4]
   83c28:	681b      	ldr	r3, [r3, #0]
   83c2a:	2b00      	cmp	r3, #0
   83c2c:	d105      	bne.n	83c3a <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   83c2e:	4b07      	ldr	r3, [pc, #28]	; (83c4c <prvGetNextExpireTime+0x44>)
   83c30:	681b      	ldr	r3, [r3, #0]
   83c32:	68db      	ldr	r3, [r3, #12]
   83c34:	681b      	ldr	r3, [r3, #0]
   83c36:	60fb      	str	r3, [r7, #12]
   83c38:	e001      	b.n	83c3e <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
   83c3a:	2300      	movs	r3, #0
   83c3c:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
   83c3e:	68fb      	ldr	r3, [r7, #12]
}
   83c40:	4618      	mov	r0, r3
   83c42:	3714      	adds	r7, #20
   83c44:	46bd      	mov	sp, r7
   83c46:	f85d 7b04 	ldr.w	r7, [sp], #4
   83c4a:	4770      	bx	lr
   83c4c:	2007a608 	.word	0x2007a608

00083c50 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
   83c50:	b580      	push	{r7, lr}
   83c52:	b084      	sub	sp, #16
   83c54:	af00      	add	r7, sp, #0
   83c56:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
   83c58:	4b0c      	ldr	r3, [pc, #48]	; (83c8c <prvSampleTimeNow+0x3c>)
   83c5a:	4798      	blx	r3
   83c5c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
   83c5e:	4b0c      	ldr	r3, [pc, #48]	; (83c90 <prvSampleTimeNow+0x40>)
   83c60:	681b      	ldr	r3, [r3, #0]
   83c62:	68fa      	ldr	r2, [r7, #12]
   83c64:	429a      	cmp	r2, r3
   83c66:	d205      	bcs.n	83c74 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
   83c68:	4b0a      	ldr	r3, [pc, #40]	; (83c94 <prvSampleTimeNow+0x44>)
   83c6a:	4798      	blx	r3
		*pxTimerListsWereSwitched = pdTRUE;
   83c6c:	687b      	ldr	r3, [r7, #4]
   83c6e:	2201      	movs	r2, #1
   83c70:	601a      	str	r2, [r3, #0]
   83c72:	e002      	b.n	83c7a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
   83c74:	687b      	ldr	r3, [r7, #4]
   83c76:	2200      	movs	r2, #0
   83c78:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
   83c7a:	4b05      	ldr	r3, [pc, #20]	; (83c90 <prvSampleTimeNow+0x40>)
   83c7c:	68fa      	ldr	r2, [r7, #12]
   83c7e:	601a      	str	r2, [r3, #0]

	return xTimeNow;
   83c80:	68fb      	ldr	r3, [r7, #12]
}
   83c82:	4618      	mov	r0, r3
   83c84:	3710      	adds	r7, #16
   83c86:	46bd      	mov	sp, r7
   83c88:	bd80      	pop	{r7, pc}
   83c8a:	bf00      	nop
   83c8c:	00082f01 	.word	0x00082f01
   83c90:	2007a614 	.word	0x2007a614
   83c94:	00083e4d 	.word	0x00083e4d

00083c98 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
   83c98:	b580      	push	{r7, lr}
   83c9a:	b086      	sub	sp, #24
   83c9c:	af00      	add	r7, sp, #0
   83c9e:	60f8      	str	r0, [r7, #12]
   83ca0:	60b9      	str	r1, [r7, #8]
   83ca2:	607a      	str	r2, [r7, #4]
   83ca4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
   83ca6:	2300      	movs	r3, #0
   83ca8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
   83caa:	68fb      	ldr	r3, [r7, #12]
   83cac:	68ba      	ldr	r2, [r7, #8]
   83cae:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   83cb0:	68fb      	ldr	r3, [r7, #12]
   83cb2:	68fa      	ldr	r2, [r7, #12]
   83cb4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
   83cb6:	68ba      	ldr	r2, [r7, #8]
   83cb8:	687b      	ldr	r3, [r7, #4]
   83cba:	429a      	cmp	r2, r3
   83cbc:	d812      	bhi.n	83ce4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
   83cbe:	687a      	ldr	r2, [r7, #4]
   83cc0:	683b      	ldr	r3, [r7, #0]
   83cc2:	1ad2      	subs	r2, r2, r3
   83cc4:	68fb      	ldr	r3, [r7, #12]
   83cc6:	699b      	ldr	r3, [r3, #24]
   83cc8:	429a      	cmp	r2, r3
   83cca:	d302      	bcc.n	83cd2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
   83ccc:	2301      	movs	r3, #1
   83cce:	617b      	str	r3, [r7, #20]
   83cd0:	e01b      	b.n	83d0a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
   83cd2:	4b10      	ldr	r3, [pc, #64]	; (83d14 <prvInsertTimerInActiveList+0x7c>)
   83cd4:	681a      	ldr	r2, [r3, #0]
   83cd6:	68fb      	ldr	r3, [r7, #12]
   83cd8:	3304      	adds	r3, #4
   83cda:	4610      	mov	r0, r2
   83cdc:	4619      	mov	r1, r3
   83cde:	4b0e      	ldr	r3, [pc, #56]	; (83d18 <prvInsertTimerInActiveList+0x80>)
   83ce0:	4798      	blx	r3
   83ce2:	e012      	b.n	83d0a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
   83ce4:	687a      	ldr	r2, [r7, #4]
   83ce6:	683b      	ldr	r3, [r7, #0]
   83ce8:	429a      	cmp	r2, r3
   83cea:	d206      	bcs.n	83cfa <prvInsertTimerInActiveList+0x62>
   83cec:	68ba      	ldr	r2, [r7, #8]
   83cee:	683b      	ldr	r3, [r7, #0]
   83cf0:	429a      	cmp	r2, r3
   83cf2:	d302      	bcc.n	83cfa <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
   83cf4:	2301      	movs	r3, #1
   83cf6:	617b      	str	r3, [r7, #20]
   83cf8:	e007      	b.n	83d0a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   83cfa:	4b08      	ldr	r3, [pc, #32]	; (83d1c <prvInsertTimerInActiveList+0x84>)
   83cfc:	681a      	ldr	r2, [r3, #0]
   83cfe:	68fb      	ldr	r3, [r7, #12]
   83d00:	3304      	adds	r3, #4
   83d02:	4610      	mov	r0, r2
   83d04:	4619      	mov	r1, r3
   83d06:	4b04      	ldr	r3, [pc, #16]	; (83d18 <prvInsertTimerInActiveList+0x80>)
   83d08:	4798      	blx	r3
		}
	}

	return xProcessTimerNow;
   83d0a:	697b      	ldr	r3, [r7, #20]
}
   83d0c:	4618      	mov	r0, r3
   83d0e:	3718      	adds	r7, #24
   83d10:	46bd      	mov	sp, r7
   83d12:	bd80      	pop	{r7, pc}
   83d14:	2007a60c 	.word	0x2007a60c
   83d18:	000819a1 	.word	0x000819a1
   83d1c:	2007a608 	.word	0x2007a608

00083d20 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
   83d20:	b590      	push	{r4, r7, lr}
   83d22:	b08b      	sub	sp, #44	; 0x2c
   83d24:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
   83d26:	e070      	b.n	83e0a <prvProcessReceivedCommands+0xea>
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
   83d28:	68bb      	ldr	r3, [r7, #8]
   83d2a:	2b00      	cmp	r3, #0
   83d2c:	db6d      	blt.n	83e0a <prvProcessReceivedCommands+0xea>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
   83d2e:	693b      	ldr	r3, [r7, #16]
   83d30:	61fb      	str	r3, [r7, #28]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
   83d32:	69fb      	ldr	r3, [r7, #28]
   83d34:	695b      	ldr	r3, [r3, #20]
   83d36:	2b00      	cmp	r3, #0
   83d38:	d004      	beq.n	83d44 <prvProcessReceivedCommands+0x24>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   83d3a:	69fb      	ldr	r3, [r7, #28]
   83d3c:	3304      	adds	r3, #4
   83d3e:	4618      	mov	r0, r3
   83d40:	4b3a      	ldr	r3, [pc, #232]	; (83e2c <prvProcessReceivedCommands+0x10c>)
   83d42:	4798      	blx	r3
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
   83d44:	1d3b      	adds	r3, r7, #4
   83d46:	4618      	mov	r0, r3
   83d48:	4b39      	ldr	r3, [pc, #228]	; (83e30 <prvProcessReceivedCommands+0x110>)
   83d4a:	4798      	blx	r3
   83d4c:	61b8      	str	r0, [r7, #24]

			switch( xMessage.xMessageID )
   83d4e:	68bb      	ldr	r3, [r7, #8]
   83d50:	2b09      	cmp	r3, #9
   83d52:	d859      	bhi.n	83e08 <prvProcessReceivedCommands+0xe8>
   83d54:	a201      	add	r2, pc, #4	; (adr r2, 83d5c <prvProcessReceivedCommands+0x3c>)
   83d56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   83d5a:	bf00      	nop
   83d5c:	00083d85 	.word	0x00083d85
   83d60:	00083d85 	.word	0x00083d85
   83d64:	00083d85 	.word	0x00083d85
   83d68:	00083e09 	.word	0x00083e09
   83d6c:	00083dd7 	.word	0x00083dd7
   83d70:	00083e01 	.word	0x00083e01
   83d74:	00083d85 	.word	0x00083d85
   83d78:	00083d85 	.word	0x00083d85
   83d7c:	00083e09 	.word	0x00083e09
   83d80:	00083dd7 	.word	0x00083dd7
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
   83d84:	68fa      	ldr	r2, [r7, #12]
   83d86:	69fb      	ldr	r3, [r7, #28]
   83d88:	699b      	ldr	r3, [r3, #24]
   83d8a:	441a      	add	r2, r3
   83d8c:	68fb      	ldr	r3, [r7, #12]
   83d8e:	69f8      	ldr	r0, [r7, #28]
   83d90:	4611      	mov	r1, r2
   83d92:	69ba      	ldr	r2, [r7, #24]
   83d94:	4c27      	ldr	r4, [pc, #156]	; (83e34 <prvProcessReceivedCommands+0x114>)
   83d96:	47a0      	blx	r4
   83d98:	4603      	mov	r3, r0
   83d9a:	2b01      	cmp	r3, #1
   83d9c:	d11a      	bne.n	83dd4 <prvProcessReceivedCommands+0xb4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   83d9e:	69fb      	ldr	r3, [r7, #28]
   83da0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   83da2:	69f8      	ldr	r0, [r7, #28]
   83da4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   83da6:	69fb      	ldr	r3, [r7, #28]
   83da8:	69db      	ldr	r3, [r3, #28]
   83daa:	2b01      	cmp	r3, #1
   83dac:	d112      	bne.n	83dd4 <prvProcessReceivedCommands+0xb4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
   83dae:	68fa      	ldr	r2, [r7, #12]
   83db0:	69fb      	ldr	r3, [r7, #28]
   83db2:	699b      	ldr	r3, [r3, #24]
   83db4:	4413      	add	r3, r2
   83db6:	2200      	movs	r2, #0
   83db8:	9200      	str	r2, [sp, #0]
   83dba:	69f8      	ldr	r0, [r7, #28]
   83dbc:	2100      	movs	r1, #0
   83dbe:	461a      	mov	r2, r3
   83dc0:	2300      	movs	r3, #0
   83dc2:	4c1d      	ldr	r4, [pc, #116]	; (83e38 <prvProcessReceivedCommands+0x118>)
   83dc4:	47a0      	blx	r4
   83dc6:	6178      	str	r0, [r7, #20]
							configASSERT( xResult );
   83dc8:	697b      	ldr	r3, [r7, #20]
   83dca:	2b00      	cmp	r3, #0
   83dcc:	d102      	bne.n	83dd4 <prvProcessReceivedCommands+0xb4>
   83dce:	4b1b      	ldr	r3, [pc, #108]	; (83e3c <prvProcessReceivedCommands+0x11c>)
   83dd0:	4798      	blx	r3
   83dd2:	e7fe      	b.n	83dd2 <prvProcessReceivedCommands+0xb2>
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
   83dd4:	e019      	b.n	83e0a <prvProcessReceivedCommands+0xea>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
   83dd6:	68fa      	ldr	r2, [r7, #12]
   83dd8:	69fb      	ldr	r3, [r7, #28]
   83dda:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
   83ddc:	69fb      	ldr	r3, [r7, #28]
   83dde:	699b      	ldr	r3, [r3, #24]
   83de0:	2b00      	cmp	r3, #0
   83de2:	d102      	bne.n	83dea <prvProcessReceivedCommands+0xca>
   83de4:	4b15      	ldr	r3, [pc, #84]	; (83e3c <prvProcessReceivedCommands+0x11c>)
   83de6:	4798      	blx	r3
   83de8:	e7fe      	b.n	83de8 <prvProcessReceivedCommands+0xc8>
					longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot be
					zero the next expiry time can only be in the future, meaning
					(unlike for the xTimerStart() case above) there is no fail case
					that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
   83dea:	69fb      	ldr	r3, [r7, #28]
   83dec:	699a      	ldr	r2, [r3, #24]
   83dee:	69bb      	ldr	r3, [r7, #24]
   83df0:	4413      	add	r3, r2
   83df2:	69f8      	ldr	r0, [r7, #28]
   83df4:	4619      	mov	r1, r3
   83df6:	69ba      	ldr	r2, [r7, #24]
   83df8:	69bb      	ldr	r3, [r7, #24]
   83dfa:	4c0e      	ldr	r4, [pc, #56]	; (83e34 <prvProcessReceivedCommands+0x114>)
   83dfc:	47a0      	blx	r4
					break;
   83dfe:	e004      	b.n	83e0a <prvProcessReceivedCommands+0xea>

				case tmrCOMMAND_DELETE :
					/* The timer has already been removed from the active list,
					just free up the memory. */
					vPortFree( pxTimer );
   83e00:	69f8      	ldr	r0, [r7, #28]
   83e02:	4b0f      	ldr	r3, [pc, #60]	; (83e40 <prvProcessReceivedCommands+0x120>)
   83e04:	4798      	blx	r3
					break;
   83e06:	e000      	b.n	83e0a <prvProcessReceivedCommands+0xea>

				default	:
					/* Don't expect to get here. */
					break;
   83e08:	bf00      	nop
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
   83e0a:	4b0e      	ldr	r3, [pc, #56]	; (83e44 <prvProcessReceivedCommands+0x124>)
   83e0c:	681a      	ldr	r2, [r3, #0]
   83e0e:	f107 0308 	add.w	r3, r7, #8
   83e12:	4610      	mov	r0, r2
   83e14:	4619      	mov	r1, r3
   83e16:	2200      	movs	r2, #0
   83e18:	2300      	movs	r3, #0
   83e1a:	4c0b      	ldr	r4, [pc, #44]	; (83e48 <prvProcessReceivedCommands+0x128>)
   83e1c:	47a0      	blx	r4
   83e1e:	4603      	mov	r3, r0
   83e20:	2b00      	cmp	r3, #0
   83e22:	d181      	bne.n	83d28 <prvProcessReceivedCommands+0x8>
					/* Don't expect to get here. */
					break;
			}
		}
	}
}
   83e24:	3724      	adds	r7, #36	; 0x24
   83e26:	46bd      	mov	sp, r7
   83e28:	bd90      	pop	{r4, r7, pc}
   83e2a:	bf00      	nop
   83e2c:	00081a11 	.word	0x00081a11
   83e30:	00083c51 	.word	0x00083c51
   83e34:	00083c99 	.word	0x00083c99
   83e38:	00083a3d 	.word	0x00083a3d
   83e3c:	00081c89 	.word	0x00081c89
   83e40:	00081f25 	.word	0x00081f25
   83e44:	2007a610 	.word	0x2007a610
   83e48:	00082551 	.word	0x00082551

00083e4c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
   83e4c:	b590      	push	{r4, r7, lr}
   83e4e:	b089      	sub	sp, #36	; 0x24
   83e50:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   83e52:	e03d      	b.n	83ed0 <prvSwitchTimerLists+0x84>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
   83e54:	4b27      	ldr	r3, [pc, #156]	; (83ef4 <prvSwitchTimerLists+0xa8>)
   83e56:	681b      	ldr	r3, [r3, #0]
   83e58:	68db      	ldr	r3, [r3, #12]
   83e5a:	681b      	ldr	r3, [r3, #0]
   83e5c:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
   83e5e:	4b25      	ldr	r3, [pc, #148]	; (83ef4 <prvSwitchTimerLists+0xa8>)
   83e60:	681b      	ldr	r3, [r3, #0]
   83e62:	68db      	ldr	r3, [r3, #12]
   83e64:	68db      	ldr	r3, [r3, #12]
   83e66:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
   83e68:	693b      	ldr	r3, [r7, #16]
   83e6a:	3304      	adds	r3, #4
   83e6c:	4618      	mov	r0, r3
   83e6e:	4b22      	ldr	r3, [pc, #136]	; (83ef8 <prvSwitchTimerLists+0xac>)
   83e70:	4798      	blx	r3
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
   83e72:	693b      	ldr	r3, [r7, #16]
   83e74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   83e76:	6938      	ldr	r0, [r7, #16]
   83e78:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
   83e7a:	693b      	ldr	r3, [r7, #16]
   83e7c:	69db      	ldr	r3, [r3, #28]
   83e7e:	2b01      	cmp	r3, #1
   83e80:	d126      	bne.n	83ed0 <prvSwitchTimerLists+0x84>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
   83e82:	693b      	ldr	r3, [r7, #16]
   83e84:	699a      	ldr	r2, [r3, #24]
   83e86:	697b      	ldr	r3, [r7, #20]
   83e88:	4413      	add	r3, r2
   83e8a:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
   83e8c:	68fa      	ldr	r2, [r7, #12]
   83e8e:	697b      	ldr	r3, [r7, #20]
   83e90:	429a      	cmp	r2, r3
   83e92:	d90e      	bls.n	83eb2 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
   83e94:	693b      	ldr	r3, [r7, #16]
   83e96:	68fa      	ldr	r2, [r7, #12]
   83e98:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
   83e9a:	693b      	ldr	r3, [r7, #16]
   83e9c:	693a      	ldr	r2, [r7, #16]
   83e9e:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
   83ea0:	4b14      	ldr	r3, [pc, #80]	; (83ef4 <prvSwitchTimerLists+0xa8>)
   83ea2:	681a      	ldr	r2, [r3, #0]
   83ea4:	693b      	ldr	r3, [r7, #16]
   83ea6:	3304      	adds	r3, #4
   83ea8:	4610      	mov	r0, r2
   83eaa:	4619      	mov	r1, r3
   83eac:	4b13      	ldr	r3, [pc, #76]	; (83efc <prvSwitchTimerLists+0xb0>)
   83eae:	4798      	blx	r3
   83eb0:	e00e      	b.n	83ed0 <prvSwitchTimerLists+0x84>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
   83eb2:	2300      	movs	r3, #0
   83eb4:	9300      	str	r3, [sp, #0]
   83eb6:	6938      	ldr	r0, [r7, #16]
   83eb8:	2100      	movs	r1, #0
   83eba:	697a      	ldr	r2, [r7, #20]
   83ebc:	2300      	movs	r3, #0
   83ebe:	4c10      	ldr	r4, [pc, #64]	; (83f00 <prvSwitchTimerLists+0xb4>)
   83ec0:	47a0      	blx	r4
   83ec2:	60b8      	str	r0, [r7, #8]
				configASSERT( xResult );
   83ec4:	68bb      	ldr	r3, [r7, #8]
   83ec6:	2b00      	cmp	r3, #0
   83ec8:	d102      	bne.n	83ed0 <prvSwitchTimerLists+0x84>
   83eca:	4b0e      	ldr	r3, [pc, #56]	; (83f04 <prvSwitchTimerLists+0xb8>)
   83ecc:	4798      	blx	r3
   83ece:	e7fe      	b.n	83ece <prvSwitchTimerLists+0x82>

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
   83ed0:	4b08      	ldr	r3, [pc, #32]	; (83ef4 <prvSwitchTimerLists+0xa8>)
   83ed2:	681b      	ldr	r3, [r3, #0]
   83ed4:	681b      	ldr	r3, [r3, #0]
   83ed6:	2b00      	cmp	r3, #0
   83ed8:	d1bc      	bne.n	83e54 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
   83eda:	4b06      	ldr	r3, [pc, #24]	; (83ef4 <prvSwitchTimerLists+0xa8>)
   83edc:	681b      	ldr	r3, [r3, #0]
   83ede:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
   83ee0:	4b09      	ldr	r3, [pc, #36]	; (83f08 <prvSwitchTimerLists+0xbc>)
   83ee2:	681a      	ldr	r2, [r3, #0]
   83ee4:	4b03      	ldr	r3, [pc, #12]	; (83ef4 <prvSwitchTimerLists+0xa8>)
   83ee6:	601a      	str	r2, [r3, #0]
	pxOverflowTimerList = pxTemp;
   83ee8:	4b07      	ldr	r3, [pc, #28]	; (83f08 <prvSwitchTimerLists+0xbc>)
   83eea:	687a      	ldr	r2, [r7, #4]
   83eec:	601a      	str	r2, [r3, #0]
}
   83eee:	371c      	adds	r7, #28
   83ef0:	46bd      	mov	sp, r7
   83ef2:	bd90      	pop	{r4, r7, pc}
   83ef4:	2007a608 	.word	0x2007a608
   83ef8:	00081a11 	.word	0x00081a11
   83efc:	000819a1 	.word	0x000819a1
   83f00:	00083a3d 	.word	0x00083a3d
   83f04:	00081c89 	.word	0x00081c89
   83f08:	2007a60c 	.word	0x2007a60c

00083f0c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
   83f0c:	b580      	push	{r7, lr}
   83f0e:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
   83f10:	4b11      	ldr	r3, [pc, #68]	; (83f58 <prvCheckForValidListAndQueue+0x4c>)
   83f12:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
   83f14:	4b11      	ldr	r3, [pc, #68]	; (83f5c <prvCheckForValidListAndQueue+0x50>)
   83f16:	681b      	ldr	r3, [r3, #0]
   83f18:	2b00      	cmp	r3, #0
   83f1a:	d11a      	bne.n	83f52 <prvCheckForValidListAndQueue+0x46>
		{
			vListInitialise( &xActiveTimerList1 );
   83f1c:	4810      	ldr	r0, [pc, #64]	; (83f60 <prvCheckForValidListAndQueue+0x54>)
   83f1e:	4b11      	ldr	r3, [pc, #68]	; (83f64 <prvCheckForValidListAndQueue+0x58>)
   83f20:	4798      	blx	r3
			vListInitialise( &xActiveTimerList2 );
   83f22:	4811      	ldr	r0, [pc, #68]	; (83f68 <prvCheckForValidListAndQueue+0x5c>)
   83f24:	4b0f      	ldr	r3, [pc, #60]	; (83f64 <prvCheckForValidListAndQueue+0x58>)
   83f26:	4798      	blx	r3
			pxCurrentTimerList = &xActiveTimerList1;
   83f28:	4b10      	ldr	r3, [pc, #64]	; (83f6c <prvCheckForValidListAndQueue+0x60>)
   83f2a:	4a0d      	ldr	r2, [pc, #52]	; (83f60 <prvCheckForValidListAndQueue+0x54>)
   83f2c:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
   83f2e:	4b10      	ldr	r3, [pc, #64]	; (83f70 <prvCheckForValidListAndQueue+0x64>)
   83f30:	4a0d      	ldr	r2, [pc, #52]	; (83f68 <prvCheckForValidListAndQueue+0x5c>)
   83f32:	601a      	str	r2, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
   83f34:	2005      	movs	r0, #5
   83f36:	210c      	movs	r1, #12
   83f38:	2200      	movs	r2, #0
   83f3a:	4b0e      	ldr	r3, [pc, #56]	; (83f74 <prvCheckForValidListAndQueue+0x68>)
   83f3c:	4798      	blx	r3
   83f3e:	4602      	mov	r2, r0
   83f40:	4b06      	ldr	r3, [pc, #24]	; (83f5c <prvCheckForValidListAndQueue+0x50>)
   83f42:	601a      	str	r2, [r3, #0]
			configASSERT( xTimerQueue );
   83f44:	4b05      	ldr	r3, [pc, #20]	; (83f5c <prvCheckForValidListAndQueue+0x50>)
   83f46:	681b      	ldr	r3, [r3, #0]
   83f48:	2b00      	cmp	r3, #0
   83f4a:	d102      	bne.n	83f52 <prvCheckForValidListAndQueue+0x46>
   83f4c:	4b0a      	ldr	r3, [pc, #40]	; (83f78 <prvCheckForValidListAndQueue+0x6c>)
   83f4e:	4798      	blx	r3
   83f50:	e7fe      	b.n	83f50 <prvCheckForValidListAndQueue+0x44>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
   83f52:	4b0a      	ldr	r3, [pc, #40]	; (83f7c <prvCheckForValidListAndQueue+0x70>)
   83f54:	4798      	blx	r3
}
   83f56:	bd80      	pop	{r7, pc}
   83f58:	00081c0d 	.word	0x00081c0d
   83f5c:	2007a610 	.word	0x2007a610
   83f60:	2007a5e0 	.word	0x2007a5e0
   83f64:	00081901 	.word	0x00081901
   83f68:	2007a5f4 	.word	0x2007a5f4
   83f6c:	2007a608 	.word	0x2007a608
   83f70:	2007a60c 	.word	0x2007a60c
   83f74:	00082205 	.word	0x00082205
   83f78:	00081c89 	.word	0x00081c89
   83f7c:	00081c51 	.word	0x00081c51

00083f80 <NVIC_EnableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
   83f80:	b480      	push	{r7}
   83f82:	b083      	sub	sp, #12
   83f84:	af00      	add	r7, sp, #0
   83f86:	4603      	mov	r3, r0
   83f88:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   83f8a:	4b08      	ldr	r3, [pc, #32]	; (83fac <NVIC_EnableIRQ+0x2c>)
   83f8c:	f997 2007 	ldrsb.w	r2, [r7, #7]
   83f90:	0952      	lsrs	r2, r2, #5
   83f92:	79f9      	ldrb	r1, [r7, #7]
   83f94:	f001 011f 	and.w	r1, r1, #31
   83f98:	2001      	movs	r0, #1
   83f9a:	fa00 f101 	lsl.w	r1, r0, r1
   83f9e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
   83fa2:	370c      	adds	r7, #12
   83fa4:	46bd      	mov	sp, r7
   83fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
   83faa:	4770      	bx	lr
   83fac:	e000e100 	.word	0xe000e100

00083fb0 <NVIC_DisableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to disable
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
   83fb0:	b480      	push	{r7}
   83fb2:	b083      	sub	sp, #12
   83fb4:	af00      	add	r7, sp, #0
   83fb6:	4603      	mov	r3, r0
   83fb8:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
   83fba:	4b09      	ldr	r3, [pc, #36]	; (83fe0 <NVIC_DisableIRQ+0x30>)
   83fbc:	f997 2007 	ldrsb.w	r2, [r7, #7]
   83fc0:	0952      	lsrs	r2, r2, #5
   83fc2:	79f9      	ldrb	r1, [r7, #7]
   83fc4:	f001 011f 	and.w	r1, r1, #31
   83fc8:	2001      	movs	r0, #1
   83fca:	fa00 f101 	lsl.w	r1, r0, r1
   83fce:	3220      	adds	r2, #32
   83fd0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
   83fd4:	370c      	adds	r7, #12
   83fd6:	46bd      	mov	sp, r7
   83fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
   83fdc:	4770      	bx	lr
   83fde:	bf00      	nop
   83fe0:	e000e100 	.word	0xe000e100

00083fe4 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
   83fe4:	b480      	push	{r7}
   83fe6:	b083      	sub	sp, #12
   83fe8:	af00      	add	r7, sp, #0
   83fea:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   83fec:	687b      	ldr	r3, [r7, #4]
   83fee:	2b07      	cmp	r3, #7
   83ff0:	d825      	bhi.n	8403e <osc_get_rate+0x5a>
   83ff2:	a201      	add	r2, pc, #4	; (adr r2, 83ff8 <osc_get_rate+0x14>)
   83ff4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   83ff8:	00084019 	.word	0x00084019
   83ffc:	0008401f 	.word	0x0008401f
   84000:	00084025 	.word	0x00084025
   84004:	0008402b 	.word	0x0008402b
   84008:	0008402f 	.word	0x0008402f
   8400c:	00084033 	.word	0x00084033
   84010:	00084037 	.word	0x00084037
   84014:	0008403b 	.word	0x0008403b
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
   84018:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   8401c:	e010      	b.n	84040 <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_SLCK_XTAL
	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
   8401e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   84022:	e00d      	b.n	84040 <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_SLCK_BYPASS
	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
   84024:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   84028:	e00a      	b.n	84040 <osc_get_rate+0x5c>
#endif

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
   8402a:	4b08      	ldr	r3, [pc, #32]	; (8404c <osc_get_rate+0x68>)
   8402c:	e008      	b.n	84040 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
   8402e:	4b08      	ldr	r3, [pc, #32]	; (84050 <osc_get_rate+0x6c>)
   84030:	e006      	b.n	84040 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
   84032:	4b08      	ldr	r3, [pc, #32]	; (84054 <osc_get_rate+0x70>)
   84034:	e004      	b.n	84040 <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_MAINCK_XTAL
	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
   84036:	4b07      	ldr	r3, [pc, #28]	; (84054 <osc_get_rate+0x70>)
   84038:	e002      	b.n	84040 <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_MAINCK_BYPASS
	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
   8403a:	4b06      	ldr	r3, [pc, #24]	; (84054 <osc_get_rate+0x70>)
   8403c:	e000      	b.n	84040 <osc_get_rate+0x5c>
#endif
	}

	return 0;
   8403e:	2300      	movs	r3, #0
}
   84040:	4618      	mov	r0, r3
   84042:	370c      	adds	r7, #12
   84044:	46bd      	mov	sp, r7
   84046:	f85d 7b04 	ldr.w	r7, [sp], #4
   8404a:	4770      	bx	lr
   8404c:	003d0900 	.word	0x003d0900
   84050:	007a1200 	.word	0x007a1200
   84054:	00b71b00 	.word	0x00b71b00

00084058 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
   84058:	b580      	push	{r7, lr}
   8405a:	af00      	add	r7, sp, #0
    case SYSCLK_SRC_MAINCK_BYPASS:
		return OSC_MAINCK_BYPASS_HZ;

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLLACK:
		return pll_get_default_rate(0);	
   8405c:	2006      	movs	r0, #6
   8405e:	4b04      	ldr	r3, [pc, #16]	; (84070 <sysclk_get_main_hz+0x18>)
   84060:	4798      	blx	r3
   84062:	4602      	mov	r2, r0
   84064:	4613      	mov	r3, r2
   84066:	00db      	lsls	r3, r3, #3
   84068:	1a9b      	subs	r3, r3, r2
   8406a:	005b      	lsls	r3, r3, #1
	
	default:
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
   8406c:	4618      	mov	r0, r3
   8406e:	bd80      	pop	{r7, pc}
   84070:	00083fe5 	.word	0x00083fe5

00084074 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
   84074:	b580      	push	{r7, lr}
   84076:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() / ((CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos) + 1);
   84078:	4b02      	ldr	r3, [pc, #8]	; (84084 <sysclk_get_cpu_hz+0x10>)
   8407a:	4798      	blx	r3
   8407c:	4603      	mov	r3, r0
   8407e:	085b      	lsrs	r3, r3, #1
}
   84080:	4618      	mov	r0, r3
   84082:	bd80      	pop	{r7, pc}
   84084:	00084059 	.word	0x00084059

00084088 <CAN1_Handler>:

/**
 * \brief Default interrupt handler for CAN 1.
 */
void CAN1_Handler(void)
{
   84088:	b580      	push	{r7, lr}
   8408a:	b082      	sub	sp, #8
   8408c:	af00      	add	r7, sp, #0
	uint32_t ul_status;
	/* Save the state of the can1_mailbox object */	
	save_can_object(&can1_mailbox, &temp_mailbox_C1);	//Doesn't erase the CAN message.
   8408e:	481b      	ldr	r0, [pc, #108]	; (840fc <CAN1_Handler+0x74>)
   84090:	491b      	ldr	r1, [pc, #108]	; (84100 <CAN1_Handler+0x78>)
   84092:	4b1c      	ldr	r3, [pc, #112]	; (84104 <CAN1_Handler+0x7c>)
   84094:	4798      	blx	r3
	
	ul_status = can_get_status(CAN1);
   84096:	481c      	ldr	r0, [pc, #112]	; (84108 <CAN1_Handler+0x80>)
   84098:	4b1c      	ldr	r3, [pc, #112]	; (8410c <CAN1_Handler+0x84>)
   8409a:	4798      	blx	r3
   8409c:	6038      	str	r0, [r7, #0]
	if (ul_status & GLOBAL_MAILBOX_MASK) {
   8409e:	683b      	ldr	r3, [r7, #0]
   840a0:	b2db      	uxtb	r3, r3
   840a2:	2b00      	cmp	r3, #0
   840a4:	d026      	beq.n	840f4 <CAN1_Handler+0x6c>
		for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
   840a6:	2300      	movs	r3, #0
   840a8:	71fb      	strb	r3, [r7, #7]
   840aa:	e020      	b.n	840ee <CAN1_Handler+0x66>
			ul_status = can_mailbox_get_status(CAN1, i);
   840ac:	79fb      	ldrb	r3, [r7, #7]
   840ae:	4816      	ldr	r0, [pc, #88]	; (84108 <CAN1_Handler+0x80>)
   840b0:	4619      	mov	r1, r3
   840b2:	4b17      	ldr	r3, [pc, #92]	; (84110 <CAN1_Handler+0x88>)
   840b4:	4798      	blx	r3
   840b6:	6038      	str	r0, [r7, #0]
			
			if ((ul_status & CAN_MSR_MRDY) == CAN_MSR_MRDY) {
   840b8:	683b      	ldr	r3, [r7, #0]
   840ba:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
   840be:	2b00      	cmp	r3, #0
   840c0:	d012      	beq.n	840e8 <CAN1_Handler+0x60>
				can1_mailbox.ul_mb_idx = i;
   840c2:	79fa      	ldrb	r2, [r7, #7]
   840c4:	4b0d      	ldr	r3, [pc, #52]	; (840fc <CAN1_Handler+0x74>)
   840c6:	601a      	str	r2, [r3, #0]
				can1_mailbox.ul_status = ul_status;
   840c8:	4b0c      	ldr	r3, [pc, #48]	; (840fc <CAN1_Handler+0x74>)
   840ca:	683a      	ldr	r2, [r7, #0]
   840cc:	609a      	str	r2, [r3, #8]
				can_mailbox_read(CAN1, &can1_mailbox);
   840ce:	480e      	ldr	r0, [pc, #56]	; (84108 <CAN1_Handler+0x80>)
   840d0:	490a      	ldr	r1, [pc, #40]	; (840fc <CAN1_Handler+0x74>)
   840d2:	4b10      	ldr	r3, [pc, #64]	; (84114 <CAN1_Handler+0x8c>)
   840d4:	4798      	blx	r3
				
				/* Decode CAN Message */
				decode_can_msg(&can1_mailbox, CAN1);
   840d6:	4809      	ldr	r0, [pc, #36]	; (840fc <CAN1_Handler+0x74>)
   840d8:	490b      	ldr	r1, [pc, #44]	; (84108 <CAN1_Handler+0x80>)
   840da:	4b0f      	ldr	r3, [pc, #60]	; (84118 <CAN1_Handler+0x90>)
   840dc:	4798      	blx	r3
				/*assert(g_ul_recv_status); ***Implement assert here.*/
				
				/* Restore the can0 mailbox object */
				restore_can_object(&can1_mailbox, &temp_mailbox_C1);
   840de:	4807      	ldr	r0, [pc, #28]	; (840fc <CAN1_Handler+0x74>)
   840e0:	4907      	ldr	r1, [pc, #28]	; (84100 <CAN1_Handler+0x78>)
   840e2:	4b0e      	ldr	r3, [pc, #56]	; (8411c <CAN1_Handler+0x94>)
   840e4:	4798      	blx	r3
				break;
   840e6:	e005      	b.n	840f4 <CAN1_Handler+0x6c>
	/* Save the state of the can1_mailbox object */	
	save_can_object(&can1_mailbox, &temp_mailbox_C1);	//Doesn't erase the CAN message.
	
	ul_status = can_get_status(CAN1);
	if (ul_status & GLOBAL_MAILBOX_MASK) {
		for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
   840e8:	79fb      	ldrb	r3, [r7, #7]
   840ea:	3301      	adds	r3, #1
   840ec:	71fb      	strb	r3, [r7, #7]
   840ee:	79fb      	ldrb	r3, [r7, #7]
   840f0:	2b07      	cmp	r3, #7
   840f2:	d9db      	bls.n	840ac <CAN1_Handler+0x24>
				restore_can_object(&can1_mailbox, &temp_mailbox_C1);
				break;
			}
		}
	}
}
   840f4:	3708      	adds	r7, #8
   840f6:	46bd      	mov	sp, r7
   840f8:	bd80      	pop	{r7, pc}
   840fa:	bf00      	nop
   840fc:	2007a624 	.word	0x2007a624
   84100:	2007a64c 	.word	0x2007a64c
   84104:	000844d5 	.word	0x000844d5
   84108:	400b8000 	.word	0x400b8000
   8410c:	000808d9 	.word	0x000808d9
   84110:	0008091d 	.word	0x0008091d
   84114:	00080a9d 	.word	0x00080a9d
   84118:	000841c1 	.word	0x000841c1
   8411c:	00084545 	.word	0x00084545

00084120 <CAN0_Handler>:

/**
 * \brief Default interrupt handler for CAN0
 */
void CAN0_Handler(void)
{
   84120:	b580      	push	{r7, lr}
   84122:	b082      	sub	sp, #8
   84124:	af00      	add	r7, sp, #0
	uint32_t ul_status;
	/* Save the state of the can0_mailbox object */
	save_can_object(&can0_mailbox, &temp_mailbox_C0);
   84126:	481c      	ldr	r0, [pc, #112]	; (84198 <CAN0_Handler+0x78>)
   84128:	491c      	ldr	r1, [pc, #112]	; (8419c <CAN0_Handler+0x7c>)
   8412a:	4b1d      	ldr	r3, [pc, #116]	; (841a0 <CAN0_Handler+0x80>)
   8412c:	4798      	blx	r3

	ul_status = can_get_status(CAN0);
   8412e:	481d      	ldr	r0, [pc, #116]	; (841a4 <CAN0_Handler+0x84>)
   84130:	4b1d      	ldr	r3, [pc, #116]	; (841a8 <CAN0_Handler+0x88>)
   84132:	4798      	blx	r3
   84134:	6038      	str	r0, [r7, #0]
	if (ul_status & GLOBAL_MAILBOX_MASK) {
   84136:	683b      	ldr	r3, [r7, #0]
   84138:	b2db      	uxtb	r3, r3
   8413a:	2b00      	cmp	r3, #0
   8413c:	d029      	beq.n	84192 <CAN0_Handler+0x72>
		for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
   8413e:	2300      	movs	r3, #0
   84140:	71fb      	strb	r3, [r7, #7]
   84142:	e023      	b.n	8418c <CAN0_Handler+0x6c>
			ul_status = can_mailbox_get_status(CAN0, i);
   84144:	79fb      	ldrb	r3, [r7, #7]
   84146:	4817      	ldr	r0, [pc, #92]	; (841a4 <CAN0_Handler+0x84>)
   84148:	4619      	mov	r1, r3
   8414a:	4b18      	ldr	r3, [pc, #96]	; (841ac <CAN0_Handler+0x8c>)
   8414c:	4798      	blx	r3
   8414e:	6038      	str	r0, [r7, #0]
			
			if ((ul_status & CAN_MSR_MRDY) == CAN_MSR_MRDY) {
   84150:	683b      	ldr	r3, [r7, #0]
   84152:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
   84156:	2b00      	cmp	r3, #0
   84158:	d015      	beq.n	84186 <CAN0_Handler+0x66>
				can0_mailbox.ul_mb_idx = i;
   8415a:	79fa      	ldrb	r2, [r7, #7]
   8415c:	4b0e      	ldr	r3, [pc, #56]	; (84198 <CAN0_Handler+0x78>)
   8415e:	601a      	str	r2, [r3, #0]
				can0_mailbox.ul_status = ul_status;
   84160:	4b0d      	ldr	r3, [pc, #52]	; (84198 <CAN0_Handler+0x78>)
   84162:	683a      	ldr	r2, [r7, #0]
   84164:	609a      	str	r2, [r3, #8]
				can_mailbox_read(CAN0, &can0_mailbox);
   84166:	480f      	ldr	r0, [pc, #60]	; (841a4 <CAN0_Handler+0x84>)
   84168:	490b      	ldr	r1, [pc, #44]	; (84198 <CAN0_Handler+0x78>)
   8416a:	4b11      	ldr	r3, [pc, #68]	; (841b0 <CAN0_Handler+0x90>)
   8416c:	4798      	blx	r3
				g_ul_recv_status = 1;
   8416e:	4b11      	ldr	r3, [pc, #68]	; (841b4 <CAN0_Handler+0x94>)
   84170:	2201      	movs	r2, #1
   84172:	601a      	str	r2, [r3, #0]
				
				// Decode CAN Message
				decode_can_msg(&can0_mailbox, CAN0);
   84174:	4808      	ldr	r0, [pc, #32]	; (84198 <CAN0_Handler+0x78>)
   84176:	490b      	ldr	r1, [pc, #44]	; (841a4 <CAN0_Handler+0x84>)
   84178:	4b0f      	ldr	r3, [pc, #60]	; (841b8 <CAN0_Handler+0x98>)
   8417a:	4798      	blx	r3
				//assert(g_ul_recv_status); ***implement assert here.
				
				/* Restore the can0 mailbox object */
				restore_can_object(&can0_mailbox, &temp_mailbox_C0);
   8417c:	4806      	ldr	r0, [pc, #24]	; (84198 <CAN0_Handler+0x78>)
   8417e:	4907      	ldr	r1, [pc, #28]	; (8419c <CAN0_Handler+0x7c>)
   84180:	4b0e      	ldr	r3, [pc, #56]	; (841bc <CAN0_Handler+0x9c>)
   84182:	4798      	blx	r3
				break;
   84184:	e005      	b.n	84192 <CAN0_Handler+0x72>
	/* Save the state of the can0_mailbox object */
	save_can_object(&can0_mailbox, &temp_mailbox_C0);

	ul_status = can_get_status(CAN0);
	if (ul_status & GLOBAL_MAILBOX_MASK) {
		for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
   84186:	79fb      	ldrb	r3, [r7, #7]
   84188:	3301      	adds	r3, #1
   8418a:	71fb      	strb	r3, [r7, #7]
   8418c:	79fb      	ldrb	r3, [r7, #7]
   8418e:	2b07      	cmp	r3, #7
   84190:	d9d8      	bls.n	84144 <CAN0_Handler+0x24>
				restore_can_object(&can0_mailbox, &temp_mailbox_C0);
				break;
			}
		}
	}
}
   84192:	3708      	adds	r7, #8
   84194:	46bd      	mov	sp, r7
   84196:	bd80      	pop	{r7, pc}
   84198:	2007a66c 	.word	0x2007a66c
   8419c:	2007a68c 	.word	0x2007a68c
   841a0:	000844d5 	.word	0x000844d5
   841a4:	400b4000 	.word	0x400b4000
   841a8:	000808d9 	.word	0x000808d9
   841ac:	0008091d 	.word	0x0008091d
   841b0:	00080a9d 	.word	0x00080a9d
   841b4:	2007a618 	.word	0x2007a618
   841b8:	000841c1 	.word	0x000841c1
   841bc:	00084545 	.word	0x00084545

000841c0 <decode_can_msg>:
 * the message received.
 * @param *controller:  	CAN sending controller
 * @param *p_mailbox:		CAN mailbox structure of sending controller
 */
void decode_can_msg(can_mb_conf_t *p_mailbox, Can* controller)
{
   841c0:	b580      	push	{r7, lr}
   841c2:	b084      	sub	sp, #16
   841c4:	af00      	add	r7, sp, #0
   841c6:	6078      	str	r0, [r7, #4]
   841c8:	6039      	str	r1, [r7, #0]
	//assert(g_ul_recv_status);		// Only decode if a message was received.	***Asserts here.
	//assert(controller);				// CAN0 or CAN1 are nonzero.
	uint32_t ul_data_incom = p_mailbox->ul_datal;
   841ca:	687b      	ldr	r3, [r7, #4]
   841cc:	699b      	ldr	r3, [r3, #24]
   841ce:	60fb      	str	r3, [r7, #12]
	if(controller == CAN0)
   841d0:	683a      	ldr	r2, [r7, #0]
   841d2:	4b3f      	ldr	r3, [pc, #252]	; (842d0 <decode_can_msg+0x110>)
   841d4:	429a      	cmp	r2, r3
   841d6:	d102      	bne.n	841de <decode_can_msg+0x1e>
		pio_toggle_pin(LED0_GPIO);
   841d8:	203b      	movs	r0, #59	; 0x3b
   841da:	4b3e      	ldr	r3, [pc, #248]	; (842d4 <decode_can_msg+0x114>)
   841dc:	4798      	blx	r3
	if(controller == CAN1)
   841de:	683a      	ldr	r2, [r7, #0]
   841e0:	4b3d      	ldr	r3, [pc, #244]	; (842d8 <decode_can_msg+0x118>)
   841e2:	429a      	cmp	r2, r3
   841e4:	d102      	bne.n	841ec <decode_can_msg+0x2c>
		pio_toggle_pin(LED1_GPIO);
   841e6:	2055      	movs	r0, #85	; 0x55
   841e8:	4b3a      	ldr	r3, [pc, #232]	; (842d4 <decode_can_msg+0x114>)
   841ea:	4798      	blx	r3
	if (ul_data_incom == COMMAND_OUT)
   841ec:	68fb      	ldr	r3, [r7, #12]
   841ee:	f1b3 3f01 	cmp.w	r3, #16843009	; 0x1010101
   841f2:	d102      	bne.n	841fa <decode_can_msg+0x3a>
		pio_toggle_pin(LED0_GPIO);
   841f4:	203b      	movs	r0, #59	; 0x3b
   841f6:	4b37      	ldr	r3, [pc, #220]	; (842d4 <decode_can_msg+0x114>)
   841f8:	4798      	blx	r3
	if (ul_data_incom == COMMAND_IN)
   841fa:	68fa      	ldr	r2, [r7, #12]
   841fc:	f241 1311 	movw	r3, #4369	; 0x1111
   84200:	429a      	cmp	r2, r3
   84202:	d102      	bne.n	8420a <decode_can_msg+0x4a>
		pio_toggle_pin(LED1_GPIO);
   84204:	2055      	movs	r0, #85	; 0x55
   84206:	4b33      	ldr	r3, [pc, #204]	; (842d4 <decode_can_msg+0x114>)
   84208:	4798      	blx	r3
	if (ul_data_incom == DUMMY_COMMAND)
   8420a:	68fb      	ldr	r3, [r7, #12]
   8420c:	f1b3 3faa 	cmp.w	r3, #2863311530	; 0xaaaaaaaa
   84210:	d102      	bne.n	84218 <decode_can_msg+0x58>
		pio_toggle_pin(LED1_GPIO);
   84212:	2055      	movs	r0, #85	; 0x55
   84214:	4b2f      	ldr	r3, [pc, #188]	; (842d4 <decode_can_msg+0x114>)
   84216:	4798      	blx	r3

	if ((ul_data_incom == COMMAND_IN) & (controller == CAN0)) 
   84218:	68fa      	ldr	r2, [r7, #12]
   8421a:	f241 1311 	movw	r3, #4369	; 0x1111
   8421e:	429a      	cmp	r2, r3
   84220:	bf14      	ite	ne
   84222:	2300      	movne	r3, #0
   84224:	2301      	moveq	r3, #1
   84226:	b2da      	uxtb	r2, r3
   84228:	6839      	ldr	r1, [r7, #0]
   8422a:	4b29      	ldr	r3, [pc, #164]	; (842d0 <decode_can_msg+0x110>)
   8422c:	4299      	cmp	r1, r3
   8422e:	bf14      	ite	ne
   84230:	2300      	movne	r3, #0
   84232:	2301      	moveq	r3, #1
   84234:	b2db      	uxtb	r3, r3
   84236:	4013      	ands	r3, r2
   84238:	b2db      	uxtb	r3, r3
   8423a:	2b00      	cmp	r3, #0
   8423c:	d004      	beq.n	84248 <decode_can_msg+0x88>
	{
		// Command has been received, respond.
		pio_toggle_pin(LED0_GPIO);
   8423e:	203b      	movs	r0, #59	; 0x3b
   84240:	4b24      	ldr	r3, [pc, #144]	; (842d4 <decode_can_msg+0x114>)
   84242:	4798      	blx	r3
		command_in();
   84244:	4b25      	ldr	r3, [pc, #148]	; (842dc <decode_can_msg+0x11c>)
   84246:	4798      	blx	r3
	}
	if ((ul_data_incom == COMMAND_OUT) & (controller == CAN1))
   84248:	68fb      	ldr	r3, [r7, #12]
   8424a:	f1b3 3f01 	cmp.w	r3, #16843009	; 0x1010101
   8424e:	bf14      	ite	ne
   84250:	2300      	movne	r3, #0
   84252:	2301      	moveq	r3, #1
   84254:	b2da      	uxtb	r2, r3
   84256:	6839      	ldr	r1, [r7, #0]
   84258:	4b1f      	ldr	r3, [pc, #124]	; (842d8 <decode_can_msg+0x118>)
   8425a:	4299      	cmp	r1, r3
   8425c:	bf14      	ite	ne
   8425e:	2300      	movne	r3, #0
   84260:	2301      	moveq	r3, #1
   84262:	b2db      	uxtb	r3, r3
   84264:	4013      	ands	r3, r2
   84266:	b2db      	uxtb	r3, r3
   84268:	2b00      	cmp	r3, #0
   8426a:	d002      	beq.n	84272 <decode_can_msg+0xb2>
	{
		pio_toggle_pin(LED2_GPIO);	// LED2 indicates the response to the command
   8426c:	2056      	movs	r0, #86	; 0x56
   8426e:	4b19      	ldr	r3, [pc, #100]	; (842d4 <decode_can_msg+0x114>)
   84270:	4798      	blx	r3
	}								// has been received.
	if ((ul_data_incom == HK_TRANSMIT) & (controller == CAN1))
   84272:	68fa      	ldr	r2, [r7, #12]
   84274:	4b1a      	ldr	r3, [pc, #104]	; (842e0 <decode_can_msg+0x120>)
   84276:	429a      	cmp	r2, r3
   84278:	bf14      	ite	ne
   8427a:	2300      	movne	r3, #0
   8427c:	2301      	moveq	r3, #1
   8427e:	b2da      	uxtb	r2, r3
   84280:	6839      	ldr	r1, [r7, #0]
   84282:	4b15      	ldr	r3, [pc, #84]	; (842d8 <decode_can_msg+0x118>)
   84284:	4299      	cmp	r1, r3
   84286:	bf14      	ite	ne
   84288:	2300      	movne	r3, #0
   8428a:	2301      	moveq	r3, #1
   8428c:	b2db      	uxtb	r3, r3
   8428e:	4013      	ands	r3, r2
   84290:	b2db      	uxtb	r3, r3
   84292:	2b00      	cmp	r3, #0
   84294:	d002      	beq.n	8429c <decode_can_msg+0xdc>
	{
		pio_toggle_pin(LED3_GPIO);	// LED3 indicates housekeeping has been received.
   84296:	2057      	movs	r0, #87	; 0x57
   84298:	4b0e      	ldr	r3, [pc, #56]	; (842d4 <decode_can_msg+0x114>)
   8429a:	4798      	blx	r3
	}
	if ((ul_data_incom == DUMMY_COMMAND) & (controller == CAN1))
   8429c:	68fb      	ldr	r3, [r7, #12]
   8429e:	f1b3 3faa 	cmp.w	r3, #2863311530	; 0xaaaaaaaa
   842a2:	bf14      	ite	ne
   842a4:	2300      	movne	r3, #0
   842a6:	2301      	moveq	r3, #1
   842a8:	b2da      	uxtb	r2, r3
   842aa:	6839      	ldr	r1, [r7, #0]
   842ac:	4b0a      	ldr	r3, [pc, #40]	; (842d8 <decode_can_msg+0x118>)
   842ae:	4299      	cmp	r1, r3
   842b0:	bf14      	ite	ne
   842b2:	2300      	movne	r3, #0
   842b4:	2301      	moveq	r3, #1
   842b6:	b2db      	uxtb	r3, r3
   842b8:	4013      	ands	r3, r2
   842ba:	b2db      	uxtb	r3, r3
   842bc:	2b00      	cmp	r3, #0
   842be:	d002      	beq.n	842c6 <decode_can_msg+0x106>
	{
		pio_toggle_pin(LED3_GPIO);	// LED3 indicates housekeeping has been received.
   842c0:	2057      	movs	r0, #87	; 0x57
   842c2:	4b04      	ldr	r3, [pc, #16]	; (842d4 <decode_can_msg+0x114>)
   842c4:	4798      	blx	r3
	}
	return;
   842c6:	bf00      	nop
}
   842c8:	3710      	adds	r7, #16
   842ca:	46bd      	mov	sp, r7
   842cc:	bd80      	pop	{r7, pc}
   842ce:	bf00      	nop
   842d0:	400b4000 	.word	0x400b4000
   842d4:	00080e9d 	.word	0x00080e9d
   842d8:	400b8000 	.word	0x400b8000
   842dc:	000843dd 	.word	0x000843dd
   842e0:	12345678 	.word	0x12345678

000842e4 <reset_mailbox_conf>:
/**
 * \brief Resets the mailbox configure structure.  
 * @param *p_mailbox:		Mailbox structure that will be reset. 
 */
void reset_mailbox_conf(can_mb_conf_t *p_mailbox)
{
   842e4:	b480      	push	{r7}
   842e6:	b083      	sub	sp, #12
   842e8:	af00      	add	r7, sp, #0
   842ea:	6078      	str	r0, [r7, #4]
	p_mailbox->ul_mb_idx = 0;
   842ec:	687b      	ldr	r3, [r7, #4]
   842ee:	2200      	movs	r2, #0
   842f0:	601a      	str	r2, [r3, #0]
	p_mailbox->uc_obj_type = 0;
   842f2:	687b      	ldr	r3, [r7, #4]
   842f4:	2200      	movs	r2, #0
   842f6:	711a      	strb	r2, [r3, #4]
	p_mailbox->uc_id_ver = 0;
   842f8:	687b      	ldr	r3, [r7, #4]
   842fa:	2200      	movs	r2, #0
   842fc:	715a      	strb	r2, [r3, #5]
	p_mailbox->uc_length = 0;
   842fe:	687b      	ldr	r3, [r7, #4]
   84300:	2200      	movs	r2, #0
   84302:	719a      	strb	r2, [r3, #6]
	p_mailbox->uc_tx_prio = 0;
   84304:	687b      	ldr	r3, [r7, #4]
   84306:	2200      	movs	r2, #0
   84308:	71da      	strb	r2, [r3, #7]
	p_mailbox->ul_status = 0;
   8430a:	687b      	ldr	r3, [r7, #4]
   8430c:	2200      	movs	r2, #0
   8430e:	609a      	str	r2, [r3, #8]
	p_mailbox->ul_id_msk = 0;
   84310:	687b      	ldr	r3, [r7, #4]
   84312:	2200      	movs	r2, #0
   84314:	60da      	str	r2, [r3, #12]
	p_mailbox->ul_id = 0;
   84316:	687b      	ldr	r3, [r7, #4]
   84318:	2200      	movs	r2, #0
   8431a:	611a      	str	r2, [r3, #16]
	p_mailbox->ul_fid = 0;
   8431c:	687b      	ldr	r3, [r7, #4]
   8431e:	2200      	movs	r2, #0
   84320:	615a      	str	r2, [r3, #20]
	p_mailbox->ul_datal = 0;
   84322:	687b      	ldr	r3, [r7, #4]
   84324:	2200      	movs	r2, #0
   84326:	619a      	str	r2, [r3, #24]
	p_mailbox->ul_datah = 0;
   84328:	687b      	ldr	r3, [r7, #4]
   8432a:	2200      	movs	r2, #0
   8432c:	61da      	str	r2, [r3, #28]
}
   8432e:	370c      	adds	r7, #12
   84330:	46bd      	mov	sp, r7
   84332:	f85d 7b04 	ldr.w	r7, [sp], #4
   84336:	4770      	bx	lr

00084338 <send_can_command>:
/*  The function will return 1 if the action was completed and 0 if not.*/
/*	NOTE: a '1' does not indicate the transmission was successful.		*/
/************************************************************************/

uint32_t send_can_command(uint32_t low, uint32_t high, uint32_t ID, uint32_t PRIORITY)
{	
   84338:	b580      	push	{r7, lr}
   8433a:	b08c      	sub	sp, #48	; 0x30
   8433c:	af00      	add	r7, sp, #0
   8433e:	60f8      	str	r0, [r7, #12]
   84340:	60b9      	str	r1, [r7, #8]
   84342:	607a      	str	r2, [r7, #4]
   84344:	603b      	str	r3, [r7, #0]
	*/
	
	
	/* Save current can0_mailbox object */
	can_temp_t temp_mailbox;
	save_can_object(&can0_mailbox, &temp_mailbox);
   84346:	f107 0310 	add.w	r3, r7, #16
   8434a:	481c      	ldr	r0, [pc, #112]	; (843bc <send_can_command+0x84>)
   8434c:	4619      	mov	r1, r3
   8434e:	4b1c      	ldr	r3, [pc, #112]	; (843c0 <send_can_command+0x88>)
   84350:	4798      	blx	r3
	
	/* Init CAN0 Mailbox 7 to Transmit Mailbox. */	
	/* CAN0 MB7 == COMMAND/MSG MB				*/
	reset_mailbox_conf(&can0_mailbox);
   84352:	481a      	ldr	r0, [pc, #104]	; (843bc <send_can_command+0x84>)
   84354:	4b1b      	ldr	r3, [pc, #108]	; (843c4 <send_can_command+0x8c>)
   84356:	4798      	blx	r3
	can0_mailbox.ul_mb_idx = 7;			//Mailbox Number 7
   84358:	4b18      	ldr	r3, [pc, #96]	; (843bc <send_can_command+0x84>)
   8435a:	2207      	movs	r2, #7
   8435c:	601a      	str	r2, [r3, #0]
	can0_mailbox.uc_obj_type = CAN_MB_TX_MODE;
   8435e:	4b17      	ldr	r3, [pc, #92]	; (843bc <send_can_command+0x84>)
   84360:	2203      	movs	r2, #3
   84362:	711a      	strb	r2, [r3, #4]
	can0_mailbox.uc_tx_prio = 9;		//Transmission Priority (Can be Changed dynamically)
   84364:	4b15      	ldr	r3, [pc, #84]	; (843bc <send_can_command+0x84>)
   84366:	2209      	movs	r2, #9
   84368:	71da      	strb	r2, [r3, #7]
	can0_mailbox.uc_id_ver = 0;
   8436a:	4b14      	ldr	r3, [pc, #80]	; (843bc <send_can_command+0x84>)
   8436c:	2200      	movs	r2, #0
   8436e:	715a      	strb	r2, [r3, #5]
	can0_mailbox.ul_id_msk = 0;
   84370:	4b12      	ldr	r3, [pc, #72]	; (843bc <send_can_command+0x84>)
   84372:	2200      	movs	r2, #0
   84374:	60da      	str	r2, [r3, #12]
	can_mailbox_init(CAN0, &can0_mailbox);
   84376:	4814      	ldr	r0, [pc, #80]	; (843c8 <send_can_command+0x90>)
   84378:	4910      	ldr	r1, [pc, #64]	; (843bc <send_can_command+0x84>)
   8437a:	4b14      	ldr	r3, [pc, #80]	; (843cc <send_can_command+0x94>)
   8437c:	4798      	blx	r3

	/* Write transmit information into mailbox. */
	can0_mailbox.ul_id = NODE0_ID;			// ID of the message being sent.
   8437e:	4b0f      	ldr	r3, [pc, #60]	; (843bc <send_can_command+0x84>)
   84380:	220a      	movs	r2, #10
   84382:	611a      	str	r2, [r3, #16]
	can0_mailbox.ul_datal = low;
   84384:	4b0d      	ldr	r3, [pc, #52]	; (843bc <send_can_command+0x84>)
   84386:	68fa      	ldr	r2, [r7, #12]
   84388:	619a      	str	r2, [r3, #24]
	can0_mailbox.ul_datah = high;
   8438a:	4b0c      	ldr	r3, [pc, #48]	; (843bc <send_can_command+0x84>)
   8438c:	68ba      	ldr	r2, [r7, #8]
   8438e:	61da      	str	r2, [r3, #28]
	can0_mailbox.uc_length = MAX_CAN_FRAME_DATA_LEN;
   84390:	4b0a      	ldr	r3, [pc, #40]	; (843bc <send_can_command+0x84>)
   84392:	2208      	movs	r2, #8
   84394:	719a      	strb	r2, [r3, #6]
	can_mailbox_write(CAN0, &can0_mailbox);
   84396:	480c      	ldr	r0, [pc, #48]	; (843c8 <send_can_command+0x90>)
   84398:	4908      	ldr	r1, [pc, #32]	; (843bc <send_can_command+0x84>)
   8439a:	4b0d      	ldr	r3, [pc, #52]	; (843d0 <send_can_command+0x98>)
   8439c:	4798      	blx	r3

	/* Send out the information in the mailbox. */
	can_global_send_transfer_cmd(CAN0, CAN_TCR_MB7);
   8439e:	480a      	ldr	r0, [pc, #40]	; (843c8 <send_can_command+0x90>)
   843a0:	2180      	movs	r1, #128	; 0x80
   843a2:	4b0c      	ldr	r3, [pc, #48]	; (843d4 <send_can_command+0x9c>)
   843a4:	4798      	blx	r3
	
	/* Restore the can0_mailbox object */
	restore_can_object(&can0_mailbox, &temp_mailbox);
   843a6:	f107 0310 	add.w	r3, r7, #16
   843aa:	4804      	ldr	r0, [pc, #16]	; (843bc <send_can_command+0x84>)
   843ac:	4619      	mov	r1, r3
   843ae:	4b0a      	ldr	r3, [pc, #40]	; (843d8 <send_can_command+0xa0>)
   843b0:	4798      	blx	r3
	
	return 1;
   843b2:	2301      	movs	r3, #1
}
   843b4:	4618      	mov	r0, r3
   843b6:	3730      	adds	r7, #48	; 0x30
   843b8:	46bd      	mov	sp, r7
   843ba:	bd80      	pop	{r7, pc}
   843bc:	2007a66c 	.word	0x2007a66c
   843c0:	000844d5 	.word	0x000844d5
   843c4:	000842e5 	.word	0x000842e5
   843c8:	400b4000 	.word	0x400b4000
   843cc:	0008097d 	.word	0x0008097d
   843d0:	00080b61 	.word	0x00080b61
   843d4:	000808f1 	.word	0x000808f1
   843d8:	00084545 	.word	0x00084545

000843dc <command_in>:

/**
 * \brief Responds to he command from CAN0 and sends to CAN1
 **/
void command_in(void)
{
   843dc:	b580      	push	{r7, lr}
   843de:	af00      	add	r7, sp, #0
	pio_toggle_pin(LED0_GPIO);
   843e0:	203b      	movs	r0, #59	; 0x3b
   843e2:	4b2d      	ldr	r3, [pc, #180]	; (84498 <command_in+0xbc>)
   843e4:	4798      	blx	r3
	
	can_disable_interrupt(CAN0, CAN_IER_MB0);
   843e6:	482d      	ldr	r0, [pc, #180]	; (8449c <command_in+0xc0>)
   843e8:	2101      	movs	r1, #1
   843ea:	4b2d      	ldr	r3, [pc, #180]	; (844a0 <command_in+0xc4>)
   843ec:	4798      	blx	r3
	NVIC_DisableIRQ(CAN0_IRQn);
   843ee:	202b      	movs	r0, #43	; 0x2b
   843f0:	4b2c      	ldr	r3, [pc, #176]	; (844a4 <command_in+0xc8>)
   843f2:	4798      	blx	r3
	
	can_reset_all_mailbox(CAN0);
   843f4:	4829      	ldr	r0, [pc, #164]	; (8449c <command_in+0xc0>)
   843f6:	4b2c      	ldr	r3, [pc, #176]	; (844a8 <command_in+0xcc>)
   843f8:	4798      	blx	r3
	can_reset_all_mailbox(CAN1);
   843fa:	482c      	ldr	r0, [pc, #176]	; (844ac <command_in+0xd0>)
   843fc:	4b2a      	ldr	r3, [pc, #168]	; (844a8 <command_in+0xcc>)
   843fe:	4798      	blx	r3

	/* Init CAN1 Mailbox 0 to Reception Mailbox. */
	reset_mailbox_conf(&can0_mailbox);
   84400:	482b      	ldr	r0, [pc, #172]	; (844b0 <command_in+0xd4>)
   84402:	4b2c      	ldr	r3, [pc, #176]	; (844b4 <command_in+0xd8>)
   84404:	4798      	blx	r3
	can1_mailbox.ul_mb_idx = 1;
   84406:	4b2c      	ldr	r3, [pc, #176]	; (844b8 <command_in+0xdc>)
   84408:	2201      	movs	r2, #1
   8440a:	601a      	str	r2, [r3, #0]
	can1_mailbox.uc_obj_type = CAN_MB_RX_MODE;
   8440c:	4b2a      	ldr	r3, [pc, #168]	; (844b8 <command_in+0xdc>)
   8440e:	2201      	movs	r2, #1
   84410:	711a      	strb	r2, [r3, #4]
	can1_mailbox.ul_id_msk = CAN_MAM_MIDvA_Msk | CAN_MAM_MIDvB_Msk;
   84412:	4b29      	ldr	r3, [pc, #164]	; (844b8 <command_in+0xdc>)
   84414:	f06f 4260 	mvn.w	r2, #3758096384	; 0xe0000000
   84418:	60da      	str	r2, [r3, #12]
	can1_mailbox.ul_id = CAN_MID_MIDvA(7);
   8441a:	4b27      	ldr	r3, [pc, #156]	; (844b8 <command_in+0xdc>)
   8441c:	f44f 12e0 	mov.w	r2, #1835008	; 0x1c0000
   84420:	611a      	str	r2, [r3, #16]
	can_mailbox_init(CAN1, &can1_mailbox);
   84422:	4822      	ldr	r0, [pc, #136]	; (844ac <command_in+0xd0>)
   84424:	4924      	ldr	r1, [pc, #144]	; (844b8 <command_in+0xdc>)
   84426:	4b25      	ldr	r3, [pc, #148]	; (844bc <command_in+0xe0>)
   84428:	4798      	blx	r3

	/* Init CAN0 Mailbox 0 to Transmit Mailbox. */
	reset_mailbox_conf(&can0_mailbox);
   8442a:	4821      	ldr	r0, [pc, #132]	; (844b0 <command_in+0xd4>)
   8442c:	4b21      	ldr	r3, [pc, #132]	; (844b4 <command_in+0xd8>)
   8442e:	4798      	blx	r3
	can0_mailbox.ul_mb_idx = 1;
   84430:	4b1f      	ldr	r3, [pc, #124]	; (844b0 <command_in+0xd4>)
   84432:	2201      	movs	r2, #1
   84434:	601a      	str	r2, [r3, #0]
	can0_mailbox.uc_obj_type = CAN_MB_TX_MODE;
   84436:	4b1e      	ldr	r3, [pc, #120]	; (844b0 <command_in+0xd4>)
   84438:	2203      	movs	r2, #3
   8443a:	711a      	strb	r2, [r3, #4]
	can0_mailbox.uc_tx_prio = 15;
   8443c:	4b1c      	ldr	r3, [pc, #112]	; (844b0 <command_in+0xd4>)
   8443e:	220f      	movs	r2, #15
   84440:	71da      	strb	r2, [r3, #7]
	can0_mailbox.uc_id_ver = 0;
   84442:	4b1b      	ldr	r3, [pc, #108]	; (844b0 <command_in+0xd4>)
   84444:	2200      	movs	r2, #0
   84446:	715a      	strb	r2, [r3, #5]
	can0_mailbox.ul_id_msk = 0;
   84448:	4b19      	ldr	r3, [pc, #100]	; (844b0 <command_in+0xd4>)
   8444a:	2200      	movs	r2, #0
   8444c:	60da      	str	r2, [r3, #12]
	can_mailbox_init(CAN0, &can0_mailbox);
   8444e:	4813      	ldr	r0, [pc, #76]	; (8449c <command_in+0xc0>)
   84450:	4917      	ldr	r1, [pc, #92]	; (844b0 <command_in+0xd4>)
   84452:	4b1a      	ldr	r3, [pc, #104]	; (844bc <command_in+0xe0>)
   84454:	4798      	blx	r3

	/* Write transmit information into mailbox. */
	can0_mailbox.ul_id = CAN_MID_MIDvA(7);
   84456:	4b16      	ldr	r3, [pc, #88]	; (844b0 <command_in+0xd4>)
   84458:	f44f 12e0 	mov.w	r2, #1835008	; 0x1c0000
   8445c:	611a      	str	r2, [r3, #16]
	can0_mailbox.ul_datal = COMMAND_OUT;
   8445e:	4b14      	ldr	r3, [pc, #80]	; (844b0 <command_in+0xd4>)
   84460:	f04f 3201 	mov.w	r2, #16843009	; 0x1010101
   84464:	619a      	str	r2, [r3, #24]
	can0_mailbox.ul_datah = CAN_MSG_DUMMY_DATA;
   84466:	4b12      	ldr	r3, [pc, #72]	; (844b0 <command_in+0xd4>)
   84468:	4a15      	ldr	r2, [pc, #84]	; (844c0 <command_in+0xe4>)
   8446a:	61da      	str	r2, [r3, #28]
	can0_mailbox.uc_length = MAX_CAN_FRAME_DATA_LEN;
   8446c:	4b10      	ldr	r3, [pc, #64]	; (844b0 <command_in+0xd4>)
   8446e:	2208      	movs	r2, #8
   84470:	719a      	strb	r2, [r3, #6]
	can_mailbox_write(CAN0, &can0_mailbox);
   84472:	480a      	ldr	r0, [pc, #40]	; (8449c <command_in+0xc0>)
   84474:	490e      	ldr	r1, [pc, #56]	; (844b0 <command_in+0xd4>)
   84476:	4b13      	ldr	r3, [pc, #76]	; (844c4 <command_in+0xe8>)
   84478:	4798      	blx	r3

	/* Enable CAN1 mailbox 0 interrupt. */
	can_enable_interrupt(CAN1, CAN_IER_MB1);
   8447a:	480c      	ldr	r0, [pc, #48]	; (844ac <command_in+0xd0>)
   8447c:	2102      	movs	r1, #2
   8447e:	4b12      	ldr	r3, [pc, #72]	; (844c8 <command_in+0xec>)
   84480:	4798      	blx	r3

	/* Send out the information in the mailbox. */
	can_global_send_transfer_cmd(CAN0, CAN_TCR_MB1);
   84482:	4806      	ldr	r0, [pc, #24]	; (8449c <command_in+0xc0>)
   84484:	2102      	movs	r1, #2
   84486:	4b11      	ldr	r3, [pc, #68]	; (844cc <command_in+0xf0>)
   84488:	4798      	blx	r3

	/* potentially @non-terminating@ */
	while (!g_ul_recv_status) {
   8448a:	bf00      	nop
   8448c:	4b10      	ldr	r3, [pc, #64]	; (844d0 <command_in+0xf4>)
   8448e:	681b      	ldr	r3, [r3, #0]
   84490:	2b00      	cmp	r3, #0
   84492:	d0fb      	beq.n	8448c <command_in+0xb0>
	}
}
   84494:	bd80      	pop	{r7, pc}
   84496:	bf00      	nop
   84498:	00080e9d 	.word	0x00080e9d
   8449c:	400b4000 	.word	0x400b4000
   844a0:	000808bd 	.word	0x000808bd
   844a4:	00083fb1 	.word	0x00083fb1
   844a8:	00080c19 	.word	0x00080c19
   844ac:	400b8000 	.word	0x400b8000
   844b0:	2007a66c 	.word	0x2007a66c
   844b4:	000842e5 	.word	0x000842e5
   844b8:	2007a624 	.word	0x2007a624
   844bc:	0008097d 	.word	0x0008097d
   844c0:	55aaaa55 	.word	0x55aaaa55
   844c4:	00080b61 	.word	0x00080b61
   844c8:	000808a1 	.word	0x000808a1
   844cc:	000808f1 	.word	0x000808f1
   844d0:	2007a618 	.word	0x2007a618

000844d4 <save_can_object>:
/*	This function will take in a mailbox object as the original pointer */
/*  and save each of it's elements in a temporary can structure.        */
/************************************************************************/

void save_can_object(can_mb_conf_t *original, can_temp_t *temp)
{
   844d4:	b480      	push	{r7}
   844d6:	b083      	sub	sp, #12
   844d8:	af00      	add	r7, sp, #0
   844da:	6078      	str	r0, [r7, #4]
   844dc:	6039      	str	r1, [r7, #0]
	/*This function takes in a mailbox object as the original pointer*/
	
	
	temp->ul_mb_idx		= original->ul_mb_idx;
   844de:	687b      	ldr	r3, [r7, #4]
   844e0:	681a      	ldr	r2, [r3, #0]
   844e2:	683b      	ldr	r3, [r7, #0]
   844e4:	601a      	str	r2, [r3, #0]
	temp->uc_obj_type	= original->uc_obj_type;
   844e6:	687b      	ldr	r3, [r7, #4]
   844e8:	791a      	ldrb	r2, [r3, #4]
   844ea:	683b      	ldr	r3, [r7, #0]
   844ec:	711a      	strb	r2, [r3, #4]
	temp->uc_id_ver		= original->uc_id_ver;
   844ee:	687b      	ldr	r3, [r7, #4]
   844f0:	795a      	ldrb	r2, [r3, #5]
   844f2:	683b      	ldr	r3, [r7, #0]
   844f4:	715a      	strb	r2, [r3, #5]
	temp->uc_length		= original->uc_length;
   844f6:	687b      	ldr	r3, [r7, #4]
   844f8:	799a      	ldrb	r2, [r3, #6]
   844fa:	683b      	ldr	r3, [r7, #0]
   844fc:	719a      	strb	r2, [r3, #6]
	temp->uc_tx_prio	= original->uc_tx_prio;
   844fe:	687b      	ldr	r3, [r7, #4]
   84500:	79da      	ldrb	r2, [r3, #7]
   84502:	683b      	ldr	r3, [r7, #0]
   84504:	71da      	strb	r2, [r3, #7]
	temp->ul_status		= original->ul_status;
   84506:	687b      	ldr	r3, [r7, #4]
   84508:	689a      	ldr	r2, [r3, #8]
   8450a:	683b      	ldr	r3, [r7, #0]
   8450c:	609a      	str	r2, [r3, #8]
	temp->ul_id_msk		= original->ul_id_msk;
   8450e:	687b      	ldr	r3, [r7, #4]
   84510:	68da      	ldr	r2, [r3, #12]
   84512:	683b      	ldr	r3, [r7, #0]
   84514:	60da      	str	r2, [r3, #12]
	temp->ul_id			= original->ul_id;
   84516:	687b      	ldr	r3, [r7, #4]
   84518:	691a      	ldr	r2, [r3, #16]
   8451a:	683b      	ldr	r3, [r7, #0]
   8451c:	611a      	str	r2, [r3, #16]
	temp->ul_fid		= original->ul_fid;
   8451e:	687b      	ldr	r3, [r7, #4]
   84520:	695a      	ldr	r2, [r3, #20]
   84522:	683b      	ldr	r3, [r7, #0]
   84524:	615a      	str	r2, [r3, #20]
	temp->ul_datal		= original->ul_datal;
   84526:	687b      	ldr	r3, [r7, #4]
   84528:	699a      	ldr	r2, [r3, #24]
   8452a:	683b      	ldr	r3, [r7, #0]
   8452c:	619a      	str	r2, [r3, #24]
	temp->ul_datah		= original->ul_datah;
   8452e:	687b      	ldr	r3, [r7, #4]
   84530:	69da      	ldr	r2, [r3, #28]
   84532:	683b      	ldr	r3, [r7, #0]
   84534:	61da      	str	r2, [r3, #28]
	
	return;
   84536:	bf00      	nop
}
   84538:	370c      	adds	r7, #12
   8453a:	46bd      	mov	sp, r7
   8453c:	f85d 7b04 	ldr.w	r7, [sp], #4
   84540:	4770      	bx	lr
   84542:	bf00      	nop

00084544 <restore_can_object>:
/*	This function will take in a mailbox object as the original pointer */
/*  and restore each of it's elements from a temporary can structure.   */
/************************************************************************/

void restore_can_object(can_mb_conf_t *original, can_temp_t *temp)
{
   84544:	b480      	push	{r7}
   84546:	b083      	sub	sp, #12
   84548:	af00      	add	r7, sp, #0
   8454a:	6078      	str	r0, [r7, #4]
   8454c:	6039      	str	r1, [r7, #0]
	/*This function takes in a mailbox object as the original pointer*/	
	
	original->ul_mb_idx		= temp->ul_mb_idx; 
   8454e:	683b      	ldr	r3, [r7, #0]
   84550:	681a      	ldr	r2, [r3, #0]
   84552:	687b      	ldr	r3, [r7, #4]
   84554:	601a      	str	r2, [r3, #0]
	original->uc_obj_type	= temp->uc_obj_type;
   84556:	683b      	ldr	r3, [r7, #0]
   84558:	791a      	ldrb	r2, [r3, #4]
   8455a:	687b      	ldr	r3, [r7, #4]
   8455c:	711a      	strb	r2, [r3, #4]
	original->uc_id_ver		= temp->uc_id_ver;
   8455e:	683b      	ldr	r3, [r7, #0]
   84560:	795a      	ldrb	r2, [r3, #5]
   84562:	687b      	ldr	r3, [r7, #4]
   84564:	715a      	strb	r2, [r3, #5]
	original->uc_length		= temp->uc_length;
   84566:	683b      	ldr	r3, [r7, #0]
   84568:	799a      	ldrb	r2, [r3, #6]
   8456a:	687b      	ldr	r3, [r7, #4]
   8456c:	719a      	strb	r2, [r3, #6]
	original->uc_tx_prio	= temp->uc_tx_prio;
   8456e:	683b      	ldr	r3, [r7, #0]
   84570:	79da      	ldrb	r2, [r3, #7]
   84572:	687b      	ldr	r3, [r7, #4]
   84574:	71da      	strb	r2, [r3, #7]
	original->ul_status		= temp->ul_status;
   84576:	683b      	ldr	r3, [r7, #0]
   84578:	689a      	ldr	r2, [r3, #8]
   8457a:	687b      	ldr	r3, [r7, #4]
   8457c:	609a      	str	r2, [r3, #8]
	original->ul_id_msk		= temp->ul_id_msk;
   8457e:	683b      	ldr	r3, [r7, #0]
   84580:	68da      	ldr	r2, [r3, #12]
   84582:	687b      	ldr	r3, [r7, #4]
   84584:	60da      	str	r2, [r3, #12]
	original->ul_id			= temp->ul_id;
   84586:	683b      	ldr	r3, [r7, #0]
   84588:	691a      	ldr	r2, [r3, #16]
   8458a:	687b      	ldr	r3, [r7, #4]
   8458c:	611a      	str	r2, [r3, #16]
	original->ul_fid		= temp->ul_fid;
   8458e:	683b      	ldr	r3, [r7, #0]
   84590:	695a      	ldr	r2, [r3, #20]
   84592:	687b      	ldr	r3, [r7, #4]
   84594:	615a      	str	r2, [r3, #20]
	original->ul_datal		= temp->ul_datal;
   84596:	683b      	ldr	r3, [r7, #0]
   84598:	699a      	ldr	r2, [r3, #24]
   8459a:	687b      	ldr	r3, [r7, #4]
   8459c:	619a      	str	r2, [r3, #24]
	original->ul_datah		= temp->ul_datah;
   8459e:	683b      	ldr	r3, [r7, #0]
   845a0:	69da      	ldr	r2, [r3, #28]
   845a2:	687b      	ldr	r3, [r7, #4]
   845a4:	61da      	str	r2, [r3, #28]
	
	return;
   845a6:	bf00      	nop
}
   845a8:	370c      	adds	r7, #12
   845aa:	46bd      	mov	sp, r7
   845ac:	f85d 7b04 	ldr.w	r7, [sp], #4
   845b0:	4770      	bx	lr
   845b2:	bf00      	nop

000845b4 <can_initialize>:
/**
 * \brief Initializes and enables CAN0 & CAN1 tranceivers and clocks. 
 * CAN0/CAN1 mailboxes are reset and interrupts disabled.
 */
void can_initialize(void)
{
   845b4:	b580      	push	{r7, lr}
   845b6:	b082      	sub	sp, #8
   845b8:	af00      	add	r7, sp, #0
	uint32_t ul_sysclk;
	uint32_t x = 1;
   845ba:	2301      	movs	r3, #1
   845bc:	607b      	str	r3, [r7, #4]

	/* Initialize CAN0 Transceiver. */
	sn65hvd234_set_rs(&can0_transceiver, PIN_CAN0_TR_RS_IDX);
   845be:	4829      	ldr	r0, [pc, #164]	; (84664 <can_initialize+0xb0>)
   845c0:	2134      	movs	r1, #52	; 0x34
   845c2:	4b29      	ldr	r3, [pc, #164]	; (84668 <can_initialize+0xb4>)
   845c4:	4798      	blx	r3
	sn65hvd234_set_en(&can0_transceiver, PIN_CAN0_TR_EN_IDX);
   845c6:	4827      	ldr	r0, [pc, #156]	; (84664 <can_initialize+0xb0>)
   845c8:	2135      	movs	r1, #53	; 0x35
   845ca:	4b28      	ldr	r3, [pc, #160]	; (8466c <can_initialize+0xb8>)
   845cc:	4798      	blx	r3
	/* Enable CAN0 Transceiver. */
	sn65hvd234_disable_low_power(&can0_transceiver);
   845ce:	4825      	ldr	r0, [pc, #148]	; (84664 <can_initialize+0xb0>)
   845d0:	4b27      	ldr	r3, [pc, #156]	; (84670 <can_initialize+0xbc>)
   845d2:	4798      	blx	r3
	sn65hvd234_enable(&can0_transceiver);
   845d4:	4823      	ldr	r0, [pc, #140]	; (84664 <can_initialize+0xb0>)
   845d6:	4b27      	ldr	r3, [pc, #156]	; (84674 <can_initialize+0xc0>)
   845d8:	4798      	blx	r3

	/* Initialize CAN1 Transceiver. */
	sn65hvd234_set_rs(&can1_transceiver, PIN_CAN1_TR_RS_IDX);
   845da:	4827      	ldr	r0, [pc, #156]	; (84678 <can_initialize+0xc4>)
   845dc:	218f      	movs	r1, #143	; 0x8f
   845de:	4b22      	ldr	r3, [pc, #136]	; (84668 <can_initialize+0xb4>)
   845e0:	4798      	blx	r3
	sn65hvd234_set_en(&can1_transceiver, PIN_CAN1_TR_EN_IDX);
   845e2:	4825      	ldr	r0, [pc, #148]	; (84678 <can_initialize+0xc4>)
   845e4:	2190      	movs	r1, #144	; 0x90
   845e6:	4b21      	ldr	r3, [pc, #132]	; (8466c <can_initialize+0xb8>)
   845e8:	4798      	blx	r3
	/* Enable CAN1 Transceiver. */
	sn65hvd234_disable_low_power(&can1_transceiver);
   845ea:	4823      	ldr	r0, [pc, #140]	; (84678 <can_initialize+0xc4>)
   845ec:	4b20      	ldr	r3, [pc, #128]	; (84670 <can_initialize+0xbc>)
   845ee:	4798      	blx	r3
	sn65hvd234_enable(&can1_transceiver);
   845f0:	4821      	ldr	r0, [pc, #132]	; (84678 <can_initialize+0xc4>)
   845f2:	4b20      	ldr	r3, [pc, #128]	; (84674 <can_initialize+0xc0>)
   845f4:	4798      	blx	r3

	/* Enable CAN0 & CAN1 clock. */
	pmc_enable_periph_clk(ID_CAN0);
   845f6:	202b      	movs	r0, #43	; 0x2b
   845f8:	4b20      	ldr	r3, [pc, #128]	; (8467c <can_initialize+0xc8>)
   845fa:	4798      	blx	r3
	pmc_enable_periph_clk(ID_CAN1);
   845fc:	202c      	movs	r0, #44	; 0x2c
   845fe:	4b1f      	ldr	r3, [pc, #124]	; (8467c <can_initialize+0xc8>)
   84600:	4798      	blx	r3

	ul_sysclk = sysclk_get_cpu_hz();
   84602:	4b1f      	ldr	r3, [pc, #124]	; (84680 <can_initialize+0xcc>)
   84604:	4798      	blx	r3
   84606:	6038      	str	r0, [r7, #0]
	if (can_init(CAN0, ul_sysclk, CAN_BPS_250K) &&
   84608:	481e      	ldr	r0, [pc, #120]	; (84684 <can_initialize+0xd0>)
   8460a:	6839      	ldr	r1, [r7, #0]
   8460c:	22fa      	movs	r2, #250	; 0xfa
   8460e:	4b1e      	ldr	r3, [pc, #120]	; (84688 <can_initialize+0xd4>)
   84610:	4798      	blx	r3
   84612:	4603      	mov	r3, r0
   84614:	2b00      	cmp	r3, #0
   84616:	d021      	beq.n	8465c <can_initialize+0xa8>
	can_init(CAN1, ul_sysclk, CAN_BPS_250K)) {
   84618:	481c      	ldr	r0, [pc, #112]	; (8468c <can_initialize+0xd8>)
   8461a:	6839      	ldr	r1, [r7, #0]
   8461c:	22fa      	movs	r2, #250	; 0xfa
   8461e:	4b1a      	ldr	r3, [pc, #104]	; (84688 <can_initialize+0xd4>)
   84620:	4798      	blx	r3
   84622:	4603      	mov	r3, r0
	/* Enable CAN0 & CAN1 clock. */
	pmc_enable_periph_clk(ID_CAN0);
	pmc_enable_periph_clk(ID_CAN1);

	ul_sysclk = sysclk_get_cpu_hz();
	if (can_init(CAN0, ul_sysclk, CAN_BPS_250K) &&
   84624:	2b00      	cmp	r3, #0
   84626:	d019      	beq.n	8465c <can_initialize+0xa8>
	can_init(CAN1, ul_sysclk, CAN_BPS_250K)) {

	/* Disable all CAN0 & CAN1 interrupts. */
	can_disable_interrupt(CAN0, CAN_DISABLE_ALL_INTERRUPT_MASK);
   84628:	4816      	ldr	r0, [pc, #88]	; (84684 <can_initialize+0xd0>)
   8462a:	f04f 31ff 	mov.w	r1, #4294967295
   8462e:	4b18      	ldr	r3, [pc, #96]	; (84690 <can_initialize+0xdc>)
   84630:	4798      	blx	r3
	can_disable_interrupt(CAN1, CAN_DISABLE_ALL_INTERRUPT_MASK);
   84632:	4816      	ldr	r0, [pc, #88]	; (8468c <can_initialize+0xd8>)
   84634:	f04f 31ff 	mov.w	r1, #4294967295
   84638:	4b15      	ldr	r3, [pc, #84]	; (84690 <can_initialize+0xdc>)
   8463a:	4798      	blx	r3
		
	NVIC_EnableIRQ(CAN0_IRQn);
   8463c:	202b      	movs	r0, #43	; 0x2b
   8463e:	4b15      	ldr	r3, [pc, #84]	; (84694 <can_initialize+0xe0>)
   84640:	4798      	blx	r3
	NVIC_EnableIRQ(CAN1_IRQn);
   84642:	202c      	movs	r0, #44	; 0x2c
   84644:	4b13      	ldr	r3, [pc, #76]	; (84694 <can_initialize+0xe0>)
   84646:	4798      	blx	r3
	
	can_reset_all_mailbox(CAN0);
   84648:	480e      	ldr	r0, [pc, #56]	; (84684 <can_initialize+0xd0>)
   8464a:	4b13      	ldr	r3, [pc, #76]	; (84698 <can_initialize+0xe4>)
   8464c:	4798      	blx	r3
	can_reset_all_mailbox(CAN1);
   8464e:	480f      	ldr	r0, [pc, #60]	; (8468c <can_initialize+0xd8>)
   84650:	4b11      	ldr	r3, [pc, #68]	; (84698 <can_initialize+0xe4>)
   84652:	4798      	blx	r3
	
	/* Initialize the CAN0 & CAN1 mailboxes */
	x = can_init_mailboxes(x); // Prevent Random PC jumps to this point.
   84654:	6878      	ldr	r0, [r7, #4]
   84656:	4b11      	ldr	r3, [pc, #68]	; (8469c <can_initialize+0xe8>)
   84658:	4798      	blx	r3
   8465a:	6078      	str	r0, [r7, #4]
	//configASSERT(x);
	
	
	}
	return;
   8465c:	bf00      	nop
}
   8465e:	3708      	adds	r7, #8
   84660:	46bd      	mov	sp, r7
   84662:	bd80      	pop	{r7, pc}
   84664:	2007a6ac 	.word	0x2007a6ac
   84668:	00080619 	.word	0x00080619
   8466c:	00080635 	.word	0x00080635
   84670:	0008066d 	.word	0x0008066d
   84674:	00080651 	.word	0x00080651
   84678:	2007a644 	.word	0x2007a644
   8467c:	000813a9 	.word	0x000813a9
   84680:	00084075 	.word	0x00084075
   84684:	400b4000 	.word	0x400b4000
   84688:	000807d9 	.word	0x000807d9
   8468c:	400b8000 	.word	0x400b8000
   84690:	000808bd 	.word	0x000808bd
   84694:	00083f81 	.word	0x00083f81
   84698:	00080c19 	.word	0x00080c19
   8469c:	000846a1 	.word	0x000846a1

000846a0 <can_init_mailboxes>:

uint32_t can_init_mailboxes(uint32_t x)
{
   846a0:	b580      	push	{r7, lr}
   846a2:	b082      	sub	sp, #8
   846a4:	af00      	add	r7, sp, #0
   846a6:	6078      	str	r0, [r7, #4]
	/* Init CAN0 Mailbox 7 to Transmit Mailbox. */	
	/* CAN0 MB7 == COMMAND/MSG MB				*/
	//configASSERT(x);	//Check if this function was called naturally.
	
	reset_mailbox_conf(&can0_mailbox);
   846a8:	4819      	ldr	r0, [pc, #100]	; (84710 <can_init_mailboxes+0x70>)
   846aa:	4b1a      	ldr	r3, [pc, #104]	; (84714 <can_init_mailboxes+0x74>)
   846ac:	4798      	blx	r3
	can0_mailbox.ul_mb_idx = 7;			//Mailbox Number 7
   846ae:	4b18      	ldr	r3, [pc, #96]	; (84710 <can_init_mailboxes+0x70>)
   846b0:	2207      	movs	r2, #7
   846b2:	601a      	str	r2, [r3, #0]
	can0_mailbox.uc_obj_type = CAN_MB_TX_MODE;
   846b4:	4b16      	ldr	r3, [pc, #88]	; (84710 <can_init_mailboxes+0x70>)
   846b6:	2203      	movs	r2, #3
   846b8:	711a      	strb	r2, [r3, #4]
	can0_mailbox.uc_tx_prio = 5;		//Transmission Priority (Can be Changed dynamically)
   846ba:	4b15      	ldr	r3, [pc, #84]	; (84710 <can_init_mailboxes+0x70>)
   846bc:	2205      	movs	r2, #5
   846be:	71da      	strb	r2, [r3, #7]
	can0_mailbox.uc_id_ver = 0;
   846c0:	4b13      	ldr	r3, [pc, #76]	; (84710 <can_init_mailboxes+0x70>)
   846c2:	2200      	movs	r2, #0
   846c4:	715a      	strb	r2, [r3, #5]
	can0_mailbox.ul_id_msk = 0;
   846c6:	4b12      	ldr	r3, [pc, #72]	; (84710 <can_init_mailboxes+0x70>)
   846c8:	2200      	movs	r2, #0
   846ca:	60da      	str	r2, [r3, #12]
	can_mailbox_init(CAN0, &can0_mailbox);
   846cc:	4812      	ldr	r0, [pc, #72]	; (84718 <can_init_mailboxes+0x78>)
   846ce:	4910      	ldr	r1, [pc, #64]	; (84710 <can_init_mailboxes+0x70>)
   846d0:	4b12      	ldr	r3, [pc, #72]	; (8471c <can_init_mailboxes+0x7c>)
   846d2:	4798      	blx	r3
	
	/* Init CAN1 Mailbox 0 to Reception Mailbox. */
	reset_mailbox_conf(&can1_mailbox);
   846d4:	4812      	ldr	r0, [pc, #72]	; (84720 <can_init_mailboxes+0x80>)
   846d6:	4b0f      	ldr	r3, [pc, #60]	; (84714 <can_init_mailboxes+0x74>)
   846d8:	4798      	blx	r3
	can1_mailbox.ul_mb_idx = 0;
   846da:	4b11      	ldr	r3, [pc, #68]	; (84720 <can_init_mailboxes+0x80>)
   846dc:	2200      	movs	r2, #0
   846de:	601a      	str	r2, [r3, #0]
	can1_mailbox.uc_obj_type = CAN_MB_RX_MODE;
   846e0:	4b0f      	ldr	r3, [pc, #60]	; (84720 <can_init_mailboxes+0x80>)
   846e2:	2201      	movs	r2, #1
   846e4:	711a      	strb	r2, [r3, #4]
	can1_mailbox.ul_id_msk = CAN_MAM_MIDvA_Msk | CAN_MAM_MIDvB_Msk;
   846e6:	4b0e      	ldr	r3, [pc, #56]	; (84720 <can_init_mailboxes+0x80>)
   846e8:	f06f 4260 	mvn.w	r2, #3758096384	; 0xe0000000
   846ec:	60da      	str	r2, [r3, #12]
	can1_mailbox.ul_id = NODE0_ID;			// The ID of CAN1 MB0 is currently NODE1_ID
   846ee:	4b0c      	ldr	r3, [pc, #48]	; (84720 <can_init_mailboxes+0x80>)
   846f0:	220a      	movs	r2, #10
   846f2:	611a      	str	r2, [r3, #16]
	can_mailbox_init(CAN1, &can1_mailbox);
   846f4:	480b      	ldr	r0, [pc, #44]	; (84724 <can_init_mailboxes+0x84>)
   846f6:	490a      	ldr	r1, [pc, #40]	; (84720 <can_init_mailboxes+0x80>)
   846f8:	4b08      	ldr	r3, [pc, #32]	; (8471c <can_init_mailboxes+0x7c>)
   846fa:	4798      	blx	r3
	
	can_enable_interrupt(CAN1, CAN_IER_MB0);
   846fc:	4809      	ldr	r0, [pc, #36]	; (84724 <can_init_mailboxes+0x84>)
   846fe:	2101      	movs	r1, #1
   84700:	4b09      	ldr	r3, [pc, #36]	; (84728 <can_init_mailboxes+0x88>)
   84702:	4798      	blx	r3
	
	return 1;
   84704:	2301      	movs	r3, #1
}
   84706:	4618      	mov	r0, r3
   84708:	3708      	adds	r7, #8
   8470a:	46bd      	mov	sp, r7
   8470c:	bd80      	pop	{r7, pc}
   8470e:	bf00      	nop
   84710:	2007a66c 	.word	0x2007a66c
   84714:	000842e5 	.word	0x000842e5
   84718:	400b4000 	.word	0x400b4000
   8471c:	0008097d 	.word	0x0008097d
   84720:	2007a624 	.word	0x2007a624
   84724:	400b8000 	.word	0x400b8000
   84728:	000808a1 	.word	0x000808a1

0008472c <NVIC_SetPriorityGrouping>:
  priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.

    \param [in]      PriorityGroup  Priority grouping field
 */
static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
   8472c:	b480      	push	{r7}
   8472e:	b085      	sub	sp, #20
   84730:	af00      	add	r7, sp, #0
   84732:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
   84734:	687b      	ldr	r3, [r7, #4]
   84736:	f003 0307 	and.w	r3, r3, #7
   8473a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
   8473c:	4b0c      	ldr	r3, [pc, #48]	; (84770 <NVIC_SetPriorityGrouping+0x44>)
   8473e:	68db      	ldr	r3, [r3, #12]
   84740:	60bb      	str	r3, [r7, #8]
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
   84742:	68ba      	ldr	r2, [r7, #8]
   84744:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
   84748:	4013      	ands	r3, r2
   8474a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
   8474c:	68fb      	ldr	r3, [r7, #12]
   8474e:	021a      	lsls	r2, r3, #8
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
   84750:	68bb      	ldr	r3, [r7, #8]
   84752:	4313      	orrs	r3, r2
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
  reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
  reg_value  =  (reg_value                                 |
   84754:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
   84758:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
   8475c:	60bb      	str	r3, [r7, #8]
                ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
   8475e:	4b04      	ldr	r3, [pc, #16]	; (84770 <NVIC_SetPriorityGrouping+0x44>)
   84760:	68ba      	ldr	r2, [r7, #8]
   84762:	60da      	str	r2, [r3, #12]
}
   84764:	3714      	adds	r7, #20
   84766:	46bd      	mov	sp, r7
   84768:	f85d 7b04 	ldr.w	r7, [sp], #4
   8476c:	4770      	bx	lr
   8476e:	bf00      	nop
   84770:	e000ed00 	.word	0xe000ed00

00084774 <main>:
/*		This is the function that is called when the reset handler		*/
/*		is triggered.													*/
/************************************************************************/

int main(void)
{
   84774:	b580      	push	{r7, lr}
   84776:	af00      	add	r7, sp, #0
	/* Prepare the hardware to run this demo. */
	prvSetupHardware();
   84778:	4b02      	ldr	r3, [pc, #8]	; (84784 <main+0x10>)
   8477a:	4798      	blx	r3
		stk600_test0();
	}
#endif
#if PROGRAM_CHOICE == 8
{
	command_test();
   8477c:	4b02      	ldr	r3, [pc, #8]	; (84788 <main+0x14>)
   8477e:	4798      	blx	r3
	{
		main_full();
	}
#endif
	{
		while (1){}
   84780:	e7fe      	b.n	84780 <main+0xc>
   84782:	bf00      	nop
   84784:	0008478d 	.word	0x0008478d
   84788:	00080149 	.word	0x00080149

0008478c <prvSetupHardware>:

/**
 * \brief Initializes the hardware.	
 */
static void prvSetupHardware(void)
{
   8478c:	b580      	push	{r7, lr}
   8478e:	af00      	add	r7, sp, #0
	extern void SystemCoreClockUpdate(void);

	/* ASF function to setup clocking. */
	sysclk_init();
   84790:	4b05      	ldr	r3, [pc, #20]	; (847a8 <prvSetupHardware+0x1c>)
   84792:	4798      	blx	r3

	/* Ensure all priority bits are assigned as preemption priority bits. */
	NVIC_SetPriorityGrouping(0);
   84794:	2000      	movs	r0, #0
   84796:	4b05      	ldr	r3, [pc, #20]	; (847ac <prvSetupHardware+0x20>)
   84798:	4798      	blx	r3

	/* Atmel library function to setup for the evaluation kit being used. */
	board_init();
   8479a:	4b05      	ldr	r3, [pc, #20]	; (847b0 <prvSetupHardware+0x24>)
   8479c:	4798      	blx	r3

	/* Perform any configuration necessary to use the ParTest LED output
	functions. */
	vParTestInitialise();
   8479e:	4b05      	ldr	r3, [pc, #20]	; (847b4 <prvSetupHardware+0x28>)
   847a0:	4798      	blx	r3
	
	/* Initialize CAN-related registers and functions for tests and operation */
	can_initialize();
   847a2:	4b05      	ldr	r3, [pc, #20]	; (847b8 <prvSetupHardware+0x2c>)
   847a4:	4798      	blx	r3
	
}
   847a6:	bd80      	pop	{r7, pc}
   847a8:	000804d9 	.word	0x000804d9
   847ac:	0008472d 	.word	0x0008472d
   847b0:	00080541 	.word	0x00080541
   847b4:	00084809 	.word	0x00084809
   847b8:	000845b5 	.word	0x000845b5

000847bc <vApplicationMallocFailedHook>:
/*-----------------------------------------------------------*/


void vApplicationMallocFailedHook(void)
{
   847bc:	b580      	push	{r7, lr}
   847be:	af00      	add	r7, sp, #0
	demo application.  If heap_1.c or heap_2.c are used, then the size of the
	heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
	FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
	to query the size of free heap space that remains (although it does not
	provide information on how the remaining heap might be fragmented). */
	taskDISABLE_INTERRUPTS();
   847c0:	4b01      	ldr	r3, [pc, #4]	; (847c8 <vApplicationMallocFailedHook+0xc>)
   847c2:	4798      	blx	r3
	/* @non-terminating@ */
	for (;;);
   847c4:	e7fe      	b.n	847c4 <vApplicationMallocFailedHook+0x8>
   847c6:	bf00      	nop
   847c8:	00081c89 	.word	0x00081c89

000847cc <vApplicationStackOverflowHook>:

/**
 * \brief 
 */
void vApplicationStackOverflowHook(TaskHandle_t pxTask, char *pcTaskName)
{
   847cc:	b580      	push	{r7, lr}
   847ce:	b082      	sub	sp, #8
   847d0:	af00      	add	r7, sp, #0
   847d2:	6078      	str	r0, [r7, #4]
   847d4:	6039      	str	r1, [r7, #0]
	(void)pxTask;

	/* Run time stack overflow checking is performed if
	configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
	function is called if a stack overflow is detected. */
	taskDISABLE_INTERRUPTS();
   847d6:	4b01      	ldr	r3, [pc, #4]	; (847dc <vApplicationStackOverflowHook+0x10>)
   847d8:	4798      	blx	r3
	/* @non-terminating@ */
	for (;;);
   847da:	e7fe      	b.n	847da <vApplicationStackOverflowHook+0xe>
   847dc:	00081c89 	.word	0x00081c89

000847e0 <WDT_Handler>:

/**
 * \brief Clears watchdog timer status bit and restarts the counter.
 */
void WDT_Handler(void)
{
   847e0:	b580      	push	{r7, lr}
   847e2:	af00      	add	r7, sp, #0
	/* Clear status bit to acknowledge interrupt by dummy read. */
	wdt_get_status(WDT);
   847e4:	4804      	ldr	r0, [pc, #16]	; (847f8 <WDT_Handler+0x18>)
   847e6:	4b05      	ldr	r3, [pc, #20]	; (847fc <WDT_Handler+0x1c>)
   847e8:	4798      	blx	r3
	gpio_toggle_pin(LED1_GPIO);
   847ea:	2055      	movs	r0, #85	; 0x55
   847ec:	4b04      	ldr	r3, [pc, #16]	; (84800 <WDT_Handler+0x20>)
   847ee:	4798      	blx	r3
	/* Restart the WDT counter. */
	wdt_restart(WDT);
   847f0:	4801      	ldr	r0, [pc, #4]	; (847f8 <WDT_Handler+0x18>)
   847f2:	4b04      	ldr	r3, [pc, #16]	; (84804 <WDT_Handler+0x24>)
   847f4:	4798      	blx	r3
}
   847f6:	bd80      	pop	{r7, pc}
   847f8:	400e1a50 	.word	0x400e1a50
   847fc:	00081619 	.word	0x00081619
   84800:	00080e9d 	.word	0x00080e9d
   84804:	000815f1 	.word	0x000815f1

00084808 <vParTestInitialise>:

/**
 * \brief Initializes the LEDs in the off state.
 */ 
void vParTestInitialise( void )
{
   84808:	b580      	push	{r7, lr}
   8480a:	b082      	sub	sp, #8
   8480c:	af00      	add	r7, sp, #0
	unsigned long ul;

	for( ul = 0; ul < partestNUM_LEDS; ul++ )
   8480e:	2300      	movs	r3, #0
   84810:	607b      	str	r3, [r7, #4]
   84812:	e00f      	b.n	84834 <vParTestInitialise+0x2c>
	{
		/* Configure the LED, before ensuring it starts in the off state. */
		gpio_configure_pin( ulLED[ ul ],  ( PIO_OUTPUT_1 | PIO_DEFAULT ) );
   84814:	4b0a      	ldr	r3, [pc, #40]	; (84840 <vParTestInitialise+0x38>)
   84816:	687a      	ldr	r2, [r7, #4]
   84818:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   8481c:	4618      	mov	r0, r3
   8481e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   84822:	4b08      	ldr	r3, [pc, #32]	; (84844 <vParTestInitialise+0x3c>)
   84824:	4798      	blx	r3
		vParTestSetLED( ul, pdFALSE );
   84826:	6878      	ldr	r0, [r7, #4]
   84828:	2100      	movs	r1, #0
   8482a:	4b07      	ldr	r3, [pc, #28]	; (84848 <vParTestInitialise+0x40>)
   8482c:	4798      	blx	r3
 */ 
void vParTestInitialise( void )
{
	unsigned long ul;

	for( ul = 0; ul < partestNUM_LEDS; ul++ )
   8482e:	687b      	ldr	r3, [r7, #4]
   84830:	3301      	adds	r3, #1
   84832:	607b      	str	r3, [r7, #4]
   84834:	687b      	ldr	r3, [r7, #4]
   84836:	2b02      	cmp	r3, #2
   84838:	d9ec      	bls.n	84814 <vParTestInitialise+0xc>
	{
		/* Configure the LED, before ensuring it starts in the off state. */
		gpio_configure_pin( ulLED[ ul ],  ( PIO_OUTPUT_1 | PIO_DEFAULT ) );
		vParTestSetLED( ul, pdFALSE );
	}
}
   8483a:	3708      	adds	r7, #8
   8483c:	46bd      	mov	sp, r7
   8483e:	bd80      	pop	{r7, pc}
   84840:	00084dc4 	.word	0x00084dc4
   84844:	00080efd 	.word	0x00080efd
   84848:	0008484d 	.word	0x0008484d

0008484c <vParTestSetLED>:
 						will be inverted.
 * @param xValue:		Boolean value - true to turn LED on,
 *									  - false to turn LED off
 */
void vParTestSetLED( unsigned portBASE_TYPE uxLED, signed portBASE_TYPE xValue )
{
   8484c:	b580      	push	{r7, lr}
   8484e:	b082      	sub	sp, #8
   84850:	af00      	add	r7, sp, #0
   84852:	6078      	str	r0, [r7, #4]
   84854:	6039      	str	r1, [r7, #0]
	if( uxLED < partestNUM_LEDS )
   84856:	687b      	ldr	r3, [r7, #4]
   84858:	2b02      	cmp	r3, #2
   8485a:	d823      	bhi.n	848a4 <vParTestSetLED+0x58>
	{
		if( uxLED == partstsINVERTED_LED )
   8485c:	687b      	ldr	r3, [r7, #4]
   8485e:	2b00      	cmp	r3, #0
   84860:	d106      	bne.n	84870 <vParTestSetLED+0x24>
		{
			xValue = !xValue;
   84862:	683b      	ldr	r3, [r7, #0]
   84864:	2b00      	cmp	r3, #0
   84866:	bf14      	ite	ne
   84868:	2300      	movne	r3, #0
   8486a:	2301      	moveq	r3, #1
   8486c:	b2db      	uxtb	r3, r3
   8486e:	603b      	str	r3, [r7, #0]
		}

		if( xValue != pdFALSE )
   84870:	683b      	ldr	r3, [r7, #0]
   84872:	2b00      	cmp	r3, #0
   84874:	d00b      	beq.n	8488e <vParTestSetLED+0x42>
		{
			/* Turn the LED on. */
			taskENTER_CRITICAL();
   84876:	4b0d      	ldr	r3, [pc, #52]	; (848ac <vParTestSetLED+0x60>)
   84878:	4798      	blx	r3
			{
				gpio_set_pin_low( ulLED[ uxLED ]);
   8487a:	4b0d      	ldr	r3, [pc, #52]	; (848b0 <vParTestSetLED+0x64>)
   8487c:	687a      	ldr	r2, [r7, #4]
   8487e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   84882:	4618      	mov	r0, r3
   84884:	4b0b      	ldr	r3, [pc, #44]	; (848b4 <vParTestSetLED+0x68>)
   84886:	4798      	blx	r3
			}
			taskEXIT_CRITICAL();
   84888:	4b0b      	ldr	r3, [pc, #44]	; (848b8 <vParTestSetLED+0x6c>)
   8488a:	4798      	blx	r3
   8488c:	e00a      	b.n	848a4 <vParTestSetLED+0x58>
		}
		else
		{
			/* Turn the LED off. */
			taskENTER_CRITICAL();
   8488e:	4b07      	ldr	r3, [pc, #28]	; (848ac <vParTestSetLED+0x60>)
   84890:	4798      	blx	r3
			{
				gpio_set_pin_high( ulLED[ uxLED ]);
   84892:	4b07      	ldr	r3, [pc, #28]	; (848b0 <vParTestSetLED+0x64>)
   84894:	687a      	ldr	r2, [r7, #4]
   84896:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
   8489a:	4618      	mov	r0, r3
   8489c:	4b07      	ldr	r3, [pc, #28]	; (848bc <vParTestSetLED+0x70>)
   8489e:	4798      	blx	r3
			}
			taskEXIT_CRITICAL();
   848a0:	4b05      	ldr	r3, [pc, #20]	; (848b8 <vParTestSetLED+0x6c>)
   848a2:	4798      	blx	r3
		}
	}
}
   848a4:	3708      	adds	r7, #8
   848a6:	46bd      	mov	sp, r7
   848a8:	bd80      	pop	{r7, pc}
   848aa:	bf00      	nop
   848ac:	00081c0d 	.word	0x00081c0d
   848b0:	00084dc4 	.word	0x00084dc4
   848b4:	00080e69 	.word	0x00080e69
   848b8:	00081c51 	.word	0x00081c51
   848bc:	00080e35 	.word	0x00080e35

000848c0 <RTT_Handler>:
/************************************************************************/
/**
 * \brief Real-time timer interrupt handler.
 */
void RTT_Handler(void)
{
   848c0:	b580      	push	{r7, lr}
   848c2:	b082      	sub	sp, #8
   848c4:	af00      	add	r7, sp, #0
	uint32_t ul_status;

	/* Get RTT status */
	ul_status = rtt_get_status(RTT); // Reading the status register clears the interrupt requests.
   848c6:	4812      	ldr	r0, [pc, #72]	; (84910 <RTT_Handler+0x50>)
   848c8:	4b12      	ldr	r3, [pc, #72]	; (84914 <RTT_Handler+0x54>)
   848ca:	4798      	blx	r3
   848cc:	6078      	str	r0, [r7, #4]

	/* Time has changed*/
	pio_toggle_pin(LED0_GPIO);
   848ce:	203b      	movs	r0, #59	; 0x3b
   848d0:	4b11      	ldr	r3, [pc, #68]	; (84918 <RTT_Handler+0x58>)
   848d2:	4798      	blx	r3
		
	/* Alarm */
	if ((ul_status & RTT_SR_ALMS) == RTT_SR_ALMS) {
   848d4:	687b      	ldr	r3, [r7, #4]
   848d6:	f003 0301 	and.w	r3, r3, #1
   848da:	2b00      	cmp	r3, #0
   848dc:	d015      	beq.n	8490a <RTT_Handler+0x4a>
		g_uc_alarmed = 1;
   848de:	4b0f      	ldr	r3, [pc, #60]	; (8491c <RTT_Handler+0x5c>)
   848e0:	2201      	movs	r2, #1
   848e2:	701a      	strb	r2, [r3, #0]
		pio_toggle_pin(LED1_GPIO);
   848e4:	2055      	movs	r0, #85	; 0x55
   848e6:	4b0c      	ldr	r3, [pc, #48]	; (84918 <RTT_Handler+0x58>)
   848e8:	4798      	blx	r3
		rtt_init(RTT, 32768);
   848ea:	4809      	ldr	r0, [pc, #36]	; (84910 <RTT_Handler+0x50>)
   848ec:	f44f 4100 	mov.w	r1, #32768	; 0x8000
   848f0:	4b0b      	ldr	r3, [pc, #44]	; (84920 <RTT_Handler+0x60>)
   848f2:	4798      	blx	r3
		rtt_enable_interrupt(RTT, RTT_MR_RTTINCIEN);
   848f4:	4806      	ldr	r0, [pc, #24]	; (84910 <RTT_Handler+0x50>)
   848f6:	f44f 3100 	mov.w	r1, #131072	; 0x20000
   848fa:	4b0a      	ldr	r3, [pc, #40]	; (84924 <RTT_Handler+0x64>)
   848fc:	4798      	blx	r3
		rtt_write_alarm_time(RTT, g_ul_new_alarm);
   848fe:	4b0a      	ldr	r3, [pc, #40]	; (84928 <RTT_Handler+0x68>)
   84900:	681b      	ldr	r3, [r3, #0]
   84902:	4803      	ldr	r0, [pc, #12]	; (84910 <RTT_Handler+0x50>)
   84904:	4619      	mov	r1, r3
   84906:	4b09      	ldr	r3, [pc, #36]	; (8492c <RTT_Handler+0x6c>)
   84908:	4798      	blx	r3
	}
}
   8490a:	3708      	adds	r7, #8
   8490c:	46bd      	mov	sp, r7
   8490e:	bd80      	pop	{r7, pc}
   84910:	400e1a30 	.word	0x400e1a30
   84914:	000814a9 	.word	0x000814a9
   84918:	00080e9d 	.word	0x00080e9d
   8491c:	2007a6b4 	.word	0x2007a6b4
   84920:	0008142d 	.word	0x0008142d
   84924:	00081451 	.word	0x00081451
   84928:	2007a6b8 	.word	0x2007a6b8
   8492c:	000814c1 	.word	0x000814c1

00084930 <USART0_Handler>:
 * inside an interrupt service routine.  The serial driver used here is *not*
 * intended to represent an efficient implementation.  Real applications should
 * make use of the USARTS peripheral DMA channel (PDC).
 */
void USART0_Handler( void )
{
   84930:	b590      	push	{r4, r7, lr}
   84932:	b087      	sub	sp, #28
   84934:	af00      	add	r7, sp, #0
	portBASE_TYPE xHigherPriorityTaskWoken = pdFALSE;
   84936:	2300      	movs	r3, #0
   84938:	60fb      	str	r3, [r7, #12]
	uint8_t ucChar;
	uint32_t ulChar;
	uint32_t ulUSARTStatus, ulUSARTMask;

	ulUSARTStatus = usart_get_status( serUSART_PORT );
   8493a:	4826      	ldr	r0, [pc, #152]	; (849d4 <USART0_Handler+0xa4>)
   8493c:	4b26      	ldr	r3, [pc, #152]	; (849d8 <USART0_Handler+0xa8>)
   8493e:	4798      	blx	r3
   84940:	6178      	str	r0, [r7, #20]
	ulUSARTMask = usart_get_interrupt_mask( serUSART_PORT );
   84942:	4824      	ldr	r0, [pc, #144]	; (849d4 <USART0_Handler+0xa4>)
   84944:	4b25      	ldr	r3, [pc, #148]	; (849dc <USART0_Handler+0xac>)
   84946:	4798      	blx	r3
   84948:	6138      	str	r0, [r7, #16]
	ulUSARTStatus &= ulUSARTMask;
   8494a:	697a      	ldr	r2, [r7, #20]
   8494c:	693b      	ldr	r3, [r7, #16]
   8494e:	4013      	ands	r3, r2
   84950:	617b      	str	r3, [r7, #20]

	if( ( ulUSARTStatus & US_CSR_TXRDY ) != 0UL )
   84952:	697b      	ldr	r3, [r7, #20]
   84954:	f003 0302 	and.w	r3, r3, #2
   84958:	2b00      	cmp	r3, #0
   8495a:	d017      	beq.n	8498c <USART0_Handler+0x5c>
	{
		/* The interrupt was caused by the TX register becoming empty.  Are
		there any more characters to transmit? */
		if( xQueueReceiveFromISR( xCharsForTx, &ucChar, &xHigherPriorityTaskWoken ) == pdTRUE )
   8495c:	4b20      	ldr	r3, [pc, #128]	; (849e0 <USART0_Handler+0xb0>)
   8495e:	6819      	ldr	r1, [r3, #0]
   84960:	f107 020b 	add.w	r2, r7, #11
   84964:	f107 030c 	add.w	r3, r7, #12
   84968:	4608      	mov	r0, r1
   8496a:	4611      	mov	r1, r2
   8496c:	461a      	mov	r2, r3
   8496e:	4b1d      	ldr	r3, [pc, #116]	; (849e4 <USART0_Handler+0xb4>)
   84970:	4798      	blx	r3
   84972:	4603      	mov	r3, r0
   84974:	2b01      	cmp	r3, #1
   84976:	d105      	bne.n	84984 <USART0_Handler+0x54>
		{
			/* A character was retrieved from the queue so can be sent to the
			USART now. */
			usart_putchar( serUSART_PORT, ( uint32_t ) ucChar );
   84978:	7afb      	ldrb	r3, [r7, #11]
   8497a:	4816      	ldr	r0, [pc, #88]	; (849d4 <USART0_Handler+0xa4>)
   8497c:	4619      	mov	r1, r3
   8497e:	4b1a      	ldr	r3, [pc, #104]	; (849e8 <USART0_Handler+0xb8>)
   84980:	4798      	blx	r3
   84982:	e003      	b.n	8498c <USART0_Handler+0x5c>
		}
		else
		{
			usart_disable_interrupt( serUSART_PORT, US_IER_TXRDY );
   84984:	4813      	ldr	r0, [pc, #76]	; (849d4 <USART0_Handler+0xa4>)
   84986:	2102      	movs	r1, #2
   84988:	4b18      	ldr	r3, [pc, #96]	; (849ec <USART0_Handler+0xbc>)
   8498a:	4798      	blx	r3
		}
	}

	if( ( ulUSARTStatus & US_CSR_RXRDY ) != 0UL )
   8498c:	697b      	ldr	r3, [r7, #20]
   8498e:	f003 0301 	and.w	r3, r3, #1
   84992:	2b00      	cmp	r3, #0
   84994:	d013      	beq.n	849be <USART0_Handler+0x8e>
	{
		/* A character has been received on the USART, send it to the Rx
		handler task. */
		usart_getchar( serUSART_PORT, &ulChar );
   84996:	1d3b      	adds	r3, r7, #4
   84998:	480e      	ldr	r0, [pc, #56]	; (849d4 <USART0_Handler+0xa4>)
   8499a:	4619      	mov	r1, r3
   8499c:	4b14      	ldr	r3, [pc, #80]	; (849f0 <USART0_Handler+0xc0>)
   8499e:	4798      	blx	r3
		ucChar = ( uint8_t ) ( ulChar & 0xffUL );
   849a0:	687b      	ldr	r3, [r7, #4]
   849a2:	b2db      	uxtb	r3, r3
   849a4:	72fb      	strb	r3, [r7, #11]
		xQueueSendFromISR( xRxedChars, &ucChar, &xHigherPriorityTaskWoken );
   849a6:	4b13      	ldr	r3, [pc, #76]	; (849f4 <USART0_Handler+0xc4>)
   849a8:	6819      	ldr	r1, [r3, #0]
   849aa:	f107 020b 	add.w	r2, r7, #11
   849ae:	f107 030c 	add.w	r3, r7, #12
   849b2:	4608      	mov	r0, r1
   849b4:	4611      	mov	r1, r2
   849b6:	461a      	mov	r2, r3
   849b8:	2300      	movs	r3, #0
   849ba:	4c0f      	ldr	r4, [pc, #60]	; (849f8 <USART0_Handler+0xc8>)
   849bc:	47a0      	blx	r4
	the unblocked task has a priority equal to or higher than the currently
	running task (the task this ISR interrupted), then xHigherPriorityTaskWoken
	will have automatically been set to pdTRUE within the queue send or receive
	function.  portEND_SWITCHING_ISR() will then ensure that this ISR returns
	directly to the higher priority unblocked task. */
	portEND_SWITCHING_ISR( xHigherPriorityTaskWoken );
   849be:	68fb      	ldr	r3, [r7, #12]
   849c0:	2b00      	cmp	r3, #0
   849c2:	d003      	beq.n	849cc <USART0_Handler+0x9c>
   849c4:	4b0d      	ldr	r3, [pc, #52]	; (849fc <USART0_Handler+0xcc>)
   849c6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
   849ca:	601a      	str	r2, [r3, #0]
}
   849cc:	371c      	adds	r7, #28
   849ce:	46bd      	mov	sp, r7
   849d0:	bd90      	pop	{r4, r7, pc}
   849d2:	bf00      	nop
   849d4:	40098000 	.word	0x40098000
   849d8:	0008154d 	.word	0x0008154d
   849dc:	00081535 	.word	0x00081535
   849e0:	2007a620 	.word	0x2007a620
   849e4:	0008274d 	.word	0x0008274d
   849e8:	00081565 	.word	0x00081565
   849ec:	00081519 	.word	0x00081519
   849f0:	000815a9 	.word	0x000815a9
   849f4:	2007a61c 	.word	0x2007a61c
   849f8:	00082455 	.word	0x00082455
   849fc:	e000ed04 	.word	0xe000ed04

00084a00 <__libc_init_array>:
   84a00:	b570      	push	{r4, r5, r6, lr}
   84a02:	4e0f      	ldr	r6, [pc, #60]	; (84a40 <__libc_init_array+0x40>)
   84a04:	4d0f      	ldr	r5, [pc, #60]	; (84a44 <__libc_init_array+0x44>)
   84a06:	1b76      	subs	r6, r6, r5
   84a08:	10b6      	asrs	r6, r6, #2
   84a0a:	d007      	beq.n	84a1c <__libc_init_array+0x1c>
   84a0c:	3d04      	subs	r5, #4
   84a0e:	2400      	movs	r4, #0
   84a10:	3401      	adds	r4, #1
   84a12:	f855 3f04 	ldr.w	r3, [r5, #4]!
   84a16:	4798      	blx	r3
   84a18:	42a6      	cmp	r6, r4
   84a1a:	d1f9      	bne.n	84a10 <__libc_init_array+0x10>
   84a1c:	4e0a      	ldr	r6, [pc, #40]	; (84a48 <__libc_init_array+0x48>)
   84a1e:	4d0b      	ldr	r5, [pc, #44]	; (84a4c <__libc_init_array+0x4c>)
   84a20:	f000 f9da 	bl	84dd8 <_init>
   84a24:	1b76      	subs	r6, r6, r5
   84a26:	10b6      	asrs	r6, r6, #2
   84a28:	d008      	beq.n	84a3c <__libc_init_array+0x3c>
   84a2a:	3d04      	subs	r5, #4
   84a2c:	2400      	movs	r4, #0
   84a2e:	3401      	adds	r4, #1
   84a30:	f855 3f04 	ldr.w	r3, [r5, #4]!
   84a34:	4798      	blx	r3
   84a36:	42a6      	cmp	r6, r4
   84a38:	d1f9      	bne.n	84a2e <__libc_init_array+0x2e>
   84a3a:	bd70      	pop	{r4, r5, r6, pc}
   84a3c:	bd70      	pop	{r4, r5, r6, pc}
   84a3e:	bf00      	nop
   84a40:	00084de4 	.word	0x00084de4
   84a44:	00084de4 	.word	0x00084de4
   84a48:	00084dec 	.word	0x00084dec
   84a4c:	00084de4 	.word	0x00084de4

00084a50 <memcmp>:
   84a50:	2a03      	cmp	r2, #3
   84a52:	b470      	push	{r4, r5, r6}
   84a54:	d928      	bls.n	84aa8 <memcmp+0x58>
   84a56:	ea40 0301 	orr.w	r3, r0, r1
   84a5a:	079b      	lsls	r3, r3, #30
   84a5c:	d013      	beq.n	84a86 <memcmp+0x36>
   84a5e:	7805      	ldrb	r5, [r0, #0]
   84a60:	780c      	ldrb	r4, [r1, #0]
   84a62:	42a5      	cmp	r5, r4
   84a64:	d124      	bne.n	84ab0 <memcmp+0x60>
   84a66:	3a01      	subs	r2, #1
   84a68:	2300      	movs	r3, #0
   84a6a:	e005      	b.n	84a78 <memcmp+0x28>
   84a6c:	f810 5f01 	ldrb.w	r5, [r0, #1]!
   84a70:	f811 4f01 	ldrb.w	r4, [r1, #1]!
   84a74:	42a5      	cmp	r5, r4
   84a76:	d11b      	bne.n	84ab0 <memcmp+0x60>
   84a78:	4293      	cmp	r3, r2
   84a7a:	f103 0301 	add.w	r3, r3, #1
   84a7e:	d1f5      	bne.n	84a6c <memcmp+0x1c>
   84a80:	2000      	movs	r0, #0
   84a82:	bc70      	pop	{r4, r5, r6}
   84a84:	4770      	bx	lr
   84a86:	460c      	mov	r4, r1
   84a88:	4603      	mov	r3, r0
   84a8a:	6825      	ldr	r5, [r4, #0]
   84a8c:	681e      	ldr	r6, [r3, #0]
   84a8e:	4621      	mov	r1, r4
   84a90:	42ae      	cmp	r6, r5
   84a92:	4618      	mov	r0, r3
   84a94:	f104 0404 	add.w	r4, r4, #4
   84a98:	f103 0304 	add.w	r3, r3, #4
   84a9c:	d104      	bne.n	84aa8 <memcmp+0x58>
   84a9e:	3a04      	subs	r2, #4
   84aa0:	2a03      	cmp	r2, #3
   84aa2:	4618      	mov	r0, r3
   84aa4:	4621      	mov	r1, r4
   84aa6:	d8f0      	bhi.n	84a8a <memcmp+0x3a>
   84aa8:	2a00      	cmp	r2, #0
   84aaa:	d1d8      	bne.n	84a5e <memcmp+0xe>
   84aac:	4610      	mov	r0, r2
   84aae:	e7e8      	b.n	84a82 <memcmp+0x32>
   84ab0:	1b28      	subs	r0, r5, r4
   84ab2:	bc70      	pop	{r4, r5, r6}
   84ab4:	4770      	bx	lr
   84ab6:	bf00      	nop

00084ab8 <memcpy>:
   84ab8:	4684      	mov	ip, r0
   84aba:	ea41 0300 	orr.w	r3, r1, r0
   84abe:	f013 0303 	ands.w	r3, r3, #3
   84ac2:	d149      	bne.n	84b58 <memcpy+0xa0>
   84ac4:	3a40      	subs	r2, #64	; 0x40
   84ac6:	d323      	bcc.n	84b10 <memcpy+0x58>
   84ac8:	680b      	ldr	r3, [r1, #0]
   84aca:	6003      	str	r3, [r0, #0]
   84acc:	684b      	ldr	r3, [r1, #4]
   84ace:	6043      	str	r3, [r0, #4]
   84ad0:	688b      	ldr	r3, [r1, #8]
   84ad2:	6083      	str	r3, [r0, #8]
   84ad4:	68cb      	ldr	r3, [r1, #12]
   84ad6:	60c3      	str	r3, [r0, #12]
   84ad8:	690b      	ldr	r3, [r1, #16]
   84ada:	6103      	str	r3, [r0, #16]
   84adc:	694b      	ldr	r3, [r1, #20]
   84ade:	6143      	str	r3, [r0, #20]
   84ae0:	698b      	ldr	r3, [r1, #24]
   84ae2:	6183      	str	r3, [r0, #24]
   84ae4:	69cb      	ldr	r3, [r1, #28]
   84ae6:	61c3      	str	r3, [r0, #28]
   84ae8:	6a0b      	ldr	r3, [r1, #32]
   84aea:	6203      	str	r3, [r0, #32]
   84aec:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   84aee:	6243      	str	r3, [r0, #36]	; 0x24
   84af0:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   84af2:	6283      	str	r3, [r0, #40]	; 0x28
   84af4:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   84af6:	62c3      	str	r3, [r0, #44]	; 0x2c
   84af8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   84afa:	6303      	str	r3, [r0, #48]	; 0x30
   84afc:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   84afe:	6343      	str	r3, [r0, #52]	; 0x34
   84b00:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   84b02:	6383      	str	r3, [r0, #56]	; 0x38
   84b04:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   84b06:	63c3      	str	r3, [r0, #60]	; 0x3c
   84b08:	3040      	adds	r0, #64	; 0x40
   84b0a:	3140      	adds	r1, #64	; 0x40
   84b0c:	3a40      	subs	r2, #64	; 0x40
   84b0e:	d2db      	bcs.n	84ac8 <memcpy+0x10>
   84b10:	3230      	adds	r2, #48	; 0x30
   84b12:	d30b      	bcc.n	84b2c <memcpy+0x74>
   84b14:	680b      	ldr	r3, [r1, #0]
   84b16:	6003      	str	r3, [r0, #0]
   84b18:	684b      	ldr	r3, [r1, #4]
   84b1a:	6043      	str	r3, [r0, #4]
   84b1c:	688b      	ldr	r3, [r1, #8]
   84b1e:	6083      	str	r3, [r0, #8]
   84b20:	68cb      	ldr	r3, [r1, #12]
   84b22:	60c3      	str	r3, [r0, #12]
   84b24:	3010      	adds	r0, #16
   84b26:	3110      	adds	r1, #16
   84b28:	3a10      	subs	r2, #16
   84b2a:	d2f3      	bcs.n	84b14 <memcpy+0x5c>
   84b2c:	320c      	adds	r2, #12
   84b2e:	d305      	bcc.n	84b3c <memcpy+0x84>
   84b30:	f851 3b04 	ldr.w	r3, [r1], #4
   84b34:	f840 3b04 	str.w	r3, [r0], #4
   84b38:	3a04      	subs	r2, #4
   84b3a:	d2f9      	bcs.n	84b30 <memcpy+0x78>
   84b3c:	3204      	adds	r2, #4
   84b3e:	d008      	beq.n	84b52 <memcpy+0x9a>
   84b40:	07d2      	lsls	r2, r2, #31
   84b42:	bf1c      	itt	ne
   84b44:	f811 3b01 	ldrbne.w	r3, [r1], #1
   84b48:	f800 3b01 	strbne.w	r3, [r0], #1
   84b4c:	d301      	bcc.n	84b52 <memcpy+0x9a>
   84b4e:	880b      	ldrh	r3, [r1, #0]
   84b50:	8003      	strh	r3, [r0, #0]
   84b52:	4660      	mov	r0, ip
   84b54:	4770      	bx	lr
   84b56:	bf00      	nop
   84b58:	2a08      	cmp	r2, #8
   84b5a:	d313      	bcc.n	84b84 <memcpy+0xcc>
   84b5c:	078b      	lsls	r3, r1, #30
   84b5e:	d0b1      	beq.n	84ac4 <memcpy+0xc>
   84b60:	f010 0303 	ands.w	r3, r0, #3
   84b64:	d0ae      	beq.n	84ac4 <memcpy+0xc>
   84b66:	f1c3 0304 	rsb	r3, r3, #4
   84b6a:	1ad2      	subs	r2, r2, r3
   84b6c:	07db      	lsls	r3, r3, #31
   84b6e:	bf1c      	itt	ne
   84b70:	f811 3b01 	ldrbne.w	r3, [r1], #1
   84b74:	f800 3b01 	strbne.w	r3, [r0], #1
   84b78:	d3a4      	bcc.n	84ac4 <memcpy+0xc>
   84b7a:	f831 3b02 	ldrh.w	r3, [r1], #2
   84b7e:	f820 3b02 	strh.w	r3, [r0], #2
   84b82:	e79f      	b.n	84ac4 <memcpy+0xc>
   84b84:	3a04      	subs	r2, #4
   84b86:	d3d9      	bcc.n	84b3c <memcpy+0x84>
   84b88:	3a01      	subs	r2, #1
   84b8a:	f811 3b01 	ldrb.w	r3, [r1], #1
   84b8e:	f800 3b01 	strb.w	r3, [r0], #1
   84b92:	d2f9      	bcs.n	84b88 <memcpy+0xd0>
   84b94:	780b      	ldrb	r3, [r1, #0]
   84b96:	7003      	strb	r3, [r0, #0]
   84b98:	784b      	ldrb	r3, [r1, #1]
   84b9a:	7043      	strb	r3, [r0, #1]
   84b9c:	788b      	ldrb	r3, [r1, #2]
   84b9e:	7083      	strb	r3, [r0, #2]
   84ba0:	4660      	mov	r0, ip
   84ba2:	4770      	bx	lr

00084ba4 <memset>:
   84ba4:	b4f0      	push	{r4, r5, r6, r7}
   84ba6:	0784      	lsls	r4, r0, #30
   84ba8:	d043      	beq.n	84c32 <memset+0x8e>
   84baa:	1e54      	subs	r4, r2, #1
   84bac:	2a00      	cmp	r2, #0
   84bae:	d03e      	beq.n	84c2e <memset+0x8a>
   84bb0:	b2cd      	uxtb	r5, r1
   84bb2:	4603      	mov	r3, r0
   84bb4:	e003      	b.n	84bbe <memset+0x1a>
   84bb6:	1e62      	subs	r2, r4, #1
   84bb8:	2c00      	cmp	r4, #0
   84bba:	d038      	beq.n	84c2e <memset+0x8a>
   84bbc:	4614      	mov	r4, r2
   84bbe:	f803 5b01 	strb.w	r5, [r3], #1
   84bc2:	079a      	lsls	r2, r3, #30
   84bc4:	d1f7      	bne.n	84bb6 <memset+0x12>
   84bc6:	2c03      	cmp	r4, #3
   84bc8:	d92a      	bls.n	84c20 <memset+0x7c>
   84bca:	b2cd      	uxtb	r5, r1
   84bcc:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   84bd0:	2c0f      	cmp	r4, #15
   84bd2:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   84bd6:	d915      	bls.n	84c04 <memset+0x60>
   84bd8:	f1a4 0710 	sub.w	r7, r4, #16
   84bdc:	093f      	lsrs	r7, r7, #4
   84bde:	f103 0610 	add.w	r6, r3, #16
   84be2:	eb06 1607 	add.w	r6, r6, r7, lsl #4
   84be6:	461a      	mov	r2, r3
   84be8:	6015      	str	r5, [r2, #0]
   84bea:	6055      	str	r5, [r2, #4]
   84bec:	6095      	str	r5, [r2, #8]
   84bee:	60d5      	str	r5, [r2, #12]
   84bf0:	3210      	adds	r2, #16
   84bf2:	42b2      	cmp	r2, r6
   84bf4:	d1f8      	bne.n	84be8 <memset+0x44>
   84bf6:	f004 040f 	and.w	r4, r4, #15
   84bfa:	3701      	adds	r7, #1
   84bfc:	2c03      	cmp	r4, #3
   84bfe:	eb03 1307 	add.w	r3, r3, r7, lsl #4
   84c02:	d90d      	bls.n	84c20 <memset+0x7c>
   84c04:	461e      	mov	r6, r3
   84c06:	4622      	mov	r2, r4
   84c08:	3a04      	subs	r2, #4
   84c0a:	2a03      	cmp	r2, #3
   84c0c:	f846 5b04 	str.w	r5, [r6], #4
   84c10:	d8fa      	bhi.n	84c08 <memset+0x64>
   84c12:	1f22      	subs	r2, r4, #4
   84c14:	f022 0203 	bic.w	r2, r2, #3
   84c18:	3204      	adds	r2, #4
   84c1a:	4413      	add	r3, r2
   84c1c:	f004 0403 	and.w	r4, r4, #3
   84c20:	b12c      	cbz	r4, 84c2e <memset+0x8a>
   84c22:	b2c9      	uxtb	r1, r1
   84c24:	441c      	add	r4, r3
   84c26:	f803 1b01 	strb.w	r1, [r3], #1
   84c2a:	42a3      	cmp	r3, r4
   84c2c:	d1fb      	bne.n	84c26 <memset+0x82>
   84c2e:	bcf0      	pop	{r4, r5, r6, r7}
   84c30:	4770      	bx	lr
   84c32:	4614      	mov	r4, r2
   84c34:	4603      	mov	r3, r0
   84c36:	e7c6      	b.n	84bc6 <memset+0x22>

00084c38 <register_fini>:
   84c38:	4b02      	ldr	r3, [pc, #8]	; (84c44 <register_fini+0xc>)
   84c3a:	b113      	cbz	r3, 84c42 <register_fini+0xa>
   84c3c:	4802      	ldr	r0, [pc, #8]	; (84c48 <register_fini+0x10>)
   84c3e:	f000 b805 	b.w	84c4c <atexit>
   84c42:	4770      	bx	lr
   84c44:	00000000 	.word	0x00000000
   84c48:	00084c59 	.word	0x00084c59

00084c4c <atexit>:
   84c4c:	4601      	mov	r1, r0
   84c4e:	2000      	movs	r0, #0
   84c50:	4602      	mov	r2, r0
   84c52:	4603      	mov	r3, r0
   84c54:	f000 b818 	b.w	84c88 <__register_exitproc>

00084c58 <__libc_fini_array>:
   84c58:	b538      	push	{r3, r4, r5, lr}
   84c5a:	4d09      	ldr	r5, [pc, #36]	; (84c80 <__libc_fini_array+0x28>)
   84c5c:	4c09      	ldr	r4, [pc, #36]	; (84c84 <__libc_fini_array+0x2c>)
   84c5e:	1b64      	subs	r4, r4, r5
   84c60:	10a4      	asrs	r4, r4, #2
   84c62:	bf18      	it	ne
   84c64:	eb05 0584 	addne.w	r5, r5, r4, lsl #2
   84c68:	d005      	beq.n	84c76 <__libc_fini_array+0x1e>
   84c6a:	3c01      	subs	r4, #1
   84c6c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   84c70:	4798      	blx	r3
   84c72:	2c00      	cmp	r4, #0
   84c74:	d1f9      	bne.n	84c6a <__libc_fini_array+0x12>
   84c76:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   84c7a:	f000 b8b7 	b.w	84dec <_fini>
   84c7e:	bf00      	nop
   84c80:	00084df8 	.word	0x00084df8
   84c84:	00084dfc 	.word	0x00084dfc

00084c88 <__register_exitproc>:
   84c88:	b5f0      	push	{r4, r5, r6, r7, lr}
   84c8a:	4c27      	ldr	r4, [pc, #156]	; (84d28 <__register_exitproc+0xa0>)
   84c8c:	b085      	sub	sp, #20
   84c8e:	6826      	ldr	r6, [r4, #0]
   84c90:	4607      	mov	r7, r0
   84c92:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
   84c96:	2c00      	cmp	r4, #0
   84c98:	d040      	beq.n	84d1c <__register_exitproc+0x94>
   84c9a:	6865      	ldr	r5, [r4, #4]
   84c9c:	2d1f      	cmp	r5, #31
   84c9e:	dd1e      	ble.n	84cde <__register_exitproc+0x56>
   84ca0:	4822      	ldr	r0, [pc, #136]	; (84d2c <__register_exitproc+0xa4>)
   84ca2:	b918      	cbnz	r0, 84cac <__register_exitproc+0x24>
   84ca4:	f04f 30ff 	mov.w	r0, #4294967295
   84ca8:	b005      	add	sp, #20
   84caa:	bdf0      	pop	{r4, r5, r6, r7, pc}
   84cac:	f44f 70c8 	mov.w	r0, #400	; 0x190
   84cb0:	9103      	str	r1, [sp, #12]
   84cb2:	9202      	str	r2, [sp, #8]
   84cb4:	9301      	str	r3, [sp, #4]
   84cb6:	f3af 8000 	nop.w
   84cba:	9903      	ldr	r1, [sp, #12]
   84cbc:	4604      	mov	r4, r0
   84cbe:	9a02      	ldr	r2, [sp, #8]
   84cc0:	9b01      	ldr	r3, [sp, #4]
   84cc2:	2800      	cmp	r0, #0
   84cc4:	d0ee      	beq.n	84ca4 <__register_exitproc+0x1c>
   84cc6:	f8d6 5148 	ldr.w	r5, [r6, #328]	; 0x148
   84cca:	2000      	movs	r0, #0
   84ccc:	6025      	str	r5, [r4, #0]
   84cce:	6060      	str	r0, [r4, #4]
   84cd0:	4605      	mov	r5, r0
   84cd2:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   84cd6:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
   84cda:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
   84cde:	b93f      	cbnz	r7, 84cf0 <__register_exitproc+0x68>
   84ce0:	1c6b      	adds	r3, r5, #1
   84ce2:	2000      	movs	r0, #0
   84ce4:	3502      	adds	r5, #2
   84ce6:	6063      	str	r3, [r4, #4]
   84ce8:	f844 1025 	str.w	r1, [r4, r5, lsl #2]
   84cec:	b005      	add	sp, #20
   84cee:	bdf0      	pop	{r4, r5, r6, r7, pc}
   84cf0:	2601      	movs	r6, #1
   84cf2:	40ae      	lsls	r6, r5
   84cf4:	eb04 0085 	add.w	r0, r4, r5, lsl #2
   84cf8:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
   84cfc:	f8d4 2188 	ldr.w	r2, [r4, #392]	; 0x188
   84d00:	2f02      	cmp	r7, #2
   84d02:	ea42 0206 	orr.w	r2, r2, r6
   84d06:	f8c4 2188 	str.w	r2, [r4, #392]	; 0x188
   84d0a:	f8c0 3108 	str.w	r3, [r0, #264]	; 0x108
   84d0e:	d1e7      	bne.n	84ce0 <__register_exitproc+0x58>
   84d10:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   84d14:	431e      	orrs	r6, r3
   84d16:	f8c4 618c 	str.w	r6, [r4, #396]	; 0x18c
   84d1a:	e7e1      	b.n	84ce0 <__register_exitproc+0x58>
   84d1c:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
   84d20:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
   84d24:	e7b9      	b.n	84c9a <__register_exitproc+0x12>
   84d26:	bf00      	nop
   84d28:	00084dd4 	.word	0x00084dd4
   84d2c:	00000000 	.word	0x00000000
   84d30:	00004e4f 	.word	0x00004e4f

00084d34 <can_bit_time>:
   84d34:	02020308 02094b03 43020303 0303030a     .....K.....C....
   84d44:	040b4603 48040303 0404030c 040d4304     .F.....H.....C..
   84d54:	4d040404 0504040e 040f4004 43040505     ...M.....@.....C
   84d64:	05050510 06114504 47040505 06060512     .....E.....G....
   84d74:	06134304 44040606 06060714 08154604     .C.....D.....F..
   84d84:	47040606 07070716 08174404 46040708     ...G.....D.....F
   84d94:	08080718 08194304 44040808 454c4449     .....C.....DIDLE
   84da4:	00000000                                ....

00084da8 <ucExpectedStackBytes.5295>:
   84da8:	a5a5a5a5 a5a5a5a5 a5a5a5a5 a5a5a5a5     ................
   84db8:	a5a5a5a5 20726d54 00637653              ....Tmr Svc.

00084dc4 <ulLED>:
   84dc4:	00000056 0000003b 00000055 00000043     V...;...U...C...

00084dd4 <_global_impure_ptr>:
   84dd4:	20070010                                ... 

00084dd8 <_init>:
   84dd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84dda:	bf00      	nop
   84ddc:	bcf8      	pop	{r3, r4, r5, r6, r7}
   84dde:	bc08      	pop	{r3}
   84de0:	469e      	mov	lr, r3
   84de2:	4770      	bx	lr

00084de4 <__init_array_start>:
   84de4:	00084c39 	.word	0x00084c39

00084de8 <__frame_dummy_init_array_entry>:
   84de8:	00080119                                ....

00084dec <_fini>:
   84dec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   84dee:	bf00      	nop
   84df0:	bcf8      	pop	{r3, r4, r5, r6, r7}
   84df2:	bc08      	pop	{r3}
   84df4:	469e      	mov	lr, r3
   84df6:	4770      	bx	lr

00084df8 <__fini_array_start>:
   84df8:	000800f5 	.word	0x000800f5
