{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1660839397192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1660839397193 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 18 10:16:37 2022 " "Processing started: Thu Aug 18 10:16:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1660839397193 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660839397193 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Counter_Display -c Counter_Display " "Command: quartus_map --read_settings_files=on --write_settings_files=off Counter_Display -c Counter_Display" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660839397193 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1660839397653 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1660839397653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/lab 2/Ejercicio 3/counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660839405918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660839405918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_tb " "Found entity 1: counter_tb" {  } { { "counter_tb.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/lab 2/Ejercicio 3/counter_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660839405922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660839405922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_display_six_bit.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter_display_six_bit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_display_six_bit " "Found entity 1: counter_display_six_bit" {  } { { "counter_display_six_bit.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/lab 2/Ejercicio 3/counter_display_six_bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660839405925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660839405925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_to_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file bit_to_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bit_to_display " "Found entity 1: bit_to_display" {  } { { "bit_to_display.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/lab 2/Ejercicio 3/bit_to_display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660839405926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660839405926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/lab 2/Ejercicio 3/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660839405929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660839405929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_two_bit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter_two_bit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_two_bit_tb " "Found entity 1: counter_two_bit_tb" {  } { { "counter_two_bit_tb.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/lab 2/Ejercicio 3/counter_two_bit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660839405931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660839405931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_four_bit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file counter_four_bit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 counter_four_bit_tb " "Found entity 1: counter_four_bit_tb" {  } { { "counter_four_bit_tb.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/lab 2/Ejercicio 3/counter_four_bit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1660839405933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1660839405933 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter_display_six_bit " "Elaborating entity \"counter_display_six_bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1660839405988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:co1 " "Elaborating entity \"counter\" for hierarchy \"counter:co1\"" {  } { { "counter_display_six_bit.sv" "co1" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/lab 2/Ejercicio 3/counter_display_six_bit.sv" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660839406003 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state counter.sv(18) " "Verilog HDL Always Construct warning at counter.sv(18): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "counter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/lab 2/Ejercicio 3/counter.sv" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1660839406006 "|counter_display_six_bit|counter:co1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 counter.sv(20) " "Verilog HDL assignment warning at counter.sv(20): truncated value with size 32 to match size of target (6)" {  } { { "counter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/lab 2/Ejercicio 3/counter.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660839406006 "|counter_display_six_bit|counter:co1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state counter.sv(21) " "Verilog HDL Always Construct warning at counter.sv(21): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "counter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/lab 2/Ejercicio 3/counter.sv" 21 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1660839406006 "|counter_display_six_bit|counter:co1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 counter.sv(21) " "Verilog HDL assignment warning at counter.sv(21): truncated value with size 32 to match size of target (6)" {  } { { "counter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/lab 2/Ejercicio 3/counter.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1660839406006 "|counter_display_six_bit|counter:co1"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state counter.sv(25) " "Verilog HDL Always Construct warning at counter.sv(25): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "counter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/lab 2/Ejercicio 3/counter.sv" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1660839406006 "|counter_display_six_bit|counter:co1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_to_display bit_to_display:h5 " "Elaborating entity \"bit_to_display\" for hierarchy \"bit_to_display:h5\"" {  } { { "counter_display_six_bit.sv" "h5" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/lab 2/Ejercicio 3/counter_display_six_bit.sv" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660839406009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder bit_to_display:h5\|decoder:d1 " "Elaborating entity \"decoder\" for hierarchy \"bit_to_display:h5\|decoder:d1\"" {  } { { "bit_to_display.sv" "d1" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/lab 2/Ejercicio 3/bit_to_display.sv" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660839406011 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1660839406630 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:co1\|state\[5\] counter:co1\|state\[5\]~_emulated counter:co1\|state\[5\]~1 " "Register \"counter:co1\|state\[5\]\" is converted into an equivalent circuit using register \"counter:co1\|state\[5\]~_emulated\" and latch \"counter:co1\|state\[5\]~1\"" {  } { { "counter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/lab 2/Ejercicio 3/counter.sv" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1660839406656 "|counter_display_six_bit|counter:co1|state[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:co1\|state\[4\] counter:co1\|state\[4\]~_emulated counter:co1\|state\[4\]~5 " "Register \"counter:co1\|state\[4\]\" is converted into an equivalent circuit using register \"counter:co1\|state\[4\]~_emulated\" and latch \"counter:co1\|state\[4\]~5\"" {  } { { "counter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/lab 2/Ejercicio 3/counter.sv" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1660839406656 "|counter_display_six_bit|counter:co1|state[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:co1\|state\[3\] counter:co1\|state\[3\]~_emulated counter:co1\|state\[3\]~9 " "Register \"counter:co1\|state\[3\]\" is converted into an equivalent circuit using register \"counter:co1\|state\[3\]~_emulated\" and latch \"counter:co1\|state\[3\]~9\"" {  } { { "counter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/lab 2/Ejercicio 3/counter.sv" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1660839406656 "|counter_display_six_bit|counter:co1|state[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:co1\|state\[2\] counter:co1\|state\[2\]~_emulated counter:co1\|state\[2\]~13 " "Register \"counter:co1\|state\[2\]\" is converted into an equivalent circuit using register \"counter:co1\|state\[2\]~_emulated\" and latch \"counter:co1\|state\[2\]~13\"" {  } { { "counter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/lab 2/Ejercicio 3/counter.sv" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1660839406656 "|counter_display_six_bit|counter:co1|state[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:co1\|state\[1\] counter:co1\|state\[1\]~_emulated counter:co1\|state\[1\]~17 " "Register \"counter:co1\|state\[1\]\" is converted into an equivalent circuit using register \"counter:co1\|state\[1\]~_emulated\" and latch \"counter:co1\|state\[1\]~17\"" {  } { { "counter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/lab 2/Ejercicio 3/counter.sv" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1660839406656 "|counter_display_six_bit|counter:co1|state[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "counter:co1\|state\[0\] counter:co1\|state\[0\]~_emulated counter:co1\|state\[0\]~21 " "Register \"counter:co1\|state\[0\]\" is converted into an equivalent circuit using register \"counter:co1\|state\[0\]~_emulated\" and latch \"counter:co1\|state\[0\]~21\"" {  } { { "counter.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/lab 2/Ejercicio 3/counter.sv" 10 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1660839406656 "|counter_display_six_bit|counter:co1|state[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1660839406656 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "c5\[0\] VCC " "Pin \"c5\[0\]\" is stuck at VCC" {  } { { "counter_display_six_bit.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/lab 2/Ejercicio 3/counter_display_six_bit.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660839406666 "|counter_display_six_bit|c5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c5\[1\] GND " "Pin \"c5\[1\]\" is stuck at GND" {  } { { "counter_display_six_bit.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/lab 2/Ejercicio 3/counter_display_six_bit.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660839406666 "|counter_display_six_bit|c5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c5\[2\] GND " "Pin \"c5\[2\]\" is stuck at GND" {  } { { "counter_display_six_bit.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/lab 2/Ejercicio 3/counter_display_six_bit.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660839406666 "|counter_display_six_bit|c5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c4\[0\] VCC " "Pin \"c4\[0\]\" is stuck at VCC" {  } { { "counter_display_six_bit.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/lab 2/Ejercicio 3/counter_display_six_bit.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660839406666 "|counter_display_six_bit|c4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c4\[1\] GND " "Pin \"c4\[1\]\" is stuck at GND" {  } { { "counter_display_six_bit.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/lab 2/Ejercicio 3/counter_display_six_bit.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660839406666 "|counter_display_six_bit|c4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c4\[2\] GND " "Pin \"c4\[2\]\" is stuck at GND" {  } { { "counter_display_six_bit.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/lab 2/Ejercicio 3/counter_display_six_bit.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660839406666 "|counter_display_six_bit|c4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c3\[0\] VCC " "Pin \"c3\[0\]\" is stuck at VCC" {  } { { "counter_display_six_bit.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/lab 2/Ejercicio 3/counter_display_six_bit.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660839406666 "|counter_display_six_bit|c3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c3\[1\] GND " "Pin \"c3\[1\]\" is stuck at GND" {  } { { "counter_display_six_bit.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/lab 2/Ejercicio 3/counter_display_six_bit.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660839406666 "|counter_display_six_bit|c3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c3\[2\] GND " "Pin \"c3\[2\]\" is stuck at GND" {  } { { "counter_display_six_bit.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/lab 2/Ejercicio 3/counter_display_six_bit.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660839406666 "|counter_display_six_bit|c3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c2\[0\] VCC " "Pin \"c2\[0\]\" is stuck at VCC" {  } { { "counter_display_six_bit.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/lab 2/Ejercicio 3/counter_display_six_bit.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660839406666 "|counter_display_six_bit|c2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c2\[1\] GND " "Pin \"c2\[1\]\" is stuck at GND" {  } { { "counter_display_six_bit.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/lab 2/Ejercicio 3/counter_display_six_bit.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660839406666 "|counter_display_six_bit|c2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c2\[2\] GND " "Pin \"c2\[2\]\" is stuck at GND" {  } { { "counter_display_six_bit.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/lab 2/Ejercicio 3/counter_display_six_bit.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660839406666 "|counter_display_six_bit|c2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c1\[0\] VCC " "Pin \"c1\[0\]\" is stuck at VCC" {  } { { "counter_display_six_bit.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/lab 2/Ejercicio 3/counter_display_six_bit.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660839406666 "|counter_display_six_bit|c1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c1\[1\] GND " "Pin \"c1\[1\]\" is stuck at GND" {  } { { "counter_display_six_bit.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/lab 2/Ejercicio 3/counter_display_six_bit.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660839406666 "|counter_display_six_bit|c1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c1\[2\] GND " "Pin \"c1\[2\]\" is stuck at GND" {  } { { "counter_display_six_bit.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/lab 2/Ejercicio 3/counter_display_six_bit.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660839406666 "|counter_display_six_bit|c1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c0\[0\] VCC " "Pin \"c0\[0\]\" is stuck at VCC" {  } { { "counter_display_six_bit.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/lab 2/Ejercicio 3/counter_display_six_bit.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660839406666 "|counter_display_six_bit|c0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c0\[1\] GND " "Pin \"c0\[1\]\" is stuck at GND" {  } { { "counter_display_six_bit.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/lab 2/Ejercicio 3/counter_display_six_bit.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660839406666 "|counter_display_six_bit|c0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "c0\[2\] GND " "Pin \"c0\[2\]\" is stuck at GND" {  } { { "counter_display_six_bit.sv" "" { Text "C:/TEC/Segundo Semestre 2022/taller/lab 2/lab 2/Ejercicio 3/counter_display_six_bit.sv" 1 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1660839406666 "|counter_display_six_bit|c0[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1660839406666 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1660839406766 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1660839407346 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1660839407346 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "72 " "Implemented 72 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1660839407478 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1660839407478 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Implemented 22 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1660839407478 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1660839407478 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4824 " "Peak virtual memory: 4824 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1660839407493 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 18 10:16:47 2022 " "Processing ended: Thu Aug 18 10:16:47 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1660839407493 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1660839407493 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1660839407493 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1660839407493 ""}
