`timescale 1ns / 1ps

module full_adder_tb;

reg A, B, Cin;
wire Sum, Cout;

// Instantiate the DUT (Device Under Test)
full_adder uut (
    .A(A),
    .B(B),
    .Cin(Cin),
    .Sum(Sum),
    .Cout(Cout)
);

initial begin
    $monitor("Time=%0t | A=%b B=%b Cin=%b | Sum=%b Cout=%b",
              $time, A, B, Cin, Sum, Cout);

    A=0; B=0; Cin=0; #10;
    A=0; B=0; Cin=1; #10;
    A=0; B=1; Cin=0; #10;
    A=0; B=1; Cin=1; #10;
    A=1; B=0; Cin=0; #10;
    A=1; B=0; Cin=1; #10;
    A=1; B=1; Cin=0; #10;
    A=1; B=1; Cin=1; #10;

    
end

endmodule
