Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Oct  9 15:15:07 2024
| Host         : nightt_insider running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file wave_gen_timing_summary_routed.rpt -pb wave_gen_timing_summary_routed.pb -rpx wave_gen_timing_summary_routed.rpx -warn_on_violation
| Design       : wave_gen
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                                                            Violations  
---------  --------  -----------------------------------------------------------------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                                                                           1           
TIMING-9   Warning   Unknown CDC Logic                                                                                      1           
TIMING-10  Warning   Missing property on synchronizer                                                                       1           
TIMING-47  Warning   False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  2           
XDCC-1     Warning   Scoped Clock constraint overwritten with the same name                                                 1           
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source                                                 1           
XDCH-2     Warning   Same min and max delay values on IO port                                                               13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.707        0.000                      0                 1491        0.017        0.000                      0                 1471        3.000        0.000                       0                   652  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clk_pin              {0.000 5.000}        10.000          100.000         
  clk_out1_clk_core  {0.000 5.000}        10.000          100.000         
  clk_out2_clk_core  {0.000 5.000}        10.000          100.000         
    clk_samp         {0.000 160.000}      320.000         3.125           
  clkfbout_clk_core  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_clk_core        0.782        0.000                      0                  880        0.079        0.000                      0                  880        4.020        0.000                       0                   358  
  clk_out2_clk_core        0.707        0.000                      0                  447        0.122        0.000                      0                  447        4.020        0.000                       0                   249  
    clk_samp               0.814        0.000                      0                  116        0.244        0.000                      0                  116      159.500        0.000                       0                    41  
  clkfbout_clk_core                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_core  clk_pin                  6.367        0.000                      0                   13        0.647        0.000                      0                   13  
clk_pin            clk_out1_clk_core        4.271        0.000                      0                    1        1.498        0.000                      0                    1  
clk_out2_clk_core  clk_out1_clk_core        8.509        0.000                      0                   10                                                                        
clk_pin            clk_out2_clk_core        3.138        0.000                      0                    1        1.966        0.000                      0                    1  
clk_out1_clk_core  clk_out2_clk_core        6.492        0.000                      0                   58        0.057        0.000                      0                   48  
clk_samp           clk_out2_clk_core        5.887        0.000                      0                   20        0.179        0.000                      0                   20  
clk_out2_clk_core  clk_samp                 3.890        0.000                      0                   54        0.017        0.000                      0                   54  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)             clk_out2_clk_core  clk_out1_clk_core  
(none)             clk_pin            clk_out1_clk_core  
(none)             clk_out1_clk_core  clk_out2_clk_core  
(none)             clk_pin            clk_out2_clk_core  
(none)             clk_out2_clk_core  clk_pin            
(none)             clk_pin            clk_samp           


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)             clkfbout_clk_core                     
(none)                                clk_out1_clk_core  
(none)                                clk_out2_clk_core  
(none)                                clk_samp           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_pin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_core
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        0.782ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.925ns  (logic 0.419ns (45.308%)  route 0.506ns (54.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.657    -0.955    uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X35Y32         FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.419    -0.536 r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/Q
                         net (fo=1, routed)           0.506    -0.030    uart_rx_i0/meta_harden_rxd_i0/signal_meta
    SLICE_X35Y32         FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    Y9                                                0.000     2.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -2.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -1.165    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -1.074 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.485     0.412    uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X35Y32         FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
                         clock pessimism              0.634     1.045    
                         clock uncertainty           -0.074     0.971    
    SLICE_X35Y32         FDRE (Setup_fdre_C_D)       -0.219     0.752    uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                          0.752    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.072ns  (logic 0.456ns (42.537%)  route 0.616ns (57.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.656    -0.956    rst_gen_i0/reset_bridge_clk_rx_i0/CLK
    SLICE_X43Y32         FDPE                                         r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDPE (Prop_fdpe_C_Q)         0.456    -0.500 r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/Q
                         net (fo=1, routed)           0.616     0.116    rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta
    SLICE_X43Y32         FDPE                                         r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    Y9                                                0.000     2.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -2.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -1.165    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -1.074 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.484     0.411    rst_gen_i0/reset_bridge_clk_rx_i0/CLK
    SLICE_X43Y32         FDPE                                         r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C
                         clock pessimism              0.634     1.044    
                         clock uncertainty           -0.074     0.970    
    SLICE_X43Y32         FDPE (Setup_fdpe_C_D)       -0.067     0.903    rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg
  -------------------------------------------------------------------
                         required time                          0.903    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmd_parse_i0/nsamp_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        7.209ns  (logic 1.799ns (24.955%)  route 5.410ns (75.046%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 8.414 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.657    -0.955    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X35Y32         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/Q
                         net (fo=12, routed)          0.932     0.434    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]_0
    SLICE_X40Y32         LUT2 (Prop_lut2_I1_O)        0.150     0.584 f  uart_rx_i0/uart_rx_ctl_i0/send_resp_data[15]_i_5/O
                         net (fo=2, routed)           0.449     1.033    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]_1
    SLICE_X38Y33         LUT6 (Prop_lut6_I0_O)        0.332     1.365 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_4/O
                         net (fo=1, routed)           0.502     1.866    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_4_n_0
    SLICE_X38Y33         LUT4 (Prop_lut4_I0_O)        0.124     1.990 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=5, routed)           0.421     2.412    uart_rx_i0/uart_rx_ctl_i0/to_val1
    SLICE_X39Y33         LUT3 (Prop_lut3_I0_O)        0.124     2.536 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[0]_i_1/O
                         net (fo=8, routed)           0.518     3.053    cmd_parse_i0/to_val_return_0[0]
    SLICE_X39Y35         LUT5 (Prop_lut5_I3_O)        0.124     3.177 r  cmd_parse_i0/speed[15]_i_4/O
                         net (fo=1, routed)           0.462     3.640    uart_rx_i0/uart_rx_ctl_i0/speed[15]_i_2
    SLICE_X39Y34         LUT5 (Prop_lut5_I0_O)        0.124     3.764 r  uart_rx_i0/uart_rx_ctl_i0/speed[15]_i_3/O
                         net (fo=3, routed)           0.534     4.297    cmd_parse_i0/send_resp_type220_in
    SLICE_X40Y35         LUT5 (Prop_lut5_I0_O)        0.124     4.421 r  cmd_parse_i0/send_resp_type[0]_i_5/O
                         net (fo=2, routed)           0.433     4.854    cmd_parse_i0/send_resp_type1__8
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.124     4.978 r  cmd_parse_i0/nsamp[10]_i_3/O
                         net (fo=2, routed)           0.571     5.549    cmd_parse_i0/nsamp[10]_i_3_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I1_O)        0.117     5.666 r  cmd_parse_i0/nsamp[10]_i_1/O
                         net (fo=11, routed)          0.588     6.255    cmd_parse_i0/nsamp
    SLICE_X43Y35         FDSE                                         r  cmd_parse_i0/nsamp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.487     8.414    cmd_parse_i0/CLK
    SLICE_X43Y35         FDSE                                         r  cmd_parse_i0/nsamp_reg[0]/C
                         clock pessimism              0.577     8.990    
                         clock uncertainty           -0.074     8.916    
    SLICE_X43Y35         FDSE (Setup_fdse_C_CE)      -0.429     8.487    cmd_parse_i0/nsamp_reg[0]
  -------------------------------------------------------------------
                         required time                          8.487    
                         arrival time                          -6.255    
  -------------------------------------------------------------------
                         slack                                  2.232    

Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmd_parse_i0/nsamp_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        7.209ns  (logic 1.799ns (24.955%)  route 5.410ns (75.046%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 8.414 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.657    -0.955    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X35Y32         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/Q
                         net (fo=12, routed)          0.932     0.434    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]_0
    SLICE_X40Y32         LUT2 (Prop_lut2_I1_O)        0.150     0.584 f  uart_rx_i0/uart_rx_ctl_i0/send_resp_data[15]_i_5/O
                         net (fo=2, routed)           0.449     1.033    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]_1
    SLICE_X38Y33         LUT6 (Prop_lut6_I0_O)        0.332     1.365 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_4/O
                         net (fo=1, routed)           0.502     1.866    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_4_n_0
    SLICE_X38Y33         LUT4 (Prop_lut4_I0_O)        0.124     1.990 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=5, routed)           0.421     2.412    uart_rx_i0/uart_rx_ctl_i0/to_val1
    SLICE_X39Y33         LUT3 (Prop_lut3_I0_O)        0.124     2.536 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[0]_i_1/O
                         net (fo=8, routed)           0.518     3.053    cmd_parse_i0/to_val_return_0[0]
    SLICE_X39Y35         LUT5 (Prop_lut5_I3_O)        0.124     3.177 r  cmd_parse_i0/speed[15]_i_4/O
                         net (fo=1, routed)           0.462     3.640    uart_rx_i0/uart_rx_ctl_i0/speed[15]_i_2
    SLICE_X39Y34         LUT5 (Prop_lut5_I0_O)        0.124     3.764 r  uart_rx_i0/uart_rx_ctl_i0/speed[15]_i_3/O
                         net (fo=3, routed)           0.534     4.297    cmd_parse_i0/send_resp_type220_in
    SLICE_X40Y35         LUT5 (Prop_lut5_I0_O)        0.124     4.421 r  cmd_parse_i0/send_resp_type[0]_i_5/O
                         net (fo=2, routed)           0.433     4.854    cmd_parse_i0/send_resp_type1__8
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.124     4.978 r  cmd_parse_i0/nsamp[10]_i_3/O
                         net (fo=2, routed)           0.571     5.549    cmd_parse_i0/nsamp[10]_i_3_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I1_O)        0.117     5.666 r  cmd_parse_i0/nsamp[10]_i_1/O
                         net (fo=11, routed)          0.588     6.255    cmd_parse_i0/nsamp
    SLICE_X43Y35         FDRE                                         r  cmd_parse_i0/nsamp_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.487     8.414    cmd_parse_i0/CLK
    SLICE_X43Y35         FDRE                                         r  cmd_parse_i0/nsamp_reg[10]/C
                         clock pessimism              0.577     8.990    
                         clock uncertainty           -0.074     8.916    
    SLICE_X43Y35         FDRE (Setup_fdre_C_CE)      -0.429     8.487    cmd_parse_i0/nsamp_reg[10]
  -------------------------------------------------------------------
                         required time                          8.487    
                         arrival time                          -6.255    
  -------------------------------------------------------------------
                         slack                                  2.232    

Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmd_parse_i0/nsamp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        7.209ns  (logic 1.799ns (24.955%)  route 5.410ns (75.046%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 8.414 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.657    -0.955    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X35Y32         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/Q
                         net (fo=12, routed)          0.932     0.434    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]_0
    SLICE_X40Y32         LUT2 (Prop_lut2_I1_O)        0.150     0.584 f  uart_rx_i0/uart_rx_ctl_i0/send_resp_data[15]_i_5/O
                         net (fo=2, routed)           0.449     1.033    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]_1
    SLICE_X38Y33         LUT6 (Prop_lut6_I0_O)        0.332     1.365 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_4/O
                         net (fo=1, routed)           0.502     1.866    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_4_n_0
    SLICE_X38Y33         LUT4 (Prop_lut4_I0_O)        0.124     1.990 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=5, routed)           0.421     2.412    uart_rx_i0/uart_rx_ctl_i0/to_val1
    SLICE_X39Y33         LUT3 (Prop_lut3_I0_O)        0.124     2.536 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[0]_i_1/O
                         net (fo=8, routed)           0.518     3.053    cmd_parse_i0/to_val_return_0[0]
    SLICE_X39Y35         LUT5 (Prop_lut5_I3_O)        0.124     3.177 r  cmd_parse_i0/speed[15]_i_4/O
                         net (fo=1, routed)           0.462     3.640    uart_rx_i0/uart_rx_ctl_i0/speed[15]_i_2
    SLICE_X39Y34         LUT5 (Prop_lut5_I0_O)        0.124     3.764 r  uart_rx_i0/uart_rx_ctl_i0/speed[15]_i_3/O
                         net (fo=3, routed)           0.534     4.297    cmd_parse_i0/send_resp_type220_in
    SLICE_X40Y35         LUT5 (Prop_lut5_I0_O)        0.124     4.421 r  cmd_parse_i0/send_resp_type[0]_i_5/O
                         net (fo=2, routed)           0.433     4.854    cmd_parse_i0/send_resp_type1__8
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.124     4.978 r  cmd_parse_i0/nsamp[10]_i_3/O
                         net (fo=2, routed)           0.571     5.549    cmd_parse_i0/nsamp[10]_i_3_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I1_O)        0.117     5.666 r  cmd_parse_i0/nsamp[10]_i_1/O
                         net (fo=11, routed)          0.588     6.255    cmd_parse_i0/nsamp
    SLICE_X43Y35         FDRE                                         r  cmd_parse_i0/nsamp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.487     8.414    cmd_parse_i0/CLK
    SLICE_X43Y35         FDRE                                         r  cmd_parse_i0/nsamp_reg[1]/C
                         clock pessimism              0.577     8.990    
                         clock uncertainty           -0.074     8.916    
    SLICE_X43Y35         FDRE (Setup_fdre_C_CE)      -0.429     8.487    cmd_parse_i0/nsamp_reg[1]
  -------------------------------------------------------------------
                         required time                          8.487    
                         arrival time                          -6.255    
  -------------------------------------------------------------------
                         slack                                  2.232    

Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmd_parse_i0/nsamp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        7.209ns  (logic 1.799ns (24.955%)  route 5.410ns (75.046%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 8.414 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.657    -0.955    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X35Y32         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/Q
                         net (fo=12, routed)          0.932     0.434    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]_0
    SLICE_X40Y32         LUT2 (Prop_lut2_I1_O)        0.150     0.584 f  uart_rx_i0/uart_rx_ctl_i0/send_resp_data[15]_i_5/O
                         net (fo=2, routed)           0.449     1.033    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]_1
    SLICE_X38Y33         LUT6 (Prop_lut6_I0_O)        0.332     1.365 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_4/O
                         net (fo=1, routed)           0.502     1.866    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_4_n_0
    SLICE_X38Y33         LUT4 (Prop_lut4_I0_O)        0.124     1.990 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=5, routed)           0.421     2.412    uart_rx_i0/uart_rx_ctl_i0/to_val1
    SLICE_X39Y33         LUT3 (Prop_lut3_I0_O)        0.124     2.536 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[0]_i_1/O
                         net (fo=8, routed)           0.518     3.053    cmd_parse_i0/to_val_return_0[0]
    SLICE_X39Y35         LUT5 (Prop_lut5_I3_O)        0.124     3.177 r  cmd_parse_i0/speed[15]_i_4/O
                         net (fo=1, routed)           0.462     3.640    uart_rx_i0/uart_rx_ctl_i0/speed[15]_i_2
    SLICE_X39Y34         LUT5 (Prop_lut5_I0_O)        0.124     3.764 r  uart_rx_i0/uart_rx_ctl_i0/speed[15]_i_3/O
                         net (fo=3, routed)           0.534     4.297    cmd_parse_i0/send_resp_type220_in
    SLICE_X40Y35         LUT5 (Prop_lut5_I0_O)        0.124     4.421 r  cmd_parse_i0/send_resp_type[0]_i_5/O
                         net (fo=2, routed)           0.433     4.854    cmd_parse_i0/send_resp_type1__8
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.124     4.978 r  cmd_parse_i0/nsamp[10]_i_3/O
                         net (fo=2, routed)           0.571     5.549    cmd_parse_i0/nsamp[10]_i_3_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I1_O)        0.117     5.666 r  cmd_parse_i0/nsamp[10]_i_1/O
                         net (fo=11, routed)          0.588     6.255    cmd_parse_i0/nsamp
    SLICE_X43Y35         FDRE                                         r  cmd_parse_i0/nsamp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.487     8.414    cmd_parse_i0/CLK
    SLICE_X43Y35         FDRE                                         r  cmd_parse_i0/nsamp_reg[3]/C
                         clock pessimism              0.577     8.990    
                         clock uncertainty           -0.074     8.916    
    SLICE_X43Y35         FDRE (Setup_fdre_C_CE)      -0.429     8.487    cmd_parse_i0/nsamp_reg[3]
  -------------------------------------------------------------------
                         required time                          8.487    
                         arrival time                          -6.255    
  -------------------------------------------------------------------
                         slack                                  2.232    

Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmd_parse_i0/nsamp_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        7.209ns  (logic 1.799ns (24.955%)  route 5.410ns (75.046%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 8.414 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.657    -0.955    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X35Y32         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/Q
                         net (fo=12, routed)          0.932     0.434    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]_0
    SLICE_X40Y32         LUT2 (Prop_lut2_I1_O)        0.150     0.584 f  uart_rx_i0/uart_rx_ctl_i0/send_resp_data[15]_i_5/O
                         net (fo=2, routed)           0.449     1.033    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]_1
    SLICE_X38Y33         LUT6 (Prop_lut6_I0_O)        0.332     1.365 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_4/O
                         net (fo=1, routed)           0.502     1.866    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_4_n_0
    SLICE_X38Y33         LUT4 (Prop_lut4_I0_O)        0.124     1.990 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=5, routed)           0.421     2.412    uart_rx_i0/uart_rx_ctl_i0/to_val1
    SLICE_X39Y33         LUT3 (Prop_lut3_I0_O)        0.124     2.536 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[0]_i_1/O
                         net (fo=8, routed)           0.518     3.053    cmd_parse_i0/to_val_return_0[0]
    SLICE_X39Y35         LUT5 (Prop_lut5_I3_O)        0.124     3.177 r  cmd_parse_i0/speed[15]_i_4/O
                         net (fo=1, routed)           0.462     3.640    uart_rx_i0/uart_rx_ctl_i0/speed[15]_i_2
    SLICE_X39Y34         LUT5 (Prop_lut5_I0_O)        0.124     3.764 r  uart_rx_i0/uart_rx_ctl_i0/speed[15]_i_3/O
                         net (fo=3, routed)           0.534     4.297    cmd_parse_i0/send_resp_type220_in
    SLICE_X40Y35         LUT5 (Prop_lut5_I0_O)        0.124     4.421 r  cmd_parse_i0/send_resp_type[0]_i_5/O
                         net (fo=2, routed)           0.433     4.854    cmd_parse_i0/send_resp_type1__8
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.124     4.978 r  cmd_parse_i0/nsamp[10]_i_3/O
                         net (fo=2, routed)           0.571     5.549    cmd_parse_i0/nsamp[10]_i_3_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I1_O)        0.117     5.666 r  cmd_parse_i0/nsamp[10]_i_1/O
                         net (fo=11, routed)          0.588     6.255    cmd_parse_i0/nsamp
    SLICE_X43Y35         FDRE                                         r  cmd_parse_i0/nsamp_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.487     8.414    cmd_parse_i0/CLK
    SLICE_X43Y35         FDRE                                         r  cmd_parse_i0/nsamp_reg[6]/C
                         clock pessimism              0.577     8.990    
                         clock uncertainty           -0.074     8.916    
    SLICE_X43Y35         FDRE (Setup_fdre_C_CE)      -0.429     8.487    cmd_parse_i0/nsamp_reg[6]
  -------------------------------------------------------------------
                         required time                          8.487    
                         arrival time                          -6.255    
  -------------------------------------------------------------------
                         slack                                  2.232    

Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmd_parse_i0/nsamp_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        7.209ns  (logic 1.799ns (24.955%)  route 5.410ns (75.046%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 8.414 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.657    -0.955    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X35Y32         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/Q
                         net (fo=12, routed)          0.932     0.434    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]_0
    SLICE_X40Y32         LUT2 (Prop_lut2_I1_O)        0.150     0.584 f  uart_rx_i0/uart_rx_ctl_i0/send_resp_data[15]_i_5/O
                         net (fo=2, routed)           0.449     1.033    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]_1
    SLICE_X38Y33         LUT6 (Prop_lut6_I0_O)        0.332     1.365 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_4/O
                         net (fo=1, routed)           0.502     1.866    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_4_n_0
    SLICE_X38Y33         LUT4 (Prop_lut4_I0_O)        0.124     1.990 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=5, routed)           0.421     2.412    uart_rx_i0/uart_rx_ctl_i0/to_val1
    SLICE_X39Y33         LUT3 (Prop_lut3_I0_O)        0.124     2.536 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[0]_i_1/O
                         net (fo=8, routed)           0.518     3.053    cmd_parse_i0/to_val_return_0[0]
    SLICE_X39Y35         LUT5 (Prop_lut5_I3_O)        0.124     3.177 r  cmd_parse_i0/speed[15]_i_4/O
                         net (fo=1, routed)           0.462     3.640    uart_rx_i0/uart_rx_ctl_i0/speed[15]_i_2
    SLICE_X39Y34         LUT5 (Prop_lut5_I0_O)        0.124     3.764 r  uart_rx_i0/uart_rx_ctl_i0/speed[15]_i_3/O
                         net (fo=3, routed)           0.534     4.297    cmd_parse_i0/send_resp_type220_in
    SLICE_X40Y35         LUT5 (Prop_lut5_I0_O)        0.124     4.421 r  cmd_parse_i0/send_resp_type[0]_i_5/O
                         net (fo=2, routed)           0.433     4.854    cmd_parse_i0/send_resp_type1__8
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.124     4.978 r  cmd_parse_i0/nsamp[10]_i_3/O
                         net (fo=2, routed)           0.571     5.549    cmd_parse_i0/nsamp[10]_i_3_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I1_O)        0.117     5.666 r  cmd_parse_i0/nsamp[10]_i_1/O
                         net (fo=11, routed)          0.588     6.255    cmd_parse_i0/nsamp
    SLICE_X43Y35         FDRE                                         r  cmd_parse_i0/nsamp_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.487     8.414    cmd_parse_i0/CLK
    SLICE_X43Y35         FDRE                                         r  cmd_parse_i0/nsamp_reg[7]/C
                         clock pessimism              0.577     8.990    
                         clock uncertainty           -0.074     8.916    
    SLICE_X43Y35         FDRE (Setup_fdre_C_CE)      -0.429     8.487    cmd_parse_i0/nsamp_reg[7]
  -------------------------------------------------------------------
                         required time                          8.487    
                         arrival time                          -6.255    
  -------------------------------------------------------------------
                         slack                                  2.232    

Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmd_parse_i0/nsamp_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        7.209ns  (logic 1.799ns (24.955%)  route 5.410ns (75.046%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 8.414 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.657    -0.955    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X35Y32         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/Q
                         net (fo=12, routed)          0.932     0.434    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]_0
    SLICE_X40Y32         LUT2 (Prop_lut2_I1_O)        0.150     0.584 f  uart_rx_i0/uart_rx_ctl_i0/send_resp_data[15]_i_5/O
                         net (fo=2, routed)           0.449     1.033    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]_1
    SLICE_X38Y33         LUT6 (Prop_lut6_I0_O)        0.332     1.365 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_4/O
                         net (fo=1, routed)           0.502     1.866    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_4_n_0
    SLICE_X38Y33         LUT4 (Prop_lut4_I0_O)        0.124     1.990 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=5, routed)           0.421     2.412    uart_rx_i0/uart_rx_ctl_i0/to_val1
    SLICE_X39Y33         LUT3 (Prop_lut3_I0_O)        0.124     2.536 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[0]_i_1/O
                         net (fo=8, routed)           0.518     3.053    cmd_parse_i0/to_val_return_0[0]
    SLICE_X39Y35         LUT5 (Prop_lut5_I3_O)        0.124     3.177 r  cmd_parse_i0/speed[15]_i_4/O
                         net (fo=1, routed)           0.462     3.640    uart_rx_i0/uart_rx_ctl_i0/speed[15]_i_2
    SLICE_X39Y34         LUT5 (Prop_lut5_I0_O)        0.124     3.764 r  uart_rx_i0/uart_rx_ctl_i0/speed[15]_i_3/O
                         net (fo=3, routed)           0.534     4.297    cmd_parse_i0/send_resp_type220_in
    SLICE_X40Y35         LUT5 (Prop_lut5_I0_O)        0.124     4.421 r  cmd_parse_i0/send_resp_type[0]_i_5/O
                         net (fo=2, routed)           0.433     4.854    cmd_parse_i0/send_resp_type1__8
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.124     4.978 r  cmd_parse_i0/nsamp[10]_i_3/O
                         net (fo=2, routed)           0.571     5.549    cmd_parse_i0/nsamp[10]_i_3_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I1_O)        0.117     5.666 r  cmd_parse_i0/nsamp[10]_i_1/O
                         net (fo=11, routed)          0.588     6.255    cmd_parse_i0/nsamp
    SLICE_X43Y35         FDRE                                         r  cmd_parse_i0/nsamp_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.487     8.414    cmd_parse_i0/CLK
    SLICE_X43Y35         FDRE                                         r  cmd_parse_i0/nsamp_reg[8]/C
                         clock pessimism              0.577     8.990    
                         clock uncertainty           -0.074     8.916    
    SLICE_X43Y35         FDRE (Setup_fdre_C_CE)      -0.429     8.487    cmd_parse_i0/nsamp_reg[8]
  -------------------------------------------------------------------
                         required time                          8.487    
                         arrival time                          -6.255    
  -------------------------------------------------------------------
                         slack                                  2.232    

Slack (MET) :             2.232ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cmd_parse_i0/nsamp_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        7.209ns  (logic 1.799ns (24.955%)  route 5.410ns (75.046%))
  Logic Levels:           9  (LUT2=2 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 8.414 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.657    -0.955    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X35Y32         FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.499 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]/Q
                         net (fo=12, routed)          0.932     0.434    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[6]_0
    SLICE_X40Y32         LUT2 (Prop_lut2_I1_O)        0.150     0.584 f  uart_rx_i0/uart_rx_ctl_i0/send_resp_data[15]_i_5/O
                         net (fo=2, routed)           0.449     1.033    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[5]_1
    SLICE_X38Y33         LUT6 (Prop_lut6_I0_O)        0.332     1.365 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_4/O
                         net (fo=1, routed)           0.502     1.866    uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_4_n_0
    SLICE_X38Y33         LUT4 (Prop_lut4_I0_O)        0.124     1.990 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[3]_i_3/O
                         net (fo=5, routed)           0.421     2.412    uart_rx_i0/uart_rx_ctl_i0/to_val1
    SLICE_X39Y33         LUT3 (Prop_lut3_I0_O)        0.124     2.536 r  uart_rx_i0/uart_rx_ctl_i0/arg_sav[0]_i_1/O
                         net (fo=8, routed)           0.518     3.053    cmd_parse_i0/to_val_return_0[0]
    SLICE_X39Y35         LUT5 (Prop_lut5_I3_O)        0.124     3.177 r  cmd_parse_i0/speed[15]_i_4/O
                         net (fo=1, routed)           0.462     3.640    uart_rx_i0/uart_rx_ctl_i0/speed[15]_i_2
    SLICE_X39Y34         LUT5 (Prop_lut5_I0_O)        0.124     3.764 r  uart_rx_i0/uart_rx_ctl_i0/speed[15]_i_3/O
                         net (fo=3, routed)           0.534     4.297    cmd_parse_i0/send_resp_type220_in
    SLICE_X40Y35         LUT5 (Prop_lut5_I0_O)        0.124     4.421 r  cmd_parse_i0/send_resp_type[0]_i_5/O
                         net (fo=2, routed)           0.433     4.854    cmd_parse_i0/send_resp_type1__8
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.124     4.978 r  cmd_parse_i0/nsamp[10]_i_3/O
                         net (fo=2, routed)           0.571     5.549    cmd_parse_i0/nsamp[10]_i_3_n_0
    SLICE_X42Y35         LUT2 (Prop_lut2_I1_O)        0.117     5.666 r  cmd_parse_i0/nsamp[10]_i_1/O
                         net (fo=11, routed)          0.588     6.255    cmd_parse_i0/nsamp
    SLICE_X43Y35         FDRE                                         r  cmd_parse_i0/nsamp_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.487     8.414    cmd_parse_i0/CLK
    SLICE_X43Y35         FDRE                                         r  cmd_parse_i0/nsamp_reg[9]/C
                         clock pessimism              0.577     8.990    
                         clock uncertainty           -0.074     8.916    
    SLICE_X43Y35         FDRE (Setup_fdre_C_CE)      -0.429     8.487    cmd_parse_i0/nsamp_reg[9]
  -------------------------------------------------------------------
                         required time                          8.487    
                         arrival time                          -6.255    
  -------------------------------------------------------------------
                         slack                                  2.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 cmd_parse_i0/cmd_samp_ram_din_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            samp_ram_i0/mem_array_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.148ns (36.827%)  route 0.254ns (63.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.556    -0.623    cmd_parse_i0/CLK
    SLICE_X38Y36         FDRE                                         r  cmd_parse_i0/cmd_samp_ram_din_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.148    -0.475 r  cmd_parse_i0/cmd_samp_ram_din_reg[2]/Q
                         net (fo=1, routed)           0.254    -0.221    samp_ram_i0/mem_array_reg_1[2]
    RAMB18_X2Y14         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.868    -0.816    samp_ram_i0/CLK
    RAMB18_X2Y14         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKARDCLK
                         clock pessimism              0.273    -0.543    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.243    -0.300    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 cmd_parse_i0/cmd_samp_ram_din_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            samp_ram_i0/mem_array_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.148ns (36.679%)  route 0.255ns (63.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.556    -0.623    cmd_parse_i0/CLK
    SLICE_X38Y36         FDRE                                         r  cmd_parse_i0/cmd_samp_ram_din_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.148    -0.475 r  cmd_parse_i0/cmd_samp_ram_din_reg[4]/Q
                         net (fo=1, routed)           0.255    -0.219    samp_ram_i0/mem_array_reg_1[4]
    RAMB18_X2Y14         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.868    -0.816    samp_ram_i0/CLK
    RAMB18_X2Y14         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKARDCLK
                         clock pessimism              0.273    -0.543    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.242    -0.301    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 cmd_parse_i0/cmd_samp_ram_din_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            samp_ram_i0/mem_array_reg/DIADI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.148ns (36.472%)  route 0.258ns (63.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.556    -0.623    cmd_parse_i0/CLK
    SLICE_X38Y36         FDRE                                         r  cmd_parse_i0/cmd_samp_ram_din_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.148    -0.475 r  cmd_parse_i0/cmd_samp_ram_din_reg[7]/Q
                         net (fo=1, routed)           0.258    -0.217    samp_ram_i0/mem_array_reg_1[7]
    RAMB18_X2Y14         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.868    -0.816    samp_ram_i0/CLK
    RAMB18_X2Y14         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKARDCLK
                         clock pessimism              0.273    -0.543    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[7])
                                                      0.243    -0.300    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 cmd_parse_i0/cmd_samp_ram_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            samp_ram_i0/mem_array_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.148ns (36.335%)  route 0.259ns (63.665%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.556    -0.623    cmd_parse_i0/CLK
    SLICE_X38Y36         FDRE                                         r  cmd_parse_i0/cmd_samp_ram_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y36         FDRE (Prop_fdre_C_Q)         0.148    -0.475 r  cmd_parse_i0/cmd_samp_ram_din_reg[6]/Q
                         net (fo=1, routed)           0.259    -0.215    samp_ram_i0/mem_array_reg_1[6]
    RAMB18_X2Y14         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.868    -0.816    samp_ram_i0/CLK
    RAMB18_X2Y14         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKARDCLK
                         clock pessimism              0.273    -0.543    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.243    -0.300    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          0.300    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.552    -0.627    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X35Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056    -0.430    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X35Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.815    -0.870    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X35Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism              0.243    -0.627    
    SLICE_X35Y27         FDRE (Hold_fdre_C_D)         0.076    -0.551    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.549    -0.630    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X35Y25         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.489 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056    -0.433    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X35Y25         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.812    -0.873    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X35Y25         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism              0.243    -0.630    
    SLICE_X35Y25         FDRE (Hold_fdre_C_D)         0.075    -0.555    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.555    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.552    -0.627    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X35Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.430    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X35Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.815    -0.870    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X35Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.243    -0.627    
    SLICE_X35Y27         FDRE (Hold_fdre_C_D)         0.075    -0.552    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.552    -0.627    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X35Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.430    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X35Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.815    -0.870    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X35Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.243    -0.627    
    SLICE_X35Y27         FDRE (Hold_fdre_C_D)         0.071    -0.556    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.371%)  route 0.078ns (29.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.584    -0.595    uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X31Y35         FDSE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDSE (Prop_fdse_C_Q)         0.141    -0.454 f  uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[5]/Q
                         net (fo=3, routed)           0.078    -0.375    uart_rx_i0/uart_baud_gen_rx_i0/internal_count_reg[5]
    SLICE_X30Y35         LUT6 (Prop_lut6_I4_O)        0.045    -0.330 r  uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.330    uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_i_1_n_0
    SLICE_X30Y35         FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.851    -0.834    uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X30Y35         FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
                         clock pessimism              0.252    -0.582    
    SLICE_X30Y35         FDRE (Hold_fdre_C_D)         0.120    -0.462    uart_rx_i0/uart_baud_gen_rx_i0/baud_x16_en_reg_reg
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 clkx_nsamp_i0/bus_new_cnt_src_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkx_nsamp_i0/bus_new_stretch_src_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.554    -0.625    clkx_nsamp_i0/CLK
    SLICE_X47Y32         FDRE                                         r  clkx_nsamp_i0/bus_new_cnt_src_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  clkx_nsamp_i0/bus_new_cnt_src_reg[0]/Q
                         net (fo=3, routed)           0.098    -0.385    clkx_nsamp_i0/bus_new_cnt_src_reg_n_0_[0]
    SLICE_X46Y32         LUT3 (Prop_lut3_I1_O)        0.048    -0.337 r  clkx_nsamp_i0/bus_new_stretch_src_i_1/O
                         net (fo=1, routed)           0.000    -0.337    clkx_nsamp_i0/bus_new_stretch_src_i_1_n_0
    SLICE_X46Y32         FDRE                                         r  clkx_nsamp_i0/bus_new_stretch_src_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.819    -0.866    clkx_nsamp_i0/CLK
    SLICE_X46Y32         FDRE                                         r  clkx_nsamp_i0/bus_new_stretch_src_reg/C
                         clock pessimism              0.254    -0.612    
    SLICE_X46Y32         FDRE (Hold_fdre_C_D)         0.131    -0.481    clkx_nsamp_i0/bus_new_stretch_src_reg
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_core
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y12     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y14     samp_ram_i0/mem_array_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_gen_i0/clk_core_i0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y27     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y26     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y26     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X34Y26     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y25     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X32Y26     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y33     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y33     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y27     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y27     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y26     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y26     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y26     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y26     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y26     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y26     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y33     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y33     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y27     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y27     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y26     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y26     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y26     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y26     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y26     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y26     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        0.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 clkx_pre_i0/meta_harden_bus_new_i0/signal_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkx_pre_i0/meta_harden_bus_new_i0/signal_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        0.984ns  (logic 0.419ns (42.597%)  route 0.565ns (57.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.636ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.661    -0.951    clkx_pre_i0/meta_harden_bus_new_i0/clk_out2
    SLICE_X47Y37         FDRE                                         r  clkx_pre_i0/meta_harden_bus_new_i0/signal_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y37         FDRE (Prop_fdre_C_Q)         0.419    -0.532 r  clkx_pre_i0/meta_harden_bus_new_i0/signal_meta_reg/Q
                         net (fo=1, routed)           0.565     0.033    clkx_pre_i0/meta_harden_bus_new_i0/signal_meta_reg_n_0
    SLICE_X47Y37         FDRE                                         r  clkx_pre_i0/meta_harden_bus_new_i0/signal_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    Y9                                                0.000     2.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -1.165    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.074 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.487     0.414    clkx_pre_i0/meta_harden_bus_new_i0/clk_out2
    SLICE_X47Y37         FDRE                                         r  clkx_pre_i0/meta_harden_bus_new_i0/signal_dst_reg/C
                         clock pessimism              0.636     1.049    
                         clock uncertainty           -0.074     0.975    
    SLICE_X47Y37         FDRE (Setup_fdre_C_D)       -0.235     0.740    clkx_pre_i0/meta_harden_bus_new_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                          0.740    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.723ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkx_nsamp_i0/meta_harden_bus_new_i0/signal_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.100ns  (logic 0.456ns (41.464%)  route 0.644ns (58.536%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.613ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.656    -0.956    clkx_nsamp_i0/meta_harden_bus_new_i0/clk_out2
    SLICE_X45Y32         FDRE                                         r  clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta_reg/Q
                         net (fo=1, routed)           0.644     0.144    clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta_reg_n_0
    SLICE_X44Y32         FDRE                                         r  clkx_nsamp_i0/meta_harden_bus_new_i0/signal_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    Y9                                                0.000     2.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -1.165    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.074 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.483     0.410    clkx_nsamp_i0/meta_harden_bus_new_i0/clk_out2
    SLICE_X44Y32         FDRE                                         r  clkx_nsamp_i0/meta_harden_bus_new_i0/signal_dst_reg/C
                         clock pessimism              0.613     1.022    
                         clock uncertainty           -0.074     0.948    
    SLICE_X44Y32         FDRE (Setup_fdre_C_D)       -0.081     0.867    clkx_nsamp_i0/meta_harden_bus_new_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                          0.867    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.086ns  (logic 0.518ns (47.679%)  route 0.568ns (52.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.652    -0.960    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X42Y29         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDPE (Prop_fdpe_C_Q)         0.518    -0.442 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/Q
                         net (fo=1, routed)           0.568     0.127    rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg_n_0
    SLICE_X42Y29         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    Y9                                                0.000     2.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -1.165    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.074 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.481     0.408    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X42Y29         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                         clock pessimism              0.633     1.040    
                         clock uncertainty           -0.074     0.966    
    SLICE_X42Y29         FDPE (Setup_fdpe_C_D)       -0.031     0.935    rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg
  -------------------------------------------------------------------
                         required time                          0.935    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 samp_gen_i0/meta_harden_samp_gen_go_i0/signal_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            samp_gen_i0/meta_harden_samp_gen_go_i0/signal_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.032ns  (logic 0.456ns (44.181%)  route 0.576ns (55.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns
    Source Clock Delay      (SCD):    -0.958ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.654    -0.958    samp_gen_i0/meta_harden_samp_gen_go_i0/clk_out2
    SLICE_X44Y31         FDRE                                         r  samp_gen_i0/meta_harden_samp_gen_go_i0/signal_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.502 r  samp_gen_i0/meta_harden_samp_gen_go_i0/signal_meta_reg/Q
                         net (fo=1, routed)           0.576     0.075    samp_gen_i0/meta_harden_samp_gen_go_i0/signal_meta_reg_n_0
    SLICE_X44Y31         FDRE                                         r  samp_gen_i0/meta_harden_samp_gen_go_i0/signal_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    Y9                                                0.000     2.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -1.165    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.074 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.481     0.408    samp_gen_i0/meta_harden_samp_gen_go_i0/clk_out2
    SLICE_X44Y31         FDRE                                         r  samp_gen_i0/meta_harden_samp_gen_go_i0/signal_dst_reg/C
                         clock pessimism              0.635     1.042    
                         clock uncertainty           -0.074     0.968    
    SLICE_X44Y31         FDRE (Setup_fdre_C_D)       -0.067     0.901    samp_gen_i0/meta_harden_samp_gen_go_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                          0.901    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.032ns  (logic 0.456ns (44.181%)  route 0.576ns (55.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.736    -0.876    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/clk_out2
    SLICE_X84Y43         FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y43         FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/Q
                         net (fo=1, routed)           0.576     0.157    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg_n_0
    SLICE_X84Y43         FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    Y9                                                0.000     2.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -1.165    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.074 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.559     0.486    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/clk_out2
    SLICE_X84Y43         FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_dst_reg/C
                         clock pessimism              0.639     1.124    
                         clock uncertainty           -0.074     1.050    
    SLICE_X84Y43         FDRE (Setup_fdre_C_D)       -0.067     0.983    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                          0.983    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 clkx_spd_i0/meta_harden_bus_new_i0/signal_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkx_spd_i0/meta_harden_bus_new_i0/signal_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.024ns  (logic 0.456ns (44.512%)  route 0.568ns (55.488%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.590ns
    Source Clock Delay      (SCD):    -0.956ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.656    -0.956    clkx_spd_i0/meta_harden_bus_new_i0/clk_out2
    SLICE_X45Y32         FDRE                                         r  clkx_spd_i0/meta_harden_bus_new_i0/signal_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y32         FDRE (Prop_fdre_C_Q)         0.456    -0.500 r  clkx_spd_i0/meta_harden_bus_new_i0/signal_meta_reg/Q
                         net (fo=1, routed)           0.568     0.069    clkx_spd_i0/meta_harden_bus_new_i0/signal_meta_reg_n_0
    SLICE_X45Y32         FDRE                                         r  clkx_spd_i0/meta_harden_bus_new_i0/signal_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    Y9                                                0.000     2.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -1.165    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.074 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.483     0.410    clkx_spd_i0/meta_harden_bus_new_i0/clk_out2
    SLICE_X45Y32         FDRE                                         r  clkx_spd_i0/meta_harden_bus_new_i0/signal_dst_reg/C
                         clock pessimism              0.635     1.044    
                         clock uncertainty           -0.074     0.970    
    SLICE_X45Y32         FDRE (Setup_fdre_C_D)       -0.061     0.909    clkx_spd_i0/meta_harden_bus_new_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                          0.909    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             2.159ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            samp_gen_i0/led_o_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        7.010ns  (logic 0.518ns (7.390%)  route 6.492ns (92.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.652    -0.960    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X42Y29         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDPE (Prop_fdpe_C_Q)         0.518    -0.442 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=125, routed)         6.492     6.050    samp_gen_i0/rst_clk_tx
    OLOGIC_X1Y0          FDRE                                         r  samp_gen_i0/led_o_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.679     8.605    samp_gen_i0/clk_out2
    OLOGIC_X1Y0          FDRE                                         r  samp_gen_i0/led_o_reg[7]/C
                         clock pessimism              0.476     9.081    
                         clock uncertainty           -0.074     9.007    
    OLOGIC_X1Y0          FDRE (Setup_fdre_C_R)       -0.798     8.209    samp_gen_i0/led_o_reg[7]
  -------------------------------------------------------------------
                         required time                          8.209    
                         arrival time                          -6.050    
  -------------------------------------------------------------------
                         slack                                  2.159    

Slack (MET) :             2.179ns  (required time - arrival time)
  Source:                 dac_spi_i0/old_old_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/D2
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_clk_core fall@5.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.829ns  (logic 0.642ns (35.110%)  route 1.187ns (64.890%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 3.563 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.777ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.835    -0.777    dac_spi_i0/clk_out2
    SLICE_X0Y46          FDRE                                         r  dac_spi_i0/old_old_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.518    -0.259 r  dac_spi_i0/old_old_active_reg/Q
                         net (fo=1, routed)           0.661     0.403    dac_spi_i0/out_ddr_flop_spi_clk_i0/old_old_active
    SLICE_X0Y46          LUT2 (Prop_lut2_I1_O)        0.124     0.527 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst_i_1/O
                         net (fo=1, routed)           0.525     1.052    dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst_i_1_n_0
    OLOGIC_X0Y48         ODDR                                         r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_pin (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     6.420 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     0.144 f  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     1.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.926 f  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.637     3.563    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk_out2
    OLOGIC_X0Y48         ODDR                                         f  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/C
                         clock pessimism              0.577     4.140    
                         clock uncertainty           -0.074     4.065    
    OLOGIC_X0Y48         ODDR (Setup_oddr_C_D2)      -0.834     3.231    dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst
  -------------------------------------------------------------------
                         required time                          3.231    
                         arrival time                          -1.052    
  -------------------------------------------------------------------
                         slack                                  2.179    

Slack (MET) :             3.106ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            samp_gen_i0/led_o_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        6.062ns  (logic 0.518ns (8.545%)  route 5.544ns (91.455%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.395ns = ( 8.605 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.652    -0.960    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X42Y29         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDPE (Prop_fdpe_C_Q)         0.518    -0.442 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=125, routed)         5.544     5.102    samp_gen_i0/rst_clk_tx
    OLOGIC_X1Y47         FDRE                                         r  samp_gen_i0/led_o_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.679     8.605    samp_gen_i0/clk_out2
    OLOGIC_X1Y47         FDRE                                         r  samp_gen_i0/led_o_reg[3]/C
                         clock pessimism              0.476     9.081    
                         clock uncertainty           -0.074     9.007    
    OLOGIC_X1Y47         FDRE (Setup_fdre_C_R)       -0.798     8.209    samp_gen_i0/led_o_reg[3]
  -------------------------------------------------------------------
                         required time                          8.209    
                         arrival time                          -5.102    
  -------------------------------------------------------------------
                         slack                                  3.106    

Slack (MET) :             3.246ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            samp_gen_i0/led_o_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        5.921ns  (logic 0.518ns (8.748%)  route 5.403ns (91.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.396ns = ( 8.604 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.960ns
    Clock Pessimism Removal (CPR):    0.476ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.652    -0.960    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X42Y29         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y29         FDPE (Prop_fdpe_C_Q)         0.518    -0.442 r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/Q
                         net (fo=125, routed)         5.403     4.962    samp_gen_i0/rst_clk_tx
    OLOGIC_X1Y46         FDRE                                         r  samp_gen_i0/led_o_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.678     8.604    samp_gen_i0/clk_out2
    OLOGIC_X1Y46         FDRE                                         r  samp_gen_i0/led_o_reg[0]/C
                         clock pessimism              0.476     9.080    
                         clock uncertainty           -0.074     9.006    
    OLOGIC_X1Y46         FDRE (Setup_fdre_C_R)       -0.798     8.208    samp_gen_i0/led_o_reg[0]
  -------------------------------------------------------------------
                         required time                          8.208    
                         arrival time                          -4.962    
  -------------------------------------------------------------------
                         slack                                  3.246    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.550    -0.629    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y26         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.432    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X33Y26         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.813    -0.872    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y26         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism              0.243    -0.629    
    SLICE_X33Y26         FDRE (Hold_fdre_C_D)         0.075    -0.554    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.552    -0.627    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X35Y28         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/Q
                         net (fo=1, routed)           0.056    -0.430    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][7]
    SLICE_X35Y28         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.816    -0.869    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X35Y28         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]/C
                         clock pessimism              0.242    -0.627    
    SLICE_X35Y28         FDRE (Hold_fdre_C_D)         0.075    -0.552    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][7]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.872ns
    Source Clock Delay      (SCD):    -0.629ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.550    -0.629    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y26         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDRE (Prop_fdre_C_Q)         0.141    -0.488 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.056    -0.432    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X33Y26         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.813    -0.872    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y26         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C
                         clock pessimism              0.243    -0.629    
    SLICE_X33Y26         FDRE (Hold_fdre_C_D)         0.071    -0.558    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.552    -0.627    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X35Y28         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.056    -0.430    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X35Y28         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.816    -0.869    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X35Y28         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism              0.242    -0.627    
    SLICE_X35Y28         FDRE (Hold_fdre_C_D)         0.071    -0.556    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                          0.556    
                         arrival time                          -0.430    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.400%)  route 0.232ns (58.600%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.552    -0.627    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X32Y28         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/Q
                         net (fo=4, routed)           0.232    -0.231    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[3]
    RAMB18_X2Y12         RAMB18E1                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.861    -0.823    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/rd_clk
    RAMB18_X2Y12         RAMB18E1                                     r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.256    -0.567    
    RAMB18_X2Y12         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.384    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.873ns
    Source Clock Delay      (SCD):    -0.630ns
    Clock Pessimism Removal (CPR):    -0.243ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.549    -0.630    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X34Y25         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.466 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.056    -0.410    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X34Y25         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.812    -0.873    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X34Y25         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C
                         clock pessimism              0.243    -0.630    
    SLICE_X34Y25         FDRE (Hold_fdre_C_D)         0.060    -0.570    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                          0.570    
                         arrival time                          -0.410    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.552    -0.627    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X34Y28         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y28         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056    -0.407    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X34Y28         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.816    -0.869    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X34Y28         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism              0.242    -0.627    
    SLICE_X34Y28         FDRE (Hold_fdre_C_D)         0.060    -0.567    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.553    -0.626    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X34Y29         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056    -0.406    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X34Y29         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.817    -0.868    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X34Y29         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism              0.242    -0.626    
    SLICE_X34Y29         FDRE (Hold_fdre_C_D)         0.060    -0.566    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.868ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.552    -0.627    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X36Y30         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y30         FDRE (Prop_fdre_C_Q)         0.164    -0.463 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.407    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X36Y30         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.817    -0.868    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X36Y30         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism              0.241    -0.627    
    SLICE_X36Y30         FDRE (Hold_fdre_C_D)         0.060    -0.567    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.407    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.553    -0.626    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X36Y31         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.462 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.406    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X36Y31         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.818    -0.867    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X36Y31         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C
                         clock pessimism              0.241    -0.626    
    SLICE_X36Y31         FDRE (Hold_fdre_C_D)         0.060    -0.566    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_core
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y12     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFHCE/I            n/a            2.155         10.000      7.845      BUFHCE_X0Y0      clk_gen_i0/BUFHCE_clk_samp_i0/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk_gen_i0/clk_core_i0/inst/clkout2_buf/I
Min Period        n/a     FDRE/C              n/a            1.474         10.000      8.526      OLOGIC_X0Y41     dac_spi_i0/dac_clr_n_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         10.000      8.526      OLOGIC_X0Y44     dac_spi_i0/dac_cs_n_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         10.000      8.526      OLOGIC_X0Y45     dac_spi_i0/spi_mosi_o_reg/C
Min Period        n/a     ODDR/C              n/a            1.474         10.000      8.526      OLOGIC_X0Y48     dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/C
Min Period        n/a     FDRE/C              n/a            1.474         10.000      8.526      OLOGIC_X0Y34     lb_ctl_i0/txd_o_reg/C
Min Period        n/a     FDRE/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y46     samp_gen_i0/led_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.474         10.000      8.526      OLOGIC_X1Y48     samp_gen_i0/led_o_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y30     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y30     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y27     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y27     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y27     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y27     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y27     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y27     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y27     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y27     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y30     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y30     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y27     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y27     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y27     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y27     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y27     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y27     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y27     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y27     char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_samp
  To Clock:  clk_samp

Setup :            0  Failing Endpoints,  Worst Slack        0.814ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      159.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (MaxDelay Path 2.000ns)
  Data Path Delay:        1.044ns  (logic 0.456ns (43.665%)  route 0.588ns (56.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns
    Source Clock Delay      (SCD):    -0.955ns
    Clock Pessimism Removal (CPR):    0.634ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 2.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.703    -1.909    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.132    -1.777 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.822    -0.955    rst_gen_i0/reset_bridge_clk_samp_i0/clk_samp
    SLICE_X40Y33         FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDPE (Prop_fdpe_C_Q)         0.456    -0.499 r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/Q
                         net (fo=2, routed)           0.588     0.090    rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg_n_0
    SLICE_X40Y33         FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    2.000     2.000    
    Y9                                                0.000     2.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     2.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     3.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     4.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -2.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -1.165    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -1.074 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.639    -0.434    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.081    -0.353 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.765     0.412    rst_gen_i0/reset_bridge_clk_samp_i0/clk_samp
    SLICE_X40Y33         FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/C
                         clock pessimism              0.634     1.045    
                         clock uncertainty           -0.074     0.971    
    SLICE_X40Y33         FDPE (Setup_fdpe_C_D)       -0.067     0.904    rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg
  -------------------------------------------------------------------
                         required time                          0.904    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             314.639ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            320.000ns  (clk_samp rise@320.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 0.952ns (18.825%)  route 4.105ns (81.175%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 318.414 - 320.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.703    -1.909    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.132    -1.777 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.825    -0.952    samp_gen_i0/clk_samp
    SLICE_X45Y36         FDRE                                         r  samp_gen_i0/speed_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  samp_gen_i0/speed_cnt_reg[8]/Q
                         net (fo=2, routed)           0.682     0.187    samp_gen_i0/speed_cnt_reg[8]
    SLICE_X44Y36         LUT4 (Prop_lut4_I1_O)        0.124     0.311 f  samp_gen_i0/doing_read_i_5/O
                         net (fo=1, routed)           0.643     0.953    samp_gen_i0/doing_read_i_5_n_0
    SLICE_X44Y37         LUT5 (Prop_lut5_I4_O)        0.124     1.077 f  samp_gen_i0/doing_read_i_4/O
                         net (fo=2, routed)           1.109     2.187    samp_gen_i0/doing_read_i_4_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I0_O)        0.124     2.311 r  samp_gen_i0/speed_cnt[0]_i_3/O
                         net (fo=17, routed)          0.945     3.256    samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt_reg[15]
    SLICE_X44Y34         LUT5 (Prop_lut5_I4_O)        0.124     3.380 r  samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[0]_i_1/O
                         net (fo=16, routed)          0.726     4.106    samp_gen_i0/meta_harden_samp_gen_go_i0_n_0
    SLICE_X45Y37         FDRE                                         r  samp_gen_i0/speed_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    320.000   320.000 r  
    Y9                                                0.000   320.000 r  clk_pin (IN)
                         net (fo=0)                   0.000   320.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   321.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   322.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   315.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   316.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   316.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.639   317.566    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.081   317.647 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.767   318.414    samp_gen_i0/clk_samp
    SLICE_X45Y37         FDRE                                         r  samp_gen_i0/speed_cnt_reg[12]/C
                         clock pessimism              0.611   319.024    
                         clock uncertainty           -0.074   318.950    
    SLICE_X45Y37         FDRE (Setup_fdre_C_CE)      -0.205   318.745    samp_gen_i0/speed_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                        318.745    
                         arrival time                          -4.106    
  -------------------------------------------------------------------
                         slack                                314.639    

Slack (MET) :             314.639ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            320.000ns  (clk_samp rise@320.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 0.952ns (18.825%)  route 4.105ns (81.175%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 318.414 - 320.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.703    -1.909    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.132    -1.777 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.825    -0.952    samp_gen_i0/clk_samp
    SLICE_X45Y36         FDRE                                         r  samp_gen_i0/speed_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  samp_gen_i0/speed_cnt_reg[8]/Q
                         net (fo=2, routed)           0.682     0.187    samp_gen_i0/speed_cnt_reg[8]
    SLICE_X44Y36         LUT4 (Prop_lut4_I1_O)        0.124     0.311 f  samp_gen_i0/doing_read_i_5/O
                         net (fo=1, routed)           0.643     0.953    samp_gen_i0/doing_read_i_5_n_0
    SLICE_X44Y37         LUT5 (Prop_lut5_I4_O)        0.124     1.077 f  samp_gen_i0/doing_read_i_4/O
                         net (fo=2, routed)           1.109     2.187    samp_gen_i0/doing_read_i_4_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I0_O)        0.124     2.311 r  samp_gen_i0/speed_cnt[0]_i_3/O
                         net (fo=17, routed)          0.945     3.256    samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt_reg[15]
    SLICE_X44Y34         LUT5 (Prop_lut5_I4_O)        0.124     3.380 r  samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[0]_i_1/O
                         net (fo=16, routed)          0.726     4.106    samp_gen_i0/meta_harden_samp_gen_go_i0_n_0
    SLICE_X45Y37         FDRE                                         r  samp_gen_i0/speed_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    320.000   320.000 r  
    Y9                                                0.000   320.000 r  clk_pin (IN)
                         net (fo=0)                   0.000   320.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   321.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   322.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   315.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   316.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   316.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.639   317.566    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.081   317.647 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.767   318.414    samp_gen_i0/clk_samp
    SLICE_X45Y37         FDRE                                         r  samp_gen_i0/speed_cnt_reg[13]/C
                         clock pessimism              0.611   319.024    
                         clock uncertainty           -0.074   318.950    
    SLICE_X45Y37         FDRE (Setup_fdre_C_CE)      -0.205   318.745    samp_gen_i0/speed_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        318.745    
                         arrival time                          -4.106    
  -------------------------------------------------------------------
                         slack                                314.639    

Slack (MET) :             314.639ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            320.000ns  (clk_samp rise@320.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 0.952ns (18.825%)  route 4.105ns (81.175%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 318.414 - 320.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.703    -1.909    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.132    -1.777 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.825    -0.952    samp_gen_i0/clk_samp
    SLICE_X45Y36         FDRE                                         r  samp_gen_i0/speed_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  samp_gen_i0/speed_cnt_reg[8]/Q
                         net (fo=2, routed)           0.682     0.187    samp_gen_i0/speed_cnt_reg[8]
    SLICE_X44Y36         LUT4 (Prop_lut4_I1_O)        0.124     0.311 f  samp_gen_i0/doing_read_i_5/O
                         net (fo=1, routed)           0.643     0.953    samp_gen_i0/doing_read_i_5_n_0
    SLICE_X44Y37         LUT5 (Prop_lut5_I4_O)        0.124     1.077 f  samp_gen_i0/doing_read_i_4/O
                         net (fo=2, routed)           1.109     2.187    samp_gen_i0/doing_read_i_4_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I0_O)        0.124     2.311 r  samp_gen_i0/speed_cnt[0]_i_3/O
                         net (fo=17, routed)          0.945     3.256    samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt_reg[15]
    SLICE_X44Y34         LUT5 (Prop_lut5_I4_O)        0.124     3.380 r  samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[0]_i_1/O
                         net (fo=16, routed)          0.726     4.106    samp_gen_i0/meta_harden_samp_gen_go_i0_n_0
    SLICE_X45Y37         FDRE                                         r  samp_gen_i0/speed_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    320.000   320.000 r  
    Y9                                                0.000   320.000 r  clk_pin (IN)
                         net (fo=0)                   0.000   320.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   321.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   322.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   315.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   316.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   316.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.639   317.566    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.081   317.647 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.767   318.414    samp_gen_i0/clk_samp
    SLICE_X45Y37         FDRE                                         r  samp_gen_i0/speed_cnt_reg[14]/C
                         clock pessimism              0.611   319.024    
                         clock uncertainty           -0.074   318.950    
    SLICE_X45Y37         FDRE (Setup_fdre_C_CE)      -0.205   318.745    samp_gen_i0/speed_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                        318.745    
                         arrival time                          -4.106    
  -------------------------------------------------------------------
                         slack                                314.639    

Slack (MET) :             314.639ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            320.000ns  (clk_samp rise@320.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        5.057ns  (logic 0.952ns (18.825%)  route 4.105ns (81.175%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 318.414 - 320.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.703    -1.909    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.132    -1.777 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.825    -0.952    samp_gen_i0/clk_samp
    SLICE_X45Y36         FDRE                                         r  samp_gen_i0/speed_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  samp_gen_i0/speed_cnt_reg[8]/Q
                         net (fo=2, routed)           0.682     0.187    samp_gen_i0/speed_cnt_reg[8]
    SLICE_X44Y36         LUT4 (Prop_lut4_I1_O)        0.124     0.311 f  samp_gen_i0/doing_read_i_5/O
                         net (fo=1, routed)           0.643     0.953    samp_gen_i0/doing_read_i_5_n_0
    SLICE_X44Y37         LUT5 (Prop_lut5_I4_O)        0.124     1.077 f  samp_gen_i0/doing_read_i_4/O
                         net (fo=2, routed)           1.109     2.187    samp_gen_i0/doing_read_i_4_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I0_O)        0.124     2.311 r  samp_gen_i0/speed_cnt[0]_i_3/O
                         net (fo=17, routed)          0.945     3.256    samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt_reg[15]
    SLICE_X44Y34         LUT5 (Prop_lut5_I4_O)        0.124     3.380 r  samp_gen_i0/meta_harden_samp_gen_go_i0/speed_cnt[0]_i_1/O
                         net (fo=16, routed)          0.726     4.106    samp_gen_i0/meta_harden_samp_gen_go_i0_n_0
    SLICE_X45Y37         FDRE                                         r  samp_gen_i0/speed_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    320.000   320.000 r  
    Y9                                                0.000   320.000 r  clk_pin (IN)
                         net (fo=0)                   0.000   320.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   321.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   322.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   315.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   316.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   316.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.639   317.566    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.081   317.647 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.767   318.414    samp_gen_i0/clk_samp
    SLICE_X45Y37         FDRE                                         r  samp_gen_i0/speed_cnt_reg[15]/C
                         clock pessimism              0.611   319.024    
                         clock uncertainty           -0.074   318.950    
    SLICE_X45Y37         FDRE (Setup_fdre_C_CE)      -0.205   318.745    samp_gen_i0/speed_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        318.745    
                         arrival time                          -4.106    
  -------------------------------------------------------------------
                         slack                                314.639    

Slack (MET) :             314.693ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            320.000ns  (clk_samp rise@320.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        5.270ns  (logic 2.064ns (39.164%)  route 3.206ns (60.836%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 318.414 - 320.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.611ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.703    -1.909    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.132    -1.777 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.825    -0.952    samp_gen_i0/clk_samp
    SLICE_X45Y36         FDRE                                         r  samp_gen_i0/speed_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  samp_gen_i0/speed_cnt_reg[8]/Q
                         net (fo=2, routed)           0.682     0.187    samp_gen_i0/speed_cnt_reg[8]
    SLICE_X44Y36         LUT4 (Prop_lut4_I1_O)        0.124     0.311 f  samp_gen_i0/doing_read_i_5/O
                         net (fo=1, routed)           0.643     0.953    samp_gen_i0/doing_read_i_5_n_0
    SLICE_X44Y37         LUT5 (Prop_lut5_I4_O)        0.124     1.077 f  samp_gen_i0/doing_read_i_4/O
                         net (fo=2, routed)           1.109     2.187    samp_gen_i0/doing_read_i_4_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I0_O)        0.124     2.311 r  samp_gen_i0/speed_cnt[0]_i_3/O
                         net (fo=17, routed)          0.772     3.083    samp_gen_i0/speed_cnt[0]_i_3_n_0
    SLICE_X45Y34         LUT3 (Prop_lut3_I1_O)        0.124     3.207 r  samp_gen_i0/speed_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     3.207    samp_gen_i0/speed_cnt[0]_i_6_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.757 r  samp_gen_i0/speed_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     3.757    samp_gen_i0/speed_cnt_reg[0]_i_2_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.871 r  samp_gen_i0/speed_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.871    samp_gen_i0/speed_cnt_reg[4]_i_1_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.985 r  samp_gen_i0/speed_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.985    samp_gen_i0/speed_cnt_reg[8]_i_1_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.319 r  samp_gen_i0/speed_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.319    samp_gen_i0/speed_cnt_reg[12]_i_1_n_6
    SLICE_X45Y37         FDRE                                         r  samp_gen_i0/speed_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    320.000   320.000 r  
    Y9                                                0.000   320.000 r  clk_pin (IN)
                         net (fo=0)                   0.000   320.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   321.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   322.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   315.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   316.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   316.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.639   317.566    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.081   317.647 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.767   318.414    samp_gen_i0/clk_samp
    SLICE_X45Y37         FDRE                                         r  samp_gen_i0/speed_cnt_reg[13]/C
                         clock pessimism              0.611   319.024    
                         clock uncertainty           -0.074   318.950    
    SLICE_X45Y37         FDRE (Setup_fdre_C_D)        0.062   319.012    samp_gen_i0/speed_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        319.012    
                         arrival time                          -4.319    
  -------------------------------------------------------------------
                         slack                                314.693    

Slack (MET) :             314.707ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            320.000ns  (clk_samp rise@320.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 0.952ns (19.213%)  route 4.003ns (80.787%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 318.413 - 320.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.703    -1.909    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.132    -1.777 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.825    -0.952    samp_gen_i0/clk_samp
    SLICE_X45Y36         FDRE                                         r  samp_gen_i0/speed_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  samp_gen_i0/speed_cnt_reg[8]/Q
                         net (fo=2, routed)           0.682     0.187    samp_gen_i0/speed_cnt_reg[8]
    SLICE_X44Y36         LUT4 (Prop_lut4_I1_O)        0.124     0.311 r  samp_gen_i0/doing_read_i_5/O
                         net (fo=1, routed)           0.643     0.953    samp_gen_i0/doing_read_i_5_n_0
    SLICE_X44Y37         LUT5 (Prop_lut5_I4_O)        0.124     1.077 r  samp_gen_i0/doing_read_i_4/O
                         net (fo=2, routed)           1.291     2.369    samp_gen_i0/doing_read_i_4_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I5_O)        0.124     2.493 r  samp_gen_i0/doing_read_i_2/O
                         net (fo=4, routed)           0.884     3.377    samp_gen_i0/speed_cnt_done__3
    SLICE_X45Y33         LUT3 (Prop_lut3_I2_O)        0.124     3.501 r  samp_gen_i0/samp_cnt[9]_i_2/O
                         net (fo=10, routed)          0.503     4.003    samp_gen_i0/samp_cnt0
    SLICE_X43Y34         FDRE                                         r  samp_gen_i0/samp_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    320.000   320.000 r  
    Y9                                                0.000   320.000 r  clk_pin (IN)
                         net (fo=0)                   0.000   320.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   321.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   322.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   315.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   316.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   316.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.639   317.566    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.081   317.647 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.766   318.413    samp_gen_i0/clk_samp
    SLICE_X43Y34         FDRE                                         r  samp_gen_i0/samp_cnt_reg[3]/C
                         clock pessimism              0.577   318.989    
                         clock uncertainty           -0.074   318.915    
    SLICE_X43Y34         FDRE (Setup_fdre_C_CE)      -0.205   318.710    samp_gen_i0/samp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        318.710    
                         arrival time                          -4.003    
  -------------------------------------------------------------------
                         slack                                314.707    

Slack (MET) :             314.707ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            320.000ns  (clk_samp rise@320.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 0.952ns (19.213%)  route 4.003ns (80.787%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 318.413 - 320.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.703    -1.909    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.132    -1.777 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.825    -0.952    samp_gen_i0/clk_samp
    SLICE_X45Y36         FDRE                                         r  samp_gen_i0/speed_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  samp_gen_i0/speed_cnt_reg[8]/Q
                         net (fo=2, routed)           0.682     0.187    samp_gen_i0/speed_cnt_reg[8]
    SLICE_X44Y36         LUT4 (Prop_lut4_I1_O)        0.124     0.311 r  samp_gen_i0/doing_read_i_5/O
                         net (fo=1, routed)           0.643     0.953    samp_gen_i0/doing_read_i_5_n_0
    SLICE_X44Y37         LUT5 (Prop_lut5_I4_O)        0.124     1.077 r  samp_gen_i0/doing_read_i_4/O
                         net (fo=2, routed)           1.291     2.369    samp_gen_i0/doing_read_i_4_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I5_O)        0.124     2.493 r  samp_gen_i0/doing_read_i_2/O
                         net (fo=4, routed)           0.884     3.377    samp_gen_i0/speed_cnt_done__3
    SLICE_X45Y33         LUT3 (Prop_lut3_I2_O)        0.124     3.501 r  samp_gen_i0/samp_cnt[9]_i_2/O
                         net (fo=10, routed)          0.503     4.003    samp_gen_i0/samp_cnt0
    SLICE_X43Y34         FDRE                                         r  samp_gen_i0/samp_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    320.000   320.000 r  
    Y9                                                0.000   320.000 r  clk_pin (IN)
                         net (fo=0)                   0.000   320.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   321.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   322.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   315.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   316.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   316.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.639   317.566    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.081   317.647 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.766   318.413    samp_gen_i0/clk_samp
    SLICE_X43Y34         FDRE                                         r  samp_gen_i0/samp_cnt_reg[4]/C
                         clock pessimism              0.577   318.989    
                         clock uncertainty           -0.074   318.915    
    SLICE_X43Y34         FDRE (Setup_fdre_C_CE)      -0.205   318.710    samp_gen_i0/samp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        318.710    
                         arrival time                          -4.003    
  -------------------------------------------------------------------
                         slack                                314.707    

Slack (MET) :             314.707ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            320.000ns  (clk_samp rise@320.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 0.952ns (19.213%)  route 4.003ns (80.787%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 318.413 - 320.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.703    -1.909    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.132    -1.777 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.825    -0.952    samp_gen_i0/clk_samp
    SLICE_X45Y36         FDRE                                         r  samp_gen_i0/speed_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  samp_gen_i0/speed_cnt_reg[8]/Q
                         net (fo=2, routed)           0.682     0.187    samp_gen_i0/speed_cnt_reg[8]
    SLICE_X44Y36         LUT4 (Prop_lut4_I1_O)        0.124     0.311 r  samp_gen_i0/doing_read_i_5/O
                         net (fo=1, routed)           0.643     0.953    samp_gen_i0/doing_read_i_5_n_0
    SLICE_X44Y37         LUT5 (Prop_lut5_I4_O)        0.124     1.077 r  samp_gen_i0/doing_read_i_4/O
                         net (fo=2, routed)           1.291     2.369    samp_gen_i0/doing_read_i_4_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I5_O)        0.124     2.493 r  samp_gen_i0/doing_read_i_2/O
                         net (fo=4, routed)           0.884     3.377    samp_gen_i0/speed_cnt_done__3
    SLICE_X45Y33         LUT3 (Prop_lut3_I2_O)        0.124     3.501 r  samp_gen_i0/samp_cnt[9]_i_2/O
                         net (fo=10, routed)          0.503     4.003    samp_gen_i0/samp_cnt0
    SLICE_X43Y34         FDRE                                         r  samp_gen_i0/samp_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    320.000   320.000 r  
    Y9                                                0.000   320.000 r  clk_pin (IN)
                         net (fo=0)                   0.000   320.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   321.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   322.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   315.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   316.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   316.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.639   317.566    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.081   317.647 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.766   318.413    samp_gen_i0/clk_samp
    SLICE_X43Y34         FDRE                                         r  samp_gen_i0/samp_cnt_reg[6]/C
                         clock pessimism              0.577   318.989    
                         clock uncertainty           -0.074   318.915    
    SLICE_X43Y34         FDRE (Setup_fdre_C_CE)      -0.205   318.710    samp_gen_i0/samp_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        318.710    
                         arrival time                          -4.003    
  -------------------------------------------------------------------
                         slack                                314.707    

Slack (MET) :             314.707ns  (required time - arrival time)
  Source:                 samp_gen_i0/speed_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            320.000ns  (clk_samp rise@320.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        4.955ns  (logic 0.952ns (19.213%)  route 4.003ns (80.787%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 318.413 - 320.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.703    -1.909    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.132    -1.777 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.825    -0.952    samp_gen_i0/clk_samp
    SLICE_X45Y36         FDRE                                         r  samp_gen_i0/speed_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.496 f  samp_gen_i0/speed_cnt_reg[8]/Q
                         net (fo=2, routed)           0.682     0.187    samp_gen_i0/speed_cnt_reg[8]
    SLICE_X44Y36         LUT4 (Prop_lut4_I1_O)        0.124     0.311 r  samp_gen_i0/doing_read_i_5/O
                         net (fo=1, routed)           0.643     0.953    samp_gen_i0/doing_read_i_5_n_0
    SLICE_X44Y37         LUT5 (Prop_lut5_I4_O)        0.124     1.077 r  samp_gen_i0/doing_read_i_4/O
                         net (fo=2, routed)           1.291     2.369    samp_gen_i0/doing_read_i_4_n_0
    SLICE_X44Y34         LUT6 (Prop_lut6_I5_O)        0.124     2.493 r  samp_gen_i0/doing_read_i_2/O
                         net (fo=4, routed)           0.884     3.377    samp_gen_i0/speed_cnt_done__3
    SLICE_X45Y33         LUT3 (Prop_lut3_I2_O)        0.124     3.501 r  samp_gen_i0/samp_cnt[9]_i_2/O
                         net (fo=10, routed)          0.503     4.003    samp_gen_i0/samp_cnt0
    SLICE_X43Y34         FDRE                                         r  samp_gen_i0/samp_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    320.000   320.000 r  
    Y9                                                0.000   320.000 r  clk_pin (IN)
                         net (fo=0)                   0.000   320.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   321.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   322.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   315.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   316.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   316.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.639   317.566    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.081   317.647 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.766   318.413    samp_gen_i0/clk_samp
    SLICE_X43Y34         FDRE                                         r  samp_gen_i0/samp_cnt_reg[7]/C
                         clock pessimism              0.577   318.989    
                         clock uncertainty           -0.074   318.915    
    SLICE_X43Y34         FDRE (Setup_fdre_C_CE)      -0.205   318.710    samp_gen_i0/samp_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        318.710    
                         arrival time                          -4.003    
  -------------------------------------------------------------------
                         slack                                314.707    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            samp_ram_i0/mem_array_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.940%)  route 0.364ns (72.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.270    -0.909    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.020    -0.889 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.265    -0.624    samp_gen_i0/clk_samp
    SLICE_X41Y33         FDRE                                         r  samp_gen_i0/samp_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  samp_gen_i0/samp_cnt_reg[5]/Q
                         net (fo=4, routed)           0.364    -0.119    samp_ram_i0/Q[5]
    RAMB18_X2Y14         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.290    -1.395    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.352 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.532    -0.819    samp_ram_i0/clk_samp
    RAMB18_X2Y14         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKBWRCLK
                         clock pessimism              0.273    -0.546    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.363    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 samp_gen_i0/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            samp_gen_i0/doing_read_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.190ns (53.212%)  route 0.167ns (46.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.270    -0.909    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.020    -0.889 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.265    -0.624    samp_gen_i0/clk_samp
    SLICE_X45Y33         FDRE                                         r  samp_gen_i0/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  samp_gen_i0/active_reg/Q
                         net (fo=5, routed)           0.167    -0.316    samp_gen_i0/meta_harden_samp_gen_go_i0/active_reg_0
    SLICE_X45Y33         LUT5 (Prop_lut5_I2_O)        0.049    -0.267 r  samp_gen_i0/meta_harden_samp_gen_go_i0/doing_read_i_1/O
                         net (fo=1, routed)           0.000    -0.267    samp_gen_i0/doing_read0
    SLICE_X45Y33         FDRE                                         r  samp_gen_i0/doing_read_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.290    -1.395    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.352 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.487    -0.865    samp_gen_i0/clk_samp
    SLICE_X45Y33         FDRE                                         r  samp_gen_i0/doing_read_reg/C
                         clock pessimism              0.241    -0.624    
    SLICE_X45Y33         FDRE (Hold_fdre_C_D)         0.107    -0.517    samp_gen_i0/doing_read_reg
  -------------------------------------------------------------------
                         required time                          0.517    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            samp_ram_i0/mem_array_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.141ns (27.643%)  route 0.369ns (72.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.270    -0.909    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.020    -0.889 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.266    -0.623    samp_gen_i0/clk_samp
    SLICE_X41Y34         FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  samp_gen_i0/samp_cnt_reg[1]/Q
                         net (fo=8, routed)           0.369    -0.113    samp_ram_i0/Q[1]
    RAMB18_X2Y14         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.290    -1.395    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.352 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.532    -0.819    samp_ram_i0/clk_samp
    RAMB18_X2Y14         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKBWRCLK
                         clock pessimism              0.273    -0.546    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.363    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.189ns (49.719%)  route 0.191ns (50.281%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.270    -0.909    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.020    -0.889 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.265    -0.624    samp_gen_i0/clk_samp
    SLICE_X41Y33         FDRE                                         r  samp_gen_i0/samp_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  samp_gen_i0/samp_cnt_reg[0]/Q
                         net (fo=9, routed)           0.191    -0.292    samp_gen_i0/Q[0]
    SLICE_X43Y34         LUT5 (Prop_lut5_I1_O)        0.048    -0.244 r  samp_gen_i0/samp_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    samp_gen_i0/p_0_in[4]
    SLICE_X43Y34         FDRE                                         r  samp_gen_i0/samp_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.290    -1.395    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.352 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.488    -0.864    samp_gen_i0/clk_samp
    SLICE_X43Y34         FDRE                                         r  samp_gen_i0/samp_cnt_reg[4]/C
                         clock pessimism              0.255    -0.609    
    SLICE_X43Y34         FDRE (Hold_fdre_C_D)         0.107    -0.502    samp_gen_i0/samp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 samp_gen_i0/active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            samp_gen_i0/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.682%)  route 0.167ns (47.318%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.270    -0.909    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.020    -0.889 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.265    -0.624    samp_gen_i0/clk_samp
    SLICE_X45Y33         FDRE                                         r  samp_gen_i0/active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  samp_gen_i0/active_reg/Q
                         net (fo=5, routed)           0.167    -0.316    samp_gen_i0/meta_harden_samp_gen_go_i0/active_reg_0
    SLICE_X45Y33         LUT5 (Prop_lut5_I2_O)        0.045    -0.271 r  samp_gen_i0/meta_harden_samp_gen_go_i0/active_i_1/O
                         net (fo=1, routed)           0.000    -0.271    samp_gen_i0/meta_harden_samp_gen_go_i0_n_4
    SLICE_X45Y33         FDRE                                         r  samp_gen_i0/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.290    -1.395    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.352 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.487    -0.865    samp_gen_i0/clk_samp
    SLICE_X45Y33         FDRE                                         r  samp_gen_i0/active_reg/C
                         clock pessimism              0.241    -0.624    
    SLICE_X45Y33         FDRE (Hold_fdre_C_D)         0.092    -0.532    samp_gen_i0/active_reg
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.271    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            samp_ram_i0/mem_array_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.141ns (26.998%)  route 0.381ns (73.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.270    -0.909    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.020    -0.889 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.266    -0.623    samp_gen_i0/clk_samp
    SLICE_X43Y34         FDRE                                         r  samp_gen_i0/samp_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  samp_gen_i0/samp_cnt_reg[8]/Q
                         net (fo=4, routed)           0.381    -0.100    samp_ram_i0/Q[8]
    RAMB18_X2Y14         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.290    -1.395    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.352 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.532    -0.819    samp_ram_i0/clk_samp
    RAMB18_X2Y14         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKBWRCLK
                         clock pessimism              0.273    -0.546    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.363    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.800%)  route 0.196ns (58.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.270    -0.909    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.020    -0.889 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.265    -0.624    rst_gen_i0/reset_bridge_clk_samp_i0/clk_samp
    SLICE_X40Y33         FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDPE (Prop_fdpe_C_Q)         0.141    -0.483 r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/Q
                         net (fo=2, routed)           0.196    -0.286    rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg_n_0
    SLICE_X40Y33         FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.290    -1.395    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.352 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.487    -0.865    rst_gen_i0/reset_bridge_clk_samp_i0/clk_samp
    SLICE_X40Y33         FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/C
                         clock pessimism              0.241    -0.624    
    SLICE_X40Y33         FDPE (Hold_fdpe_C_D)         0.070    -0.554    rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.869%)  route 0.187ns (50.131%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.270    -0.909    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.020    -0.889 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.266    -0.623    samp_gen_i0/clk_samp
    SLICE_X41Y34         FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  samp_gen_i0/samp_cnt_reg[1]/Q
                         net (fo=8, routed)           0.187    -0.295    samp_gen_i0/Q[1]
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.045    -0.250 r  samp_gen_i0/samp_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    samp_gen_i0/p_0_in[5]
    SLICE_X41Y33         FDRE                                         r  samp_gen_i0/samp_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.290    -1.395    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.352 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.487    -0.865    samp_gen_i0/clk_samp
    SLICE_X41Y33         FDRE                                         r  samp_gen_i0/samp_cnt_reg[5]/C
                         clock pessimism              0.255    -0.610    
    SLICE_X41Y33         FDRE (Hold_fdre_C_D)         0.092    -0.518    samp_gen_i0/samp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.319%)  route 0.191ns (50.681%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.270    -0.909    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.020    -0.889 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.265    -0.624    samp_gen_i0/clk_samp
    SLICE_X41Y33         FDRE                                         r  samp_gen_i0/samp_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  samp_gen_i0/samp_cnt_reg[0]/Q
                         net (fo=9, routed)           0.191    -0.292    samp_gen_i0/Q[0]
    SLICE_X43Y34         LUT4 (Prop_lut4_I1_O)        0.045    -0.247 r  samp_gen_i0/samp_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.247    samp_gen_i0/p_0_in[3]
    SLICE_X43Y34         FDRE                                         r  samp_gen_i0/samp_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.290    -1.395    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.352 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.488    -0.864    samp_gen_i0/clk_samp
    SLICE_X43Y34         FDRE                                         r  samp_gen_i0/samp_cnt_reg[3]/C
                         clock pessimism              0.255    -0.609    
    SLICE_X43Y34         FDRE (Hold_fdre_C_D)         0.091    -0.518    samp_gen_i0/samp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            samp_ram_i0/mem_array_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.533ns  (logic 0.141ns (26.442%)  route 0.392ns (73.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.270    -0.909    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.020    -0.889 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.266    -0.623    samp_gen_i0/clk_samp
    SLICE_X43Y34         FDRE                                         r  samp_gen_i0/samp_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  samp_gen_i0/samp_cnt_reg[6]/Q
                         net (fo=6, routed)           0.392    -0.089    samp_ram_i0/Q[6]
    RAMB18_X2Y14         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.290    -1.395    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.352 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.532    -0.819    samp_ram_i0/clk_samp
    RAMB18_X2Y14         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKBWRCLK
                         clock pessimism              0.273    -0.546    
    RAMB18_X2Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.363    samp_ram_i0/mem_array_reg
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.089    
  -------------------------------------------------------------------
                         slack                                  0.274    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_samp
Waveform(ns):       { 0.000 160.000 }
Period(ns):         320.000
Sources:            { clk_gen_i0/BUFHCE_clk_samp_i0/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         320.000     317.424    RAMB18_X2Y14  samp_ram_i0/mem_array_reg/CLKBWRCLK
Min Period        n/a     FDPE/C              n/a            1.000         320.000     319.000    SLICE_X40Y33  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         320.000     319.000    SLICE_X40Y33  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         320.000     319.000    SLICE_X45Y33  samp_gen_i0/active_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         320.000     319.000    SLICE_X45Y33  samp_gen_i0/doing_read_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         320.000     319.000    SLICE_X43Y38  samp_gen_i0/led_clk_samp_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         320.000     319.000    SLICE_X43Y36  samp_gen_i0/led_clk_samp_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         320.000     319.000    SLICE_X43Y38  samp_gen_i0/led_clk_samp_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         320.000     319.000    SLICE_X43Y36  samp_gen_i0/led_clk_samp_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         320.000     319.000    SLICE_X43Y36  samp_gen_i0/led_clk_samp_reg[4]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         160.000     159.500    SLICE_X40Y33  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         160.000     159.500    SLICE_X40Y33  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         160.000     159.500    SLICE_X40Y33  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         160.000     159.500    SLICE_X40Y33  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         160.000     159.500    SLICE_X45Y33  samp_gen_i0/active_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         160.000     159.500    SLICE_X45Y33  samp_gen_i0/active_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         160.000     159.500    SLICE_X45Y33  samp_gen_i0/doing_read_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         160.000     159.500    SLICE_X45Y33  samp_gen_i0/doing_read_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         160.000     159.500    SLICE_X43Y38  samp_gen_i0/led_clk_samp_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         160.000     159.500    SLICE_X43Y38  samp_gen_i0/led_clk_samp_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         160.000     159.500    SLICE_X40Y33  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         160.000     159.500    SLICE_X40Y33  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         160.000     159.500    SLICE_X40Y33  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         160.000     159.500    SLICE_X40Y33  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         160.000     159.500    SLICE_X45Y33  samp_gen_i0/active_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         160.000     159.500    SLICE_X45Y33  samp_gen_i0/active_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         160.000     159.500    SLICE_X45Y33  samp_gen_i0/doing_read_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         160.000     159.500    SLICE_X45Y33  samp_gen_i0/doing_read_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         160.000     159.500    SLICE_X43Y38  samp_gen_i0/led_clk_samp_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         160.000     159.500    SLICE_X43Y38  samp_gen_i0/led_clk_samp_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_core
  To Clock:  clkfbout_clk_core

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_core
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    clk_gen_i0/clk_core_i0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.367ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.647ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.367ns  (required time - arrival time)
  Source:                 dac_spi_i0/dac_clr_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_clr_n_pin
                            (output port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 4.198ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.857    -0.754    dac_spi_i0/clk_out2
    OLOGIC_X0Y41         FDRE                                         r  dac_spi_i0/dac_clr_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y41         FDRE (Prop_fdre_C_Q)         0.472    -0.282 r  dac_spi_i0/dac_clr_n_o_reg/Q
                         net (fo=1, routed)           0.001    -0.281    dac_clr_n_o
    W12                  OBUF (Prop_obuf_I_O)         3.726     3.445 r  OBUF_dac_clr_n/O
                         net (fo=0)                   0.000     3.445    dac_clr_n_pin
    W12                                                               r  dac_clr_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.188     9.812    
                         output delay                -0.000     9.812    
  -------------------------------------------------------------------
                         required time                          9.812    
                         arrival time                          -3.445    
  -------------------------------------------------------------------
                         slack                                  6.367    

Slack (MET) :             6.433ns  (required time - arrival time)
  Source:                 dac_spi_i0/dac_cs_n_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dac_cs_n_pin
                            (output port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 4.132ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.754ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.857    -0.754    dac_spi_i0/clk_out2
    OLOGIC_X0Y44         FDRE                                         r  dac_spi_i0/dac_cs_n_o_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y44         FDRE (Prop_fdre_C_Q)         0.472    -0.282 r  dac_spi_i0/dac_cs_n_o_reg/Q
                         net (fo=1, routed)           0.001    -0.281    dac_cs_n_o
    W11                  OBUF (Prop_obuf_I_O)         3.660     3.379 r  OBUF_dac_cs_n/O
                         net (fo=0)                   0.000     3.379    dac_cs_n_pin
    W11                                                               r  dac_cs_n_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.188     9.812    
                         output delay                -0.000     9.812    
  -------------------------------------------------------------------
                         required time                          9.812    
                         arrival time                          -3.379    
  -------------------------------------------------------------------
                         slack                                  6.433    

Slack (MET) :             6.453ns  (required time - arrival time)
  Source:                 dac_spi_i0/spi_mosi_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_mosi_pin
                            (output port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        4.111ns  (logic 4.110ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.752ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.859    -0.752    dac_spi_i0/clk_out2
    OLOGIC_X0Y45         FDRE                                         r  dac_spi_i0/spi_mosi_o_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y45         FDRE (Prop_fdre_C_Q)         0.472    -0.280 r  dac_spi_i0/spi_mosi_o_reg/Q
                         net (fo=1, routed)           0.001    -0.279    spi_mosi_o
    W8                   OBUF (Prop_obuf_I_O)         3.638     3.358 r  OBUF_spi_mosi/O
                         net (fo=0)                   0.000     3.358    spi_mosi_pin
    W8                                                                r  spi_mosi_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.188     9.812    
                         output delay                -0.000     9.812    
  -------------------------------------------------------------------
                         required time                          9.812    
                         arrival time                          -3.358    
  -------------------------------------------------------------------
                         slack                                  6.453    

Slack (MET) :             6.483ns  (required time - arrival time)
  Source:                 lb_ctl_i0/txd_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txd_pin
                            (output port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 4.087ns (99.976%)  route 0.001ns (0.024%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.852    -0.759    lb_ctl_i0/clk_out2
    OLOGIC_X0Y34         FDRE                                         r  lb_ctl_i0/txd_o_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y34         FDRE (Prop_fdre_C_Q)         0.472    -0.287 r  lb_ctl_i0/txd_o_reg/Q
                         net (fo=1, routed)           0.001    -0.286    txd_o
    AA11                 OBUF (Prop_obuf_I_O)         3.615     3.329 r  OBUF_txd/O
                         net (fo=0)                   0.000     3.329    txd_pin
    AA11                                                              r  txd_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.188     9.812    
                         output delay                -0.000     9.812    
  -------------------------------------------------------------------
                         required time                          9.812    
                         arrival time                          -3.329    
  -------------------------------------------------------------------
                         slack                                  6.483    

Slack (MET) :             6.514ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[4]
                            (output port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 4.009ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.899    -0.712    samp_gen_i0/clk_out2
    OLOGIC_X1Y44         FDRE                                         r  samp_gen_i0/led_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y44         FDRE (Prop_fdre_C_Q)         0.472    -0.240 r  samp_gen_i0/led_o_reg[4]/Q
                         net (fo=1, routed)           0.001    -0.239    led_o[4]
    V22                  OBUF (Prop_obuf_I_O)         3.537     3.298 r  OBUF_led_i4/O
                         net (fo=0)                   0.000     3.298    led_pins[4]
    V22                                                               r  led_pins[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.188     9.812    
                         output delay                -0.000     9.812    
  -------------------------------------------------------------------
                         required time                          9.812    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                  6.514    

Slack (MET) :             6.518ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[2]
                            (output port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 4.003ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.901    -0.710    samp_gen_i0/clk_out2
    OLOGIC_X1Y45         FDRE                                         r  samp_gen_i0/led_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y45         FDRE (Prop_fdre_C_Q)         0.472    -0.238 r  samp_gen_i0/led_o_reg[2]/Q
                         net (fo=1, routed)           0.001    -0.237    led_o[2]
    U22                  OBUF (Prop_obuf_I_O)         3.531     3.294 r  OBUF_led_i2/O
                         net (fo=0)                   0.000     3.294    led_pins[2]
    U22                                                               r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.188     9.812    
                         output delay                -0.000     9.812    
  -------------------------------------------------------------------
                         required time                          9.812    
                         arrival time                          -3.294    
  -------------------------------------------------------------------
                         slack                                  6.518    

Slack (MET) :             6.518ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[3]
                            (output port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 4.002ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.902    -0.709    samp_gen_i0/clk_out2
    OLOGIC_X1Y47         FDRE                                         r  samp_gen_i0/led_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y47         FDRE (Prop_fdre_C_Q)         0.472    -0.237 r  samp_gen_i0/led_o_reg[3]/Q
                         net (fo=1, routed)           0.001    -0.236    led_o[3]
    U21                  OBUF (Prop_obuf_I_O)         3.530     3.294 r  OBUF_led_i3/O
                         net (fo=0)                   0.000     3.294    led_pins[3]
    U21                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.188     9.812    
                         output delay                -0.000     9.812    
  -------------------------------------------------------------------
                         required time                          9.812    
                         arrival time                          -3.294    
  -------------------------------------------------------------------
                         slack                                  6.518    

Slack (MET) :             6.520ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[5]
                            (output port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        4.004ns  (logic 4.003ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.712ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.899    -0.712    samp_gen_i0/clk_out2
    OLOGIC_X1Y43         FDRE                                         r  samp_gen_i0/led_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y43         FDRE (Prop_fdre_C_Q)         0.472    -0.240 r  samp_gen_i0/led_o_reg[5]/Q
                         net (fo=1, routed)           0.001    -0.239    led_o[5]
    W22                  OBUF (Prop_obuf_I_O)         3.531     3.292 r  OBUF_led_i5/O
                         net (fo=0)                   0.000     3.292    led_pins[5]
    W22                                                               r  led_pins[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.188     9.812    
                         output delay                -0.000     9.812    
  -------------------------------------------------------------------
                         required time                          9.812    
                         arrival time                          -3.292    
  -------------------------------------------------------------------
                         slack                                  6.520    

Slack (MET) :             6.527ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[0]
                            (output port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.995ns  (logic 3.994ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.710ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.710ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.901    -0.710    samp_gen_i0/clk_out2
    OLOGIC_X1Y46         FDRE                                         r  samp_gen_i0/led_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y46         FDRE (Prop_fdre_C_Q)         0.472    -0.238 r  samp_gen_i0/led_o_reg[0]/Q
                         net (fo=1, routed)           0.001    -0.237    led_o[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522     3.285 r  OBUF_led_i0/O
                         net (fo=0)                   0.000     3.285    led_pins[0]
    T22                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.188     9.812    
                         output delay                -0.000     9.812    
  -------------------------------------------------------------------
                         required time                          9.812    
                         arrival time                          -3.285    
  -------------------------------------------------------------------
                         slack                                  6.527    

Slack (MET) :             6.534ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[1]
                            (output port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk_pin rise@10.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 3.986ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.709ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.902    -0.709    samp_gen_i0/clk_out2
    OLOGIC_X1Y48         FDRE                                         r  samp_gen_i0/led_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y48         FDRE (Prop_fdre_C_Q)         0.472    -0.237 r  samp_gen_i0/led_o_reg[1]/Q
                         net (fo=1, routed)           0.001    -0.236    led_o[1]
    T21                  OBUF (Prop_obuf_I_O)         3.514     3.277 r  OBUF_led_i1/O
                         net (fo=0)                   0.000     3.277    led_pins[1]
    T21                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)   10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.188     9.812    
                         output delay                -0.000     9.812    
  -------------------------------------------------------------------
                         required time                          9.812    
                         arrival time                          -3.277    
  -------------------------------------------------------------------
                         slack                                  6.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[7]
                            (output port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.381ns  (logic 1.380ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.633    -0.546    samp_gen_i0/clk_out2
    OLOGIC_X1Y0          FDRE                                         r  samp_gen_i0/led_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y0          FDRE (Prop_fdre_C_Q)         0.177    -0.369 r  samp_gen_i0/led_o_reg[7]/Q
                         net (fo=1, routed)           0.001    -0.368    led_o[7]
    U14                  OBUF (Prop_obuf_I_O)         1.203     0.835 r  OBUF_led_i7/O
                         net (fo=0)                   0.000     0.835    led_pins[7]
    U14                                                               r  led_pins[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.188     0.188    
                         output delay                -0.000     0.188    
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           0.835    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.657ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[6]
                            (output port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.391ns  (logic 1.390ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.633    -0.546    samp_gen_i0/clk_out2
    OLOGIC_X1Y49         FDRE                                         r  samp_gen_i0/led_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y49         FDRE (Prop_fdre_C_Q)         0.177    -0.369 r  samp_gen_i0/led_o_reg[6]/Q
                         net (fo=1, routed)           0.001    -0.368    led_o[6]
    U19                  OBUF (Prop_obuf_I_O)         1.213     0.846 r  OBUF_led_i6/O
                         net (fo=0)                   0.000     0.846    led_pins[6]
    U19                                                               r  led_pins[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.188     0.188    
                         output delay                -0.000     0.188    
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           0.846    
  -------------------------------------------------------------------
                         slack                                  0.657    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[1]
                            (output port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 1.392ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.633    -0.546    samp_gen_i0/clk_out2
    OLOGIC_X1Y48         FDRE                                         r  samp_gen_i0/led_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y48         FDRE (Prop_fdre_C_Q)         0.177    -0.369 r  samp_gen_i0/led_o_reg[1]/Q
                         net (fo=1, routed)           0.001    -0.368    led_o[1]
    T21                  OBUF (Prop_obuf_I_O)         1.215     0.847 r  OBUF_led_i1/O
                         net (fo=0)                   0.000     0.847    led_pins[1]
    T21                                                               r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.188     0.188    
                         output delay                -0.000     0.188    
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.666ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[0]
                            (output port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.401ns  (logic 1.400ns (99.929%)  route 0.001ns (0.071%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.632    -0.547    samp_gen_i0/clk_out2
    OLOGIC_X1Y46         FDRE                                         r  samp_gen_i0/led_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y46         FDRE (Prop_fdre_C_Q)         0.177    -0.370 r  samp_gen_i0/led_o_reg[0]/Q
                         net (fo=1, routed)           0.001    -0.369    led_o[0]
    T22                  OBUF (Prop_obuf_I_O)         1.223     0.855 r  OBUF_led_i0/O
                         net (fo=0)                   0.000     0.855    led_pins[0]
    T22                                                               r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.188     0.188    
                         output delay                -0.000     0.188    
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[5]
                            (output port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.410ns  (logic 1.409ns (99.929%)  route 0.001ns (0.071%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.631    -0.548    samp_gen_i0/clk_out2
    OLOGIC_X1Y43         FDRE                                         r  samp_gen_i0/led_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y43         FDRE (Prop_fdre_C_Q)         0.177    -0.371 r  samp_gen_i0/led_o_reg[5]/Q
                         net (fo=1, routed)           0.001    -0.370    led_o[5]
    W22                  OBUF (Prop_obuf_I_O)         1.232     0.862 r  OBUF_led_i5/O
                         net (fo=0)                   0.000     0.862    led_pins[5]
    W22                                                               r  led_pins[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.188     0.188    
                         output delay                -0.000     0.188    
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[3]
                            (output port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.409ns  (logic 1.408ns (99.929%)  route 0.001ns (0.071%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.633    -0.546    samp_gen_i0/clk_out2
    OLOGIC_X1Y47         FDRE                                         r  samp_gen_i0/led_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y47         FDRE (Prop_fdre_C_Q)         0.177    -0.369 r  samp_gen_i0/led_o_reg[3]/Q
                         net (fo=1, routed)           0.001    -0.368    led_o[3]
    U21                  OBUF (Prop_obuf_I_O)         1.231     0.863 r  OBUF_led_i3/O
                         net (fo=0)                   0.000     0.863    led_pins[3]
    U21                                                               r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.188     0.188    
                         output delay                -0.000     0.188    
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[2]
                            (output port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.410ns  (logic 1.409ns (99.929%)  route 0.001ns (0.071%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.547ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.632    -0.547    samp_gen_i0/clk_out2
    OLOGIC_X1Y45         FDRE                                         r  samp_gen_i0/led_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y45         FDRE (Prop_fdre_C_Q)         0.177    -0.370 r  samp_gen_i0/led_o_reg[2]/Q
                         net (fo=1, routed)           0.001    -0.369    led_o[2]
    U22                  OBUF (Prop_obuf_I_O)         1.232     0.863 r  OBUF_led_i2/O
                         net (fo=0)                   0.000     0.863    led_pins[2]
    U22                                                               r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.188     0.188    
                         output delay                -0.000     0.188    
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.680ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_pins[4]
                            (output port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 1.415ns (99.929%)  route 0.001ns (0.071%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.631    -0.548    samp_gen_i0/clk_out2
    OLOGIC_X1Y44         FDRE                                         r  samp_gen_i0/led_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y44         FDRE (Prop_fdre_C_Q)         0.177    -0.371 r  samp_gen_i0/led_o_reg[4]/Q
                         net (fo=1, routed)           0.001    -0.370    led_o[4]
    V22                  OBUF (Prop_obuf_I_O)         1.238     0.868 r  OBUF_led_i4/O
                         net (fo=0)                   0.000     0.868    led_pins[4]
    V22                                                               r  led_pins[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.188     0.188    
                         output delay                -0.000     0.188    
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           0.868    
  -------------------------------------------------------------------
                         slack                                  0.680    

Slack (MET) :             0.681ns  (arrival time - required time)
  Source:                 dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_clk_pin
                            (output port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.432ns  (logic 1.431ns (99.930%)  route 0.001ns (0.070%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.616    -0.563    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk_out2
    OLOGIC_X0Y48         ODDR                                         r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y48         ODDR (Prop_oddr_C_Q)         0.177    -0.386 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/Q
                         net (fo=1, routed)           0.001    -0.385    spi_clk_o
    V10                  OBUF (Prop_obuf_I_O)         1.254     0.870 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     0.870    spi_clk_pin
    V10                                                               r  spi_clk_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.188     0.188    
                         output delay                -0.000     0.188    
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 lb_ctl_i0/txd_o_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            txd_pin
                            (output port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (clk_pin rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        1.494ns  (logic 1.493ns (99.933%)  route 0.001ns (0.067%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.612    -0.567    lb_ctl_i0/clk_out2
    OLOGIC_X0Y34         FDRE                                         r  lb_ctl_i0/txd_o_reg/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y34         FDRE (Prop_fdre_C_Q)         0.177    -0.390 r  lb_ctl_i0/txd_o_reg/Q
                         net (fo=1, routed)           0.001    -0.389    txd_o
    AA11                 OBUF (Prop_obuf_I_O)         1.316     0.927 r  OBUF_txd/O
                         net (fo=0)                   0.000     0.927    txd_pin
    AA11                                                              r  txd_pin (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin rise edge)    0.000     0.000 r  
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.188     0.188    
                         output delay                -0.000     0.188    
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.739    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        4.271ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.498ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.271ns  (required time - arrival time)
  Source:                 rxd_pin
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_core rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.540ns (39.577%)  route 2.351ns (60.423%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 8.412 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    Y10                                               0.000     0.000 r  rxd_pin (IN)
                         net (fo=0)                   0.000     0.000    rxd_pin
    Y10                  IBUF (Prop_ibuf_I_O)         1.540     1.540 r  IBUF_rxd_i0/O
                         net (fo=1, routed)           2.351     3.891    uart_rx_i0/meta_harden_rxd_i0/rxd_i
    SLICE_X35Y32         FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     5.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     6.835    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.485     8.412    uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X35Y32         FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C
                         clock pessimism              0.000     8.412    
                         clock uncertainty           -0.188     8.223    
    SLICE_X35Y32         FDRE (Setup_fdre_C_D)       -0.062     8.161    uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          8.161    
                         arrival time                          -3.891    
  -------------------------------------------------------------------
                         slack                                  4.271    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.498ns  (arrival time - required time)
  Source:                 rxd_pin
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_core rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.392ns  (logic 0.307ns (22.061%)  route 1.085ns (77.939%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        -0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    Y10                                               0.000    -0.500 r  rxd_pin (IN)
                         net (fo=0)                   0.000    -0.500    rxd_pin
    Y10                  IBUF (Prop_ibuf_I_O)         0.307    -0.193 r  IBUF_rxd_i0/O
                         net (fo=1, routed)           1.085     0.892    uart_rx_i0/meta_harden_rxd_i0/rxd_i
    SLICE_X35Y32         FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.820    -0.865    uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X35Y32         FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C
                         clock pessimism              0.000    -0.865    
                         clock uncertainty            0.188    -0.677    
    SLICE_X35Y32         FDRE (Hold_fdre_C_D)         0.071    -0.606    uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          0.606    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  1.498    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  clk_out1_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        8.509ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.509ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.267ns  (logic 0.478ns (37.725%)  route 0.789ns (62.275%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.789     1.267    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X34Y26         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X34Y26         FDRE (Setup_fdre_C_D)       -0.224     9.776    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.776    
                         arrival time                          -1.267    
  -------------------------------------------------------------------
                         slack                                  8.509    

Slack (MET) :             8.730ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.177ns  (logic 0.456ns (38.746%)  route 0.721ns (61.254%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.721     1.177    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X35Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X35Y27         FDRE (Setup_fdre_C_D)       -0.093     9.907    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.177    
  -------------------------------------------------------------------
                         slack                                  8.730    

Slack (MET) :             8.745ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.033ns  (logic 0.419ns (40.553%)  route 0.614ns (59.447%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.614     1.033    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X34Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X34Y27         FDRE (Setup_fdre_C_D)       -0.222     9.778    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                  8.745    

Slack (MET) :             8.758ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.147ns  (logic 0.518ns (45.147%)  route 0.629ns (54.853%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.629     1.147    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X35Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X35Y27         FDRE (Setup_fdre_C_D)       -0.095     9.905    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.147    
  -------------------------------------------------------------------
                         slack                                  8.758    

Slack (MET) :             8.762ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.021ns  (logic 0.478ns (46.829%)  route 0.543ns (53.171%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.543     1.021    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X32Y26         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y26         FDRE (Setup_fdre_C_D)       -0.217     9.783    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.783    
                         arrival time                          -1.021    
  -------------------------------------------------------------------
                         slack                                  8.762    

Slack (MET) :             8.796ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.109ns  (logic 0.518ns (46.711%)  route 0.591ns (53.289%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.591     1.109    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X35Y25         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X35Y25         FDRE (Setup_fdre_C_D)       -0.095     9.905    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.109    
  -------------------------------------------------------------------
                         slack                                  8.796    

Slack (MET) :             8.808ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.149ns  (logic 0.518ns (45.090%)  route 0.631ns (54.910%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.631     1.149    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X32Y26         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y26         FDRE (Setup_fdre_C_D)       -0.043     9.957    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.957    
                         arrival time                          -1.149    
  -------------------------------------------------------------------
                         slack                                  8.808    

Slack (MET) :             8.815ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.768%)  route 0.636ns (58.232%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.636     1.092    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X35Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X35Y27         FDRE (Setup_fdre_C_D)       -0.093     9.907    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.092    
  -------------------------------------------------------------------
                         slack                                  8.815    

Slack (MET) :             8.825ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.957ns  (logic 0.478ns (49.936%)  route 0.479ns (50.064%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.479     0.957    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X32Y26         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y26         FDRE (Setup_fdre_C_D)       -0.218     9.782    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -0.957    
  -------------------------------------------------------------------
                         slack                                  8.825    

Slack (MET) :             8.914ns  (required time - arrival time)
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.870ns  (logic 0.419ns (48.139%)  route 0.451ns (51.861%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27                                      0.000     0.000 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.451     0.870    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X34Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X34Y27         FDRE (Setup_fdre_C_D)       -0.216     9.784    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          9.784    
                         arrival time                          -0.870    
  -------------------------------------------------------------------
                         slack                                  8.914    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        3.138ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.966ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.138ns  (required time - arrival time)
  Source:                 lb_sel_pin
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        5.079ns  (logic 1.487ns (29.275%)  route 3.592ns (70.725%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.514ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    F22                                               0.000     0.000 r  lb_sel_pin (IN)
                         net (fo=0)                   0.000     0.000    lb_sel_pin
    F22                  IBUF (Prop_ibuf_I_O)         1.487     1.487 r  IBUF_lb_sel_i0/O
                         net (fo=1, routed)           3.592     5.079    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/lb_sel_i
    SLICE_X84Y43         FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.559     8.486    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/clk_out2
    SLICE_X84Y43         FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/C
                         clock pessimism              0.000     8.486    
                         clock uncertainty           -0.188     8.297    
    SLICE_X84Y43         FDRE (Setup_fdre_C_D)       -0.081     8.216    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          8.216    
                         arrival time                          -5.079    
  -------------------------------------------------------------------
                         slack                                  3.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.966ns  (arrival time - required time)
  Source:                 lb_sel_pin
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_pin rise@0.000ns)
  Data Path Delay:        1.891ns  (logic 0.255ns (13.459%)  route 1.637ns (86.541%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        -0.829ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    F22                                               0.000    -0.500 r  lb_sel_pin (IN)
                         net (fo=0)                   0.000    -0.500    lb_sel_pin
    F22                  IBUF (Prop_ibuf_I_O)         0.255    -0.245 r  IBUF_lb_sel_i0/O
                         net (fo=1, routed)           1.637     1.391    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/lb_sel_i
    SLICE_X84Y43         FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.856    -0.829    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/clk_out2
    SLICE_X84Y43         FDRE                                         r  lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg/C
                         clock pessimism              0.000    -0.829    
                         clock uncertainty            0.188    -0.641    
    SLICE_X84Y43         FDRE (Hold_fdre_C_D)         0.066    -0.575    lb_ctl_i0/debouncer_i0/meta_harden_signal_in_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          0.575    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  1.966    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_core
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        6.492ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.492ns  (required time - arrival time)
  Source:                 cmd_parse_i0/speed_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkx_spd_i0/bus_dst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.604ns (22.354%)  route 2.098ns (77.646%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 8.414 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.660    -0.952    cmd_parse_i0/CLK
    SLICE_X44Y35         FDSE                                         r  cmd_parse_i0/speed_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDSE (Prop_fdse_C_Q)         0.456    -0.496 r  cmd_parse_i0/speed_reg[0]/Q
                         net (fo=3, routed)           1.123     0.627    cmd_parse_i0/speed_reg[15]_0[0]
    SLICE_X46Y37         LUT3 (Prop_lut3_I0_O)        0.148     0.775 r  cmd_parse_i0/bus_dst[0]_i_1__0/O
                         net (fo=1, routed)           0.975     1.750    clkx_spd_i0/D[0]
    SLICE_X44Y37         FDRE                                         r  clkx_spd_i0/bus_dst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.487     8.414    clkx_spd_i0/clk_out2
    SLICE_X44Y37         FDRE                                         r  clkx_spd_i0/bus_dst_reg[0]/C
                         clock pessimism              0.288     8.702    
                         clock uncertainty           -0.194     8.507    
    SLICE_X44Y37         FDRE (Setup_fdre_C_D)       -0.265     8.242    clkx_spd_i0/bus_dst_reg[0]
  -------------------------------------------------------------------
                         required time                          8.242    
                         arrival time                          -1.750    
  -------------------------------------------------------------------
                         slack                                  6.492    

Slack (MET) :             6.648ns  (required time - arrival time)
  Source:                 cmd_parse_i0/speed_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkx_spd_i0/bus_dst_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.886ns  (logic 0.805ns (27.892%)  route 2.081ns (72.108%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 8.414 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.660    -0.952    cmd_parse_i0/CLK
    SLICE_X42Y36         FDRE                                         r  cmd_parse_i0/speed_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.478    -0.474 r  cmd_parse_i0/speed_reg[9]/Q
                         net (fo=3, routed)           2.081     1.608    cmd_parse_i0/speed_reg[15]_0[9]
    SLICE_X44Y37         LUT3 (Prop_lut3_I0_O)        0.327     1.935 r  cmd_parse_i0/bus_dst[9]_i_1__0/O
                         net (fo=1, routed)           0.000     1.935    clkx_spd_i0/D[9]
    SLICE_X44Y37         FDRE                                         r  clkx_spd_i0/bus_dst_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.487     8.414    clkx_spd_i0/clk_out2
    SLICE_X44Y37         FDRE                                         r  clkx_spd_i0/bus_dst_reg[9]/C
                         clock pessimism              0.288     8.702    
                         clock uncertainty           -0.194     8.507    
    SLICE_X44Y37         FDRE (Setup_fdre_C_D)        0.075     8.582    clkx_spd_i0/bus_dst_reg[9]
  -------------------------------------------------------------------
                         required time                          8.582    
                         arrival time                          -1.935    
  -------------------------------------------------------------------
                         slack                                  6.648    

Slack (MET) :             6.704ns  (required time - arrival time)
  Source:                 clkx_pre_i0/bus_samp_src_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkx_pre_i0/bus_dst_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.829ns  (logic 0.747ns (26.404%)  route 2.082ns (73.596%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 8.416 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.663    -0.949    clkx_pre_i0/CLK
    SLICE_X44Y39         FDRE                                         r  clkx_pre_i0/bus_samp_src_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y39         FDRE (Prop_fdre_C_Q)         0.419    -0.530 r  clkx_pre_i0/bus_samp_src_reg[14]/Q
                         net (fo=1, routed)           2.082     1.553    cmd_parse_i0/bus_dst_reg[15]_0[14]
    SLICE_X45Y39         LUT3 (Prop_lut3_I2_O)        0.328     1.881 r  cmd_parse_i0/bus_dst[14]_i_1__0/O
                         net (fo=1, routed)           0.000     1.881    clkx_pre_i0/D[14]
    SLICE_X45Y39         FDRE                                         r  clkx_pre_i0/bus_dst_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.489     8.416    clkx_pre_i0/clk_out2
    SLICE_X45Y39         FDRE                                         r  clkx_pre_i0/bus_dst_reg[14]/C
                         clock pessimism              0.288     8.704    
                         clock uncertainty           -0.194     8.509    
    SLICE_X45Y39         FDRE (Setup_fdre_C_D)        0.075     8.584    clkx_pre_i0/bus_dst_reg[14]
  -------------------------------------------------------------------
                         required time                          8.584    
                         arrival time                          -1.881    
  -------------------------------------------------------------------
                         slack                                  6.704    

Slack (MET) :             6.864ns  (required time - arrival time)
  Source:                 cmd_parse_i0/prescale_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkx_pre_i0/bus_dst_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.580ns (22.097%)  route 2.045ns (77.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 8.416 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.661    -0.951    cmd_parse_i0/CLK
    SLICE_X43Y37         FDRE                                         r  cmd_parse_i0/prescale_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  cmd_parse_i0/prescale_reg[10]/Q
                         net (fo=3, routed)           2.045     1.550    cmd_parse_i0/prescale_reg[15]_0[10]
    SLICE_X45Y39         LUT3 (Prop_lut3_I0_O)        0.124     1.674 r  cmd_parse_i0/bus_dst[10]_i_1__1/O
                         net (fo=1, routed)           0.000     1.674    clkx_pre_i0/D[10]
    SLICE_X45Y39         FDRE                                         r  clkx_pre_i0/bus_dst_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.489     8.416    clkx_pre_i0/clk_out2
    SLICE_X45Y39         FDRE                                         r  clkx_pre_i0/bus_dst_reg[10]/C
                         clock pessimism              0.288     8.704    
                         clock uncertainty           -0.194     8.509    
    SLICE_X45Y39         FDRE (Setup_fdre_C_D)        0.029     8.538    clkx_pre_i0/bus_dst_reg[10]
  -------------------------------------------------------------------
                         required time                          8.538    
                         arrival time                          -1.674    
  -------------------------------------------------------------------
                         slack                                  6.864    

Slack (MET) :             6.891ns  (required time - arrival time)
  Source:                 cmd_parse_i0/prescale_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkx_pre_i0/bus_dst_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.600ns  (logic 0.642ns (24.688%)  route 1.958ns (75.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 8.416 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.661    -0.951    cmd_parse_i0/CLK
    SLICE_X42Y37         FDRE                                         r  cmd_parse_i0/prescale_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.518    -0.433 r  cmd_parse_i0/prescale_reg[11]/Q
                         net (fo=3, routed)           1.958     1.526    cmd_parse_i0/prescale_reg[15]_0[11]
    SLICE_X45Y39         LUT3 (Prop_lut3_I0_O)        0.124     1.650 r  cmd_parse_i0/bus_dst[11]_i_1__0/O
                         net (fo=1, routed)           0.000     1.650    clkx_pre_i0/D[11]
    SLICE_X45Y39         FDRE                                         r  clkx_pre_i0/bus_dst_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.489     8.416    clkx_pre_i0/clk_out2
    SLICE_X45Y39         FDRE                                         r  clkx_pre_i0/bus_dst_reg[11]/C
                         clock pessimism              0.288     8.704    
                         clock uncertainty           -0.194     8.509    
    SLICE_X45Y39         FDRE (Setup_fdre_C_D)        0.031     8.540    clkx_pre_i0/bus_dst_reg[11]
  -------------------------------------------------------------------
                         required time                          8.540    
                         arrival time                          -1.650    
  -------------------------------------------------------------------
                         slack                                  6.891    

Slack (MET) :             6.910ns  (required time - arrival time)
  Source:                 cmd_parse_i0/prescale_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkx_pre_i0/bus_dst_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.580ns (22.067%)  route 2.048ns (77.933%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 8.414 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.660    -0.952    cmd_parse_i0/CLK
    SLICE_X44Y36         FDSE                                         r  cmd_parse_i0/prescale_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y36         FDSE (Prop_fdse_C_Q)         0.456    -0.496 r  cmd_parse_i0/prescale_reg[5]/Q
                         net (fo=3, routed)           2.048     1.553    cmd_parse_i0/prescale_reg[15]_0[5]
    SLICE_X46Y37         LUT3 (Prop_lut3_I0_O)        0.124     1.677 r  cmd_parse_i0/bus_dst[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.677    clkx_pre_i0/D[5]
    SLICE_X46Y37         FDRE                                         r  clkx_pre_i0/bus_dst_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.487     8.414    clkx_pre_i0/clk_out2
    SLICE_X46Y37         FDRE                                         r  clkx_pre_i0/bus_dst_reg[5]/C
                         clock pessimism              0.288     8.702    
                         clock uncertainty           -0.194     8.507    
    SLICE_X46Y37         FDRE (Setup_fdre_C_D)        0.079     8.586    clkx_pre_i0/bus_dst_reg[5]
  -------------------------------------------------------------------
                         required time                          8.586    
                         arrival time                          -1.677    
  -------------------------------------------------------------------
                         slack                                  6.910    

Slack (MET) :             6.910ns  (required time - arrival time)
  Source:                 cmd_parse_i0/prescale_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkx_pre_i0/bus_dst_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.625ns  (logic 0.608ns (23.160%)  route 2.017ns (76.840%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 8.416 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.951ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.661    -0.951    cmd_parse_i0/CLK
    SLICE_X43Y37         FDRE                                         r  cmd_parse_i0/prescale_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y37         FDRE (Prop_fdre_C_Q)         0.456    -0.495 r  cmd_parse_i0/prescale_reg[9]/Q
                         net (fo=3, routed)           2.017     1.523    cmd_parse_i0/prescale_reg[15]_0[9]
    SLICE_X45Y39         LUT3 (Prop_lut3_I0_O)        0.152     1.675 r  cmd_parse_i0/bus_dst[9]_i_1__1/O
                         net (fo=1, routed)           0.000     1.675    clkx_pre_i0/D[9]
    SLICE_X45Y39         FDRE                                         r  clkx_pre_i0/bus_dst_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.489     8.416    clkx_pre_i0/clk_out2
    SLICE_X45Y39         FDRE                                         r  clkx_pre_i0/bus_dst_reg[9]/C
                         clock pessimism              0.288     8.704    
                         clock uncertainty           -0.194     8.509    
    SLICE_X45Y39         FDRE (Setup_fdre_C_D)        0.075     8.584    clkx_pre_i0/bus_dst_reg[9]
  -------------------------------------------------------------------
                         required time                          8.584    
                         arrival time                          -1.675    
  -------------------------------------------------------------------
                         slack                                  6.910    

Slack (MET) :             6.945ns  (required time - arrival time)
  Source:                 cmd_parse_i0/speed_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkx_spd_i0/bus_dst_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.252ns  (logic 0.668ns (29.667%)  route 1.584ns (70.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 8.414 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.660    -0.952    cmd_parse_i0/CLK
    SLICE_X42Y35         FDRE                                         r  cmd_parse_i0/speed_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDRE (Prop_fdre_C_Q)         0.518    -0.434 r  cmd_parse_i0/speed_reg[15]/Q
                         net (fo=3, routed)           0.928     0.494    cmd_parse_i0/speed_reg[15]_0[15]
    SLICE_X46Y34         LUT3 (Prop_lut3_I0_O)        0.150     0.644 r  cmd_parse_i0/bus_dst[15]_i_2/O
                         net (fo=1, routed)           0.656     1.300    clkx_spd_i0/D[15]
    SLICE_X44Y37         FDRE                                         r  clkx_spd_i0/bus_dst_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.487     8.414    clkx_spd_i0/clk_out2
    SLICE_X44Y37         FDRE                                         r  clkx_spd_i0/bus_dst_reg[15]/C
                         clock pessimism              0.288     8.702    
                         clock uncertainty           -0.194     8.507    
    SLICE_X44Y37         FDRE (Setup_fdre_C_D)       -0.262     8.245    clkx_spd_i0/bus_dst_reg[15]
  -------------------------------------------------------------------
                         required time                          8.245    
                         arrival time                          -1.300    
  -------------------------------------------------------------------
                         slack                                  6.945    

Slack (MET) :             6.956ns  (required time - arrival time)
  Source:                 clkx_pre_i0/bus_samp_src_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkx_pre_i0/bus_dst_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 0.779ns (30.172%)  route 1.803ns (69.828%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.586ns = ( 8.414 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.660    -0.952    clkx_pre_i0/CLK
    SLICE_X46Y36         FDRE                                         r  clkx_pre_i0/bus_samp_src_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.478    -0.474 r  clkx_pre_i0/bus_samp_src_reg[7]/Q
                         net (fo=1, routed)           1.803     1.329    cmd_parse_i0/bus_dst_reg[15]_0[7]
    SLICE_X46Y37         LUT3 (Prop_lut3_I2_O)        0.301     1.630 r  cmd_parse_i0/bus_dst[7]_i_1__1/O
                         net (fo=1, routed)           0.000     1.630    clkx_pre_i0/D[7]
    SLICE_X46Y37         FDRE                                         r  clkx_pre_i0/bus_dst_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.487     8.414    clkx_pre_i0/clk_out2
    SLICE_X46Y37         FDRE                                         r  clkx_pre_i0/bus_dst_reg[7]/C
                         clock pessimism              0.288     8.702    
                         clock uncertainty           -0.194     8.507    
    SLICE_X46Y37         FDRE (Setup_fdre_C_D)        0.079     8.586    clkx_pre_i0/bus_dst_reg[7]
  -------------------------------------------------------------------
                         required time                          8.586    
                         arrival time                          -1.630    
  -------------------------------------------------------------------
                         slack                                  6.956    

Slack (MET) :             6.966ns  (required time - arrival time)
  Source:                 clkx_pre_i0/bus_samp_src_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkx_pre_i0/bus_dst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.642ns (25.477%)  route 1.878ns (74.523%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.349ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 8.415 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.949ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.663    -0.949    clkx_pre_i0/CLK
    SLICE_X46Y39         FDRE                                         r  clkx_pre_i0/bus_samp_src_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.431 r  clkx_pre_i0/bus_samp_src_reg[0]/Q
                         net (fo=1, routed)           1.878     1.447    cmd_parse_i0/bus_dst_reg[15]_0[0]
    SLICE_X48Y39         LUT3 (Prop_lut3_I2_O)        0.124     1.571 r  cmd_parse_i0/bus_dst[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.571    clkx_pre_i0/D[0]
    SLICE_X48Y39         FDRE                                         r  clkx_pre_i0/bus_dst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.488     8.415    clkx_pre_i0/clk_out2
    SLICE_X48Y39         FDRE                                         r  clkx_pre_i0/bus_dst_reg[0]/C
                         clock pessimism              0.288     8.703    
                         clock uncertainty           -0.194     8.508    
    SLICE_X48Y39         FDRE (Setup_fdre_C_D)        0.029     8.537    clkx_pre_i0/bus_dst_reg[0]
  -------------------------------------------------------------------
                         required time                          8.537    
                         arrival time                          -1.571    
  -------------------------------------------------------------------
                         slack                                  6.966    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_samp_src_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkx_spd_i0/bus_dst_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.189ns (32.927%)  route 0.385ns (67.073%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.556    -0.623    clkx_spd_i0/CLK
    SLICE_X47Y35         FDRE                                         r  clkx_spd_i0/bus_samp_src_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  clkx_spd_i0/bus_samp_src_reg[15]/Q
                         net (fo=1, routed)           0.141    -0.340    cmd_parse_i0/bus_dst_reg[15][15]
    SLICE_X46Y34         LUT3 (Prop_lut3_I2_O)        0.048    -0.292 r  cmd_parse_i0/bus_dst[15]_i_2/O
                         net (fo=1, routed)           0.244    -0.049    clkx_spd_i0/D[15]
    SLICE_X44Y37         FDRE                                         r  clkx_spd_i0/bus_dst_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.823    -0.862    clkx_spd_i0/clk_out2
    SLICE_X44Y37         FDRE                                         r  clkx_spd_i0/bus_dst_reg[15]/C
                         clock pessimism              0.556    -0.306    
                         clock uncertainty            0.194    -0.112    
    SLICE_X44Y37         FDRE (Hold_fdre_C_D)         0.006    -0.106    clkx_spd_i0/bus_dst_reg[15]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                          -0.049    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 cmd_parse_i0/prescale_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkx_pre_i0/bus_dst_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.209ns (27.182%)  route 0.560ns (72.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.557    -0.622    cmd_parse_i0/CLK
    SLICE_X42Y37         FDRE                                         r  cmd_parse_i0/prescale_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y37         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  cmd_parse_i0/prescale_reg[14]/Q
                         net (fo=3, routed)           0.560     0.102    cmd_parse_i0/prescale_reg[15]_0[14]
    SLICE_X45Y39         LUT3 (Prop_lut3_I0_O)        0.045     0.147 r  cmd_parse_i0/bus_dst[14]_i_1__0/O
                         net (fo=1, routed)           0.000     0.147    clkx_pre_i0/D[14]
    SLICE_X45Y39         FDRE                                         r  clkx_pre_i0/bus_dst_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.825    -0.860    clkx_pre_i0/clk_out2
    SLICE_X45Y39         FDRE                                         r  clkx_pre_i0/bus_dst_reg[14]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.194    -0.110    
    SLICE_X45Y39         FDRE (Hold_fdre_C_D)         0.107    -0.003    clkx_pre_i0/bus_dst_reg[14]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 cmd_parse_i0/prescale_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkx_pre_i0/bus_dst_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.475%)  route 0.574ns (75.525%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.556    -0.623    cmd_parse_i0/CLK
    SLICE_X41Y35         FDRE                                         r  cmd_parse_i0/prescale_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  cmd_parse_i0/prescale_reg[0]/Q
                         net (fo=3, routed)           0.574     0.092    cmd_parse_i0/prescale_reg[15]_0[0]
    SLICE_X48Y39         LUT3 (Prop_lut3_I0_O)        0.045     0.137 r  cmd_parse_i0/bus_dst[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.137    clkx_pre_i0/D[0]
    SLICE_X48Y39         FDRE                                         r  clkx_pre_i0/bus_dst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.825    -0.860    clkx_pre_i0/clk_out2
    SLICE_X48Y39         FDRE                                         r  clkx_pre_i0/bus_dst_reg[0]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.194    -0.110    
    SLICE_X48Y39         FDRE (Hold_fdre_C_D)         0.091    -0.019    clkx_pre_i0/bus_dst_reg[0]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           0.137    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 clkx_nsamp_i0/bus_samp_src_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkx_nsamp_i0/bus_dst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.184ns (23.831%)  route 0.588ns (76.169%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.555    -0.624    clkx_nsamp_i0/CLK
    SLICE_X44Y33         FDRE                                         r  clkx_nsamp_i0/bus_samp_src_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  clkx_nsamp_i0/bus_samp_src_reg[2]/Q
                         net (fo=1, routed)           0.588     0.105    cmd_parse_i0/bus_dst_reg[10][2]
    SLICE_X43Y33         LUT3 (Prop_lut3_I2_O)        0.043     0.148 r  cmd_parse_i0/bus_dst[2]_i_1/O
                         net (fo=1, routed)           0.000     0.148    clkx_nsamp_i0/D[2]
    SLICE_X43Y33         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.820    -0.865    clkx_nsamp_i0/clk_out2
    SLICE_X43Y33         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[2]/C
                         clock pessimism              0.556    -0.309    
                         clock uncertainty            0.194    -0.115    
    SLICE_X43Y33         FDRE (Hold_fdre_C_D)         0.107    -0.008    clkx_nsamp_i0/bus_dst_reg[2]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 clkx_nsamp_i0/bus_samp_src_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkx_nsamp_i0/bus_dst_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.800ns  (logic 0.186ns (23.239%)  route 0.614ns (76.761%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.556    -0.623    clkx_nsamp_i0/CLK
    SLICE_X47Y34         FDRE                                         r  clkx_nsamp_i0/bus_samp_src_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  clkx_nsamp_i0/bus_samp_src_reg[10]/Q
                         net (fo=1, routed)           0.614     0.133    cmd_parse_i0/bus_dst_reg[10][10]
    SLICE_X46Y34         LUT3 (Prop_lut3_I2_O)        0.045     0.178 r  cmd_parse_i0/bus_dst[10]_i_2/O
                         net (fo=1, routed)           0.000     0.178    clkx_nsamp_i0/D[10]
    SLICE_X46Y34         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.821    -0.864    clkx_nsamp_i0/clk_out2
    SLICE_X46Y34         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[10]/C
                         clock pessimism              0.556    -0.308    
                         clock uncertainty            0.194    -0.114    
    SLICE_X46Y34         FDRE (Hold_fdre_C_D)         0.121     0.007    clkx_nsamp_i0/bus_dst_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 cmd_parse_i0/speed_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkx_spd_i0/bus_dst_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.210ns (26.288%)  route 0.589ns (73.712%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.556    -0.623    cmd_parse_i0/CLK
    SLICE_X42Y36         FDRE                                         r  cmd_parse_i0/speed_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y36         FDRE (Prop_fdre_C_Q)         0.164    -0.459 r  cmd_parse_i0/speed_reg[12]/Q
                         net (fo=3, routed)           0.589     0.130    cmd_parse_i0/speed_reg[15]_0[12]
    SLICE_X45Y38         LUT3 (Prop_lut3_I0_O)        0.046     0.176 r  cmd_parse_i0/bus_dst[12]_i_1/O
                         net (fo=1, routed)           0.000     0.176    clkx_spd_i0/D[12]
    SLICE_X45Y38         FDRE                                         r  clkx_spd_i0/bus_dst_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.825    -0.860    clkx_spd_i0/clk_out2
    SLICE_X45Y38         FDRE                                         r  clkx_spd_i0/bus_dst_reg[12]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.194    -0.110    
    SLICE_X45Y38         FDRE (Hold_fdre_C_D)         0.107    -0.003    clkx_spd_i0/bus_dst_reg[12]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.176    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 cmd_parse_i0/speed_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkx_spd_i0/bus_dst_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.186ns (22.691%)  route 0.634ns (77.309%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.556    -0.623    cmd_parse_i0/CLK
    SLICE_X44Y35         FDRE                                         r  cmd_parse_i0/speed_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  cmd_parse_i0/speed_reg[5]/Q
                         net (fo=3, routed)           0.634     0.152    cmd_parse_i0/speed_reg[15]_0[5]
    SLICE_X46Y35         LUT3 (Prop_lut3_I0_O)        0.045     0.197 r  cmd_parse_i0/bus_dst[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.197    clkx_spd_i0/D[5]
    SLICE_X46Y35         FDRE                                         r  clkx_spd_i0/bus_dst_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.822    -0.863    clkx_spd_i0/clk_out2
    SLICE_X46Y35         FDRE                                         r  clkx_spd_i0/bus_dst_reg[5]/C
                         clock pessimism              0.556    -0.307    
                         clock uncertainty            0.194    -0.113    
    SLICE_X46Y35         FDRE (Hold_fdre_C_D)         0.121     0.008    clkx_spd_i0/bus_dst_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                           0.197    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 clkx_nsamp_i0/bus_new_stretch_src_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.719ns  (logic 0.148ns (20.593%)  route 0.571ns (79.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.554    -0.625    clkx_nsamp_i0/CLK
    SLICE_X46Y32         FDRE                                         r  clkx_nsamp_i0/bus_new_stretch_src_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y32         FDRE (Prop_fdre_C_Q)         0.148    -0.477 r  clkx_nsamp_i0/bus_new_stretch_src_reg/Q
                         net (fo=1, routed)           0.571     0.094    clkx_nsamp_i0/meta_harden_bus_new_i0/Q
    SLICE_X45Y32         FDRE                                         r  clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.819    -0.866    clkx_nsamp_i0/meta_harden_bus_new_i0/clk_out2
    SLICE_X45Y32         FDRE                                         r  clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta_reg/C
                         clock pessimism              0.556    -0.310    
                         clock uncertainty            0.194    -0.116    
    SLICE_X45Y32         FDRE (Hold_fdre_C_D)         0.017    -0.099    clkx_nsamp_i0/meta_harden_bus_new_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          0.099    
                         arrival time                           0.094    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_samp_src_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkx_spd_i0/bus_dst_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.186ns (22.608%)  route 0.637ns (77.392%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.556    -0.623    clkx_spd_i0/CLK
    SLICE_X47Y35         FDRE                                         r  clkx_spd_i0/bus_samp_src_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  clkx_spd_i0/bus_samp_src_reg[3]/Q
                         net (fo=1, routed)           0.637     0.155    cmd_parse_i0/bus_dst_reg[15][3]
    SLICE_X46Y35         LUT3 (Prop_lut3_I2_O)        0.045     0.200 r  cmd_parse_i0/bus_dst[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.200    clkx_spd_i0/D[3]
    SLICE_X46Y35         FDRE                                         r  clkx_spd_i0/bus_dst_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.822    -0.863    clkx_spd_i0/clk_out2
    SLICE_X46Y35         FDRE                                         r  clkx_spd_i0/bus_dst_reg[3]/C
                         clock pessimism              0.556    -0.307    
                         clock uncertainty            0.194    -0.113    
    SLICE_X46Y35         FDRE (Hold_fdre_C_D)         0.120     0.007    clkx_spd_i0/bus_dst_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.200    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_samp_src_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkx_spd_i0/bus_dst_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_out1_clk_core rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.226ns (27.859%)  route 0.585ns (72.141%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.556ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.558    -0.621    clkx_spd_i0/CLK
    SLICE_X44Y38         FDRE                                         r  clkx_spd_i0/bus_samp_src_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.128    -0.493 r  clkx_spd_i0/bus_samp_src_reg[2]/Q
                         net (fo=1, routed)           0.585     0.093    cmd_parse_i0/bus_dst_reg[15][2]
    SLICE_X45Y38         LUT3 (Prop_lut3_I2_O)        0.098     0.191 r  cmd_parse_i0/bus_dst[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.191    clkx_spd_i0/D[2]
    SLICE_X45Y38         FDRE                                         r  clkx_spd_i0/bus_dst_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.825    -0.860    clkx_spd_i0/clk_out2
    SLICE_X45Y38         FDRE                                         r  clkx_spd_i0/bus_dst_reg[2]/C
                         clock pessimism              0.556    -0.304    
                         clock uncertainty            0.194    -0.110    
    SLICE_X45Y38         FDRE (Hold_fdre_C_D)         0.107    -0.003    clkx_spd_i0/bus_dst_reg[2]
  -------------------------------------------------------------------
                         required time                          0.003    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.193    





---------------------------------------------------------------------------------------------------
From Clock:  clk_samp
  To Clock:  clk_out2_clk_core

Setup :            0  Failing Endpoints,  Worst Slack        5.887ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 samp_ram_i0/mem_array_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            dac_spi_i0/spi_mosi_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 1.254ns (32.528%)  route 2.601ns (67.472%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 8.416 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.908ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.703    -1.909    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.132    -1.777 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.868    -0.908    samp_ram_i0/clk_samp
    RAMB18_X2Y14         RAMB18E1                                     r  samp_ram_i0/mem_array_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y14         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[15])
                                                      0.882    -0.026 r  samp_ram_i0/mem_array_reg/DOBDO[15]
                         net (fo=2, routed)           1.674     1.647    samp_ram_i0/D[7]
    SLICE_X42Y36         LUT6 (Prop_lut6_I1_O)        0.124     1.771 r  samp_ram_i0/spi_mosi_i_6/O
                         net (fo=1, routed)           0.633     2.404    samp_ram_i0/spi_mosi_i_6_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I1_O)        0.124     2.528 r  samp_ram_i0/spi_mosi_i_4/O
                         net (fo=1, routed)           0.295     2.823    dac_spi_i0/spi_mosi_reg_0
    SLICE_X41Y38         LUT6 (Prop_lut6_I3_O)        0.124     2.947 r  dac_spi_i0/spi_mosi_i_1/O
                         net (fo=1, routed)           0.000     2.947    dac_spi_i0/spi_mosi_i_1_n_0
    SLICE_X41Y38         FDSE                                         r  dac_spi_i0/spi_mosi_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.489     8.416    dac_spi_i0/clk_out2
    SLICE_X41Y38         FDSE                                         r  dac_spi_i0/spi_mosi_reg/C
                         clock pessimism              0.462     8.878    
                         clock uncertainty           -0.074     8.803    
    SLICE_X41Y38         FDSE (Setup_fdse_C_D)        0.031     8.834    dac_spi_i0/spi_mosi_reg
  -------------------------------------------------------------------
                         required time                          8.834    
                         arrival time                          -2.947    
  -------------------------------------------------------------------
                         slack                                  5.887    

Slack (MET) :             6.063ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            dac_spi_i0/bit_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.704ns (19.994%)  route 2.817ns (80.006%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 8.416 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.703    -1.909    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.132    -1.777 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.827    -0.950    samp_gen_i0/clk_samp
    SLICE_X43Y38         FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           1.397     0.904    clk_gen_i0/clk_div_i0/samp_val
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.124     1.028 r  clk_gen_i0/clk_div_i0/bit_cnt[4]_i_4/O
                         net (fo=3, routed)           0.808     1.836    dac_spi_i0/active
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.124     1.960 r  dac_spi_i0/bit_cnt[4]_i_1/O
                         net (fo=4, routed)           0.612     2.571    dac_spi_i0/bit_cnt[4]_i_1_n_0
    SLICE_X42Y38         FDRE                                         r  dac_spi_i0/bit_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.489     8.416    dac_spi_i0/clk_out2
    SLICE_X42Y38         FDRE                                         r  dac_spi_i0/bit_cnt_reg[4]/C
                         clock pessimism              0.462     8.878    
                         clock uncertainty           -0.074     8.803    
    SLICE_X42Y38         FDRE (Setup_fdre_C_CE)      -0.169     8.634    dac_spi_i0/bit_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.634    
                         arrival time                          -2.571    
  -------------------------------------------------------------------
                         slack                                  6.063    

Slack (MET) :             6.113ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            dac_spi_i0/bit_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.704ns (20.279%)  route 2.768ns (79.721%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 8.417 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.703    -1.909    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.132    -1.777 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.827    -0.950    samp_gen_i0/clk_samp
    SLICE_X43Y38         FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           1.397     0.904    clk_gen_i0/clk_div_i0/samp_val
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.124     1.028 r  clk_gen_i0/clk_div_i0/bit_cnt[4]_i_4/O
                         net (fo=3, routed)           0.808     1.836    dac_spi_i0/active
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.124     1.960 r  dac_spi_i0/bit_cnt[4]_i_1/O
                         net (fo=4, routed)           0.562     2.522    dac_spi_i0/bit_cnt[4]_i_1_n_0
    SLICE_X42Y39         FDRE                                         r  dac_spi_i0/bit_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.490     8.417    dac_spi_i0/clk_out2
    SLICE_X42Y39         FDRE                                         r  dac_spi_i0/bit_cnt_reg[1]/C
                         clock pessimism              0.462     8.879    
                         clock uncertainty           -0.074     8.804    
    SLICE_X42Y39         FDRE (Setup_fdre_C_CE)      -0.169     8.635    dac_spi_i0/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          8.635    
                         arrival time                          -2.522    
  -------------------------------------------------------------------
                         slack                                  6.113    

Slack (MET) :             6.113ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            dac_spi_i0/bit_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.704ns (20.279%)  route 2.768ns (79.721%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 8.417 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.703    -1.909    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.132    -1.777 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.827    -0.950    samp_gen_i0/clk_samp
    SLICE_X43Y38         FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           1.397     0.904    clk_gen_i0/clk_div_i0/samp_val
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.124     1.028 r  clk_gen_i0/clk_div_i0/bit_cnt[4]_i_4/O
                         net (fo=3, routed)           0.808     1.836    dac_spi_i0/active
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.124     1.960 r  dac_spi_i0/bit_cnt[4]_i_1/O
                         net (fo=4, routed)           0.562     2.522    dac_spi_i0/bit_cnt[4]_i_1_n_0
    SLICE_X42Y39         FDRE                                         r  dac_spi_i0/bit_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.490     8.417    dac_spi_i0/clk_out2
    SLICE_X42Y39         FDRE                                         r  dac_spi_i0/bit_cnt_reg[2]/C
                         clock pessimism              0.462     8.879    
                         clock uncertainty           -0.074     8.804    
    SLICE_X42Y39         FDRE (Setup_fdre_C_CE)      -0.169     8.635    dac_spi_i0/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.635    
                         arrival time                          -2.522    
  -------------------------------------------------------------------
                         slack                                  6.113    

Slack (MET) :             6.113ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            dac_spi_i0/bit_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        3.472ns  (logic 0.704ns (20.279%)  route 2.768ns (79.721%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 8.417 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.703    -1.909    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.132    -1.777 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.827    -0.950    samp_gen_i0/clk_samp
    SLICE_X43Y38         FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           1.397     0.904    clk_gen_i0/clk_div_i0/samp_val
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.124     1.028 r  clk_gen_i0/clk_div_i0/bit_cnt[4]_i_4/O
                         net (fo=3, routed)           0.808     1.836    dac_spi_i0/active
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.124     1.960 r  dac_spi_i0/bit_cnt[4]_i_1/O
                         net (fo=4, routed)           0.562     2.522    dac_spi_i0/bit_cnt[4]_i_1_n_0
    SLICE_X42Y39         FDRE                                         r  dac_spi_i0/bit_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.490     8.417    dac_spi_i0/clk_out2
    SLICE_X42Y39         FDRE                                         r  dac_spi_i0/bit_cnt_reg[3]/C
                         clock pessimism              0.462     8.879    
                         clock uncertainty           -0.074     8.804    
    SLICE_X42Y39         FDRE (Setup_fdre_C_CE)      -0.169     8.635    dac_spi_i0/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.635    
                         arrival time                          -2.522    
  -------------------------------------------------------------------
                         slack                                  6.113    

Slack (MET) :             6.913ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            dac_spi_i0/bit_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        2.917ns  (logic 0.704ns (24.133%)  route 2.213ns (75.867%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 8.416 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.703    -1.909    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.132    -1.777 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.827    -0.950    samp_gen_i0/clk_samp
    SLICE_X43Y38         FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           1.397     0.904    clk_gen_i0/clk_div_i0/samp_val
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.124     1.028 r  clk_gen_i0/clk_div_i0/bit_cnt[4]_i_4/O
                         net (fo=3, routed)           0.816     1.844    dac_spi_i0/active
    SLICE_X42Y38         LUT6 (Prop_lut6_I5_O)        0.124     1.968 r  dac_spi_i0/bit_cnt[4]_i_2/O
                         net (fo=1, routed)           0.000     1.968    dac_spi_i0/bit_cnt[4]_i_2_n_0
    SLICE_X42Y38         FDRE                                         r  dac_spi_i0/bit_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.489     8.416    dac_spi_i0/clk_out2
    SLICE_X42Y38         FDRE                                         r  dac_spi_i0/bit_cnt_reg[4]/C
                         clock pessimism              0.462     8.878    
                         clock uncertainty           -0.074     8.803    
    SLICE_X42Y38         FDRE (Setup_fdre_C_D)        0.077     8.880    dac_spi_i0/bit_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          8.880    
                         arrival time                          -1.968    
  -------------------------------------------------------------------
                         slack                                  6.913    

Slack (MET) :             7.135ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            dac_spi_i0/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        2.698ns  (logic 0.580ns (21.497%)  route 2.118ns (78.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 8.417 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.703    -1.909    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.132    -1.777 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.827    -0.950    samp_gen_i0/clk_samp
    SLICE_X43Y38         FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           2.118     1.625    dac_spi_i0/samp_val
    SLICE_X42Y39         LUT6 (Prop_lut6_I4_O)        0.124     1.749 r  dac_spi_i0/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.749    dac_spi_i0/bit_cnt[2]_i_1_n_0
    SLICE_X42Y39         FDRE                                         r  dac_spi_i0/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.490     8.417    dac_spi_i0/clk_out2
    SLICE_X42Y39         FDRE                                         r  dac_spi_i0/bit_cnt_reg[2]/C
                         clock pessimism              0.462     8.879    
                         clock uncertainty           -0.074     8.804    
    SLICE_X42Y39         FDRE (Setup_fdre_C_D)        0.079     8.883    dac_spi_i0/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.883    
                         arrival time                          -1.749    
  -------------------------------------------------------------------
                         slack                                  7.135    

Slack (MET) :             7.514ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            dac_spi_i0/active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 0.704ns (31.040%)  route 1.564ns (68.960%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.584ns = ( 8.416 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.703    -1.909    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.132    -1.777 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.827    -0.950    samp_gen_i0/clk_samp
    SLICE_X43Y38         FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.494 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           1.397     0.904    clk_gen_i0/clk_div_i0/samp_val
    SLICE_X41Y38         LUT3 (Prop_lut3_I1_O)        0.124     1.028 r  clk_gen_i0/clk_div_i0/bit_cnt[4]_i_4/O
                         net (fo=3, routed)           0.167     1.194    dac_spi_i0/active
    SLICE_X41Y38         LUT6 (Prop_lut6_I5_O)        0.124     1.318 r  dac_spi_i0/active_i_1__0/O
                         net (fo=1, routed)           0.000     1.318    dac_spi_i0/active_i_1__0_n_0
    SLICE_X41Y38         FDRE                                         r  dac_spi_i0/active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.489     8.416    dac_spi_i0/clk_out2
    SLICE_X41Y38         FDRE                                         r  dac_spi_i0/active_reg/C
                         clock pessimism              0.462     8.878    
                         clock uncertainty           -0.074     8.803    
    SLICE_X41Y38         FDRE (Setup_fdre_C_D)        0.029     8.832    dac_spi_i0/active_reg
  -------------------------------------------------------------------
                         required time                          8.832    
                         arrival time                          -1.318    
  -------------------------------------------------------------------
                         slack                                  7.514    

Slack (MET) :             7.809ns  (required time - arrival time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            dac_spi_i0/dac_cs_n_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.580ns (29.388%)  route 1.394ns (70.612%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 8.417 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.950ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.703    -1.909    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.132    -1.777 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.827    -0.950    samp_gen_i0/clk_samp
    SLICE_X43Y38         FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.456    -0.494 f  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           1.394     0.900    dac_spi_i0/samp_val
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.124     1.024 r  dac_spi_i0/dac_cs_n_i_1/O
                         net (fo=1, routed)           0.000     1.024    dac_spi_i0/dac_cs_n_i_1_n_0
    SLICE_X41Y39         FDSE                                         r  dac_spi_i0/dac_cs_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.490     8.417    dac_spi_i0/clk_out2
    SLICE_X41Y39         FDSE                                         r  dac_spi_i0/dac_cs_n_reg/C
                         clock pessimism              0.462     8.879    
                         clock uncertainty           -0.074     8.804    
    SLICE_X41Y39         FDSE (Setup_fdse_C_D)        0.029     8.833    dac_spi_i0/dac_cs_n_reg
  -------------------------------------------------------------------
                         required time                          8.833    
                         arrival time                          -1.024    
  -------------------------------------------------------------------
                         slack                                  7.809    

Slack (MET) :             7.858ns  (required time - arrival time)
  Source:                 samp_gen_i0/led_clk_samp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_core rise@10.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        1.881ns  (logic 0.456ns (24.241%)  route 1.425ns (75.759%))
  Logic Levels:           0  
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 8.481 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.952ns
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.703    -1.909    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.132    -1.777 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.825    -0.952    samp_gen_i0/clk_samp
    SLICE_X43Y36         FDRE                                         r  samp_gen_i0/led_clk_samp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.456    -0.496 r  samp_gen_i0/led_clk_samp_reg[1]/Q
                         net (fo=1, routed)           1.425     0.929    samp_gen_i0/led_clk_samp[1]
    SLICE_X67Y43         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    10.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438     5.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     6.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.554     8.481    samp_gen_i0/clk_out2
    SLICE_X67Y43         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[1]/C
                         clock pessimism              0.462     8.943    
                         clock uncertainty           -0.074     8.868    
    SLICE_X67Y43         FDRE (Setup_fdre_C_D)       -0.081     8.787    samp_gen_i0/led_clk_tx_reg[1]
  -------------------------------------------------------------------
                         required time                          8.787    
                         arrival time                          -0.929    
  -------------------------------------------------------------------
                         slack                                  7.858    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            dac_spi_i0/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.186ns (32.825%)  route 0.381ns (67.175%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.270    -0.909    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.020    -0.889 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.268    -0.621    samp_gen_i0/clk_samp
    SLICE_X43Y38         FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.381    -0.099    dac_spi_i0/samp_val
    SLICE_X42Y39         LUT5 (Prop_lut5_I3_O)        0.045    -0.054 r  dac_spi_i0/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.054    dac_spi_i0/bit_cnt[1]_i_1_n_0
    SLICE_X42Y39         FDRE                                         r  dac_spi_i0/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.825    -0.860    dac_spi_i0/clk_out2
    SLICE_X42Y39         FDRE                                         r  dac_spi_i0/bit_cnt_reg[1]/C
                         clock pessimism              0.507    -0.353    
    SLICE_X42Y39         FDRE (Hold_fdre_C_D)         0.120    -0.233    dac_spi_i0/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.141ns (23.341%)  route 0.463ns (76.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.270    -0.909    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.020    -0.889 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.266    -0.623    samp_gen_i0/clk_samp
    SLICE_X43Y36         FDRE                                         r  samp_gen_i0/led_clk_samp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  samp_gen_i0/led_clk_samp_reg[4]/Q
                         net (fo=1, routed)           0.463    -0.019    samp_gen_i0/led_clk_samp[4]
    SLICE_X66Y43         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.851    -0.834    samp_gen_i0/clk_out2
    SLICE_X66Y43         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[4]/C
                         clock pessimism              0.507    -0.327    
    SLICE_X66Y43         FDRE (Hold_fdre_C_D)         0.052    -0.275    samp_gen_i0/led_clk_tx_reg[4]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.141ns (22.702%)  route 0.480ns (77.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.270    -0.909    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.020    -0.889 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.268    -0.621    samp_gen_i0/clk_samp
    SLICE_X43Y38         FDRE                                         r  samp_gen_i0/led_clk_samp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  samp_gen_i0/led_clk_samp_reg[0]/Q
                         net (fo=1, routed)           0.480     0.000    samp_gen_i0/led_clk_samp[0]
    SLICE_X67Y43         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.851    -0.834    samp_gen_i0/clk_out2
    SLICE_X67Y43         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[0]/C
                         clock pessimism              0.507    -0.327    
    SLICE_X67Y43         FDRE (Hold_fdre_C_D)         0.070    -0.257    samp_gen_i0/led_clk_tx_reg[0]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                           0.000    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            dac_spi_i0/bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.186ns (28.808%)  route 0.460ns (71.192%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.270    -0.909    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.020    -0.889 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.268    -0.621    samp_gen_i0/clk_samp
    SLICE_X43Y38         FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.460    -0.020    dac_spi_i0/samp_val
    SLICE_X43Y39         LUT6 (Prop_lut6_I4_O)        0.045     0.025 r  dac_spi_i0/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.025    dac_spi_i0/bit_cnt[0]_i_1_n_0
    SLICE_X43Y39         FDRE                                         r  dac_spi_i0/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.825    -0.860    dac_spi_i0/clk_out2
    SLICE_X43Y39         FDRE                                         r  dac_spi_i0/bit_cnt_reg[0]/C
                         clock pessimism              0.507    -0.353    
    SLICE_X43Y39         FDRE (Hold_fdre_C_D)         0.091    -0.262    dac_spi_i0/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                           0.025    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.141ns (21.295%)  route 0.521ns (78.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.270    -0.909    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.020    -0.889 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.268    -0.621    samp_gen_i0/clk_samp
    SLICE_X43Y38         FDRE                                         r  samp_gen_i0/led_clk_samp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  samp_gen_i0/led_clk_samp_reg[2]/Q
                         net (fo=1, routed)           0.521     0.041    samp_gen_i0/led_clk_samp[2]
    SLICE_X67Y43         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.851    -0.834    samp_gen_i0/clk_out2
    SLICE_X67Y43         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[2]/C
                         clock pessimism              0.507    -0.327    
    SLICE_X67Y43         FDRE (Hold_fdre_C_D)         0.070    -0.257    samp_gen_i0/led_clk_tx_reg[2]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                           0.041    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            dac_spi_i0/bit_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.186ns (26.861%)  route 0.506ns (73.139%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.270    -0.909    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.020    -0.889 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.268    -0.621    samp_gen_i0/clk_samp
    SLICE_X43Y38         FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.506     0.027    dac_spi_i0/samp_val
    SLICE_X42Y39         LUT6 (Prop_lut6_I4_O)        0.045     0.072 r  dac_spi_i0/bit_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.072    dac_spi_i0/bit_cnt[3]_i_1_n_0
    SLICE_X42Y39         FDRE                                         r  dac_spi_i0/bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.825    -0.860    dac_spi_i0/clk_out2
    SLICE_X42Y39         FDRE                                         r  dac_spi_i0/bit_cnt_reg[3]/C
                         clock pessimism              0.507    -0.353    
    SLICE_X42Y39         FDRE (Hold_fdre_C_D)         0.121    -0.232    dac_spi_i0/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.232    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 samp_gen_i0/samp_val_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            dac_spi_i0/dac_cs_n_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.186ns (26.512%)  route 0.516ns (73.488%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.270    -0.909    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.020    -0.889 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.268    -0.621    samp_gen_i0/clk_samp
    SLICE_X43Y38         FDRE                                         r  samp_gen_i0/samp_val_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  samp_gen_i0/samp_val_reg/Q
                         net (fo=7, routed)           0.516     0.036    dac_spi_i0/samp_val
    SLICE_X41Y39         LUT4 (Prop_lut4_I3_O)        0.045     0.081 r  dac_spi_i0/dac_cs_n_i_1/O
                         net (fo=1, routed)           0.000     0.081    dac_spi_i0/dac_cs_n_i_1_n_0
    SLICE_X41Y39         FDSE                                         r  dac_spi_i0/dac_cs_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.825    -0.860    dac_spi_i0/clk_out2
    SLICE_X41Y39         FDSE                                         r  dac_spi_i0/dac_cs_n_reg/C
                         clock pessimism              0.507    -0.353    
    SLICE_X41Y39         FDSE (Hold_fdse_C_D)         0.091    -0.262    dac_spi_i0/dac_cs_n_reg
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                           0.081    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.128ns (18.987%)  route 0.546ns (81.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.270    -0.909    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.020    -0.889 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.266    -0.623    samp_gen_i0/clk_samp
    SLICE_X43Y36         FDRE                                         r  samp_gen_i0/led_clk_samp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.128    -0.495 r  samp_gen_i0/led_clk_samp_reg[6]/Q
                         net (fo=1, routed)           0.546     0.051    samp_gen_i0/led_clk_samp[6]
    SLICE_X66Y43         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.851    -0.834    samp_gen_i0/clk_out2
    SLICE_X66Y43         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[6]/C
                         clock pessimism              0.507    -0.327    
    SLICE_X66Y43         FDRE (Hold_fdre_C_D)         0.009    -0.318    samp_gen_i0/led_clk_tx_reg[6]
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                           0.051    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.141ns (18.873%)  route 0.606ns (81.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.270    -0.909    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.020    -0.889 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.266    -0.623    samp_gen_i0/clk_samp
    SLICE_X43Y36         FDRE                                         r  samp_gen_i0/led_clk_samp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  samp_gen_i0/led_clk_samp_reg[1]/Q
                         net (fo=1, routed)           0.606     0.124    samp_gen_i0/led_clk_samp[1]
    SLICE_X67Y43         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.851    -0.834    samp_gen_i0/clk_out2
    SLICE_X67Y43         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[1]/C
                         clock pessimism              0.507    -0.327    
    SLICE_X67Y43         FDRE (Hold_fdre_C_D)         0.066    -0.261    samp_gen_i0/led_clk_tx_reg[1]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 samp_gen_i0/led_clk_samp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Destination:            samp_gen_i0/led_clk_tx_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_core
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_core rise@0.000ns - clk_samp rise@0.000ns)
  Data Path Delay:        0.676ns  (logic 0.128ns (18.935%)  route 0.548ns (81.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.270    -0.909    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.020    -0.889 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.266    -0.623    samp_gen_i0/clk_samp
    SLICE_X43Y36         FDRE                                         r  samp_gen_i0/led_clk_samp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y36         FDRE (Prop_fdre_C_Q)         0.128    -0.495 r  samp_gen_i0/led_clk_samp_reg[7]/Q
                         net (fo=1, routed)           0.548     0.053    samp_gen_i0/led_clk_samp[7]
    SLICE_X66Y28         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.839    -0.846    samp_gen_i0/clk_out2
    SLICE_X66Y28         FDRE                                         r  samp_gen_i0/led_clk_tx_reg[7]/C
                         clock pessimism              0.507    -0.339    
    SLICE_X66Y28         FDRE (Hold_fdre_C_D)         0.006    -0.333    samp_gen_i0/led_clk_tx_reg[7]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.387    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_core
  To Clock:  clk_samp

Setup :            0  Failing Endpoints,  Worst Slack        3.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.890ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_samp rise@320.000ns - clk_out2_clk_core rise@310.000ns)
  Data Path Delay:        5.436ns  (logic 1.583ns (29.120%)  route 3.853ns (70.880%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 318.413 - 320.000 ) 
    Source Clock Delay      (SCD):    -0.955ns = ( 309.045 - 310.000 ) 
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    310.000   310.000 r  
    Y9                                                0.000   310.000 r  clk_pin (IN)
                         net (fo=0)                   0.000   310.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   311.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   312.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   305.432 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   307.287    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   307.388 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.657   309.045    clkx_nsamp_i0/clk_out2
    SLICE_X43Y33         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.456   309.501 r  clkx_nsamp_i0/bus_dst_reg[1]/Q
                         net (fo=4, routed)           1.012   310.514    clkx_nsamp_i0/bus_dst_reg[2]_0[1]
    SLICE_X45Y33         LUT6 (Prop_lut6_I3_O)        0.124   310.638 r  clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.825   311.463    clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X43Y33         LUT4 (Prop_lut4_I1_O)        0.152   311.615 r  clkx_nsamp_i0/samp_cnt_done_carry_i_5/O
                         net (fo=1, routed)           0.425   312.040    clkx_nsamp_i0/samp_cnt_done_carry_i_5_n_0
    SLICE_X44Y33         LUT4 (Prop_lut4_I1_O)        0.326   312.366 r  clkx_nsamp_i0/samp_cnt_done_carry_i_1/O
                         net (fo=1, routed)           0.000   312.366    samp_gen_i0/S[2]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   312.767 r  samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           0.923   313.691    samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X44Y34         LUT6 (Prop_lut6_I0_O)        0.124   313.815 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.667   314.482    samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X41Y34         FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    320.000   320.000 r  
    Y9                                                0.000   320.000 r  clk_pin (IN)
                         net (fo=0)                   0.000   320.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   321.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   322.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   315.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   316.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   316.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.639   317.566    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.081   317.647 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.766   318.413    samp_gen_i0/clk_samp
    SLICE_X41Y34         FDRE                                         r  samp_gen_i0/samp_cnt_reg[1]/C
                         clock pessimism              0.462   318.875    
                         clock uncertainty           -0.074   318.800    
    SLICE_X41Y34         FDRE (Setup_fdre_C_R)       -0.429   318.371    samp_gen_i0/samp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        318.371    
                         arrival time                        -314.482    
  -------------------------------------------------------------------
                         slack                                  3.890    

Slack (MET) :             3.890ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_samp rise@320.000ns - clk_out2_clk_core rise@310.000ns)
  Data Path Delay:        5.436ns  (logic 1.583ns (29.120%)  route 3.853ns (70.880%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 318.413 - 320.000 ) 
    Source Clock Delay      (SCD):    -0.955ns = ( 309.045 - 310.000 ) 
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    310.000   310.000 r  
    Y9                                                0.000   310.000 r  clk_pin (IN)
                         net (fo=0)                   0.000   310.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   311.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   312.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   305.432 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   307.287    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   307.388 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.657   309.045    clkx_nsamp_i0/clk_out2
    SLICE_X43Y33         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.456   309.501 r  clkx_nsamp_i0/bus_dst_reg[1]/Q
                         net (fo=4, routed)           1.012   310.514    clkx_nsamp_i0/bus_dst_reg[2]_0[1]
    SLICE_X45Y33         LUT6 (Prop_lut6_I3_O)        0.124   310.638 r  clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.825   311.463    clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X43Y33         LUT4 (Prop_lut4_I1_O)        0.152   311.615 r  clkx_nsamp_i0/samp_cnt_done_carry_i_5/O
                         net (fo=1, routed)           0.425   312.040    clkx_nsamp_i0/samp_cnt_done_carry_i_5_n_0
    SLICE_X44Y33         LUT4 (Prop_lut4_I1_O)        0.326   312.366 r  clkx_nsamp_i0/samp_cnt_done_carry_i_1/O
                         net (fo=1, routed)           0.000   312.366    samp_gen_i0/S[2]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   312.767 r  samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           0.923   313.691    samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X44Y34         LUT6 (Prop_lut6_I0_O)        0.124   313.815 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.667   314.482    samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X41Y34         FDRE                                         r  samp_gen_i0/samp_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    320.000   320.000 r  
    Y9                                                0.000   320.000 r  clk_pin (IN)
                         net (fo=0)                   0.000   320.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   321.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   322.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   315.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   316.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   316.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.639   317.566    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.081   317.647 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.766   318.413    samp_gen_i0/clk_samp
    SLICE_X41Y34         FDRE                                         r  samp_gen_i0/samp_cnt_reg[2]/C
                         clock pessimism              0.462   318.875    
                         clock uncertainty           -0.074   318.800    
    SLICE_X41Y34         FDRE (Setup_fdre_C_R)       -0.429   318.371    samp_gen_i0/samp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        318.371    
                         arrival time                        -314.482    
  -------------------------------------------------------------------
                         slack                                  3.890    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_samp rise@320.000ns - clk_out2_clk_core rise@310.000ns)
  Data Path Delay:        5.283ns  (logic 1.583ns (29.967%)  route 3.700ns (70.033%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 318.412 - 320.000 ) 
    Source Clock Delay      (SCD):    -0.955ns = ( 309.045 - 310.000 ) 
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    310.000   310.000 r  
    Y9                                                0.000   310.000 r  clk_pin (IN)
                         net (fo=0)                   0.000   310.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   311.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   312.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   305.432 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   307.287    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   307.388 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.657   309.045    clkx_nsamp_i0/clk_out2
    SLICE_X43Y33         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.456   309.501 r  clkx_nsamp_i0/bus_dst_reg[1]/Q
                         net (fo=4, routed)           1.012   310.514    clkx_nsamp_i0/bus_dst_reg[2]_0[1]
    SLICE_X45Y33         LUT6 (Prop_lut6_I3_O)        0.124   310.638 r  clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.825   311.463    clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X43Y33         LUT4 (Prop_lut4_I1_O)        0.152   311.615 r  clkx_nsamp_i0/samp_cnt_done_carry_i_5/O
                         net (fo=1, routed)           0.425   312.040    clkx_nsamp_i0/samp_cnt_done_carry_i_5_n_0
    SLICE_X44Y33         LUT4 (Prop_lut4_I1_O)        0.326   312.366 r  clkx_nsamp_i0/samp_cnt_done_carry_i_1/O
                         net (fo=1, routed)           0.000   312.366    samp_gen_i0/S[2]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   312.767 r  samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           0.923   313.691    samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X44Y34         LUT6 (Prop_lut6_I0_O)        0.124   313.815 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.513   314.328    samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X41Y33         FDRE                                         r  samp_gen_i0/samp_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    320.000   320.000 r  
    Y9                                                0.000   320.000 r  clk_pin (IN)
                         net (fo=0)                   0.000   320.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   321.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   322.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   315.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   316.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   316.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.639   317.566    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.081   317.647 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.765   318.412    samp_gen_i0/clk_samp
    SLICE_X41Y33         FDRE                                         r  samp_gen_i0/samp_cnt_reg[0]/C
                         clock pessimism              0.462   318.874    
                         clock uncertainty           -0.074   318.799    
    SLICE_X41Y33         FDRE (Setup_fdre_C_R)       -0.429   318.370    samp_gen_i0/samp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        318.370    
                         arrival time                        -314.328    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.042ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_samp rise@320.000ns - clk_out2_clk_core rise@310.000ns)
  Data Path Delay:        5.283ns  (logic 1.583ns (29.967%)  route 3.700ns (70.033%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns = ( 318.412 - 320.000 ) 
    Source Clock Delay      (SCD):    -0.955ns = ( 309.045 - 310.000 ) 
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    310.000   310.000 r  
    Y9                                                0.000   310.000 r  clk_pin (IN)
                         net (fo=0)                   0.000   310.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   311.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   312.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   305.432 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   307.287    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   307.388 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.657   309.045    clkx_nsamp_i0/clk_out2
    SLICE_X43Y33         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.456   309.501 r  clkx_nsamp_i0/bus_dst_reg[1]/Q
                         net (fo=4, routed)           1.012   310.514    clkx_nsamp_i0/bus_dst_reg[2]_0[1]
    SLICE_X45Y33         LUT6 (Prop_lut6_I3_O)        0.124   310.638 r  clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.825   311.463    clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X43Y33         LUT4 (Prop_lut4_I1_O)        0.152   311.615 r  clkx_nsamp_i0/samp_cnt_done_carry_i_5/O
                         net (fo=1, routed)           0.425   312.040    clkx_nsamp_i0/samp_cnt_done_carry_i_5_n_0
    SLICE_X44Y33         LUT4 (Prop_lut4_I1_O)        0.326   312.366 r  clkx_nsamp_i0/samp_cnt_done_carry_i_1/O
                         net (fo=1, routed)           0.000   312.366    samp_gen_i0/S[2]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   312.767 r  samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           0.923   313.691    samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X44Y34         LUT6 (Prop_lut6_I0_O)        0.124   313.815 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.513   314.328    samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X41Y33         FDRE                                         r  samp_gen_i0/samp_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    320.000   320.000 r  
    Y9                                                0.000   320.000 r  clk_pin (IN)
                         net (fo=0)                   0.000   320.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   321.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   322.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   315.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   316.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   316.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.639   317.566    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.081   317.647 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.765   318.412    samp_gen_i0/clk_samp
    SLICE_X41Y33         FDRE                                         r  samp_gen_i0/samp_cnt_reg[5]/C
                         clock pessimism              0.462   318.874    
                         clock uncertainty           -0.074   318.799    
    SLICE_X41Y33         FDRE (Setup_fdre_C_R)       -0.429   318.370    samp_gen_i0/samp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        318.370    
                         arrival time                        -314.328    
  -------------------------------------------------------------------
                         slack                                  4.042    

Slack (MET) :             4.187ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_samp rise@320.000ns - clk_out2_clk_core rise@310.000ns)
  Data Path Delay:        5.139ns  (logic 1.583ns (30.806%)  route 3.556ns (69.194%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 318.413 - 320.000 ) 
    Source Clock Delay      (SCD):    -0.955ns = ( 309.045 - 310.000 ) 
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    310.000   310.000 r  
    Y9                                                0.000   310.000 r  clk_pin (IN)
                         net (fo=0)                   0.000   310.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   311.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   312.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   305.432 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   307.287    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   307.388 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.657   309.045    clkx_nsamp_i0/clk_out2
    SLICE_X43Y33         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.456   309.501 r  clkx_nsamp_i0/bus_dst_reg[1]/Q
                         net (fo=4, routed)           1.012   310.514    clkx_nsamp_i0/bus_dst_reg[2]_0[1]
    SLICE_X45Y33         LUT6 (Prop_lut6_I3_O)        0.124   310.638 r  clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.825   311.463    clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X43Y33         LUT4 (Prop_lut4_I1_O)        0.152   311.615 r  clkx_nsamp_i0/samp_cnt_done_carry_i_5/O
                         net (fo=1, routed)           0.425   312.040    clkx_nsamp_i0/samp_cnt_done_carry_i_5_n_0
    SLICE_X44Y33         LUT4 (Prop_lut4_I1_O)        0.326   312.366 r  clkx_nsamp_i0/samp_cnt_done_carry_i_1/O
                         net (fo=1, routed)           0.000   312.366    samp_gen_i0/S[2]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   312.767 r  samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           0.923   313.691    samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X44Y34         LUT6 (Prop_lut6_I0_O)        0.124   313.815 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.370   314.184    samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X43Y34         FDRE                                         r  samp_gen_i0/samp_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    320.000   320.000 r  
    Y9                                                0.000   320.000 r  clk_pin (IN)
                         net (fo=0)                   0.000   320.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   321.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   322.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   315.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   316.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   316.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.639   317.566    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.081   317.647 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.766   318.413    samp_gen_i0/clk_samp
    SLICE_X43Y34         FDRE                                         r  samp_gen_i0/samp_cnt_reg[3]/C
                         clock pessimism              0.462   318.875    
                         clock uncertainty           -0.074   318.800    
    SLICE_X43Y34         FDRE (Setup_fdre_C_R)       -0.429   318.371    samp_gen_i0/samp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        318.371    
                         arrival time                        -314.184    
  -------------------------------------------------------------------
                         slack                                  4.187    

Slack (MET) :             4.187ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_samp rise@320.000ns - clk_out2_clk_core rise@310.000ns)
  Data Path Delay:        5.139ns  (logic 1.583ns (30.806%)  route 3.556ns (69.194%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 318.413 - 320.000 ) 
    Source Clock Delay      (SCD):    -0.955ns = ( 309.045 - 310.000 ) 
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    310.000   310.000 r  
    Y9                                                0.000   310.000 r  clk_pin (IN)
                         net (fo=0)                   0.000   310.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   311.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   312.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   305.432 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   307.287    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   307.388 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.657   309.045    clkx_nsamp_i0/clk_out2
    SLICE_X43Y33         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.456   309.501 r  clkx_nsamp_i0/bus_dst_reg[1]/Q
                         net (fo=4, routed)           1.012   310.514    clkx_nsamp_i0/bus_dst_reg[2]_0[1]
    SLICE_X45Y33         LUT6 (Prop_lut6_I3_O)        0.124   310.638 r  clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.825   311.463    clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X43Y33         LUT4 (Prop_lut4_I1_O)        0.152   311.615 r  clkx_nsamp_i0/samp_cnt_done_carry_i_5/O
                         net (fo=1, routed)           0.425   312.040    clkx_nsamp_i0/samp_cnt_done_carry_i_5_n_0
    SLICE_X44Y33         LUT4 (Prop_lut4_I1_O)        0.326   312.366 r  clkx_nsamp_i0/samp_cnt_done_carry_i_1/O
                         net (fo=1, routed)           0.000   312.366    samp_gen_i0/S[2]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   312.767 r  samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           0.923   313.691    samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X44Y34         LUT6 (Prop_lut6_I0_O)        0.124   313.815 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.370   314.184    samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X43Y34         FDRE                                         r  samp_gen_i0/samp_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    320.000   320.000 r  
    Y9                                                0.000   320.000 r  clk_pin (IN)
                         net (fo=0)                   0.000   320.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   321.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   322.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   315.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   316.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   316.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.639   317.566    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.081   317.647 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.766   318.413    samp_gen_i0/clk_samp
    SLICE_X43Y34         FDRE                                         r  samp_gen_i0/samp_cnt_reg[4]/C
                         clock pessimism              0.462   318.875    
                         clock uncertainty           -0.074   318.800    
    SLICE_X43Y34         FDRE (Setup_fdre_C_R)       -0.429   318.371    samp_gen_i0/samp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        318.371    
                         arrival time                        -314.184    
  -------------------------------------------------------------------
                         slack                                  4.187    

Slack (MET) :             4.187ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_samp rise@320.000ns - clk_out2_clk_core rise@310.000ns)
  Data Path Delay:        5.139ns  (logic 1.583ns (30.806%)  route 3.556ns (69.194%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 318.413 - 320.000 ) 
    Source Clock Delay      (SCD):    -0.955ns = ( 309.045 - 310.000 ) 
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    310.000   310.000 r  
    Y9                                                0.000   310.000 r  clk_pin (IN)
                         net (fo=0)                   0.000   310.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   311.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   312.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   305.432 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   307.287    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   307.388 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.657   309.045    clkx_nsamp_i0/clk_out2
    SLICE_X43Y33         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.456   309.501 r  clkx_nsamp_i0/bus_dst_reg[1]/Q
                         net (fo=4, routed)           1.012   310.514    clkx_nsamp_i0/bus_dst_reg[2]_0[1]
    SLICE_X45Y33         LUT6 (Prop_lut6_I3_O)        0.124   310.638 r  clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.825   311.463    clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X43Y33         LUT4 (Prop_lut4_I1_O)        0.152   311.615 r  clkx_nsamp_i0/samp_cnt_done_carry_i_5/O
                         net (fo=1, routed)           0.425   312.040    clkx_nsamp_i0/samp_cnt_done_carry_i_5_n_0
    SLICE_X44Y33         LUT4 (Prop_lut4_I1_O)        0.326   312.366 r  clkx_nsamp_i0/samp_cnt_done_carry_i_1/O
                         net (fo=1, routed)           0.000   312.366    samp_gen_i0/S[2]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   312.767 r  samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           0.923   313.691    samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X44Y34         LUT6 (Prop_lut6_I0_O)        0.124   313.815 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.370   314.184    samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X43Y34         FDRE                                         r  samp_gen_i0/samp_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    320.000   320.000 r  
    Y9                                                0.000   320.000 r  clk_pin (IN)
                         net (fo=0)                   0.000   320.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   321.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   322.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   315.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   316.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   316.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.639   317.566    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.081   317.647 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.766   318.413    samp_gen_i0/clk_samp
    SLICE_X43Y34         FDRE                                         r  samp_gen_i0/samp_cnt_reg[6]/C
                         clock pessimism              0.462   318.875    
                         clock uncertainty           -0.074   318.800    
    SLICE_X43Y34         FDRE (Setup_fdre_C_R)       -0.429   318.371    samp_gen_i0/samp_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                        318.371    
                         arrival time                        -314.184    
  -------------------------------------------------------------------
                         slack                                  4.187    

Slack (MET) :             4.187ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_samp rise@320.000ns - clk_out2_clk_core rise@310.000ns)
  Data Path Delay:        5.139ns  (logic 1.583ns (30.806%)  route 3.556ns (69.194%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 318.413 - 320.000 ) 
    Source Clock Delay      (SCD):    -0.955ns = ( 309.045 - 310.000 ) 
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    310.000   310.000 r  
    Y9                                                0.000   310.000 r  clk_pin (IN)
                         net (fo=0)                   0.000   310.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   311.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   312.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   305.432 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   307.287    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   307.388 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.657   309.045    clkx_nsamp_i0/clk_out2
    SLICE_X43Y33         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.456   309.501 r  clkx_nsamp_i0/bus_dst_reg[1]/Q
                         net (fo=4, routed)           1.012   310.514    clkx_nsamp_i0/bus_dst_reg[2]_0[1]
    SLICE_X45Y33         LUT6 (Prop_lut6_I3_O)        0.124   310.638 r  clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.825   311.463    clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X43Y33         LUT4 (Prop_lut4_I1_O)        0.152   311.615 r  clkx_nsamp_i0/samp_cnt_done_carry_i_5/O
                         net (fo=1, routed)           0.425   312.040    clkx_nsamp_i0/samp_cnt_done_carry_i_5_n_0
    SLICE_X44Y33         LUT4 (Prop_lut4_I1_O)        0.326   312.366 r  clkx_nsamp_i0/samp_cnt_done_carry_i_1/O
                         net (fo=1, routed)           0.000   312.366    samp_gen_i0/S[2]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   312.767 r  samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           0.923   313.691    samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X44Y34         LUT6 (Prop_lut6_I0_O)        0.124   313.815 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.370   314.184    samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X43Y34         FDRE                                         r  samp_gen_i0/samp_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    320.000   320.000 r  
    Y9                                                0.000   320.000 r  clk_pin (IN)
                         net (fo=0)                   0.000   320.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   321.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   322.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   315.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   316.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   316.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.639   317.566    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.081   317.647 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.766   318.413    samp_gen_i0/clk_samp
    SLICE_X43Y34         FDRE                                         r  samp_gen_i0/samp_cnt_reg[7]/C
                         clock pessimism              0.462   318.875    
                         clock uncertainty           -0.074   318.800    
    SLICE_X43Y34         FDRE (Setup_fdre_C_R)       -0.429   318.371    samp_gen_i0/samp_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        318.371    
                         arrival time                        -314.184    
  -------------------------------------------------------------------
                         slack                                  4.187    

Slack (MET) :             4.187ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_samp rise@320.000ns - clk_out2_clk_core rise@310.000ns)
  Data Path Delay:        5.139ns  (logic 1.583ns (30.806%)  route 3.556ns (69.194%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 318.413 - 320.000 ) 
    Source Clock Delay      (SCD):    -0.955ns = ( 309.045 - 310.000 ) 
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    310.000   310.000 r  
    Y9                                                0.000   310.000 r  clk_pin (IN)
                         net (fo=0)                   0.000   310.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   311.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   312.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   305.432 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   307.287    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   307.388 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.657   309.045    clkx_nsamp_i0/clk_out2
    SLICE_X43Y33         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.456   309.501 r  clkx_nsamp_i0/bus_dst_reg[1]/Q
                         net (fo=4, routed)           1.012   310.514    clkx_nsamp_i0/bus_dst_reg[2]_0[1]
    SLICE_X45Y33         LUT6 (Prop_lut6_I3_O)        0.124   310.638 r  clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.825   311.463    clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X43Y33         LUT4 (Prop_lut4_I1_O)        0.152   311.615 r  clkx_nsamp_i0/samp_cnt_done_carry_i_5/O
                         net (fo=1, routed)           0.425   312.040    clkx_nsamp_i0/samp_cnt_done_carry_i_5_n_0
    SLICE_X44Y33         LUT4 (Prop_lut4_I1_O)        0.326   312.366 r  clkx_nsamp_i0/samp_cnt_done_carry_i_1/O
                         net (fo=1, routed)           0.000   312.366    samp_gen_i0/S[2]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   312.767 r  samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           0.923   313.691    samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X44Y34         LUT6 (Prop_lut6_I0_O)        0.124   313.815 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.370   314.184    samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X43Y34         FDRE                                         r  samp_gen_i0/samp_cnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    320.000   320.000 r  
    Y9                                                0.000   320.000 r  clk_pin (IN)
                         net (fo=0)                   0.000   320.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   321.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   322.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   315.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   316.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   316.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.639   317.566    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.081   317.647 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.766   318.413    samp_gen_i0/clk_samp
    SLICE_X43Y34         FDRE                                         r  samp_gen_i0/samp_cnt_reg[8]/C
                         clock pessimism              0.462   318.875    
                         clock uncertainty           -0.074   318.800    
    SLICE_X43Y34         FDRE (Setup_fdre_C_R)       -0.429   318.371    samp_gen_i0/samp_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        318.371    
                         arrival time                        -314.184    
  -------------------------------------------------------------------
                         slack                                  4.187    

Slack (MET) :             4.187ns  (required time - arrival time)
  Source:                 clkx_nsamp_i0/bus_dst_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            samp_gen_i0/samp_cnt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_samp
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_samp rise@320.000ns - clk_out2_clk_core rise@310.000ns)
  Data Path Delay:        5.139ns  (logic 1.583ns (30.806%)  route 3.556ns (69.194%))
  Logic Levels:           5  (CARRY4=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.587ns = ( 318.413 - 320.000 ) 
    Source Clock Delay      (SCD):    -0.955ns = ( 309.045 - 310.000 ) 
    Clock Pessimism Removal (CPR):    0.462ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                    310.000   310.000 r  
    Y9                                                0.000   310.000 r  clk_pin (IN)
                         net (fo=0)                   0.000   310.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490   311.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   312.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343   305.432 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855   307.287    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101   307.388 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.657   309.045    clkx_nsamp_i0/clk_out2
    SLICE_X43Y33         FDRE                                         r  clkx_nsamp_i0/bus_dst_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.456   309.501 r  clkx_nsamp_i0/bus_dst_reg[1]/Q
                         net (fo=4, routed)           1.012   310.514    clkx_nsamp_i0/bus_dst_reg[2]_0[1]
    SLICE_X45Y33         LUT6 (Prop_lut6_I3_O)        0.124   310.638 r  clkx_nsamp_i0/samp_cnt_done_carry_i_6/O
                         net (fo=3, routed)           0.825   311.463    clkx_nsamp_i0/samp_cnt_done_carry_i_6_n_0
    SLICE_X43Y33         LUT4 (Prop_lut4_I1_O)        0.152   311.615 r  clkx_nsamp_i0/samp_cnt_done_carry_i_5/O
                         net (fo=1, routed)           0.425   312.040    clkx_nsamp_i0/samp_cnt_done_carry_i_5_n_0
    SLICE_X44Y33         LUT4 (Prop_lut4_I1_O)        0.326   312.366 r  clkx_nsamp_i0/samp_cnt_done_carry_i_1/O
                         net (fo=1, routed)           0.000   312.366    samp_gen_i0/S[2]
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401   312.767 r  samp_gen_i0/samp_cnt_done_carry/CO[3]
                         net (fo=5, routed)           0.923   313.691    samp_gen_i0/meta_harden_samp_gen_go_i0/CO[0]
    SLICE_X44Y34         LUT6 (Prop_lut6_I0_O)        0.124   313.815 r  samp_gen_i0/meta_harden_samp_gen_go_i0/samp_cnt[9]_i_1/O
                         net (fo=10, routed)          0.370   314.184    samp_gen_i0/meta_harden_samp_gen_go_i0_n_2
    SLICE_X43Y34         FDRE                                         r  samp_gen_i0/samp_cnt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                    320.000   320.000 r  
    Y9                                                0.000   320.000 r  clk_pin (IN)
                         net (fo=0)                   0.000   320.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   321.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   322.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438   315.144 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691   316.835    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   316.926 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.639   317.566    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.081   317.647 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.766   318.413    samp_gen_i0/clk_samp
    SLICE_X43Y34         FDRE                                         r  samp_gen_i0/samp_cnt_reg[9]/C
                         clock pessimism              0.462   318.875    
                         clock uncertainty           -0.074   318.800    
    SLICE_X43Y34         FDRE (Setup_fdre_C_R)       -0.429   318.371    samp_gen_i0/samp_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        318.371    
                         arrival time                        -314.184    
  -------------------------------------------------------------------
                         slack                                  4.187    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.251ns (64.702%)  route 0.137ns (35.298%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.557    -0.622    clkx_spd_i0/clk_out2
    SLICE_X44Y37         FDRE                                         r  clkx_spd_i0/bus_dst_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  clkx_spd_i0/bus_dst_reg[13]/Q
                         net (fo=1, routed)           0.137    -0.344    samp_gen_i0/speed_cnt_reg[15]_0[13]
    SLICE_X45Y37         LUT3 (Prop_lut3_I2_O)        0.045    -0.299 r  samp_gen_i0/speed_cnt[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.299    samp_gen_i0/speed_cnt[12]_i_4_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065    -0.234 r  samp_gen_i0/speed_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.234    samp_gen_i0/speed_cnt_reg[12]_i_1_n_6
    SLICE_X45Y37         FDRE                                         r  samp_gen_i0/speed_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.290    -1.395    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.352 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.490    -0.862    samp_gen_i0/clk_samp
    SLICE_X45Y37         FDRE                                         r  samp_gen_i0/speed_cnt_reg[13]/C
                         clock pessimism              0.507    -0.355    
    SLICE_X45Y37         FDRE (Hold_fdre_C_D)         0.105    -0.250    samp_gen_i0/speed_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.272ns (68.312%)  route 0.126ns (31.688%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.556    -0.623    clkx_spd_i0/clk_out2
    SLICE_X46Y35         FDRE                                         r  clkx_spd_i0/bus_dst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.459 f  clkx_spd_i0/bus_dst_reg[3]/Q
                         net (fo=1, routed)           0.126    -0.332    samp_gen_i0/speed_cnt_reg[15]_0[3]
    SLICE_X45Y34         LUT3 (Prop_lut3_I2_O)        0.045    -0.287 r  samp_gen_i0/speed_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.287    samp_gen_i0/speed_cnt[0]_i_4_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.224 r  samp_gen_i0/speed_cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.224    samp_gen_i0/speed_cnt_reg[0]_i_2_n_4
    SLICE_X45Y34         FDRE                                         r  samp_gen_i0/speed_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.290    -1.395    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.352 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.488    -0.864    samp_gen_i0/clk_samp
    SLICE_X45Y34         FDRE                                         r  samp_gen_i0/speed_cnt_reg[3]/C
                         clock pessimism              0.507    -0.357    
    SLICE_X45Y34         FDRE (Hold_fdre_C_D)         0.105    -0.252    samp_gen_i0/speed_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.252    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.297ns (73.192%)  route 0.109ns (26.808%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.558    -0.621    clkx_spd_i0/clk_out2
    SLICE_X45Y38         FDRE                                         r  clkx_spd_i0/bus_dst_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDRE (Prop_fdre_C_Q)         0.128    -0.493 f  clkx_spd_i0/bus_dst_reg[12]/Q
                         net (fo=1, routed)           0.109    -0.384    samp_gen_i0/speed_cnt_reg[15]_0[12]
    SLICE_X45Y37         LUT3 (Prop_lut3_I2_O)        0.099    -0.285 r  samp_gen_i0/speed_cnt[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.285    samp_gen_i0/speed_cnt[12]_i_5_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.215 r  samp_gen_i0/speed_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.215    samp_gen_i0/speed_cnt_reg[12]_i_1_n_7
    SLICE_X45Y37         FDRE                                         r  samp_gen_i0/speed_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.290    -1.395    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.352 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.490    -0.862    samp_gen_i0/clk_samp
    SLICE_X45Y37         FDRE                                         r  samp_gen_i0/speed_cnt_reg[12]/C
                         clock pessimism              0.507    -0.355    
    SLICE_X45Y37         FDRE (Hold_fdre_C_D)         0.105    -0.250    samp_gen_i0/speed_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.338ns (71.168%)  route 0.137ns (28.832%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.557    -0.622    clkx_spd_i0/clk_out2
    SLICE_X44Y37         FDRE                                         r  clkx_spd_i0/bus_dst_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  clkx_spd_i0/bus_dst_reg[13]/Q
                         net (fo=1, routed)           0.137    -0.344    samp_gen_i0/speed_cnt_reg[15]_0[13]
    SLICE_X45Y37         LUT3 (Prop_lut3_I2_O)        0.045    -0.299 r  samp_gen_i0/speed_cnt[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.299    samp_gen_i0/speed_cnt[12]_i_4_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152    -0.147 r  samp_gen_i0/speed_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.147    samp_gen_i0/speed_cnt_reg[12]_i_1_n_5
    SLICE_X45Y37         FDRE                                         r  samp_gen_i0/speed_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.290    -1.395    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.352 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.490    -0.862    samp_gen_i0/clk_samp
    SLICE_X45Y37         FDRE                                         r  samp_gen_i0/speed_cnt_reg[14]/C
                         clock pessimism              0.507    -0.355    
    SLICE_X45Y37         FDRE (Hold_fdre_C_D)         0.105    -0.250    samp_gen_i0/speed_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.358ns (72.334%)  route 0.137ns (27.666%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.557    -0.622    clkx_spd_i0/clk_out2
    SLICE_X44Y37         FDRE                                         r  clkx_spd_i0/bus_dst_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  clkx_spd_i0/bus_dst_reg[13]/Q
                         net (fo=1, routed)           0.137    -0.344    samp_gen_i0/speed_cnt_reg[15]_0[13]
    SLICE_X45Y37         LUT3 (Prop_lut3_I2_O)        0.045    -0.299 r  samp_gen_i0/speed_cnt[12]_i_4/O
                         net (fo=1, routed)           0.000    -0.299    samp_gen_i0/speed_cnt[12]_i_4_n_0
    SLICE_X45Y37         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.172    -0.127 r  samp_gen_i0/speed_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.127    samp_gen_i0/speed_cnt_reg[12]_i_1_n_4
    SLICE_X45Y37         FDRE                                         r  samp_gen_i0/speed_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.290    -1.395    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.352 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.490    -0.862    samp_gen_i0/clk_samp
    SLICE_X45Y37         FDRE                                         r  samp_gen_i0/speed_cnt_reg[15]/C
                         clock pessimism              0.507    -0.355    
    SLICE_X45Y37         FDRE (Hold_fdre_C_D)         0.105    -0.250    samp_gen_i0/speed_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.313ns (62.956%)  route 0.184ns (37.044%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.556    -0.623    clkx_spd_i0/clk_out2
    SLICE_X46Y35         FDRE                                         r  clkx_spd_i0/bus_dst_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDRE (Prop_fdre_C_Q)         0.148    -0.475 f  clkx_spd_i0/bus_dst_reg[6]/Q
                         net (fo=1, routed)           0.184    -0.290    samp_gen_i0/speed_cnt_reg[15]_0[6]
    SLICE_X45Y35         LUT3 (Prop_lut3_I2_O)        0.099    -0.191 r  samp_gen_i0/speed_cnt[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.191    samp_gen_i0/speed_cnt[4]_i_3_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.125 r  samp_gen_i0/speed_cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.125    samp_gen_i0/speed_cnt_reg[4]_i_1_n_5
    SLICE_X45Y35         FDRE                                         r  samp_gen_i0/speed_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.290    -1.395    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.352 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.489    -0.863    samp_gen_i0/clk_samp
    SLICE_X45Y35         FDRE                                         r  samp_gen_i0/speed_cnt_reg[6]/C
                         clock pessimism              0.507    -0.356    
    SLICE_X45Y35         FDRE (Hold_fdre_C_D)         0.105    -0.251    samp_gen_i0/speed_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.378ns (74.974%)  route 0.126ns (25.026%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.556    -0.623    clkx_spd_i0/clk_out2
    SLICE_X46Y35         FDRE                                         r  clkx_spd_i0/bus_dst_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDRE (Prop_fdre_C_Q)         0.164    -0.459 f  clkx_spd_i0/bus_dst_reg[3]/Q
                         net (fo=1, routed)           0.126    -0.332    samp_gen_i0/speed_cnt_reg[15]_0[3]
    SLICE_X45Y34         LUT3 (Prop_lut3_I2_O)        0.045    -0.287 r  samp_gen_i0/speed_cnt[0]_i_4/O
                         net (fo=1, routed)           0.000    -0.287    samp_gen_i0/speed_cnt[0]_i_4_n_0
    SLICE_X45Y34         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.172 r  samp_gen_i0/speed_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000    -0.172    samp_gen_i0/speed_cnt_reg[0]_i_2_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.118 r  samp_gen_i0/speed_cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.118    samp_gen_i0/speed_cnt_reg[4]_i_1_n_7
    SLICE_X45Y35         FDRE                                         r  samp_gen_i0/speed_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.290    -1.395    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.352 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.489    -0.863    samp_gen_i0/clk_samp
    SLICE_X45Y35         FDRE                                         r  samp_gen_i0/speed_cnt_reg[4]/C
                         clock pessimism              0.507    -0.356    
    SLICE_X45Y35         FDRE (Hold_fdre_C_D)         0.105    -0.251    samp_gen_i0/speed_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.346ns (65.262%)  route 0.184ns (34.738%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.556    -0.623    clkx_spd_i0/clk_out2
    SLICE_X46Y35         FDRE                                         r  clkx_spd_i0/bus_dst_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDRE (Prop_fdre_C_Q)         0.148    -0.475 f  clkx_spd_i0/bus_dst_reg[6]/Q
                         net (fo=1, routed)           0.184    -0.290    samp_gen_i0/speed_cnt_reg[15]_0[6]
    SLICE_X45Y35         LUT3 (Prop_lut3_I2_O)        0.099    -0.191 r  samp_gen_i0/speed_cnt[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.191    samp_gen_i0/speed_cnt[4]_i_3_n_0
    SLICE_X45Y35         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.099    -0.092 r  samp_gen_i0/speed_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.092    samp_gen_i0/speed_cnt_reg[4]_i_1_n_4
    SLICE_X45Y35         FDRE                                         r  samp_gen_i0/speed_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.290    -1.395    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.352 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.489    -0.863    samp_gen_i0/clk_samp
    SLICE_X45Y35         FDRE                                         r  samp_gen_i0/speed_cnt_reg[7]/C
                         clock pessimism              0.507    -0.356    
    SLICE_X45Y35         FDRE (Hold_fdre_C_D)         0.105    -0.251    samp_gen_i0/speed_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.252ns (47.391%)  route 0.280ns (52.609%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.557    -0.622    clkx_spd_i0/clk_out2
    SLICE_X44Y37         FDRE                                         r  clkx_spd_i0/bus_dst_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.481 f  clkx_spd_i0/bus_dst_reg[10]/Q
                         net (fo=1, routed)           0.280    -0.201    samp_gen_i0/speed_cnt_reg[15]_0[10]
    SLICE_X45Y36         LUT3 (Prop_lut3_I2_O)        0.045    -0.156 r  samp_gen_i0/speed_cnt[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.156    samp_gen_i0/speed_cnt[8]_i_3_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.090 r  samp_gen_i0/speed_cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.090    samp_gen_i0/speed_cnt_reg[8]_i_1_n_5
    SLICE_X45Y36         FDRE                                         r  samp_gen_i0/speed_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.290    -1.395    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.352 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.489    -0.863    samp_gen_i0/clk_samp
    SLICE_X45Y36         FDRE                                         r  samp_gen_i0/speed_cnt_reg[10]/C
                         clock pessimism              0.507    -0.356    
    SLICE_X45Y36         FDRE (Hold_fdre_C_D)         0.105    -0.251    samp_gen_i0/speed_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.090    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 clkx_spd_i0/bus_dst_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            samp_gen_i0/speed_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             clk_samp
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_samp rise@0.000ns - clk_out2_clk_core rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.249ns (46.768%)  route 0.283ns (53.232%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.558    -0.621    clkx_spd_i0/clk_out2
    SLICE_X45Y38         FDRE                                         r  clkx_spd_i0/bus_dst_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.480 f  clkx_spd_i0/bus_dst_reg[11]/Q
                         net (fo=1, routed)           0.283    -0.196    samp_gen_i0/speed_cnt_reg[15]_0[11]
    SLICE_X45Y36         LUT3 (Prop_lut3_I2_O)        0.045    -0.151 r  samp_gen_i0/speed_cnt[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.151    samp_gen_i0/speed_cnt[8]_i_2_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.088 r  samp_gen_i0/speed_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.088    samp_gen_i0/speed_cnt_reg[8]_i_1_n_4
    SLICE_X45Y36         FDRE                                         r  samp_gen_i0/speed_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.290    -1.395    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.352 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.489    -0.863    samp_gen_i0/clk_samp
    SLICE_X45Y36         FDRE                                         r  samp_gen_i0/speed_cnt_reg[11]/C
                         clock pessimism              0.507    -0.356    
    SLICE_X45Y36         FDRE (Hold_fdre_C_D)         0.105    -0.251    samp_gen_i0/speed_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.088    
  -------------------------------------------------------------------
                         slack                                  0.163    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_core
  To Clock:  clk_out1_clk_core

Max Delay             1 Endpoint
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.988ns  (logic 0.518ns (52.414%)  route 0.470ns (47.586%))
  Logic Levels:           0  
  Clock Path Skew:        -0.636ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.655    -0.957    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X36Y31         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.439 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=43, routed)          0.470     0.032    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X36Y29         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.481    -1.592    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X36Y29         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.718ns  (logic 0.337ns (46.910%)  route 0.381ns (53.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.963ns
    Source Clock Delay      (SCD):    -1.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.478    -1.595    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X33Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.337    -1.258 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.381    -0.877    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[9]
    SLICE_X34Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.649    -0.963    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X34Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.792ns  (logic 0.385ns (48.597%)  route 0.407ns (51.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.964ns
    Source Clock Delay      (SCD):    -1.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.478    -1.595    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X32Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.385    -1.210 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.407    -0.803    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X32Y26         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.648    -0.964    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X32Y26         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.815ns  (logic 0.418ns (51.270%)  route 0.397ns (48.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.959ns
    Source Clock Delay      (SCD):    -1.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.482    -1.591    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X36Y31         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDRE (Prop_fdre_C_Q)         0.418    -1.173 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=43, routed)          0.397    -0.776    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X36Y29         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.653    -0.959    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X36Y29         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.840ns  (logic 0.385ns (45.847%)  route 0.455ns (54.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.964ns
    Source Clock Delay      (SCD):    -1.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.478    -1.595    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X32Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.385    -1.210 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.455    -0.756    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[5]
    SLICE_X32Y26         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.648    -0.964    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X32Y26         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.855ns  (logic 0.337ns (39.405%)  route 0.518ns (60.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.963ns
    Source Clock Delay      (SCD):    -1.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.478    -1.595    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X33Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.337    -1.258 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.518    -0.740    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[7]
    SLICE_X34Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.649    -0.963    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X34Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.903ns  (logic 0.367ns (40.654%)  route 0.536ns (59.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.963ns
    Source Clock Delay      (SCD):    -1.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.478    -1.595    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X33Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.367    -1.228 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.536    -0.693    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[8]
    SLICE_X35Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.649    -0.963    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X35Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.916ns  (logic 0.418ns (45.636%)  route 0.498ns (54.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    -1.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.478    -1.595    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X32Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.418    -1.177 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.498    -0.679    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X35Y25         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.646    -0.966    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X35Y25         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.947ns  (logic 0.418ns (44.122%)  route 0.529ns (55.878%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.963ns
    Source Clock Delay      (SCD):    -1.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.478    -1.595    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X32Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.418    -1.177 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.529    -0.648    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X35Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.649    -0.963    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X35Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.948ns  (logic 0.418ns (44.101%)  route 0.530ns (55.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.964ns
    Source Clock Delay      (SCD):    -1.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.478    -1.595    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X32Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDRE (Prop_fdre_C_Q)         0.418    -1.177 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.530    -0.648    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X32Y26         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.648    -0.964    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X32Y26         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.975ns  (logic 0.367ns (37.645%)  route 0.608ns (62.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.963ns
    Source Clock Delay      (SCD):    -1.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.478    -1.595    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X33Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDRE (Prop_fdre_C_Q)         0.367    -1.228 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.608    -0.620    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[6]
    SLICE_X35Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.649    -0.963    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X35Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  clk_out1_clk_core

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_pin
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.283ns  (logic 1.572ns (25.019%)  route 4.711ns (74.981%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    P16                                               0.000     0.000 f  rst_pin (IN)
                         net (fo=0)                   0.000     0.000    rst_pin
    P16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  IBUF_rst_i0/O
                         net (fo=4, routed)           3.793     5.241    clk_gen_i0/reset
    SLICE_X39Y29         LUT2 (Prop_lut2_I0_O)        0.124     5.365 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.918     6.283    rst_gen_i0/reset_bridge_clk_rx_i0/int_rst
    SLICE_X43Y32         FDPE                                         f  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.484    -1.589    rst_gen_i0/reset_bridge_clk_rx_i0/CLK
    SLICE_X43Y32         FDPE                                         r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C

Slack:                    inf
  Source:                 rst_pin
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.283ns  (logic 1.572ns (25.019%)  route 4.711ns (74.981%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.589ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.589ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    P16                                               0.000     0.000 f  rst_pin (IN)
                         net (fo=0)                   0.000     0.000    rst_pin
    P16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  IBUF_rst_i0/O
                         net (fo=4, routed)           3.793     5.241    clk_gen_i0/reset
    SLICE_X39Y29         LUT2 (Prop_lut2_I0_O)        0.124     5.365 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.918     6.283    rst_gen_i0/reset_bridge_clk_rx_i0/int_rst
    SLICE_X43Y32         FDPE                                         f  rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.484    -1.589    rst_gen_i0/reset_bridge_clk_rx_i0/CLK
    SLICE_X43Y32         FDPE                                         r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/C

Slack:                    inf
  Source:                 rst_pin
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.406ns  (logic 1.448ns (26.787%)  route 3.958ns (73.213%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.595ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.595ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    P16                                               0.000     0.000 r  rst_pin (IN)
                         net (fo=0)                   0.000     0.000    rst_pin
    P16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  IBUF_rst_i0/O
                         net (fo=4, routed)           3.958     5.406    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X38Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.478    -1.595    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X38Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_pin
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.987ns  (logic 0.216ns (10.881%)  route 1.771ns (89.119%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        -0.871ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    P16                                               0.000    -0.500 r  rst_pin (IN)
                         net (fo=0)                   0.000    -0.500    rst_pin
    P16                  IBUF (Prop_ibuf_I_O)         0.216    -0.284 r  IBUF_rst_i0/O
                         net (fo=4, routed)           1.771     1.487    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X38Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.814    -0.871    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X38Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 rst_pin
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.320ns  (logic 0.261ns (11.256%)  route 2.059ns (88.744%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    P16                                               0.000    -0.500 f  rst_pin (IN)
                         net (fo=0)                   0.000    -0.500    rst_pin
    P16                  IBUF (Prop_ibuf_I_O)         0.216    -0.284 f  IBUF_rst_i0/O
                         net (fo=4, routed)           1.709     1.425    clk_gen_i0/reset
    SLICE_X39Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.470 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.350     1.820    rst_gen_i0/reset_bridge_clk_rx_i0/int_rst
    SLICE_X43Y32         FDPE                                         f  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.819    -0.866    rst_gen_i0/reset_bridge_clk_rx_i0/CLK
    SLICE_X43Y32         FDPE                                         r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C

Slack:                    inf
  Source:                 rst_pin
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.320ns  (logic 0.261ns (11.256%)  route 2.059ns (88.744%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        -0.866ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    P16                                               0.000    -0.500 f  rst_pin (IN)
                         net (fo=0)                   0.000    -0.500    rst_pin
    P16                  IBUF (Prop_ibuf_I_O)         0.216    -0.284 f  IBUF_rst_i0/O
                         net (fo=4, routed)           1.709     1.425    clk_gen_i0/reset
    SLICE_X39Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.470 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.350     1.820    rst_gen_i0/reset_bridge_clk_rx_i0/int_rst
    SLICE_X43Y32         FDPE                                         f  rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.819    -0.866    rst_gen_i0/reset_bridge_clk_rx_i0/CLK
    SLICE_X43Y32         FDPE                                         r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_core
  To Clock:  clk_out2_clk_core

Max Delay             1 Endpoint
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.034ns  (logic 0.518ns (50.088%)  route 0.516ns (49.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns
    Source Clock Delay      (SCD):    -0.963ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.649    -0.963    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.518    -0.445 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=35, routed)          0.516     0.072    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X36Y30         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.481    -1.592    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X36Y30         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.706ns  (logic 0.337ns (47.738%)  route 0.369ns (52.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -1.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.482    -1.591    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X35Y29         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.337    -1.254 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.369    -0.885    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X35Y28         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.652    -0.960    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X35Y28         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/C

Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.755ns  (logic 0.367ns (48.597%)  route 0.388ns (51.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -1.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.482    -1.591    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X35Y29         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.367    -1.224 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.388    -0.836    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[8]
    SLICE_X35Y28         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.652    -0.960    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X35Y28         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C

Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.763ns  (logic 0.385ns (50.459%)  route 0.378ns (49.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.479    -1.594    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X34Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.385    -1.209 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.378    -0.831    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[5]
    SLICE_X34Y28         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.652    -0.960    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X34Y28         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/C

Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.822ns  (logic 0.418ns (50.833%)  route 0.404ns (49.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.635ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.479    -1.594    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X34Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.418    -1.176 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.404    -0.772    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X34Y28         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.652    -0.960    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X34Y28         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C

Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.829ns  (logic 0.418ns (50.423%)  route 0.411ns (49.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.963ns
    Source Clock Delay      (SCD):    -1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.479    -1.594    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X34Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.418    -1.176 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.411    -0.765    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X33Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.649    -0.963    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.860ns  (logic 0.418ns (48.594%)  route 0.442ns (51.406%))
  Logic Levels:           0  
  Clock Path Skew:        0.638ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.958ns
    Source Clock Delay      (SCD):    -1.595ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.478    -1.595    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X38Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y27         FDRE (Prop_fdre_C_Q)         0.418    -1.177 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=35, routed)          0.442    -0.735    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X36Y30         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.654    -0.958    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X36Y30         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.864ns  (logic 0.385ns (44.567%)  route 0.479ns (55.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.964ns
    Source Clock Delay      (SCD):    -1.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.477    -1.596    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X32Y26         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.385    -1.211 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.479    -0.732    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X33Y26         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.648    -0.964    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y26         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.912ns  (logic 0.385ns (42.237%)  route 0.527ns (57.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.966ns
    Source Clock Delay      (SCD):    -1.594ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.479    -1.594    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X34Y27         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y27         FDRE (Prop_fdre_C_Q)         0.385    -1.209 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.527    -0.683    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X34Y25         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.646    -0.966    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X34Y25         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.966ns  (logic 0.337ns (34.882%)  route 0.629ns (65.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.959ns
    Source Clock Delay      (SCD):    -1.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.482    -1.591    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X35Y29         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.337    -1.254 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.629    -0.625    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[9]
    SLICE_X34Y29         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.653    -0.959    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X34Y29         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C

Slack:                    inf
  Source:                 char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.009ns  (logic 0.418ns (41.435%)  route 0.591ns (58.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.633ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.964ns
    Source Clock Delay      (SCD):    -1.596ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.477    -1.596    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X32Y26         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.418    -1.178 r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.591    -0.588    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X33Y26         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343    -4.568 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855    -2.713    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.648    -0.964    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X33Y26         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  clk_out2_clk_core

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_pin
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.853ns  (logic 1.572ns (26.857%)  route 4.281ns (73.143%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    P16                                               0.000     0.000 f  rst_pin (IN)
                         net (fo=0)                   0.000     0.000    rst_pin
    P16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  IBUF_rst_i0/O
                         net (fo=4, routed)           3.793     5.241    clk_gen_i0/reset
    SLICE_X39Y29         LUT2 (Prop_lut2_I0_O)        0.124     5.365 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.488     5.853    rst_gen_i0/reset_bridge_clk_tx_i0/int_rst
    SLICE_X42Y29         FDPE                                         f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.481    -1.592    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X42Y29         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C

Slack:                    inf
  Source:                 rst_pin
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.853ns  (logic 1.572ns (26.857%)  route 4.281ns (73.143%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.592ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    P16                                               0.000     0.000 f  rst_pin (IN)
                         net (fo=0)                   0.000     0.000    rst_pin
    P16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  IBUF_rst_i0/O
                         net (fo=4, routed)           3.793     5.241    clk_gen_i0/reset
    SLICE_X39Y29         LUT2 (Prop_lut2_I0_O)        0.124     5.365 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.488     5.853    rst_gen_i0/reset_bridge_clk_tx_i0/int_rst
    SLICE_X42Y29         FDPE                                         f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.481    -1.592    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X42Y29         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/C

Slack:                    inf
  Source:                 rst_pin
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.716ns  (logic 1.448ns (25.331%)  route 4.268ns (74.669%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.591ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.591ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    P16                                               0.000     0.000 r  rst_pin (IN)
                         net (fo=0)                   0.000     0.000    rst_pin
    P16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  IBUF_rst_i0/O
                         net (fo=4, routed)           4.268     5.716    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X36Y31         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.482    -1.591    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X36Y31         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_pin
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.095ns  (logic 0.216ns (10.322%)  route 1.878ns (89.678%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        -0.867ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    P16                                               0.000    -0.500 r  rst_pin (IN)
                         net (fo=0)                   0.000    -0.500    rst_pin
    P16                  IBUF (Prop_ibuf_I_O)         0.216    -0.284 r  IBUF_rst_i0/O
                         net (fo=4, routed)           1.878     1.595    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/src_rst
    SLICE_X36Y31         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.818    -0.867    char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X36Y31         FDRE                                         r  char_fifo_i0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 rst_pin
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.145ns  (logic 0.261ns (12.175%)  route 1.884ns (87.825%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        -0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    P16                                               0.000    -0.500 f  rst_pin (IN)
                         net (fo=0)                   0.000    -0.500    rst_pin
    P16                  IBUF (Prop_ibuf_I_O)         0.216    -0.284 f  IBUF_rst_i0/O
                         net (fo=4, routed)           1.709     1.425    clk_gen_i0/reset
    SLICE_X39Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.470 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.175     1.645    rst_gen_i0/reset_bridge_clk_tx_i0/int_rst
    SLICE_X42Y29         FDPE                                         f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.816    -0.869    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X42Y29         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C

Slack:                    inf
  Source:                 rst_pin
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.145ns  (logic 0.261ns (12.175%)  route 1.884ns (87.825%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        -0.869ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    P16                                               0.000    -0.500 f  rst_pin (IN)
                         net (fo=0)                   0.000    -0.500    rst_pin
    P16                  IBUF (Prop_ibuf_I_O)         0.216    -0.284 f  IBUF_rst_i0/O
                         net (fo=4, routed)           1.709     1.425    clk_gen_i0/reset
    SLICE_X39Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.470 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.175     1.645    rst_gen_i0/reset_bridge_clk_tx_i0/int_rst
    SLICE_X42Y29         FDPE                                         f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.816    -0.869    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X42Y29         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_clk_core
  To Clock:  clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/C
                            (falling edge-triggered cell ODDR clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_clk_pin
                            (output port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.027ns  (logic 4.026ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.751ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    -0.751ns = ( 4.249 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_pin (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     6.490 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     7.775    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.343     0.432 f  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     2.287    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     2.388 f  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.860     4.249    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk_out2
    OLOGIC_X0Y48         ODDR                                         f  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y48         ODDR (Prop_oddr_C_Q)         0.472     4.721 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/Q
                         net (fo=1, routed)           0.001     4.722    spi_clk_o
    V10                  OBUF (Prop_obuf_I_O)         3.554     8.275 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     8.275    spi_clk_pin
    V10                                                               r  spi_clk_pin (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/C
                            (rising edge-triggered cell ODDR clocked by clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            spi_clk_pin
                            (output port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.432ns  (logic 1.431ns (99.930%)  route 0.001ns (0.070%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Clock Path Skew:        0.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 5.000 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.421    -1.722 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518    -1.204    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.616    -0.563    dac_spi_i0/out_ddr_flop_spi_clk_i0/clk_out2
    OLOGIC_X0Y48         ODDR                                         r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y48         ODDR (Prop_oddr_C_Q)         0.177    -0.386 r  dac_spi_i0/out_ddr_flop_spi_clk_i0/ODDR_inst/Q
                         net (fo=1, routed)           0.001    -0.385    spi_clk_o
    V10                  OBUF (Prop_obuf_I_O)         1.254     0.870 r  OBUF_spi_clk/O
                         net (fo=0)                   0.000     0.870    spi_clk_pin
    V10                                                               r  spi_clk_pin (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin
  To Clock:  clk_samp

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_pin
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/PRE
                            (recovery check against rising-edge clock clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.558ns  (logic 1.572ns (23.971%)  route 4.986ns (76.029%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    P16                                               0.000     0.000 f  rst_pin (IN)
                         net (fo=0)                   0.000     0.000    rst_pin
    P16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  IBUF_rst_i0/O
                         net (fo=4, routed)           3.793     5.241    clk_gen_i0/reset
    SLICE_X39Y29         LUT2 (Prop_lut2_I0_O)        0.124     5.365 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           1.193     6.558    rst_gen_i0/reset_bridge_clk_samp_i0/int_rst
    SLICE_X40Y33         FDPE                                         f  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.639    -2.434    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.081    -2.353 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.765    -1.588    rst_gen_i0/reset_bridge_clk_samp_i0/clk_samp
    SLICE_X40Y33         FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/C

Slack:                    inf
  Source:                 rst_pin
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/PRE
                            (recovery check against rising-edge clock clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.558ns  (logic 1.572ns (23.971%)  route 4.986ns (76.029%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.000ns
  Clock Path Skew:        -1.588ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.588ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                  0.000     0.000    
    P16                                               0.000     0.000 f  rst_pin (IN)
                         net (fo=0)                   0.000     0.000    rst_pin
    P16                  IBUF (Prop_ibuf_I_O)         1.448     1.448 f  IBUF_rst_i0/O
                         net (fo=4, routed)           3.793     5.241    clk_gen_i0/reset
    SLICE_X39Y29         LUT2 (Prop_lut2_I0_O)        0.124     5.365 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           1.193     6.558    rst_gen_i0/reset_bridge_clk_samp_i0/int_rst
    SLICE_X40Y33         FDPE                                         f  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.639    -2.434    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.081    -2.353 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.765    -1.588    rst_gen_i0/reset_bridge_clk_samp_i0/clk_samp
    SLICE_X40Y33         FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_pin
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/PRE
                            (removal check against rising-edge clock clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.421ns  (logic 0.261ns (10.788%)  route 2.160ns (89.212%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        -0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    P16                                               0.000    -0.500 f  rst_pin (IN)
                         net (fo=0)                   0.000    -0.500    rst_pin
    P16                  IBUF (Prop_ibuf_I_O)         0.216    -0.284 f  IBUF_rst_i0/O
                         net (fo=4, routed)           1.709     1.425    clk_gen_i0/reset
    SLICE_X39Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.470 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.451     1.921    rst_gen_i0/reset_bridge_clk_samp_i0/int_rst
    SLICE_X40Y33         FDPE                                         f  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.290    -1.395    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.352 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.487    -0.865    rst_gen_i0/reset_bridge_clk_samp_i0/clk_samp
    SLICE_X40Y33         FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/C

Slack:                    inf
  Source:                 rst_pin
                            (input port clocked by clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/PRE
                            (removal check against rising-edge clock clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.421ns  (logic 0.261ns (10.788%)  route 2.160ns (89.212%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            -0.500ns
  Clock Path Skew:        -0.865ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.188ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin rise edge)    0.000     0.000 r  
                         input delay                 -0.500    -0.500    
    P16                                               0.000    -0.500 f  rst_pin (IN)
                         net (fo=0)                   0.000    -0.500    rst_pin
    P16                  IBUF (Prop_ibuf_I_O)         0.216    -0.284 f  IBUF_rst_i0/O
                         net (fo=4, routed)           1.709     1.425    clk_gen_i0/reset
    SLICE_X39Y29         LUT2 (Prop_lut2_I0_O)        0.045     1.470 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.451     1.921    rst_gen_i0/reset_bridge_clk_samp_i0/int_rst
    SLICE_X40Y33         FDPE                                         f  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.290    -1.395    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.352 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.487    -0.865    rst_gen_i0/reset_bridge_clk_samp_i0/clk_samp
    SLICE_X40Y33         FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_core
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_core'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.437ns  (logic 0.029ns (2.018%)  route 1.408ns (97.982%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_core fall edge)
                                                      5.000     5.000 f  
    Y9                                                0.000     5.000 f  clk_pin (IN)
                         net (fo=0)                   0.000     5.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     5.446 f  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.204     2.722 f  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.564     3.286    clk_gen_i0/clk_core_i0/inst/clkfbout_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.315 f  clk_gen_i0/clk_core_i0/inst/clkf_buf/O
                         net (fo=1, routed)           0.844     4.159    clk_gen_i0/clk_core_i0/inst/clkfbout_buf_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_core'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.349ns  (logic 0.091ns (2.717%)  route 3.258ns (97.283%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.438    -4.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.691    -3.165    clk_gen_i0/clk_core_i0/inst/clkfbout_clk_core
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_gen_i0/clk_core_i0/inst/clkf_buf/O
                         net (fo=1, routed)           1.567    -1.506    clk_gen_i0/clk_core_i0/inst/clkfbout_buf_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_core

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.170ns  (logic 0.124ns (2.974%)  route 4.046ns (97.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           3.128     3.128    clk_gen_i0/clock_locked
    SLICE_X39Y29         LUT2 (Prop_lut2_I1_O)        0.124     3.252 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.918     4.170    rst_gen_i0/reset_bridge_clk_rx_i0/int_rst
    SLICE_X43Y32         FDPE                                         f  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.484    -1.589    rst_gen_i0/reset_bridge_clk_rx_i0/CLK
    SLICE_X43Y32         FDPE                                         r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C

Slack:                    inf
  Source:                 clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.170ns  (logic 0.124ns (2.974%)  route 4.046ns (97.026%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           3.128     3.128    clk_gen_i0/clock_locked
    SLICE_X39Y29         LUT2 (Prop_lut2_I1_O)        0.124     3.252 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.918     4.170    rst_gen_i0/reset_bridge_clk_rx_i0/int_rst
    SLICE_X43Y32         FDPE                                         f  rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438    -4.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691    -3.165    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         1.484    -1.589    rst_gen_i0/reset_bridge_clk_rx_i0/CLK
    SLICE_X43Y32         FDPE                                         r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.856ns  (logic 0.045ns (2.425%)  route 1.811ns (97.575%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.461     1.461    clk_gen_i0/clock_locked
    SLICE_X39Y29         LUT2 (Prop_lut2_I1_O)        0.045     1.506 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.350     1.856    rst_gen_i0/reset_bridge_clk_rx_i0/int_rst
    SLICE_X43Y32         FDPE                                         f  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.819    -0.866    rst_gen_i0/reset_bridge_clk_rx_i0/CLK
    SLICE_X43Y32         FDPE                                         r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_dst_reg/C

Slack:                    inf
  Source:                 clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.856ns  (logic 0.045ns (2.425%)  route 1.811ns (97.575%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.461     1.461    clk_gen_i0/clock_locked
    SLICE_X39Y29         LUT2 (Prop_lut2_I1_O)        0.045     1.506 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.350     1.856    rst_gen_i0/reset_bridge_clk_rx_i0/int_rst
    SLICE_X43Y32         FDPE                                         f  rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out1_clk_core
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout1_buf/O
                         net (fo=356, routed)         0.819    -0.866    rst_gen_i0/reset_bridge_clk_rx_i0/CLK
    SLICE_X43Y32         FDPE                                         r  rst_gen_i0/reset_bridge_clk_rx_i0/rst_meta_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_clk_core

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.740ns  (logic 0.124ns (3.316%)  route 3.616ns (96.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           3.128     3.128    clk_gen_i0/clock_locked
    SLICE_X39Y29         LUT2 (Prop_lut2_I1_O)        0.124     3.252 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.488     3.740    rst_gen_i0/reset_bridge_clk_tx_i0/int_rst
    SLICE_X42Y29         FDPE                                         f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.481    -1.592    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X42Y29         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C

Slack:                    inf
  Source:                 clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/PRE
                            (recovery check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.740ns  (logic 0.124ns (3.316%)  route 3.616ns (96.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           3.128     3.128    clk_gen_i0/clock_locked
    SLICE_X39Y29         LUT2 (Prop_lut2_I1_O)        0.124     3.252 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.488     3.740    rst_gen_i0/reset_bridge_clk_tx_i0/int_rst
    SLICE_X42Y29         FDPE                                         f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         1.481    -1.592    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X42Y29         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.681ns  (logic 0.045ns (2.677%)  route 1.636ns (97.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.461     1.461    clk_gen_i0/clock_locked
    SLICE_X39Y29         LUT2 (Prop_lut2_I1_O)        0.045     1.506 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.175     1.681    rst_gen_i0/reset_bridge_clk_tx_i0/int_rst
    SLICE_X42Y29         FDPE                                         f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.816    -0.869    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X42Y29         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_dst_reg/C

Slack:                    inf
  Source:                 clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/PRE
                            (removal check against rising-edge clock clk_out2_clk_core  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.681ns  (logic 0.045ns (2.677%)  route 1.636ns (97.323%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.461     1.461    clk_gen_i0/clock_locked
    SLICE_X39Y29         LUT2 (Prop_lut2_I1_O)        0.045     1.506 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.175     1.681    rst_gen_i0/reset_bridge_clk_tx_i0/int_rst
    SLICE_X42Y29         FDPE                                         f  rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_core rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.816    -0.869    rst_gen_i0/reset_bridge_clk_tx_i0/clk_out2
    SLICE_X42Y29         FDPE                                         r  rst_gen_i0/reset_bridge_clk_tx_i0/rst_meta_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_samp

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/PRE
                            (recovery check against rising-edge clock clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.444ns  (logic 0.124ns (2.790%)  route 4.320ns (97.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           3.128     3.128    clk_gen_i0/clock_locked
    SLICE_X39Y29         LUT2 (Prop_lut2_I1_O)        0.124     3.252 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           1.193     4.444    rst_gen_i0/reset_bridge_clk_samp_i0/int_rst
    SLICE_X40Y33         FDPE                                         f  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.639    -2.434    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.081    -2.353 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.765    -1.588    rst_gen_i0/reset_bridge_clk_samp_i0/clk_samp
    SLICE_X40Y33         FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/C

Slack:                    inf
  Source:                 clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/PRE
                            (recovery check against rising-edge clock clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.444ns  (logic 0.124ns (2.790%)  route 4.320ns (97.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           3.128     3.128    clk_gen_i0/clock_locked
    SLICE_X39Y29         LUT2 (Prop_lut2_I1_O)        0.124     3.252 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           1.193     4.444    rst_gen_i0/reset_bridge_clk_samp_i0/int_rst
    SLICE_X40Y33         FDPE                                         f  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.582    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.438    -4.856 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691    -3.165    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.074 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.639    -2.434    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.081    -2.353 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.765    -1.588    rst_gen_i0/reset_bridge_clk_samp_i0/clk_samp
    SLICE_X40Y33         FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/PRE
                            (removal check against rising-edge clock clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.956ns  (logic 0.045ns (2.300%)  route 1.911ns (97.700%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.461     1.461    clk_gen_i0/clock_locked
    SLICE_X39Y29         LUT2 (Prop_lut2_I1_O)        0.045     1.506 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.451     1.956    rst_gen_i0/reset_bridge_clk_samp_i0/int_rst
    SLICE_X40Y33         FDPE                                         f  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.290    -1.395    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.352 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.487    -0.865    rst_gen_i0/reset_bridge_clk_samp_i0/clk_samp
    SLICE_X40Y33         FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_dst_reg/C

Slack:                    inf
  Source:                 clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/PRE
                            (removal check against rising-edge clock clk_samp  {rise@0.000ns fall@160.000ns period=320.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.956ns  (logic 0.045ns (2.300%)  route 1.911ns (97.700%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV                   0.000     0.000 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           1.461     1.461    clk_gen_i0/clock_locked
    SLICE_X39Y29         LUT2 (Prop_lut2_I1_O)        0.045     1.506 f  clk_gen_i0/rst_meta_i_1/O
                         net (fo=6, routed)           0.451     1.956    rst_gen_i0/reset_bridge_clk_samp_i0/int_rst
    SLICE_X40Y33         FDPE                                         f  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_samp rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_i0/clk_core_i0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_gen_i0/clk_core_i0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    clk_gen_i0/clk_core_i0/inst/clk_in1_clk_core
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.204    -2.278 r  clk_gen_i0/clk_core_i0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564    -1.714    clk_gen_i0/clk_core_i0/inst/clk_out2_clk_core
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  clk_gen_i0/clk_core_i0/inst/clkout2_buf/O
                         net (fo=247, routed)         0.290    -1.395    clk_gen_i0/clk_out2
    BUFHCE_X0Y0          BUFHCE (Prop_bufhce_I_O)     0.043    -1.352 r  clk_gen_i0/BUFHCE_clk_samp_i0/O
                         net (fo=41, routed)          0.487    -0.865    rst_gen_i0/reset_bridge_clk_samp_i0/clk_samp
    SLICE_X40Y33         FDPE                                         r  rst_gen_i0/reset_bridge_clk_samp_i0/rst_meta_reg/C





