Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Mar 11 18:01:18 2023
| Host         : 3304-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LedPosition_BASYS3_timing_summary_routed.rpt -pb LedPosition_BASYS3_timing_summary_routed.pb -rpx LedPosition_BASYS3_timing_summary_routed.rpx -warn_on_violation
| Design       : LedPosition_BASYS3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.055        0.000                      0                   84        0.179        0.000                      0                   84        4.500        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.055        0.000                      0                   84        0.179        0.000                      0                   84        4.500        0.000                       0                    84  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.055ns  (required time - arrival time)
  Source:                 DEBOUNCE_INC/PULSE_GENERATOR.count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_INC/PULSE_GENERATOR.count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 1.251ns (31.532%)  route 2.716ns (68.468%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.619     5.140    DEBOUNCE_INC/CLK
    SLICE_X60Y23         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.478     5.618 f  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[22]/Q
                         net (fo=2, routed)           0.990     6.609    DEBOUNCE_INC/count[22]
    SLICE_X60Y20         LUT3 (Prop_lut3_I0_O)        0.321     6.930 r  DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_4/O
                         net (fo=1, routed)           0.862     7.792    DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_4_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I1_O)        0.328     8.120 r  DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_2/O
                         net (fo=23, routed)          0.864     8.984    DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_2_n_0
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.124     9.108 r  DEBOUNCE_INC/PULSE_GENERATOR.count[13]_i_1/O
                         net (fo=1, routed)           0.000     9.108    DEBOUNCE_INC/count_0[13]
    SLICE_X60Y21         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.506    14.847    DEBOUNCE_INC/CLK
    SLICE_X60Y21         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[13]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y21         FDCE (Setup_fdce_C_D)        0.077    15.163    DEBOUNCE_INC/PULSE_GENERATOR.count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -9.108    
  -------------------------------------------------------------------
                         slack                                  6.055    

Slack (MET) :             6.072ns  (required time - arrival time)
  Source:                 DEBOUNCE_INC/PULSE_GENERATOR.count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_INC/PULSE_GENERATOR.count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 1.251ns (31.646%)  route 2.702ns (68.354%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.619     5.140    DEBOUNCE_INC/CLK
    SLICE_X60Y23         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.478     5.618 f  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[22]/Q
                         net (fo=2, routed)           0.990     6.609    DEBOUNCE_INC/count[22]
    SLICE_X60Y20         LUT3 (Prop_lut3_I0_O)        0.321     6.930 r  DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_4/O
                         net (fo=1, routed)           0.862     7.792    DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_4_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I1_O)        0.328     8.120 r  DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_2/O
                         net (fo=23, routed)          0.849     8.969    DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_2_n_0
    SLICE_X60Y18         LUT2 (Prop_lut2_I0_O)        0.124     9.093 r  DEBOUNCE_INC/PULSE_GENERATOR.count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.093    DEBOUNCE_INC/count_0[1]
    SLICE_X60Y18         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.508    14.849    DEBOUNCE_INC/CLK
    SLICE_X60Y18         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X60Y18         FDCE (Setup_fdce_C_D)        0.077    15.165    DEBOUNCE_INC/PULSE_GENERATOR.count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -9.093    
  -------------------------------------------------------------------
                         slack                                  6.072    

Slack (MET) :             6.074ns  (required time - arrival time)
  Source:                 DEBOUNCE_INC/PULSE_GENERATOR.count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_INC/PULSE_GENERATOR.count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.989ns  (logic 1.273ns (31.910%)  route 2.716ns (68.090%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.619     5.140    DEBOUNCE_INC/CLK
    SLICE_X60Y23         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.478     5.618 f  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[22]/Q
                         net (fo=2, routed)           0.990     6.609    DEBOUNCE_INC/count[22]
    SLICE_X60Y20         LUT3 (Prop_lut3_I0_O)        0.321     6.930 r  DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_4/O
                         net (fo=1, routed)           0.862     7.792    DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_4_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I1_O)        0.328     8.120 r  DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_2/O
                         net (fo=23, routed)          0.864     8.984    DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_2_n_0
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.146     9.130 r  DEBOUNCE_INC/PULSE_GENERATOR.count[15]_i_1/O
                         net (fo=1, routed)           0.000     9.130    DEBOUNCE_INC/count_0[15]
    SLICE_X60Y21         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.506    14.847    DEBOUNCE_INC/CLK
    SLICE_X60Y21         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[15]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y21         FDCE (Setup_fdce_C_D)        0.118    15.204    DEBOUNCE_INC/PULSE_GENERATOR.count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.204    
                         arrival time                          -9.130    
  -------------------------------------------------------------------
                         slack                                  6.074    

Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 DEBOUNCE_INC/PULSE_GENERATOR.count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_INC/PULSE_GENERATOR.count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.945ns  (logic 1.243ns (31.507%)  route 2.702ns (68.493%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.619     5.140    DEBOUNCE_INC/CLK
    SLICE_X60Y23         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.478     5.618 f  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[22]/Q
                         net (fo=2, routed)           0.990     6.609    DEBOUNCE_INC/count[22]
    SLICE_X60Y20         LUT3 (Prop_lut3_I0_O)        0.321     6.930 r  DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_4/O
                         net (fo=1, routed)           0.862     7.792    DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_4_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I1_O)        0.328     8.120 r  DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_2/O
                         net (fo=23, routed)          0.849     8.969    DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_2_n_0
    SLICE_X60Y18         LUT2 (Prop_lut2_I0_O)        0.116     9.085 r  DEBOUNCE_INC/PULSE_GENERATOR.count[3]_i_1/O
                         net (fo=1, routed)           0.000     9.085    DEBOUNCE_INC/count_0[3]
    SLICE_X60Y18         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.508    14.849    DEBOUNCE_INC/CLK
    SLICE_X60Y18         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[3]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X60Y18         FDCE (Setup_fdce_C_D)        0.118    15.206    DEBOUNCE_INC/PULSE_GENERATOR.count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                          -9.085    
  -------------------------------------------------------------------
                         slack                                  6.121    

Slack (MET) :             6.121ns  (required time - arrival time)
  Source:                 DEBOUNCE_INC/PULSE_GENERATOR.count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_INC/PULSE_GENERATOR.count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.899ns  (logic 1.251ns (32.082%)  route 2.648ns (67.918%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.619     5.140    DEBOUNCE_INC/CLK
    SLICE_X60Y23         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.478     5.618 f  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[22]/Q
                         net (fo=2, routed)           0.990     6.609    DEBOUNCE_INC/count[22]
    SLICE_X60Y20         LUT3 (Prop_lut3_I0_O)        0.321     6.930 r  DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_4/O
                         net (fo=1, routed)           0.862     7.792    DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_4_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I1_O)        0.328     8.120 r  DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_2/O
                         net (fo=23, routed)          0.796     8.916    DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_2_n_0
    SLICE_X60Y22         LUT2 (Prop_lut2_I0_O)        0.124     9.040 r  DEBOUNCE_INC/PULSE_GENERATOR.count[17]_i_1/O
                         net (fo=1, routed)           0.000     9.040    DEBOUNCE_INC/count_0[17]
    SLICE_X60Y22         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.504    14.845    DEBOUNCE_INC/CLK
    SLICE_X60Y22         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[17]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y22         FDCE (Setup_fdce_C_D)        0.077    15.161    DEBOUNCE_INC/PULSE_GENERATOR.count_reg[17]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  6.121    

Slack (MET) :             6.136ns  (required time - arrival time)
  Source:                 DEBOUNCE_INC/PULSE_GENERATOR.count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_INC/PULSE_GENERATOR.count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.925ns  (logic 1.277ns (32.531%)  route 2.648ns (67.469%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.619     5.140    DEBOUNCE_INC/CLK
    SLICE_X60Y23         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.478     5.618 f  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[22]/Q
                         net (fo=2, routed)           0.990     6.609    DEBOUNCE_INC/count[22]
    SLICE_X60Y20         LUT3 (Prop_lut3_I0_O)        0.321     6.930 r  DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_4/O
                         net (fo=1, routed)           0.862     7.792    DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_4_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I1_O)        0.328     8.120 r  DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_2/O
                         net (fo=23, routed)          0.796     8.916    DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_2_n_0
    SLICE_X60Y22         LUT2 (Prop_lut2_I0_O)        0.150     9.066 r  DEBOUNCE_INC/PULSE_GENERATOR.count[19]_i_1/O
                         net (fo=1, routed)           0.000     9.066    DEBOUNCE_INC/count_0[19]
    SLICE_X60Y22         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.504    14.845    DEBOUNCE_INC/CLK
    SLICE_X60Y22         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[19]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y22         FDCE (Setup_fdce_C_D)        0.118    15.202    DEBOUNCE_INC/PULSE_GENERATOR.count_reg[19]
  -------------------------------------------------------------------
                         required time                         15.202    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                  6.136    

Slack (MET) :             6.142ns  (required time - arrival time)
  Source:                 DEBOUNCE_INC/PULSE_GENERATOR.count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_INC/PULSE_GENERATOR.count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.900ns  (logic 1.251ns (32.080%)  route 2.649ns (67.920%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.619     5.140    DEBOUNCE_INC/CLK
    SLICE_X60Y23         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.478     5.618 f  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[22]/Q
                         net (fo=2, routed)           0.990     6.609    DEBOUNCE_INC/count[22]
    SLICE_X60Y20         LUT3 (Prop_lut3_I0_O)        0.321     6.930 r  DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_4/O
                         net (fo=1, routed)           0.862     7.792    DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_4_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I1_O)        0.328     8.120 r  DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_2/O
                         net (fo=23, routed)          0.796     8.916    DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.124     9.040 r  DEBOUNCE_INC/PULSE_GENERATOR.count[21]_i_1/O
                         net (fo=1, routed)           0.000     9.040    DEBOUNCE_INC/count_0[21]
    SLICE_X60Y23         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.503    14.844    DEBOUNCE_INC/CLK
    SLICE_X60Y23         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[21]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X60Y23         FDCE (Setup_fdce_C_D)        0.077    15.182    DEBOUNCE_INC/PULSE_GENERATOR.count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  6.142    

Slack (MET) :             6.157ns  (required time - arrival time)
  Source:                 DEBOUNCE_INC/PULSE_GENERATOR.count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_INC/PULSE_GENERATOR.count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 1.277ns (32.530%)  route 2.649ns (67.470%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.619     5.140    DEBOUNCE_INC/CLK
    SLICE_X60Y23         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.478     5.618 f  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[22]/Q
                         net (fo=2, routed)           0.990     6.609    DEBOUNCE_INC/count[22]
    SLICE_X60Y20         LUT3 (Prop_lut3_I0_O)        0.321     6.930 r  DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_4/O
                         net (fo=1, routed)           0.862     7.792    DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_4_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I1_O)        0.328     8.120 r  DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_2/O
                         net (fo=23, routed)          0.796     8.916    DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_2_n_0
    SLICE_X60Y23         LUT2 (Prop_lut2_I0_O)        0.150     9.066 r  DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_1/O
                         net (fo=1, routed)           0.000     9.066    DEBOUNCE_INC/count_0[22]
    SLICE_X60Y23         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.503    14.844    DEBOUNCE_INC/CLK
    SLICE_X60Y23         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[22]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X60Y23         FDCE (Setup_fdce_C_D)        0.118    15.223    DEBOUNCE_INC/PULSE_GENERATOR.count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.223    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                  6.157    

Slack (MET) :             6.201ns  (required time - arrival time)
  Source:                 DEBOUNCE_INC/PULSE_GENERATOR.count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_INC/PULSE_GENERATOR.count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 1.251ns (32.702%)  route 2.574ns (67.298%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.619     5.140    DEBOUNCE_INC/CLK
    SLICE_X60Y23         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.478     5.618 f  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[22]/Q
                         net (fo=2, routed)           0.990     6.609    DEBOUNCE_INC/count[22]
    SLICE_X60Y20         LUT3 (Prop_lut3_I0_O)        0.321     6.930 r  DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_4/O
                         net (fo=1, routed)           0.862     7.792    DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_4_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I1_O)        0.328     8.120 r  DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_2/O
                         net (fo=23, routed)          0.722     8.842    DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_2_n_0
    SLICE_X60Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.966 r  DEBOUNCE_INC/PULSE_GENERATOR.count[14]_i_1/O
                         net (fo=1, routed)           0.000     8.966    DEBOUNCE_INC/count_0[14]
    SLICE_X60Y21         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.506    14.847    DEBOUNCE_INC/CLK
    SLICE_X60Y21         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[14]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y21         FDCE (Setup_fdce_C_D)        0.081    15.167    DEBOUNCE_INC/PULSE_GENERATOR.count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.167    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                  6.201    

Slack (MET) :             6.204ns  (required time - arrival time)
  Source:                 DEBOUNCE_INC/PULSE_GENERATOR.count_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_INC/PULSE_GENERATOR.count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.824ns  (logic 1.251ns (32.714%)  route 2.573ns (67.286%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.619     5.140    DEBOUNCE_INC/CLK
    SLICE_X60Y23         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.478     5.618 f  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[22]/Q
                         net (fo=2, routed)           0.990     6.609    DEBOUNCE_INC/count[22]
    SLICE_X60Y20         LUT3 (Prop_lut3_I0_O)        0.321     6.930 r  DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_4/O
                         net (fo=1, routed)           0.862     7.792    DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_4_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I1_O)        0.328     8.120 r  DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_2/O
                         net (fo=23, routed)          0.720     8.840    DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_2_n_0
    SLICE_X60Y19         LUT2 (Prop_lut2_I0_O)        0.124     8.964 r  DEBOUNCE_INC/PULSE_GENERATOR.count[6]_i_1/O
                         net (fo=1, routed)           0.000     8.964    DEBOUNCE_INC/count_0[6]
    SLICE_X60Y19         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.507    14.848    DEBOUNCE_INC/CLK
    SLICE_X60Y19         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[6]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y19         FDCE (Setup_fdce_C_D)        0.081    15.168    DEBOUNCE_INC/PULSE_GENERATOR.count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                  6.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 DEBOUNCE_INC/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_INC/FSM_onehot_currentState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.190ns (63.569%)  route 0.109ns (36.431%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.587     1.470    DEBOUNCE_INC/CLK
    SLICE_X62Y19         FDRE                                         r  DEBOUNCE_INC/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 f  DEBOUNCE_INC/pulse_reg/Q
                         net (fo=4, routed)           0.109     1.720    DEBOUNCE_INC/pulse_reg_n_0
    SLICE_X63Y19         LUT5 (Prop_lut5_I1_O)        0.049     1.769 r  DEBOUNCE_INC/FSM_onehot_currentState[2]_i_1/O
                         net (fo=1, routed)           0.000     1.769    DEBOUNCE_INC/FSM_onehot_currentState[2]_i_1_n_0
    SLICE_X63Y19         FDCE                                         r  DEBOUNCE_INC/FSM_onehot_currentState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.856     1.983    DEBOUNCE_INC/CLK
    SLICE_X63Y19         FDCE                                         r  DEBOUNCE_INC/FSM_onehot_currentState_reg[2]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X63Y19         FDCE (Hold_fdce_C_D)         0.107     1.590    DEBOUNCE_INC/FSM_onehot_currentState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 DEBOUNCE_INC/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_INC/FSM_onehot_currentState_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.289%)  route 0.108ns (36.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.587     1.470    DEBOUNCE_INC/CLK
    SLICE_X62Y19         FDRE                                         r  DEBOUNCE_INC/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  DEBOUNCE_INC/pulse_reg/Q
                         net (fo=4, routed)           0.108     1.719    DEBOUNCE_INC/pulse_reg_n_0
    SLICE_X63Y19         LUT5 (Prop_lut5_I1_O)        0.045     1.764 r  DEBOUNCE_INC/FSM_onehot_currentState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.764    DEBOUNCE_INC/FSM_onehot_currentState[0]_i_1_n_0
    SLICE_X63Y19         FDPE                                         r  DEBOUNCE_INC/FSM_onehot_currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.856     1.983    DEBOUNCE_INC/CLK
    SLICE_X63Y19         FDPE                                         r  DEBOUNCE_INC/FSM_onehot_currentState_reg[0]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X63Y19         FDPE (Hold_fdpe_C_D)         0.091     1.574    DEBOUNCE_INC/FSM_onehot_currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 DEBOUNCE_INC/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_INC/FSM_onehot_currentState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.075%)  route 0.109ns (36.925%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.587     1.470    DEBOUNCE_INC/CLK
    SLICE_X62Y19         FDRE                                         r  DEBOUNCE_INC/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  DEBOUNCE_INC/pulse_reg/Q
                         net (fo=4, routed)           0.109     1.720    DEBOUNCE_INC/pulse_reg_n_0
    SLICE_X63Y19         LUT5 (Prop_lut5_I1_O)        0.045     1.765 r  DEBOUNCE_INC/FSM_onehot_currentState[1]_i_1/O
                         net (fo=1, routed)           0.000     1.765    DEBOUNCE_INC/FSM_onehot_currentState[1]_i_1_n_0
    SLICE_X63Y19         FDCE                                         r  DEBOUNCE_INC/FSM_onehot_currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.856     1.983    DEBOUNCE_INC/CLK
    SLICE_X63Y19         FDCE                                         r  DEBOUNCE_INC/FSM_onehot_currentState_reg[1]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X63Y19         FDCE (Hold_fdce_C_D)         0.092     1.575    DEBOUNCE_INC/FSM_onehot_currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 DEBOUNCE_DEC/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/FSM_onehot_currentState_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.855%)  route 0.110ns (37.145%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.588     1.471    DEBOUNCE_DEC/CLK
    SLICE_X58Y17         FDRE                                         r  DEBOUNCE_DEC/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  DEBOUNCE_DEC/pulse_reg/Q
                         net (fo=4, routed)           0.110     1.722    DEBOUNCE_DEC/pulse_reg_n_0
    SLICE_X59Y17         LUT5 (Prop_lut5_I3_O)        0.045     1.767 r  DEBOUNCE_DEC/FSM_onehot_currentState[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.767    DEBOUNCE_DEC/FSM_onehot_currentState[0]_i_1__0_n_0
    SLICE_X59Y17         FDPE                                         r  DEBOUNCE_DEC/FSM_onehot_currentState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.856     1.983    DEBOUNCE_DEC/CLK
    SLICE_X59Y17         FDPE                                         r  DEBOUNCE_DEC/FSM_onehot_currentState_reg[0]/C
                         clock pessimism             -0.499     1.484    
    SLICE_X59Y17         FDPE (Hold_fdpe_C_D)         0.092     1.576    DEBOUNCE_DEC/FSM_onehot_currentState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 SYNC_SW0/syncChain_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYNC_SW0/syncChain_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.588     1.471    SYNC_SW0/CLK
    SLICE_X59Y17         FDCE                                         r  SYNC_SW0/syncChain_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  SYNC_SW0/syncChain_reg[0]/Q
                         net (fo=1, routed)           0.176     1.789    SYNC_SW0/p_0_in__1[1]
    SLICE_X59Y17         FDCE                                         r  SYNC_SW0/syncChain_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.856     1.983    SYNC_SW0/CLK
    SLICE_X59Y17         FDCE                                         r  SYNC_SW0/syncChain_reg[1]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X59Y17         FDCE (Hold_fdce_C_D)         0.076     1.547    SYNC_SW0/syncChain_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 SYNC_BTNL/syncChain_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYNC_BTNL/syncChain_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.128ns (54.026%)  route 0.109ns (45.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.588     1.471    SYNC_BTNL/CLK
    SLICE_X59Y17         FDCE                                         r  SYNC_BTNL/syncChain_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.128     1.599 r  SYNC_BTNL/syncChain_reg[0]/Q
                         net (fo=1, routed)           0.109     1.708    SYNC_BTNL/p_0_in__0[1]
    SLICE_X59Y17         FDCE                                         r  SYNC_BTNL/syncChain_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.856     1.983    SYNC_BTNL/CLK
    SLICE_X59Y17         FDCE                                         r  SYNC_BTNL/syncChain_reg[1]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X59Y17         FDCE (Hold_fdce_C_D)        -0.006     1.465    SYNC_BTNL/syncChain_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.708    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 DEBOUNCE_INC/FSM_onehot_currentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_POSITION_DRIVER/currentLedPositionIS_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.189ns (45.476%)  route 0.227ns (54.524%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.587     1.470    DEBOUNCE_INC/CLK
    SLICE_X63Y19         FDCE                                         r  DEBOUNCE_INC/FSM_onehot_currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  DEBOUNCE_INC/FSM_onehot_currentState_reg[1]/Q
                         net (fo=7, routed)           0.227     1.838    LED_POSITION_DRIVER/incrementCurrentLedPositionEnable
    SLICE_X64Y21         LUT5 (Prop_lut5_I3_O)        0.048     1.886 r  LED_POSITION_DRIVER/currentLedPositionIS[2]_i_1/O
                         net (fo=1, routed)           0.000     1.886    LED_POSITION_DRIVER/currentLedPositionIS[2]_i_1_n_0
    SLICE_X64Y21         FDCE                                         r  LED_POSITION_DRIVER/currentLedPositionIS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.854     1.981    LED_POSITION_DRIVER/CLK
    SLICE_X64Y21         FDCE                                         r  LED_POSITION_DRIVER/currentLedPositionIS_reg[2]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X64Y21         FDCE (Hold_fdce_C_D)         0.131     1.613    LED_POSITION_DRIVER/currentLedPositionIS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 DEBOUNCE_INC/FSM_onehot_currentState_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_POSITION_DRIVER/currentLedPositionIS_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.186ns (45.080%)  route 0.227ns (54.920%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.587     1.470    DEBOUNCE_INC/CLK
    SLICE_X63Y19         FDCE                                         r  DEBOUNCE_INC/FSM_onehot_currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  DEBOUNCE_INC/FSM_onehot_currentState_reg[1]/Q
                         net (fo=7, routed)           0.227     1.838    LED_POSITION_DRIVER/incrementCurrentLedPositionEnable
    SLICE_X64Y21         LUT4 (Prop_lut4_I1_O)        0.045     1.883 r  LED_POSITION_DRIVER/currentLedPositionIS[1]_i_1/O
                         net (fo=1, routed)           0.000     1.883    LED_POSITION_DRIVER/currentLedPositionIS[1]_i_1_n_0
    SLICE_X64Y21         FDCE                                         r  LED_POSITION_DRIVER/currentLedPositionIS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.854     1.981    LED_POSITION_DRIVER/CLK
    SLICE_X64Y21         FDCE                                         r  LED_POSITION_DRIVER/currentLedPositionIS_reg[1]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X64Y21         FDCE (Hold_fdce_C_D)         0.120     1.602    LED_POSITION_DRIVER/currentLedPositionIS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 DEBOUNCE_DEC/FSM_onehot_currentState_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/FSM_onehot_currentState_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.230ns (58.969%)  route 0.160ns (41.031%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.588     1.471    DEBOUNCE_DEC/CLK
    SLICE_X59Y17         FDCE                                         r  DEBOUNCE_DEC/FSM_onehot_currentState_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.128     1.599 r  DEBOUNCE_DEC/FSM_onehot_currentState_reg[2]/Q
                         net (fo=3, routed)           0.160     1.759    DEBOUNCE_DEC/FSM_onehot_currentState_reg_n_0_[2]
    SLICE_X59Y17         LUT5 (Prop_lut5_I2_O)        0.102     1.861 r  DEBOUNCE_DEC/FSM_onehot_currentState[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.861    DEBOUNCE_DEC/FSM_onehot_currentState[2]_i_1__0_n_0
    SLICE_X59Y17         FDCE                                         r  DEBOUNCE_DEC/FSM_onehot_currentState_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.856     1.983    DEBOUNCE_DEC/CLK
    SLICE_X59Y17         FDCE                                         r  DEBOUNCE_DEC/FSM_onehot_currentState_reg[2]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X59Y17         FDCE (Hold_fdce_C_D)         0.107     1.578    DEBOUNCE_DEC/FSM_onehot_currentState_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 DEBOUNCE_INC/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_INC/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.844%)  route 0.195ns (51.156%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.587     1.470    DEBOUNCE_INC/CLK
    SLICE_X62Y19         FDRE                                         r  DEBOUNCE_INC/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  DEBOUNCE_INC/pulse_reg/Q
                         net (fo=4, routed)           0.195     1.806    DEBOUNCE_INC/pulse_reg_n_0
    SLICE_X62Y19         LUT3 (Prop_lut3_I1_O)        0.045     1.851 r  DEBOUNCE_INC/pulse_i_1/O
                         net (fo=1, routed)           0.000     1.851    DEBOUNCE_INC/pulse_i_1_n_0
    SLICE_X62Y19         FDRE                                         r  DEBOUNCE_INC/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.856     1.983    DEBOUNCE_INC/CLK
    SLICE_X62Y19         FDRE                                         r  DEBOUNCE_INC/pulse_reg/C
                         clock pessimism             -0.513     1.470    
    SLICE_X62Y19         FDRE (Hold_fdre_C_D)         0.091     1.561    DEBOUNCE_INC/pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X59Y17   DEBOUNCE_DEC/FSM_onehot_currentState_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y17   DEBOUNCE_DEC/FSM_onehot_currentState_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y17   DEBOUNCE_DEC/FSM_onehot_currentState_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   DEBOUNCE_INC/PULSE_GENERATOR.count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   DEBOUNCE_INC/PULSE_GENERATOR.count_reg[11]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X59Y17   DEBOUNCE_DEC/FSM_onehot_currentState_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y17   DEBOUNCE_DEC/FSM_onehot_currentState_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y17   DEBOUNCE_DEC/FSM_onehot_currentState_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   DEBOUNCE_DEC/pulse_reg/C



