<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2p25/impl/gwsynthesis/a2p25.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2p25/hdl/a2p25.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/Users/edanuff/GitHub/a2fpga_core/boards/a2p25/hdl/a2p25.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5A-LV25MG121NC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5A-25</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>A</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Oct 12 00:08:06 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C1/I0</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C1/I0</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>29115</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>16168</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>3</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
<tr>
<td>2</td>
<td>clk_logic</td>
<td>Generated</td>
<td>18.519</td>
<td>54.000
<td>0.000</td>
<td>9.259</td>
<td>clk </td>
<td>clk</td>
<td>clk_logic_w </td>
</tr>
<tr>
<td>3</td>
<td>clk_pixel</td>
<td>Generated</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td>clk_logic_w </td>
<td>clk_logic</td>
<td>clk_pixel_w </td>
</tr>
<tr>
<td>4</td>
<td>clk_hdmi</td>
<td>Generated</td>
<td>7.407</td>
<td>135.000
<td>0.000</td>
<td>3.704</td>
<td>clk_pixel_w </td>
<td>clk_pixel</td>
<td>clk_hdmi_w </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>153.735(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_logic</td>
<td>54.000(MHz)</td>
<td>69.027(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>clk_pixel</td>
<td>27.000(MHz)</td>
<td>41.325(MHz)</td>
<td>24</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk_hdmi!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_logic</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_pixel</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_hdmi</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>4.032</td>
<td>apple_bus/addr_r_12_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[14]_5_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.019</td>
<td>14.156</td>
</tr>
<tr>
<td>2</td>
<td>4.032</td>
<td>apple_bus/addr_r_12_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[14]_6_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.019</td>
<td>14.156</td>
</tr>
<tr>
<td>3</td>
<td>4.222</td>
<td>apple_bus/addr_r_12_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[15]_5_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.019</td>
<td>13.966</td>
</tr>
<tr>
<td>4</td>
<td>4.222</td>
<td>apple_bus/addr_r_12_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[15]_6_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.019</td>
<td>13.966</td>
</tr>
<tr>
<td>5</td>
<td>4.231</td>
<td>apple_bus/addr_r_12_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[15]_7_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.010</td>
<td>13.966</td>
</tr>
<tr>
<td>6</td>
<td>4.421</td>
<td>apple_bus/addr_r_12_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[14]_7_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.010</td>
<td>13.776</td>
</tr>
<tr>
<td>7</td>
<td>4.904</td>
<td>apple_bus/addr_r_12_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[15]_3_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.019</td>
<td>13.284</td>
</tr>
<tr>
<td>8</td>
<td>4.929</td>
<td>apple_bus/addr_r_12_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[15]_4_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.019</td>
<td>13.259</td>
</tr>
<tr>
<td>9</td>
<td>5.109</td>
<td>apple_bus/addr_r_12_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[15]_1_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.008</td>
<td>13.091</td>
</tr>
<tr>
<td>10</td>
<td>5.166</td>
<td>apple_bus/addr_r_12_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[15]_2_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.008</td>
<td>13.034</td>
</tr>
<tr>
<td>11</td>
<td>5.228</td>
<td>apple_bus/addr_r_12_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[14]_1_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.019</td>
<td>12.960</td>
</tr>
<tr>
<td>12</td>
<td>5.228</td>
<td>apple_bus/addr_r_12_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[14]_3_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.019</td>
<td>12.960</td>
</tr>
<tr>
<td>13</td>
<td>5.361</td>
<td>apple_bus/addr_r_12_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[15]_0_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.005</td>
<td>12.841</td>
</tr>
<tr>
<td>14</td>
<td>5.385</td>
<td>apple_bus/addr_r_12_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[14]_4_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.019</td>
<td>12.802</td>
</tr>
<tr>
<td>15</td>
<td>5.445</td>
<td>apple_bus/addr_r_12_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[7]_2_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.002</td>
<td>12.764</td>
</tr>
<tr>
<td>16</td>
<td>5.445</td>
<td>apple_bus/addr_r_12_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[7]_5_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.002</td>
<td>12.764</td>
</tr>
<tr>
<td>17</td>
<td>5.622</td>
<td>apple_bus/addr_r_12_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[14]_2_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.008</td>
<td>12.577</td>
</tr>
<tr>
<td>18</td>
<td>5.638</td>
<td>apple_bus/addr_r_12_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[7]_4_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.004</td>
<td>12.574</td>
</tr>
<tr>
<td>19</td>
<td>5.684</td>
<td>apple_bus/addr_r_12_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[6]_1_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.008</td>
<td>12.516</td>
</tr>
<tr>
<td>20</td>
<td>5.684</td>
<td>apple_bus/addr_r_12_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[6]_2_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.008</td>
<td>12.516</td>
</tr>
<tr>
<td>21</td>
<td>5.705</td>
<td>apple_bus/addr_r_12_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[11]_0_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.008</td>
<td>12.495</td>
</tr>
<tr>
<td>22</td>
<td>5.705</td>
<td>apple_bus/addr_r_12_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[11]_2_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.008</td>
<td>12.495</td>
</tr>
<tr>
<td>23</td>
<td>5.807</td>
<td>apple_bus/addr_r_12_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[4]_3_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.004</td>
<td>12.405</td>
</tr>
<tr>
<td>24</td>
<td>5.807</td>
<td>apple_bus/addr_r_12_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[4]_4_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.004</td>
<td>12.405</td>
</tr>
<tr>
<td>25</td>
<td>5.807</td>
<td>apple_bus/addr_r_12_s0/Q</td>
<td>supersprite/ssp_psg/ymreg[4]_5_s0/CE</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>-0.004</td>
<td>12.405</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.153</td>
<td>esp32_spi_connector/proto/mem_wr_addr_6_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/ADA[9]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.195</td>
</tr>
<tr>
<td>2</td>
<td>0.193</td>
<td>esp32_spi_connector/proto/mem_wr_data_4_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/DI[4]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.235</td>
</tr>
<tr>
<td>3</td>
<td>0.193</td>
<td>esp32_spi_connector/proto/mem_wr_data_0_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/DI[0]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.235</td>
</tr>
<tr>
<td>4</td>
<td>0.205</td>
<td>esp32_spi_connector/proto/mem_wr_data_6_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/DI[6]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.237</td>
</tr>
<tr>
<td>5</td>
<td>0.205</td>
<td>esp32_spi_connector/proto/mem_wr_addr_0_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/ADA[3]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.237</td>
</tr>
<tr>
<td>6</td>
<td>0.216</td>
<td>esp32_spi_connector/proto/mem_wr_data_7_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/DI[7]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.258</td>
</tr>
<tr>
<td>7</td>
<td>0.216</td>
<td>esp32_spi_connector/proto/mem_wr_data_2_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/DI[2]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.258</td>
</tr>
<tr>
<td>8</td>
<td>0.247</td>
<td>esp32_spi_connector/proto/mem_wr_addr_2_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/ADA[5]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.279</td>
</tr>
<tr>
<td>9</td>
<td>0.250</td>
<td>esp32_spi_connector/proto/mem_rd_addr_7_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/ADB[10]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>0.299</td>
</tr>
<tr>
<td>10</td>
<td>0.250</td>
<td>esp32_spi_connector/proto/mem_rd_addr_5_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/ADB[8]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>0.299</td>
</tr>
<tr>
<td>11</td>
<td>0.253</td>
<td>esp32_spi_connector/proto/mem_wr_data_3_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/DI[3]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.005</td>
<td>0.285</td>
</tr>
<tr>
<td>12</td>
<td>0.257</td>
<td>esp32_spi_connector/proto/mem_wr_data_1_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/DI[1]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.299</td>
</tr>
<tr>
<td>13</td>
<td>0.259</td>
<td>esp32_spi_connector/proto/mem_rd_addr_0_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/ADB[3]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.299</td>
</tr>
<tr>
<td>14</td>
<td>0.261</td>
<td>esp32_spi_connector/proto/mem_wr_addr_5_s0/Q</td>
<td>esp32_spi_connector/mem_mem_0_0_s/ADA[8]</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.299</td>
</tr>
<tr>
<td>15</td>
<td>0.275</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1/Q</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1/D</td>
<td>clk_pixel:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>16</td>
<td>0.275</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_10_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_10_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>17</td>
<td>0.275</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_12_s0/Q</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_12_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>18</td>
<td>0.275</td>
<td>mockingboard/psg_right/env_gen_cnt_0_s1/Q</td>
<td>mockingboard/psg_right/env_gen_cnt_0_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>19</td>
<td>0.275</td>
<td>mockingboard/psg_right/env_inc_s1/Q</td>
<td>mockingboard/psg_right/env_inc_s1/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>20</td>
<td>0.275</td>
<td>mockingboard/psg_right/env_hold_s0/Q</td>
<td>mockingboard/psg_right/env_hold_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>21</td>
<td>0.275</td>
<td>mockingboard/m6522_right/tmr_a.timer_a_may_interrupt_s0/Q</td>
<td>mockingboard/m6522_right/tmr_a.timer_a_may_interrupt_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>22</td>
<td>0.275</td>
<td>mockingboard/psg_left/env_hold_s0/Q</td>
<td>mockingboard/psg_left/env_hold_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>23</td>
<td>0.275</td>
<td>mockingboard/psg_left/tone_gen_op_3_s0/Q</td>
<td>mockingboard/psg_left/tone_gen_op_3_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>24</td>
<td>0.275</td>
<td>supersprite/ssp_psg/env_hold_s0/Q</td>
<td>supersprite/ssp_psg/env_hold_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>25</td>
<td>0.275</td>
<td>supersprite/ssp_psg/cnt_div_1_s0/Q</td>
<td>supersprite/ssp_psg/cnt_div_1_s0/D</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.773</td>
<td>rstn_r_s4/Q</td>
<td>hdmi/serializer/gwSer1/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_hdmi:[F]</td>
<td>3.704</td>
<td>-0.016</td>
<td>2.760</td>
</tr>
<tr>
<td>2</td>
<td>0.776</td>
<td>rstn_r_s4/Q</td>
<td>hdmi/serializer/gwSer1/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_hdmi:[R]</td>
<td>3.704</td>
<td>-0.021</td>
<td>2.760</td>
</tr>
<tr>
<td>3</td>
<td>0.779</td>
<td>rstn_r_s4/Q</td>
<td>hdmi/serializer/gwSer0/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_hdmi:[F]</td>
<td>3.704</td>
<td>-0.016</td>
<td>2.754</td>
</tr>
<tr>
<td>4</td>
<td>0.782</td>
<td>rstn_r_s4/Q</td>
<td>hdmi/serializer/gwSer0/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_hdmi:[R]</td>
<td>3.704</td>
<td>-0.021</td>
<td>2.754</td>
</tr>
<tr>
<td>5</td>
<td>0.804</td>
<td>rstn_r_s4/Q</td>
<td>hdmi/serializer/gwSer2/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_hdmi:[F]</td>
<td>3.704</td>
<td>-0.016</td>
<td>2.729</td>
</tr>
<tr>
<td>6</td>
<td>0.807</td>
<td>rstn_r_s4/Q</td>
<td>hdmi/serializer/gwSer2/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_hdmi:[R]</td>
<td>3.704</td>
<td>-0.021</td>
<td>2.729</td>
</tr>
<tr>
<td>7</td>
<td>12.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_d0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.008</td>
<td>5.503</td>
</tr>
<tr>
<td>8</td>
<td>12.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.008</td>
<td>5.503</td>
</tr>
<tr>
<td>9</td>
<td>12.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.008</td>
<td>5.503</td>
</tr>
<tr>
<td>10</td>
<td>12.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>5.501</td>
</tr>
<tr>
<td>11</td>
<td>12.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>5.501</td>
</tr>
<tr>
<td>12</td>
<td>12.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_0_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>5.501</td>
</tr>
<tr>
<td>13</td>
<td>12.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>5.501</td>
</tr>
<tr>
<td>14</td>
<td>12.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.011</td>
<td>5.499</td>
</tr>
<tr>
<td>15</td>
<td>12.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_4_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.011</td>
<td>5.499</td>
</tr>
<tr>
<td>16</td>
<td>12.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_data_6_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.009</td>
<td>5.501</td>
</tr>
<tr>
<td>17</td>
<td>12.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/state_1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.006</td>
<td>5.505</td>
</tr>
<tr>
<td>18</td>
<td>12.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/state_2_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.006</td>
<td>5.505</td>
</tr>
<tr>
<td>19</td>
<td>12.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/uart_rx_inst/rx_d1_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.006</td>
<td>5.505</td>
</tr>
<tr>
<td>20</td>
<td>12.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/RX_REG_0_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.006</td>
<td>5.505</td>
</tr>
<tr>
<td>21</td>
<td>12.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/RX_REG_1_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.006</td>
<td>5.505</td>
</tr>
<tr>
<td>22</td>
<td>12.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/RX_REG_2_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.006</td>
<td>5.505</td>
</tr>
<tr>
<td>23</td>
<td>12.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/RX_REG_4_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.006</td>
<td>5.505</td>
</tr>
<tr>
<td>24</td>
<td>12.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/RX_REG_5_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.006</td>
<td>5.505</td>
</tr>
<tr>
<td>25</td>
<td>12.660</td>
<td>rstn_r_s4/Q</td>
<td>superserial/COM2/RX_REG_6_s1/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_logic:[R]</td>
<td>18.519</td>
<td>0.006</td>
<td>5.505</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.949</td>
<td>rstn_r_s4/Q</td>
<td>hdmi/serializer/gwSer2/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_hdmi:[F]</td>
<td>0.000</td>
<td>-0.012</td>
<td>1.147</td>
</tr>
<tr>
<td>2</td>
<td>0.950</td>
<td>rstn_r_s4/Q</td>
<td>hdmi/serializer/gwSer1/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.027</td>
<td>1.164</td>
</tr>
<tr>
<td>3</td>
<td>0.950</td>
<td>rstn_r_s4/Q</td>
<td>hdmi/serializer/gwSer0/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.023</td>
<td>1.161</td>
</tr>
<tr>
<td>4</td>
<td>0.950</td>
<td>rstn_r_s4/Q</td>
<td>hdmi/serializer/gwSer2/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_hdmi:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>1.147</td>
</tr>
<tr>
<td>5</td>
<td>0.953</td>
<td>rstn_r_s4/Q</td>
<td>hdmi/serializer/gwSer2/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.007</td>
<td>1.147</td>
</tr>
<tr>
<td>6</td>
<td>0.962</td>
<td>rstn_r_s4/Q</td>
<td>hdmi/serializer/gwSer0/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_hdmi:[F]</td>
<td>0.000</td>
<td>-0.012</td>
<td>1.161</td>
</tr>
<tr>
<td>7</td>
<td>0.964</td>
<td>rstn_r_s4/Q</td>
<td>hdmi/serializer/gwSer0/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_hdmi:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>1.161</td>
</tr>
<tr>
<td>8</td>
<td>0.966</td>
<td>rstn_r_s4/Q</td>
<td>hdmi/serializer/gwSer1/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_hdmi:[F]</td>
<td>0.000</td>
<td>-0.012</td>
<td>1.164</td>
</tr>
<tr>
<td>9</td>
<td>0.968</td>
<td>rstn_r_s4/Q</td>
<td>hdmi/serializer/gwSer1/RESET</td>
<td>clk_logic:[R]</td>
<td>clk_hdmi:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>1.164</td>
</tr>
<tr>
<td>10</td>
<td>1.149</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/lr_edge_pulse_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.035</td>
<td>1.166</td>
</tr>
<tr>
<td>11</td>
<td>1.149</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_lr_13_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.032</td>
<td>1.163</td>
</tr>
<tr>
<td>12</td>
<td>1.149</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_left/sync_ff2_14_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.013</td>
<td>1.144</td>
</tr>
<tr>
<td>13</td>
<td>1.152</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_lr_14_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.028</td>
<td>1.163</td>
</tr>
<tr>
<td>14</td>
<td>1.152</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_left/sync_ff1_14_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>1.144</td>
</tr>
<tr>
<td>15</td>
<td>1.155</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_left/sync_ff2_10_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.023</td>
<td>1.160</td>
</tr>
<tr>
<td>16</td>
<td>1.155</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_left/sync_ff2_11_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.023</td>
<td>1.160</td>
</tr>
<tr>
<td>17</td>
<td>1.155</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_left/sync_ff2_12_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.023</td>
<td>1.160</td>
</tr>
<tr>
<td>18</td>
<td>1.155</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_left/sync_ff2_13_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.023</td>
<td>1.160</td>
</tr>
<tr>
<td>19</td>
<td>1.155</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_left/sync_ff1_7_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.023</td>
<td>1.160</td>
</tr>
<tr>
<td>20</td>
<td>1.155</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_left/sync_ff1_8_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.023</td>
<td>1.160</td>
</tr>
<tr>
<td>21</td>
<td>1.155</td>
<td>rstn_r_s4/Q</td>
<td>audio_cdc_left/sync_ff1_13_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.023</td>
<td>1.160</td>
</tr>
<tr>
<td>22</td>
<td>1.155</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_lr_10_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.032</td>
<td>1.169</td>
</tr>
<tr>
<td>23</td>
<td>1.155</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_lr_24_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.032</td>
<td>1.169</td>
</tr>
<tr>
<td>24</td>
<td>1.155</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_lr_25_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.032</td>
<td>1.169</td>
</tr>
<tr>
<td>25</td>
<td>1.156</td>
<td>rstn_r_s4/Q</td>
<td>audio_timing/acc_bedge_25_s0/CLEAR</td>
<td>clk_logic:[R]</td>
<td>clk_pixel:[R]</td>
<td>0.000</td>
<td>-0.028</td>
<td>1.166</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/text_vram/mem_3_mem_3_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_0_0_s</td>
</tr>
<tr>
<td>5</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s</td>
</tr>
<tr>
<td>6</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_0_s</td>
</tr>
<tr>
<td>7</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
<tr>
<td>8</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
<tr>
<td>9</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
<tr>
<td>10</td>
<td>7.025</td>
<td>8.025</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>clk_logic</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_3_mem_3_0_0_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[14]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td>apple_bus/addr_r_12_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOT15[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_12_s0/Q</td>
</tr>
<tr>
<td>4.801</td>
<td>2.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[3][B]</td>
<td>superserial/n87_s11/I2</td>
</tr>
<tr>
<td>5.298</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C61[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>6.156</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C65[0][A]</td>
<td>apple_memory/n1111_s3/I3</td>
</tr>
<tr>
<td>6.672</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C65[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s3/F</td>
</tr>
<tr>
<td>7.117</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>7.643</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>9.307</td>
<td>1.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[3][B]</td>
<td>supersprite/vdp_overlay_sw_s4/I2</td>
</tr>
<tr>
<td>9.828</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C41[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp_overlay_sw_s4/F</td>
</tr>
<tr>
<td>9.993</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[1][B]</td>
<td>supersprite/n58_s1/I1</td>
</tr>
<tr>
<td>10.256</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C40[1][B]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>11.362</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>supersprite/ssp_psg/n718_s2/I3</td>
</tr>
<tr>
<td>11.878</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C29[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][B]</td>
<td>supersprite/ssp_psg/n2436_s1/I2</td>
</tr>
<tr>
<td>13.257</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C35[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2436_s1/F</td>
</tr>
<tr>
<td>13.733</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C28[3][B]</td>
<td>supersprite/ssp_psg/n2452_s0/I2</td>
</tr>
<tr>
<td>13.998</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C28[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2452_s0/F</td>
</tr>
<tr>
<td>16.122</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[2][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[14]_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.465</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[2][B]</td>
<td>supersprite/ssp_psg/ymreg[14]_5_s0/CLK</td>
</tr>
<tr>
<td>20.154</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C12[2][B]</td>
<td>supersprite/ssp_psg/ymreg[14]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.631, 25.651%; route: 10.142, 71.647%; tC2Q: 0.382, 2.702%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.122</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[14]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td>apple_bus/addr_r_12_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOT15[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_12_s0/Q</td>
</tr>
<tr>
<td>4.801</td>
<td>2.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[3][B]</td>
<td>superserial/n87_s11/I2</td>
</tr>
<tr>
<td>5.298</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C61[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>6.156</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C65[0][A]</td>
<td>apple_memory/n1111_s3/I3</td>
</tr>
<tr>
<td>6.672</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C65[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s3/F</td>
</tr>
<tr>
<td>7.117</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>7.643</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>9.307</td>
<td>1.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[3][B]</td>
<td>supersprite/vdp_overlay_sw_s4/I2</td>
</tr>
<tr>
<td>9.828</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C41[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp_overlay_sw_s4/F</td>
</tr>
<tr>
<td>9.993</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[1][B]</td>
<td>supersprite/n58_s1/I1</td>
</tr>
<tr>
<td>10.256</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C40[1][B]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>11.362</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>supersprite/ssp_psg/n718_s2/I3</td>
</tr>
<tr>
<td>11.878</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C29[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][B]</td>
<td>supersprite/ssp_psg/n2436_s1/I2</td>
</tr>
<tr>
<td>13.257</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C35[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2436_s1/F</td>
</tr>
<tr>
<td>13.733</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C28[3][B]</td>
<td>supersprite/ssp_psg/n2452_s0/I2</td>
</tr>
<tr>
<td>13.998</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C28[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2452_s0/F</td>
</tr>
<tr>
<td>16.122</td>
<td>2.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[14]_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.465</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[2][A]</td>
<td>supersprite/ssp_psg/ymreg[14]_6_s0/CLK</td>
</tr>
<tr>
<td>20.154</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C12[2][A]</td>
<td>supersprite/ssp_psg/ymreg[14]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.631, 25.651%; route: 10.142, 71.647%; tC2Q: 0.382, 2.702%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.932</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[15]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td>apple_bus/addr_r_12_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOT15[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_12_s0/Q</td>
</tr>
<tr>
<td>4.801</td>
<td>2.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[3][B]</td>
<td>superserial/n87_s11/I2</td>
</tr>
<tr>
<td>5.298</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C61[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>6.156</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C65[0][A]</td>
<td>apple_memory/n1111_s3/I3</td>
</tr>
<tr>
<td>6.672</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C65[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s3/F</td>
</tr>
<tr>
<td>7.117</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>7.643</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>9.307</td>
<td>1.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[3][B]</td>
<td>supersprite/vdp_overlay_sw_s4/I2</td>
</tr>
<tr>
<td>9.828</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C41[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp_overlay_sw_s4/F</td>
</tr>
<tr>
<td>9.993</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[1][B]</td>
<td>supersprite/n58_s1/I1</td>
</tr>
<tr>
<td>10.256</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C40[1][B]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>11.362</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>supersprite/ssp_psg/n718_s2/I3</td>
</tr>
<tr>
<td>11.878</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C29[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][B]</td>
<td>supersprite/ssp_psg/n2436_s1/I2</td>
</tr>
<tr>
<td>13.257</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C35[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2436_s1/F</td>
</tr>
<tr>
<td>13.958</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>supersprite/ssp_psg/n2460_s0/I2</td>
</tr>
<tr>
<td>14.474</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2460_s0/F</td>
</tr>
<tr>
<td>15.932</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[15]_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.465</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][B]</td>
<td>supersprite/ssp_psg/ymreg[15]_5_s0/CLK</td>
</tr>
<tr>
<td>20.154</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C12[1][B]</td>
<td>supersprite/ssp_psg/ymreg[15]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.883, 27.799%; route: 9.701, 69.462%; tC2Q: 0.382, 2.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.222</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.932</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[15]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td>apple_bus/addr_r_12_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOT15[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_12_s0/Q</td>
</tr>
<tr>
<td>4.801</td>
<td>2.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[3][B]</td>
<td>superserial/n87_s11/I2</td>
</tr>
<tr>
<td>5.298</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C61[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>6.156</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C65[0][A]</td>
<td>apple_memory/n1111_s3/I3</td>
</tr>
<tr>
<td>6.672</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C65[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s3/F</td>
</tr>
<tr>
<td>7.117</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>7.643</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>9.307</td>
<td>1.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[3][B]</td>
<td>supersprite/vdp_overlay_sw_s4/I2</td>
</tr>
<tr>
<td>9.828</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C41[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp_overlay_sw_s4/F</td>
</tr>
<tr>
<td>9.993</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[1][B]</td>
<td>supersprite/n58_s1/I1</td>
</tr>
<tr>
<td>10.256</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C40[1][B]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>11.362</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>supersprite/ssp_psg/n718_s2/I3</td>
</tr>
<tr>
<td>11.878</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C29[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][B]</td>
<td>supersprite/ssp_psg/n2436_s1/I2</td>
</tr>
<tr>
<td>13.257</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C35[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2436_s1/F</td>
</tr>
<tr>
<td>13.958</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>supersprite/ssp_psg/n2460_s0/I2</td>
</tr>
<tr>
<td>14.474</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2460_s0/F</td>
</tr>
<tr>
<td>15.932</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[15]_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.465</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][B]</td>
<td>supersprite/ssp_psg/ymreg[15]_6_s0/CLK</td>
</tr>
<tr>
<td>20.154</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C12[0][B]</td>
<td>supersprite/ssp_psg/ymreg[15]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.883, 27.799%; route: 9.701, 69.462%; tC2Q: 0.382, 2.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.932</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[15]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td>apple_bus/addr_r_12_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOT15[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_12_s0/Q</td>
</tr>
<tr>
<td>4.801</td>
<td>2.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[3][B]</td>
<td>superserial/n87_s11/I2</td>
</tr>
<tr>
<td>5.298</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C61[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>6.156</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C65[0][A]</td>
<td>apple_memory/n1111_s3/I3</td>
</tr>
<tr>
<td>6.672</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C65[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s3/F</td>
</tr>
<tr>
<td>7.117</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>7.643</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>9.307</td>
<td>1.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[3][B]</td>
<td>supersprite/vdp_overlay_sw_s4/I2</td>
</tr>
<tr>
<td>9.828</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C41[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp_overlay_sw_s4/F</td>
</tr>
<tr>
<td>9.993</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[1][B]</td>
<td>supersprite/n58_s1/I1</td>
</tr>
<tr>
<td>10.256</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C40[1][B]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>11.362</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>supersprite/ssp_psg/n718_s2/I3</td>
</tr>
<tr>
<td>11.878</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C29[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][B]</td>
<td>supersprite/ssp_psg/n2436_s1/I2</td>
</tr>
<tr>
<td>13.257</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C35[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2436_s1/F</td>
</tr>
<tr>
<td>13.958</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>supersprite/ssp_psg/n2460_s0/I2</td>
</tr>
<tr>
<td>14.474</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2460_s0/F</td>
</tr>
<tr>
<td>15.932</td>
<td>1.458</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[15]_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.474</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[2][A]</td>
<td>supersprite/ssp_psg/ymreg[15]_7_s0/CLK</td>
</tr>
<tr>
<td>20.163</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C13[2][A]</td>
<td>supersprite/ssp_psg/ymreg[15]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.883, 27.799%; route: 9.701, 69.462%; tC2Q: 0.382, 2.739%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.421</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.163</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[14]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td>apple_bus/addr_r_12_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOT15[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_12_s0/Q</td>
</tr>
<tr>
<td>4.801</td>
<td>2.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[3][B]</td>
<td>superserial/n87_s11/I2</td>
</tr>
<tr>
<td>5.298</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C61[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>6.156</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C65[0][A]</td>
<td>apple_memory/n1111_s3/I3</td>
</tr>
<tr>
<td>6.672</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C65[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s3/F</td>
</tr>
<tr>
<td>7.117</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>7.643</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>9.307</td>
<td>1.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[3][B]</td>
<td>supersprite/vdp_overlay_sw_s4/I2</td>
</tr>
<tr>
<td>9.828</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C41[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp_overlay_sw_s4/F</td>
</tr>
<tr>
<td>9.993</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[1][B]</td>
<td>supersprite/n58_s1/I1</td>
</tr>
<tr>
<td>10.256</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C40[1][B]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>11.362</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>supersprite/ssp_psg/n718_s2/I3</td>
</tr>
<tr>
<td>11.878</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C29[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][B]</td>
<td>supersprite/ssp_psg/n2436_s1/I2</td>
</tr>
<tr>
<td>13.257</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C35[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2436_s1/F</td>
</tr>
<tr>
<td>13.733</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C28[3][B]</td>
<td>supersprite/ssp_psg/n2452_s0/I2</td>
</tr>
<tr>
<td>13.998</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C28[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2452_s0/F</td>
</tr>
<tr>
<td>15.742</td>
<td>1.744</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[14]_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.474</td>
<td>1.956</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>supersprite/ssp_psg/ymreg[14]_7_s0/CLK</td>
</tr>
<tr>
<td>20.163</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>supersprite/ssp_psg/ymreg[14]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.010</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.631, 26.359%; route: 9.762, 70.865%; tC2Q: 0.382, 2.777%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.249</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[15]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td>apple_bus/addr_r_12_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOT15[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_12_s0/Q</td>
</tr>
<tr>
<td>4.801</td>
<td>2.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[3][B]</td>
<td>superserial/n87_s11/I2</td>
</tr>
<tr>
<td>5.298</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C61[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>6.156</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C65[0][A]</td>
<td>apple_memory/n1111_s3/I3</td>
</tr>
<tr>
<td>6.672</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C65[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s3/F</td>
</tr>
<tr>
<td>7.117</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>7.643</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>9.307</td>
<td>1.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[3][B]</td>
<td>supersprite/vdp_overlay_sw_s4/I2</td>
</tr>
<tr>
<td>9.828</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C41[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp_overlay_sw_s4/F</td>
</tr>
<tr>
<td>9.993</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[1][B]</td>
<td>supersprite/n58_s1/I1</td>
</tr>
<tr>
<td>10.256</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C40[1][B]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>11.362</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>supersprite/ssp_psg/n718_s2/I3</td>
</tr>
<tr>
<td>11.878</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C29[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][B]</td>
<td>supersprite/ssp_psg/n2436_s1/I2</td>
</tr>
<tr>
<td>13.257</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C35[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2436_s1/F</td>
</tr>
<tr>
<td>13.958</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>supersprite/ssp_psg/n2460_s0/I2</td>
</tr>
<tr>
<td>14.474</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2460_s0/F</td>
</tr>
<tr>
<td>15.249</td>
<td>0.775</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C24[1][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[15]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.465</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C24[1][A]</td>
<td>supersprite/ssp_psg/ymreg[15]_3_s0/CLK</td>
</tr>
<tr>
<td>20.154</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C24[1][A]</td>
<td>supersprite/ssp_psg/ymreg[15]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.883, 29.227%; route: 9.019, 67.893%; tC2Q: 0.382, 2.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.929</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[15]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td>apple_bus/addr_r_12_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOT15[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_12_s0/Q</td>
</tr>
<tr>
<td>4.801</td>
<td>2.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[3][B]</td>
<td>superserial/n87_s11/I2</td>
</tr>
<tr>
<td>5.298</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C61[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>6.156</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C65[0][A]</td>
<td>apple_memory/n1111_s3/I3</td>
</tr>
<tr>
<td>6.672</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C65[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s3/F</td>
</tr>
<tr>
<td>7.117</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>7.643</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>9.307</td>
<td>1.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[3][B]</td>
<td>supersprite/vdp_overlay_sw_s4/I2</td>
</tr>
<tr>
<td>9.828</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C41[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp_overlay_sw_s4/F</td>
</tr>
<tr>
<td>9.993</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[1][B]</td>
<td>supersprite/n58_s1/I1</td>
</tr>
<tr>
<td>10.256</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C40[1][B]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>11.362</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>supersprite/ssp_psg/n718_s2/I3</td>
</tr>
<tr>
<td>11.878</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C29[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][B]</td>
<td>supersprite/ssp_psg/n2436_s1/I2</td>
</tr>
<tr>
<td>13.257</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C35[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2436_s1/F</td>
</tr>
<tr>
<td>13.958</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>supersprite/ssp_psg/n2460_s0/I2</td>
</tr>
<tr>
<td>14.474</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2460_s0/F</td>
</tr>
<tr>
<td>15.224</td>
<td>0.750</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C28[0][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[15]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.465</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C28[0][A]</td>
<td>supersprite/ssp_psg/ymreg[15]_4_s0/CLK</td>
</tr>
<tr>
<td>20.154</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C28[0][A]</td>
<td>supersprite/ssp_psg/ymreg[15]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.883, 29.283%; route: 8.994, 67.833%; tC2Q: 0.382, 2.885%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.057</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.165</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[15]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td>apple_bus/addr_r_12_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOT15[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_12_s0/Q</td>
</tr>
<tr>
<td>4.801</td>
<td>2.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[3][B]</td>
<td>superserial/n87_s11/I2</td>
</tr>
<tr>
<td>5.298</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C61[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>6.156</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C65[0][A]</td>
<td>apple_memory/n1111_s3/I3</td>
</tr>
<tr>
<td>6.672</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C65[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s3/F</td>
</tr>
<tr>
<td>7.117</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>7.643</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>9.307</td>
<td>1.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[3][B]</td>
<td>supersprite/vdp_overlay_sw_s4/I2</td>
</tr>
<tr>
<td>9.828</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C41[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp_overlay_sw_s4/F</td>
</tr>
<tr>
<td>9.993</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[1][B]</td>
<td>supersprite/n58_s1/I1</td>
</tr>
<tr>
<td>10.256</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C40[1][B]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>11.362</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>supersprite/ssp_psg/n718_s2/I3</td>
</tr>
<tr>
<td>11.878</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C29[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][B]</td>
<td>supersprite/ssp_psg/n2436_s1/I2</td>
</tr>
<tr>
<td>13.257</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C35[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2436_s1/F</td>
</tr>
<tr>
<td>13.958</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>supersprite/ssp_psg/n2460_s0/I2</td>
</tr>
<tr>
<td>14.474</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2460_s0/F</td>
</tr>
<tr>
<td>15.057</td>
<td>0.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C23[1][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[15]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.477</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C23[1][A]</td>
<td>supersprite/ssp_psg/ymreg[15]_1_s0/CLK</td>
</tr>
<tr>
<td>20.165</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C23[1][A]</td>
<td>supersprite/ssp_psg/ymreg[15]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.883, 29.657%; route: 8.826, 67.421%; tC2Q: 0.382, 2.922%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.166</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.999</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.165</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[15]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td>apple_bus/addr_r_12_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOT15[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_12_s0/Q</td>
</tr>
<tr>
<td>4.801</td>
<td>2.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[3][B]</td>
<td>superserial/n87_s11/I2</td>
</tr>
<tr>
<td>5.298</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C61[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>6.156</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C65[0][A]</td>
<td>apple_memory/n1111_s3/I3</td>
</tr>
<tr>
<td>6.672</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C65[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s3/F</td>
</tr>
<tr>
<td>7.117</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>7.643</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>9.307</td>
<td>1.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[3][B]</td>
<td>supersprite/vdp_overlay_sw_s4/I2</td>
</tr>
<tr>
<td>9.828</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C41[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp_overlay_sw_s4/F</td>
</tr>
<tr>
<td>9.993</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[1][B]</td>
<td>supersprite/n58_s1/I1</td>
</tr>
<tr>
<td>10.256</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C40[1][B]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>11.362</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>supersprite/ssp_psg/n718_s2/I3</td>
</tr>
<tr>
<td>11.878</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C29[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][B]</td>
<td>supersprite/ssp_psg/n2436_s1/I2</td>
</tr>
<tr>
<td>13.257</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C35[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2436_s1/F</td>
</tr>
<tr>
<td>13.958</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>supersprite/ssp_psg/n2460_s0/I2</td>
</tr>
<tr>
<td>14.474</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2460_s0/F</td>
</tr>
<tr>
<td>14.999</td>
<td>0.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C25[1][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[15]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.477</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C25[1][A]</td>
<td>supersprite/ssp_psg/ymreg[15]_2_s0/CLK</td>
</tr>
<tr>
<td>20.165</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C25[1][A]</td>
<td>supersprite/ssp_psg/ymreg[15]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.883, 29.788%; route: 8.769, 67.277%; tC2Q: 0.382, 2.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[14]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td>apple_bus/addr_r_12_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOT15[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_12_s0/Q</td>
</tr>
<tr>
<td>4.801</td>
<td>2.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[3][B]</td>
<td>superserial/n87_s11/I2</td>
</tr>
<tr>
<td>5.298</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C61[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>6.156</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C65[0][A]</td>
<td>apple_memory/n1111_s3/I3</td>
</tr>
<tr>
<td>6.672</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C65[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s3/F</td>
</tr>
<tr>
<td>7.117</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>7.643</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>9.307</td>
<td>1.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[3][B]</td>
<td>supersprite/vdp_overlay_sw_s4/I2</td>
</tr>
<tr>
<td>9.828</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C41[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp_overlay_sw_s4/F</td>
</tr>
<tr>
<td>9.993</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[1][B]</td>
<td>supersprite/n58_s1/I1</td>
</tr>
<tr>
<td>10.256</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C40[1][B]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>11.362</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>supersprite/ssp_psg/n718_s2/I3</td>
</tr>
<tr>
<td>11.878</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C29[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][B]</td>
<td>supersprite/ssp_psg/n2436_s1/I2</td>
</tr>
<tr>
<td>13.257</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C35[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2436_s1/F</td>
</tr>
<tr>
<td>13.733</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C28[3][B]</td>
<td>supersprite/ssp_psg/n2452_s0/I2</td>
</tr>
<tr>
<td>13.998</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C28[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2452_s0/F</td>
</tr>
<tr>
<td>14.926</td>
<td>0.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C24[0][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[14]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.465</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C24[0][A]</td>
<td>supersprite/ssp_psg/ymreg[14]_1_s0/CLK</td>
</tr>
<tr>
<td>20.154</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C24[0][A]</td>
<td>supersprite/ssp_psg/ymreg[14]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.631, 28.019%; route: 8.946, 69.030%; tC2Q: 0.382, 2.951%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[14]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td>apple_bus/addr_r_12_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOT15[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_12_s0/Q</td>
</tr>
<tr>
<td>4.801</td>
<td>2.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[3][B]</td>
<td>superserial/n87_s11/I2</td>
</tr>
<tr>
<td>5.298</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C61[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>6.156</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C65[0][A]</td>
<td>apple_memory/n1111_s3/I3</td>
</tr>
<tr>
<td>6.672</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C65[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s3/F</td>
</tr>
<tr>
<td>7.117</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>7.643</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>9.307</td>
<td>1.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[3][B]</td>
<td>supersprite/vdp_overlay_sw_s4/I2</td>
</tr>
<tr>
<td>9.828</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C41[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp_overlay_sw_s4/F</td>
</tr>
<tr>
<td>9.993</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[1][B]</td>
<td>supersprite/n58_s1/I1</td>
</tr>
<tr>
<td>10.256</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C40[1][B]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>11.362</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>supersprite/ssp_psg/n718_s2/I3</td>
</tr>
<tr>
<td>11.878</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C29[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][B]</td>
<td>supersprite/ssp_psg/n2436_s1/I2</td>
</tr>
<tr>
<td>13.257</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C35[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2436_s1/F</td>
</tr>
<tr>
<td>13.733</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C28[3][B]</td>
<td>supersprite/ssp_psg/n2452_s0/I2</td>
</tr>
<tr>
<td>13.998</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C28[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2452_s0/F</td>
</tr>
<tr>
<td>14.926</td>
<td>0.927</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C24[0][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[14]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.465</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C24[0][B]</td>
<td>supersprite/ssp_psg/ymreg[14]_3_s0/CLK</td>
</tr>
<tr>
<td>20.154</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C24[0][B]</td>
<td>supersprite/ssp_psg/ymreg[14]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.631, 28.019%; route: 8.946, 69.030%; tC2Q: 0.382, 2.951%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.807</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.168</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[15]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td>apple_bus/addr_r_12_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOT15[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_12_s0/Q</td>
</tr>
<tr>
<td>4.801</td>
<td>2.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[3][B]</td>
<td>superserial/n87_s11/I2</td>
</tr>
<tr>
<td>5.298</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C61[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>6.156</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C65[0][A]</td>
<td>apple_memory/n1111_s3/I3</td>
</tr>
<tr>
<td>6.672</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C65[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s3/F</td>
</tr>
<tr>
<td>7.117</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>7.643</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>9.307</td>
<td>1.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[3][B]</td>
<td>supersprite/vdp_overlay_sw_s4/I2</td>
</tr>
<tr>
<td>9.828</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C41[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp_overlay_sw_s4/F</td>
</tr>
<tr>
<td>9.993</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[1][B]</td>
<td>supersprite/n58_s1/I1</td>
</tr>
<tr>
<td>10.256</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C40[1][B]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>11.362</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>supersprite/ssp_psg/n718_s2/I3</td>
</tr>
<tr>
<td>11.878</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C29[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][B]</td>
<td>supersprite/ssp_psg/n2436_s1/I2</td>
</tr>
<tr>
<td>13.257</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C35[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2436_s1/F</td>
</tr>
<tr>
<td>13.958</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C27[0][A]</td>
<td>supersprite/ssp_psg/n2460_s0/I2</td>
</tr>
<tr>
<td>14.474</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C27[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2460_s0/F</td>
</tr>
<tr>
<td>14.807</td>
<td>0.332</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C27[0][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[15]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.479</td>
<td>1.961</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C27[0][A]</td>
<td>supersprite/ssp_psg/ymreg[15]_0_s0/CLK</td>
</tr>
<tr>
<td>20.168</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C27[0][A]</td>
<td>supersprite/ssp_psg/ymreg[15]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.883, 30.235%; route: 8.576, 66.787%; tC2Q: 0.382, 2.979%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.961, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.385</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.768</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.154</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[14]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td>apple_bus/addr_r_12_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOT15[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_12_s0/Q</td>
</tr>
<tr>
<td>4.801</td>
<td>2.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[3][B]</td>
<td>superserial/n87_s11/I2</td>
</tr>
<tr>
<td>5.298</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C61[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>6.156</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C65[0][A]</td>
<td>apple_memory/n1111_s3/I3</td>
</tr>
<tr>
<td>6.672</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C65[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s3/F</td>
</tr>
<tr>
<td>7.117</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>7.643</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>9.307</td>
<td>1.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[3][B]</td>
<td>supersprite/vdp_overlay_sw_s4/I2</td>
</tr>
<tr>
<td>9.828</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C41[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp_overlay_sw_s4/F</td>
</tr>
<tr>
<td>9.993</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[1][B]</td>
<td>supersprite/n58_s1/I1</td>
</tr>
<tr>
<td>10.256</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C40[1][B]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>11.362</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>supersprite/ssp_psg/n718_s2/I3</td>
</tr>
<tr>
<td>11.878</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C29[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][B]</td>
<td>supersprite/ssp_psg/n2436_s1/I2</td>
</tr>
<tr>
<td>13.257</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C35[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2436_s1/F</td>
</tr>
<tr>
<td>13.733</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C28[3][B]</td>
<td>supersprite/ssp_psg/n2452_s0/I2</td>
</tr>
<tr>
<td>13.998</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C28[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2452_s0/F</td>
</tr>
<tr>
<td>14.768</td>
<td>0.770</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C28[1][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[14]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.465</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C28[1][A]</td>
<td>supersprite/ssp_psg/ymreg[14]_4_s0/CLK</td>
</tr>
<tr>
<td>20.154</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C28[1][A]</td>
<td>supersprite/ssp_psg/ymreg[14]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.631, 28.364%; route: 8.789, 68.649%; tC2Q: 0.382, 2.988%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.445</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[7]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td>apple_bus/addr_r_12_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOT15[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_12_s0/Q</td>
</tr>
<tr>
<td>4.801</td>
<td>2.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[3][B]</td>
<td>superserial/n87_s11/I2</td>
</tr>
<tr>
<td>5.298</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C61[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>6.156</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C65[0][A]</td>
<td>apple_memory/n1111_s3/I3</td>
</tr>
<tr>
<td>6.672</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C65[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s3/F</td>
</tr>
<tr>
<td>7.117</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>7.643</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>9.307</td>
<td>1.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[3][B]</td>
<td>supersprite/vdp_overlay_sw_s4/I2</td>
</tr>
<tr>
<td>9.828</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C41[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp_overlay_sw_s4/F</td>
</tr>
<tr>
<td>9.993</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[1][B]</td>
<td>supersprite/n58_s1/I1</td>
</tr>
<tr>
<td>10.256</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C40[1][B]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>11.362</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>supersprite/ssp_psg/n718_s2/I3</td>
</tr>
<tr>
<td>11.878</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C29[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>12.348</td>
<td>0.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[3][B]</td>
<td>supersprite/ssp_psg/n2372_s1/I2</td>
</tr>
<tr>
<td>12.869</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C30[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2372_s1/F</td>
</tr>
<tr>
<td>13.514</td>
<td>0.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[0][A]</td>
<td>supersprite/ssp_psg/n2396_s0/I2</td>
</tr>
<tr>
<td>13.777</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C21[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2396_s0/F</td>
</tr>
<tr>
<td>14.729</td>
<td>0.952</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[0][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[7]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.486</td>
<td>1.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[0][B]</td>
<td>supersprite/ssp_psg/ymreg[7]_2_s0/CLK</td>
</tr>
<tr>
<td>20.175</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C18[0][B]</td>
<td>supersprite/ssp_psg/ymreg[7]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.624, 28.391%; route: 8.757, 68.612%; tC2Q: 0.382, 2.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.967, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.445</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[7]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td>apple_bus/addr_r_12_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOT15[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_12_s0/Q</td>
</tr>
<tr>
<td>4.801</td>
<td>2.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[3][B]</td>
<td>superserial/n87_s11/I2</td>
</tr>
<tr>
<td>5.298</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C61[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>6.156</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C65[0][A]</td>
<td>apple_memory/n1111_s3/I3</td>
</tr>
<tr>
<td>6.672</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C65[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s3/F</td>
</tr>
<tr>
<td>7.117</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>7.643</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>9.307</td>
<td>1.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[3][B]</td>
<td>supersprite/vdp_overlay_sw_s4/I2</td>
</tr>
<tr>
<td>9.828</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C41[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp_overlay_sw_s4/F</td>
</tr>
<tr>
<td>9.993</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[1][B]</td>
<td>supersprite/n58_s1/I1</td>
</tr>
<tr>
<td>10.256</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C40[1][B]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>11.362</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>supersprite/ssp_psg/n718_s2/I3</td>
</tr>
<tr>
<td>11.878</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C29[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>12.348</td>
<td>0.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[3][B]</td>
<td>supersprite/ssp_psg/n2372_s1/I2</td>
</tr>
<tr>
<td>12.869</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C30[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2372_s1/F</td>
</tr>
<tr>
<td>13.514</td>
<td>0.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[0][A]</td>
<td>supersprite/ssp_psg/n2396_s0/I2</td>
</tr>
<tr>
<td>13.777</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C21[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2396_s0/F</td>
</tr>
<tr>
<td>14.729</td>
<td>0.952</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[0][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[7]_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.486</td>
<td>1.967</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C18[0][A]</td>
<td>supersprite/ssp_psg/ymreg[7]_5_s0/CLK</td>
</tr>
<tr>
<td>20.175</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C18[0][A]</td>
<td>supersprite/ssp_psg/ymreg[7]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.624, 28.391%; route: 8.757, 68.612%; tC2Q: 0.382, 2.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.967, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.543</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.165</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[14]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td>apple_bus/addr_r_12_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOT15[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_12_s0/Q</td>
</tr>
<tr>
<td>4.801</td>
<td>2.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[3][B]</td>
<td>superserial/n87_s11/I2</td>
</tr>
<tr>
<td>5.298</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C61[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>6.156</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C65[0][A]</td>
<td>apple_memory/n1111_s3/I3</td>
</tr>
<tr>
<td>6.672</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C65[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s3/F</td>
</tr>
<tr>
<td>7.117</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>7.643</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>9.307</td>
<td>1.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[3][B]</td>
<td>supersprite/vdp_overlay_sw_s4/I2</td>
</tr>
<tr>
<td>9.828</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C41[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp_overlay_sw_s4/F</td>
</tr>
<tr>
<td>9.993</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[1][B]</td>
<td>supersprite/n58_s1/I1</td>
</tr>
<tr>
<td>10.256</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C40[1][B]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>11.362</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>supersprite/ssp_psg/n718_s2/I3</td>
</tr>
<tr>
<td>11.878</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C29[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[0][B]</td>
<td>supersprite/ssp_psg/n2436_s1/I2</td>
</tr>
<tr>
<td>13.257</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C35[0][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2436_s1/F</td>
</tr>
<tr>
<td>13.733</td>
<td>0.476</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C28[3][B]</td>
<td>supersprite/ssp_psg/n2452_s0/I2</td>
</tr>
<tr>
<td>13.998</td>
<td>0.265</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C28[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2452_s0/F</td>
</tr>
<tr>
<td>14.543</td>
<td>0.545</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[14]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.477</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C25[0][B]</td>
<td>supersprite/ssp_psg/ymreg[14]_2_s0/CLK</td>
</tr>
<tr>
<td>20.165</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C25[0][B]</td>
<td>supersprite/ssp_psg/ymreg[14]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.631, 28.871%; route: 8.564, 68.088%; tC2Q: 0.382, 3.041%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.638</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.539</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.177</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[7]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td>apple_bus/addr_r_12_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOT15[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_12_s0/Q</td>
</tr>
<tr>
<td>4.801</td>
<td>2.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[3][B]</td>
<td>superserial/n87_s11/I2</td>
</tr>
<tr>
<td>5.298</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C61[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>6.156</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C65[0][A]</td>
<td>apple_memory/n1111_s3/I3</td>
</tr>
<tr>
<td>6.672</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C65[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s3/F</td>
</tr>
<tr>
<td>7.117</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>7.643</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>9.307</td>
<td>1.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[3][B]</td>
<td>supersprite/vdp_overlay_sw_s4/I2</td>
</tr>
<tr>
<td>9.828</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C41[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp_overlay_sw_s4/F</td>
</tr>
<tr>
<td>9.993</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[1][B]</td>
<td>supersprite/n58_s1/I1</td>
</tr>
<tr>
<td>10.256</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C40[1][B]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>11.362</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>supersprite/ssp_psg/n718_s2/I3</td>
</tr>
<tr>
<td>11.878</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C29[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>12.348</td>
<td>0.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[3][B]</td>
<td>supersprite/ssp_psg/n2372_s1/I2</td>
</tr>
<tr>
<td>12.869</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C30[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2372_s1/F</td>
</tr>
<tr>
<td>13.514</td>
<td>0.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C21[0][A]</td>
<td>supersprite/ssp_psg/n2396_s0/I2</td>
</tr>
<tr>
<td>13.777</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C21[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2396_s0/F</td>
</tr>
<tr>
<td>14.539</td>
<td>0.763</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[7]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.489</td>
<td>1.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>supersprite/ssp_psg/ymreg[7]_4_s0/CLK</td>
</tr>
<tr>
<td>20.177</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C18[0][A]</td>
<td>supersprite/ssp_psg/ymreg[7]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.624, 28.820%; route: 8.567, 68.138%; tC2Q: 0.382, 3.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.970, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.165</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[6]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td>apple_bus/addr_r_12_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOT15[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_12_s0/Q</td>
</tr>
<tr>
<td>4.801</td>
<td>2.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[3][B]</td>
<td>superserial/n87_s11/I2</td>
</tr>
<tr>
<td>5.298</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C61[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>6.156</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C65[0][A]</td>
<td>apple_memory/n1111_s3/I3</td>
</tr>
<tr>
<td>6.672</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C65[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s3/F</td>
</tr>
<tr>
<td>7.117</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>7.643</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>9.307</td>
<td>1.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[3][B]</td>
<td>supersprite/vdp_overlay_sw_s4/I2</td>
</tr>
<tr>
<td>9.828</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C41[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp_overlay_sw_s4/F</td>
</tr>
<tr>
<td>9.993</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[1][B]</td>
<td>supersprite/n58_s1/I1</td>
</tr>
<tr>
<td>10.256</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C40[1][B]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>11.362</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>supersprite/ssp_psg/n718_s2/I3</td>
</tr>
<tr>
<td>11.878</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C29[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>12.348</td>
<td>0.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[3][B]</td>
<td>supersprite/ssp_psg/n2372_s1/I2</td>
</tr>
<tr>
<td>12.869</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C30[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2372_s1/F</td>
</tr>
<tr>
<td>13.704</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td>supersprite/ssp_psg/n2388_s0/I2</td>
</tr>
<tr>
<td>13.967</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2388_s0/F</td>
</tr>
<tr>
<td>14.482</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[6]_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.477</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>supersprite/ssp_psg/ymreg[6]_1_s0/CLK</td>
</tr>
<tr>
<td>20.165</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C19[1][A]</td>
<td>supersprite/ssp_psg/ymreg[6]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.624, 28.952%; route: 8.510, 67.992%; tC2Q: 0.382, 3.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.684</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.165</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[6]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td>apple_bus/addr_r_12_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOT15[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_12_s0/Q</td>
</tr>
<tr>
<td>4.801</td>
<td>2.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[3][B]</td>
<td>superserial/n87_s11/I2</td>
</tr>
<tr>
<td>5.298</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C61[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>6.156</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C65[0][A]</td>
<td>apple_memory/n1111_s3/I3</td>
</tr>
<tr>
<td>6.672</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C65[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s3/F</td>
</tr>
<tr>
<td>7.117</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>7.643</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>9.307</td>
<td>1.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[3][B]</td>
<td>supersprite/vdp_overlay_sw_s4/I2</td>
</tr>
<tr>
<td>9.828</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C41[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp_overlay_sw_s4/F</td>
</tr>
<tr>
<td>9.993</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[1][B]</td>
<td>supersprite/n58_s1/I1</td>
</tr>
<tr>
<td>10.256</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C40[1][B]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>11.362</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>supersprite/ssp_psg/n718_s2/I3</td>
</tr>
<tr>
<td>11.878</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C29[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>12.348</td>
<td>0.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[3][B]</td>
<td>supersprite/ssp_psg/n2372_s1/I2</td>
</tr>
<tr>
<td>12.869</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C30[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2372_s1/F</td>
</tr>
<tr>
<td>13.704</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C21[0][A]</td>
<td>supersprite/ssp_psg/n2388_s0/I2</td>
</tr>
<tr>
<td>13.967</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R3C21[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2388_s0/F</td>
</tr>
<tr>
<td>14.482</td>
<td>0.515</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[6]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.477</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C19[0][A]</td>
<td>supersprite/ssp_psg/ymreg[6]_2_s0/CLK</td>
</tr>
<tr>
<td>20.165</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C19[0][A]</td>
<td>supersprite/ssp_psg/ymreg[6]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.624, 28.952%; route: 8.510, 67.992%; tC2Q: 0.382, 3.056%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.705</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.165</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[11]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td>apple_bus/addr_r_12_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOT15[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_12_s0/Q</td>
</tr>
<tr>
<td>4.801</td>
<td>2.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[3][B]</td>
<td>superserial/n87_s11/I2</td>
</tr>
<tr>
<td>5.298</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C61[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>6.156</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C65[0][A]</td>
<td>apple_memory/n1111_s3/I3</td>
</tr>
<tr>
<td>6.672</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C65[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s3/F</td>
</tr>
<tr>
<td>7.117</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>7.643</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>9.307</td>
<td>1.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[3][B]</td>
<td>supersprite/vdp_overlay_sw_s4/I2</td>
</tr>
<tr>
<td>9.828</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C41[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp_overlay_sw_s4/F</td>
</tr>
<tr>
<td>9.993</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[1][B]</td>
<td>supersprite/n58_s1/I1</td>
</tr>
<tr>
<td>10.256</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C40[1][B]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>11.362</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>supersprite/ssp_psg/n718_s2/I3</td>
</tr>
<tr>
<td>11.878</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C29[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[2][A]</td>
<td>supersprite/ssp_psg/n2404_s1/I2</td>
</tr>
<tr>
<td>13.257</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C35[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s1/F</td>
</tr>
<tr>
<td>13.267</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[1][A]</td>
<td>supersprite/ssp_psg/n2428_s0/I2</td>
</tr>
<tr>
<td>13.728</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C35[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2428_s0/F</td>
</tr>
<tr>
<td>14.461</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[3][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[11]_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.477</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[3][A]</td>
<td>supersprite/ssp_psg/ymreg[11]_0_s0/CLK</td>
</tr>
<tr>
<td>20.165</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C33[3][A]</td>
<td>supersprite/ssp_psg/ymreg[11]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.828, 30.632%; route: 8.285, 66.307%; tC2Q: 0.382, 3.061%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.705</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.461</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.165</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[11]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td>apple_bus/addr_r_12_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOT15[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_12_s0/Q</td>
</tr>
<tr>
<td>4.801</td>
<td>2.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[3][B]</td>
<td>superserial/n87_s11/I2</td>
</tr>
<tr>
<td>5.298</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C61[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>6.156</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C65[0][A]</td>
<td>apple_memory/n1111_s3/I3</td>
</tr>
<tr>
<td>6.672</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C65[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s3/F</td>
</tr>
<tr>
<td>7.117</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>7.643</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>9.307</td>
<td>1.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[3][B]</td>
<td>supersprite/vdp_overlay_sw_s4/I2</td>
</tr>
<tr>
<td>9.828</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C41[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp_overlay_sw_s4/F</td>
</tr>
<tr>
<td>9.993</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[1][B]</td>
<td>supersprite/n58_s1/I1</td>
</tr>
<tr>
<td>10.256</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C40[1][B]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>11.362</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>supersprite/ssp_psg/n718_s2/I3</td>
</tr>
<tr>
<td>11.878</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C29[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>12.731</td>
<td>0.852</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[2][A]</td>
<td>supersprite/ssp_psg/n2404_s1/I2</td>
</tr>
<tr>
<td>13.257</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C35[2][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2404_s1/F</td>
</tr>
<tr>
<td>13.267</td>
<td>0.010</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C35[1][A]</td>
<td>supersprite/ssp_psg/n2428_s0/I2</td>
</tr>
<tr>
<td>13.728</td>
<td>0.461</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C35[1][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2428_s0/F</td>
</tr>
<tr>
<td>14.461</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[2][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[11]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.477</td>
<td>1.958</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C33[2][A]</td>
<td>supersprite/ssp_psg/ymreg[11]_2_s0/CLK</td>
</tr>
<tr>
<td>20.165</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C33[2][A]</td>
<td>supersprite/ssp_psg/ymreg[11]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.828, 30.632%; route: 8.285, 66.307%; tC2Q: 0.382, 3.061%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.958, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.807</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.177</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[4]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td>apple_bus/addr_r_12_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOT15[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_12_s0/Q</td>
</tr>
<tr>
<td>4.801</td>
<td>2.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[3][B]</td>
<td>superserial/n87_s11/I2</td>
</tr>
<tr>
<td>5.298</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C61[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>6.156</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C65[0][A]</td>
<td>apple_memory/n1111_s3/I3</td>
</tr>
<tr>
<td>6.672</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C65[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s3/F</td>
</tr>
<tr>
<td>7.117</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>7.643</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>9.307</td>
<td>1.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[3][B]</td>
<td>supersprite/vdp_overlay_sw_s4/I2</td>
</tr>
<tr>
<td>9.828</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C41[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp_overlay_sw_s4/F</td>
</tr>
<tr>
<td>9.993</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[1][B]</td>
<td>supersprite/n58_s1/I1</td>
</tr>
<tr>
<td>10.256</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C40[1][B]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>11.362</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>supersprite/ssp_psg/n718_s2/I3</td>
</tr>
<tr>
<td>11.878</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C29[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>12.348</td>
<td>0.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[3][B]</td>
<td>supersprite/ssp_psg/n2372_s1/I2</td>
</tr>
<tr>
<td>12.869</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C30[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2372_s1/F</td>
</tr>
<tr>
<td>12.877</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[1][B]</td>
<td>supersprite/ssp_psg/n2372_s0/I2</td>
</tr>
<tr>
<td>13.403</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C30[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2372_s0/F</td>
</tr>
<tr>
<td>14.371</td>
<td>0.968</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[4]_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.489</td>
<td>1.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>supersprite/ssp_psg/ymreg[4]_3_s0/CLK</td>
</tr>
<tr>
<td>20.177</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C26[1][B]</td>
<td>supersprite/ssp_psg/ymreg[4]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.888, 31.338%; route: 8.135, 65.578%; tC2Q: 0.382, 3.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.970, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.807</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.177</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[4]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td>apple_bus/addr_r_12_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOT15[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_12_s0/Q</td>
</tr>
<tr>
<td>4.801</td>
<td>2.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[3][B]</td>
<td>superserial/n87_s11/I2</td>
</tr>
<tr>
<td>5.298</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C61[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>6.156</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C65[0][A]</td>
<td>apple_memory/n1111_s3/I3</td>
</tr>
<tr>
<td>6.672</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C65[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s3/F</td>
</tr>
<tr>
<td>7.117</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>7.643</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>9.307</td>
<td>1.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[3][B]</td>
<td>supersprite/vdp_overlay_sw_s4/I2</td>
</tr>
<tr>
<td>9.828</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C41[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp_overlay_sw_s4/F</td>
</tr>
<tr>
<td>9.993</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[1][B]</td>
<td>supersprite/n58_s1/I1</td>
</tr>
<tr>
<td>10.256</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C40[1][B]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>11.362</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>supersprite/ssp_psg/n718_s2/I3</td>
</tr>
<tr>
<td>11.878</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C29[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>12.348</td>
<td>0.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[3][B]</td>
<td>supersprite/ssp_psg/n2372_s1/I2</td>
</tr>
<tr>
<td>12.869</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C30[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2372_s1/F</td>
</tr>
<tr>
<td>12.877</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[1][B]</td>
<td>supersprite/ssp_psg/n2372_s0/I2</td>
</tr>
<tr>
<td>13.403</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C30[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2372_s0/F</td>
</tr>
<tr>
<td>14.371</td>
<td>0.968</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[4]_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.489</td>
<td>1.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[1][A]</td>
<td>supersprite/ssp_psg/ymreg[4]_4_s0/CLK</td>
</tr>
<tr>
<td>20.177</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C26[1][A]</td>
<td>supersprite/ssp_psg/ymreg[4]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.888, 31.338%; route: 8.135, 65.578%; tC2Q: 0.382, 3.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.970, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.807</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.371</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.177</td>
</tr>
<tr>
<td class="label">From</td>
<td>apple_bus/addr_r_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/ymreg[4]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.966</td>
<td>1.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOT15[A]</td>
<td>apple_bus/addr_r_12_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>IOT15[A]</td>
<td style=" font-weight:bold;">apple_bus/addr_r_12_s0/Q</td>
</tr>
<tr>
<td>4.801</td>
<td>2.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C61[3][B]</td>
<td>superserial/n87_s11/I2</td>
</tr>
<tr>
<td>5.298</td>
<td>0.498</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R2C61[3][B]</td>
<td style=" background: #97FFFF;">superserial/n87_s11/F</td>
</tr>
<tr>
<td>6.156</td>
<td>0.858</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C65[0][A]</td>
<td>apple_memory/n1111_s3/I3</td>
</tr>
<tr>
<td>6.672</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R26C65[0][A]</td>
<td style=" background: #97FFFF;">apple_memory/n1111_s3/F</td>
</tr>
<tr>
<td>7.117</td>
<td>0.445</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C64[2][A]</td>
<td>slotmaker/slot_if.slot_2_s2/I3</td>
</tr>
<tr>
<td>7.643</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R23C64[2][A]</td>
<td style=" background: #97FFFF;">slotmaker/slot_if.slot_2_s2/F</td>
</tr>
<tr>
<td>9.307</td>
<td>1.664</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[3][B]</td>
<td>supersprite/vdp_overlay_sw_s4/I2</td>
</tr>
<tr>
<td>9.828</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C41[3][B]</td>
<td style=" background: #97FFFF;">supersprite/vdp_overlay_sw_s4/F</td>
</tr>
<tr>
<td>9.993</td>
<td>0.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C40[1][B]</td>
<td>supersprite/n58_s1/I1</td>
</tr>
<tr>
<td>10.256</td>
<td>0.262</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R3C40[1][B]</td>
<td style=" background: #97FFFF;">supersprite/n58_s1/F</td>
</tr>
<tr>
<td>11.362</td>
<td>1.106</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C29[0][A]</td>
<td>supersprite/ssp_psg/n718_s2/I3</td>
</tr>
<tr>
<td>11.878</td>
<td>0.516</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R6C29[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n718_s2/F</td>
</tr>
<tr>
<td>12.348</td>
<td>0.470</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[3][B]</td>
<td>supersprite/ssp_psg/n2372_s1/I2</td>
</tr>
<tr>
<td>12.869</td>
<td>0.521</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R2C30[3][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2372_s1/F</td>
</tr>
<tr>
<td>12.877</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C30[1][B]</td>
<td>supersprite/ssp_psg/n2372_s0/I2</td>
</tr>
<tr>
<td>13.403</td>
<td>0.526</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R2C30[1][B]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n2372_s0/F</td>
</tr>
<tr>
<td>14.371</td>
<td>0.968</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[0][B]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/ymreg[4]_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.489</td>
<td>1.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C26[0][B]</td>
<td>supersprite/ssp_psg/ymreg[4]_5_s0/CLK</td>
</tr>
<tr>
<td>20.177</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C26[0][B]</td>
<td>supersprite/ssp_psg/ymreg[4]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.966, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.888, 31.338%; route: 8.135, 65.578%; tC2Q: 0.382, 3.083%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.970, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.153</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.886</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_addr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.691</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C77[3][A]</td>
<td>esp32_spi_connector/proto/mem_wr_addr_6_s0/CLK</td>
</tr>
<tr>
<td>0.832</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C77[3][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_addr_6_s0/Q</td>
</tr>
<tr>
<td>0.886</td>
<td>0.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.733</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.054, 27.692%; tC2Q: 0.141, 72.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_data_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.691</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C77[2][A]</td>
<td>esp32_spi_connector/proto/mem_wr_data_4_s0/CLK</td>
</tr>
<tr>
<td>0.832</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C77[2][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_data_4_s0/Q</td>
</tr>
<tr>
<td>0.926</td>
<td>0.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.733</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.094, 40.000%; tC2Q: 0.141, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_data_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.691</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C77[0][B]</td>
<td>esp32_spi_connector/proto/mem_wr_data_0_s0/CLK</td>
</tr>
<tr>
<td>0.832</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C77[0][B]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_data_0_s0/Q</td>
</tr>
<tr>
<td>0.926</td>
<td>0.094</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.733</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.094, 40.000%; tC2Q: 0.141, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_data_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C77[0][A]</td>
<td>esp32_spi_connector/proto/mem_wr_data_6_s0/CLK</td>
</tr>
<tr>
<td>0.845</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C77[0][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_data_6_s0/Q</td>
</tr>
<tr>
<td>0.938</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.733</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.938</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[0][A]</td>
<td>esp32_spi_connector/proto/mem_wr_addr_0_s0/CLK</td>
</tr>
<tr>
<td>0.845</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C79[0][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_addr_0_s0/Q</td>
</tr>
<tr>
<td>0.938</td>
<td>0.093</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/ADA[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.733</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.093, 39.241%; tC2Q: 0.144, 60.759%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_data_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.691</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C77[0][A]</td>
<td>esp32_spi_connector/proto/mem_wr_data_7_s0/CLK</td>
</tr>
<tr>
<td>0.832</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C77[0][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_data_7_s0/Q</td>
</tr>
<tr>
<td>0.949</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.733</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 45.349%; tC2Q: 0.141, 54.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.949</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_data_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.691</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C77[2][B]</td>
<td>esp32_spi_connector/proto/mem_wr_data_2_s0/CLK</td>
</tr>
<tr>
<td>0.832</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C77[2][B]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_data_2_s0/Q</td>
</tr>
<tr>
<td>0.949</td>
<td>0.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.733</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.117, 45.349%; tC2Q: 0.141, 54.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.980</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[1][B]</td>
<td>esp32_spi_connector/proto/mem_wr_addr_2_s0/CLK</td>
</tr>
<tr>
<td>0.845</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C79[1][B]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_addr_2_s0/Q</td>
</tr>
<tr>
<td>0.980</td>
<td>0.135</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.733</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.135, 48.387%; tC2Q: 0.144, 51.613%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_rd_addr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.686</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C78[0][B]</td>
<td>esp32_spi_connector/proto/mem_rd_addr_7_s0/CLK</td>
</tr>
<tr>
<td>0.827</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C78[0][B]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_rd_addr_7_s0/Q</td>
</tr>
<tr>
<td>0.985</td>
<td>0.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.735</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.158, 52.843%; tC2Q: 0.141, 47.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_rd_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.686</td>
<td>0.686</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C78[0][A]</td>
<td>esp32_spi_connector/proto/mem_rd_addr_5_s0/CLK</td>
</tr>
<tr>
<td>0.827</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R12C78[0][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_rd_addr_5_s0/Q</td>
</tr>
<tr>
<td>0.985</td>
<td>0.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/ADB[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.735</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.686, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.158, 52.843%; tC2Q: 0.141, 47.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.986</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_data_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C79[1][A]</td>
<td>esp32_spi_connector/proto/mem_wr_data_3_s0/CLK</td>
</tr>
<tr>
<td>0.845</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C79[1][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_data_3_s0/Q</td>
</tr>
<tr>
<td>0.986</td>
<td>0.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.733</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.141, 49.474%; tC2Q: 0.144, 50.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.257</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.990</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_data_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.691</td>
<td>0.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C77[1][B]</td>
<td>esp32_spi_connector/proto/mem_wr_data_1_s0/CLK</td>
</tr>
<tr>
<td>0.832</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C77[1][B]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_data_1_s0/Q</td>
</tr>
<tr>
<td>0.990</td>
<td>0.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.733</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.691, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.158, 52.843%; tC2Q: 0.141, 47.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.259</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_rd_addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.695</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C78[1][A]</td>
<td>esp32_spi_connector/proto/mem_rd_addr_0_s0/CLK</td>
</tr>
<tr>
<td>0.836</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C78[1][A]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_rd_addr_0_s0/Q</td>
</tr>
<tr>
<td>0.994</td>
<td>0.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/ADB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.700</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>0.735</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.158, 52.843%; tC2Q: 0.141, 47.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.700, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.261</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.994</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.733</td>
</tr>
<tr>
<td class="label">From</td>
<td>esp32_spi_connector/proto/mem_wr_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.695</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C78[2][B]</td>
<td>esp32_spi_connector/proto/mem_wr_addr_5_s0/CLK</td>
</tr>
<tr>
<td>0.836</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C78[2][B]</td>
<td style=" font-weight:bold;">esp32_spi_connector/proto/mem_wr_addr_5_s0/Q</td>
</tr>
<tr>
<td>0.994</td>
<td>0.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td style=" font-weight:bold;">esp32_spi_connector/mem_mem_0_0_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.696</td>
<td>0.696</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>0.733</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[24]</td>
<td>esp32_spi_connector/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.158, 52.843%; tC2Q: 0.141, 47.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.696, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.010</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.735</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.710</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C56[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1/CLK</td>
</tr>
<tr>
<td>0.851</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R26C56[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1/Q</td>
</tr>
<tr>
<td>0.857</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C56[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n58_s6/I1</td>
</tr>
<tr>
<td>1.010</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C56[0][A]</td>
<td style=" background: #97FFFF;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/n58_s6/F</td>
</tr>
<tr>
<td>1.010</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C56[0][A]</td>
<td style=" font-weight:bold;">hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>0.710</td>
<td>0.710</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C56[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1/CLK</td>
</tr>
<tr>
<td>0.735</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C56[0][A]</td>
<td>hdmi/true_hdmi_output.packet_picker/audio_clock_regeneration_packet/cycle_time_stamp_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.710, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.710, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.011</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.736</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.711</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>0.852</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R25C13[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_10_s0/Q</td>
</tr>
<tr>
<td>0.858</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C13[1][A]</td>
<td>superserial/COM2/uart_tx_inst/n166_s0/I1</td>
</tr>
<tr>
<td>1.011</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C13[1][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n166_s0/F</td>
</tr>
<tr>
<td>1.011</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C13[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.711</td>
<td>0.711</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C13[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_10_s0/CLK</td>
</tr>
<tr>
<td>0.736</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C13[1][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.711, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.732</td>
</tr>
<tr>
<td class="label">From</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.707</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>0.848</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C12[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_12_s0/Q</td>
</tr>
<tr>
<td>0.854</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>superserial/COM2/uart_tx_inst/n164_s0/I2</td>
</tr>
<tr>
<td>1.007</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td style=" background: #97FFFF;">superserial/COM2/uart_tx_inst/n164_s0/F</td>
</tr>
<tr>
<td>1.007</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_tx_inst/cycle_cnt_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.707</td>
<td>0.707</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_12_s0/CLK</td>
</tr>
<tr>
<td>0.732</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C12[0][A]</td>
<td>superserial/COM2/uart_tx_inst/cycle_cnt_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.707, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.707, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_right/env_gen_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_right/env_gen_cnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.712</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C76[0][A]</td>
<td>mockingboard/psg_right/env_gen_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.853</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R4C76[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/env_gen_cnt_0_s1/Q</td>
</tr>
<tr>
<td>0.859</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C76[0][A]</td>
<td>mockingboard/psg_right/n1442_s3/I2</td>
</tr>
<tr>
<td>1.012</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C76[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_right/n1442_s3/F</td>
</tr>
<tr>
<td>1.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C76[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/env_gen_cnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.712</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C76[0][A]</td>
<td>mockingboard/psg_right/env_gen_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.737</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C76[0][A]</td>
<td>mockingboard/psg_right/env_gen_cnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.712, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.712, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.734</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_right/env_inc_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_right/env_inc_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.709</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C76[1][A]</td>
<td>mockingboard/psg_right/env_inc_s1/CLK</td>
</tr>
<tr>
<td>0.850</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R6C76[1][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/env_inc_s1/Q</td>
</tr>
<tr>
<td>0.856</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C76[1][A]</td>
<td>mockingboard/psg_right/n1604_s6/I1</td>
</tr>
<tr>
<td>1.009</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C76[1][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_right/n1604_s6/F</td>
</tr>
<tr>
<td>1.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C76[1][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/env_inc_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.709</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C76[1][A]</td>
<td>mockingboard/psg_right/env_inc_s1/CLK</td>
</tr>
<tr>
<td>0.734</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C76[1][A]</td>
<td>mockingboard/psg_right/env_inc_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.709, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.709, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.009</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.734</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_right/env_hold_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_right/env_hold_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.709</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C76[0][A]</td>
<td>mockingboard/psg_right/env_hold_s0/CLK</td>
</tr>
<tr>
<td>0.850</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R6C76[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/env_hold_s0/Q</td>
</tr>
<tr>
<td>0.856</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C76[0][A]</td>
<td>mockingboard/psg_right/n1583_s1/I0</td>
</tr>
<tr>
<td>1.009</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C76[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_right/n1583_s1/F</td>
</tr>
<tr>
<td>1.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C76[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_right/env_hold_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.709</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C76[0][A]</td>
<td>mockingboard/psg_right/env_hold_s0/CLK</td>
</tr>
<tr>
<td>0.734</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R6C76[0][A]</td>
<td>mockingboard/psg_right/env_hold_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.709, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.709, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.726</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/m6522_right/tmr_a.timer_a_may_interrupt_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/m6522_right/tmr_a.timer_a_may_interrupt_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C61[0][A]</td>
<td>mockingboard/m6522_right/tmr_a.timer_a_may_interrupt_s0/CLK</td>
</tr>
<tr>
<td>0.842</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R9C61[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/tmr_a.timer_a_may_interrupt_s0/Q</td>
</tr>
<tr>
<td>0.848</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C61[0][A]</td>
<td>mockingboard/m6522_right/n736_s1/I1</td>
</tr>
<tr>
<td>1.001</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C61[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/m6522_right/n736_s1/F</td>
</tr>
<tr>
<td>1.001</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C61[0][A]</td>
<td style=" font-weight:bold;">mockingboard/m6522_right/tmr_a.timer_a_may_interrupt_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.701</td>
<td>0.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C61[0][A]</td>
<td>mockingboard/m6522_right/tmr_a.timer_a_may_interrupt_s0/CLK</td>
</tr>
<tr>
<td>0.726</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C61[0][A]</td>
<td>mockingboard/m6522_right/tmr_a.timer_a_may_interrupt_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.701, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.727</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_left/env_hold_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_left/env_hold_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.702</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C74[0][A]</td>
<td>mockingboard/psg_left/env_hold_s0/CLK</td>
</tr>
<tr>
<td>0.843</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R18C74[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_left/env_hold_s0/Q</td>
</tr>
<tr>
<td>0.849</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C74[0][A]</td>
<td>mockingboard/psg_left/n1583_s1/I0</td>
</tr>
<tr>
<td>1.002</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C74[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_left/n1583_s1/F</td>
</tr>
<tr>
<td>1.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C74[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_left/env_hold_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.702</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C74[0][A]</td>
<td>mockingboard/psg_left/env_hold_s0/CLK</td>
</tr>
<tr>
<td>0.727</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C74[0][A]</td>
<td>mockingboard/psg_left/env_hold_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>mockingboard/psg_left/tone_gen_op_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mockingboard/psg_left/tone_gen_op_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.714</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C72[0][A]</td>
<td>mockingboard/psg_left/tone_gen_op_3_s0/CLK</td>
</tr>
<tr>
<td>0.855</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R21C72[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_left/tone_gen_op_3_s0/Q</td>
</tr>
<tr>
<td>0.861</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C72[0][A]</td>
<td>mockingboard/psg_left/n1300_s0/I0</td>
</tr>
<tr>
<td>1.014</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C72[0][A]</td>
<td style=" background: #97FFFF;">mockingboard/psg_left/n1300_s0/F</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C72[0][A]</td>
<td style=" font-weight:bold;">mockingboard/psg_left/tone_gen_op_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.714</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C72[0][A]</td>
<td>mockingboard/psg_left/tone_gen_op_3_s0/CLK</td>
</tr>
<tr>
<td>0.739</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C72[0][A]</td>
<td>mockingboard/psg_left/tone_gen_op_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.012</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.737</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/env_hold_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/env_hold_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.712</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C32[0][A]</td>
<td>supersprite/ssp_psg/env_hold_s0/CLK</td>
</tr>
<tr>
<td>0.853</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R4C32[0][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/env_hold_s0/Q</td>
</tr>
<tr>
<td>0.859</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[0][A]</td>
<td>supersprite/ssp_psg/n1583_s1/I0</td>
</tr>
<tr>
<td>1.012</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R4C32[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n1583_s1/F</td>
</tr>
<tr>
<td>1.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C32[0][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/env_hold_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.712</td>
<td>0.712</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C32[0][A]</td>
<td>supersprite/ssp_psg/env_hold_s0/CLK</td>
</tr>
<tr>
<td>0.737</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C32[0][A]</td>
<td>supersprite/ssp_psg/env_hold_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.712, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.712, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.739</td>
</tr>
<tr>
<td class="label">From</td>
<td>supersprite/ssp_psg/cnt_div_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>supersprite/ssp_psg/cnt_div_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.714</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>supersprite/ssp_psg/cnt_div_1_s0/CLK</td>
</tr>
<tr>
<td>0.855</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R3C20[0][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/cnt_div_1_s0/Q</td>
</tr>
<tr>
<td>0.861</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>supersprite/ssp_psg/n910_s0/I1</td>
</tr>
<tr>
<td>1.014</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td style=" background: #97FFFF;">supersprite/ssp_psg/n910_s0/F</td>
</tr>
<tr>
<td>1.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td style=" font-weight:bold;">supersprite/ssp_psg/cnt_div_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.714</td>
<td>0.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>supersprite/ssp_psg/cnt_div_1_s0/CLK</td>
</tr>
<tr>
<td>0.739</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C20[0][A]</td>
<td>supersprite/ssp_psg/cnt_div_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.714, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.773</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_hdmi:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.293</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.685</td>
<td>2.393</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR20[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_hdmi</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.644</td>
<td>1.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR20[A]</td>
<td>hdmi/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>5.609</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5.458</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR20[A]</td>
<td>hdmi/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.393, 86.685%; tC2Q: 0.368, 13.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.941, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.776</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.980</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_hdmi:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.444</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>20.811</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>23.204</td>
<td>2.393</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR20[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>22.222</td>
<td>22.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_hdmi</td>
</tr>
<tr>
<td>22.222</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>24.168</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR20[A]</td>
<td>hdmi/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>24.133</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>23.980</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR20[A]</td>
<td>hdmi/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.393, 86.685%; tC2Q: 0.368, 13.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.779</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.679</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_hdmi:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.293</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.679</td>
<td>2.387</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR22[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_hdmi</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.644</td>
<td>1.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR22[A]</td>
<td>hdmi/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>5.609</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5.458</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR22[A]</td>
<td>hdmi/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.387, 86.658%; tC2Q: 0.368, 13.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.941, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.198</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.980</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_hdmi:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.444</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>20.811</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>23.198</td>
<td>2.387</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR22[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>22.222</td>
<td>22.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_hdmi</td>
</tr>
<tr>
<td>22.222</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>24.168</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR22[A]</td>
<td>hdmi/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>24.133</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>23.980</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR22[A]</td>
<td>hdmi/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.387, 86.658%; tC2Q: 0.368, 13.342%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.804</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.458</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_hdmi:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.293</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.654</td>
<td>2.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR18[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3.704</td>
<td>3.704</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_hdmi</td>
</tr>
<tr>
<td>3.704</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>5.644</td>
<td>1.941</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR18[A]</td>
<td>hdmi/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>5.609</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>5.458</td>
<td>-0.151</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR18[A]</td>
<td>hdmi/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.362, 86.535%; tC2Q: 0.368, 13.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.941, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.807</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.173</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.980</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_hdmi:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.444</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>20.811</td>
<td>0.368</td>
<td>tC2Q</td>
<td>RF</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>23.173</td>
<td>2.362</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR18[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>22.222</td>
<td>22.222</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>22.222</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_hdmi</td>
</tr>
<tr>
<td>22.222</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>24.168</td>
<td>1.946</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR18[A]</td>
<td>hdmi/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>24.133</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>23.980</td>
<td>-0.153</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR18[A]</td>
<td>hdmi/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>3.704</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.362, 86.535%; tC2Q: 0.368, 13.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.946, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_d0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.751</td>
<td>2.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.131</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R21C14[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>7.428</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C12[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_d0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.436</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_d0_s0/CLK</td>
</tr>
<tr>
<td>20.089</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C12[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_d0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 6.905%; route: 4.741, 86.144%; tC2Q: 0.382, 6.951%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.917, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.751</td>
<td>2.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.131</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R21C14[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>7.428</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C12[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.436</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_0_s0/CLK</td>
</tr>
<tr>
<td>20.089</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C12[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 6.905%; route: 4.741, 86.144%; tC2Q: 0.382, 6.951%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.917, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.428</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.751</td>
<td>2.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.131</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R21C14[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>7.428</td>
<td>2.297</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C12[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.436</td>
<td>1.917</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C12[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_1_s0/CLK</td>
</tr>
<tr>
<td>20.089</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C12[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 6.905%; route: 4.741, 86.144%; tC2Q: 0.382, 6.951%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.917, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.751</td>
<td>2.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.131</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R21C14[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>7.426</td>
<td>2.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C12[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.434</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_2_s0/CLK</td>
</tr>
<tr>
<td>20.087</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C12[0][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 6.908%; route: 4.739, 86.140%; tC2Q: 0.382, 6.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.916, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.751</td>
<td>2.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.131</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R21C14[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>7.426</td>
<td>2.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C12[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_bits_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.434</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_6_s0/CLK</td>
</tr>
<tr>
<td>20.087</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C12[1][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_bits_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 6.908%; route: 4.739, 86.140%; tC2Q: 0.382, 6.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.916, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.751</td>
<td>2.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.131</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R21C14[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>7.426</td>
<td>2.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C12[3][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.434</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[3][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_0_s0/CLK</td>
</tr>
<tr>
<td>20.087</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C12[3][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 6.908%; route: 4.739, 86.140%; tC2Q: 0.382, 6.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.916, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.751</td>
<td>2.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.131</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R21C14[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>7.426</td>
<td>2.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C12[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.434</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_1_s0/CLK</td>
</tr>
<tr>
<td>20.087</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C12[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 6.908%; route: 4.739, 86.140%; tC2Q: 0.382, 6.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.916, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.085</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.751</td>
<td>2.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.131</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R21C14[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>7.424</td>
<td>2.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C12[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.432</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C12[0][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_2_s0/CLK</td>
</tr>
<tr>
<td>20.085</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C12[0][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 6.910%; route: 4.737, 86.135%; tC2Q: 0.382, 6.955%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.914, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.085</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.751</td>
<td>2.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.131</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R21C14[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>7.424</td>
<td>2.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C12[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.432</td>
<td>1.914</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C12[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_4_s0/CLK</td>
</tr>
<tr>
<td>20.085</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C12[2][A]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 6.910%; route: 4.737, 86.135%; tC2Q: 0.382, 6.955%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.914, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.426</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.087</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_data_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.751</td>
<td>2.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.131</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R21C14[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>7.426</td>
<td>2.295</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C12[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_data_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.434</td>
<td>1.916</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C12[2][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_6_s0/CLK</td>
</tr>
<tr>
<td>20.087</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C12[2][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_data_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 6.908%; route: 4.739, 86.140%; tC2Q: 0.382, 6.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.916, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.751</td>
<td>2.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.131</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R21C14[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>7.430</td>
<td>2.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C12[2][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/state_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.438</td>
<td>1.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C12[2][A]</td>
<td>superserial/COM2/uart_rx_inst/state_1_s0/CLK</td>
</tr>
<tr>
<td>20.090</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C12[2][A]</td>
<td>superserial/COM2/uart_rx_inst/state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 6.903%; route: 4.743, 86.149%; tC2Q: 0.382, 6.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.751</td>
<td>2.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.131</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R21C14[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>7.430</td>
<td>2.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C12[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/state_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.438</td>
<td>1.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C12[1][A]</td>
<td>superserial/COM2/uart_rx_inst/state_2_s0/CLK</td>
</tr>
<tr>
<td>20.090</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C12[1][A]</td>
<td>superserial/COM2/uart_rx_inst/state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 6.903%; route: 4.743, 86.149%; tC2Q: 0.382, 6.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/uart_rx_inst/rx_d1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.751</td>
<td>2.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.131</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R21C14[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>7.430</td>
<td>2.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C12[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/uart_rx_inst/rx_d1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.438</td>
<td>1.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C12[1][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_d1_s0/CLK</td>
</tr>
<tr>
<td>20.090</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C12[1][B]</td>
<td>superserial/COM2/uart_rx_inst/rx_d1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 6.903%; route: 4.743, 86.149%; tC2Q: 0.382, 6.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.751</td>
<td>2.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.131</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R21C14[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>7.430</td>
<td>2.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[1][B]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.438</td>
<td>1.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[1][B]</td>
<td>superserial/COM2/RX_REG_0_s1/CLK</td>
</tr>
<tr>
<td>20.090</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C12[1][B]</td>
<td>superserial/COM2/RX_REG_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 6.903%; route: 4.743, 86.149%; tC2Q: 0.382, 6.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.751</td>
<td>2.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.131</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R21C14[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>7.430</td>
<td>2.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.438</td>
<td>1.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[1][A]</td>
<td>superserial/COM2/RX_REG_1_s1/CLK</td>
</tr>
<tr>
<td>20.090</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C12[1][A]</td>
<td>superserial/COM2/RX_REG_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 6.903%; route: 4.743, 86.149%; tC2Q: 0.382, 6.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.751</td>
<td>2.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.131</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R21C14[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>7.430</td>
<td>2.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[0][B]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.438</td>
<td>1.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[0][B]</td>
<td>superserial/COM2/RX_REG_2_s1/CLK</td>
</tr>
<tr>
<td>20.090</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C12[0][B]</td>
<td>superserial/COM2/RX_REG_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 6.903%; route: 4.743, 86.149%; tC2Q: 0.382, 6.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.751</td>
<td>2.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.131</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R21C14[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>7.430</td>
<td>2.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[3][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.438</td>
<td>1.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[3][A]</td>
<td>superserial/COM2/RX_REG_4_s1/CLK</td>
</tr>
<tr>
<td>20.090</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C12[3][A]</td>
<td>superserial/COM2/RX_REG_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 6.903%; route: 4.743, 86.149%; tC2Q: 0.382, 6.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.751</td>
<td>2.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.131</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R21C14[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>7.430</td>
<td>2.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.438</td>
<td>1.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>superserial/COM2/RX_REG_5_s1/CLK</td>
</tr>
<tr>
<td>20.090</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C12[2][B]</td>
<td>superserial/COM2/RX_REG_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 6.903%; route: 4.743, 86.149%; tC2Q: 0.382, 6.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>12.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.430</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.090</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>superserial/COM2/RX_REG_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_logic:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.925</td>
<td>1.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>2.307</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>4.751</td>
<td>2.444</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C14[1][B]</td>
<td>superserial/COM2/n67_s2/I1</td>
</tr>
<tr>
<td>5.131</td>
<td>0.380</td>
<td>tINS</td>
<td>RF</td>
<td>108</td>
<td>R21C14[1][B]</td>
<td style=" background: #97FFFF;">superserial/COM2/n67_s2/F</td>
</tr>
<tr>
<td>7.430</td>
<td>2.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C12[0][A]</td>
<td style=" font-weight:bold;">superserial/COM2/RX_REG_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>20.438</td>
<td>1.919</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C12[0][A]</td>
<td>superserial/COM2/RX_REG_6_s1/CLK</td>
</tr>
<tr>
<td>20.090</td>
<td>-0.347</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C12[0][A]</td>
<td>superserial/COM2/RX_REG_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.006</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>18.519</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.925, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.380, 6.903%; route: 4.743, 86.149%; tC2Q: 0.382, 6.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.919, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_hdmi:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.214</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>19.358</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>20.361</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR18[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_hdmi</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>19.226</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR18[A]</td>
<td>hdmi/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>19.261</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19.412</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR18[A]</td>
<td>hdmi/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.003, 87.446%; tC2Q: 0.144, 12.554%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.707, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.947</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.897</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR20[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.759</td>
<td>0.722</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR20[A]</td>
<td>hdmi/serializer/gwSer1/PCLK</td>
</tr>
<tr>
<td>37.794</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.947</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR20[A]</td>
<td>hdmi/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.027</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 87.632%; tC2Q: 0.144, 12.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.722, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.944</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.893</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR22[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.756</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR22[A]</td>
<td>hdmi/serializer/gwSer0/PCLK</td>
</tr>
<tr>
<td>37.791</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.944</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR22[A]</td>
<td>hdmi/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 87.594%; tC2Q: 0.144, 12.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.950</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.842</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_hdmi:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.695</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.839</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.842</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR18[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_hdmi</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.704</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR18[A]</td>
<td>hdmi/serializer/gwSer2/FCLK</td>
</tr>
<tr>
<td>0.739</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.892</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR18[A]</td>
<td>hdmi/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.003, 87.446%; tC2Q: 0.144, 12.554%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.704, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.953</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.879</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.927</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.879</td>
<td>1.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR18[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer2/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.739</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR18[A]</td>
<td>hdmi/serializer/gwSer2/PCLK</td>
</tr>
<tr>
<td>37.774</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.927</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR18[A]</td>
<td>hdmi/serializer/gwSer2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.007</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.003, 87.446%; tC2Q: 0.144, 12.554%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.702, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.375</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_hdmi:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.214</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>19.358</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>20.375</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR22[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_hdmi</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>19.226</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR22[A]</td>
<td>hdmi/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>19.261</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19.412</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR22[A]</td>
<td>hdmi/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 87.594%; tC2Q: 0.144, 12.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.707, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.964</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.856</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_hdmi:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.695</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.839</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.856</td>
<td>1.017</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR22[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_hdmi</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.704</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR22[A]</td>
<td>hdmi/serializer/gwSer0/FCLK</td>
</tr>
<tr>
<td>0.739</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.892</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR22[A]</td>
<td>hdmi/serializer/gwSer0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.017, 87.594%; tC2Q: 0.144, 12.406%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.704, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.966</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.378</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>19.412</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_hdmi:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.214</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>19.358</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>20.378</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR20[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>18.519</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_hdmi</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>19.226</td>
<td>0.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR20[A]</td>
<td>hdmi/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>19.261</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>19.412</td>
<td>0.151</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR20[A]</td>
<td>hdmi/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 87.632%; tC2Q: 0.144, 12.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.707, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.968</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.860</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi/serializer/gwSer1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_hdmi:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>0.695</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>0.839</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>1.860</td>
<td>1.020</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR20[A]</td>
<td style=" font-weight:bold;">hdmi/serializer/gwSer1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_hdmi</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT1</td>
</tr>
<tr>
<td>0.704</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR20[A]</td>
<td>hdmi/serializer/gwSer1/FCLK</td>
</tr>
<tr>
<td>0.739</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0.892</td>
<td>0.153</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOR20[A]</td>
<td>hdmi/serializer/gwSer1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.020, 87.632%; tC2Q: 0.144, 12.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.704, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.750</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/lr_edge_pulse_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.898</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C46[0][A]</td>
<td style=" font-weight:bold;">audio_timing/lr_edge_pulse_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.768</td>
<td>0.731</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C46[0][A]</td>
<td>audio_timing/lr_edge_pulse_s0/CLK</td>
</tr>
<tr>
<td>37.803</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.750</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C46[0][A]</td>
<td>audio_timing/lr_edge_pulse_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.035</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 87.650%; tC2Q: 0.144, 12.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.731, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_lr_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.895</td>
<td>1.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[0][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_lr_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.764</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C46[0][A]</td>
<td>audio_timing/acc_lr_13_s0/CLK</td>
</tr>
<tr>
<td>37.799</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.746</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C46[0][A]</td>
<td>audio_timing/acc_lr_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.019, 87.613%; tC2Q: 0.144, 12.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.727, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.728</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_left/sync_ff2_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.876</td>
<td>1.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C45[3][A]</td>
<td style=" font-weight:bold;">audio_cdc_left/sync_ff2_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.746</td>
<td>0.709</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C45[3][A]</td>
<td>audio_cdc_left/sync_ff2_14_s0/CLK</td>
</tr>
<tr>
<td>37.781</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.728</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C45[3][A]</td>
<td>audio_cdc_left/sync_ff2_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.000, 87.413%; tC2Q: 0.144, 12.587%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.709, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_lr_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.895</td>
<td>1.019</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C45[0][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_lr_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.761</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C45[0][A]</td>
<td>audio_timing/acc_lr_14_s0/CLK</td>
</tr>
<tr>
<td>37.796</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.743</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C45[0][A]</td>
<td>audio_timing/acc_lr_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.028</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.019, 87.613%; tC2Q: 0.144, 12.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.152</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.724</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_left/sync_ff1_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.876</td>
<td>1.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[0][A]</td>
<td style=" font-weight:bold;">audio_cdc_left/sync_ff1_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.742</td>
<td>0.705</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C44[0][A]</td>
<td>audio_cdc_left/sync_ff1_14_s0/CLK</td>
</tr>
<tr>
<td>37.777</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.724</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C44[0][A]</td>
<td>audio_cdc_left/sync_ff1_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.000, 87.413%; tC2Q: 0.144, 12.587%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.705, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.738</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_left/sync_ff2_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.892</td>
<td>1.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[0][A]</td>
<td style=" font-weight:bold;">audio_cdc_left/sync_ff2_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.756</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[0][A]</td>
<td>audio_cdc_left/sync_ff2_10_s0/CLK</td>
</tr>
<tr>
<td>37.791</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.738</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C45[0][A]</td>
<td>audio_cdc_left/sync_ff2_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.016, 87.586%; tC2Q: 0.144, 12.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.738</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_left/sync_ff2_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.892</td>
<td>1.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td style=" font-weight:bold;">audio_cdc_left/sync_ff2_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.756</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[1][A]</td>
<td>audio_cdc_left/sync_ff2_11_s0/CLK</td>
</tr>
<tr>
<td>37.791</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.738</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C45[1][A]</td>
<td>audio_cdc_left/sync_ff2_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.016, 87.586%; tC2Q: 0.144, 12.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.738</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_left/sync_ff2_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.892</td>
<td>1.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[2][A]</td>
<td style=" font-weight:bold;">audio_cdc_left/sync_ff2_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.756</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[2][A]</td>
<td>audio_cdc_left/sync_ff2_12_s0/CLK</td>
</tr>
<tr>
<td>37.791</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.738</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C45[2][A]</td>
<td>audio_cdc_left/sync_ff2_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.016, 87.586%; tC2Q: 0.144, 12.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.738</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_left/sync_ff2_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.892</td>
<td>1.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[3][A]</td>
<td style=" font-weight:bold;">audio_cdc_left/sync_ff2_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.756</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[3][A]</td>
<td>audio_cdc_left/sync_ff2_13_s0/CLK</td>
</tr>
<tr>
<td>37.791</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.738</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C45[3][A]</td>
<td>audio_cdc_left/sync_ff2_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.016, 87.586%; tC2Q: 0.144, 12.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.738</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_left/sync_ff1_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.892</td>
<td>1.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td style=" font-weight:bold;">audio_cdc_left/sync_ff1_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.756</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>audio_cdc_left/sync_ff1_7_s0/CLK</td>
</tr>
<tr>
<td>37.791</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.738</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C45[1][B]</td>
<td>audio_cdc_left/sync_ff1_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.016, 87.586%; tC2Q: 0.144, 12.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.738</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_left/sync_ff1_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.892</td>
<td>1.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[0][B]</td>
<td style=" font-weight:bold;">audio_cdc_left/sync_ff1_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.756</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[0][B]</td>
<td>audio_cdc_left/sync_ff1_8_s0/CLK</td>
</tr>
<tr>
<td>37.791</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.738</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C45[0][B]</td>
<td>audio_cdc_left/sync_ff1_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.016, 87.586%; tC2Q: 0.144, 12.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.738</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_cdc_left/sync_ff1_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.892</td>
<td>1.016</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[2][B]</td>
<td style=" font-weight:bold;">audio_cdc_left/sync_ff1_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.756</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C45[2][B]</td>
<td>audio_cdc_left/sync_ff1_13_s0/CLK</td>
</tr>
<tr>
<td>37.791</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.738</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C45[2][B]</td>
<td>audio_cdc_left/sync_ff1_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.023</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.016, 87.586%; tC2Q: 0.144, 12.414%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.901</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_lr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.901</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C47[2][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_lr_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.764</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C47[2][B]</td>
<td>audio_timing/acc_lr_10_s0/CLK</td>
</tr>
<tr>
<td>37.799</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.746</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C47[2][B]</td>
<td>audio_timing/acc_lr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.025, 87.682%; tC2Q: 0.144, 12.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.727, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.901</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_lr_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.901</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C47[1][B]</td>
<td style=" font-weight:bold;">audio_timing/acc_lr_24_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.764</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C47[1][B]</td>
<td>audio_timing/acc_lr_24_s0/CLK</td>
</tr>
<tr>
<td>37.799</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.746</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C47[1][B]</td>
<td>audio_timing/acc_lr_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.025, 87.682%; tC2Q: 0.144, 12.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.727, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.155</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.901</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_lr_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.901</td>
<td>1.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C47[1][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_lr_25_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.764</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C47[1][A]</td>
<td>audio_timing/acc_lr_25_s0/CLK</td>
</tr>
<tr>
<td>37.799</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.746</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C47[1][A]</td>
<td>audio_timing/acc_lr_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.025, 87.682%; tC2Q: 0.144, 12.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.727, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.156</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>38.898</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>37.743</td>
</tr>
<tr>
<td class="label">From</td>
<td>rstn_r_s4</td>
</tr>
<tr>
<td class="label">To</td>
<td>audio_timing/acc_bedge_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_logic:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_pixel:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3626</td>
<td>PLL_L[1]</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>37.732</td>
<td>0.695</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>rstn_r_s4/CLK</td>
</tr>
<tr>
<td>37.876</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>236</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">rstn_r_s4/Q</td>
</tr>
<tr>
<td>38.898</td>
<td>1.022</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[0][A]</td>
<td style=" font-weight:bold;">audio_timing/acc_bedge_25_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_pixel</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1123</td>
<td>RIGHTSIDE[0]</td>
<td>clkdiv_inst/CLKOUT</td>
</tr>
<tr>
<td>37.761</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C44[0][A]</td>
<td>audio_timing/acc_bedge_25_s0/CLK</td>
</tr>
<tr>
<td>37.796</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>37.743</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C44[0][A]</td>
<td>audio_timing/acc_bedge_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.028</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.695, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.022, 87.650%; tC2Q: 0.144, 12.350%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/text_vram/mem_3_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/text_vram/mem_3_mem_3_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/text_vram/mem_3_mem_3_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_main_2000_5FFF/mem_0_mem_0_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_main_2000_5FFF/mem_2_mem_2_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>supersprite/vdp/f18a_core/inst_tiles/inst_linebuf/linebuf2_linebuf2_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_main_2000_5FFF/mem_3_mem_3_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_0_mem_0_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_1_mem_1_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_2_mem_2_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.025</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.025</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk_logic</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_3_mem_3_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>9.259</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>11.194</td>
<td>1.935</td>
<td>tNET</td>
<td>FF</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_3_mem_3_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk_logic</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>your_instance_name/u_pll/PLLA_inst/CLKOUT2</td>
</tr>
<tr>
<td>19.219</td>
<td>0.700</td>
<td>tNET</td>
<td>RR</td>
<td>apple_memory/hires_aux_2000_5FFF/mem_3_mem_3_0_0_s/CLKA</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3626</td>
<td>clk_logic_w</td>
<td>0.773</td>
<td>1.984</td>
</tr>
<tr>
<td>1123</td>
<td>clk_pixel_w</td>
<td>7.854</td>
<td>2.117</td>
</tr>
<tr>
<td>802</td>
<td>n29_11</td>
<td>11.817</td>
<td>2.472</td>
</tr>
<tr>
<td>385</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2[0]</td>
<td>31.551</td>
<td>2.928</td>
</tr>
<tr>
<td>265</td>
<td>hdmi/true_hdmi_output.packet_picker/sample_buffer_current</td>
<td>32.009</td>
<td>2.067</td>
</tr>
<tr>
<td>236</td>
<td>rstn_r</td>
<td>5.927</td>
<td>2.706</td>
</tr>
<tr>
<td>204</td>
<td>a2bus_if.addr[0]</td>
<td>8.076</td>
<td>4.798</td>
</tr>
<tr>
<td>193</td>
<td>supersprite/vdp/f18a_core/inst_color/addr2[1]</td>
<td>32.705</td>
<td>2.211</td>
</tr>
<tr>
<td>164</td>
<td>supersprite/vdp/f18a_core/inst_cpu/n931_6</td>
<td>12.770</td>
<td>1.909</td>
</tr>
<tr>
<td>160</td>
<td>supersprite/vdp/f18a_core/reset_n_r</td>
<td>10.946</td>
<td>2.608</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C3</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C63</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C64</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C6</td>
<td>100.00%</td>
</tr>
<tr>
<td>R4C7</td>
<td>100.00%</td>
</tr>
<tr>
<td>R6C82</td>
<td>100.00%</td>
</tr>
<tr>
<td>R12C64</td>
<td>100.00%</td>
</tr>
<tr>
<td>R24C12</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk -period 20 -waveform {0 10} [get_ports {clk}] -add</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_logic -source [get_ports {clk}] -master_clock clk -divide_by 50 -multiply_by 54 -add [get_nets {clk_logic_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_pixel -source [get_nets {clk_logic_w}] -master_clock clk_logic -divide_by 2 -multiply_by 1 -add [get_nets {clk_pixel_w}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clk_hdmi -source [get_nets {clk_pixel_w}] -master_clock clk_pixel -divide_by 1 -multiply_by 5 -add [get_nets {clk_hdmi_w}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
