
NHK2024_mbd_R1ArmWheelController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000082dc  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  080084bc  080084bc  000184bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080085bc  080085bc  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  080085bc  080085bc  000185bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080085c4  080085c4  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080085c4  080085c4  000185c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080085c8  080085c8  000185c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  080085cc  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003e4  20000078  08008644  00020078  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000045c  08008644  0002045c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a50e  00000000  00000000  000200eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002fb4  00000000  00000000  0003a5f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000017a8  00000000  00000000  0003d5b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000125d  00000000  00000000  0003ed58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028fa9  00000000  00000000  0003ffb5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019e4b  00000000  00000000  00068f5e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0011a749  00000000  00000000  00082da9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000070f8  00000000  00000000  0019d4f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000076  00000000  00000000  001a45ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000078 	.word	0x20000078
 80001fc:	00000000 	.word	0x00000000
 8000200:	080084a4 	.word	0x080084a4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000007c 	.word	0x2000007c
 800021c:	080084a4 	.word	0x080084a4

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_d2iz>:
 8000b6c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b70:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b74:	d215      	bcs.n	8000ba2 <__aeabi_d2iz+0x36>
 8000b76:	d511      	bpl.n	8000b9c <__aeabi_d2iz+0x30>
 8000b78:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b7c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b80:	d912      	bls.n	8000ba8 <__aeabi_d2iz+0x3c>
 8000b82:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b86:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b8a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b92:	fa23 f002 	lsr.w	r0, r3, r2
 8000b96:	bf18      	it	ne
 8000b98:	4240      	negne	r0, r0
 8000b9a:	4770      	bx	lr
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba6:	d105      	bne.n	8000bb4 <__aeabi_d2iz+0x48>
 8000ba8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bac:	bf08      	it	eq
 8000bae:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bb2:	4770      	bx	lr
 8000bb4:	f04f 0000 	mov.w	r0, #0
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop

08000bbc <__aeabi_d2f>:
 8000bbc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bc0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc4:	bf24      	itt	cs
 8000bc6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bca:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bce:	d90d      	bls.n	8000bec <__aeabi_d2f+0x30>
 8000bd0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bdc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000be0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be4:	bf08      	it	eq
 8000be6:	f020 0001 	biceq.w	r0, r0, #1
 8000bea:	4770      	bx	lr
 8000bec:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bf0:	d121      	bne.n	8000c36 <__aeabi_d2f+0x7a>
 8000bf2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf6:	bfbc      	itt	lt
 8000bf8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bfc:	4770      	bxlt	lr
 8000bfe:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c02:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c06:	f1c2 0218 	rsb	r2, r2, #24
 8000c0a:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c12:	fa20 f002 	lsr.w	r0, r0, r2
 8000c16:	bf18      	it	ne
 8000c18:	f040 0001 	orrne.w	r0, r0, #1
 8000c1c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c20:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c24:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c28:	ea40 000c 	orr.w	r0, r0, ip
 8000c2c:	fa23 f302 	lsr.w	r3, r3, r2
 8000c30:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c34:	e7cc      	b.n	8000bd0 <__aeabi_d2f+0x14>
 8000c36:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c3a:	d107      	bne.n	8000c4c <__aeabi_d2f+0x90>
 8000c3c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c40:	bf1e      	ittt	ne
 8000c42:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c46:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c4a:	4770      	bxne	lr
 8000c4c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c50:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c54:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop

08000c5c <__aeabi_uldivmod>:
 8000c5c:	b953      	cbnz	r3, 8000c74 <__aeabi_uldivmod+0x18>
 8000c5e:	b94a      	cbnz	r2, 8000c74 <__aeabi_uldivmod+0x18>
 8000c60:	2900      	cmp	r1, #0
 8000c62:	bf08      	it	eq
 8000c64:	2800      	cmpeq	r0, #0
 8000c66:	bf1c      	itt	ne
 8000c68:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c6c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c70:	f000 b970 	b.w	8000f54 <__aeabi_idiv0>
 8000c74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c7c:	f000 f806 	bl	8000c8c <__udivmoddi4>
 8000c80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c88:	b004      	add	sp, #16
 8000c8a:	4770      	bx	lr

08000c8c <__udivmoddi4>:
 8000c8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c90:	9e08      	ldr	r6, [sp, #32]
 8000c92:	460d      	mov	r5, r1
 8000c94:	4604      	mov	r4, r0
 8000c96:	460f      	mov	r7, r1
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d14a      	bne.n	8000d32 <__udivmoddi4+0xa6>
 8000c9c:	428a      	cmp	r2, r1
 8000c9e:	4694      	mov	ip, r2
 8000ca0:	d965      	bls.n	8000d6e <__udivmoddi4+0xe2>
 8000ca2:	fab2 f382 	clz	r3, r2
 8000ca6:	b143      	cbz	r3, 8000cba <__udivmoddi4+0x2e>
 8000ca8:	fa02 fc03 	lsl.w	ip, r2, r3
 8000cac:	f1c3 0220 	rsb	r2, r3, #32
 8000cb0:	409f      	lsls	r7, r3
 8000cb2:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb6:	4317      	orrs	r7, r2
 8000cb8:	409c      	lsls	r4, r3
 8000cba:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cbe:	fa1f f58c 	uxth.w	r5, ip
 8000cc2:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cc6:	0c22      	lsrs	r2, r4, #16
 8000cc8:	fb0e 7711 	mls	r7, lr, r1, r7
 8000ccc:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000cd0:	fb01 f005 	mul.w	r0, r1, r5
 8000cd4:	4290      	cmp	r0, r2
 8000cd6:	d90a      	bls.n	8000cee <__udivmoddi4+0x62>
 8000cd8:	eb1c 0202 	adds.w	r2, ip, r2
 8000cdc:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000ce0:	f080 811c 	bcs.w	8000f1c <__udivmoddi4+0x290>
 8000ce4:	4290      	cmp	r0, r2
 8000ce6:	f240 8119 	bls.w	8000f1c <__udivmoddi4+0x290>
 8000cea:	3902      	subs	r1, #2
 8000cec:	4462      	add	r2, ip
 8000cee:	1a12      	subs	r2, r2, r0
 8000cf0:	b2a4      	uxth	r4, r4
 8000cf2:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf6:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cfa:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cfe:	fb00 f505 	mul.w	r5, r0, r5
 8000d02:	42a5      	cmp	r5, r4
 8000d04:	d90a      	bls.n	8000d1c <__udivmoddi4+0x90>
 8000d06:	eb1c 0404 	adds.w	r4, ip, r4
 8000d0a:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000d0e:	f080 8107 	bcs.w	8000f20 <__udivmoddi4+0x294>
 8000d12:	42a5      	cmp	r5, r4
 8000d14:	f240 8104 	bls.w	8000f20 <__udivmoddi4+0x294>
 8000d18:	4464      	add	r4, ip
 8000d1a:	3802      	subs	r0, #2
 8000d1c:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d20:	1b64      	subs	r4, r4, r5
 8000d22:	2100      	movs	r1, #0
 8000d24:	b11e      	cbz	r6, 8000d2e <__udivmoddi4+0xa2>
 8000d26:	40dc      	lsrs	r4, r3
 8000d28:	2300      	movs	r3, #0
 8000d2a:	e9c6 4300 	strd	r4, r3, [r6]
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d908      	bls.n	8000d48 <__udivmoddi4+0xbc>
 8000d36:	2e00      	cmp	r6, #0
 8000d38:	f000 80ed 	beq.w	8000f16 <__udivmoddi4+0x28a>
 8000d3c:	2100      	movs	r1, #0
 8000d3e:	e9c6 0500 	strd	r0, r5, [r6]
 8000d42:	4608      	mov	r0, r1
 8000d44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d48:	fab3 f183 	clz	r1, r3
 8000d4c:	2900      	cmp	r1, #0
 8000d4e:	d149      	bne.n	8000de4 <__udivmoddi4+0x158>
 8000d50:	42ab      	cmp	r3, r5
 8000d52:	d302      	bcc.n	8000d5a <__udivmoddi4+0xce>
 8000d54:	4282      	cmp	r2, r0
 8000d56:	f200 80f8 	bhi.w	8000f4a <__udivmoddi4+0x2be>
 8000d5a:	1a84      	subs	r4, r0, r2
 8000d5c:	eb65 0203 	sbc.w	r2, r5, r3
 8000d60:	2001      	movs	r0, #1
 8000d62:	4617      	mov	r7, r2
 8000d64:	2e00      	cmp	r6, #0
 8000d66:	d0e2      	beq.n	8000d2e <__udivmoddi4+0xa2>
 8000d68:	e9c6 4700 	strd	r4, r7, [r6]
 8000d6c:	e7df      	b.n	8000d2e <__udivmoddi4+0xa2>
 8000d6e:	b902      	cbnz	r2, 8000d72 <__udivmoddi4+0xe6>
 8000d70:	deff      	udf	#255	; 0xff
 8000d72:	fab2 f382 	clz	r3, r2
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	f040 8090 	bne.w	8000e9c <__udivmoddi4+0x210>
 8000d7c:	1a8a      	subs	r2, r1, r2
 8000d7e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d82:	fa1f fe8c 	uxth.w	lr, ip
 8000d86:	2101      	movs	r1, #1
 8000d88:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d8c:	fb07 2015 	mls	r0, r7, r5, r2
 8000d90:	0c22      	lsrs	r2, r4, #16
 8000d92:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d96:	fb0e f005 	mul.w	r0, lr, r5
 8000d9a:	4290      	cmp	r0, r2
 8000d9c:	d908      	bls.n	8000db0 <__udivmoddi4+0x124>
 8000d9e:	eb1c 0202 	adds.w	r2, ip, r2
 8000da2:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000da6:	d202      	bcs.n	8000dae <__udivmoddi4+0x122>
 8000da8:	4290      	cmp	r0, r2
 8000daa:	f200 80cb 	bhi.w	8000f44 <__udivmoddi4+0x2b8>
 8000dae:	4645      	mov	r5, r8
 8000db0:	1a12      	subs	r2, r2, r0
 8000db2:	b2a4      	uxth	r4, r4
 8000db4:	fbb2 f0f7 	udiv	r0, r2, r7
 8000db8:	fb07 2210 	mls	r2, r7, r0, r2
 8000dbc:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dc0:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc4:	45a6      	cmp	lr, r4
 8000dc6:	d908      	bls.n	8000dda <__udivmoddi4+0x14e>
 8000dc8:	eb1c 0404 	adds.w	r4, ip, r4
 8000dcc:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000dd0:	d202      	bcs.n	8000dd8 <__udivmoddi4+0x14c>
 8000dd2:	45a6      	cmp	lr, r4
 8000dd4:	f200 80bb 	bhi.w	8000f4e <__udivmoddi4+0x2c2>
 8000dd8:	4610      	mov	r0, r2
 8000dda:	eba4 040e 	sub.w	r4, r4, lr
 8000dde:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000de2:	e79f      	b.n	8000d24 <__udivmoddi4+0x98>
 8000de4:	f1c1 0720 	rsb	r7, r1, #32
 8000de8:	408b      	lsls	r3, r1
 8000dea:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dee:	ea4c 0c03 	orr.w	ip, ip, r3
 8000df2:	fa05 f401 	lsl.w	r4, r5, r1
 8000df6:	fa20 f307 	lsr.w	r3, r0, r7
 8000dfa:	40fd      	lsrs	r5, r7
 8000dfc:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e00:	4323      	orrs	r3, r4
 8000e02:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e06:	fa1f fe8c 	uxth.w	lr, ip
 8000e0a:	fb09 5518 	mls	r5, r9, r8, r5
 8000e0e:	0c1c      	lsrs	r4, r3, #16
 8000e10:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e14:	fb08 f50e 	mul.w	r5, r8, lr
 8000e18:	42a5      	cmp	r5, r4
 8000e1a:	fa02 f201 	lsl.w	r2, r2, r1
 8000e1e:	fa00 f001 	lsl.w	r0, r0, r1
 8000e22:	d90b      	bls.n	8000e3c <__udivmoddi4+0x1b0>
 8000e24:	eb1c 0404 	adds.w	r4, ip, r4
 8000e28:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000e2c:	f080 8088 	bcs.w	8000f40 <__udivmoddi4+0x2b4>
 8000e30:	42a5      	cmp	r5, r4
 8000e32:	f240 8085 	bls.w	8000f40 <__udivmoddi4+0x2b4>
 8000e36:	f1a8 0802 	sub.w	r8, r8, #2
 8000e3a:	4464      	add	r4, ip
 8000e3c:	1b64      	subs	r4, r4, r5
 8000e3e:	b29d      	uxth	r5, r3
 8000e40:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e44:	fb09 4413 	mls	r4, r9, r3, r4
 8000e48:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e4c:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e50:	45a6      	cmp	lr, r4
 8000e52:	d908      	bls.n	8000e66 <__udivmoddi4+0x1da>
 8000e54:	eb1c 0404 	adds.w	r4, ip, r4
 8000e58:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000e5c:	d26c      	bcs.n	8000f38 <__udivmoddi4+0x2ac>
 8000e5e:	45a6      	cmp	lr, r4
 8000e60:	d96a      	bls.n	8000f38 <__udivmoddi4+0x2ac>
 8000e62:	3b02      	subs	r3, #2
 8000e64:	4464      	add	r4, ip
 8000e66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e6a:	fba3 9502 	umull	r9, r5, r3, r2
 8000e6e:	eba4 040e 	sub.w	r4, r4, lr
 8000e72:	42ac      	cmp	r4, r5
 8000e74:	46c8      	mov	r8, r9
 8000e76:	46ae      	mov	lr, r5
 8000e78:	d356      	bcc.n	8000f28 <__udivmoddi4+0x29c>
 8000e7a:	d053      	beq.n	8000f24 <__udivmoddi4+0x298>
 8000e7c:	b156      	cbz	r6, 8000e94 <__udivmoddi4+0x208>
 8000e7e:	ebb0 0208 	subs.w	r2, r0, r8
 8000e82:	eb64 040e 	sbc.w	r4, r4, lr
 8000e86:	fa04 f707 	lsl.w	r7, r4, r7
 8000e8a:	40ca      	lsrs	r2, r1
 8000e8c:	40cc      	lsrs	r4, r1
 8000e8e:	4317      	orrs	r7, r2
 8000e90:	e9c6 7400 	strd	r7, r4, [r6]
 8000e94:	4618      	mov	r0, r3
 8000e96:	2100      	movs	r1, #0
 8000e98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e9c:	f1c3 0120 	rsb	r1, r3, #32
 8000ea0:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ea4:	fa20 f201 	lsr.w	r2, r0, r1
 8000ea8:	fa25 f101 	lsr.w	r1, r5, r1
 8000eac:	409d      	lsls	r5, r3
 8000eae:	432a      	orrs	r2, r5
 8000eb0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb4:	fa1f fe8c 	uxth.w	lr, ip
 8000eb8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ebc:	fb07 1510 	mls	r5, r7, r0, r1
 8000ec0:	0c11      	lsrs	r1, r2, #16
 8000ec2:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ec6:	fb00 f50e 	mul.w	r5, r0, lr
 8000eca:	428d      	cmp	r5, r1
 8000ecc:	fa04 f403 	lsl.w	r4, r4, r3
 8000ed0:	d908      	bls.n	8000ee4 <__udivmoddi4+0x258>
 8000ed2:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed6:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000eda:	d22f      	bcs.n	8000f3c <__udivmoddi4+0x2b0>
 8000edc:	428d      	cmp	r5, r1
 8000ede:	d92d      	bls.n	8000f3c <__udivmoddi4+0x2b0>
 8000ee0:	3802      	subs	r0, #2
 8000ee2:	4461      	add	r1, ip
 8000ee4:	1b49      	subs	r1, r1, r5
 8000ee6:	b292      	uxth	r2, r2
 8000ee8:	fbb1 f5f7 	udiv	r5, r1, r7
 8000eec:	fb07 1115 	mls	r1, r7, r5, r1
 8000ef0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ef4:	fb05 f10e 	mul.w	r1, r5, lr
 8000ef8:	4291      	cmp	r1, r2
 8000efa:	d908      	bls.n	8000f0e <__udivmoddi4+0x282>
 8000efc:	eb1c 0202 	adds.w	r2, ip, r2
 8000f00:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000f04:	d216      	bcs.n	8000f34 <__udivmoddi4+0x2a8>
 8000f06:	4291      	cmp	r1, r2
 8000f08:	d914      	bls.n	8000f34 <__udivmoddi4+0x2a8>
 8000f0a:	3d02      	subs	r5, #2
 8000f0c:	4462      	add	r2, ip
 8000f0e:	1a52      	subs	r2, r2, r1
 8000f10:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f14:	e738      	b.n	8000d88 <__udivmoddi4+0xfc>
 8000f16:	4631      	mov	r1, r6
 8000f18:	4630      	mov	r0, r6
 8000f1a:	e708      	b.n	8000d2e <__udivmoddi4+0xa2>
 8000f1c:	4639      	mov	r1, r7
 8000f1e:	e6e6      	b.n	8000cee <__udivmoddi4+0x62>
 8000f20:	4610      	mov	r0, r2
 8000f22:	e6fb      	b.n	8000d1c <__udivmoddi4+0x90>
 8000f24:	4548      	cmp	r0, r9
 8000f26:	d2a9      	bcs.n	8000e7c <__udivmoddi4+0x1f0>
 8000f28:	ebb9 0802 	subs.w	r8, r9, r2
 8000f2c:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f30:	3b01      	subs	r3, #1
 8000f32:	e7a3      	b.n	8000e7c <__udivmoddi4+0x1f0>
 8000f34:	4645      	mov	r5, r8
 8000f36:	e7ea      	b.n	8000f0e <__udivmoddi4+0x282>
 8000f38:	462b      	mov	r3, r5
 8000f3a:	e794      	b.n	8000e66 <__udivmoddi4+0x1da>
 8000f3c:	4640      	mov	r0, r8
 8000f3e:	e7d1      	b.n	8000ee4 <__udivmoddi4+0x258>
 8000f40:	46d0      	mov	r8, sl
 8000f42:	e77b      	b.n	8000e3c <__udivmoddi4+0x1b0>
 8000f44:	3d02      	subs	r5, #2
 8000f46:	4462      	add	r2, ip
 8000f48:	e732      	b.n	8000db0 <__udivmoddi4+0x124>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e70a      	b.n	8000d64 <__udivmoddi4+0xd8>
 8000f4e:	4464      	add	r4, ip
 8000f50:	3802      	subs	r0, #2
 8000f52:	e742      	b.n	8000dda <__udivmoddi4+0x14e>

08000f54 <__aeabi_idiv0>:
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop

08000f58 <pid_init>:
    PID *pid,
    double control_cycle,
    double kp, float kd, float ki,
    double setpoint,
    double integral_min, double integral_max
) {
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b08e      	sub	sp, #56	; 0x38
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6378      	str	r0, [r7, #52]	; 0x34
 8000f60:	ed87 0b0a 	vstr	d0, [r7, #40]	; 0x28
 8000f64:	ed87 1b08 	vstr	d1, [r7, #32]
 8000f68:	ed87 2a0c 	vstr	s4, [r7, #48]	; 0x30
 8000f6c:	edc7 2a07 	vstr	s5, [r7, #28]
 8000f70:	ed87 3b04 	vstr	d3, [r7, #16]
 8000f74:	ed87 4b02 	vstr	d4, [r7, #8]
 8000f78:	ed87 5b00 	vstr	d5, [r7]
    pid -> control_cycle = control_cycle;
 8000f7c:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8000f7e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8000f82:	e9c1 2300 	strd	r2, r3, [r1]
    pid -> kp = kp;
 8000f86:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8000f88:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8000f8c:	e9c1 2302 	strd	r2, r3, [r1, #8]
    pid -> kd = kd;
 8000f90:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8000f92:	f7ff faf9 	bl	8000588 <__aeabi_f2d>
 8000f96:	4602      	mov	r2, r0
 8000f98:	460b      	mov	r3, r1
 8000f9a:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8000f9c:	e9c1 2304 	strd	r2, r3, [r1, #16]
    pid -> ki = ki;
 8000fa0:	69f8      	ldr	r0, [r7, #28]
 8000fa2:	f7ff faf1 	bl	8000588 <__aeabi_f2d>
 8000fa6:	4602      	mov	r2, r0
 8000fa8:	460b      	mov	r3, r1
 8000faa:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8000fac:	e9c1 2306 	strd	r2, r3, [r1, #24]
    pid -> setpoint = setpoint;
 8000fb0:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8000fb2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000fb6:	e9c1 2308 	strd	r2, r3, [r1, #32]
    pid -> integral_max = integral_max;
 8000fba:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8000fbc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000fc0:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    pid -> integral_min = integral_min;
 8000fc4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8000fc6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000fca:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    pid -> integral = 0;
 8000fce:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8000fd0:	f04f 0200 	mov.w	r2, #0
 8000fd4:	f04f 0300 	mov.w	r3, #0
 8000fd8:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    pid -> last_error = 0;
 8000fdc:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8000fde:	f04f 0200 	mov.w	r2, #0
 8000fe2:	f04f 0300 	mov.w	r3, #0
 8000fe6:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
}
 8000fea:	bf00      	nop
 8000fec:	3738      	adds	r7, #56	; 0x38
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}

08000ff2 <pid_compute>:

double pid_compute(
    PID *pid,
    double input
) {
 8000ff2:	b5b0      	push	{r4, r5, r7, lr}
 8000ff4:	b08a      	sub	sp, #40	; 0x28
 8000ff6:	af00      	add	r7, sp, #0
 8000ff8:	60f8      	str	r0, [r7, #12]
 8000ffa:	ed87 0b00 	vstr	d0, [r7]
    double error = pid -> setpoint - input;
 8000ffe:	68fb      	ldr	r3, [r7, #12]
 8001000:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8001004:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001008:	f7ff f95e 	bl	80002c8 <__aeabi_dsub>
 800100c:	4602      	mov	r2, r0
 800100e:	460b      	mov	r3, r1
 8001010:	e9c7 2308 	strd	r2, r3, [r7, #32]
    pid -> integral += error * pid -> control_cycle;
 8001014:	68fb      	ldr	r3, [r7, #12]
 8001016:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001020:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001024:	f7ff fb08 	bl	8000638 <__aeabi_dmul>
 8001028:	4602      	mov	r2, r0
 800102a:	460b      	mov	r3, r1
 800102c:	4620      	mov	r0, r4
 800102e:	4629      	mov	r1, r5
 8001030:	f7ff f94c 	bl	80002cc <__adddf3>
 8001034:	4602      	mov	r2, r0
 8001036:	460b      	mov	r3, r1
 8001038:	68f9      	ldr	r1, [r7, #12]
 800103a:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28

    // 
    if (pid -> integral > pid -> integral_max) {
 800103e:	68fb      	ldr	r3, [r7, #12]
 8001040:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8001044:	68fb      	ldr	r3, [r7, #12]
 8001046:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 800104a:	f7ff fd85 	bl	8000b58 <__aeabi_dcmpgt>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d006      	beq.n	8001062 <pid_compute+0x70>
        pid -> integral = pid -> integral_max;
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 800105a:	68f9      	ldr	r1, [r7, #12]
 800105c:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
 8001060:	e010      	b.n	8001084 <pid_compute+0x92>
    } else if (pid -> integral < pid -> integral_min) {
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 800106e:	f7ff fd55 	bl	8000b1c <__aeabi_dcmplt>
 8001072:	4603      	mov	r3, r0
 8001074:	2b00      	cmp	r3, #0
 8001076:	d005      	beq.n	8001084 <pid_compute+0x92>
        pid -> integral = pid -> integral_min;
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 800107e:	68f9      	ldr	r1, [r7, #12]
 8001080:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    }

    double derivative = (error - pid->last_error) / pid -> control_cycle;
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	; 0x40
 800108a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 800108e:	f7ff f91b 	bl	80002c8 <__aeabi_dsub>
 8001092:	4602      	mov	r2, r0
 8001094:	460b      	mov	r3, r1
 8001096:	4610      	mov	r0, r2
 8001098:	4619      	mov	r1, r3
 800109a:	68fb      	ldr	r3, [r7, #12]
 800109c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010a0:	f7ff fbf4 	bl	800088c <__aeabi_ddiv>
 80010a4:	4602      	mov	r2, r0
 80010a6:	460b      	mov	r3, r1
 80010a8:	e9c7 2306 	strd	r2, r3, [r7, #24]

    // PID
    double output = (pid -> kp * error) + (pid -> ki * pid -> integral) + (pid -> kd * derivative);
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 80010b2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80010b6:	f7ff fabf 	bl	8000638 <__aeabi_dmul>
 80010ba:	4602      	mov	r2, r0
 80010bc:	460b      	mov	r3, r1
 80010be:	4614      	mov	r4, r2
 80010c0:	461d      	mov	r5, r3
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80010ce:	f7ff fab3 	bl	8000638 <__aeabi_dmul>
 80010d2:	4602      	mov	r2, r0
 80010d4:	460b      	mov	r3, r1
 80010d6:	4620      	mov	r0, r4
 80010d8:	4629      	mov	r1, r5
 80010da:	f7ff f8f7 	bl	80002cc <__adddf3>
 80010de:	4602      	mov	r2, r0
 80010e0:	460b      	mov	r3, r1
 80010e2:	4614      	mov	r4, r2
 80010e4:	461d      	mov	r5, r3
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	e9d3 0104 	ldrd	r0, r1, [r3, #16]
 80010ec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80010f0:	f7ff faa2 	bl	8000638 <__aeabi_dmul>
 80010f4:	4602      	mov	r2, r0
 80010f6:	460b      	mov	r3, r1
 80010f8:	4620      	mov	r0, r4
 80010fa:	4629      	mov	r1, r5
 80010fc:	f7ff f8e6 	bl	80002cc <__adddf3>
 8001100:	4602      	mov	r2, r0
 8001102:	460b      	mov	r3, r1
 8001104:	e9c7 2304 	strd	r2, r3, [r7, #16]

    // 
    pid -> last_error = error;
 8001108:	68f9      	ldr	r1, [r7, #12]
 800110a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800110e:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

    return output;
 8001112:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001116:	ec43 2b17 	vmov	d7, r2, r3
}
 800111a:	eeb0 0a47 	vmov.f32	s0, s14
 800111e:	eef0 0a67 	vmov.f32	s1, s15
 8001122:	3728      	adds	r7, #40	; 0x28
 8001124:	46bd      	mov	sp, r7
 8001126:	bdb0      	pop	{r4, r5, r7, pc}

08001128 <int32_t_pid_compute>:

int int32_t_pid_compute(
    PID *pid,
    double input
) {
 8001128:	b580      	push	{r7, lr}
 800112a:	b084      	sub	sp, #16
 800112c:	af00      	add	r7, sp, #0
 800112e:	60f8      	str	r0, [r7, #12]
 8001130:	ed87 0b00 	vstr	d0, [r7]
    return (int)pid_compute(pid, input);
 8001134:	ed97 0b00 	vldr	d0, [r7]
 8001138:	68f8      	ldr	r0, [r7, #12]
 800113a:	f7ff ff5a 	bl	8000ff2 <pid_compute>
 800113e:	ec53 2b10 	vmov	r2, r3, d0
 8001142:	4610      	mov	r0, r2
 8001144:	4619      	mov	r1, r3
 8001146:	f7ff fd11 	bl	8000b6c <__aeabi_d2iz>
 800114a:	4603      	mov	r3, r0
}
 800114c:	4618      	mov	r0, r3
 800114e:	3710      	adds	r7, #16
 8001150:	46bd      	mov	sp, r7
 8001152:	bd80      	pop	{r7, pc}

08001154 <HAL_TIM_PeriodElapsedCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Set timer interrupt
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001154:	b580      	push	{r7, lr}
 8001156:	b082      	sub	sp, #8
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]

	// For arm position adc
	if (htim == &htim6) {
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	4a07      	ldr	r2, [pc, #28]	; (800117c <HAL_TIM_PeriodElapsedCallback+0x28>)
 8001160:	4293      	cmp	r3, r2
 8001162:	d107      	bne.n	8001174 <HAL_TIM_PeriodElapsedCallback+0x20>
			printf("%d\r\n", arm_positions[1]);
 8001164:	4b06      	ldr	r3, [pc, #24]	; (8001180 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8001166:	885b      	ldrh	r3, [r3, #2]
 8001168:	4619      	mov	r1, r3
 800116a:	4806      	ldr	r0, [pc, #24]	; (8001184 <HAL_TIM_PeriodElapsedCallback+0x30>)
 800116c:	f006 fb76 	bl	800785c <iprintf>
			ARM_Position_PID_Cycle();
 8001170:	f000 f8a8 	bl	80012c4 <ARM_Position_PID_Cycle>
	}

}
 8001174:	bf00      	nop
 8001176:	3708      	adds	r7, #8
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	20000258 	.word	0x20000258
 8001180:	200002f0 	.word	0x200002f0
 8001184:	080084bc 	.word	0x080084bc

08001188 <HAL_FDCAN_RxFifo1Callback>:

// Set Interrupt Handler For FDCAN3
void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs) {
 8001188:	b580      	push	{r7, lr}
 800118a:	b084      	sub	sp, #16
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
 8001190:	6039      	str	r1, [r7, #0]
	uint8_t FDCAN3_RxData[8];
	// Error Handling
//	printf("FIFO1 callback\r\n");
	if ((RxFifo1ITs & FDCAN_IT_RX_FIFO1_NEW_MESSAGE) == RESET) return;
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	f003 0308 	and.w	r3, r3, #8
 8001198:	2b00      	cmp	r3, #0
 800119a:	d016      	beq.n	80011ca <HAL_FDCAN_RxFifo1Callback+0x42>
	if (hfdcan != &hfdcan3) return;
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	4a0e      	ldr	r2, [pc, #56]	; (80011d8 <HAL_FDCAN_RxFifo1Callback+0x50>)
 80011a0:	4293      	cmp	r3, r2
 80011a2:	d114      	bne.n	80011ce <HAL_FDCAN_RxFifo1Callback+0x46>

	if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO1, &FDCAN3_RxHeader, FDCAN3_RxData) != HAL_OK) {
 80011a4:	f107 0308 	add.w	r3, r7, #8
 80011a8:	4a0c      	ldr	r2, [pc, #48]	; (80011dc <HAL_FDCAN_RxFifo1Callback+0x54>)
 80011aa:	2141      	movs	r1, #65	; 0x41
 80011ac:	6878      	ldr	r0, [r7, #4]
 80011ae:	f003 f905 	bl	80043bc <HAL_FDCAN_GetRxMessage>
 80011b2:	4603      	mov	r3, r0
 80011b4:	2b00      	cmp	r3, #0
 80011b6:	d00b      	beq.n	80011d0 <HAL_FDCAN_RxFifo1Callback+0x48>
		printf("FDCAN3 error %" PRIu32 "\r\n", hfdcan->ErrorCode); // TODO : send this error to raspberrypi ON FDCAN1
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80011bc:	4619      	mov	r1, r3
 80011be:	4808      	ldr	r0, [pc, #32]	; (80011e0 <HAL_FDCAN_RxFifo1Callback+0x58>)
 80011c0:	f006 fb4c 	bl	800785c <iprintf>
		Error_Handler();
 80011c4:	f000 fb7a 	bl	80018bc <Error_Handler>
 80011c8:	e002      	b.n	80011d0 <HAL_FDCAN_RxFifo1Callback+0x48>
	if ((RxFifo1ITs & FDCAN_IT_RX_FIFO1_NEW_MESSAGE) == RESET) return;
 80011ca:	bf00      	nop
 80011cc:	e000      	b.n	80011d0 <HAL_FDCAN_RxFifo1Callback+0x48>
	if (hfdcan != &hfdcan3) return;
 80011ce:	bf00      	nop
	// TODO : Add wheel controller
//	switch(FDCAN3_RxHeader.Identifier) {
//		default:
//			printf("CAN ID %" PRIu32 "is not cached from FIFO1 callback\r\n", FDCAN3_RxHeader.Identifier);
//	}
}
 80011d0:	3710      	adds	r7, #16
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	20000160 	.word	0x20000160
 80011dc:	200002c8 	.word	0x200002c8
 80011e0:	080084c4 	.word	0x080084c4
 80011e4:	00000000 	.word	0x00000000

080011e8 <ARM_Position_PID_Init>:


/* For ARM PID */
static void ARM_Position_PID_Init(void) {
 80011e8:	b5b0      	push	{r4, r5, r7, lr}
 80011ea:	ed2d 8b02 	vpush	{d8}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0

	PID_For_ARM_POS = (struct PID *)malloc(4 * sizeof(struct PID));
 80011f2:	f44f 7090 	mov.w	r0, #288	; 0x120
 80011f6:	f006 f9bb 	bl	8007570 <malloc>
 80011fa:	4603      	mov	r3, r0
 80011fc:	461a      	mov	r2, r3
 80011fe:	4b2c      	ldr	r3, [pc, #176]	; (80012b0 <ARM_Position_PID_Init+0xc8>)
 8001200:	601a      	str	r2, [r3, #0]
	if (PID_For_ARM_POS == NULL) {
 8001202:	4b2b      	ldr	r3, [pc, #172]	; (80012b0 <ARM_Position_PID_Init+0xc8>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d104      	bne.n	8001214 <ARM_Position_PID_Init+0x2c>
			printf("error: cannot allocate sequence"); // TODO : send error code to raspberrypi
 800120a:	482a      	ldr	r0, [pc, #168]	; (80012b4 <ARM_Position_PID_Init+0xcc>)
 800120c:	f006 fb26 	bl	800785c <iprintf>
			Error_Handler();
 8001210:	f000 fb54 	bl	80018bc <Error_Handler>
	}

	// initialize element
	for (int arm_index = 0; arm_index < 4; arm_index++ ) {
 8001214:	2300      	movs	r3, #0
 8001216:	607b      	str	r3, [r7, #4]
 8001218:	e030      	b.n	800127c <ARM_Position_PID_Init+0x94>
			 * ki : 0
			 * setpoint : 1500
			 * -500 : integral_min
			 * 500: integral_max
			 */
			pid_init(&PID_For_ARM_POS[arm_index], 1e-3, P_GAIN_FOR_ARM_POS, D_GAIN_FOR_ARM_POS, I_GAIN_FOR_ARM_POS, 1900, -500, 500);
 800121a:	4b25      	ldr	r3, [pc, #148]	; (80012b0 <ARM_Position_PID_Init+0xc8>)
 800121c:	6819      	ldr	r1, [r3, #0]
 800121e:	687a      	ldr	r2, [r7, #4]
 8001220:	4613      	mov	r3, r2
 8001222:	00db      	lsls	r3, r3, #3
 8001224:	4413      	add	r3, r2
 8001226:	00db      	lsls	r3, r3, #3
 8001228:	18cc      	adds	r4, r1, r3
 800122a:	4b23      	ldr	r3, [pc, #140]	; (80012b8 <ARM_Position_PID_Init+0xd0>)
 800122c:	ed93 8b00 	vldr	d8, [r3]
 8001230:	4b22      	ldr	r3, [pc, #136]	; (80012bc <ARM_Position_PID_Init+0xd4>)
 8001232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001236:	4610      	mov	r0, r2
 8001238:	4619      	mov	r1, r3
 800123a:	f7ff fcbf 	bl	8000bbc <__aeabi_d2f>
 800123e:	4605      	mov	r5, r0
 8001240:	4b1f      	ldr	r3, [pc, #124]	; (80012c0 <ARM_Position_PID_Init+0xd8>)
 8001242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001246:	4610      	mov	r0, r2
 8001248:	4619      	mov	r1, r3
 800124a:	f7ff fcb7 	bl	8000bbc <__aeabi_d2f>
 800124e:	4603      	mov	r3, r0
 8001250:	ed9f 5b0f 	vldr	d5, [pc, #60]	; 8001290 <ARM_Position_PID_Init+0xa8>
 8001254:	ed9f 4b10 	vldr	d4, [pc, #64]	; 8001298 <ARM_Position_PID_Init+0xb0>
 8001258:	ed9f 3b11 	vldr	d3, [pc, #68]	; 80012a0 <ARM_Position_PID_Init+0xb8>
 800125c:	ee02 3a90 	vmov	s5, r3
 8001260:	ee02 5a10 	vmov	s4, r5
 8001264:	eeb0 1a48 	vmov.f32	s2, s16
 8001268:	eef0 1a68 	vmov.f32	s3, s17
 800126c:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 80012a8 <ARM_Position_PID_Init+0xc0>
 8001270:	4620      	mov	r0, r4
 8001272:	f7ff fe71 	bl	8000f58 <pid_init>
	for (int arm_index = 0; arm_index < 4; arm_index++ ) {
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	3301      	adds	r3, #1
 800127a:	607b      	str	r3, [r7, #4]
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	2b03      	cmp	r3, #3
 8001280:	ddcb      	ble.n	800121a <ARM_Position_PID_Init+0x32>
	}
}
 8001282:	bf00      	nop
 8001284:	bf00      	nop
 8001286:	3708      	adds	r7, #8
 8001288:	46bd      	mov	sp, r7
 800128a:	ecbd 8b02 	vpop	{d8}
 800128e:	bdb0      	pop	{r4, r5, r7, pc}
 8001290:	00000000 	.word	0x00000000
 8001294:	407f4000 	.word	0x407f4000
 8001298:	00000000 	.word	0x00000000
 800129c:	c07f4000 	.word	0xc07f4000
 80012a0:	00000000 	.word	0x00000000
 80012a4:	409db000 	.word	0x409db000
 80012a8:	d2f1a9fc 	.word	0xd2f1a9fc
 80012ac:	3f50624d 	.word	0x3f50624d
 80012b0:	200002f8 	.word	0x200002f8
 80012b4:	080084d8 	.word	0x080084d8
 80012b8:	20000000 	.word	0x20000000
 80012bc:	20000008 	.word	0x20000008
 80012c0:	20000300 	.word	0x20000300

080012c4 <ARM_Position_PID_Cycle>:

static void ARM_Position_PID_Cycle(void) {
 80012c4:	b590      	push	{r4, r7, lr}
 80012c6:	b085      	sub	sp, #20
 80012c8:	af00      	add	r7, sp, #0
	// Automatically set adc value to DMA, so don't need to read ADC
	if (PID_For_ARM_POS == NULL) {
 80012ca:	4b29      	ldr	r3, [pc, #164]	; (8001370 <ARM_Position_PID_Cycle+0xac>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d104      	bne.n	80012dc <ARM_Position_PID_Cycle+0x18>
			printf("error: not initialized PID_For_ARM_POS"); // TODO : send error code to raspberrypi
 80012d2:	4828      	ldr	r0, [pc, #160]	; (8001374 <ARM_Position_PID_Cycle+0xb0>)
 80012d4:	f006 fac2 	bl	800785c <iprintf>
			Error_Handler();
 80012d8:	f000 faf0 	bl	80018bc <Error_Handler>


	uint8_t pid_controller_value[8];

	// update controller output
	for (int arm_index = 0; arm_index < 4; arm_index++ ) {
 80012dc:	2300      	movs	r3, #0
 80012de:	60fb      	str	r3, [r7, #12]
 80012e0:	e02f      	b.n	8001342 <ARM_Position_PID_Cycle+0x7e>
			uint16_t pid_for_arm_output = (uint16_t)(-int32_t_pid_compute(&PID_For_ARM_POS[arm_index], arm_positions[arm_index]));
 80012e2:	4b23      	ldr	r3, [pc, #140]	; (8001370 <ARM_Position_PID_Cycle+0xac>)
 80012e4:	6819      	ldr	r1, [r3, #0]
 80012e6:	68fa      	ldr	r2, [r7, #12]
 80012e8:	4613      	mov	r3, r2
 80012ea:	00db      	lsls	r3, r3, #3
 80012ec:	4413      	add	r3, r2
 80012ee:	00db      	lsls	r3, r3, #3
 80012f0:	18cc      	adds	r4, r1, r3
 80012f2:	4a21      	ldr	r2, [pc, #132]	; (8001378 <ARM_Position_PID_Cycle+0xb4>)
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80012fa:	4618      	mov	r0, r3
 80012fc:	f7ff f922 	bl	8000544 <__aeabi_ui2d>
 8001300:	4602      	mov	r2, r0
 8001302:	460b      	mov	r3, r1
 8001304:	ec43 2b10 	vmov	d0, r2, r3
 8001308:	4620      	mov	r0, r4
 800130a:	f7ff ff0d 	bl	8001128 <int32_t_pid_compute>
 800130e:	4603      	mov	r3, r0
 8001310:	b29b      	uxth	r3, r3
 8001312:	425b      	negs	r3, r3
 8001314:	817b      	strh	r3, [r7, #10]
			pid_controller_value[arm_index*2] = pid_for_arm_output >> 8;
 8001316:	897b      	ldrh	r3, [r7, #10]
 8001318:	0a1b      	lsrs	r3, r3, #8
 800131a:	b29a      	uxth	r2, r3
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	005b      	lsls	r3, r3, #1
 8001320:	b2d2      	uxtb	r2, r2
 8001322:	3310      	adds	r3, #16
 8001324:	443b      	add	r3, r7
 8001326:	f803 2c10 	strb.w	r2, [r3, #-16]
			pid_controller_value[arm_index*2+1] = pid_for_arm_output & 0xFF;
 800132a:	68fb      	ldr	r3, [r7, #12]
 800132c:	005b      	lsls	r3, r3, #1
 800132e:	3301      	adds	r3, #1
 8001330:	897a      	ldrh	r2, [r7, #10]
 8001332:	b2d2      	uxtb	r2, r2
 8001334:	3310      	adds	r3, #16
 8001336:	443b      	add	r3, r7
 8001338:	f803 2c10 	strb.w	r2, [r3, #-16]
	for (int arm_index = 0; arm_index < 4; arm_index++ ) {
 800133c:	68fb      	ldr	r3, [r7, #12]
 800133e:	3301      	adds	r3, #1
 8001340:	60fb      	str	r3, [r7, #12]
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	2b03      	cmp	r3, #3
 8001346:	ddcc      	ble.n	80012e2 <ARM_Position_PID_Cycle+0x1e>
	}

	// write new controller value with can
	FDCAN3_TxHeader.Identifier = DJI_CANID_TX0;
 8001348:	4b0c      	ldr	r3, [pc, #48]	; (800137c <ARM_Position_PID_Cycle+0xb8>)
 800134a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800134e:	601a      	str	r2, [r3, #0]
	if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan3, &FDCAN3_TxHeader, pid_controller_value) != HAL_OK) {
 8001350:	463b      	mov	r3, r7
 8001352:	461a      	mov	r2, r3
 8001354:	4909      	ldr	r1, [pc, #36]	; (800137c <ARM_Position_PID_Cycle+0xb8>)
 8001356:	480a      	ldr	r0, [pc, #40]	; (8001380 <ARM_Position_PID_Cycle+0xbc>)
 8001358:	f002 ffeb 	bl	8004332 <HAL_FDCAN_AddMessageToTxFifoQ>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <ARM_Position_PID_Cycle+0xa2>
					Error_Handler();
 8001362:	f000 faab 	bl	80018bc <Error_Handler>
	}
}
 8001366:	bf00      	nop
 8001368:	3714      	adds	r7, #20
 800136a:	46bd      	mov	sp, r7
 800136c:	bd90      	pop	{r4, r7, pc}
 800136e:	bf00      	nop
 8001370:	200002f8 	.word	0x200002f8
 8001374:	080084f8 	.word	0x080084f8
 8001378:	200002f0 	.word	0x200002f0
 800137c:	200002a4 	.word	0x200002a4
 8001380:	20000160 	.word	0x20000160

08001384 <_write>:

int _write(int file, char *ptr, int len)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b084      	sub	sp, #16
 8001388:	af00      	add	r7, sp, #0
 800138a:	60f8      	str	r0, [r7, #12]
 800138c:	60b9      	str	r1, [r7, #8]
 800138e:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&hlpuart1,(uint8_t *)ptr,len,8);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	b29a      	uxth	r2, r3
 8001394:	2308      	movs	r3, #8
 8001396:	68b9      	ldr	r1, [r7, #8]
 8001398:	4803      	ldr	r0, [pc, #12]	; (80013a8 <_write+0x24>)
 800139a:	f005 fa3d 	bl	8006818 <HAL_UART_Transmit>
    return len;
 800139e:	687b      	ldr	r3, [r7, #4]
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	3710      	adds	r7, #16
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	200001c4 	.word	0x200001c4

080013ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80013b0:	f000 fd47 	bl	8001e42 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80013b4:	f000 f826 	bl	8001404 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80013b8:	f000 fa5c 	bl	8001874 <MX_GPIO_Init>
  MX_DMA_Init();
 80013bc:	f000 fa30 	bl	8001820 <MX_DMA_Init>
  MX_ADC1_Init();
 80013c0:	f000 f86c 	bl	800149c <MX_ADC1_Init>
  MX_LPUART1_UART_Init();
 80013c4:	f000 f9ac 	bl	8001720 <MX_LPUART1_UART_Init>
  MX_FDCAN3_Init();
 80013c8:	f000 f910 	bl	80015ec <MX_FDCAN3_Init>
  MX_TIM6_Init();
 80013cc:	f000 f9f2 	bl	80017b4 <MX_TIM6_Init>
  /* USER CODE BEGIN 2 */
  // Initialize PID library
  ARM_Position_PID_Init();
 80013d0:	f7ff ff0a 	bl	80011e8 <ARM_Position_PID_Init>
  // Start ADC and save at DMA
	HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80013d4:	217f      	movs	r1, #127	; 0x7f
 80013d6:	4807      	ldr	r0, [pc, #28]	; (80013f4 <main+0x48>)
 80013d8:	f002 f8b2 	bl	8003540 <HAL_ADCEx_Calibration_Start>
	HAL_ADC_Start_DMA(&hadc1, (uint32_t *)&arm_positions, 4);
 80013dc:	2204      	movs	r2, #4
 80013de:	4906      	ldr	r1, [pc, #24]	; (80013f8 <main+0x4c>)
 80013e0:	4804      	ldr	r0, [pc, #16]	; (80013f4 <main+0x48>)
 80013e2:	f001 f99f 	bl	8002724 <HAL_ADC_Start_DMA>

	printf("Complete Initialize\r\n");
 80013e6:	4805      	ldr	r0, [pc, #20]	; (80013fc <main+0x50>)
 80013e8:	f006 fa9e 	bl	8007928 <puts>

	// Start timer interrupt (1kHz)
	HAL_TIM_Base_Start_IT(&htim6);
 80013ec:	4804      	ldr	r0, [pc, #16]	; (8001400 <main+0x54>)
 80013ee:	f004 fe43 	bl	8006078 <HAL_TIM_Base_Start_IT>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80013f2:	e7fe      	b.n	80013f2 <main+0x46>
 80013f4:	20000094 	.word	0x20000094
 80013f8:	200002f0 	.word	0x200002f0
 80013fc:	08008520 	.word	0x08008520
 8001400:	20000258 	.word	0x20000258

08001404 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001404:	b580      	push	{r7, lr}
 8001406:	b094      	sub	sp, #80	; 0x50
 8001408:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800140a:	f107 0318 	add.w	r3, r7, #24
 800140e:	2238      	movs	r2, #56	; 0x38
 8001410:	2100      	movs	r1, #0
 8001412:	4618      	mov	r0, r3
 8001414:	f006 fa90 	bl	8007938 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001418:	1d3b      	adds	r3, r7, #4
 800141a:	2200      	movs	r2, #0
 800141c:	601a      	str	r2, [r3, #0]
 800141e:	605a      	str	r2, [r3, #4]
 8001420:	609a      	str	r2, [r3, #8]
 8001422:	60da      	str	r2, [r3, #12]
 8001424:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001426:	f44f 7000 	mov.w	r0, #512	; 0x200
 800142a:	f003 fdad 	bl	8004f88 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800142e:	2302      	movs	r3, #2
 8001430:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001432:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001436:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001438:	2340      	movs	r3, #64	; 0x40
 800143a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800143c:	2302      	movs	r3, #2
 800143e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001440:	2302      	movs	r3, #2
 8001442:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8001444:	2301      	movs	r3, #1
 8001446:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 10;
 8001448:	230a      	movs	r3, #10
 800144a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800144c:	2302      	movs	r3, #2
 800144e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001450:	2302      	movs	r3, #2
 8001452:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001454:	2302      	movs	r3, #2
 8001456:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001458:	f107 0318 	add.w	r3, r7, #24
 800145c:	4618      	mov	r0, r3
 800145e:	f003 fe37 	bl	80050d0 <HAL_RCC_OscConfig>
 8001462:	4603      	mov	r3, r0
 8001464:	2b00      	cmp	r3, #0
 8001466:	d001      	beq.n	800146c <SystemClock_Config+0x68>
  {
    Error_Handler();
 8001468:	f000 fa28 	bl	80018bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800146c:	230f      	movs	r3, #15
 800146e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001470:	2303      	movs	r3, #3
 8001472:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001474:	2300      	movs	r3, #0
 8001476:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001478:	2300      	movs	r3, #0
 800147a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800147c:	2300      	movs	r3, #0
 800147e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001480:	1d3b      	adds	r3, r7, #4
 8001482:	2102      	movs	r1, #2
 8001484:	4618      	mov	r0, r3
 8001486:	f004 f935 	bl	80056f4 <HAL_RCC_ClockConfig>
 800148a:	4603      	mov	r3, r0
 800148c:	2b00      	cmp	r3, #0
 800148e:	d001      	beq.n	8001494 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001490:	f000 fa14 	bl	80018bc <Error_Handler>
  }
}
 8001494:	bf00      	nop
 8001496:	3750      	adds	r7, #80	; 0x50
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}

0800149c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b08c      	sub	sp, #48	; 0x30
 80014a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80014a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014a6:	2200      	movs	r2, #0
 80014a8:	601a      	str	r2, [r3, #0]
 80014aa:	605a      	str	r2, [r3, #4]
 80014ac:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80014ae:	1d3b      	adds	r3, r7, #4
 80014b0:	2220      	movs	r2, #32
 80014b2:	2100      	movs	r1, #0
 80014b4:	4618      	mov	r0, r3
 80014b6:	f006 fa3f 	bl	8007938 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80014ba:	4b47      	ldr	r3, [pc, #284]	; (80015d8 <MX_ADC1_Init+0x13c>)
 80014bc:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80014c0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80014c2:	4b45      	ldr	r3, [pc, #276]	; (80015d8 <MX_ADC1_Init+0x13c>)
 80014c4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80014c8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80014ca:	4b43      	ldr	r3, [pc, #268]	; (80015d8 <MX_ADC1_Init+0x13c>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014d0:	4b41      	ldr	r3, [pc, #260]	; (80015d8 <MX_ADC1_Init+0x13c>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 80014d6:	4b40      	ldr	r3, [pc, #256]	; (80015d8 <MX_ADC1_Init+0x13c>)
 80014d8:	2200      	movs	r2, #0
 80014da:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80014dc:	4b3e      	ldr	r3, [pc, #248]	; (80015d8 <MX_ADC1_Init+0x13c>)
 80014de:	2201      	movs	r2, #1
 80014e0:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80014e2:	4b3d      	ldr	r3, [pc, #244]	; (80015d8 <MX_ADC1_Init+0x13c>)
 80014e4:	2204      	movs	r2, #4
 80014e6:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80014e8:	4b3b      	ldr	r3, [pc, #236]	; (80015d8 <MX_ADC1_Init+0x13c>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80014ee:	4b3a      	ldr	r3, [pc, #232]	; (80015d8 <MX_ADC1_Init+0x13c>)
 80014f0:	2201      	movs	r2, #1
 80014f2:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 4;
 80014f4:	4b38      	ldr	r3, [pc, #224]	; (80015d8 <MX_ADC1_Init+0x13c>)
 80014f6:	2204      	movs	r2, #4
 80014f8:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014fa:	4b37      	ldr	r3, [pc, #220]	; (80015d8 <MX_ADC1_Init+0x13c>)
 80014fc:	2200      	movs	r2, #0
 80014fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001502:	4b35      	ldr	r3, [pc, #212]	; (80015d8 <MX_ADC1_Init+0x13c>)
 8001504:	2200      	movs	r2, #0
 8001506:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001508:	4b33      	ldr	r3, [pc, #204]	; (80015d8 <MX_ADC1_Init+0x13c>)
 800150a:	2200      	movs	r2, #0
 800150c:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800150e:	4b32      	ldr	r3, [pc, #200]	; (80015d8 <MX_ADC1_Init+0x13c>)
 8001510:	2201      	movs	r2, #1
 8001512:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001516:	4b30      	ldr	r3, [pc, #192]	; (80015d8 <MX_ADC1_Init+0x13c>)
 8001518:	2200      	movs	r2, #0
 800151a:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 800151c:	4b2e      	ldr	r3, [pc, #184]	; (80015d8 <MX_ADC1_Init+0x13c>)
 800151e:	2200      	movs	r2, #0
 8001520:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001524:	482c      	ldr	r0, [pc, #176]	; (80015d8 <MX_ADC1_Init+0x13c>)
 8001526:	f000 ff41 	bl	80023ac <HAL_ADC_Init>
 800152a:	4603      	mov	r3, r0
 800152c:	2b00      	cmp	r3, #0
 800152e:	d001      	beq.n	8001534 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8001530:	f000 f9c4 	bl	80018bc <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001534:	2300      	movs	r3, #0
 8001536:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001538:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800153c:	4619      	mov	r1, r3
 800153e:	4826      	ldr	r0, [pc, #152]	; (80015d8 <MX_ADC1_Init+0x13c>)
 8001540:	f002 f860 	bl	8003604 <HAL_ADCEx_MultiModeConfigChannel>
 8001544:	4603      	mov	r3, r0
 8001546:	2b00      	cmp	r3, #0
 8001548:	d001      	beq.n	800154e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800154a:	f000 f9b7 	bl	80018bc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800154e:	4b23      	ldr	r3, [pc, #140]	; (80015dc <MX_ADC1_Init+0x140>)
 8001550:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001552:	2306      	movs	r3, #6
 8001554:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001556:	2307      	movs	r3, #7
 8001558:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800155a:	237f      	movs	r3, #127	; 0x7f
 800155c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800155e:	2304      	movs	r3, #4
 8001560:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001562:	2300      	movs	r3, #0
 8001564:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001566:	1d3b      	adds	r3, r7, #4
 8001568:	4619      	mov	r1, r3
 800156a:	481b      	ldr	r0, [pc, #108]	; (80015d8 <MX_ADC1_Init+0x13c>)
 800156c:	f001 f9cc 	bl	8002908 <HAL_ADC_ConfigChannel>
 8001570:	4603      	mov	r3, r0
 8001572:	2b00      	cmp	r3, #0
 8001574:	d001      	beq.n	800157a <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8001576:	f000 f9a1 	bl	80018bc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800157a:	4b19      	ldr	r3, [pc, #100]	; (80015e0 <MX_ADC1_Init+0x144>)
 800157c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800157e:	230c      	movs	r3, #12
 8001580:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001582:	1d3b      	adds	r3, r7, #4
 8001584:	4619      	mov	r1, r3
 8001586:	4814      	ldr	r0, [pc, #80]	; (80015d8 <MX_ADC1_Init+0x13c>)
 8001588:	f001 f9be 	bl	8002908 <HAL_ADC_ConfigChannel>
 800158c:	4603      	mov	r3, r0
 800158e:	2b00      	cmp	r3, #0
 8001590:	d001      	beq.n	8001596 <MX_ADC1_Init+0xfa>
  {
    Error_Handler();
 8001592:	f000 f993 	bl	80018bc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001596:	4b13      	ldr	r3, [pc, #76]	; (80015e4 <MX_ADC1_Init+0x148>)
 8001598:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800159a:	2312      	movs	r3, #18
 800159c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800159e:	1d3b      	adds	r3, r7, #4
 80015a0:	4619      	mov	r1, r3
 80015a2:	480d      	ldr	r0, [pc, #52]	; (80015d8 <MX_ADC1_Init+0x13c>)
 80015a4:	f001 f9b0 	bl	8002908 <HAL_ADC_ConfigChannel>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d001      	beq.n	80015b2 <MX_ADC1_Init+0x116>
  {
    Error_Handler();
 80015ae:	f000 f985 	bl	80018bc <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80015b2:	4b0d      	ldr	r3, [pc, #52]	; (80015e8 <MX_ADC1_Init+0x14c>)
 80015b4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 80015b6:	2318      	movs	r3, #24
 80015b8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015ba:	1d3b      	adds	r3, r7, #4
 80015bc:	4619      	mov	r1, r3
 80015be:	4806      	ldr	r0, [pc, #24]	; (80015d8 <MX_ADC1_Init+0x13c>)
 80015c0:	f001 f9a2 	bl	8002908 <HAL_ADC_ConfigChannel>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d001      	beq.n	80015ce <MX_ADC1_Init+0x132>
  {
    Error_Handler();
 80015ca:	f000 f977 	bl	80018bc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80015ce:	bf00      	nop
 80015d0:	3730      	adds	r7, #48	; 0x30
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	20000094 	.word	0x20000094
 80015dc:	04300002 	.word	0x04300002
 80015e0:	08600004 	.word	0x08600004
 80015e4:	19200040 	.word	0x19200040
 80015e8:	1d500080 	.word	0x1d500080

080015ec <MX_FDCAN3_Init>:
  * @brief FDCAN3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN3_Init(void)
{
 80015ec:	b580      	push	{r7, lr}
 80015ee:	b088      	sub	sp, #32
 80015f0:	af02      	add	r7, sp, #8
  /* USER CODE END FDCAN3_Init 0 */

  /* USER CODE BEGIN FDCAN3_Init 1 */

  /* USER CODE END FDCAN3_Init 1 */
  hfdcan3.Instance = FDCAN3;
 80015f2:	4b48      	ldr	r3, [pc, #288]	; (8001714 <MX_FDCAN3_Init+0x128>)
 80015f4:	4a48      	ldr	r2, [pc, #288]	; (8001718 <MX_FDCAN3_Init+0x12c>)
 80015f6:	601a      	str	r2, [r3, #0]
  hfdcan3.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 80015f8:	4b46      	ldr	r3, [pc, #280]	; (8001714 <MX_FDCAN3_Init+0x128>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	605a      	str	r2, [r3, #4]
  hfdcan3.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80015fe:	4b45      	ldr	r3, [pc, #276]	; (8001714 <MX_FDCAN3_Init+0x128>)
 8001600:	2200      	movs	r2, #0
 8001602:	609a      	str	r2, [r3, #8]
  hfdcan3.Init.Mode = FDCAN_MODE_NORMAL;
 8001604:	4b43      	ldr	r3, [pc, #268]	; (8001714 <MX_FDCAN3_Init+0x128>)
 8001606:	2200      	movs	r2, #0
 8001608:	60da      	str	r2, [r3, #12]
  hfdcan3.Init.AutoRetransmission = DISABLE;
 800160a:	4b42      	ldr	r3, [pc, #264]	; (8001714 <MX_FDCAN3_Init+0x128>)
 800160c:	2200      	movs	r2, #0
 800160e:	741a      	strb	r2, [r3, #16]
  hfdcan3.Init.TransmitPause = DISABLE;
 8001610:	4b40      	ldr	r3, [pc, #256]	; (8001714 <MX_FDCAN3_Init+0x128>)
 8001612:	2200      	movs	r2, #0
 8001614:	745a      	strb	r2, [r3, #17]
  hfdcan3.Init.ProtocolException = DISABLE;
 8001616:	4b3f      	ldr	r3, [pc, #252]	; (8001714 <MX_FDCAN3_Init+0x128>)
 8001618:	2200      	movs	r2, #0
 800161a:	749a      	strb	r2, [r3, #18]
  hfdcan3.Init.NominalPrescaler = 4;
 800161c:	4b3d      	ldr	r3, [pc, #244]	; (8001714 <MX_FDCAN3_Init+0x128>)
 800161e:	2204      	movs	r2, #4
 8001620:	615a      	str	r2, [r3, #20]
  hfdcan3.Init.NominalSyncJumpWidth = 1;
 8001622:	4b3c      	ldr	r3, [pc, #240]	; (8001714 <MX_FDCAN3_Init+0x128>)
 8001624:	2201      	movs	r2, #1
 8001626:	619a      	str	r2, [r3, #24]
  hfdcan3.Init.NominalTimeSeg1 = 15;
 8001628:	4b3a      	ldr	r3, [pc, #232]	; (8001714 <MX_FDCAN3_Init+0x128>)
 800162a:	220f      	movs	r2, #15
 800162c:	61da      	str	r2, [r3, #28]
  hfdcan3.Init.NominalTimeSeg2 = 4;
 800162e:	4b39      	ldr	r3, [pc, #228]	; (8001714 <MX_FDCAN3_Init+0x128>)
 8001630:	2204      	movs	r2, #4
 8001632:	621a      	str	r2, [r3, #32]
  hfdcan3.Init.DataPrescaler = 1;
 8001634:	4b37      	ldr	r3, [pc, #220]	; (8001714 <MX_FDCAN3_Init+0x128>)
 8001636:	2201      	movs	r2, #1
 8001638:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan3.Init.DataSyncJumpWidth = 1;
 800163a:	4b36      	ldr	r3, [pc, #216]	; (8001714 <MX_FDCAN3_Init+0x128>)
 800163c:	2201      	movs	r2, #1
 800163e:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan3.Init.DataTimeSeg1 = 1;
 8001640:	4b34      	ldr	r3, [pc, #208]	; (8001714 <MX_FDCAN3_Init+0x128>)
 8001642:	2201      	movs	r2, #1
 8001644:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan3.Init.DataTimeSeg2 = 1;
 8001646:	4b33      	ldr	r3, [pc, #204]	; (8001714 <MX_FDCAN3_Init+0x128>)
 8001648:	2201      	movs	r2, #1
 800164a:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan3.Init.StdFiltersNbr = 1;
 800164c:	4b31      	ldr	r3, [pc, #196]	; (8001714 <MX_FDCAN3_Init+0x128>)
 800164e:	2201      	movs	r2, #1
 8001650:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan3.Init.ExtFiltersNbr = 0;
 8001652:	4b30      	ldr	r3, [pc, #192]	; (8001714 <MX_FDCAN3_Init+0x128>)
 8001654:	2200      	movs	r2, #0
 8001656:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan3.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001658:	4b2e      	ldr	r3, [pc, #184]	; (8001714 <MX_FDCAN3_Init+0x128>)
 800165a:	2200      	movs	r2, #0
 800165c:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan3) != HAL_OK)
 800165e:	482d      	ldr	r0, [pc, #180]	; (8001714 <MX_FDCAN3_Init+0x128>)
 8001660:	f002 fc5a 	bl	8003f18 <HAL_FDCAN_Init>
 8001664:	4603      	mov	r3, r0
 8001666:	2b00      	cmp	r3, #0
 8001668:	d001      	beq.n	800166e <MX_FDCAN3_Init+0x82>
  {
    Error_Handler();
 800166a:	f000 f927 	bl	80018bc <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN3_Init 2 */
  // Set TXHeader
	FDCAN3_TxHeader.IdType = FDCAN_STANDARD_ID;
 800166e:	4b2b      	ldr	r3, [pc, #172]	; (800171c <MX_FDCAN3_Init+0x130>)
 8001670:	2200      	movs	r2, #0
 8001672:	605a      	str	r2, [r3, #4]
	FDCAN3_TxHeader.TxFrameType = FDCAN_DATA_FRAME;
 8001674:	4b29      	ldr	r3, [pc, #164]	; (800171c <MX_FDCAN3_Init+0x130>)
 8001676:	2200      	movs	r2, #0
 8001678:	609a      	str	r2, [r3, #8]
	FDCAN3_TxHeader.DataLength = FDCAN_DLC_BYTES_8;
 800167a:	4b28      	ldr	r3, [pc, #160]	; (800171c <MX_FDCAN3_Init+0x130>)
 800167c:	2208      	movs	r2, #8
 800167e:	60da      	str	r2, [r3, #12]
	FDCAN3_TxHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 8001680:	4b26      	ldr	r3, [pc, #152]	; (800171c <MX_FDCAN3_Init+0x130>)
 8001682:	2200      	movs	r2, #0
 8001684:	611a      	str	r2, [r3, #16]
	FDCAN3_TxHeader.BitRateSwitch = FDCAN_BRS_OFF;
 8001686:	4b25      	ldr	r3, [pc, #148]	; (800171c <MX_FDCAN3_Init+0x130>)
 8001688:	2200      	movs	r2, #0
 800168a:	615a      	str	r2, [r3, #20]
	FDCAN3_TxHeader.FDFormat = FDCAN_CLASSIC_CAN;
 800168c:	4b23      	ldr	r3, [pc, #140]	; (800171c <MX_FDCAN3_Init+0x130>)
 800168e:	2200      	movs	r2, #0
 8001690:	619a      	str	r2, [r3, #24]
	FDCAN3_TxHeader.TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8001692:	4b22      	ldr	r3, [pc, #136]	; (800171c <MX_FDCAN3_Init+0x130>)
 8001694:	2200      	movs	r2, #0
 8001696:	61da      	str	r2, [r3, #28]
	FDCAN3_TxHeader.MessageMarker = 0;
 8001698:	4b20      	ldr	r3, [pc, #128]	; (800171c <MX_FDCAN3_Init+0x130>)
 800169a:	2200      	movs	r2, #0
 800169c:	621a      	str	r2, [r3, #32]

	// Set FDCAN3 filter config
	FDCAN_FilterTypeDef FDCAN3_sFilterConfig;
	FDCAN3_sFilterConfig.IdType = FDCAN_STANDARD_ID;
 800169e:	2300      	movs	r3, #0
 80016a0:	603b      	str	r3, [r7, #0]
	FDCAN3_sFilterConfig.FilterIndex = 0;
 80016a2:	2300      	movs	r3, #0
 80016a4:	607b      	str	r3, [r7, #4]
	FDCAN3_sFilterConfig.FilterType = FDCAN_FILTER_RANGE;
 80016a6:	2300      	movs	r3, #0
 80016a8:	60bb      	str	r3, [r7, #8]
	FDCAN3_sFilterConfig.FilterConfig = FDCAN_FILTER_TO_RXFIFO1;
 80016aa:	2302      	movs	r3, #2
 80016ac:	60fb      	str	r3, [r7, #12]
	FDCAN3_sFilterConfig.FilterID1 = 0x000;
 80016ae:	2300      	movs	r3, #0
 80016b0:	613b      	str	r3, [r7, #16]
	FDCAN3_sFilterConfig.FilterID2 = 0x7ff;
 80016b2:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80016b6:	617b      	str	r3, [r7, #20]

	if (HAL_FDCAN_ConfigFilter(&hfdcan3, &FDCAN3_sFilterConfig) != HAL_OK) {
 80016b8:	463b      	mov	r3, r7
 80016ba:	4619      	mov	r1, r3
 80016bc:	4815      	ldr	r0, [pc, #84]	; (8001714 <MX_FDCAN3_Init+0x128>)
 80016be:	f002 fd85 	bl	80041cc <HAL_FDCAN_ConfigFilter>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d001      	beq.n	80016cc <MX_FDCAN3_Init+0xe0>
		Error_Handler();
 80016c8:	f000 f8f8 	bl	80018bc <Error_Handler>
	}
	if (HAL_FDCAN_ConfigGlobalFilter(&hfdcan3, FDCAN_REJECT, FDCAN_REJECT, FDCAN_FILTER_REMOTE, FDCAN_FILTER_REMOTE) != HAL_OK) {
 80016cc:	2300      	movs	r3, #0
 80016ce:	9300      	str	r3, [sp, #0]
 80016d0:	2300      	movs	r3, #0
 80016d2:	2202      	movs	r2, #2
 80016d4:	2102      	movs	r1, #2
 80016d6:	480f      	ldr	r0, [pc, #60]	; (8001714 <MX_FDCAN3_Init+0x128>)
 80016d8:	f002 fdd2 	bl	8004280 <HAL_FDCAN_ConfigGlobalFilter>
 80016dc:	4603      	mov	r3, r0
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d001      	beq.n	80016e6 <MX_FDCAN3_Init+0xfa>
		Error_Handler();
 80016e2:	f000 f8eb 	bl	80018bc <Error_Handler>
	}

	if (HAL_FDCAN_Start(&hfdcan3) != HAL_OK) {
 80016e6:	480b      	ldr	r0, [pc, #44]	; (8001714 <MX_FDCAN3_Init+0x128>)
 80016e8:	f002 fdfb 	bl	80042e2 <HAL_FDCAN_Start>
 80016ec:	4603      	mov	r3, r0
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d001      	beq.n	80016f6 <MX_FDCAN3_Init+0x10a>
		Error_Handler();
 80016f2:	f000 f8e3 	bl	80018bc <Error_Handler>
	}

	if (HAL_FDCAN_ActivateNotification(&hfdcan3, FDCAN_IT_RX_FIFO1_NEW_MESSAGE, 0) != HAL_OK) {
 80016f6:	2200      	movs	r2, #0
 80016f8:	2108      	movs	r1, #8
 80016fa:	4806      	ldr	r0, [pc, #24]	; (8001714 <MX_FDCAN3_Init+0x128>)
 80016fc:	f002 ff66 	bl	80045cc <HAL_FDCAN_ActivateNotification>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d001      	beq.n	800170a <MX_FDCAN3_Init+0x11e>
		Error_Handler();
 8001706:	f000 f8d9 	bl	80018bc <Error_Handler>
	}
  /* USER CODE END FDCAN3_Init 2 */

}
 800170a:	bf00      	nop
 800170c:	3718      	adds	r7, #24
 800170e:	46bd      	mov	sp, r7
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	20000160 	.word	0x20000160
 8001718:	40006c00 	.word	0x40006c00
 800171c:	200002a4 	.word	0x200002a4

08001720 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001724:	4b21      	ldr	r3, [pc, #132]	; (80017ac <MX_LPUART1_UART_Init+0x8c>)
 8001726:	4a22      	ldr	r2, [pc, #136]	; (80017b0 <MX_LPUART1_UART_Init+0x90>)
 8001728:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800172a:	4b20      	ldr	r3, [pc, #128]	; (80017ac <MX_LPUART1_UART_Init+0x8c>)
 800172c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001730:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001732:	4b1e      	ldr	r3, [pc, #120]	; (80017ac <MX_LPUART1_UART_Init+0x8c>)
 8001734:	2200      	movs	r2, #0
 8001736:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001738:	4b1c      	ldr	r3, [pc, #112]	; (80017ac <MX_LPUART1_UART_Init+0x8c>)
 800173a:	2200      	movs	r2, #0
 800173c:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800173e:	4b1b      	ldr	r3, [pc, #108]	; (80017ac <MX_LPUART1_UART_Init+0x8c>)
 8001740:	2200      	movs	r2, #0
 8001742:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001744:	4b19      	ldr	r3, [pc, #100]	; (80017ac <MX_LPUART1_UART_Init+0x8c>)
 8001746:	220c      	movs	r2, #12
 8001748:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800174a:	4b18      	ldr	r3, [pc, #96]	; (80017ac <MX_LPUART1_UART_Init+0x8c>)
 800174c:	2200      	movs	r2, #0
 800174e:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001750:	4b16      	ldr	r3, [pc, #88]	; (80017ac <MX_LPUART1_UART_Init+0x8c>)
 8001752:	2200      	movs	r2, #0
 8001754:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001756:	4b15      	ldr	r3, [pc, #84]	; (80017ac <MX_LPUART1_UART_Init+0x8c>)
 8001758:	2200      	movs	r2, #0
 800175a:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800175c:	4b13      	ldr	r3, [pc, #76]	; (80017ac <MX_LPUART1_UART_Init+0x8c>)
 800175e:	2200      	movs	r2, #0
 8001760:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001762:	4812      	ldr	r0, [pc, #72]	; (80017ac <MX_LPUART1_UART_Init+0x8c>)
 8001764:	f005 f808 	bl	8006778 <HAL_UART_Init>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d001      	beq.n	8001772 <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 800176e:	f000 f8a5 	bl	80018bc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001772:	2100      	movs	r1, #0
 8001774:	480d      	ldr	r0, [pc, #52]	; (80017ac <MX_LPUART1_UART_Init+0x8c>)
 8001776:	f005 fe31 	bl	80073dc <HAL_UARTEx_SetTxFifoThreshold>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d001      	beq.n	8001784 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8001780:	f000 f89c 	bl	80018bc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001784:	2100      	movs	r1, #0
 8001786:	4809      	ldr	r0, [pc, #36]	; (80017ac <MX_LPUART1_UART_Init+0x8c>)
 8001788:	f005 fe66 	bl	8007458 <HAL_UARTEx_SetRxFifoThreshold>
 800178c:	4603      	mov	r3, r0
 800178e:	2b00      	cmp	r3, #0
 8001790:	d001      	beq.n	8001796 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8001792:	f000 f893 	bl	80018bc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001796:	4805      	ldr	r0, [pc, #20]	; (80017ac <MX_LPUART1_UART_Init+0x8c>)
 8001798:	f005 fde7 	bl	800736a <HAL_UARTEx_DisableFifoMode>
 800179c:	4603      	mov	r3, r0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d001      	beq.n	80017a6 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 80017a2:	f000 f88b 	bl	80018bc <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80017a6:	bf00      	nop
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	200001c4 	.word	0x200001c4
 80017b0:	40008000 	.word	0x40008000

080017b4 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b084      	sub	sp, #16
 80017b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017ba:	1d3b      	adds	r3, r7, #4
 80017bc:	2200      	movs	r2, #0
 80017be:	601a      	str	r2, [r3, #0]
 80017c0:	605a      	str	r2, [r3, #4]
 80017c2:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80017c4:	4b14      	ldr	r3, [pc, #80]	; (8001818 <MX_TIM6_Init+0x64>)
 80017c6:	4a15      	ldr	r2, [pc, #84]	; (800181c <MX_TIM6_Init+0x68>)
 80017c8:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 80;
 80017ca:	4b13      	ldr	r3, [pc, #76]	; (8001818 <MX_TIM6_Init+0x64>)
 80017cc:	2250      	movs	r2, #80	; 0x50
 80017ce:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017d0:	4b11      	ldr	r3, [pc, #68]	; (8001818 <MX_TIM6_Init+0x64>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 80017d6:	4b10      	ldr	r3, [pc, #64]	; (8001818 <MX_TIM6_Init+0x64>)
 80017d8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80017dc:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017de:	4b0e      	ldr	r3, [pc, #56]	; (8001818 <MX_TIM6_Init+0x64>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 80017e4:	480c      	ldr	r0, [pc, #48]	; (8001818 <MX_TIM6_Init+0x64>)
 80017e6:	f004 fbef 	bl	8005fc8 <HAL_TIM_Base_Init>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d001      	beq.n	80017f4 <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 80017f0:	f000 f864 	bl	80018bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017f4:	2300      	movs	r3, #0
 80017f6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017f8:	2300      	movs	r3, #0
 80017fa:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80017fc:	1d3b      	adds	r3, r7, #4
 80017fe:	4619      	mov	r1, r3
 8001800:	4805      	ldr	r0, [pc, #20]	; (8001818 <MX_TIM6_Init+0x64>)
 8001802:	f004 fedd 	bl	80065c0 <HAL_TIMEx_MasterConfigSynchronization>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d001      	beq.n	8001810 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 800180c:	f000 f856 	bl	80018bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001810:	bf00      	nop
 8001812:	3710      	adds	r7, #16
 8001814:	46bd      	mov	sp, r7
 8001816:	bd80      	pop	{r7, pc}
 8001818:	20000258 	.word	0x20000258
 800181c:	40001000 	.word	0x40001000

08001820 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	b082      	sub	sp, #8
 8001824:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001826:	4b12      	ldr	r3, [pc, #72]	; (8001870 <MX_DMA_Init+0x50>)
 8001828:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800182a:	4a11      	ldr	r2, [pc, #68]	; (8001870 <MX_DMA_Init+0x50>)
 800182c:	f043 0304 	orr.w	r3, r3, #4
 8001830:	6493      	str	r3, [r2, #72]	; 0x48
 8001832:	4b0f      	ldr	r3, [pc, #60]	; (8001870 <MX_DMA_Init+0x50>)
 8001834:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001836:	f003 0304 	and.w	r3, r3, #4
 800183a:	607b      	str	r3, [r7, #4]
 800183c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800183e:	4b0c      	ldr	r3, [pc, #48]	; (8001870 <MX_DMA_Init+0x50>)
 8001840:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001842:	4a0b      	ldr	r2, [pc, #44]	; (8001870 <MX_DMA_Init+0x50>)
 8001844:	f043 0301 	orr.w	r3, r3, #1
 8001848:	6493      	str	r3, [r2, #72]	; 0x48
 800184a:	4b09      	ldr	r3, [pc, #36]	; (8001870 <MX_DMA_Init+0x50>)
 800184c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800184e:	f003 0301 	and.w	r3, r3, #1
 8001852:	603b      	str	r3, [r7, #0]
 8001854:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001856:	2200      	movs	r2, #0
 8001858:	2100      	movs	r1, #0
 800185a:	200b      	movs	r0, #11
 800185c:	f002 f8b5 	bl	80039ca <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001860:	200b      	movs	r0, #11
 8001862:	f002 f8cc 	bl	80039fe <HAL_NVIC_EnableIRQ>

}
 8001866:	bf00      	nop
 8001868:	3708      	adds	r7, #8
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	40021000 	.word	0x40021000

08001874 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001874:	b480      	push	{r7}
 8001876:	b083      	sub	sp, #12
 8001878:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800187a:	4b0f      	ldr	r3, [pc, #60]	; (80018b8 <MX_GPIO_Init+0x44>)
 800187c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800187e:	4a0e      	ldr	r2, [pc, #56]	; (80018b8 <MX_GPIO_Init+0x44>)
 8001880:	f043 0304 	orr.w	r3, r3, #4
 8001884:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001886:	4b0c      	ldr	r3, [pc, #48]	; (80018b8 <MX_GPIO_Init+0x44>)
 8001888:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800188a:	f003 0304 	and.w	r3, r3, #4
 800188e:	607b      	str	r3, [r7, #4]
 8001890:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001892:	4b09      	ldr	r3, [pc, #36]	; (80018b8 <MX_GPIO_Init+0x44>)
 8001894:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001896:	4a08      	ldr	r2, [pc, #32]	; (80018b8 <MX_GPIO_Init+0x44>)
 8001898:	f043 0301 	orr.w	r3, r3, #1
 800189c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800189e:	4b06      	ldr	r3, [pc, #24]	; (80018b8 <MX_GPIO_Init+0x44>)
 80018a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80018a2:	f003 0301 	and.w	r3, r3, #1
 80018a6:	603b      	str	r3, [r7, #0]
 80018a8:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80018aa:	bf00      	nop
 80018ac:	370c      	adds	r7, #12
 80018ae:	46bd      	mov	sp, r7
 80018b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b4:	4770      	bx	lr
 80018b6:	bf00      	nop
 80018b8:	40021000 	.word	0x40021000

080018bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80018bc:	b480      	push	{r7}
 80018be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80018c0:	b672      	cpsid	i
}
 80018c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80018c4:	e7fe      	b.n	80018c4 <Error_Handler+0x8>
	...

080018c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80018c8:	b480      	push	{r7}
 80018ca:	b083      	sub	sp, #12
 80018cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80018ce:	4b0f      	ldr	r3, [pc, #60]	; (800190c <HAL_MspInit+0x44>)
 80018d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018d2:	4a0e      	ldr	r2, [pc, #56]	; (800190c <HAL_MspInit+0x44>)
 80018d4:	f043 0301 	orr.w	r3, r3, #1
 80018d8:	6613      	str	r3, [r2, #96]	; 0x60
 80018da:	4b0c      	ldr	r3, [pc, #48]	; (800190c <HAL_MspInit+0x44>)
 80018dc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80018de:	f003 0301 	and.w	r3, r3, #1
 80018e2:	607b      	str	r3, [r7, #4]
 80018e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018e6:	4b09      	ldr	r3, [pc, #36]	; (800190c <HAL_MspInit+0x44>)
 80018e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018ea:	4a08      	ldr	r2, [pc, #32]	; (800190c <HAL_MspInit+0x44>)
 80018ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018f0:	6593      	str	r3, [r2, #88]	; 0x58
 80018f2:	4b06      	ldr	r3, [pc, #24]	; (800190c <HAL_MspInit+0x44>)
 80018f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80018f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018fa:	603b      	str	r3, [r7, #0]
 80018fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018fe:	bf00      	nop
 8001900:	370c      	adds	r7, #12
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr
 800190a:	bf00      	nop
 800190c:	40021000 	.word	0x40021000

08001910 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b0a0      	sub	sp, #128	; 0x80
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001918:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800191c:	2200      	movs	r2, #0
 800191e:	601a      	str	r2, [r3, #0]
 8001920:	605a      	str	r2, [r3, #4]
 8001922:	609a      	str	r2, [r3, #8]
 8001924:	60da      	str	r2, [r3, #12]
 8001926:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001928:	f107 0318 	add.w	r3, r7, #24
 800192c:	2254      	movs	r2, #84	; 0x54
 800192e:	2100      	movs	r1, #0
 8001930:	4618      	mov	r0, r3
 8001932:	f006 f801 	bl	8007938 <memset>
  if(hadc->Instance==ADC1)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800193e:	d177      	bne.n	8001a30 <HAL_ADC_MspInit+0x120>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001940:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001944:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001946:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800194a:	65fb      	str	r3, [r7, #92]	; 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800194c:	f107 0318 	add.w	r3, r7, #24
 8001950:	4618      	mov	r0, r3
 8001952:	f004 f8eb 	bl	8005b2c <HAL_RCCEx_PeriphCLKConfig>
 8001956:	4603      	mov	r3, r0
 8001958:	2b00      	cmp	r3, #0
 800195a:	d001      	beq.n	8001960 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 800195c:	f7ff ffae 	bl	80018bc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8001960:	4b35      	ldr	r3, [pc, #212]	; (8001a38 <HAL_ADC_MspInit+0x128>)
 8001962:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001964:	4a34      	ldr	r2, [pc, #208]	; (8001a38 <HAL_ADC_MspInit+0x128>)
 8001966:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800196a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800196c:	4b32      	ldr	r3, [pc, #200]	; (8001a38 <HAL_ADC_MspInit+0x128>)
 800196e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001970:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001974:	617b      	str	r3, [r7, #20]
 8001976:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001978:	4b2f      	ldr	r3, [pc, #188]	; (8001a38 <HAL_ADC_MspInit+0x128>)
 800197a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800197c:	4a2e      	ldr	r2, [pc, #184]	; (8001a38 <HAL_ADC_MspInit+0x128>)
 800197e:	f043 0304 	orr.w	r3, r3, #4
 8001982:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001984:	4b2c      	ldr	r3, [pc, #176]	; (8001a38 <HAL_ADC_MspInit+0x128>)
 8001986:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001988:	f003 0304 	and.w	r3, r3, #4
 800198c:	613b      	str	r3, [r7, #16]
 800198e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001990:	4b29      	ldr	r3, [pc, #164]	; (8001a38 <HAL_ADC_MspInit+0x128>)
 8001992:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001994:	4a28      	ldr	r2, [pc, #160]	; (8001a38 <HAL_ADC_MspInit+0x128>)
 8001996:	f043 0301 	orr.w	r3, r3, #1
 800199a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800199c:	4b26      	ldr	r3, [pc, #152]	; (8001a38 <HAL_ADC_MspInit+0x128>)
 800199e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80019a0:	f003 0301 	and.w	r3, r3, #1
 80019a4:	60fb      	str	r3, [r7, #12]
 80019a6:	68fb      	ldr	r3, [r7, #12]
    PC0     ------> ADC1_IN6
    PC1     ------> ADC1_IN7
    PA0     ------> ADC1_IN1
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80019a8:	2303      	movs	r3, #3
 80019aa:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019ac:	2303      	movs	r3, #3
 80019ae:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019b0:	2300      	movs	r3, #0
 80019b2:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019b4:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80019b8:	4619      	mov	r1, r3
 80019ba:	4820      	ldr	r0, [pc, #128]	; (8001a3c <HAL_ADC_MspInit+0x12c>)
 80019bc:	f003 f962 	bl	8004c84 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80019c0:	2303      	movs	r3, #3
 80019c2:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019c4:	2303      	movs	r3, #3
 80019c6:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c8:	2300      	movs	r3, #0
 80019ca:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019cc:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 80019d0:	4619      	mov	r1, r3
 80019d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019d6:	f003 f955 	bl	8004c84 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80019da:	4b19      	ldr	r3, [pc, #100]	; (8001a40 <HAL_ADC_MspInit+0x130>)
 80019dc:	4a19      	ldr	r2, [pc, #100]	; (8001a44 <HAL_ADC_MspInit+0x134>)
 80019de:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80019e0:	4b17      	ldr	r3, [pc, #92]	; (8001a40 <HAL_ADC_MspInit+0x130>)
 80019e2:	2205      	movs	r2, #5
 80019e4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80019e6:	4b16      	ldr	r3, [pc, #88]	; (8001a40 <HAL_ADC_MspInit+0x130>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80019ec:	4b14      	ldr	r3, [pc, #80]	; (8001a40 <HAL_ADC_MspInit+0x130>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80019f2:	4b13      	ldr	r3, [pc, #76]	; (8001a40 <HAL_ADC_MspInit+0x130>)
 80019f4:	2280      	movs	r2, #128	; 0x80
 80019f6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80019f8:	4b11      	ldr	r3, [pc, #68]	; (8001a40 <HAL_ADC_MspInit+0x130>)
 80019fa:	f44f 7280 	mov.w	r2, #256	; 0x100
 80019fe:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001a00:	4b0f      	ldr	r3, [pc, #60]	; (8001a40 <HAL_ADC_MspInit+0x130>)
 8001a02:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a06:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001a08:	4b0d      	ldr	r3, [pc, #52]	; (8001a40 <HAL_ADC_MspInit+0x130>)
 8001a0a:	2220      	movs	r2, #32
 8001a0c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001a0e:	4b0c      	ldr	r3, [pc, #48]	; (8001a40 <HAL_ADC_MspInit+0x130>)
 8001a10:	2200      	movs	r2, #0
 8001a12:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001a14:	480a      	ldr	r0, [pc, #40]	; (8001a40 <HAL_ADC_MspInit+0x130>)
 8001a16:	f002 f80d 	bl	8003a34 <HAL_DMA_Init>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d001      	beq.n	8001a24 <HAL_ADC_MspInit+0x114>
    {
      Error_Handler();
 8001a20:	f7ff ff4c 	bl	80018bc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	4a06      	ldr	r2, [pc, #24]	; (8001a40 <HAL_ADC_MspInit+0x130>)
 8001a28:	655a      	str	r2, [r3, #84]	; 0x54
 8001a2a:	4a05      	ldr	r2, [pc, #20]	; (8001a40 <HAL_ADC_MspInit+0x130>)
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001a30:	bf00      	nop
 8001a32:	3780      	adds	r7, #128	; 0x80
 8001a34:	46bd      	mov	sp, r7
 8001a36:	bd80      	pop	{r7, pc}
 8001a38:	40021000 	.word	0x40021000
 8001a3c:	48000800 	.word	0x48000800
 8001a40:	20000100 	.word	0x20000100
 8001a44:	40020008 	.word	0x40020008

08001a48 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001a48:	b580      	push	{r7, lr}
 8001a4a:	b09e      	sub	sp, #120	; 0x78
 8001a4c:	af00      	add	r7, sp, #0
 8001a4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a50:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001a54:	2200      	movs	r2, #0
 8001a56:	601a      	str	r2, [r3, #0]
 8001a58:	605a      	str	r2, [r3, #4]
 8001a5a:	609a      	str	r2, [r3, #8]
 8001a5c:	60da      	str	r2, [r3, #12]
 8001a5e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a60:	f107 0310 	add.w	r3, r7, #16
 8001a64:	2254      	movs	r2, #84	; 0x54
 8001a66:	2100      	movs	r1, #0
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f005 ff65 	bl	8007938 <memset>
  if(hfdcan->Instance==FDCAN3)
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	4a28      	ldr	r2, [pc, #160]	; (8001b14 <HAL_FDCAN_MspInit+0xcc>)
 8001a74:	4293      	cmp	r3, r2
 8001a76:	d149      	bne.n	8001b0c <HAL_FDCAN_MspInit+0xc4>

  /* USER CODE END FDCAN3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001a78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a7c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8001a7e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001a82:	64bb      	str	r3, [r7, #72]	; 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a84:	f107 0310 	add.w	r3, r7, #16
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f004 f84f 	bl	8005b2c <HAL_RCCEx_PeriphCLKConfig>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d001      	beq.n	8001a98 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8001a94:	f7ff ff12 	bl	80018bc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001a98:	4b1f      	ldr	r3, [pc, #124]	; (8001b18 <HAL_FDCAN_MspInit+0xd0>)
 8001a9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a9c:	4a1e      	ldr	r2, [pc, #120]	; (8001b18 <HAL_FDCAN_MspInit+0xd0>)
 8001a9e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001aa2:	6593      	str	r3, [r2, #88]	; 0x58
 8001aa4:	4b1c      	ldr	r3, [pc, #112]	; (8001b18 <HAL_FDCAN_MspInit+0xd0>)
 8001aa6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001aa8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001aac:	60fb      	str	r3, [r7, #12]
 8001aae:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ab0:	4b19      	ldr	r3, [pc, #100]	; (8001b18 <HAL_FDCAN_MspInit+0xd0>)
 8001ab2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ab4:	4a18      	ldr	r2, [pc, #96]	; (8001b18 <HAL_FDCAN_MspInit+0xd0>)
 8001ab6:	f043 0301 	orr.w	r3, r3, #1
 8001aba:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001abc:	4b16      	ldr	r3, [pc, #88]	; (8001b18 <HAL_FDCAN_MspInit+0xd0>)
 8001abe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ac0:	f003 0301 	and.w	r3, r3, #1
 8001ac4:	60bb      	str	r3, [r7, #8]
 8001ac6:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN3 GPIO Configuration
    PA8     ------> FDCAN3_RX
    PA15     ------> FDCAN3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_15;
 8001ac8:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8001acc:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ace:	2302      	movs	r3, #2
 8001ad0:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF11_FDCAN3;
 8001ada:	230b      	movs	r3, #11
 8001adc:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ade:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ae8:	f003 f8cc 	bl	8004c84 <HAL_GPIO_Init>

    /* FDCAN3 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN3_IT0_IRQn, 0, 0);
 8001aec:	2200      	movs	r2, #0
 8001aee:	2100      	movs	r1, #0
 8001af0:	2058      	movs	r0, #88	; 0x58
 8001af2:	f001 ff6a 	bl	80039ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN3_IT0_IRQn);
 8001af6:	2058      	movs	r0, #88	; 0x58
 8001af8:	f001 ff81 	bl	80039fe <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(FDCAN3_IT1_IRQn, 0, 0);
 8001afc:	2200      	movs	r2, #0
 8001afe:	2100      	movs	r1, #0
 8001b00:	2059      	movs	r0, #89	; 0x59
 8001b02:	f001 ff62 	bl	80039ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN3_IT1_IRQn);
 8001b06:	2059      	movs	r0, #89	; 0x59
 8001b08:	f001 ff79 	bl	80039fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN3_MspInit 1 */

  /* USER CODE END FDCAN3_MspInit 1 */
  }

}
 8001b0c:	bf00      	nop
 8001b0e:	3778      	adds	r7, #120	; 0x78
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	40006c00 	.word	0x40006c00
 8001b18:	40021000 	.word	0x40021000

08001b1c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b09e      	sub	sp, #120	; 0x78
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b24:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001b28:	2200      	movs	r2, #0
 8001b2a:	601a      	str	r2, [r3, #0]
 8001b2c:	605a      	str	r2, [r3, #4]
 8001b2e:	609a      	str	r2, [r3, #8]
 8001b30:	60da      	str	r2, [r3, #12]
 8001b32:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b34:	f107 0310 	add.w	r3, r7, #16
 8001b38:	2254      	movs	r2, #84	; 0x54
 8001b3a:	2100      	movs	r1, #0
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f005 fefb 	bl	8007938 <memset>
  if(huart->Instance==LPUART1)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	4a1f      	ldr	r2, [pc, #124]	; (8001bc4 <HAL_UART_MspInit+0xa8>)
 8001b48:	4293      	cmp	r3, r2
 8001b4a:	d136      	bne.n	8001bba <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001b4c:	2320      	movs	r3, #32
 8001b4e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001b50:	2300      	movs	r3, #0
 8001b52:	62bb      	str	r3, [r7, #40]	; 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b54:	f107 0310 	add.w	r3, r7, #16
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f003 ffe7 	bl	8005b2c <HAL_RCCEx_PeriphCLKConfig>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d001      	beq.n	8001b68 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001b64:	f7ff feaa 	bl	80018bc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001b68:	4b17      	ldr	r3, [pc, #92]	; (8001bc8 <HAL_UART_MspInit+0xac>)
 8001b6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b6c:	4a16      	ldr	r2, [pc, #88]	; (8001bc8 <HAL_UART_MspInit+0xac>)
 8001b6e:	f043 0301 	orr.w	r3, r3, #1
 8001b72:	65d3      	str	r3, [r2, #92]	; 0x5c
 8001b74:	4b14      	ldr	r3, [pc, #80]	; (8001bc8 <HAL_UART_MspInit+0xac>)
 8001b76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001b78:	f003 0301 	and.w	r3, r3, #1
 8001b7c:	60fb      	str	r3, [r7, #12]
 8001b7e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b80:	4b11      	ldr	r3, [pc, #68]	; (8001bc8 <HAL_UART_MspInit+0xac>)
 8001b82:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b84:	4a10      	ldr	r2, [pc, #64]	; (8001bc8 <HAL_UART_MspInit+0xac>)
 8001b86:	f043 0301 	orr.w	r3, r3, #1
 8001b8a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b8c:	4b0e      	ldr	r3, [pc, #56]	; (8001bc8 <HAL_UART_MspInit+0xac>)
 8001b8e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b90:	f003 0301 	and.w	r3, r3, #1
 8001b94:	60bb      	str	r3, [r7, #8]
 8001b96:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001b98:	230c      	movs	r3, #12
 8001b9a:	667b      	str	r3, [r7, #100]	; 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b9c:	2302      	movs	r3, #2
 8001b9e:	66bb      	str	r3, [r7, #104]	; 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	66fb      	str	r3, [r7, #108]	; 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	673b      	str	r3, [r7, #112]	; 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8001ba8:	230c      	movs	r3, #12
 8001baa:	677b      	str	r3, [r7, #116]	; 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bac:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001bb0:	4619      	mov	r1, r3
 8001bb2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001bb6:	f003 f865 	bl	8004c84 <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8001bba:	bf00      	nop
 8001bbc:	3778      	adds	r7, #120	; 0x78
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}
 8001bc2:	bf00      	nop
 8001bc4:	40008000 	.word	0x40008000
 8001bc8:	40021000 	.word	0x40021000

08001bcc <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b084      	sub	sp, #16
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a0d      	ldr	r2, [pc, #52]	; (8001c10 <HAL_TIM_Base_MspInit+0x44>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d113      	bne.n	8001c06 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8001bde:	4b0d      	ldr	r3, [pc, #52]	; (8001c14 <HAL_TIM_Base_MspInit+0x48>)
 8001be0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001be2:	4a0c      	ldr	r2, [pc, #48]	; (8001c14 <HAL_TIM_Base_MspInit+0x48>)
 8001be4:	f043 0310 	orr.w	r3, r3, #16
 8001be8:	6593      	str	r3, [r2, #88]	; 0x58
 8001bea:	4b0a      	ldr	r3, [pc, #40]	; (8001c14 <HAL_TIM_Base_MspInit+0x48>)
 8001bec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bee:	f003 0310 	and.w	r3, r3, #16
 8001bf2:	60fb      	str	r3, [r7, #12]
 8001bf4:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	2100      	movs	r1, #0
 8001bfa:	2036      	movs	r0, #54	; 0x36
 8001bfc:	f001 fee5 	bl	80039ca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001c00:	2036      	movs	r0, #54	; 0x36
 8001c02:	f001 fefc 	bl	80039fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }

}
 8001c06:	bf00      	nop
 8001c08:	3710      	adds	r7, #16
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	40001000 	.word	0x40001000
 8001c14:	40021000 	.word	0x40021000

08001c18 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c1c:	e7fe      	b.n	8001c1c <NMI_Handler+0x4>

08001c1e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c1e:	b480      	push	{r7}
 8001c20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c22:	e7fe      	b.n	8001c22 <HardFault_Handler+0x4>

08001c24 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c28:	e7fe      	b.n	8001c28 <MemManage_Handler+0x4>

08001c2a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c2a:	b480      	push	{r7}
 8001c2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c2e:	e7fe      	b.n	8001c2e <BusFault_Handler+0x4>

08001c30 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c30:	b480      	push	{r7}
 8001c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c34:	e7fe      	b.n	8001c34 <UsageFault_Handler+0x4>

08001c36 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c36:	b480      	push	{r7}
 8001c38:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c3a:	bf00      	nop
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c42:	4770      	bx	lr

08001c44 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c48:	bf00      	nop
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c50:	4770      	bx	lr

08001c52 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c52:	b480      	push	{r7}
 8001c54:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c56:	bf00      	nop
 8001c58:	46bd      	mov	sp, r7
 8001c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5e:	4770      	bx	lr

08001c60 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c64:	f000 f940 	bl	8001ee8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c68:	bf00      	nop
 8001c6a:	bd80      	pop	{r7, pc}

08001c6c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001c70:	4802      	ldr	r0, [pc, #8]	; (8001c7c <DMA1_Channel1_IRQHandler+0x10>)
 8001c72:	f002 f802 	bl	8003c7a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001c76:	bf00      	nop
 8001c78:	bd80      	pop	{r7, pc}
 8001c7a:	bf00      	nop
 8001c7c:	20000100 	.word	0x20000100

08001c80 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001c84:	4802      	ldr	r0, [pc, #8]	; (8001c90 <TIM6_DAC_IRQHandler+0x10>)
 8001c86:	f004 fa6f 	bl	8006168 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001c8a:	bf00      	nop
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	20000258 	.word	0x20000258

08001c94 <FDCAN3_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN3 interrupt 0.
  */
void FDCAN3_IT0_IRQHandler(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN3_IT0_IRQn 0 */

  /* USER CODE END FDCAN3_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan3);
 8001c98:	4802      	ldr	r0, [pc, #8]	; (8001ca4 <FDCAN3_IT0_IRQHandler+0x10>)
 8001c9a:	f002 fd7d 	bl	8004798 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN3_IT0_IRQn 1 */

  /* USER CODE END FDCAN3_IT0_IRQn 1 */
}
 8001c9e:	bf00      	nop
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	20000160 	.word	0x20000160

08001ca8 <FDCAN3_IT1_IRQHandler>:

/**
  * @brief This function handles FDCAN3 interrupt 1.
  */
void FDCAN3_IT1_IRQHandler(void)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN3_IT1_IRQn 0 */

  /* USER CODE END FDCAN3_IT1_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan3);
 8001cac:	4802      	ldr	r0, [pc, #8]	; (8001cb8 <FDCAN3_IT1_IRQHandler+0x10>)
 8001cae:	f002 fd73 	bl	8004798 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN3_IT1_IRQn 1 */

  /* USER CODE END FDCAN3_IT1_IRQn 1 */
}
 8001cb2:	bf00      	nop
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	20000160 	.word	0x20000160

08001cbc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b086      	sub	sp, #24
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	60f8      	str	r0, [r7, #12]
 8001cc4:	60b9      	str	r1, [r7, #8]
 8001cc6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cc8:	2300      	movs	r3, #0
 8001cca:	617b      	str	r3, [r7, #20]
 8001ccc:	e00a      	b.n	8001ce4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001cce:	f3af 8000 	nop.w
 8001cd2:	4601      	mov	r1, r0
 8001cd4:	68bb      	ldr	r3, [r7, #8]
 8001cd6:	1c5a      	adds	r2, r3, #1
 8001cd8:	60ba      	str	r2, [r7, #8]
 8001cda:	b2ca      	uxtb	r2, r1
 8001cdc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cde:	697b      	ldr	r3, [r7, #20]
 8001ce0:	3301      	adds	r3, #1
 8001ce2:	617b      	str	r3, [r7, #20]
 8001ce4:	697a      	ldr	r2, [r7, #20]
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	429a      	cmp	r2, r3
 8001cea:	dbf0      	blt.n	8001cce <_read+0x12>
  }

  return len;
 8001cec:	687b      	ldr	r3, [r7, #4]
}
 8001cee:	4618      	mov	r0, r3
 8001cf0:	3718      	adds	r7, #24
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bd80      	pop	{r7, pc}

08001cf6 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001cf6:	b480      	push	{r7}
 8001cf8:	b083      	sub	sp, #12
 8001cfa:	af00      	add	r7, sp, #0
 8001cfc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001cfe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001d02:	4618      	mov	r0, r3
 8001d04:	370c      	adds	r7, #12
 8001d06:	46bd      	mov	sp, r7
 8001d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0c:	4770      	bx	lr

08001d0e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d0e:	b480      	push	{r7}
 8001d10:	b083      	sub	sp, #12
 8001d12:	af00      	add	r7, sp, #0
 8001d14:	6078      	str	r0, [r7, #4]
 8001d16:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d1e:	605a      	str	r2, [r3, #4]
  return 0;
 8001d20:	2300      	movs	r3, #0
}
 8001d22:	4618      	mov	r0, r3
 8001d24:	370c      	adds	r7, #12
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr

08001d2e <_isatty>:

int _isatty(int file)
{
 8001d2e:	b480      	push	{r7}
 8001d30:	b083      	sub	sp, #12
 8001d32:	af00      	add	r7, sp, #0
 8001d34:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d36:	2301      	movs	r3, #1
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	370c      	adds	r7, #12
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d42:	4770      	bx	lr

08001d44 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d44:	b480      	push	{r7}
 8001d46:	b085      	sub	sp, #20
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	60f8      	str	r0, [r7, #12]
 8001d4c:	60b9      	str	r1, [r7, #8]
 8001d4e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d50:	2300      	movs	r3, #0
}
 8001d52:	4618      	mov	r0, r3
 8001d54:	3714      	adds	r7, #20
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr
	...

08001d60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b086      	sub	sp, #24
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d68:	4a14      	ldr	r2, [pc, #80]	; (8001dbc <_sbrk+0x5c>)
 8001d6a:	4b15      	ldr	r3, [pc, #84]	; (8001dc0 <_sbrk+0x60>)
 8001d6c:	1ad3      	subs	r3, r2, r3
 8001d6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d74:	4b13      	ldr	r3, [pc, #76]	; (8001dc4 <_sbrk+0x64>)
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d102      	bne.n	8001d82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d7c:	4b11      	ldr	r3, [pc, #68]	; (8001dc4 <_sbrk+0x64>)
 8001d7e:	4a12      	ldr	r2, [pc, #72]	; (8001dc8 <_sbrk+0x68>)
 8001d80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d82:	4b10      	ldr	r3, [pc, #64]	; (8001dc4 <_sbrk+0x64>)
 8001d84:	681a      	ldr	r2, [r3, #0]
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	4413      	add	r3, r2
 8001d8a:	693a      	ldr	r2, [r7, #16]
 8001d8c:	429a      	cmp	r2, r3
 8001d8e:	d207      	bcs.n	8001da0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d90:	f005 fdea 	bl	8007968 <__errno>
 8001d94:	4603      	mov	r3, r0
 8001d96:	220c      	movs	r2, #12
 8001d98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d9a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001d9e:	e009      	b.n	8001db4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001da0:	4b08      	ldr	r3, [pc, #32]	; (8001dc4 <_sbrk+0x64>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001da6:	4b07      	ldr	r3, [pc, #28]	; (8001dc4 <_sbrk+0x64>)
 8001da8:	681a      	ldr	r2, [r3, #0]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	4413      	add	r3, r2
 8001dae:	4a05      	ldr	r2, [pc, #20]	; (8001dc4 <_sbrk+0x64>)
 8001db0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001db2:	68fb      	ldr	r3, [r7, #12]
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	3718      	adds	r7, #24
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	20020000 	.word	0x20020000
 8001dc0:	00000400 	.word	0x00000400
 8001dc4:	20000308 	.word	0x20000308
 8001dc8:	20000460 	.word	0x20000460

08001dcc <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001dd0:	4b06      	ldr	r3, [pc, #24]	; (8001dec <SystemInit+0x20>)
 8001dd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001dd6:	4a05      	ldr	r2, [pc, #20]	; (8001dec <SystemInit+0x20>)
 8001dd8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ddc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001de0:	bf00      	nop
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr
 8001dea:	bf00      	nop
 8001dec:	e000ed00 	.word	0xe000ed00

08001df0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001df0:	480d      	ldr	r0, [pc, #52]	; (8001e28 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001df2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001df4:	f7ff ffea 	bl	8001dcc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001df8:	480c      	ldr	r0, [pc, #48]	; (8001e2c <LoopForever+0x6>)
  ldr r1, =_edata
 8001dfa:	490d      	ldr	r1, [pc, #52]	; (8001e30 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001dfc:	4a0d      	ldr	r2, [pc, #52]	; (8001e34 <LoopForever+0xe>)
  movs r3, #0
 8001dfe:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001e00:	e002      	b.n	8001e08 <LoopCopyDataInit>

08001e02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e06:	3304      	adds	r3, #4

08001e08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e0c:	d3f9      	bcc.n	8001e02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e0e:	4a0a      	ldr	r2, [pc, #40]	; (8001e38 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001e10:	4c0a      	ldr	r4, [pc, #40]	; (8001e3c <LoopForever+0x16>)
  movs r3, #0
 8001e12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e14:	e001      	b.n	8001e1a <LoopFillZerobss>

08001e16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e18:	3204      	adds	r2, #4

08001e1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e1c:	d3fb      	bcc.n	8001e16 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e1e:	f005 fda9 	bl	8007974 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001e22:	f7ff fac3 	bl	80013ac <main>

08001e26 <LoopForever>:

LoopForever:
    b LoopForever
 8001e26:	e7fe      	b.n	8001e26 <LoopForever>
  ldr   r0, =_estack
 8001e28:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001e2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e30:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8001e34:	080085cc 	.word	0x080085cc
  ldr r2, =_sbss
 8001e38:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8001e3c:	2000045c 	.word	0x2000045c

08001e40 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001e40:	e7fe      	b.n	8001e40 <ADC1_2_IRQHandler>

08001e42 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e42:	b580      	push	{r7, lr}
 8001e44:	b082      	sub	sp, #8
 8001e46:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e4c:	2003      	movs	r0, #3
 8001e4e:	f001 fdb1 	bl	80039b4 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e52:	200f      	movs	r0, #15
 8001e54:	f000 f80e 	bl	8001e74 <HAL_InitTick>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d002      	beq.n	8001e64 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	71fb      	strb	r3, [r7, #7]
 8001e62:	e001      	b.n	8001e68 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001e64:	f7ff fd30 	bl	80018c8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001e68:	79fb      	ldrb	r3, [r7, #7]

}
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	3708      	adds	r7, #8
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}
	...

08001e74 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	b084      	sub	sp, #16
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001e80:	4b16      	ldr	r3, [pc, #88]	; (8001edc <HAL_InitTick+0x68>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d022      	beq.n	8001ece <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001e88:	4b15      	ldr	r3, [pc, #84]	; (8001ee0 <HAL_InitTick+0x6c>)
 8001e8a:	681a      	ldr	r2, [r3, #0]
 8001e8c:	4b13      	ldr	r3, [pc, #76]	; (8001edc <HAL_InitTick+0x68>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001e94:	fbb1 f3f3 	udiv	r3, r1, r3
 8001e98:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e9c:	4618      	mov	r0, r3
 8001e9e:	f001 fdbc 	bl	8003a1a <HAL_SYSTICK_Config>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d10f      	bne.n	8001ec8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2b0f      	cmp	r3, #15
 8001eac:	d809      	bhi.n	8001ec2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001eae:	2200      	movs	r2, #0
 8001eb0:	6879      	ldr	r1, [r7, #4]
 8001eb2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001eb6:	f001 fd88 	bl	80039ca <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001eba:	4a0a      	ldr	r2, [pc, #40]	; (8001ee4 <HAL_InitTick+0x70>)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	6013      	str	r3, [r2, #0]
 8001ec0:	e007      	b.n	8001ed2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001ec2:	2301      	movs	r3, #1
 8001ec4:	73fb      	strb	r3, [r7, #15]
 8001ec6:	e004      	b.n	8001ed2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001ec8:	2301      	movs	r3, #1
 8001eca:	73fb      	strb	r3, [r7, #15]
 8001ecc:	e001      	b.n	8001ed2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001ece:	2301      	movs	r3, #1
 8001ed0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001ed2:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	3710      	adds	r7, #16
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	20000018 	.word	0x20000018
 8001ee0:	20000010 	.word	0x20000010
 8001ee4:	20000014 	.word	0x20000014

08001ee8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001eec:	4b05      	ldr	r3, [pc, #20]	; (8001f04 <HAL_IncTick+0x1c>)
 8001eee:	681a      	ldr	r2, [r3, #0]
 8001ef0:	4b05      	ldr	r3, [pc, #20]	; (8001f08 <HAL_IncTick+0x20>)
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4413      	add	r3, r2
 8001ef6:	4a03      	ldr	r2, [pc, #12]	; (8001f04 <HAL_IncTick+0x1c>)
 8001ef8:	6013      	str	r3, [r2, #0]
}
 8001efa:	bf00      	nop
 8001efc:	46bd      	mov	sp, r7
 8001efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f02:	4770      	bx	lr
 8001f04:	2000030c 	.word	0x2000030c
 8001f08:	20000018 	.word	0x20000018

08001f0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f0c:	b480      	push	{r7}
 8001f0e:	af00      	add	r7, sp, #0
  return uwTick;
 8001f10:	4b03      	ldr	r3, [pc, #12]	; (8001f20 <HAL_GetTick+0x14>)
 8001f12:	681b      	ldr	r3, [r3, #0]
}
 8001f14:	4618      	mov	r0, r3
 8001f16:	46bd      	mov	sp, r7
 8001f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1c:	4770      	bx	lr
 8001f1e:	bf00      	nop
 8001f20:	2000030c 	.word	0x2000030c

08001f24 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001f24:	b480      	push	{r7}
 8001f26:	b083      	sub	sp, #12
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
 8001f2c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	689b      	ldr	r3, [r3, #8]
 8001f32:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	431a      	orrs	r2, r3
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	609a      	str	r2, [r3, #8]
}
 8001f3e:	bf00      	nop
 8001f40:	370c      	adds	r7, #12
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr

08001f4a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001f4a:	b480      	push	{r7}
 8001f4c:	b083      	sub	sp, #12
 8001f4e:	af00      	add	r7, sp, #0
 8001f50:	6078      	str	r0, [r7, #4]
 8001f52:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	689b      	ldr	r3, [r3, #8]
 8001f58:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	431a      	orrs	r2, r3
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	609a      	str	r2, [r3, #8]
}
 8001f64:	bf00      	nop
 8001f66:	370c      	adds	r7, #12
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6e:	4770      	bx	lr

08001f70 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b083      	sub	sp, #12
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	689b      	ldr	r3, [r3, #8]
 8001f7c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	370c      	adds	r7, #12
 8001f84:	46bd      	mov	sp, r7
 8001f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8a:	4770      	bx	lr

08001f8c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001f8c:	b480      	push	{r7}
 8001f8e:	b087      	sub	sp, #28
 8001f90:	af00      	add	r7, sp, #0
 8001f92:	60f8      	str	r0, [r7, #12]
 8001f94:	60b9      	str	r1, [r7, #8]
 8001f96:	607a      	str	r2, [r7, #4]
 8001f98:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	3360      	adds	r3, #96	; 0x60
 8001f9e:	461a      	mov	r2, r3
 8001fa0:	68bb      	ldr	r3, [r7, #8]
 8001fa2:	009b      	lsls	r3, r3, #2
 8001fa4:	4413      	add	r3, r2
 8001fa6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	681a      	ldr	r2, [r3, #0]
 8001fac:	4b08      	ldr	r3, [pc, #32]	; (8001fd0 <LL_ADC_SetOffset+0x44>)
 8001fae:	4013      	ands	r3, r2
 8001fb0:	687a      	ldr	r2, [r7, #4]
 8001fb2:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001fb6:	683a      	ldr	r2, [r7, #0]
 8001fb8:	430a      	orrs	r2, r1
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001fc4:	bf00      	nop
 8001fc6:	371c      	adds	r7, #28
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fce:	4770      	bx	lr
 8001fd0:	03fff000 	.word	0x03fff000

08001fd4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b085      	sub	sp, #20
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
 8001fdc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	3360      	adds	r3, #96	; 0x60
 8001fe2:	461a      	mov	r2, r3
 8001fe4:	683b      	ldr	r3, [r7, #0]
 8001fe6:	009b      	lsls	r3, r3, #2
 8001fe8:	4413      	add	r3, r2
 8001fea:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	3714      	adds	r7, #20
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr

08002000 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8002000:	b480      	push	{r7}
 8002002:	b087      	sub	sp, #28
 8002004:	af00      	add	r7, sp, #0
 8002006:	60f8      	str	r0, [r7, #12]
 8002008:	60b9      	str	r1, [r7, #8]
 800200a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	3360      	adds	r3, #96	; 0x60
 8002010:	461a      	mov	r2, r3
 8002012:	68bb      	ldr	r3, [r7, #8]
 8002014:	009b      	lsls	r3, r3, #2
 8002016:	4413      	add	r3, r2
 8002018:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800201a:	697b      	ldr	r3, [r7, #20]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	431a      	orrs	r2, r3
 8002026:	697b      	ldr	r3, [r7, #20]
 8002028:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800202a:	bf00      	nop
 800202c:	371c      	adds	r7, #28
 800202e:	46bd      	mov	sp, r7
 8002030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002034:	4770      	bx	lr

08002036 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8002036:	b480      	push	{r7}
 8002038:	b087      	sub	sp, #28
 800203a:	af00      	add	r7, sp, #0
 800203c:	60f8      	str	r0, [r7, #12]
 800203e:	60b9      	str	r1, [r7, #8]
 8002040:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	3360      	adds	r3, #96	; 0x60
 8002046:	461a      	mov	r2, r3
 8002048:	68bb      	ldr	r3, [r7, #8]
 800204a:	009b      	lsls	r3, r3, #2
 800204c:	4413      	add	r3, r2
 800204e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002050:	697b      	ldr	r3, [r7, #20]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	431a      	orrs	r2, r3
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8002060:	bf00      	nop
 8002062:	371c      	adds	r7, #28
 8002064:	46bd      	mov	sp, r7
 8002066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206a:	4770      	bx	lr

0800206c <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800206c:	b480      	push	{r7}
 800206e:	b087      	sub	sp, #28
 8002070:	af00      	add	r7, sp, #0
 8002072:	60f8      	str	r0, [r7, #12]
 8002074:	60b9      	str	r1, [r7, #8]
 8002076:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	3360      	adds	r3, #96	; 0x60
 800207c:	461a      	mov	r2, r3
 800207e:	68bb      	ldr	r3, [r7, #8]
 8002080:	009b      	lsls	r3, r3, #2
 8002082:	4413      	add	r3, r2
 8002084:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002086:	697b      	ldr	r3, [r7, #20]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	431a      	orrs	r2, r3
 8002092:	697b      	ldr	r3, [r7, #20]
 8002094:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002096:	bf00      	nop
 8002098:	371c      	adds	r7, #28
 800209a:	46bd      	mov	sp, r7
 800209c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a0:	4770      	bx	lr

080020a2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80020a2:	b480      	push	{r7}
 80020a4:	b083      	sub	sp, #12
 80020a6:	af00      	add	r7, sp, #0
 80020a8:	6078      	str	r0, [r7, #4]
 80020aa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	695b      	ldr	r3, [r3, #20]
 80020b0:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	431a      	orrs	r2, r3
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	615a      	str	r2, [r3, #20]
}
 80020bc:	bf00      	nop
 80020be:	370c      	adds	r7, #12
 80020c0:	46bd      	mov	sp, r7
 80020c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c6:	4770      	bx	lr

080020c8 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b083      	sub	sp, #12
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	68db      	ldr	r3, [r3, #12]
 80020d4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d101      	bne.n	80020e0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80020dc:	2301      	movs	r3, #1
 80020de:	e000      	b.n	80020e2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80020e0:	2300      	movs	r3, #0
}
 80020e2:	4618      	mov	r0, r3
 80020e4:	370c      	adds	r7, #12
 80020e6:	46bd      	mov	sp, r7
 80020e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ec:	4770      	bx	lr

080020ee <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80020ee:	b480      	push	{r7}
 80020f0:	b087      	sub	sp, #28
 80020f2:	af00      	add	r7, sp, #0
 80020f4:	60f8      	str	r0, [r7, #12]
 80020f6:	60b9      	str	r1, [r7, #8]
 80020f8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80020fa:	68fb      	ldr	r3, [r7, #12]
 80020fc:	3330      	adds	r3, #48	; 0x30
 80020fe:	461a      	mov	r2, r3
 8002100:	68bb      	ldr	r3, [r7, #8]
 8002102:	0a1b      	lsrs	r3, r3, #8
 8002104:	009b      	lsls	r3, r3, #2
 8002106:	f003 030c 	and.w	r3, r3, #12
 800210a:	4413      	add	r3, r2
 800210c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800210e:	697b      	ldr	r3, [r7, #20]
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	68bb      	ldr	r3, [r7, #8]
 8002114:	f003 031f 	and.w	r3, r3, #31
 8002118:	211f      	movs	r1, #31
 800211a:	fa01 f303 	lsl.w	r3, r1, r3
 800211e:	43db      	mvns	r3, r3
 8002120:	401a      	ands	r2, r3
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	0e9b      	lsrs	r3, r3, #26
 8002126:	f003 011f 	and.w	r1, r3, #31
 800212a:	68bb      	ldr	r3, [r7, #8]
 800212c:	f003 031f 	and.w	r3, r3, #31
 8002130:	fa01 f303 	lsl.w	r3, r1, r3
 8002134:	431a      	orrs	r2, r3
 8002136:	697b      	ldr	r3, [r7, #20]
 8002138:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800213a:	bf00      	nop
 800213c:	371c      	adds	r7, #28
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr

08002146 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002146:	b480      	push	{r7}
 8002148:	b087      	sub	sp, #28
 800214a:	af00      	add	r7, sp, #0
 800214c:	60f8      	str	r0, [r7, #12]
 800214e:	60b9      	str	r1, [r7, #8]
 8002150:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	3314      	adds	r3, #20
 8002156:	461a      	mov	r2, r3
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	0e5b      	lsrs	r3, r3, #25
 800215c:	009b      	lsls	r3, r3, #2
 800215e:	f003 0304 	and.w	r3, r3, #4
 8002162:	4413      	add	r3, r2
 8002164:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002166:	697b      	ldr	r3, [r7, #20]
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	68bb      	ldr	r3, [r7, #8]
 800216c:	0d1b      	lsrs	r3, r3, #20
 800216e:	f003 031f 	and.w	r3, r3, #31
 8002172:	2107      	movs	r1, #7
 8002174:	fa01 f303 	lsl.w	r3, r1, r3
 8002178:	43db      	mvns	r3, r3
 800217a:	401a      	ands	r2, r3
 800217c:	68bb      	ldr	r3, [r7, #8]
 800217e:	0d1b      	lsrs	r3, r3, #20
 8002180:	f003 031f 	and.w	r3, r3, #31
 8002184:	6879      	ldr	r1, [r7, #4]
 8002186:	fa01 f303 	lsl.w	r3, r1, r3
 800218a:	431a      	orrs	r2, r3
 800218c:	697b      	ldr	r3, [r7, #20]
 800218e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002190:	bf00      	nop
 8002192:	371c      	adds	r7, #28
 8002194:	46bd      	mov	sp, r7
 8002196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219a:	4770      	bx	lr

0800219c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800219c:	b480      	push	{r7}
 800219e:	b085      	sub	sp, #20
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	60f8      	str	r0, [r7, #12]
 80021a4:	60b9      	str	r1, [r7, #8]
 80021a6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80021a8:	68fb      	ldr	r3, [r7, #12]
 80021aa:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80021ae:	68bb      	ldr	r3, [r7, #8]
 80021b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021b4:	43db      	mvns	r3, r3
 80021b6:	401a      	ands	r2, r3
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	f003 0318 	and.w	r3, r3, #24
 80021be:	4908      	ldr	r1, [pc, #32]	; (80021e0 <LL_ADC_SetChannelSingleDiff+0x44>)
 80021c0:	40d9      	lsrs	r1, r3
 80021c2:	68bb      	ldr	r3, [r7, #8]
 80021c4:	400b      	ands	r3, r1
 80021c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021ca:	431a      	orrs	r2, r3
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80021d2:	bf00      	nop
 80021d4:	3714      	adds	r7, #20
 80021d6:	46bd      	mov	sp, r7
 80021d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021dc:	4770      	bx	lr
 80021de:	bf00      	nop
 80021e0:	0007ffff 	.word	0x0007ffff

080021e4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80021e4:	b480      	push	{r7}
 80021e6:	b083      	sub	sp, #12
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	689b      	ldr	r3, [r3, #8]
 80021f0:	f003 031f 	and.w	r3, r3, #31
}
 80021f4:	4618      	mov	r0, r3
 80021f6:	370c      	adds	r7, #12
 80021f8:	46bd      	mov	sp, r7
 80021fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fe:	4770      	bx	lr

08002200 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002200:	b480      	push	{r7}
 8002202:	b083      	sub	sp, #12
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	689b      	ldr	r3, [r3, #8]
 800220c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002210:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002214:	687a      	ldr	r2, [r7, #4]
 8002216:	6093      	str	r3, [r2, #8]
}
 8002218:	bf00      	nop
 800221a:	370c      	adds	r7, #12
 800221c:	46bd      	mov	sp, r7
 800221e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002222:	4770      	bx	lr

08002224 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002224:	b480      	push	{r7}
 8002226:	b083      	sub	sp, #12
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	689b      	ldr	r3, [r3, #8]
 8002230:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002234:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002238:	d101      	bne.n	800223e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800223a:	2301      	movs	r3, #1
 800223c:	e000      	b.n	8002240 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800223e:	2300      	movs	r3, #0
}
 8002240:	4618      	mov	r0, r3
 8002242:	370c      	adds	r7, #12
 8002244:	46bd      	mov	sp, r7
 8002246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224a:	4770      	bx	lr

0800224c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800224c:	b480      	push	{r7}
 800224e:	b083      	sub	sp, #12
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	689b      	ldr	r3, [r3, #8]
 8002258:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800225c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002260:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002268:	bf00      	nop
 800226a:	370c      	adds	r7, #12
 800226c:	46bd      	mov	sp, r7
 800226e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002272:	4770      	bx	lr

08002274 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002274:	b480      	push	{r7}
 8002276:	b083      	sub	sp, #12
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	689b      	ldr	r3, [r3, #8]
 8002280:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002284:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002288:	d101      	bne.n	800228e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800228a:	2301      	movs	r3, #1
 800228c:	e000      	b.n	8002290 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800228e:	2300      	movs	r3, #0
}
 8002290:	4618      	mov	r0, r3
 8002292:	370c      	adds	r7, #12
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr

0800229c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800229c:	b480      	push	{r7}
 800229e:	b083      	sub	sp, #12
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	689b      	ldr	r3, [r3, #8]
 80022a8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80022ac:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80022b0:	f043 0201 	orr.w	r2, r3, #1
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80022b8:	bf00      	nop
 80022ba:	370c      	adds	r7, #12
 80022bc:	46bd      	mov	sp, r7
 80022be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c2:	4770      	bx	lr

080022c4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80022c4:	b480      	push	{r7}
 80022c6:	b083      	sub	sp, #12
 80022c8:	af00      	add	r7, sp, #0
 80022ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	689b      	ldr	r3, [r3, #8]
 80022d0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80022d4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80022d8:	f043 0202 	orr.w	r2, r3, #2
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80022e0:	bf00      	nop
 80022e2:	370c      	adds	r7, #12
 80022e4:	46bd      	mov	sp, r7
 80022e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ea:	4770      	bx	lr

080022ec <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b083      	sub	sp, #12
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	689b      	ldr	r3, [r3, #8]
 80022f8:	f003 0301 	and.w	r3, r3, #1
 80022fc:	2b01      	cmp	r3, #1
 80022fe:	d101      	bne.n	8002304 <LL_ADC_IsEnabled+0x18>
 8002300:	2301      	movs	r3, #1
 8002302:	e000      	b.n	8002306 <LL_ADC_IsEnabled+0x1a>
 8002304:	2300      	movs	r3, #0
}
 8002306:	4618      	mov	r0, r3
 8002308:	370c      	adds	r7, #12
 800230a:	46bd      	mov	sp, r7
 800230c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002310:	4770      	bx	lr

08002312 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8002312:	b480      	push	{r7}
 8002314:	b083      	sub	sp, #12
 8002316:	af00      	add	r7, sp, #0
 8002318:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	689b      	ldr	r3, [r3, #8]
 800231e:	f003 0302 	and.w	r3, r3, #2
 8002322:	2b02      	cmp	r3, #2
 8002324:	d101      	bne.n	800232a <LL_ADC_IsDisableOngoing+0x18>
 8002326:	2301      	movs	r3, #1
 8002328:	e000      	b.n	800232c <LL_ADC_IsDisableOngoing+0x1a>
 800232a:	2300      	movs	r3, #0
}
 800232c:	4618      	mov	r0, r3
 800232e:	370c      	adds	r7, #12
 8002330:	46bd      	mov	sp, r7
 8002332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002336:	4770      	bx	lr

08002338 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002338:	b480      	push	{r7}
 800233a:	b083      	sub	sp, #12
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	689b      	ldr	r3, [r3, #8]
 8002344:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002348:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800234c:	f043 0204 	orr.w	r2, r3, #4
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002354:	bf00      	nop
 8002356:	370c      	adds	r7, #12
 8002358:	46bd      	mov	sp, r7
 800235a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235e:	4770      	bx	lr

08002360 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002360:	b480      	push	{r7}
 8002362:	b083      	sub	sp, #12
 8002364:	af00      	add	r7, sp, #0
 8002366:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	689b      	ldr	r3, [r3, #8]
 800236c:	f003 0304 	and.w	r3, r3, #4
 8002370:	2b04      	cmp	r3, #4
 8002372:	d101      	bne.n	8002378 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002374:	2301      	movs	r3, #1
 8002376:	e000      	b.n	800237a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002378:	2300      	movs	r3, #0
}
 800237a:	4618      	mov	r0, r3
 800237c:	370c      	adds	r7, #12
 800237e:	46bd      	mov	sp, r7
 8002380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002384:	4770      	bx	lr

08002386 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002386:	b480      	push	{r7}
 8002388:	b083      	sub	sp, #12
 800238a:	af00      	add	r7, sp, #0
 800238c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	f003 0308 	and.w	r3, r3, #8
 8002396:	2b08      	cmp	r3, #8
 8002398:	d101      	bne.n	800239e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800239a:	2301      	movs	r3, #1
 800239c:	e000      	b.n	80023a0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800239e:	2300      	movs	r3, #0
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	370c      	adds	r7, #12
 80023a4:	46bd      	mov	sp, r7
 80023a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023aa:	4770      	bx	lr

080023ac <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80023ac:	b590      	push	{r4, r7, lr}
 80023ae:	b089      	sub	sp, #36	; 0x24
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023b4:	2300      	movs	r3, #0
 80023b6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80023b8:	2300      	movs	r3, #0
 80023ba:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	2b00      	cmp	r3, #0
 80023c0:	d101      	bne.n	80023c6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80023c2:	2301      	movs	r3, #1
 80023c4:	e1a9      	b.n	800271a <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	695b      	ldr	r3, [r3, #20]
 80023ca:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d109      	bne.n	80023e8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80023d4:	6878      	ldr	r0, [r7, #4]
 80023d6:	f7ff fa9b 	bl	8001910 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	2200      	movs	r2, #0
 80023de:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2200      	movs	r2, #0
 80023e4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4618      	mov	r0, r3
 80023ee:	f7ff ff19 	bl	8002224 <LL_ADC_IsDeepPowerDownEnabled>
 80023f2:	4603      	mov	r3, r0
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d004      	beq.n	8002402 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4618      	mov	r0, r3
 80023fe:	f7ff feff 	bl	8002200 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4618      	mov	r0, r3
 8002408:	f7ff ff34 	bl	8002274 <LL_ADC_IsInternalRegulatorEnabled>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	d115      	bne.n	800243e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	4618      	mov	r0, r3
 8002418:	f7ff ff18 	bl	800224c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800241c:	4b9c      	ldr	r3, [pc, #624]	; (8002690 <HAL_ADC_Init+0x2e4>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	099b      	lsrs	r3, r3, #6
 8002422:	4a9c      	ldr	r2, [pc, #624]	; (8002694 <HAL_ADC_Init+0x2e8>)
 8002424:	fba2 2303 	umull	r2, r3, r2, r3
 8002428:	099b      	lsrs	r3, r3, #6
 800242a:	3301      	adds	r3, #1
 800242c:	005b      	lsls	r3, r3, #1
 800242e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002430:	e002      	b.n	8002438 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	3b01      	subs	r3, #1
 8002436:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d1f9      	bne.n	8002432 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4618      	mov	r0, r3
 8002444:	f7ff ff16 	bl	8002274 <LL_ADC_IsInternalRegulatorEnabled>
 8002448:	4603      	mov	r3, r0
 800244a:	2b00      	cmp	r3, #0
 800244c:	d10d      	bne.n	800246a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002452:	f043 0210 	orr.w	r2, r3, #16
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800245e:	f043 0201 	orr.w	r2, r3, #1
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8002466:	2301      	movs	r3, #1
 8002468:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4618      	mov	r0, r3
 8002470:	f7ff ff76 	bl	8002360 <LL_ADC_REG_IsConversionOngoing>
 8002474:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800247a:	f003 0310 	and.w	r3, r3, #16
 800247e:	2b00      	cmp	r3, #0
 8002480:	f040 8142 	bne.w	8002708 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002484:	697b      	ldr	r3, [r7, #20]
 8002486:	2b00      	cmp	r3, #0
 8002488:	f040 813e 	bne.w	8002708 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002490:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002494:	f043 0202 	orr.w	r2, r3, #2
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4618      	mov	r0, r3
 80024a2:	f7ff ff23 	bl	80022ec <LL_ADC_IsEnabled>
 80024a6:	4603      	mov	r3, r0
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d141      	bne.n	8002530 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80024b4:	d004      	beq.n	80024c0 <HAL_ADC_Init+0x114>
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	4a77      	ldr	r2, [pc, #476]	; (8002698 <HAL_ADC_Init+0x2ec>)
 80024bc:	4293      	cmp	r3, r2
 80024be:	d10f      	bne.n	80024e0 <HAL_ADC_Init+0x134>
 80024c0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80024c4:	f7ff ff12 	bl	80022ec <LL_ADC_IsEnabled>
 80024c8:	4604      	mov	r4, r0
 80024ca:	4873      	ldr	r0, [pc, #460]	; (8002698 <HAL_ADC_Init+0x2ec>)
 80024cc:	f7ff ff0e 	bl	80022ec <LL_ADC_IsEnabled>
 80024d0:	4603      	mov	r3, r0
 80024d2:	4323      	orrs	r3, r4
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	bf0c      	ite	eq
 80024d8:	2301      	moveq	r3, #1
 80024da:	2300      	movne	r3, #0
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	e012      	b.n	8002506 <HAL_ADC_Init+0x15a>
 80024e0:	486e      	ldr	r0, [pc, #440]	; (800269c <HAL_ADC_Init+0x2f0>)
 80024e2:	f7ff ff03 	bl	80022ec <LL_ADC_IsEnabled>
 80024e6:	4604      	mov	r4, r0
 80024e8:	486d      	ldr	r0, [pc, #436]	; (80026a0 <HAL_ADC_Init+0x2f4>)
 80024ea:	f7ff feff 	bl	80022ec <LL_ADC_IsEnabled>
 80024ee:	4603      	mov	r3, r0
 80024f0:	431c      	orrs	r4, r3
 80024f2:	486c      	ldr	r0, [pc, #432]	; (80026a4 <HAL_ADC_Init+0x2f8>)
 80024f4:	f7ff fefa 	bl	80022ec <LL_ADC_IsEnabled>
 80024f8:	4603      	mov	r3, r0
 80024fa:	4323      	orrs	r3, r4
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	bf0c      	ite	eq
 8002500:	2301      	moveq	r3, #1
 8002502:	2300      	movne	r3, #0
 8002504:	b2db      	uxtb	r3, r3
 8002506:	2b00      	cmp	r3, #0
 8002508:	d012      	beq.n	8002530 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002512:	d004      	beq.n	800251e <HAL_ADC_Init+0x172>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a5f      	ldr	r2, [pc, #380]	; (8002698 <HAL_ADC_Init+0x2ec>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d101      	bne.n	8002522 <HAL_ADC_Init+0x176>
 800251e:	4a62      	ldr	r2, [pc, #392]	; (80026a8 <HAL_ADC_Init+0x2fc>)
 8002520:	e000      	b.n	8002524 <HAL_ADC_Init+0x178>
 8002522:	4a62      	ldr	r2, [pc, #392]	; (80026ac <HAL_ADC_Init+0x300>)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	685b      	ldr	r3, [r3, #4]
 8002528:	4619      	mov	r1, r3
 800252a:	4610      	mov	r0, r2
 800252c:	f7ff fcfa 	bl	8001f24 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	7f5b      	ldrb	r3, [r3, #29]
 8002534:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800253a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002540:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8002546:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800254e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002550:	4313      	orrs	r3, r2
 8002552:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800255a:	2b01      	cmp	r3, #1
 800255c:	d106      	bne.n	800256c <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002562:	3b01      	subs	r3, #1
 8002564:	045b      	lsls	r3, r3, #17
 8002566:	69ba      	ldr	r2, [r7, #24]
 8002568:	4313      	orrs	r3, r2
 800256a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002570:	2b00      	cmp	r3, #0
 8002572:	d009      	beq.n	8002588 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002578:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002580:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002582:	69ba      	ldr	r2, [r7, #24]
 8002584:	4313      	orrs	r3, r2
 8002586:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	68da      	ldr	r2, [r3, #12]
 800258e:	4b48      	ldr	r3, [pc, #288]	; (80026b0 <HAL_ADC_Init+0x304>)
 8002590:	4013      	ands	r3, r2
 8002592:	687a      	ldr	r2, [r7, #4]
 8002594:	6812      	ldr	r2, [r2, #0]
 8002596:	69b9      	ldr	r1, [r7, #24]
 8002598:	430b      	orrs	r3, r1
 800259a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	691b      	ldr	r3, [r3, #16]
 80025a2:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	430a      	orrs	r2, r1
 80025b0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	4618      	mov	r0, r3
 80025b8:	f7ff fee5 	bl	8002386 <LL_ADC_INJ_IsConversionOngoing>
 80025bc:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80025be:	697b      	ldr	r3, [r7, #20]
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d17f      	bne.n	80026c4 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80025c4:	693b      	ldr	r3, [r7, #16]
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d17c      	bne.n	80026c4 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80025ce:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80025d6:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 80025d8:	4313      	orrs	r3, r2
 80025da:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	68db      	ldr	r3, [r3, #12]
 80025e2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80025e6:	f023 0302 	bic.w	r3, r3, #2
 80025ea:	687a      	ldr	r2, [r7, #4]
 80025ec:	6812      	ldr	r2, [r2, #0]
 80025ee:	69b9      	ldr	r1, [r7, #24]
 80025f0:	430b      	orrs	r3, r1
 80025f2:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	691b      	ldr	r3, [r3, #16]
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d017      	beq.n	800262c <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	691a      	ldr	r2, [r3, #16]
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800260a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002614:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002618:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800261c:	687a      	ldr	r2, [r7, #4]
 800261e:	6911      	ldr	r1, [r2, #16]
 8002620:	687a      	ldr	r2, [r7, #4]
 8002622:	6812      	ldr	r2, [r2, #0]
 8002624:	430b      	orrs	r3, r1
 8002626:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 800262a:	e013      	b.n	8002654 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	691a      	ldr	r2, [r3, #16]
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800263a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002644:	687a      	ldr	r2, [r7, #4]
 8002646:	6812      	ldr	r2, [r2, #0]
 8002648:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800264c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002650:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800265a:	2b01      	cmp	r3, #1
 800265c:	d12a      	bne.n	80026b4 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	691b      	ldr	r3, [r3, #16]
 8002664:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002668:	f023 0304 	bic.w	r3, r3, #4
 800266c:	687a      	ldr	r2, [r7, #4]
 800266e:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8002670:	687a      	ldr	r2, [r7, #4]
 8002672:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002674:	4311      	orrs	r1, r2
 8002676:	687a      	ldr	r2, [r7, #4]
 8002678:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800267a:	4311      	orrs	r1, r2
 800267c:	687a      	ldr	r2, [r7, #4]
 800267e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002680:	430a      	orrs	r2, r1
 8002682:	431a      	orrs	r2, r3
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	f042 0201 	orr.w	r2, r2, #1
 800268c:	611a      	str	r2, [r3, #16]
 800268e:	e019      	b.n	80026c4 <HAL_ADC_Init+0x318>
 8002690:	20000010 	.word	0x20000010
 8002694:	053e2d63 	.word	0x053e2d63
 8002698:	50000100 	.word	0x50000100
 800269c:	50000400 	.word	0x50000400
 80026a0:	50000500 	.word	0x50000500
 80026a4:	50000600 	.word	0x50000600
 80026a8:	50000300 	.word	0x50000300
 80026ac:	50000700 	.word	0x50000700
 80026b0:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	691a      	ldr	r2, [r3, #16]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	f022 0201 	bic.w	r2, r2, #1
 80026c2:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	695b      	ldr	r3, [r3, #20]
 80026c8:	2b01      	cmp	r3, #1
 80026ca:	d10c      	bne.n	80026e6 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d2:	f023 010f 	bic.w	r1, r3, #15
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	6a1b      	ldr	r3, [r3, #32]
 80026da:	1e5a      	subs	r2, r3, #1
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	430a      	orrs	r2, r1
 80026e2:	631a      	str	r2, [r3, #48]	; 0x30
 80026e4:	e007      	b.n	80026f6 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f022 020f 	bic.w	r2, r2, #15
 80026f4:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026fa:	f023 0303 	bic.w	r3, r3, #3
 80026fe:	f043 0201 	orr.w	r2, r3, #1
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	65da      	str	r2, [r3, #92]	; 0x5c
 8002706:	e007      	b.n	8002718 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800270c:	f043 0210 	orr.w	r2, r3, #16
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002714:	2301      	movs	r3, #1
 8002716:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002718:	7ffb      	ldrb	r3, [r7, #31]
}
 800271a:	4618      	mov	r0, r3
 800271c:	3724      	adds	r7, #36	; 0x24
 800271e:	46bd      	mov	sp, r7
 8002720:	bd90      	pop	{r4, r7, pc}
 8002722:	bf00      	nop

08002724 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b086      	sub	sp, #24
 8002728:	af00      	add	r7, sp, #0
 800272a:	60f8      	str	r0, [r7, #12]
 800272c:	60b9      	str	r1, [r7, #8]
 800272e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002738:	d004      	beq.n	8002744 <HAL_ADC_Start_DMA+0x20>
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a5a      	ldr	r2, [pc, #360]	; (80028a8 <HAL_ADC_Start_DMA+0x184>)
 8002740:	4293      	cmp	r3, r2
 8002742:	d101      	bne.n	8002748 <HAL_ADC_Start_DMA+0x24>
 8002744:	4b59      	ldr	r3, [pc, #356]	; (80028ac <HAL_ADC_Start_DMA+0x188>)
 8002746:	e000      	b.n	800274a <HAL_ADC_Start_DMA+0x26>
 8002748:	4b59      	ldr	r3, [pc, #356]	; (80028b0 <HAL_ADC_Start_DMA+0x18c>)
 800274a:	4618      	mov	r0, r3
 800274c:	f7ff fd4a 	bl	80021e4 <LL_ADC_GetMultimode>
 8002750:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4618      	mov	r0, r3
 8002758:	f7ff fe02 	bl	8002360 <LL_ADC_REG_IsConversionOngoing>
 800275c:	4603      	mov	r3, r0
 800275e:	2b00      	cmp	r3, #0
 8002760:	f040 809b 	bne.w	800289a <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800276a:	2b01      	cmp	r3, #1
 800276c:	d101      	bne.n	8002772 <HAL_ADC_Start_DMA+0x4e>
 800276e:	2302      	movs	r3, #2
 8002770:	e096      	b.n	80028a0 <HAL_ADC_Start_DMA+0x17c>
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	2201      	movs	r2, #1
 8002776:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	4a4d      	ldr	r2, [pc, #308]	; (80028b4 <HAL_ADC_Start_DMA+0x190>)
 8002780:	4293      	cmp	r3, r2
 8002782:	d008      	beq.n	8002796 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002784:	693b      	ldr	r3, [r7, #16]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d005      	beq.n	8002796 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800278a:	693b      	ldr	r3, [r7, #16]
 800278c:	2b05      	cmp	r3, #5
 800278e:	d002      	beq.n	8002796 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002790:	693b      	ldr	r3, [r7, #16]
 8002792:	2b09      	cmp	r3, #9
 8002794:	d17a      	bne.n	800288c <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002796:	68f8      	ldr	r0, [r7, #12]
 8002798:	f000 fcf6 	bl	8003188 <ADC_Enable>
 800279c:	4603      	mov	r3, r0
 800279e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80027a0:	7dfb      	ldrb	r3, [r7, #23]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d16d      	bne.n	8002882 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027aa:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80027ae:	f023 0301 	bic.w	r3, r3, #1
 80027b2:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4a3a      	ldr	r2, [pc, #232]	; (80028a8 <HAL_ADC_Start_DMA+0x184>)
 80027c0:	4293      	cmp	r3, r2
 80027c2:	d009      	beq.n	80027d8 <HAL_ADC_Start_DMA+0xb4>
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a3b      	ldr	r2, [pc, #236]	; (80028b8 <HAL_ADC_Start_DMA+0x194>)
 80027ca:	4293      	cmp	r3, r2
 80027cc:	d002      	beq.n	80027d4 <HAL_ADC_Start_DMA+0xb0>
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	e003      	b.n	80027dc <HAL_ADC_Start_DMA+0xb8>
 80027d4:	4b39      	ldr	r3, [pc, #228]	; (80028bc <HAL_ADC_Start_DMA+0x198>)
 80027d6:	e001      	b.n	80027dc <HAL_ADC_Start_DMA+0xb8>
 80027d8:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80027dc:	68fa      	ldr	r2, [r7, #12]
 80027de:	6812      	ldr	r2, [r2, #0]
 80027e0:	4293      	cmp	r3, r2
 80027e2:	d002      	beq.n	80027ea <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80027e4:	693b      	ldr	r3, [r7, #16]
 80027e6:	2b00      	cmp	r3, #0
 80027e8:	d105      	bne.n	80027f6 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027ee:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027fa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d006      	beq.n	8002810 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002806:	f023 0206 	bic.w	r2, r3, #6
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	661a      	str	r2, [r3, #96]	; 0x60
 800280e:	e002      	b.n	8002816 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	2200      	movs	r2, #0
 8002814:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800281a:	4a29      	ldr	r2, [pc, #164]	; (80028c0 <HAL_ADC_Start_DMA+0x19c>)
 800281c:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002822:	4a28      	ldr	r2, [pc, #160]	; (80028c4 <HAL_ADC_Start_DMA+0x1a0>)
 8002824:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800282a:	4a27      	ldr	r2, [pc, #156]	; (80028c8 <HAL_ADC_Start_DMA+0x1a4>)
 800282c:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	221c      	movs	r2, #28
 8002834:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	2200      	movs	r2, #0
 800283a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	685a      	ldr	r2, [r3, #4]
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f042 0210 	orr.w	r2, r2, #16
 800284c:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	68da      	ldr	r2, [r3, #12]
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f042 0201 	orr.w	r2, r2, #1
 800285c:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	6d58      	ldr	r0, [r3, #84]	; 0x54
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	3340      	adds	r3, #64	; 0x40
 8002868:	4619      	mov	r1, r3
 800286a:	68ba      	ldr	r2, [r7, #8]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	f001 f989 	bl	8003b84 <HAL_DMA_Start_IT>
 8002872:	4603      	mov	r3, r0
 8002874:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	4618      	mov	r0, r3
 800287c:	f7ff fd5c 	bl	8002338 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8002880:	e00d      	b.n	800289e <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	2200      	movs	r2, #0
 8002886:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 800288a:	e008      	b.n	800289e <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 800288c:	2301      	movs	r3, #1
 800288e:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	2200      	movs	r2, #0
 8002894:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8002898:	e001      	b.n	800289e <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800289a:	2302      	movs	r3, #2
 800289c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800289e:	7dfb      	ldrb	r3, [r7, #23]
}
 80028a0:	4618      	mov	r0, r3
 80028a2:	3718      	adds	r7, #24
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}
 80028a8:	50000100 	.word	0x50000100
 80028ac:	50000300 	.word	0x50000300
 80028b0:	50000700 	.word	0x50000700
 80028b4:	50000600 	.word	0x50000600
 80028b8:	50000500 	.word	0x50000500
 80028bc:	50000400 	.word	0x50000400
 80028c0:	08003373 	.word	0x08003373
 80028c4:	0800344b 	.word	0x0800344b
 80028c8:	08003467 	.word	0x08003467

080028cc <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b083      	sub	sp, #12
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80028d4:	bf00      	nop
 80028d6:	370c      	adds	r7, #12
 80028d8:	46bd      	mov	sp, r7
 80028da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028de:	4770      	bx	lr

080028e0 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b083      	sub	sp, #12
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80028e8:	bf00      	nop
 80028ea:	370c      	adds	r7, #12
 80028ec:	46bd      	mov	sp, r7
 80028ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f2:	4770      	bx	lr

080028f4 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80028f4:	b480      	push	{r7}
 80028f6:	b083      	sub	sp, #12
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80028fc:	bf00      	nop
 80028fe:	370c      	adds	r7, #12
 8002900:	46bd      	mov	sp, r7
 8002902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002906:	4770      	bx	lr

08002908 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b0b6      	sub	sp, #216	; 0xd8
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
 8002910:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002912:	2300      	movs	r3, #0
 8002914:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002918:	2300      	movs	r3, #0
 800291a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002922:	2b01      	cmp	r3, #1
 8002924:	d102      	bne.n	800292c <HAL_ADC_ConfigChannel+0x24>
 8002926:	2302      	movs	r3, #2
 8002928:	f000 bc13 	b.w	8003152 <HAL_ADC_ConfigChannel+0x84a>
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2201      	movs	r2, #1
 8002930:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4618      	mov	r0, r3
 800293a:	f7ff fd11 	bl	8002360 <LL_ADC_REG_IsConversionOngoing>
 800293e:	4603      	mov	r3, r0
 8002940:	2b00      	cmp	r3, #0
 8002942:	f040 83f3 	bne.w	800312c <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	6818      	ldr	r0, [r3, #0]
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	6859      	ldr	r1, [r3, #4]
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	461a      	mov	r2, r3
 8002954:	f7ff fbcb 	bl	80020ee <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	4618      	mov	r0, r3
 800295e:	f7ff fcff 	bl	8002360 <LL_ADC_REG_IsConversionOngoing>
 8002962:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4618      	mov	r0, r3
 800296c:	f7ff fd0b 	bl	8002386 <LL_ADC_INJ_IsConversionOngoing>
 8002970:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002974:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002978:	2b00      	cmp	r3, #0
 800297a:	f040 81d9 	bne.w	8002d30 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800297e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002982:	2b00      	cmp	r3, #0
 8002984:	f040 81d4 	bne.w	8002d30 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	689b      	ldr	r3, [r3, #8]
 800298c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002990:	d10f      	bne.n	80029b2 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6818      	ldr	r0, [r3, #0]
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	2200      	movs	r2, #0
 800299c:	4619      	mov	r1, r3
 800299e:	f7ff fbd2 	bl	8002146 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80029aa:	4618      	mov	r0, r3
 80029ac:	f7ff fb79 	bl	80020a2 <LL_ADC_SetSamplingTimeCommonConfig>
 80029b0:	e00e      	b.n	80029d0 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	6818      	ldr	r0, [r3, #0]
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	6819      	ldr	r1, [r3, #0]
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	689b      	ldr	r3, [r3, #8]
 80029be:	461a      	mov	r2, r3
 80029c0:	f7ff fbc1 	bl	8002146 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	2100      	movs	r1, #0
 80029ca:	4618      	mov	r0, r3
 80029cc:	f7ff fb69 	bl	80020a2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	695a      	ldr	r2, [r3, #20]
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	68db      	ldr	r3, [r3, #12]
 80029da:	08db      	lsrs	r3, r3, #3
 80029dc:	f003 0303 	and.w	r3, r3, #3
 80029e0:	005b      	lsls	r3, r3, #1
 80029e2:	fa02 f303 	lsl.w	r3, r2, r3
 80029e6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	691b      	ldr	r3, [r3, #16]
 80029ee:	2b04      	cmp	r3, #4
 80029f0:	d022      	beq.n	8002a38 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6818      	ldr	r0, [r3, #0]
 80029f6:	683b      	ldr	r3, [r7, #0]
 80029f8:	6919      	ldr	r1, [r3, #16]
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002a02:	f7ff fac3 	bl	8001f8c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6818      	ldr	r0, [r3, #0]
 8002a0a:	683b      	ldr	r3, [r7, #0]
 8002a0c:	6919      	ldr	r1, [r3, #16]
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	699b      	ldr	r3, [r3, #24]
 8002a12:	461a      	mov	r2, r3
 8002a14:	f7ff fb0f 	bl	8002036 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6818      	ldr	r0, [r3, #0]
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8002a20:	683b      	ldr	r3, [r7, #0]
 8002a22:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8002a24:	2b01      	cmp	r3, #1
 8002a26:	d102      	bne.n	8002a2e <HAL_ADC_ConfigChannel+0x126>
 8002a28:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a2c:	e000      	b.n	8002a30 <HAL_ADC_ConfigChannel+0x128>
 8002a2e:	2300      	movs	r3, #0
 8002a30:	461a      	mov	r2, r3
 8002a32:	f7ff fb1b 	bl	800206c <LL_ADC_SetOffsetSaturation>
 8002a36:	e17b      	b.n	8002d30 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	2100      	movs	r1, #0
 8002a3e:	4618      	mov	r0, r3
 8002a40:	f7ff fac8 	bl	8001fd4 <LL_ADC_GetOffsetChannel>
 8002a44:	4603      	mov	r3, r0
 8002a46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d10a      	bne.n	8002a64 <HAL_ADC_ConfigChannel+0x15c>
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	2100      	movs	r1, #0
 8002a54:	4618      	mov	r0, r3
 8002a56:	f7ff fabd 	bl	8001fd4 <LL_ADC_GetOffsetChannel>
 8002a5a:	4603      	mov	r3, r0
 8002a5c:	0e9b      	lsrs	r3, r3, #26
 8002a5e:	f003 021f 	and.w	r2, r3, #31
 8002a62:	e01e      	b.n	8002aa2 <HAL_ADC_ConfigChannel+0x19a>
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	2100      	movs	r1, #0
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f7ff fab2 	bl	8001fd4 <LL_ADC_GetOffsetChannel>
 8002a70:	4603      	mov	r3, r0
 8002a72:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a76:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002a7a:	fa93 f3a3 	rbit	r3, r3
 8002a7e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002a82:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002a86:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002a8a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d101      	bne.n	8002a96 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8002a92:	2320      	movs	r3, #32
 8002a94:	e004      	b.n	8002aa0 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8002a96:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002a9a:	fab3 f383 	clz	r3, r3
 8002a9e:	b2db      	uxtb	r3, r3
 8002aa0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d105      	bne.n	8002aba <HAL_ADC_ConfigChannel+0x1b2>
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	0e9b      	lsrs	r3, r3, #26
 8002ab4:	f003 031f 	and.w	r3, r3, #31
 8002ab8:	e018      	b.n	8002aec <HAL_ADC_ConfigChannel+0x1e4>
 8002aba:	683b      	ldr	r3, [r7, #0]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ac2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002ac6:	fa93 f3a3 	rbit	r3, r3
 8002aca:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8002ace:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002ad2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8002ad6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d101      	bne.n	8002ae2 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8002ade:	2320      	movs	r3, #32
 8002ae0:	e004      	b.n	8002aec <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8002ae2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002ae6:	fab3 f383 	clz	r3, r3
 8002aea:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002aec:	429a      	cmp	r2, r3
 8002aee:	d106      	bne.n	8002afe <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	2200      	movs	r2, #0
 8002af6:	2100      	movs	r1, #0
 8002af8:	4618      	mov	r0, r3
 8002afa:	f7ff fa81 	bl	8002000 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	2101      	movs	r1, #1
 8002b04:	4618      	mov	r0, r3
 8002b06:	f7ff fa65 	bl	8001fd4 <LL_ADC_GetOffsetChannel>
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d10a      	bne.n	8002b2a <HAL_ADC_ConfigChannel+0x222>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	2101      	movs	r1, #1
 8002b1a:	4618      	mov	r0, r3
 8002b1c:	f7ff fa5a 	bl	8001fd4 <LL_ADC_GetOffsetChannel>
 8002b20:	4603      	mov	r3, r0
 8002b22:	0e9b      	lsrs	r3, r3, #26
 8002b24:	f003 021f 	and.w	r2, r3, #31
 8002b28:	e01e      	b.n	8002b68 <HAL_ADC_ConfigChannel+0x260>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	2101      	movs	r1, #1
 8002b30:	4618      	mov	r0, r3
 8002b32:	f7ff fa4f 	bl	8001fd4 <LL_ADC_GetOffsetChannel>
 8002b36:	4603      	mov	r3, r0
 8002b38:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b3c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002b40:	fa93 f3a3 	rbit	r3, r3
 8002b44:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8002b48:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002b4c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8002b50:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d101      	bne.n	8002b5c <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8002b58:	2320      	movs	r3, #32
 8002b5a:	e004      	b.n	8002b66 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8002b5c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002b60:	fab3 f383 	clz	r3, r3
 8002b64:	b2db      	uxtb	r3, r3
 8002b66:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d105      	bne.n	8002b80 <HAL_ADC_ConfigChannel+0x278>
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	0e9b      	lsrs	r3, r3, #26
 8002b7a:	f003 031f 	and.w	r3, r3, #31
 8002b7e:	e018      	b.n	8002bb2 <HAL_ADC_ConfigChannel+0x2aa>
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b88:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002b8c:	fa93 f3a3 	rbit	r3, r3
 8002b90:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8002b94:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002b98:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002b9c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d101      	bne.n	8002ba8 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8002ba4:	2320      	movs	r3, #32
 8002ba6:	e004      	b.n	8002bb2 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8002ba8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002bac:	fab3 f383 	clz	r3, r3
 8002bb0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002bb2:	429a      	cmp	r2, r3
 8002bb4:	d106      	bne.n	8002bc4 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	2200      	movs	r2, #0
 8002bbc:	2101      	movs	r1, #1
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	f7ff fa1e 	bl	8002000 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	2102      	movs	r1, #2
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f7ff fa02 	bl	8001fd4 <LL_ADC_GetOffsetChannel>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d10a      	bne.n	8002bf0 <HAL_ADC_ConfigChannel+0x2e8>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	2102      	movs	r1, #2
 8002be0:	4618      	mov	r0, r3
 8002be2:	f7ff f9f7 	bl	8001fd4 <LL_ADC_GetOffsetChannel>
 8002be6:	4603      	mov	r3, r0
 8002be8:	0e9b      	lsrs	r3, r3, #26
 8002bea:	f003 021f 	and.w	r2, r3, #31
 8002bee:	e01e      	b.n	8002c2e <HAL_ADC_ConfigChannel+0x326>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	2102      	movs	r1, #2
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	f7ff f9ec 	bl	8001fd4 <LL_ADC_GetOffsetChannel>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c02:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002c06:	fa93 f3a3 	rbit	r3, r3
 8002c0a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8002c0e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002c12:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002c16:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d101      	bne.n	8002c22 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8002c1e:	2320      	movs	r3, #32
 8002c20:	e004      	b.n	8002c2c <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8002c22:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002c26:	fab3 f383 	clz	r3, r3
 8002c2a:	b2db      	uxtb	r3, r3
 8002c2c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002c2e:	683b      	ldr	r3, [r7, #0]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d105      	bne.n	8002c46 <HAL_ADC_ConfigChannel+0x33e>
 8002c3a:	683b      	ldr	r3, [r7, #0]
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	0e9b      	lsrs	r3, r3, #26
 8002c40:	f003 031f 	and.w	r3, r3, #31
 8002c44:	e016      	b.n	8002c74 <HAL_ADC_ConfigChannel+0x36c>
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c4e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002c52:	fa93 f3a3 	rbit	r3, r3
 8002c56:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8002c58:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002c5a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8002c5e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d101      	bne.n	8002c6a <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8002c66:	2320      	movs	r3, #32
 8002c68:	e004      	b.n	8002c74 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8002c6a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002c6e:	fab3 f383 	clz	r3, r3
 8002c72:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002c74:	429a      	cmp	r2, r3
 8002c76:	d106      	bne.n	8002c86 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	2102      	movs	r1, #2
 8002c80:	4618      	mov	r0, r3
 8002c82:	f7ff f9bd 	bl	8002000 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	2103      	movs	r1, #3
 8002c8c:	4618      	mov	r0, r3
 8002c8e:	f7ff f9a1 	bl	8001fd4 <LL_ADC_GetOffsetChannel>
 8002c92:	4603      	mov	r3, r0
 8002c94:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d10a      	bne.n	8002cb2 <HAL_ADC_ConfigChannel+0x3aa>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	2103      	movs	r1, #3
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	f7ff f996 	bl	8001fd4 <LL_ADC_GetOffsetChannel>
 8002ca8:	4603      	mov	r3, r0
 8002caa:	0e9b      	lsrs	r3, r3, #26
 8002cac:	f003 021f 	and.w	r2, r3, #31
 8002cb0:	e017      	b.n	8002ce2 <HAL_ADC_ConfigChannel+0x3da>
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	2103      	movs	r1, #3
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f7ff f98b 	bl	8001fd4 <LL_ADC_GetOffsetChannel>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cc2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002cc4:	fa93 f3a3 	rbit	r3, r3
 8002cc8:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8002cca:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002ccc:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8002cce:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d101      	bne.n	8002cd8 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8002cd4:	2320      	movs	r3, #32
 8002cd6:	e003      	b.n	8002ce0 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8002cd8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002cda:	fab3 f383 	clz	r3, r3
 8002cde:	b2db      	uxtb	r3, r3
 8002ce0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d105      	bne.n	8002cfa <HAL_ADC_ConfigChannel+0x3f2>
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	0e9b      	lsrs	r3, r3, #26
 8002cf4:	f003 031f 	and.w	r3, r3, #31
 8002cf8:	e011      	b.n	8002d1e <HAL_ADC_ConfigChannel+0x416>
 8002cfa:	683b      	ldr	r3, [r7, #0]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d00:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002d02:	fa93 f3a3 	rbit	r3, r3
 8002d06:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002d08:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002d0a:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002d0c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d101      	bne.n	8002d16 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8002d12:	2320      	movs	r3, #32
 8002d14:	e003      	b.n	8002d1e <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8002d16:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002d18:	fab3 f383 	clz	r3, r3
 8002d1c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002d1e:	429a      	cmp	r2, r3
 8002d20:	d106      	bne.n	8002d30 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	2200      	movs	r2, #0
 8002d28:	2103      	movs	r1, #3
 8002d2a:	4618      	mov	r0, r3
 8002d2c:	f7ff f968 	bl	8002000 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4618      	mov	r0, r3
 8002d36:	f7ff fad9 	bl	80022ec <LL_ADC_IsEnabled>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	f040 813d 	bne.w	8002fbc <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6818      	ldr	r0, [r3, #0]
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	6819      	ldr	r1, [r3, #0]
 8002d4a:	683b      	ldr	r3, [r7, #0]
 8002d4c:	68db      	ldr	r3, [r3, #12]
 8002d4e:	461a      	mov	r2, r3
 8002d50:	f7ff fa24 	bl	800219c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002d54:	683b      	ldr	r3, [r7, #0]
 8002d56:	68db      	ldr	r3, [r3, #12]
 8002d58:	4aa2      	ldr	r2, [pc, #648]	; (8002fe4 <HAL_ADC_ConfigChannel+0x6dc>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	f040 812e 	bne.w	8002fbc <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002d64:	683b      	ldr	r3, [r7, #0]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d10b      	bne.n	8002d88 <HAL_ADC_ConfigChannel+0x480>
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	0e9b      	lsrs	r3, r3, #26
 8002d76:	3301      	adds	r3, #1
 8002d78:	f003 031f 	and.w	r3, r3, #31
 8002d7c:	2b09      	cmp	r3, #9
 8002d7e:	bf94      	ite	ls
 8002d80:	2301      	movls	r3, #1
 8002d82:	2300      	movhi	r3, #0
 8002d84:	b2db      	uxtb	r3, r3
 8002d86:	e019      	b.n	8002dbc <HAL_ADC_ConfigChannel+0x4b4>
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d8e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002d90:	fa93 f3a3 	rbit	r3, r3
 8002d94:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8002d96:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002d98:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002d9a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d101      	bne.n	8002da4 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8002da0:	2320      	movs	r3, #32
 8002da2:	e003      	b.n	8002dac <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8002da4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002da6:	fab3 f383 	clz	r3, r3
 8002daa:	b2db      	uxtb	r3, r3
 8002dac:	3301      	adds	r3, #1
 8002dae:	f003 031f 	and.w	r3, r3, #31
 8002db2:	2b09      	cmp	r3, #9
 8002db4:	bf94      	ite	ls
 8002db6:	2301      	movls	r3, #1
 8002db8:	2300      	movhi	r3, #0
 8002dba:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d079      	beq.n	8002eb4 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d107      	bne.n	8002ddc <HAL_ADC_ConfigChannel+0x4d4>
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	0e9b      	lsrs	r3, r3, #26
 8002dd2:	3301      	adds	r3, #1
 8002dd4:	069b      	lsls	r3, r3, #26
 8002dd6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002dda:	e015      	b.n	8002e08 <HAL_ADC_ConfigChannel+0x500>
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002de2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002de4:	fa93 f3a3 	rbit	r3, r3
 8002de8:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002dea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002dec:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8002dee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d101      	bne.n	8002df8 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8002df4:	2320      	movs	r3, #32
 8002df6:	e003      	b.n	8002e00 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8002df8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002dfa:	fab3 f383 	clz	r3, r3
 8002dfe:	b2db      	uxtb	r3, r3
 8002e00:	3301      	adds	r3, #1
 8002e02:	069b      	lsls	r3, r3, #26
 8002e04:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d109      	bne.n	8002e28 <HAL_ADC_ConfigChannel+0x520>
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	0e9b      	lsrs	r3, r3, #26
 8002e1a:	3301      	adds	r3, #1
 8002e1c:	f003 031f 	and.w	r3, r3, #31
 8002e20:	2101      	movs	r1, #1
 8002e22:	fa01 f303 	lsl.w	r3, r1, r3
 8002e26:	e017      	b.n	8002e58 <HAL_ADC_ConfigChannel+0x550>
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e2e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002e30:	fa93 f3a3 	rbit	r3, r3
 8002e34:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002e36:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002e38:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002e3a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d101      	bne.n	8002e44 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8002e40:	2320      	movs	r3, #32
 8002e42:	e003      	b.n	8002e4c <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8002e44:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002e46:	fab3 f383 	clz	r3, r3
 8002e4a:	b2db      	uxtb	r3, r3
 8002e4c:	3301      	adds	r3, #1
 8002e4e:	f003 031f 	and.w	r3, r3, #31
 8002e52:	2101      	movs	r1, #1
 8002e54:	fa01 f303 	lsl.w	r3, r1, r3
 8002e58:	ea42 0103 	orr.w	r1, r2, r3
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d10a      	bne.n	8002e7e <HAL_ADC_ConfigChannel+0x576>
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	0e9b      	lsrs	r3, r3, #26
 8002e6e:	3301      	adds	r3, #1
 8002e70:	f003 021f 	and.w	r2, r3, #31
 8002e74:	4613      	mov	r3, r2
 8002e76:	005b      	lsls	r3, r3, #1
 8002e78:	4413      	add	r3, r2
 8002e7a:	051b      	lsls	r3, r3, #20
 8002e7c:	e018      	b.n	8002eb0 <HAL_ADC_ConfigChannel+0x5a8>
 8002e7e:	683b      	ldr	r3, [r7, #0]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e86:	fa93 f3a3 	rbit	r3, r3
 8002e8a:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8002e8c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e8e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8002e90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d101      	bne.n	8002e9a <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8002e96:	2320      	movs	r3, #32
 8002e98:	e003      	b.n	8002ea2 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8002e9a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002e9c:	fab3 f383 	clz	r3, r3
 8002ea0:	b2db      	uxtb	r3, r3
 8002ea2:	3301      	adds	r3, #1
 8002ea4:	f003 021f 	and.w	r2, r3, #31
 8002ea8:	4613      	mov	r3, r2
 8002eaa:	005b      	lsls	r3, r3, #1
 8002eac:	4413      	add	r3, r2
 8002eae:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002eb0:	430b      	orrs	r3, r1
 8002eb2:	e07e      	b.n	8002fb2 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002eb4:	683b      	ldr	r3, [r7, #0]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d107      	bne.n	8002ed0 <HAL_ADC_ConfigChannel+0x5c8>
 8002ec0:	683b      	ldr	r3, [r7, #0]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	0e9b      	lsrs	r3, r3, #26
 8002ec6:	3301      	adds	r3, #1
 8002ec8:	069b      	lsls	r3, r3, #26
 8002eca:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002ece:	e015      	b.n	8002efc <HAL_ADC_ConfigChannel+0x5f4>
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ed6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ed8:	fa93 f3a3 	rbit	r3, r3
 8002edc:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8002ede:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ee0:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8002ee2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d101      	bne.n	8002eec <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8002ee8:	2320      	movs	r3, #32
 8002eea:	e003      	b.n	8002ef4 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8002eec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002eee:	fab3 f383 	clz	r3, r3
 8002ef2:	b2db      	uxtb	r3, r3
 8002ef4:	3301      	adds	r3, #1
 8002ef6:	069b      	lsls	r3, r3, #26
 8002ef8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d109      	bne.n	8002f1c <HAL_ADC_ConfigChannel+0x614>
 8002f08:	683b      	ldr	r3, [r7, #0]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	0e9b      	lsrs	r3, r3, #26
 8002f0e:	3301      	adds	r3, #1
 8002f10:	f003 031f 	and.w	r3, r3, #31
 8002f14:	2101      	movs	r1, #1
 8002f16:	fa01 f303 	lsl.w	r3, r1, r3
 8002f1a:	e017      	b.n	8002f4c <HAL_ADC_ConfigChannel+0x644>
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f22:	6a3b      	ldr	r3, [r7, #32]
 8002f24:	fa93 f3a3 	rbit	r3, r3
 8002f28:	61fb      	str	r3, [r7, #28]
  return result;
 8002f2a:	69fb      	ldr	r3, [r7, #28]
 8002f2c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002f2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d101      	bne.n	8002f38 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8002f34:	2320      	movs	r3, #32
 8002f36:	e003      	b.n	8002f40 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8002f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f3a:	fab3 f383 	clz	r3, r3
 8002f3e:	b2db      	uxtb	r3, r3
 8002f40:	3301      	adds	r3, #1
 8002f42:	f003 031f 	and.w	r3, r3, #31
 8002f46:	2101      	movs	r1, #1
 8002f48:	fa01 f303 	lsl.w	r3, r1, r3
 8002f4c:	ea42 0103 	orr.w	r1, r2, r3
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d10d      	bne.n	8002f78 <HAL_ADC_ConfigChannel+0x670>
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	0e9b      	lsrs	r3, r3, #26
 8002f62:	3301      	adds	r3, #1
 8002f64:	f003 021f 	and.w	r2, r3, #31
 8002f68:	4613      	mov	r3, r2
 8002f6a:	005b      	lsls	r3, r3, #1
 8002f6c:	4413      	add	r3, r2
 8002f6e:	3b1e      	subs	r3, #30
 8002f70:	051b      	lsls	r3, r3, #20
 8002f72:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002f76:	e01b      	b.n	8002fb0 <HAL_ADC_ConfigChannel+0x6a8>
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f7e:	697b      	ldr	r3, [r7, #20]
 8002f80:	fa93 f3a3 	rbit	r3, r3
 8002f84:	613b      	str	r3, [r7, #16]
  return result;
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8002f8a:	69bb      	ldr	r3, [r7, #24]
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d101      	bne.n	8002f94 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8002f90:	2320      	movs	r3, #32
 8002f92:	e003      	b.n	8002f9c <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8002f94:	69bb      	ldr	r3, [r7, #24]
 8002f96:	fab3 f383 	clz	r3, r3
 8002f9a:	b2db      	uxtb	r3, r3
 8002f9c:	3301      	adds	r3, #1
 8002f9e:	f003 021f 	and.w	r2, r3, #31
 8002fa2:	4613      	mov	r3, r2
 8002fa4:	005b      	lsls	r3, r3, #1
 8002fa6:	4413      	add	r3, r2
 8002fa8:	3b1e      	subs	r3, #30
 8002faa:	051b      	lsls	r3, r3, #20
 8002fac:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002fb0:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002fb2:	683a      	ldr	r2, [r7, #0]
 8002fb4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002fb6:	4619      	mov	r1, r3
 8002fb8:	f7ff f8c5 	bl	8002146 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	681a      	ldr	r2, [r3, #0]
 8002fc0:	4b09      	ldr	r3, [pc, #36]	; (8002fe8 <HAL_ADC_ConfigChannel+0x6e0>)
 8002fc2:	4013      	ands	r3, r2
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	f000 80be 	beq.w	8003146 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002fd2:	d004      	beq.n	8002fde <HAL_ADC_ConfigChannel+0x6d6>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4a04      	ldr	r2, [pc, #16]	; (8002fec <HAL_ADC_ConfigChannel+0x6e4>)
 8002fda:	4293      	cmp	r3, r2
 8002fdc:	d10a      	bne.n	8002ff4 <HAL_ADC_ConfigChannel+0x6ec>
 8002fde:	4b04      	ldr	r3, [pc, #16]	; (8002ff0 <HAL_ADC_ConfigChannel+0x6e8>)
 8002fe0:	e009      	b.n	8002ff6 <HAL_ADC_ConfigChannel+0x6ee>
 8002fe2:	bf00      	nop
 8002fe4:	407f0000 	.word	0x407f0000
 8002fe8:	80080000 	.word	0x80080000
 8002fec:	50000100 	.word	0x50000100
 8002ff0:	50000300 	.word	0x50000300
 8002ff4:	4b59      	ldr	r3, [pc, #356]	; (800315c <HAL_ADC_ConfigChannel+0x854>)
 8002ff6:	4618      	mov	r0, r3
 8002ff8:	f7fe ffba 	bl	8001f70 <LL_ADC_GetCommonPathInternalCh>
 8002ffc:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	4a56      	ldr	r2, [pc, #344]	; (8003160 <HAL_ADC_ConfigChannel+0x858>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d004      	beq.n	8003014 <HAL_ADC_ConfigChannel+0x70c>
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	4a55      	ldr	r2, [pc, #340]	; (8003164 <HAL_ADC_ConfigChannel+0x85c>)
 8003010:	4293      	cmp	r3, r2
 8003012:	d13a      	bne.n	800308a <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003014:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003018:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800301c:	2b00      	cmp	r3, #0
 800301e:	d134      	bne.n	800308a <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003028:	d005      	beq.n	8003036 <HAL_ADC_ConfigChannel+0x72e>
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	4a4e      	ldr	r2, [pc, #312]	; (8003168 <HAL_ADC_ConfigChannel+0x860>)
 8003030:	4293      	cmp	r3, r2
 8003032:	f040 8085 	bne.w	8003140 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800303e:	d004      	beq.n	800304a <HAL_ADC_ConfigChannel+0x742>
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	4a49      	ldr	r2, [pc, #292]	; (800316c <HAL_ADC_ConfigChannel+0x864>)
 8003046:	4293      	cmp	r3, r2
 8003048:	d101      	bne.n	800304e <HAL_ADC_ConfigChannel+0x746>
 800304a:	4a49      	ldr	r2, [pc, #292]	; (8003170 <HAL_ADC_ConfigChannel+0x868>)
 800304c:	e000      	b.n	8003050 <HAL_ADC_ConfigChannel+0x748>
 800304e:	4a43      	ldr	r2, [pc, #268]	; (800315c <HAL_ADC_ConfigChannel+0x854>)
 8003050:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003054:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003058:	4619      	mov	r1, r3
 800305a:	4610      	mov	r0, r2
 800305c:	f7fe ff75 	bl	8001f4a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003060:	4b44      	ldr	r3, [pc, #272]	; (8003174 <HAL_ADC_ConfigChannel+0x86c>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	099b      	lsrs	r3, r3, #6
 8003066:	4a44      	ldr	r2, [pc, #272]	; (8003178 <HAL_ADC_ConfigChannel+0x870>)
 8003068:	fba2 2303 	umull	r2, r3, r2, r3
 800306c:	099b      	lsrs	r3, r3, #6
 800306e:	1c5a      	adds	r2, r3, #1
 8003070:	4613      	mov	r3, r2
 8003072:	005b      	lsls	r3, r3, #1
 8003074:	4413      	add	r3, r2
 8003076:	009b      	lsls	r3, r3, #2
 8003078:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800307a:	e002      	b.n	8003082 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	3b01      	subs	r3, #1
 8003080:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d1f9      	bne.n	800307c <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003088:	e05a      	b.n	8003140 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	4a3b      	ldr	r2, [pc, #236]	; (800317c <HAL_ADC_ConfigChannel+0x874>)
 8003090:	4293      	cmp	r3, r2
 8003092:	d125      	bne.n	80030e0 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003094:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003098:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800309c:	2b00      	cmp	r3, #0
 800309e:	d11f      	bne.n	80030e0 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a31      	ldr	r2, [pc, #196]	; (800316c <HAL_ADC_ConfigChannel+0x864>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d104      	bne.n	80030b4 <HAL_ADC_ConfigChannel+0x7ac>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	4a34      	ldr	r2, [pc, #208]	; (8003180 <HAL_ADC_ConfigChannel+0x878>)
 80030b0:	4293      	cmp	r3, r2
 80030b2:	d047      	beq.n	8003144 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80030bc:	d004      	beq.n	80030c8 <HAL_ADC_ConfigChannel+0x7c0>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a2a      	ldr	r2, [pc, #168]	; (800316c <HAL_ADC_ConfigChannel+0x864>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d101      	bne.n	80030cc <HAL_ADC_ConfigChannel+0x7c4>
 80030c8:	4a29      	ldr	r2, [pc, #164]	; (8003170 <HAL_ADC_ConfigChannel+0x868>)
 80030ca:	e000      	b.n	80030ce <HAL_ADC_ConfigChannel+0x7c6>
 80030cc:	4a23      	ldr	r2, [pc, #140]	; (800315c <HAL_ADC_ConfigChannel+0x854>)
 80030ce:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80030d2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80030d6:	4619      	mov	r1, r3
 80030d8:	4610      	mov	r0, r2
 80030da:	f7fe ff36 	bl	8001f4a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80030de:	e031      	b.n	8003144 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	681b      	ldr	r3, [r3, #0]
 80030e4:	4a27      	ldr	r2, [pc, #156]	; (8003184 <HAL_ADC_ConfigChannel+0x87c>)
 80030e6:	4293      	cmp	r3, r2
 80030e8:	d12d      	bne.n	8003146 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80030ea:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80030ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d127      	bne.n	8003146 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4a1c      	ldr	r2, [pc, #112]	; (800316c <HAL_ADC_ConfigChannel+0x864>)
 80030fc:	4293      	cmp	r3, r2
 80030fe:	d022      	beq.n	8003146 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003108:	d004      	beq.n	8003114 <HAL_ADC_ConfigChannel+0x80c>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	4a17      	ldr	r2, [pc, #92]	; (800316c <HAL_ADC_ConfigChannel+0x864>)
 8003110:	4293      	cmp	r3, r2
 8003112:	d101      	bne.n	8003118 <HAL_ADC_ConfigChannel+0x810>
 8003114:	4a16      	ldr	r2, [pc, #88]	; (8003170 <HAL_ADC_ConfigChannel+0x868>)
 8003116:	e000      	b.n	800311a <HAL_ADC_ConfigChannel+0x812>
 8003118:	4a10      	ldr	r2, [pc, #64]	; (800315c <HAL_ADC_ConfigChannel+0x854>)
 800311a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800311e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003122:	4619      	mov	r1, r3
 8003124:	4610      	mov	r0, r2
 8003126:	f7fe ff10 	bl	8001f4a <LL_ADC_SetCommonPathInternalCh>
 800312a:	e00c      	b.n	8003146 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003130:	f043 0220 	orr.w	r2, r3, #32
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003138:	2301      	movs	r3, #1
 800313a:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 800313e:	e002      	b.n	8003146 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003140:	bf00      	nop
 8003142:	e000      	b.n	8003146 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003144:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2200      	movs	r2, #0
 800314a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 800314e:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003152:	4618      	mov	r0, r3
 8003154:	37d8      	adds	r7, #216	; 0xd8
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
 800315a:	bf00      	nop
 800315c:	50000700 	.word	0x50000700
 8003160:	c3210000 	.word	0xc3210000
 8003164:	90c00010 	.word	0x90c00010
 8003168:	50000600 	.word	0x50000600
 800316c:	50000100 	.word	0x50000100
 8003170:	50000300 	.word	0x50000300
 8003174:	20000010 	.word	0x20000010
 8003178:	053e2d63 	.word	0x053e2d63
 800317c:	c7520000 	.word	0xc7520000
 8003180:	50000500 	.word	0x50000500
 8003184:	cb840000 	.word	0xcb840000

08003188 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003188:	b580      	push	{r7, lr}
 800318a:	b084      	sub	sp, #16
 800318c:	af00      	add	r7, sp, #0
 800318e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003190:	2300      	movs	r3, #0
 8003192:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4618      	mov	r0, r3
 800319a:	f7ff f8a7 	bl	80022ec <LL_ADC_IsEnabled>
 800319e:	4603      	mov	r3, r0
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d176      	bne.n	8003292 <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	689a      	ldr	r2, [r3, #8]
 80031aa:	4b3c      	ldr	r3, [pc, #240]	; (800329c <ADC_Enable+0x114>)
 80031ac:	4013      	ands	r3, r2
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d00d      	beq.n	80031ce <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031b6:	f043 0210 	orr.w	r2, r3, #16
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031c2:	f043 0201 	orr.w	r2, r3, #1
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 80031ca:	2301      	movs	r3, #1
 80031cc:	e062      	b.n	8003294 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4618      	mov	r0, r3
 80031d4:	f7ff f862 	bl	800229c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80031e0:	d004      	beq.n	80031ec <ADC_Enable+0x64>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4a2e      	ldr	r2, [pc, #184]	; (80032a0 <ADC_Enable+0x118>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d101      	bne.n	80031f0 <ADC_Enable+0x68>
 80031ec:	4b2d      	ldr	r3, [pc, #180]	; (80032a4 <ADC_Enable+0x11c>)
 80031ee:	e000      	b.n	80031f2 <ADC_Enable+0x6a>
 80031f0:	4b2d      	ldr	r3, [pc, #180]	; (80032a8 <ADC_Enable+0x120>)
 80031f2:	4618      	mov	r0, r3
 80031f4:	f7fe febc 	bl	8001f70 <LL_ADC_GetCommonPathInternalCh>
 80031f8:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80031fa:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d013      	beq.n	800322a <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003202:	4b2a      	ldr	r3, [pc, #168]	; (80032ac <ADC_Enable+0x124>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	099b      	lsrs	r3, r3, #6
 8003208:	4a29      	ldr	r2, [pc, #164]	; (80032b0 <ADC_Enable+0x128>)
 800320a:	fba2 2303 	umull	r2, r3, r2, r3
 800320e:	099b      	lsrs	r3, r3, #6
 8003210:	1c5a      	adds	r2, r3, #1
 8003212:	4613      	mov	r3, r2
 8003214:	005b      	lsls	r3, r3, #1
 8003216:	4413      	add	r3, r2
 8003218:	009b      	lsls	r3, r3, #2
 800321a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800321c:	e002      	b.n	8003224 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800321e:	68bb      	ldr	r3, [r7, #8]
 8003220:	3b01      	subs	r3, #1
 8003222:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003224:	68bb      	ldr	r3, [r7, #8]
 8003226:	2b00      	cmp	r3, #0
 8003228:	d1f9      	bne.n	800321e <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800322a:	f7fe fe6f 	bl	8001f0c <HAL_GetTick>
 800322e:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003230:	e028      	b.n	8003284 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4618      	mov	r0, r3
 8003238:	f7ff f858 	bl	80022ec <LL_ADC_IsEnabled>
 800323c:	4603      	mov	r3, r0
 800323e:	2b00      	cmp	r3, #0
 8003240:	d104      	bne.n	800324c <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	4618      	mov	r0, r3
 8003248:	f7ff f828 	bl	800229c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800324c:	f7fe fe5e 	bl	8001f0c <HAL_GetTick>
 8003250:	4602      	mov	r2, r0
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	1ad3      	subs	r3, r2, r3
 8003256:	2b02      	cmp	r3, #2
 8003258:	d914      	bls.n	8003284 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f003 0301 	and.w	r3, r3, #1
 8003264:	2b01      	cmp	r3, #1
 8003266:	d00d      	beq.n	8003284 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800326c:	f043 0210 	orr.w	r2, r3, #16
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003278:	f043 0201 	orr.w	r2, r3, #1
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8003280:	2301      	movs	r3, #1
 8003282:	e007      	b.n	8003294 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f003 0301 	and.w	r3, r3, #1
 800328e:	2b01      	cmp	r3, #1
 8003290:	d1cf      	bne.n	8003232 <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003292:	2300      	movs	r3, #0
}
 8003294:	4618      	mov	r0, r3
 8003296:	3710      	adds	r7, #16
 8003298:	46bd      	mov	sp, r7
 800329a:	bd80      	pop	{r7, pc}
 800329c:	8000003f 	.word	0x8000003f
 80032a0:	50000100 	.word	0x50000100
 80032a4:	50000300 	.word	0x50000300
 80032a8:	50000700 	.word	0x50000700
 80032ac:	20000010 	.word	0x20000010
 80032b0:	053e2d63 	.word	0x053e2d63

080032b4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80032b4:	b580      	push	{r7, lr}
 80032b6:	b084      	sub	sp, #16
 80032b8:	af00      	add	r7, sp, #0
 80032ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	4618      	mov	r0, r3
 80032c2:	f7ff f826 	bl	8002312 <LL_ADC_IsDisableOngoing>
 80032c6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4618      	mov	r0, r3
 80032ce:	f7ff f80d 	bl	80022ec <LL_ADC_IsEnabled>
 80032d2:	4603      	mov	r3, r0
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d047      	beq.n	8003368 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	2b00      	cmp	r3, #0
 80032dc:	d144      	bne.n	8003368 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	689b      	ldr	r3, [r3, #8]
 80032e4:	f003 030d 	and.w	r3, r3, #13
 80032e8:	2b01      	cmp	r3, #1
 80032ea:	d10c      	bne.n	8003306 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4618      	mov	r0, r3
 80032f2:	f7fe ffe7 	bl	80022c4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	2203      	movs	r2, #3
 80032fc:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80032fe:	f7fe fe05 	bl	8001f0c <HAL_GetTick>
 8003302:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003304:	e029      	b.n	800335a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800330a:	f043 0210 	orr.w	r2, r3, #16
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003316:	f043 0201 	orr.w	r2, r3, #1
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 800331e:	2301      	movs	r3, #1
 8003320:	e023      	b.n	800336a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003322:	f7fe fdf3 	bl	8001f0c <HAL_GetTick>
 8003326:	4602      	mov	r2, r0
 8003328:	68bb      	ldr	r3, [r7, #8]
 800332a:	1ad3      	subs	r3, r2, r3
 800332c:	2b02      	cmp	r3, #2
 800332e:	d914      	bls.n	800335a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	689b      	ldr	r3, [r3, #8]
 8003336:	f003 0301 	and.w	r3, r3, #1
 800333a:	2b00      	cmp	r3, #0
 800333c:	d00d      	beq.n	800335a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003342:	f043 0210 	orr.w	r2, r3, #16
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800334e:	f043 0201 	orr.w	r2, r3, #1
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8003356:	2301      	movs	r3, #1
 8003358:	e007      	b.n	800336a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	689b      	ldr	r3, [r3, #8]
 8003360:	f003 0301 	and.w	r3, r3, #1
 8003364:	2b00      	cmp	r3, #0
 8003366:	d1dc      	bne.n	8003322 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003368:	2300      	movs	r3, #0
}
 800336a:	4618      	mov	r0, r3
 800336c:	3710      	adds	r7, #16
 800336e:	46bd      	mov	sp, r7
 8003370:	bd80      	pop	{r7, pc}

08003372 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003372:	b580      	push	{r7, lr}
 8003374:	b084      	sub	sp, #16
 8003376:	af00      	add	r7, sp, #0
 8003378:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800337e:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003384:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003388:	2b00      	cmp	r3, #0
 800338a:	d14b      	bne.n	8003424 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003390:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f003 0308 	and.w	r3, r3, #8
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d021      	beq.n	80033ea <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4618      	mov	r0, r3
 80033ac:	f7fe fe8c 	bl	80020c8 <LL_ADC_REG_IsTriggerSourceSWStart>
 80033b0:	4603      	mov	r3, r0
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d032      	beq.n	800341c <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	68db      	ldr	r3, [r3, #12]
 80033bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d12b      	bne.n	800341c <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033c8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80033d0:	68fb      	ldr	r3, [r7, #12]
 80033d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033d4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d11f      	bne.n	800341c <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033e0:	f043 0201 	orr.w	r2, r3, #1
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	65da      	str	r2, [r3, #92]	; 0x5c
 80033e8:	e018      	b.n	800341c <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	68db      	ldr	r3, [r3, #12]
 80033f0:	f003 0302 	and.w	r3, r3, #2
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d111      	bne.n	800341c <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033fc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003408:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800340c:	2b00      	cmp	r3, #0
 800340e:	d105      	bne.n	800341c <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003414:	f043 0201 	orr.w	r2, r3, #1
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800341c:	68f8      	ldr	r0, [r7, #12]
 800341e:	f7ff fa55 	bl	80028cc <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003422:	e00e      	b.n	8003442 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003428:	f003 0310 	and.w	r3, r3, #16
 800342c:	2b00      	cmp	r3, #0
 800342e:	d003      	beq.n	8003438 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003430:	68f8      	ldr	r0, [r7, #12]
 8003432:	f7ff fa5f 	bl	80028f4 <HAL_ADC_ErrorCallback>
}
 8003436:	e004      	b.n	8003442 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800343c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800343e:	6878      	ldr	r0, [r7, #4]
 8003440:	4798      	blx	r3
}
 8003442:	bf00      	nop
 8003444:	3710      	adds	r7, #16
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}

0800344a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800344a:	b580      	push	{r7, lr}
 800344c:	b084      	sub	sp, #16
 800344e:	af00      	add	r7, sp, #0
 8003450:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003456:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003458:	68f8      	ldr	r0, [r7, #12]
 800345a:	f7ff fa41 	bl	80028e0 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800345e:	bf00      	nop
 8003460:	3710      	adds	r7, #16
 8003462:	46bd      	mov	sp, r7
 8003464:	bd80      	pop	{r7, pc}

08003466 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003466:	b580      	push	{r7, lr}
 8003468:	b084      	sub	sp, #16
 800346a:	af00      	add	r7, sp, #0
 800346c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003472:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003478:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003484:	f043 0204 	orr.w	r2, r3, #4
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800348c:	68f8      	ldr	r0, [r7, #12]
 800348e:	f7ff fa31 	bl	80028f4 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003492:	bf00      	nop
 8003494:	3710      	adds	r7, #16
 8003496:	46bd      	mov	sp, r7
 8003498:	bd80      	pop	{r7, pc}

0800349a <LL_ADC_IsEnabled>:
{
 800349a:	b480      	push	{r7}
 800349c:	b083      	sub	sp, #12
 800349e:	af00      	add	r7, sp, #0
 80034a0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	689b      	ldr	r3, [r3, #8]
 80034a6:	f003 0301 	and.w	r3, r3, #1
 80034aa:	2b01      	cmp	r3, #1
 80034ac:	d101      	bne.n	80034b2 <LL_ADC_IsEnabled+0x18>
 80034ae:	2301      	movs	r3, #1
 80034b0:	e000      	b.n	80034b4 <LL_ADC_IsEnabled+0x1a>
 80034b2:	2300      	movs	r3, #0
}
 80034b4:	4618      	mov	r0, r3
 80034b6:	370c      	adds	r7, #12
 80034b8:	46bd      	mov	sp, r7
 80034ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034be:	4770      	bx	lr

080034c0 <LL_ADC_StartCalibration>:
{
 80034c0:	b480      	push	{r7}
 80034c2:	b083      	sub	sp, #12
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
 80034c8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 80034d2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80034d6:	683a      	ldr	r2, [r7, #0]
 80034d8:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80034dc:	4313      	orrs	r3, r2
 80034de:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	609a      	str	r2, [r3, #8]
}
 80034e6:	bf00      	nop
 80034e8:	370c      	adds	r7, #12
 80034ea:	46bd      	mov	sp, r7
 80034ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f0:	4770      	bx	lr

080034f2 <LL_ADC_IsCalibrationOnGoing>:
{
 80034f2:	b480      	push	{r7}
 80034f4:	b083      	sub	sp, #12
 80034f6:	af00      	add	r7, sp, #0
 80034f8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	689b      	ldr	r3, [r3, #8]
 80034fe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003502:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003506:	d101      	bne.n	800350c <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003508:	2301      	movs	r3, #1
 800350a:	e000      	b.n	800350e <LL_ADC_IsCalibrationOnGoing+0x1c>
 800350c:	2300      	movs	r3, #0
}
 800350e:	4618      	mov	r0, r3
 8003510:	370c      	adds	r7, #12
 8003512:	46bd      	mov	sp, r7
 8003514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003518:	4770      	bx	lr

0800351a <LL_ADC_REG_IsConversionOngoing>:
{
 800351a:	b480      	push	{r7}
 800351c:	b083      	sub	sp, #12
 800351e:	af00      	add	r7, sp, #0
 8003520:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	689b      	ldr	r3, [r3, #8]
 8003526:	f003 0304 	and.w	r3, r3, #4
 800352a:	2b04      	cmp	r3, #4
 800352c:	d101      	bne.n	8003532 <LL_ADC_REG_IsConversionOngoing+0x18>
 800352e:	2301      	movs	r3, #1
 8003530:	e000      	b.n	8003534 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003532:	2300      	movs	r3, #0
}
 8003534:	4618      	mov	r0, r3
 8003536:	370c      	adds	r7, #12
 8003538:	46bd      	mov	sp, r7
 800353a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353e:	4770      	bx	lr

08003540 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	b084      	sub	sp, #16
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
 8003548:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800354a:	2300      	movs	r3, #0
 800354c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003554:	2b01      	cmp	r3, #1
 8003556:	d101      	bne.n	800355c <HAL_ADCEx_Calibration_Start+0x1c>
 8003558:	2302      	movs	r3, #2
 800355a:	e04d      	b.n	80035f8 <HAL_ADCEx_Calibration_Start+0xb8>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2201      	movs	r2, #1
 8003560:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003564:	6878      	ldr	r0, [r7, #4]
 8003566:	f7ff fea5 	bl	80032b4 <ADC_Disable>
 800356a:	4603      	mov	r3, r0
 800356c:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800356e:	7bfb      	ldrb	r3, [r7, #15]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d136      	bne.n	80035e2 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003578:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800357c:	f023 0302 	bic.w	r3, r3, #2
 8003580:	f043 0202 	orr.w	r2, r3, #2
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	65da      	str	r2, [r3, #92]	; 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	6839      	ldr	r1, [r7, #0]
 800358e:	4618      	mov	r0, r3
 8003590:	f7ff ff96 	bl	80034c0 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003594:	e014      	b.n	80035c0 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003596:	68bb      	ldr	r3, [r7, #8]
 8003598:	3301      	adds	r3, #1
 800359a:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800359c:	68bb      	ldr	r3, [r7, #8]
 800359e:	4a18      	ldr	r2, [pc, #96]	; (8003600 <HAL_ADCEx_Calibration_Start+0xc0>)
 80035a0:	4293      	cmp	r3, r2
 80035a2:	d90d      	bls.n	80035c0 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035a8:	f023 0312 	bic.w	r3, r3, #18
 80035ac:	f043 0210 	orr.w	r2, r3, #16
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	65da      	str	r2, [r3, #92]	; 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2200      	movs	r2, #0
 80035b8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 80035bc:	2301      	movs	r3, #1
 80035be:	e01b      	b.n	80035f8 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	4618      	mov	r0, r3
 80035c6:	f7ff ff94 	bl	80034f2 <LL_ADC_IsCalibrationOnGoing>
 80035ca:	4603      	mov	r3, r0
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d1e2      	bne.n	8003596 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035d4:	f023 0303 	bic.w	r3, r3, #3
 80035d8:	f043 0201 	orr.w	r2, r3, #1
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	65da      	str	r2, [r3, #92]	; 0x5c
 80035e0:	e005      	b.n	80035ee <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035e6:	f043 0210 	orr.w	r2, r3, #16
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2200      	movs	r2, #0
 80035f2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80035f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80035f8:	4618      	mov	r0, r3
 80035fa:	3710      	adds	r7, #16
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}
 8003600:	0004de01 	.word	0x0004de01

08003604 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003604:	b590      	push	{r4, r7, lr}
 8003606:	b0a1      	sub	sp, #132	; 0x84
 8003608:	af00      	add	r7, sp, #0
 800360a:	6078      	str	r0, [r7, #4]
 800360c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800360e:	2300      	movs	r3, #0
 8003610:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800361a:	2b01      	cmp	r3, #1
 800361c:	d101      	bne.n	8003622 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800361e:	2302      	movs	r3, #2
 8003620:	e0e7      	b.n	80037f2 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2201      	movs	r2, #1
 8003626:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800362a:	2300      	movs	r3, #0
 800362c:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800362e:	2300      	movs	r3, #0
 8003630:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800363a:	d102      	bne.n	8003642 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800363c:	4b6f      	ldr	r3, [pc, #444]	; (80037fc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800363e:	60bb      	str	r3, [r7, #8]
 8003640:	e009      	b.n	8003656 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4a6e      	ldr	r2, [pc, #440]	; (8003800 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d102      	bne.n	8003652 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 800364c:	4b6d      	ldr	r3, [pc, #436]	; (8003804 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800364e:	60bb      	str	r3, [r7, #8]
 8003650:	e001      	b.n	8003656 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003652:	2300      	movs	r3, #0
 8003654:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8003656:	68bb      	ldr	r3, [r7, #8]
 8003658:	2b00      	cmp	r3, #0
 800365a:	d10b      	bne.n	8003674 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003660:	f043 0220 	orr.w	r2, r3, #32
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2200      	movs	r2, #0
 800366c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8003670:	2301      	movs	r3, #1
 8003672:	e0be      	b.n	80037f2 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	4618      	mov	r0, r3
 8003678:	f7ff ff4f 	bl	800351a <LL_ADC_REG_IsConversionOngoing>
 800367c:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	4618      	mov	r0, r3
 8003684:	f7ff ff49 	bl	800351a <LL_ADC_REG_IsConversionOngoing>
 8003688:	4603      	mov	r3, r0
 800368a:	2b00      	cmp	r3, #0
 800368c:	f040 80a0 	bne.w	80037d0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8003690:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003692:	2b00      	cmp	r3, #0
 8003694:	f040 809c 	bne.w	80037d0 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80036a0:	d004      	beq.n	80036ac <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	4a55      	ldr	r2, [pc, #340]	; (80037fc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80036a8:	4293      	cmp	r3, r2
 80036aa:	d101      	bne.n	80036b0 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 80036ac:	4b56      	ldr	r3, [pc, #344]	; (8003808 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 80036ae:	e000      	b.n	80036b2 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 80036b0:	4b56      	ldr	r3, [pc, #344]	; (800380c <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 80036b2:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d04b      	beq.n	8003754 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80036bc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80036be:	689b      	ldr	r3, [r3, #8]
 80036c0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	6859      	ldr	r1, [r3, #4]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80036ce:	035b      	lsls	r3, r3, #13
 80036d0:	430b      	orrs	r3, r1
 80036d2:	431a      	orrs	r2, r3
 80036d4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80036d6:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80036e0:	d004      	beq.n	80036ec <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a45      	ldr	r2, [pc, #276]	; (80037fc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d10f      	bne.n	800370c <HAL_ADCEx_MultiModeConfigChannel+0x108>
 80036ec:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80036f0:	f7ff fed3 	bl	800349a <LL_ADC_IsEnabled>
 80036f4:	4604      	mov	r4, r0
 80036f6:	4841      	ldr	r0, [pc, #260]	; (80037fc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80036f8:	f7ff fecf 	bl	800349a <LL_ADC_IsEnabled>
 80036fc:	4603      	mov	r3, r0
 80036fe:	4323      	orrs	r3, r4
 8003700:	2b00      	cmp	r3, #0
 8003702:	bf0c      	ite	eq
 8003704:	2301      	moveq	r3, #1
 8003706:	2300      	movne	r3, #0
 8003708:	b2db      	uxtb	r3, r3
 800370a:	e012      	b.n	8003732 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 800370c:	483c      	ldr	r0, [pc, #240]	; (8003800 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800370e:	f7ff fec4 	bl	800349a <LL_ADC_IsEnabled>
 8003712:	4604      	mov	r4, r0
 8003714:	483b      	ldr	r0, [pc, #236]	; (8003804 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003716:	f7ff fec0 	bl	800349a <LL_ADC_IsEnabled>
 800371a:	4603      	mov	r3, r0
 800371c:	431c      	orrs	r4, r3
 800371e:	483c      	ldr	r0, [pc, #240]	; (8003810 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003720:	f7ff febb 	bl	800349a <LL_ADC_IsEnabled>
 8003724:	4603      	mov	r3, r0
 8003726:	4323      	orrs	r3, r4
 8003728:	2b00      	cmp	r3, #0
 800372a:	bf0c      	ite	eq
 800372c:	2301      	moveq	r3, #1
 800372e:	2300      	movne	r3, #0
 8003730:	b2db      	uxtb	r3, r3
 8003732:	2b00      	cmp	r3, #0
 8003734:	d056      	beq.n	80037e4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003736:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003738:	689b      	ldr	r3, [r3, #8]
 800373a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800373e:	f023 030f 	bic.w	r3, r3, #15
 8003742:	683a      	ldr	r2, [r7, #0]
 8003744:	6811      	ldr	r1, [r2, #0]
 8003746:	683a      	ldr	r2, [r7, #0]
 8003748:	6892      	ldr	r2, [r2, #8]
 800374a:	430a      	orrs	r2, r1
 800374c:	431a      	orrs	r2, r3
 800374e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003750:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8003752:	e047      	b.n	80037e4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003754:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003756:	689b      	ldr	r3, [r3, #8]
 8003758:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800375c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800375e:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003768:	d004      	beq.n	8003774 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4a23      	ldr	r2, [pc, #140]	; (80037fc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003770:	4293      	cmp	r3, r2
 8003772:	d10f      	bne.n	8003794 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8003774:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003778:	f7ff fe8f 	bl	800349a <LL_ADC_IsEnabled>
 800377c:	4604      	mov	r4, r0
 800377e:	481f      	ldr	r0, [pc, #124]	; (80037fc <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003780:	f7ff fe8b 	bl	800349a <LL_ADC_IsEnabled>
 8003784:	4603      	mov	r3, r0
 8003786:	4323      	orrs	r3, r4
 8003788:	2b00      	cmp	r3, #0
 800378a:	bf0c      	ite	eq
 800378c:	2301      	moveq	r3, #1
 800378e:	2300      	movne	r3, #0
 8003790:	b2db      	uxtb	r3, r3
 8003792:	e012      	b.n	80037ba <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8003794:	481a      	ldr	r0, [pc, #104]	; (8003800 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003796:	f7ff fe80 	bl	800349a <LL_ADC_IsEnabled>
 800379a:	4604      	mov	r4, r0
 800379c:	4819      	ldr	r0, [pc, #100]	; (8003804 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800379e:	f7ff fe7c 	bl	800349a <LL_ADC_IsEnabled>
 80037a2:	4603      	mov	r3, r0
 80037a4:	431c      	orrs	r4, r3
 80037a6:	481a      	ldr	r0, [pc, #104]	; (8003810 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80037a8:	f7ff fe77 	bl	800349a <LL_ADC_IsEnabled>
 80037ac:	4603      	mov	r3, r0
 80037ae:	4323      	orrs	r3, r4
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	bf0c      	ite	eq
 80037b4:	2301      	moveq	r3, #1
 80037b6:	2300      	movne	r3, #0
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d012      	beq.n	80037e4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80037be:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80037c0:	689b      	ldr	r3, [r3, #8]
 80037c2:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80037c6:	f023 030f 	bic.w	r3, r3, #15
 80037ca:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 80037cc:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80037ce:	e009      	b.n	80037e4 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037d4:	f043 0220 	orr.w	r2, r3, #32
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80037dc:	2301      	movs	r3, #1
 80037de:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 80037e2:	e000      	b.n	80037e6 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80037e4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2200      	movs	r2, #0
 80037ea:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80037ee:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 80037f2:	4618      	mov	r0, r3
 80037f4:	3784      	adds	r7, #132	; 0x84
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bd90      	pop	{r4, r7, pc}
 80037fa:	bf00      	nop
 80037fc:	50000100 	.word	0x50000100
 8003800:	50000400 	.word	0x50000400
 8003804:	50000500 	.word	0x50000500
 8003808:	50000300 	.word	0x50000300
 800380c:	50000700 	.word	0x50000700
 8003810:	50000600 	.word	0x50000600

08003814 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003814:	b480      	push	{r7}
 8003816:	b085      	sub	sp, #20
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	f003 0307 	and.w	r3, r3, #7
 8003822:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003824:	4b0c      	ldr	r3, [pc, #48]	; (8003858 <__NVIC_SetPriorityGrouping+0x44>)
 8003826:	68db      	ldr	r3, [r3, #12]
 8003828:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800382a:	68ba      	ldr	r2, [r7, #8]
 800382c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003830:	4013      	ands	r3, r2
 8003832:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800383c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003840:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003844:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003846:	4a04      	ldr	r2, [pc, #16]	; (8003858 <__NVIC_SetPriorityGrouping+0x44>)
 8003848:	68bb      	ldr	r3, [r7, #8]
 800384a:	60d3      	str	r3, [r2, #12]
}
 800384c:	bf00      	nop
 800384e:	3714      	adds	r7, #20
 8003850:	46bd      	mov	sp, r7
 8003852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003856:	4770      	bx	lr
 8003858:	e000ed00 	.word	0xe000ed00

0800385c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800385c:	b480      	push	{r7}
 800385e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003860:	4b04      	ldr	r3, [pc, #16]	; (8003874 <__NVIC_GetPriorityGrouping+0x18>)
 8003862:	68db      	ldr	r3, [r3, #12]
 8003864:	0a1b      	lsrs	r3, r3, #8
 8003866:	f003 0307 	and.w	r3, r3, #7
}
 800386a:	4618      	mov	r0, r3
 800386c:	46bd      	mov	sp, r7
 800386e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003872:	4770      	bx	lr
 8003874:	e000ed00 	.word	0xe000ed00

08003878 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003878:	b480      	push	{r7}
 800387a:	b083      	sub	sp, #12
 800387c:	af00      	add	r7, sp, #0
 800387e:	4603      	mov	r3, r0
 8003880:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003882:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003886:	2b00      	cmp	r3, #0
 8003888:	db0b      	blt.n	80038a2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800388a:	79fb      	ldrb	r3, [r7, #7]
 800388c:	f003 021f 	and.w	r2, r3, #31
 8003890:	4907      	ldr	r1, [pc, #28]	; (80038b0 <__NVIC_EnableIRQ+0x38>)
 8003892:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003896:	095b      	lsrs	r3, r3, #5
 8003898:	2001      	movs	r0, #1
 800389a:	fa00 f202 	lsl.w	r2, r0, r2
 800389e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80038a2:	bf00      	nop
 80038a4:	370c      	adds	r7, #12
 80038a6:	46bd      	mov	sp, r7
 80038a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ac:	4770      	bx	lr
 80038ae:	bf00      	nop
 80038b0:	e000e100 	.word	0xe000e100

080038b4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80038b4:	b480      	push	{r7}
 80038b6:	b083      	sub	sp, #12
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	4603      	mov	r3, r0
 80038bc:	6039      	str	r1, [r7, #0]
 80038be:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80038c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	db0a      	blt.n	80038de <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038c8:	683b      	ldr	r3, [r7, #0]
 80038ca:	b2da      	uxtb	r2, r3
 80038cc:	490c      	ldr	r1, [pc, #48]	; (8003900 <__NVIC_SetPriority+0x4c>)
 80038ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80038d2:	0112      	lsls	r2, r2, #4
 80038d4:	b2d2      	uxtb	r2, r2
 80038d6:	440b      	add	r3, r1
 80038d8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80038dc:	e00a      	b.n	80038f4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	b2da      	uxtb	r2, r3
 80038e2:	4908      	ldr	r1, [pc, #32]	; (8003904 <__NVIC_SetPriority+0x50>)
 80038e4:	79fb      	ldrb	r3, [r7, #7]
 80038e6:	f003 030f 	and.w	r3, r3, #15
 80038ea:	3b04      	subs	r3, #4
 80038ec:	0112      	lsls	r2, r2, #4
 80038ee:	b2d2      	uxtb	r2, r2
 80038f0:	440b      	add	r3, r1
 80038f2:	761a      	strb	r2, [r3, #24]
}
 80038f4:	bf00      	nop
 80038f6:	370c      	adds	r7, #12
 80038f8:	46bd      	mov	sp, r7
 80038fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fe:	4770      	bx	lr
 8003900:	e000e100 	.word	0xe000e100
 8003904:	e000ed00 	.word	0xe000ed00

08003908 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003908:	b480      	push	{r7}
 800390a:	b089      	sub	sp, #36	; 0x24
 800390c:	af00      	add	r7, sp, #0
 800390e:	60f8      	str	r0, [r7, #12]
 8003910:	60b9      	str	r1, [r7, #8]
 8003912:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	f003 0307 	and.w	r3, r3, #7
 800391a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800391c:	69fb      	ldr	r3, [r7, #28]
 800391e:	f1c3 0307 	rsb	r3, r3, #7
 8003922:	2b04      	cmp	r3, #4
 8003924:	bf28      	it	cs
 8003926:	2304      	movcs	r3, #4
 8003928:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800392a:	69fb      	ldr	r3, [r7, #28]
 800392c:	3304      	adds	r3, #4
 800392e:	2b06      	cmp	r3, #6
 8003930:	d902      	bls.n	8003938 <NVIC_EncodePriority+0x30>
 8003932:	69fb      	ldr	r3, [r7, #28]
 8003934:	3b03      	subs	r3, #3
 8003936:	e000      	b.n	800393a <NVIC_EncodePriority+0x32>
 8003938:	2300      	movs	r3, #0
 800393a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800393c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003940:	69bb      	ldr	r3, [r7, #24]
 8003942:	fa02 f303 	lsl.w	r3, r2, r3
 8003946:	43da      	mvns	r2, r3
 8003948:	68bb      	ldr	r3, [r7, #8]
 800394a:	401a      	ands	r2, r3
 800394c:	697b      	ldr	r3, [r7, #20]
 800394e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003950:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003954:	697b      	ldr	r3, [r7, #20]
 8003956:	fa01 f303 	lsl.w	r3, r1, r3
 800395a:	43d9      	mvns	r1, r3
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003960:	4313      	orrs	r3, r2
         );
}
 8003962:	4618      	mov	r0, r3
 8003964:	3724      	adds	r7, #36	; 0x24
 8003966:	46bd      	mov	sp, r7
 8003968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396c:	4770      	bx	lr
	...

08003970 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003970:	b580      	push	{r7, lr}
 8003972:	b082      	sub	sp, #8
 8003974:	af00      	add	r7, sp, #0
 8003976:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	3b01      	subs	r3, #1
 800397c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003980:	d301      	bcc.n	8003986 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003982:	2301      	movs	r3, #1
 8003984:	e00f      	b.n	80039a6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003986:	4a0a      	ldr	r2, [pc, #40]	; (80039b0 <SysTick_Config+0x40>)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	3b01      	subs	r3, #1
 800398c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800398e:	210f      	movs	r1, #15
 8003990:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003994:	f7ff ff8e 	bl	80038b4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003998:	4b05      	ldr	r3, [pc, #20]	; (80039b0 <SysTick_Config+0x40>)
 800399a:	2200      	movs	r2, #0
 800399c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800399e:	4b04      	ldr	r3, [pc, #16]	; (80039b0 <SysTick_Config+0x40>)
 80039a0:	2207      	movs	r2, #7
 80039a2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80039a4:	2300      	movs	r3, #0
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	3708      	adds	r7, #8
 80039aa:	46bd      	mov	sp, r7
 80039ac:	bd80      	pop	{r7, pc}
 80039ae:	bf00      	nop
 80039b0:	e000e010 	.word	0xe000e010

080039b4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80039b4:	b580      	push	{r7, lr}
 80039b6:	b082      	sub	sp, #8
 80039b8:	af00      	add	r7, sp, #0
 80039ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80039bc:	6878      	ldr	r0, [r7, #4]
 80039be:	f7ff ff29 	bl	8003814 <__NVIC_SetPriorityGrouping>
}
 80039c2:	bf00      	nop
 80039c4:	3708      	adds	r7, #8
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd80      	pop	{r7, pc}

080039ca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80039ca:	b580      	push	{r7, lr}
 80039cc:	b086      	sub	sp, #24
 80039ce:	af00      	add	r7, sp, #0
 80039d0:	4603      	mov	r3, r0
 80039d2:	60b9      	str	r1, [r7, #8]
 80039d4:	607a      	str	r2, [r7, #4]
 80039d6:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80039d8:	f7ff ff40 	bl	800385c <__NVIC_GetPriorityGrouping>
 80039dc:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80039de:	687a      	ldr	r2, [r7, #4]
 80039e0:	68b9      	ldr	r1, [r7, #8]
 80039e2:	6978      	ldr	r0, [r7, #20]
 80039e4:	f7ff ff90 	bl	8003908 <NVIC_EncodePriority>
 80039e8:	4602      	mov	r2, r0
 80039ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039ee:	4611      	mov	r1, r2
 80039f0:	4618      	mov	r0, r3
 80039f2:	f7ff ff5f 	bl	80038b4 <__NVIC_SetPriority>
}
 80039f6:	bf00      	nop
 80039f8:	3718      	adds	r7, #24
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}

080039fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80039fe:	b580      	push	{r7, lr}
 8003a00:	b082      	sub	sp, #8
 8003a02:	af00      	add	r7, sp, #0
 8003a04:	4603      	mov	r3, r0
 8003a06:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003a08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	f7ff ff33 	bl	8003878 <__NVIC_EnableIRQ>
}
 8003a12:	bf00      	nop
 8003a14:	3708      	adds	r7, #8
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bd80      	pop	{r7, pc}

08003a1a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003a1a:	b580      	push	{r7, lr}
 8003a1c:	b082      	sub	sp, #8
 8003a1e:	af00      	add	r7, sp, #0
 8003a20:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003a22:	6878      	ldr	r0, [r7, #4]
 8003a24:	f7ff ffa4 	bl	8003970 <SysTick_Config>
 8003a28:	4603      	mov	r3, r0
}
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	3708      	adds	r7, #8
 8003a2e:	46bd      	mov	sp, r7
 8003a30:	bd80      	pop	{r7, pc}
	...

08003a34 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b084      	sub	sp, #16
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d101      	bne.n	8003a46 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003a42:	2301      	movs	r3, #1
 8003a44:	e08d      	b.n	8003b62 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	461a      	mov	r2, r3
 8003a4c:	4b47      	ldr	r3, [pc, #284]	; (8003b6c <HAL_DMA_Init+0x138>)
 8003a4e:	429a      	cmp	r2, r3
 8003a50:	d80f      	bhi.n	8003a72 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	461a      	mov	r2, r3
 8003a58:	4b45      	ldr	r3, [pc, #276]	; (8003b70 <HAL_DMA_Init+0x13c>)
 8003a5a:	4413      	add	r3, r2
 8003a5c:	4a45      	ldr	r2, [pc, #276]	; (8003b74 <HAL_DMA_Init+0x140>)
 8003a5e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a62:	091b      	lsrs	r3, r3, #4
 8003a64:	009a      	lsls	r2, r3, #2
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	4a42      	ldr	r2, [pc, #264]	; (8003b78 <HAL_DMA_Init+0x144>)
 8003a6e:	641a      	str	r2, [r3, #64]	; 0x40
 8003a70:	e00e      	b.n	8003a90 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	461a      	mov	r2, r3
 8003a78:	4b40      	ldr	r3, [pc, #256]	; (8003b7c <HAL_DMA_Init+0x148>)
 8003a7a:	4413      	add	r3, r2
 8003a7c:	4a3d      	ldr	r2, [pc, #244]	; (8003b74 <HAL_DMA_Init+0x140>)
 8003a7e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a82:	091b      	lsrs	r3, r3, #4
 8003a84:	009a      	lsls	r2, r3, #2
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	4a3c      	ldr	r2, [pc, #240]	; (8003b80 <HAL_DMA_Init+0x14c>)
 8003a8e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	2202      	movs	r2, #2
 8003a94:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003aa6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003aaa:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003ab4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	691b      	ldr	r3, [r3, #16]
 8003aba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003ac0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	699b      	ldr	r3, [r3, #24]
 8003ac6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003acc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	6a1b      	ldr	r3, [r3, #32]
 8003ad2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003ad4:	68fa      	ldr	r2, [r7, #12]
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	68fa      	ldr	r2, [r7, #12]
 8003ae0:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003ae2:	6878      	ldr	r0, [r7, #4]
 8003ae4:	f000 f9b6 	bl	8003e54 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	689b      	ldr	r3, [r3, #8]
 8003aec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003af0:	d102      	bne.n	8003af8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	2200      	movs	r2, #0
 8003af6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	685a      	ldr	r2, [r3, #4]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b00:	b2d2      	uxtb	r2, r2
 8003b02:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b08:	687a      	ldr	r2, [r7, #4]
 8003b0a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003b0c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	685b      	ldr	r3, [r3, #4]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d010      	beq.n	8003b38 <HAL_DMA_Init+0x104>
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	2b04      	cmp	r3, #4
 8003b1c:	d80c      	bhi.n	8003b38 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003b1e:	6878      	ldr	r0, [r7, #4]
 8003b20:	f000 f9d6 	bl	8003ed0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003b28:	2200      	movs	r2, #0
 8003b2a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b30:	687a      	ldr	r2, [r7, #4]
 8003b32:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003b34:	605a      	str	r2, [r3, #4]
 8003b36:	e008      	b.n	8003b4a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2200      	movs	r2, #0
 8003b3c:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2200      	movs	r2, #0
 8003b42:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	2200      	movs	r2, #0
 8003b48:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2201      	movs	r2, #1
 8003b54:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003b60:	2300      	movs	r3, #0
}
 8003b62:	4618      	mov	r0, r3
 8003b64:	3710      	adds	r7, #16
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}
 8003b6a:	bf00      	nop
 8003b6c:	40020407 	.word	0x40020407
 8003b70:	bffdfff8 	.word	0xbffdfff8
 8003b74:	cccccccd 	.word	0xcccccccd
 8003b78:	40020000 	.word	0x40020000
 8003b7c:	bffdfbf8 	.word	0xbffdfbf8
 8003b80:	40020400 	.word	0x40020400

08003b84 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8003b84:	b580      	push	{r7, lr}
 8003b86:	b086      	sub	sp, #24
 8003b88:	af00      	add	r7, sp, #0
 8003b8a:	60f8      	str	r0, [r7, #12]
 8003b8c:	60b9      	str	r1, [r7, #8]
 8003b8e:	607a      	str	r2, [r7, #4]
 8003b90:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b92:	2300      	movs	r3, #0
 8003b94:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003b9c:	2b01      	cmp	r3, #1
 8003b9e:	d101      	bne.n	8003ba4 <HAL_DMA_Start_IT+0x20>
 8003ba0:	2302      	movs	r3, #2
 8003ba2:	e066      	b.n	8003c72 <HAL_DMA_Start_IT+0xee>
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	2201      	movs	r2, #1
 8003ba8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003bb2:	b2db      	uxtb	r3, r3
 8003bb4:	2b01      	cmp	r3, #1
 8003bb6:	d155      	bne.n	8003c64 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	2202      	movs	r2, #2
 8003bbc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	681a      	ldr	r2, [r3, #0]
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f022 0201 	bic.w	r2, r2, #1
 8003bd4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003bd6:	683b      	ldr	r3, [r7, #0]
 8003bd8:	687a      	ldr	r2, [r7, #4]
 8003bda:	68b9      	ldr	r1, [r7, #8]
 8003bdc:	68f8      	ldr	r0, [r7, #12]
 8003bde:	f000 f8fb 	bl	8003dd8 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d008      	beq.n	8003bfc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	681a      	ldr	r2, [r3, #0]
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f042 020e 	orr.w	r2, r2, #14
 8003bf8:	601a      	str	r2, [r3, #0]
 8003bfa:	e00f      	b.n	8003c1c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	681a      	ldr	r2, [r3, #0]
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f022 0204 	bic.w	r2, r2, #4
 8003c0a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	681a      	ldr	r2, [r3, #0]
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f042 020a 	orr.w	r2, r2, #10
 8003c1a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d007      	beq.n	8003c3a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c2e:	681a      	ldr	r2, [r3, #0]
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003c34:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c38:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d007      	beq.n	8003c52 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c46:	681a      	ldr	r2, [r3, #0]
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c4c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003c50:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	681a      	ldr	r2, [r3, #0]
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f042 0201 	orr.w	r2, r2, #1
 8003c60:	601a      	str	r2, [r3, #0]
 8003c62:	e005      	b.n	8003c70 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	2200      	movs	r2, #0
 8003c68:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003c6c:	2302      	movs	r3, #2
 8003c6e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003c70:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c72:	4618      	mov	r0, r3
 8003c74:	3718      	adds	r7, #24
 8003c76:	46bd      	mov	sp, r7
 8003c78:	bd80      	pop	{r7, pc}

08003c7a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003c7a:	b580      	push	{r7, lr}
 8003c7c:	b084      	sub	sp, #16
 8003c7e:	af00      	add	r7, sp, #0
 8003c80:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c96:	f003 031f 	and.w	r3, r3, #31
 8003c9a:	2204      	movs	r2, #4
 8003c9c:	409a      	lsls	r2, r3
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	4013      	ands	r3, r2
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d026      	beq.n	8003cf4 <HAL_DMA_IRQHandler+0x7a>
 8003ca6:	68bb      	ldr	r3, [r7, #8]
 8003ca8:	f003 0304 	and.w	r3, r3, #4
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d021      	beq.n	8003cf4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 0320 	and.w	r3, r3, #32
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d107      	bne.n	8003cce <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	681a      	ldr	r2, [r3, #0]
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f022 0204 	bic.w	r2, r2, #4
 8003ccc:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cd2:	f003 021f 	and.w	r2, r3, #31
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cda:	2104      	movs	r1, #4
 8003cdc:	fa01 f202 	lsl.w	r2, r1, r2
 8003ce0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d071      	beq.n	8003dce <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cee:	6878      	ldr	r0, [r7, #4]
 8003cf0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8003cf2:	e06c      	b.n	8003dce <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cf8:	f003 031f 	and.w	r3, r3, #31
 8003cfc:	2202      	movs	r2, #2
 8003cfe:	409a      	lsls	r2, r3
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	4013      	ands	r3, r2
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d02e      	beq.n	8003d66 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8003d08:	68bb      	ldr	r3, [r7, #8]
 8003d0a:	f003 0302 	and.w	r3, r3, #2
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d029      	beq.n	8003d66 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f003 0320 	and.w	r3, r3, #32
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d10b      	bne.n	8003d38 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	681a      	ldr	r2, [r3, #0]
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f022 020a 	bic.w	r2, r2, #10
 8003d2e:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2201      	movs	r2, #1
 8003d34:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d3c:	f003 021f 	and.w	r2, r3, #31
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d44:	2102      	movs	r1, #2
 8003d46:	fa01 f202 	lsl.w	r2, r1, r2
 8003d4a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2200      	movs	r2, #0
 8003d50:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d038      	beq.n	8003dce <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d60:	6878      	ldr	r0, [r7, #4]
 8003d62:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8003d64:	e033      	b.n	8003dce <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d6a:	f003 031f 	and.w	r3, r3, #31
 8003d6e:	2208      	movs	r2, #8
 8003d70:	409a      	lsls	r2, r3
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	4013      	ands	r3, r2
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d02a      	beq.n	8003dd0 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8003d7a:	68bb      	ldr	r3, [r7, #8]
 8003d7c:	f003 0308 	and.w	r3, r3, #8
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d025      	beq.n	8003dd0 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	681a      	ldr	r2, [r3, #0]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f022 020e 	bic.w	r2, r2, #14
 8003d92:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003d98:	f003 021f 	and.w	r2, r3, #31
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003da0:	2101      	movs	r1, #1
 8003da2:	fa01 f202 	lsl.w	r2, r1, r2
 8003da6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2201      	movs	r2, #1
 8003dac:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2201      	movs	r2, #1
 8003db2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	2200      	movs	r2, #0
 8003dba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d004      	beq.n	8003dd0 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003dca:	6878      	ldr	r0, [r7, #4]
 8003dcc:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003dce:	bf00      	nop
 8003dd0:	bf00      	nop
}
 8003dd2:	3710      	adds	r7, #16
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bd80      	pop	{r7, pc}

08003dd8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	b085      	sub	sp, #20
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	60f8      	str	r0, [r7, #12]
 8003de0:	60b9      	str	r1, [r7, #8]
 8003de2:	607a      	str	r2, [r7, #4]
 8003de4:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003dea:	68fa      	ldr	r2, [r7, #12]
 8003dec:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003dee:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d004      	beq.n	8003e02 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dfc:	68fa      	ldr	r2, [r7, #12]
 8003dfe:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003e00:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e06:	f003 021f 	and.w	r2, r3, #31
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e0e:	2101      	movs	r1, #1
 8003e10:	fa01 f202 	lsl.w	r2, r1, r2
 8003e14:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	683a      	ldr	r2, [r7, #0]
 8003e1c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	689b      	ldr	r3, [r3, #8]
 8003e22:	2b10      	cmp	r3, #16
 8003e24:	d108      	bne.n	8003e38 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	687a      	ldr	r2, [r7, #4]
 8003e2c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	68ba      	ldr	r2, [r7, #8]
 8003e34:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003e36:	e007      	b.n	8003e48 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	68ba      	ldr	r2, [r7, #8]
 8003e3e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	687a      	ldr	r2, [r7, #4]
 8003e46:	60da      	str	r2, [r3, #12]
}
 8003e48:	bf00      	nop
 8003e4a:	3714      	adds	r7, #20
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e52:	4770      	bx	lr

08003e54 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003e54:	b480      	push	{r7}
 8003e56:	b087      	sub	sp, #28
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	461a      	mov	r2, r3
 8003e62:	4b16      	ldr	r3, [pc, #88]	; (8003ebc <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8003e64:	429a      	cmp	r2, r3
 8003e66:	d802      	bhi.n	8003e6e <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8003e68:	4b15      	ldr	r3, [pc, #84]	; (8003ec0 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8003e6a:	617b      	str	r3, [r7, #20]
 8003e6c:	e001      	b.n	8003e72 <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8003e6e:	4b15      	ldr	r3, [pc, #84]	; (8003ec4 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8003e70:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8003e72:	697b      	ldr	r3, [r7, #20]
 8003e74:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	b2db      	uxtb	r3, r3
 8003e7c:	3b08      	subs	r3, #8
 8003e7e:	4a12      	ldr	r2, [pc, #72]	; (8003ec8 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8003e80:	fba2 2303 	umull	r2, r3, r2, r3
 8003e84:	091b      	lsrs	r3, r3, #4
 8003e86:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e8c:	089b      	lsrs	r3, r3, #2
 8003e8e:	009a      	lsls	r2, r3, #2
 8003e90:	693b      	ldr	r3, [r7, #16]
 8003e92:	4413      	add	r3, r2
 8003e94:	461a      	mov	r2, r3
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	4a0b      	ldr	r2, [pc, #44]	; (8003ecc <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003e9e:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	f003 031f 	and.w	r3, r3, #31
 8003ea6:	2201      	movs	r2, #1
 8003ea8:	409a      	lsls	r2, r3
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003eae:	bf00      	nop
 8003eb0:	371c      	adds	r7, #28
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb8:	4770      	bx	lr
 8003eba:	bf00      	nop
 8003ebc:	40020407 	.word	0x40020407
 8003ec0:	40020800 	.word	0x40020800
 8003ec4:	40020820 	.word	0x40020820
 8003ec8:	cccccccd 	.word	0xcccccccd
 8003ecc:	40020880 	.word	0x40020880

08003ed0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b085      	sub	sp, #20
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	b2db      	uxtb	r3, r3
 8003ede:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003ee0:	68fa      	ldr	r2, [r7, #12]
 8003ee2:	4b0b      	ldr	r3, [pc, #44]	; (8003f10 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8003ee4:	4413      	add	r3, r2
 8003ee6:	009b      	lsls	r3, r3, #2
 8003ee8:	461a      	mov	r2, r3
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	4a08      	ldr	r2, [pc, #32]	; (8003f14 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8003ef2:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	3b01      	subs	r3, #1
 8003ef8:	f003 031f 	and.w	r3, r3, #31
 8003efc:	2201      	movs	r2, #1
 8003efe:	409a      	lsls	r2, r3
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8003f04:	bf00      	nop
 8003f06:	3714      	adds	r7, #20
 8003f08:	46bd      	mov	sp, r7
 8003f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0e:	4770      	bx	lr
 8003f10:	1000823f 	.word	0x1000823f
 8003f14:	40020940 	.word	0x40020940

08003f18 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b084      	sub	sp, #16
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d101      	bne.n	8003f2a <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8003f26:	2301      	movs	r3, #1
 8003f28:	e147      	b.n	80041ba <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003f30:	b2db      	uxtb	r3, r3
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d106      	bne.n	8003f44 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2200      	movs	r2, #0
 8003f3a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8003f3e:	6878      	ldr	r0, [r7, #4]
 8003f40:	f7fd fd82 	bl	8001a48 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	699a      	ldr	r2, [r3, #24]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f022 0210 	bic.w	r2, r2, #16
 8003f52:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003f54:	f7fd ffda 	bl	8001f0c <HAL_GetTick>
 8003f58:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003f5a:	e012      	b.n	8003f82 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003f5c:	f7fd ffd6 	bl	8001f0c <HAL_GetTick>
 8003f60:	4602      	mov	r2, r0
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	1ad3      	subs	r3, r2, r3
 8003f66:	2b0a      	cmp	r3, #10
 8003f68:	d90b      	bls.n	8003f82 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f6e:	f043 0201 	orr.w	r2, r3, #1
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2203      	movs	r2, #3
 8003f7a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	e11b      	b.n	80041ba <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	699b      	ldr	r3, [r3, #24]
 8003f88:	f003 0308 	and.w	r3, r3, #8
 8003f8c:	2b08      	cmp	r3, #8
 8003f8e:	d0e5      	beq.n	8003f5c <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	699a      	ldr	r2, [r3, #24]
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f042 0201 	orr.w	r2, r2, #1
 8003f9e:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003fa0:	f7fd ffb4 	bl	8001f0c <HAL_GetTick>
 8003fa4:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003fa6:	e012      	b.n	8003fce <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003fa8:	f7fd ffb0 	bl	8001f0c <HAL_GetTick>
 8003fac:	4602      	mov	r2, r0
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	1ad3      	subs	r3, r2, r3
 8003fb2:	2b0a      	cmp	r3, #10
 8003fb4:	d90b      	bls.n	8003fce <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fba:	f043 0201 	orr.w	r2, r3, #1
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	2203      	movs	r2, #3
 8003fc6:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8003fca:	2301      	movs	r3, #1
 8003fcc:	e0f5      	b.n	80041ba <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	699b      	ldr	r3, [r3, #24]
 8003fd4:	f003 0301 	and.w	r3, r3, #1
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d0e5      	beq.n	8003fa8 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	699a      	ldr	r2, [r3, #24]
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f042 0202 	orr.w	r2, r2, #2
 8003fea:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4a74      	ldr	r2, [pc, #464]	; (80041c4 <HAL_FDCAN_Init+0x2ac>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d103      	bne.n	8003ffe <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8003ff6:	4a74      	ldr	r2, [pc, #464]	; (80041c8 <HAL_FDCAN_Init+0x2b0>)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	7c1b      	ldrb	r3, [r3, #16]
 8004002:	2b01      	cmp	r3, #1
 8004004:	d108      	bne.n	8004018 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	699a      	ldr	r2, [r3, #24]
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004014:	619a      	str	r2, [r3, #24]
 8004016:	e007      	b.n	8004028 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	699a      	ldr	r2, [r3, #24]
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004026:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	7c5b      	ldrb	r3, [r3, #17]
 800402c:	2b01      	cmp	r3, #1
 800402e:	d108      	bne.n	8004042 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	699a      	ldr	r2, [r3, #24]
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800403e:	619a      	str	r2, [r3, #24]
 8004040:	e007      	b.n	8004052 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	699a      	ldr	r2, [r3, #24]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004050:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	7c9b      	ldrb	r3, [r3, #18]
 8004056:	2b01      	cmp	r3, #1
 8004058:	d108      	bne.n	800406c <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	699a      	ldr	r2, [r3, #24]
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004068:	619a      	str	r2, [r3, #24]
 800406a:	e007      	b.n	800407c <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	699a      	ldr	r2, [r3, #24]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800407a:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	699b      	ldr	r3, [r3, #24]
 8004082:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	689a      	ldr	r2, [r3, #8]
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	430a      	orrs	r2, r1
 8004090:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	699a      	ldr	r2, [r3, #24]
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 80040a0:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	691a      	ldr	r2, [r3, #16]
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f022 0210 	bic.w	r2, r2, #16
 80040b0:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	68db      	ldr	r3, [r3, #12]
 80040b6:	2b01      	cmp	r3, #1
 80040b8:	d108      	bne.n	80040cc <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	699a      	ldr	r2, [r3, #24]
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f042 0204 	orr.w	r2, r2, #4
 80040c8:	619a      	str	r2, [r3, #24]
 80040ca:	e02c      	b.n	8004126 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	68db      	ldr	r3, [r3, #12]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d028      	beq.n	8004126 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	68db      	ldr	r3, [r3, #12]
 80040d8:	2b02      	cmp	r3, #2
 80040da:	d01c      	beq.n	8004116 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	699a      	ldr	r2, [r3, #24]
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80040ea:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	691a      	ldr	r2, [r3, #16]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f042 0210 	orr.w	r2, r2, #16
 80040fa:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	68db      	ldr	r3, [r3, #12]
 8004100:	2b03      	cmp	r3, #3
 8004102:	d110      	bne.n	8004126 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	699a      	ldr	r2, [r3, #24]
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f042 0220 	orr.w	r2, r2, #32
 8004112:	619a      	str	r2, [r3, #24]
 8004114:	e007      	b.n	8004126 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	699a      	ldr	r2, [r3, #24]
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f042 0220 	orr.w	r2, r2, #32
 8004124:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	699b      	ldr	r3, [r3, #24]
 800412a:	3b01      	subs	r3, #1
 800412c:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	69db      	ldr	r3, [r3, #28]
 8004132:	3b01      	subs	r3, #1
 8004134:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004136:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	6a1b      	ldr	r3, [r3, #32]
 800413c:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800413e:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	695b      	ldr	r3, [r3, #20]
 8004146:	3b01      	subs	r3, #1
 8004148:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800414e:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8004150:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	689b      	ldr	r3, [r3, #8]
 8004156:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800415a:	d115      	bne.n	8004188 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004160:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004166:	3b01      	subs	r3, #1
 8004168:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800416a:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004170:	3b01      	subs	r3, #1
 8004172:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8004174:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800417c:	3b01      	subs	r3, #1
 800417e:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8004184:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8004186:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	430a      	orrs	r2, r1
 800419a:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800419e:	6878      	ldr	r0, [r7, #4]
 80041a0:	f000 fc88 	bl	8004ab4 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2200      	movs	r2, #0
 80041a8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2200      	movs	r2, #0
 80041ae:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2201      	movs	r2, #1
 80041b4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 80041b8:	2300      	movs	r3, #0
}
 80041ba:	4618      	mov	r0, r3
 80041bc:	3710      	adds	r7, #16
 80041be:	46bd      	mov	sp, r7
 80041c0:	bd80      	pop	{r7, pc}
 80041c2:	bf00      	nop
 80041c4:	40006400 	.word	0x40006400
 80041c8:	40006500 	.word	0x40006500

080041cc <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 80041cc:	b480      	push	{r7}
 80041ce:	b087      	sub	sp, #28
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
 80041d4:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80041dc:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80041de:	7dfb      	ldrb	r3, [r7, #23]
 80041e0:	2b01      	cmp	r3, #1
 80041e2:	d002      	beq.n	80041ea <HAL_FDCAN_ConfigFilter+0x1e>
 80041e4:	7dfb      	ldrb	r3, [r7, #23]
 80041e6:	2b02      	cmp	r3, #2
 80041e8:	d13d      	bne.n	8004266 <HAL_FDCAN_ConfigFilter+0x9a>
  {
    /* Check function parameters */
    assert_param(IS_FDCAN_ID_TYPE(sFilterConfig->IdType));
    assert_param(IS_FDCAN_FILTER_CFG(sFilterConfig->FilterConfig));

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 80041ea:	683b      	ldr	r3, [r7, #0]
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d119      	bne.n	8004226 <HAL_FDCAN_ConfigFilter+0x5a>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x7FFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
      assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build filter element */
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	689b      	ldr	r3, [r3, #8]
 80041f6:	079a      	lsls	r2, r3, #30
                         (sFilterConfig->FilterConfig << 27U) |
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	68db      	ldr	r3, [r3, #12]
 80041fc:	06db      	lsls	r3, r3, #27
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80041fe:	431a      	orrs	r2, r3
                         (sFilterConfig->FilterID1 << 16U)    |
 8004200:	683b      	ldr	r3, [r7, #0]
 8004202:	691b      	ldr	r3, [r3, #16]
 8004204:	041b      	lsls	r3, r3, #16
                         (sFilterConfig->FilterConfig << 27U) |
 8004206:	431a      	orrs	r2, r3
                         sFilterConfig->FilterID2);
 8004208:	683b      	ldr	r3, [r7, #0]
 800420a:	695b      	ldr	r3, [r3, #20]
      FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 800420c:	4313      	orrs	r3, r2
 800420e:	613b      	str	r3, [r7, #16]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLS_SIZE));
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004214:	683b      	ldr	r3, [r7, #0]
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	009b      	lsls	r3, r3, #2
 800421a:	4413      	add	r3, r2
 800421c:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 800421e:	68bb      	ldr	r3, [r7, #8]
 8004220:	693a      	ldr	r2, [r7, #16]
 8004222:	601a      	str	r2, [r3, #0]
 8004224:	e01d      	b.n	8004262 <HAL_FDCAN_ConfigFilter+0x96>
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID1, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
      assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	68db      	ldr	r3, [r3, #12]
 800422a:	075a      	lsls	r2, r3, #29
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	691b      	ldr	r3, [r3, #16]
 8004230:	4313      	orrs	r3, r2
 8004232:	613b      	str	r3, [r7, #16]

      /* Build second word of filter element */
      FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	689b      	ldr	r3, [r3, #8]
 8004238:	079a      	lsls	r2, r3, #30
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	695b      	ldr	r3, [r3, #20]
 800423e:	4313      	orrs	r3, r2
 8004240:	60fb      	str	r3, [r7, #12]

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * SRAMCAN_FLE_SIZE));
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004246:	683b      	ldr	r3, [r7, #0]
 8004248:	685b      	ldr	r3, [r3, #4]
 800424a:	00db      	lsls	r3, r3, #3
 800424c:	4413      	add	r3, r2
 800424e:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8004250:	68bb      	ldr	r3, [r7, #8]
 8004252:	693a      	ldr	r2, [r7, #16]
 8004254:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 8004256:	68bb      	ldr	r3, [r7, #8]
 8004258:	3304      	adds	r3, #4
 800425a:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	68fa      	ldr	r2, [r7, #12]
 8004260:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 8004262:	2300      	movs	r3, #0
 8004264:	e006      	b.n	8004274 <HAL_FDCAN_ConfigFilter+0xa8>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800426a:	f043 0202 	orr.w	r2, r3, #2
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8004272:	2301      	movs	r3, #1
  }
}
 8004274:	4618      	mov	r0, r3
 8004276:	371c      	adds	r7, #28
 8004278:	46bd      	mov	sp, r7
 800427a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427e:	4770      	bx	lr

08004280 <HAL_FDCAN_ConfigGlobalFilter>:
HAL_StatusTypeDef HAL_FDCAN_ConfigGlobalFilter(FDCAN_HandleTypeDef *hfdcan,
                                               uint32_t NonMatchingStd,
                                               uint32_t NonMatchingExt,
                                               uint32_t RejectRemoteStd,
                                               uint32_t RejectRemoteExt)
{
 8004280:	b480      	push	{r7}
 8004282:	b085      	sub	sp, #20
 8004284:	af00      	add	r7, sp, #0
 8004286:	60f8      	str	r0, [r7, #12]
 8004288:	60b9      	str	r1, [r7, #8]
 800428a:	607a      	str	r2, [r7, #4]
 800428c:	603b      	str	r3, [r7, #0]
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingStd));
  assert_param(IS_FDCAN_NON_MATCHING(NonMatchingExt));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteStd));
  assert_param(IS_FDCAN_REJECT_REMOTE(RejectRemoteExt));

  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004294:	b2db      	uxtb	r3, r3
 8004296:	2b01      	cmp	r3, #1
 8004298:	d116      	bne.n	80042c8 <HAL_FDCAN_ConfigGlobalFilter+0x48>
  {
    /* Configure global filter */
    MODIFY_REG(hfdcan->Instance->RXGFC, (FDCAN_RXGFC_ANFS |
 800429a:	68fb      	ldr	r3, [r7, #12]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80042a2:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80042a6:	68bb      	ldr	r3, [r7, #8]
 80042a8:	011a      	lsls	r2, r3, #4
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	009b      	lsls	r3, r3, #2
 80042ae:	431a      	orrs	r2, r3
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	005b      	lsls	r3, r3, #1
 80042b4:	431a      	orrs	r2, r3
 80042b6:	69bb      	ldr	r3, [r7, #24]
 80042b8:	431a      	orrs	r2, r3
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	430a      	orrs	r2, r1
 80042c0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
                (NonMatchingExt << FDCAN_RXGFC_ANFE_Pos)  |
                (RejectRemoteStd << FDCAN_RXGFC_RRFS_Pos) |
                (RejectRemoteExt << FDCAN_RXGFC_RRFE_Pos)));

    /* Return function status */
    return HAL_OK;
 80042c4:	2300      	movs	r3, #0
 80042c6:	e006      	b.n	80042d6 <HAL_FDCAN_ConfigGlobalFilter+0x56>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80042cc:	f043 0204 	orr.w	r2, r3, #4
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 80042d4:	2301      	movs	r3, #1
  }
}
 80042d6:	4618      	mov	r0, r3
 80042d8:	3714      	adds	r7, #20
 80042da:	46bd      	mov	sp, r7
 80042dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042e0:	4770      	bx	lr

080042e2 <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 80042e2:	b480      	push	{r7}
 80042e4:	b083      	sub	sp, #12
 80042e6:	af00      	add	r7, sp, #0
 80042e8:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80042f0:	b2db      	uxtb	r3, r3
 80042f2:	2b01      	cmp	r3, #1
 80042f4:	d110      	bne.n	8004318 <HAL_FDCAN_Start+0x36>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2202      	movs	r2, #2
 80042fa:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	699a      	ldr	r2, [r3, #24]
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f022 0201 	bic.w	r2, r2, #1
 800430c:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2200      	movs	r2, #0
 8004312:	661a      	str	r2, [r3, #96]	; 0x60

    /* Return function status */
    return HAL_OK;
 8004314:	2300      	movs	r3, #0
 8004316:	e006      	b.n	8004326 <HAL_FDCAN_Start+0x44>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800431c:	f043 0204 	orr.w	r2, r3, #4
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 8004324:	2301      	movs	r3, #1
  }
}
 8004326:	4618      	mov	r0, r3
 8004328:	370c      	adds	r7, #12
 800432a:	46bd      	mov	sp, r7
 800432c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004330:	4770      	bx	lr

08004332 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8004332:	b580      	push	{r7, lr}
 8004334:	b086      	sub	sp, #24
 8004336:	af00      	add	r7, sp, #0
 8004338:	60f8      	str	r0, [r7, #12]
 800433a:	60b9      	str	r1, [r7, #8]
 800433c:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004344:	b2db      	uxtb	r3, r3
 8004346:	2b02      	cmp	r3, #2
 8004348:	d12c      	bne.n	80043a4 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8004352:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004356:	2b00      	cmp	r3, #0
 8004358:	d007      	beq.n	800436a <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800435e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 8004366:	2301      	movs	r3, #1
 8004368:	e023      	b.n	80043b2 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 8004372:	0c1b      	lsrs	r3, r3, #16
 8004374:	f003 0303 	and.w	r3, r3, #3
 8004378:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 800437a:	697b      	ldr	r3, [r7, #20]
 800437c:	687a      	ldr	r2, [r7, #4]
 800437e:	68b9      	ldr	r1, [r7, #8]
 8004380:	68f8      	ldr	r0, [r7, #12]
 8004382:	f000 fc03 	bl	8004b8c <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	2101      	movs	r1, #1
 800438c:	697a      	ldr	r2, [r7, #20]
 800438e:	fa01 f202 	lsl.w	r2, r1, r2
 8004392:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 8004396:	2201      	movs	r2, #1
 8004398:	697b      	ldr	r3, [r7, #20]
 800439a:	409a      	lsls	r2, r3
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Return function status */
    return HAL_OK;
 80043a0:	2300      	movs	r3, #0
 80043a2:	e006      	b.n	80043b2 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043a8:	f043 0208 	orr.w	r2, r3, #8
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 80043b0:	2301      	movs	r3, #1
  }
}
 80043b2:	4618      	mov	r0, r3
 80043b4:	3718      	adds	r7, #24
 80043b6:	46bd      	mov	sp, r7
 80043b8:	bd80      	pop	{r7, pc}
	...

080043bc <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 80043bc:	b480      	push	{r7}
 80043be:	b08b      	sub	sp, #44	; 0x2c
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	60f8      	str	r0, [r7, #12]
 80043c4:	60b9      	str	r1, [r7, #8]
 80043c6:	607a      	str	r2, [r7, #4]
 80043c8:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 80043ca:	2300      	movs	r3, #0
 80043cc:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80043d4:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 80043d6:	7efb      	ldrb	r3, [r7, #27]
 80043d8:	2b02      	cmp	r3, #2
 80043da:	f040 80e8 	bne.w	80045ae <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	2b40      	cmp	r3, #64	; 0x40
 80043e2:	d137      	bne.n	8004454 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80043ec:	f003 030f 	and.w	r3, r3, #15
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d107      	bne.n	8004404 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043f8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8004400:	2301      	movs	r3, #1
 8004402:	e0db      	b.n	80045bc <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800440c:	0e1b      	lsrs	r3, r3, #24
 800440e:	f003 0301 	and.w	r3, r3, #1
 8004412:	2b01      	cmp	r3, #1
 8004414:	d10a      	bne.n	800442c <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800441e:	0a5b      	lsrs	r3, r3, #9
 8004420:	f003 0301 	and.w	r3, r3, #1
 8004424:	2b01      	cmp	r3, #1
 8004426:	d101      	bne.n	800442c <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8004428:	2301      	movs	r3, #1
 800442a:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004434:	0a1b      	lsrs	r3, r3, #8
 8004436:	f003 0303 	and.w	r3, r3, #3
 800443a:	69fa      	ldr	r2, [r7, #28]
 800443c:	4413      	add	r3, r2
 800443e:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8004444:	69fa      	ldr	r2, [r7, #28]
 8004446:	4613      	mov	r3, r2
 8004448:	00db      	lsls	r3, r3, #3
 800444a:	4413      	add	r3, r2
 800444c:	00db      	lsls	r3, r3, #3
 800444e:	440b      	add	r3, r1
 8004450:	627b      	str	r3, [r7, #36]	; 0x24
 8004452:	e036      	b.n	80044c2 <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800445c:	f003 030f 	and.w	r3, r3, #15
 8004460:	2b00      	cmp	r3, #0
 8004462:	d107      	bne.n	8004474 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004468:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8004470:	2301      	movs	r3, #1
 8004472:	e0a3      	b.n	80045bc <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800447c:	0e1b      	lsrs	r3, r3, #24
 800447e:	f003 0301 	and.w	r3, r3, #1
 8004482:	2b01      	cmp	r3, #1
 8004484:	d10a      	bne.n	800449c <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800448e:	0a1b      	lsrs	r3, r3, #8
 8004490:	f003 0301 	and.w	r3, r3, #1
 8004494:	2b01      	cmp	r3, #1
 8004496:	d101      	bne.n	800449c <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 8004498:	2301      	movs	r3, #1
 800449a:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80044a4:	0a1b      	lsrs	r3, r3, #8
 80044a6:	f003 0303 	and.w	r3, r3, #3
 80044aa:	69fa      	ldr	r2, [r7, #28]
 80044ac:	4413      	add	r3, r2
 80044ae:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80044b4:	69fa      	ldr	r2, [r7, #28]
 80044b6:	4613      	mov	r3, r2
 80044b8:	00db      	lsls	r3, r3, #3
 80044ba:	4413      	add	r3, r2
 80044bc:	00db      	lsls	r3, r3, #3
 80044be:	440b      	add	r3, r1
 80044c0:	627b      	str	r3, [r7, #36]	; 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80044c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f003 4280 	and.w	r2, r3, #1073741824	; 0x40000000
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	685b      	ldr	r3, [r3, #4]
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d107      	bne.n	80044e6 <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80044d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	0c9b      	lsrs	r3, r3, #18
 80044dc:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	601a      	str	r2, [r3, #0]
 80044e4:	e005      	b.n	80044f2 <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 80044e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 80044f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f003 5200 	and.w	r2, r3, #536870912	; 0x20000000
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 80044fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f003 4200 	and.w	r2, r3, #2147483648	; 0x80000000
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 800450a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800450c:	3304      	adds	r3, #4
 800450e:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 8004510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	b29a      	uxth	r2, r3
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 800451a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	0c1b      	lsrs	r3, r3, #16
 8004520:	f003 020f 	and.w	r2, r3, #15
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8004528:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f403 1280 	and.w	r2, r3, #1048576	; 0x100000
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 8004534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f403 1200 	and.w	r2, r3, #2097152	; 0x200000
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 8004540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	0e1b      	lsrs	r3, r3, #24
 8004546:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800454e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	0fda      	lsrs	r2, r3, #31
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	625a      	str	r2, [r3, #36]	; 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8004558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800455a:	3304      	adds	r3, #4
 800455c:	627b      	str	r3, [r7, #36]	; 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800455e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004560:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8004562:	2300      	movs	r3, #0
 8004564:	623b      	str	r3, [r7, #32]
 8004566:	e00a      	b.n	800457e <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8004568:	697a      	ldr	r2, [r7, #20]
 800456a:	6a3b      	ldr	r3, [r7, #32]
 800456c:	441a      	add	r2, r3
 800456e:	6839      	ldr	r1, [r7, #0]
 8004570:	6a3b      	ldr	r3, [r7, #32]
 8004572:	440b      	add	r3, r1
 8004574:	7812      	ldrb	r2, [r2, #0]
 8004576:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8004578:	6a3b      	ldr	r3, [r7, #32]
 800457a:	3301      	adds	r3, #1
 800457c:	623b      	str	r3, [r7, #32]
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	68db      	ldr	r3, [r3, #12]
 8004582:	4a11      	ldr	r2, [pc, #68]	; (80045c8 <HAL_FDCAN_GetRxMessage+0x20c>)
 8004584:	5cd3      	ldrb	r3, [r2, r3]
 8004586:	461a      	mov	r2, r3
 8004588:	6a3b      	ldr	r3, [r7, #32]
 800458a:	4293      	cmp	r3, r2
 800458c:	d3ec      	bcc.n	8004568 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800458e:	68bb      	ldr	r3, [r7, #8]
 8004590:	2b40      	cmp	r3, #64	; 0x40
 8004592:	d105      	bne.n	80045a0 <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	69fa      	ldr	r2, [r7, #28]
 800459a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
 800459e:	e004      	b.n	80045aa <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	69fa      	ldr	r2, [r7, #28]
 80045a6:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    }

    /* Return function status */
    return HAL_OK;
 80045aa:	2300      	movs	r3, #0
 80045ac:	e006      	b.n	80045bc <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80045b2:	f043 0208 	orr.w	r2, r3, #8
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 80045ba:	2301      	movs	r3, #1
  }
}
 80045bc:	4618      	mov	r0, r3
 80045be:	372c      	adds	r7, #44	; 0x2c
 80045c0:	46bd      	mov	sp, r7
 80045c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c6:	4770      	bx	lr
 80045c8:	08008550 	.word	0x08008550

080045cc <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 80045cc:	b480      	push	{r7}
 80045ce:	b087      	sub	sp, #28
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	60f8      	str	r0, [r7, #12]
 80045d4:	60b9      	str	r1, [r7, #8]
 80045d6:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 80045de:	75fb      	strb	r3, [r7, #23]
  if ((ActiveITs & (FDCAN_IT_TX_COMPLETE | FDCAN_IT_TX_ABORT_COMPLETE)) != 0U)
  {
    assert_param(IS_FDCAN_TX_LOCATION_LIST(BufferIndexes));
  }

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 80045e0:	7dfb      	ldrb	r3, [r7, #23]
 80045e2:	2b01      	cmp	r3, #1
 80045e4:	d003      	beq.n	80045ee <HAL_FDCAN_ActivateNotification+0x22>
 80045e6:	7dfb      	ldrb	r3, [r7, #23]
 80045e8:	2b02      	cmp	r3, #2
 80045ea:	f040 80c8 	bne.w	800477e <HAL_FDCAN_ActivateNotification+0x1b2>
  {
    /* Get interrupts line selection */
    ITs_lines_selection = hfdcan->Instance->ILS;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80045f4:	613b      	str	r3, [r7, #16]

    /* Enable Interrupt lines */
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0) != 0U)
 80045f6:	68bb      	ldr	r3, [r7, #8]
 80045f8:	f003 0307 	and.w	r3, r3, #7
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d004      	beq.n	800460a <HAL_FDCAN_ActivateNotification+0x3e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8004600:	693b      	ldr	r3, [r7, #16]
 8004602:	f003 0301 	and.w	r3, r3, #1
 8004606:	2b00      	cmp	r3, #0
 8004608:	d03b      	beq.n	8004682 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 800460a:	68bb      	ldr	r3, [r7, #8]
 800460c:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0) == 0U)) || \
 8004610:	2b00      	cmp	r3, #0
 8004612:	d004      	beq.n	800461e <HAL_FDCAN_ActivateNotification+0x52>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8004614:	693b      	ldr	r3, [r7, #16]
 8004616:	f003 0302 	and.w	r3, r3, #2
 800461a:	2b00      	cmp	r3, #0
 800461c:	d031      	beq.n	8004682 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 800461e:	68bb      	ldr	r3, [r7, #8]
 8004620:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1) == 0U)) || \
 8004624:	2b00      	cmp	r3, #0
 8004626:	d004      	beq.n	8004632 <HAL_FDCAN_ActivateNotification+0x66>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8004628:	693b      	ldr	r3, [r7, #16]
 800462a:	f003 0304 	and.w	r3, r3, #4
 800462e:	2b00      	cmp	r3, #0
 8004630:	d027      	beq.n	8004682 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 8004632:	68bb      	ldr	r3, [r7, #8]
 8004634:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)     == 0U)) || \
 8004638:	2b00      	cmp	r3, #0
 800463a:	d004      	beq.n	8004646 <HAL_FDCAN_ActivateNotification+0x7a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 800463c:	693b      	ldr	r3, [r7, #16]
 800463e:	f003 0308 	and.w	r3, r3, #8
 8004642:	2b00      	cmp	r3, #0
 8004644:	d01d      	beq.n	8004682 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 8004646:	68bb      	ldr	r3, [r7, #8]
 8004648:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  == 0U)) || \
 800464c:	2b00      	cmp	r3, #0
 800464e:	d004      	beq.n	800465a <HAL_FDCAN_ActivateNotification+0x8e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	f003 0310 	and.w	r3, r3, #16
 8004656:	2b00      	cmp	r3, #0
 8004658:	d013      	beq.n	8004682 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 800465a:	68bb      	ldr	r3, [r7, #8]
 800465c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           == 0U)) || \
 8004660:	2b00      	cmp	r3, #0
 8004662:	d004      	beq.n	800466e <HAL_FDCAN_ActivateNotification+0xa2>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8004664:	693b      	ldr	r3, [r7, #16]
 8004666:	f003 0320 	and.w	r3, r3, #32
 800466a:	2b00      	cmp	r3, #0
 800466c:	d009      	beq.n	8004682 <HAL_FDCAN_ActivateNotification+0xb6>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 800466e:	68bb      	ldr	r3, [r7, #8]
 8004670:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) == 0U)) || \
 8004674:	2b00      	cmp	r3, #0
 8004676:	d00c      	beq.n	8004692 <HAL_FDCAN_ActivateNotification+0xc6>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) == 0U)))
 8004678:	693b      	ldr	r3, [r7, #16]
 800467a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800467e:	2b00      	cmp	r3, #0
 8004680:	d107      	bne.n	8004692 <HAL_FDCAN_ActivateNotification+0xc6>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f042 0201 	orr.w	r2, r2, #1
 8004690:	65da      	str	r2, [r3, #92]	; 0x5c
    }
    if ((((ActiveITs & FDCAN_IT_LIST_RX_FIFO0)       != 0U)
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	f003 0307 	and.w	r3, r3, #7
 8004698:	2b00      	cmp	r3, #0
 800469a:	d004      	beq.n	80046a6 <HAL_FDCAN_ActivateNotification+0xda>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 800469c:	693b      	ldr	r3, [r7, #16]
 800469e:	f003 0301 	and.w	r3, r3, #1
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d13b      	bne.n	800471e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_RX_FIFO1)       != 0U)
 80046a6:	68bb      	ldr	r3, [r7, #8]
 80046a8:	f003 0338 	and.w	r3, r3, #56	; 0x38
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO0)      != 0U)) || \
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d004      	beq.n	80046ba <HAL_FDCAN_ActivateNotification+0xee>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	f003 0302 	and.w	r3, r3, #2
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d131      	bne.n	800471e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_SMSG)           != 0U)
 80046ba:	68bb      	ldr	r3, [r7, #8]
 80046bc:	f403 73e0 	and.w	r3, r3, #448	; 0x1c0
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_RX_FIFO1)       != 0U)) || \
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d004      	beq.n	80046ce <HAL_FDCAN_ActivateNotification+0x102>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80046c4:	693b      	ldr	r3, [r7, #16]
 80046c6:	f003 0304 	and.w	r3, r3, #4
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d127      	bne.n	800471e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_TX_FIFO_ERROR)  != 0U)
 80046ce:	68bb      	ldr	r3, [r7, #8]
 80046d0:	f403 53f0 	and.w	r3, r3, #7680	; 0x1e00
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_SMSG)           != 0U)) || \
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d004      	beq.n	80046e2 <HAL_FDCAN_ActivateNotification+0x116>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80046d8:	693b      	ldr	r3, [r7, #16]
 80046da:	f003 0308 	and.w	r3, r3, #8
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d11d      	bne.n	800471e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_MISC)           != 0U)
 80046e2:	68bb      	ldr	r3, [r7, #8]
 80046e4:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_TX_FIFO_ERROR)  != 0U)) || \
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	d004      	beq.n	80046f6 <HAL_FDCAN_ActivateNotification+0x12a>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80046ec:	693b      	ldr	r3, [r7, #16]
 80046ee:	f003 0310 	and.w	r3, r3, #16
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d113      	bne.n	800471e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_BIT_LINE_ERROR) != 0U)
 80046f6:	68bb      	ldr	r3, [r7, #8]
 80046f8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_MISC)           != 0U)) || \
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d004      	beq.n	800470a <HAL_FDCAN_ActivateNotification+0x13e>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8004700:	693b      	ldr	r3, [r7, #16]
 8004702:	f003 0320 	and.w	r3, r3, #32
 8004706:	2b00      	cmp	r3, #0
 8004708:	d109      	bne.n	800471e <HAL_FDCAN_ActivateNotification+0x152>
        (((ActiveITs & FDCAN_IT_LIST_PROTOCOL_ERROR) != 0U)
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	f403 037c 	and.w	r3, r3, #16515072	; 0xfc0000
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_BIT_LINE_ERROR) != 0U)) || \
 8004710:	2b00      	cmp	r3, #0
 8004712:	d00c      	beq.n	800472e <HAL_FDCAN_ActivateNotification+0x162>
         && (((ITs_lines_selection) & FDCAN_IT_GROUP_PROTOCOL_ERROR) != 0U)))
 8004714:	693b      	ldr	r3, [r7, #16]
 8004716:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800471a:	2b00      	cmp	r3, #0
 800471c:	d007      	beq.n	800472e <HAL_FDCAN_ActivateNotification+0x162>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	f042 0202 	orr.w	r2, r2, #2
 800472c:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 800472e:	68bb      	ldr	r3, [r7, #8]
 8004730:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004734:	2b00      	cmp	r3, #0
 8004736:	d009      	beq.n	800474c <HAL_FDCAN_ActivateNotification+0x180>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f8d3 10dc 	ldr.w	r1, [r3, #220]	; 0xdc
 8004740:	68fb      	ldr	r3, [r7, #12]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	687a      	ldr	r2, [r7, #4]
 8004746:	430a      	orrs	r2, r1
 8004748:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 800474c:	68bb      	ldr	r3, [r7, #8]
 800474e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004752:	2b00      	cmp	r3, #0
 8004754:	d009      	beq.n	800476a <HAL_FDCAN_ActivateNotification+0x19e>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	f8d3 10e0 	ldr.w	r1, [r3, #224]	; 0xe0
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	687a      	ldr	r2, [r7, #4]
 8004764:	430a      	orrs	r2, r1
 8004766:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	68ba      	ldr	r2, [r7, #8]
 8004776:	430a      	orrs	r2, r1
 8004778:	655a      	str	r2, [r3, #84]	; 0x54

    /* Return function status */
    return HAL_OK;
 800477a:	2300      	movs	r3, #0
 800477c:	e006      	b.n	800478c <HAL_FDCAN_ActivateNotification+0x1c0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004782:	f043 0202 	orr.w	r2, r3, #2
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	661a      	str	r2, [r3, #96]	; 0x60

    return HAL_ERROR;
 800478a:	2301      	movs	r3, #1
  }
}
 800478c:	4618      	mov	r0, r3
 800478e:	371c      	adds	r7, #28
 8004790:	46bd      	mov	sp, r7
 8004792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004796:	4770      	bx	lr

08004798 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8004798:	b580      	push	{r7, lr}
 800479a:	b08c      	sub	sp, #48	; 0x30
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	681b      	ldr	r3, [r3, #0]
 80047a4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80047a6:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 80047aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047b2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80047b4:	4013      	ands	r3, r2
 80047b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80047be:	f003 0307 	and.w	r3, r3, #7
 80047c2:	62bb      	str	r3, [r7, #40]	; 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80047cc:	4013      	ands	r3, r2
 80047ce:	62bb      	str	r3, [r7, #40]	; 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80047d6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80047da:	627b      	str	r3, [r7, #36]	; 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80047e4:	4013      	ands	r3, r2
 80047e6:	627b      	str	r3, [r7, #36]	; 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80047ee:	f403 0371 	and.w	r3, r3, #15794176	; 0xf10000
 80047f2:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047fa:	6a3a      	ldr	r2, [r7, #32]
 80047fc:	4013      	ands	r3, r2
 80047fe:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004806:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800480a:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004812:	69fa      	ldr	r2, [r7, #28]
 8004814:	4013      	ands	r3, r2
 8004816:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800481e:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004826:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 8004828:	697b      	ldr	r3, [r7, #20]
 800482a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800482e:	2b00      	cmp	r3, #0
 8004830:	d00b      	beq.n	800484a <HAL_FDCAN_IRQHandler+0xb2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 8004832:	69bb      	ldr	r3, [r7, #24]
 8004834:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004838:	2b00      	cmp	r3, #0
 800483a:	d006      	beq.n	800484a <HAL_FDCAN_IRQHandler+0xb2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	2240      	movs	r2, #64	; 0x40
 8004842:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 8004844:	6878      	ldr	r0, [r7, #4]
 8004846:	f000 f916 	bl	8004a76 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 800484a:	697b      	ldr	r3, [r7, #20]
 800484c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004850:	2b00      	cmp	r3, #0
 8004852:	d019      	beq.n	8004888 <HAL_FDCAN_IRQHandler+0xf0>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 8004854:	69bb      	ldr	r3, [r7, #24]
 8004856:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800485a:	2b00      	cmp	r3, #0
 800485c:	d014      	beq.n	8004888 <HAL_FDCAN_IRQHandler+0xf0>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f8d3 30d8 	ldr.w	r3, [r3, #216]	; 0xd8
 8004866:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8004870:	693a      	ldr	r2, [r7, #16]
 8004872:	4013      	ands	r3, r2
 8004874:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800487e:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8004880:	6939      	ldr	r1, [r7, #16]
 8004882:	6878      	ldr	r0, [r7, #4]
 8004884:	f000 f8d8 	bl	8004a38 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8004888:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800488a:	2b00      	cmp	r3, #0
 800488c:	d007      	beq.n	800489e <HAL_FDCAN_IRQHandler+0x106>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004894:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8004896:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004898:	6878      	ldr	r0, [r7, #4]
 800489a:	f000 f8a2 	bl	80049e2 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800489e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d007      	beq.n	80048b4 <HAL_FDCAN_IRQHandler+0x11c>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80048aa:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 80048ac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80048ae:	6878      	ldr	r0, [r7, #4]
 80048b0:	f000 f8a2 	bl	80049f8 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 80048b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d007      	beq.n	80048ca <HAL_FDCAN_IRQHandler+0x132>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80048c0:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 80048c2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80048c4:	6878      	ldr	r0, [r7, #4]
 80048c6:	f7fc fc5f 	bl	8001188 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 80048ca:	697b      	ldr	r3, [r7, #20]
 80048cc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d00c      	beq.n	80048ee <HAL_FDCAN_IRQHandler+0x156>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 80048d4:	69bb      	ldr	r3, [r7, #24]
 80048d6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d007      	beq.n	80048ee <HAL_FDCAN_IRQHandler+0x156>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80048e6:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80048e8:	6878      	ldr	r0, [r7, #4]
 80048ea:	f000 f890 	bl	8004a0e <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 80048ee:	697b      	ldr	r3, [r7, #20]
 80048f0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	d018      	beq.n	800492a <HAL_FDCAN_IRQHandler+0x192>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 80048f8:	69bb      	ldr	r3, [r7, #24]
 80048fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d013      	beq.n	800492a <HAL_FDCAN_IRQHandler+0x192>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f8d3 30d4 	ldr.w	r3, [r3, #212]	; 0xd4
 800490a:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
 8004914:	68fa      	ldr	r2, [r7, #12]
 8004916:	4013      	ands	r3, r2
 8004918:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	2280      	movs	r2, #128	; 0x80
 8004920:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8004922:	68f9      	ldr	r1, [r7, #12]
 8004924:	6878      	ldr	r0, [r7, #4]
 8004926:	f000 f87c 	bl	8004a22 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 800492a:	697b      	ldr	r3, [r7, #20]
 800492c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004930:	2b00      	cmp	r3, #0
 8004932:	d00c      	beq.n	800494e <HAL_FDCAN_IRQHandler+0x1b6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8004934:	69bb      	ldr	r3, [r7, #24]
 8004936:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800493a:	2b00      	cmp	r3, #0
 800493c:	d007      	beq.n	800494e <HAL_FDCAN_IRQHandler+0x1b6>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004946:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8004948:	6878      	ldr	r0, [r7, #4]
 800494a:	f000 f880 	bl	8004a4e <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 800494e:	697b      	ldr	r3, [r7, #20]
 8004950:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004954:	2b00      	cmp	r3, #0
 8004956:	d00c      	beq.n	8004972 <HAL_FDCAN_IRQHandler+0x1da>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8004958:	69bb      	ldr	r3, [r7, #24]
 800495a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800495e:	2b00      	cmp	r3, #0
 8004960:	d007      	beq.n	8004972 <HAL_FDCAN_IRQHandler+0x1da>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800496a:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 800496c:	6878      	ldr	r0, [r7, #4]
 800496e:	f000 f878 	bl	8004a62 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004978:	2b00      	cmp	r3, #0
 800497a:	d00f      	beq.n	800499c <HAL_FDCAN_IRQHandler+0x204>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 800497c:	69bb      	ldr	r3, [r7, #24]
 800497e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004982:	2b00      	cmp	r3, #0
 8004984:	d00a      	beq.n	800499c <HAL_FDCAN_IRQHandler+0x204>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800498e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004994:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	661a      	str	r2, [r3, #96]	; 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 800499c:	69fb      	ldr	r3, [r7, #28]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d007      	beq.n	80049b2 <HAL_FDCAN_IRQHandler+0x21a>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	69fa      	ldr	r2, [r7, #28]
 80049a8:	651a      	str	r2, [r3, #80]	; 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 80049aa:	69f9      	ldr	r1, [r7, #28]
 80049ac:	6878      	ldr	r0, [r7, #4]
 80049ae:	f000 f876 	bl	8004a9e <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 80049b2:	6a3b      	ldr	r3, [r7, #32]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d009      	beq.n	80049cc <HAL_FDCAN_IRQHandler+0x234>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	6a3a      	ldr	r2, [r7, #32]
 80049be:	651a      	str	r2, [r3, #80]	; 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80049c4:	6a3b      	ldr	r3, [r7, #32]
 80049c6:	431a      	orrs	r2, r3
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	661a      	str	r2, [r3, #96]	; 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d002      	beq.n	80049da <HAL_FDCAN_IRQHandler+0x242>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 80049d4:	6878      	ldr	r0, [r7, #4]
 80049d6:	f000 f858 	bl	8004a8a <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 80049da:	bf00      	nop
 80049dc:	3730      	adds	r7, #48	; 0x30
 80049de:	46bd      	mov	sp, r7
 80049e0:	bd80      	pop	{r7, pc}

080049e2 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 80049e2:	b480      	push	{r7}
 80049e4:	b083      	sub	sp, #12
 80049e6:	af00      	add	r7, sp, #0
 80049e8:	6078      	str	r0, [r7, #4]
 80049ea:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 80049ec:	bf00      	nop
 80049ee:	370c      	adds	r7, #12
 80049f0:	46bd      	mov	sp, r7
 80049f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f6:	4770      	bx	lr

080049f8 <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 80049f8:	b480      	push	{r7}
 80049fa:	b083      	sub	sp, #12
 80049fc:	af00      	add	r7, sp, #0
 80049fe:	6078      	str	r0, [r7, #4]
 8004a00:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo0ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
   */
}
 8004a02:	bf00      	nop
 8004a04:	370c      	adds	r7, #12
 8004a06:	46bd      	mov	sp, r7
 8004a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0c:	4770      	bx	lr

08004a0e <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004a0e:	b480      	push	{r7}
 8004a10:	b083      	sub	sp, #12
 8004a12:	af00      	add	r7, sp, #0
 8004a14:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8004a16:	bf00      	nop
 8004a18:	370c      	adds	r7, #12
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a20:	4770      	bx	lr

08004a22 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8004a22:	b480      	push	{r7}
 8004a24:	b083      	sub	sp, #12
 8004a26:	af00      	add	r7, sp, #0
 8004a28:	6078      	str	r0, [r7, #4]
 8004a2a:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8004a2c:	bf00      	nop
 8004a2e:	370c      	adds	r7, #12
 8004a30:	46bd      	mov	sp, r7
 8004a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a36:	4770      	bx	lr

08004a38 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8004a38:	b480      	push	{r7}
 8004a3a:	b083      	sub	sp, #12
 8004a3c:	af00      	add	r7, sp, #0
 8004a3e:	6078      	str	r0, [r7, #4]
 8004a40:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8004a42:	bf00      	nop
 8004a44:	370c      	adds	r7, #12
 8004a46:	46bd      	mov	sp, r7
 8004a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4c:	4770      	bx	lr

08004a4e <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004a4e:	b480      	push	{r7}
 8004a50:	b083      	sub	sp, #12
 8004a52:	af00      	add	r7, sp, #0
 8004a54:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8004a56:	bf00      	nop
 8004a58:	370c      	adds	r7, #12
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a60:	4770      	bx	lr

08004a62 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004a62:	b480      	push	{r7}
 8004a64:	b083      	sub	sp, #12
 8004a66:	af00      	add	r7, sp, #0
 8004a68:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8004a6a:	bf00      	nop
 8004a6c:	370c      	adds	r7, #12
 8004a6e:	46bd      	mov	sp, r7
 8004a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a74:	4770      	bx	lr

08004a76 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004a76:	b480      	push	{r7}
 8004a78:	b083      	sub	sp, #12
 8004a7a:	af00      	add	r7, sp, #0
 8004a7c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8004a7e:	bf00      	nop
 8004a80:	370c      	adds	r7, #12
 8004a82:	46bd      	mov	sp, r7
 8004a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a88:	4770      	bx	lr

08004a8a <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8004a8a:	b480      	push	{r7}
 8004a8c:	b083      	sub	sp, #12
 8004a8e:	af00      	add	r7, sp, #0
 8004a90:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8004a92:	bf00      	nop
 8004a94:	370c      	adds	r7, #12
 8004a96:	46bd      	mov	sp, r7
 8004a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9c:	4770      	bx	lr

08004a9e <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8004a9e:	b480      	push	{r7}
 8004aa0:	b083      	sub	sp, #12
 8004aa2:	af00      	add	r7, sp, #0
 8004aa4:	6078      	str	r0, [r7, #4]
 8004aa6:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8004aa8:	bf00      	nop
 8004aaa:	370c      	adds	r7, #12
 8004aac:	46bd      	mov	sp, r7
 8004aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ab2:	4770      	bx	lr

08004ab4 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8004ab4:	b480      	push	{r7}
 8004ab6:	b085      	sub	sp, #20
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8004abc:	4b30      	ldr	r3, [pc, #192]	; (8004b80 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 8004abe:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4a2f      	ldr	r2, [pc, #188]	; (8004b84 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d103      	bne.n	8004ad2 <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8004aca:	68bb      	ldr	r3, [r7, #8]
 8004acc:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8004ad0:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	4a2c      	ldr	r2, [pc, #176]	; (8004b88 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 8004ad8:	4293      	cmp	r3, r2
 8004ada:	d103      	bne.n	8004ae4 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	f503 63d4 	add.w	r3, r3, #1696	; 0x6a0
 8004ae2:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	68ba      	ldr	r2, [r7, #8]
 8004ae8:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004af2:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004afa:	041a      	lsls	r2, r3, #16
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	430a      	orrs	r2, r1
 8004b02:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8004b06:	68bb      	ldr	r3, [r7, #8]
 8004b08:	f103 0270 	add.w	r2, r3, #112	; 0x70
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004b18:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b20:	061a      	lsls	r2, r3, #24
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	430a      	orrs	r2, r1
 8004b28:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8004b2c:	68bb      	ldr	r3, [r7, #8]
 8004b2e:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8004b36:	68bb      	ldr	r3, [r7, #8]
 8004b38:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8004b40:	68bb      	ldr	r3, [r7, #8]
 8004b42:	f503 7218 	add.w	r2, r3, #608	; 0x260
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8004b4a:	68bb      	ldr	r3, [r7, #8]
 8004b4c:	f503 721e 	add.w	r2, r3, #632	; 0x278
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8004b54:	68bb      	ldr	r3, [r7, #8]
 8004b56:	60fb      	str	r3, [r7, #12]
 8004b58:	e005      	b.n	8004b66 <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	3304      	adds	r3, #4
 8004b64:	60fb      	str	r3, [r7, #12]
 8004b66:	68bb      	ldr	r3, [r7, #8]
 8004b68:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8004b6c:	68fa      	ldr	r2, [r7, #12]
 8004b6e:	429a      	cmp	r2, r3
 8004b70:	d3f3      	bcc.n	8004b5a <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 8004b72:	bf00      	nop
 8004b74:	bf00      	nop
 8004b76:	3714      	adds	r7, #20
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7e:	4770      	bx	lr
 8004b80:	4000a400 	.word	0x4000a400
 8004b84:	40006800 	.word	0x40006800
 8004b88:	40006c00 	.word	0x40006c00

08004b8c <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b089      	sub	sp, #36	; 0x24
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	60f8      	str	r0, [r7, #12]
 8004b94:	60b9      	str	r1, [r7, #8]
 8004b96:	607a      	str	r2, [r7, #4]
 8004b98:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8004b9a:	68bb      	ldr	r3, [r7, #8]
 8004b9c:	685b      	ldr	r3, [r3, #4]
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d10a      	bne.n	8004bb8 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8004ba2:	68bb      	ldr	r3, [r7, #8]
 8004ba4:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 8004ba6:	68bb      	ldr	r3, [r7, #8]
 8004ba8:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8004baa:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8004bac:	68bb      	ldr	r3, [r7, #8]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8004bb2:	4313      	orrs	r3, r2
 8004bb4:	61fb      	str	r3, [r7, #28]
 8004bb6:	e00a      	b.n	8004bce <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8004bb8:	68bb      	ldr	r3, [r7, #8]
 8004bba:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8004bbc:	68bb      	ldr	r3, [r7, #8]
 8004bbe:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8004bc0:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 8004bc2:	68bb      	ldr	r3, [r7, #8]
 8004bc4:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 8004bc6:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8004bc8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004bcc:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8004bce:	68bb      	ldr	r3, [r7, #8]
 8004bd0:	6a1b      	ldr	r3, [r3, #32]
 8004bd2:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 8004bd4:	68bb      	ldr	r3, [r7, #8]
 8004bd6:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8004bd8:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8004bda:	68bb      	ldr	r3, [r7, #8]
 8004bdc:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8004bde:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8004be0:	68bb      	ldr	r3, [r7, #8]
 8004be2:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 8004be4:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 8004be6:	68bb      	ldr	r3, [r7, #8]
 8004be8:	68db      	ldr	r3, [r3, #12]
 8004bea:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8004bec:	4313      	orrs	r3, r2
 8004bee:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004bf4:	683a      	ldr	r2, [r7, #0]
 8004bf6:	4613      	mov	r3, r2
 8004bf8:	00db      	lsls	r3, r3, #3
 8004bfa:	4413      	add	r3, r2
 8004bfc:	00db      	lsls	r3, r3, #3
 8004bfe:	440b      	add	r3, r1
 8004c00:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 8004c02:	69bb      	ldr	r3, [r7, #24]
 8004c04:	69fa      	ldr	r2, [r7, #28]
 8004c06:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8004c08:	69bb      	ldr	r3, [r7, #24]
 8004c0a:	3304      	adds	r3, #4
 8004c0c:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 8004c0e:	69bb      	ldr	r3, [r7, #24]
 8004c10:	693a      	ldr	r2, [r7, #16]
 8004c12:	601a      	str	r2, [r3, #0]
  TxAddress++;
 8004c14:	69bb      	ldr	r3, [r7, #24]
 8004c16:	3304      	adds	r3, #4
 8004c18:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8004c1a:	2300      	movs	r3, #0
 8004c1c:	617b      	str	r3, [r7, #20]
 8004c1e:	e020      	b.n	8004c62 <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8004c20:	697b      	ldr	r3, [r7, #20]
 8004c22:	3303      	adds	r3, #3
 8004c24:	687a      	ldr	r2, [r7, #4]
 8004c26:	4413      	add	r3, r2
 8004c28:	781b      	ldrb	r3, [r3, #0]
 8004c2a:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8004c2c:	697b      	ldr	r3, [r7, #20]
 8004c2e:	3302      	adds	r3, #2
 8004c30:	6879      	ldr	r1, [r7, #4]
 8004c32:	440b      	add	r3, r1
 8004c34:	781b      	ldrb	r3, [r3, #0]
 8004c36:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8004c38:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8004c3a:	697b      	ldr	r3, [r7, #20]
 8004c3c:	3301      	adds	r3, #1
 8004c3e:	6879      	ldr	r1, [r7, #4]
 8004c40:	440b      	add	r3, r1
 8004c42:	781b      	ldrb	r3, [r3, #0]
 8004c44:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 8004c46:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 8004c48:	6879      	ldr	r1, [r7, #4]
 8004c4a:	697a      	ldr	r2, [r7, #20]
 8004c4c:	440a      	add	r2, r1
 8004c4e:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 8004c50:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 8004c52:	69bb      	ldr	r3, [r7, #24]
 8004c54:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8004c56:	69bb      	ldr	r3, [r7, #24]
 8004c58:	3304      	adds	r3, #4
 8004c5a:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8004c5c:	697b      	ldr	r3, [r7, #20]
 8004c5e:	3304      	adds	r3, #4
 8004c60:	617b      	str	r3, [r7, #20]
 8004c62:	68bb      	ldr	r3, [r7, #8]
 8004c64:	68db      	ldr	r3, [r3, #12]
 8004c66:	4a06      	ldr	r2, [pc, #24]	; (8004c80 <FDCAN_CopyMessageToRAM+0xf4>)
 8004c68:	5cd3      	ldrb	r3, [r2, r3]
 8004c6a:	461a      	mov	r2, r3
 8004c6c:	697b      	ldr	r3, [r7, #20]
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d3d6      	bcc.n	8004c20 <FDCAN_CopyMessageToRAM+0x94>
  }
}
 8004c72:	bf00      	nop
 8004c74:	bf00      	nop
 8004c76:	3724      	adds	r7, #36	; 0x24
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7e:	4770      	bx	lr
 8004c80:	08008550 	.word	0x08008550

08004c84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004c84:	b480      	push	{r7}
 8004c86:	b087      	sub	sp, #28
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
 8004c8c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004c8e:	2300      	movs	r3, #0
 8004c90:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004c92:	e15a      	b.n	8004f4a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	681a      	ldr	r2, [r3, #0]
 8004c98:	2101      	movs	r1, #1
 8004c9a:	697b      	ldr	r3, [r7, #20]
 8004c9c:	fa01 f303 	lsl.w	r3, r1, r3
 8004ca0:	4013      	ands	r3, r2
 8004ca2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	f000 814c 	beq.w	8004f44 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	f003 0303 	and.w	r3, r3, #3
 8004cb4:	2b01      	cmp	r3, #1
 8004cb6:	d005      	beq.n	8004cc4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	685b      	ldr	r3, [r3, #4]
 8004cbc:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004cc0:	2b02      	cmp	r3, #2
 8004cc2:	d130      	bne.n	8004d26 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	689b      	ldr	r3, [r3, #8]
 8004cc8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004cca:	697b      	ldr	r3, [r7, #20]
 8004ccc:	005b      	lsls	r3, r3, #1
 8004cce:	2203      	movs	r2, #3
 8004cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8004cd4:	43db      	mvns	r3, r3
 8004cd6:	693a      	ldr	r2, [r7, #16]
 8004cd8:	4013      	ands	r3, r2
 8004cda:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	68da      	ldr	r2, [r3, #12]
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	005b      	lsls	r3, r3, #1
 8004ce4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ce8:	693a      	ldr	r2, [r7, #16]
 8004cea:	4313      	orrs	r3, r2
 8004cec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	693a      	ldr	r2, [r7, #16]
 8004cf2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	685b      	ldr	r3, [r3, #4]
 8004cf8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004cfa:	2201      	movs	r2, #1
 8004cfc:	697b      	ldr	r3, [r7, #20]
 8004cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8004d02:	43db      	mvns	r3, r3
 8004d04:	693a      	ldr	r2, [r7, #16]
 8004d06:	4013      	ands	r3, r2
 8004d08:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	685b      	ldr	r3, [r3, #4]
 8004d0e:	091b      	lsrs	r3, r3, #4
 8004d10:	f003 0201 	and.w	r2, r3, #1
 8004d14:	697b      	ldr	r3, [r7, #20]
 8004d16:	fa02 f303 	lsl.w	r3, r2, r3
 8004d1a:	693a      	ldr	r2, [r7, #16]
 8004d1c:	4313      	orrs	r3, r2
 8004d1e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	693a      	ldr	r2, [r7, #16]
 8004d24:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	685b      	ldr	r3, [r3, #4]
 8004d2a:	f003 0303 	and.w	r3, r3, #3
 8004d2e:	2b03      	cmp	r3, #3
 8004d30:	d017      	beq.n	8004d62 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	68db      	ldr	r3, [r3, #12]
 8004d36:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004d38:	697b      	ldr	r3, [r7, #20]
 8004d3a:	005b      	lsls	r3, r3, #1
 8004d3c:	2203      	movs	r2, #3
 8004d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d42:	43db      	mvns	r3, r3
 8004d44:	693a      	ldr	r2, [r7, #16]
 8004d46:	4013      	ands	r3, r2
 8004d48:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004d4a:	683b      	ldr	r3, [r7, #0]
 8004d4c:	689a      	ldr	r2, [r3, #8]
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	005b      	lsls	r3, r3, #1
 8004d52:	fa02 f303 	lsl.w	r3, r2, r3
 8004d56:	693a      	ldr	r2, [r7, #16]
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	693a      	ldr	r2, [r7, #16]
 8004d60:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004d62:	683b      	ldr	r3, [r7, #0]
 8004d64:	685b      	ldr	r3, [r3, #4]
 8004d66:	f003 0303 	and.w	r3, r3, #3
 8004d6a:	2b02      	cmp	r3, #2
 8004d6c:	d123      	bne.n	8004db6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004d6e:	697b      	ldr	r3, [r7, #20]
 8004d70:	08da      	lsrs	r2, r3, #3
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	3208      	adds	r2, #8
 8004d76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004d7a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004d7c:	697b      	ldr	r3, [r7, #20]
 8004d7e:	f003 0307 	and.w	r3, r3, #7
 8004d82:	009b      	lsls	r3, r3, #2
 8004d84:	220f      	movs	r2, #15
 8004d86:	fa02 f303 	lsl.w	r3, r2, r3
 8004d8a:	43db      	mvns	r3, r3
 8004d8c:	693a      	ldr	r2, [r7, #16]
 8004d8e:	4013      	ands	r3, r2
 8004d90:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	691a      	ldr	r2, [r3, #16]
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	f003 0307 	and.w	r3, r3, #7
 8004d9c:	009b      	lsls	r3, r3, #2
 8004d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8004da2:	693a      	ldr	r2, [r7, #16]
 8004da4:	4313      	orrs	r3, r2
 8004da6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004da8:	697b      	ldr	r3, [r7, #20]
 8004daa:	08da      	lsrs	r2, r3, #3
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	3208      	adds	r2, #8
 8004db0:	6939      	ldr	r1, [r7, #16]
 8004db2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004dbc:	697b      	ldr	r3, [r7, #20]
 8004dbe:	005b      	lsls	r3, r3, #1
 8004dc0:	2203      	movs	r2, #3
 8004dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8004dc6:	43db      	mvns	r3, r3
 8004dc8:	693a      	ldr	r2, [r7, #16]
 8004dca:	4013      	ands	r3, r2
 8004dcc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	685b      	ldr	r3, [r3, #4]
 8004dd2:	f003 0203 	and.w	r2, r3, #3
 8004dd6:	697b      	ldr	r3, [r7, #20]
 8004dd8:	005b      	lsls	r3, r3, #1
 8004dda:	fa02 f303 	lsl.w	r3, r2, r3
 8004dde:	693a      	ldr	r2, [r7, #16]
 8004de0:	4313      	orrs	r3, r2
 8004de2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	693a      	ldr	r2, [r7, #16]
 8004de8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	f000 80a6 	beq.w	8004f44 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004df8:	4b5b      	ldr	r3, [pc, #364]	; (8004f68 <HAL_GPIO_Init+0x2e4>)
 8004dfa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004dfc:	4a5a      	ldr	r2, [pc, #360]	; (8004f68 <HAL_GPIO_Init+0x2e4>)
 8004dfe:	f043 0301 	orr.w	r3, r3, #1
 8004e02:	6613      	str	r3, [r2, #96]	; 0x60
 8004e04:	4b58      	ldr	r3, [pc, #352]	; (8004f68 <HAL_GPIO_Init+0x2e4>)
 8004e06:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004e08:	f003 0301 	and.w	r3, r3, #1
 8004e0c:	60bb      	str	r3, [r7, #8]
 8004e0e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004e10:	4a56      	ldr	r2, [pc, #344]	; (8004f6c <HAL_GPIO_Init+0x2e8>)
 8004e12:	697b      	ldr	r3, [r7, #20]
 8004e14:	089b      	lsrs	r3, r3, #2
 8004e16:	3302      	adds	r3, #2
 8004e18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e1c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004e1e:	697b      	ldr	r3, [r7, #20]
 8004e20:	f003 0303 	and.w	r3, r3, #3
 8004e24:	009b      	lsls	r3, r3, #2
 8004e26:	220f      	movs	r2, #15
 8004e28:	fa02 f303 	lsl.w	r3, r2, r3
 8004e2c:	43db      	mvns	r3, r3
 8004e2e:	693a      	ldr	r2, [r7, #16]
 8004e30:	4013      	ands	r3, r2
 8004e32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004e3a:	d01f      	beq.n	8004e7c <HAL_GPIO_Init+0x1f8>
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	4a4c      	ldr	r2, [pc, #304]	; (8004f70 <HAL_GPIO_Init+0x2ec>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	d019      	beq.n	8004e78 <HAL_GPIO_Init+0x1f4>
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	4a4b      	ldr	r2, [pc, #300]	; (8004f74 <HAL_GPIO_Init+0x2f0>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d013      	beq.n	8004e74 <HAL_GPIO_Init+0x1f0>
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	4a4a      	ldr	r2, [pc, #296]	; (8004f78 <HAL_GPIO_Init+0x2f4>)
 8004e50:	4293      	cmp	r3, r2
 8004e52:	d00d      	beq.n	8004e70 <HAL_GPIO_Init+0x1ec>
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	4a49      	ldr	r2, [pc, #292]	; (8004f7c <HAL_GPIO_Init+0x2f8>)
 8004e58:	4293      	cmp	r3, r2
 8004e5a:	d007      	beq.n	8004e6c <HAL_GPIO_Init+0x1e8>
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	4a48      	ldr	r2, [pc, #288]	; (8004f80 <HAL_GPIO_Init+0x2fc>)
 8004e60:	4293      	cmp	r3, r2
 8004e62:	d101      	bne.n	8004e68 <HAL_GPIO_Init+0x1e4>
 8004e64:	2305      	movs	r3, #5
 8004e66:	e00a      	b.n	8004e7e <HAL_GPIO_Init+0x1fa>
 8004e68:	2306      	movs	r3, #6
 8004e6a:	e008      	b.n	8004e7e <HAL_GPIO_Init+0x1fa>
 8004e6c:	2304      	movs	r3, #4
 8004e6e:	e006      	b.n	8004e7e <HAL_GPIO_Init+0x1fa>
 8004e70:	2303      	movs	r3, #3
 8004e72:	e004      	b.n	8004e7e <HAL_GPIO_Init+0x1fa>
 8004e74:	2302      	movs	r3, #2
 8004e76:	e002      	b.n	8004e7e <HAL_GPIO_Init+0x1fa>
 8004e78:	2301      	movs	r3, #1
 8004e7a:	e000      	b.n	8004e7e <HAL_GPIO_Init+0x1fa>
 8004e7c:	2300      	movs	r3, #0
 8004e7e:	697a      	ldr	r2, [r7, #20]
 8004e80:	f002 0203 	and.w	r2, r2, #3
 8004e84:	0092      	lsls	r2, r2, #2
 8004e86:	4093      	lsls	r3, r2
 8004e88:	693a      	ldr	r2, [r7, #16]
 8004e8a:	4313      	orrs	r3, r2
 8004e8c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004e8e:	4937      	ldr	r1, [pc, #220]	; (8004f6c <HAL_GPIO_Init+0x2e8>)
 8004e90:	697b      	ldr	r3, [r7, #20]
 8004e92:	089b      	lsrs	r3, r3, #2
 8004e94:	3302      	adds	r3, #2
 8004e96:	693a      	ldr	r2, [r7, #16]
 8004e98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004e9c:	4b39      	ldr	r3, [pc, #228]	; (8004f84 <HAL_GPIO_Init+0x300>)
 8004e9e:	689b      	ldr	r3, [r3, #8]
 8004ea0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	43db      	mvns	r3, r3
 8004ea6:	693a      	ldr	r2, [r7, #16]
 8004ea8:	4013      	ands	r3, r2
 8004eaa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	685b      	ldr	r3, [r3, #4]
 8004eb0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d003      	beq.n	8004ec0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004eb8:	693a      	ldr	r2, [r7, #16]
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	4313      	orrs	r3, r2
 8004ebe:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004ec0:	4a30      	ldr	r2, [pc, #192]	; (8004f84 <HAL_GPIO_Init+0x300>)
 8004ec2:	693b      	ldr	r3, [r7, #16]
 8004ec4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004ec6:	4b2f      	ldr	r3, [pc, #188]	; (8004f84 <HAL_GPIO_Init+0x300>)
 8004ec8:	68db      	ldr	r3, [r3, #12]
 8004eca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	43db      	mvns	r3, r3
 8004ed0:	693a      	ldr	r2, [r7, #16]
 8004ed2:	4013      	ands	r3, r2
 8004ed4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004ed6:	683b      	ldr	r3, [r7, #0]
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d003      	beq.n	8004eea <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004ee2:	693a      	ldr	r2, [r7, #16]
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	4313      	orrs	r3, r2
 8004ee8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004eea:	4a26      	ldr	r2, [pc, #152]	; (8004f84 <HAL_GPIO_Init+0x300>)
 8004eec:	693b      	ldr	r3, [r7, #16]
 8004eee:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8004ef0:	4b24      	ldr	r3, [pc, #144]	; (8004f84 <HAL_GPIO_Init+0x300>)
 8004ef2:	685b      	ldr	r3, [r3, #4]
 8004ef4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	43db      	mvns	r3, r3
 8004efa:	693a      	ldr	r2, [r7, #16]
 8004efc:	4013      	ands	r3, r2
 8004efe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004f00:	683b      	ldr	r3, [r7, #0]
 8004f02:	685b      	ldr	r3, [r3, #4]
 8004f04:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d003      	beq.n	8004f14 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004f0c:	693a      	ldr	r2, [r7, #16]
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	4313      	orrs	r3, r2
 8004f12:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004f14:	4a1b      	ldr	r2, [pc, #108]	; (8004f84 <HAL_GPIO_Init+0x300>)
 8004f16:	693b      	ldr	r3, [r7, #16]
 8004f18:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8004f1a:	4b1a      	ldr	r3, [pc, #104]	; (8004f84 <HAL_GPIO_Init+0x300>)
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	43db      	mvns	r3, r3
 8004f24:	693a      	ldr	r2, [r7, #16]
 8004f26:	4013      	ands	r3, r2
 8004f28:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	685b      	ldr	r3, [r3, #4]
 8004f2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d003      	beq.n	8004f3e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8004f36:	693a      	ldr	r2, [r7, #16]
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004f3e:	4a11      	ldr	r2, [pc, #68]	; (8004f84 <HAL_GPIO_Init+0x300>)
 8004f40:	693b      	ldr	r3, [r7, #16]
 8004f42:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004f44:	697b      	ldr	r3, [r7, #20]
 8004f46:	3301      	adds	r3, #1
 8004f48:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004f4a:	683b      	ldr	r3, [r7, #0]
 8004f4c:	681a      	ldr	r2, [r3, #0]
 8004f4e:	697b      	ldr	r3, [r7, #20]
 8004f50:	fa22 f303 	lsr.w	r3, r2, r3
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	f47f ae9d 	bne.w	8004c94 <HAL_GPIO_Init+0x10>
  }
}
 8004f5a:	bf00      	nop
 8004f5c:	bf00      	nop
 8004f5e:	371c      	adds	r7, #28
 8004f60:	46bd      	mov	sp, r7
 8004f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f66:	4770      	bx	lr
 8004f68:	40021000 	.word	0x40021000
 8004f6c:	40010000 	.word	0x40010000
 8004f70:	48000400 	.word	0x48000400
 8004f74:	48000800 	.word	0x48000800
 8004f78:	48000c00 	.word	0x48000c00
 8004f7c:	48001000 	.word	0x48001000
 8004f80:	48001400 	.word	0x48001400
 8004f84:	40010400 	.word	0x40010400

08004f88 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004f88:	b480      	push	{r7}
 8004f8a:	b085      	sub	sp, #20
 8004f8c:	af00      	add	r7, sp, #0
 8004f8e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d141      	bne.n	800501a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004f96:	4b4b      	ldr	r3, [pc, #300]	; (80050c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004f9e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fa2:	d131      	bne.n	8005008 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004fa4:	4b47      	ldr	r3, [pc, #284]	; (80050c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fa6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004faa:	4a46      	ldr	r2, [pc, #280]	; (80050c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004fb0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004fb4:	4b43      	ldr	r3, [pc, #268]	; (80050c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004fbc:	4a41      	ldr	r2, [pc, #260]	; (80050c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fbe:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004fc2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004fc4:	4b40      	ldr	r3, [pc, #256]	; (80050c8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	2232      	movs	r2, #50	; 0x32
 8004fca:	fb02 f303 	mul.w	r3, r2, r3
 8004fce:	4a3f      	ldr	r2, [pc, #252]	; (80050cc <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004fd0:	fba2 2303 	umull	r2, r3, r2, r3
 8004fd4:	0c9b      	lsrs	r3, r3, #18
 8004fd6:	3301      	adds	r3, #1
 8004fd8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004fda:	e002      	b.n	8004fe2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	3b01      	subs	r3, #1
 8004fe0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004fe2:	4b38      	ldr	r3, [pc, #224]	; (80050c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fe4:	695b      	ldr	r3, [r3, #20]
 8004fe6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fee:	d102      	bne.n	8004ff6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d1f2      	bne.n	8004fdc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004ff6:	4b33      	ldr	r3, [pc, #204]	; (80050c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ff8:	695b      	ldr	r3, [r3, #20]
 8004ffa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ffe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005002:	d158      	bne.n	80050b6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005004:	2303      	movs	r3, #3
 8005006:	e057      	b.n	80050b8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005008:	4b2e      	ldr	r3, [pc, #184]	; (80050c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800500a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800500e:	4a2d      	ldr	r2, [pc, #180]	; (80050c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005010:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005014:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8005018:	e04d      	b.n	80050b6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005020:	d141      	bne.n	80050a6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005022:	4b28      	ldr	r3, [pc, #160]	; (80050c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800502a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800502e:	d131      	bne.n	8005094 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005030:	4b24      	ldr	r3, [pc, #144]	; (80050c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005032:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005036:	4a23      	ldr	r2, [pc, #140]	; (80050c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005038:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800503c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005040:	4b20      	ldr	r3, [pc, #128]	; (80050c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005048:	4a1e      	ldr	r2, [pc, #120]	; (80050c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800504a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800504e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005050:	4b1d      	ldr	r3, [pc, #116]	; (80050c8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	2232      	movs	r2, #50	; 0x32
 8005056:	fb02 f303 	mul.w	r3, r2, r3
 800505a:	4a1c      	ldr	r2, [pc, #112]	; (80050cc <HAL_PWREx_ControlVoltageScaling+0x144>)
 800505c:	fba2 2303 	umull	r2, r3, r2, r3
 8005060:	0c9b      	lsrs	r3, r3, #18
 8005062:	3301      	adds	r3, #1
 8005064:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005066:	e002      	b.n	800506e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	3b01      	subs	r3, #1
 800506c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800506e:	4b15      	ldr	r3, [pc, #84]	; (80050c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005070:	695b      	ldr	r3, [r3, #20]
 8005072:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005076:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800507a:	d102      	bne.n	8005082 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d1f2      	bne.n	8005068 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005082:	4b10      	ldr	r3, [pc, #64]	; (80050c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005084:	695b      	ldr	r3, [r3, #20]
 8005086:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800508a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800508e:	d112      	bne.n	80050b6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005090:	2303      	movs	r3, #3
 8005092:	e011      	b.n	80050b8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005094:	4b0b      	ldr	r3, [pc, #44]	; (80050c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005096:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800509a:	4a0a      	ldr	r2, [pc, #40]	; (80050c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800509c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050a0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80050a4:	e007      	b.n	80050b6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80050a6:	4b07      	ldr	r3, [pc, #28]	; (80050c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80050ae:	4a05      	ldr	r2, [pc, #20]	; (80050c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050b0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80050b4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80050b6:	2300      	movs	r3, #0
}
 80050b8:	4618      	mov	r0, r3
 80050ba:	3714      	adds	r7, #20
 80050bc:	46bd      	mov	sp, r7
 80050be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c2:	4770      	bx	lr
 80050c4:	40007000 	.word	0x40007000
 80050c8:	20000010 	.word	0x20000010
 80050cc:	431bde83 	.word	0x431bde83

080050d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80050d0:	b580      	push	{r7, lr}
 80050d2:	b088      	sub	sp, #32
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d101      	bne.n	80050e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80050de:	2301      	movs	r3, #1
 80050e0:	e2fe      	b.n	80056e0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f003 0301 	and.w	r3, r3, #1
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d075      	beq.n	80051da <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80050ee:	4b97      	ldr	r3, [pc, #604]	; (800534c <HAL_RCC_OscConfig+0x27c>)
 80050f0:	689b      	ldr	r3, [r3, #8]
 80050f2:	f003 030c 	and.w	r3, r3, #12
 80050f6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80050f8:	4b94      	ldr	r3, [pc, #592]	; (800534c <HAL_RCC_OscConfig+0x27c>)
 80050fa:	68db      	ldr	r3, [r3, #12]
 80050fc:	f003 0303 	and.w	r3, r3, #3
 8005100:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8005102:	69bb      	ldr	r3, [r7, #24]
 8005104:	2b0c      	cmp	r3, #12
 8005106:	d102      	bne.n	800510e <HAL_RCC_OscConfig+0x3e>
 8005108:	697b      	ldr	r3, [r7, #20]
 800510a:	2b03      	cmp	r3, #3
 800510c:	d002      	beq.n	8005114 <HAL_RCC_OscConfig+0x44>
 800510e:	69bb      	ldr	r3, [r7, #24]
 8005110:	2b08      	cmp	r3, #8
 8005112:	d10b      	bne.n	800512c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005114:	4b8d      	ldr	r3, [pc, #564]	; (800534c <HAL_RCC_OscConfig+0x27c>)
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800511c:	2b00      	cmp	r3, #0
 800511e:	d05b      	beq.n	80051d8 <HAL_RCC_OscConfig+0x108>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	685b      	ldr	r3, [r3, #4]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d157      	bne.n	80051d8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005128:	2301      	movs	r3, #1
 800512a:	e2d9      	b.n	80056e0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	685b      	ldr	r3, [r3, #4]
 8005130:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005134:	d106      	bne.n	8005144 <HAL_RCC_OscConfig+0x74>
 8005136:	4b85      	ldr	r3, [pc, #532]	; (800534c <HAL_RCC_OscConfig+0x27c>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	4a84      	ldr	r2, [pc, #528]	; (800534c <HAL_RCC_OscConfig+0x27c>)
 800513c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005140:	6013      	str	r3, [r2, #0]
 8005142:	e01d      	b.n	8005180 <HAL_RCC_OscConfig+0xb0>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800514c:	d10c      	bne.n	8005168 <HAL_RCC_OscConfig+0x98>
 800514e:	4b7f      	ldr	r3, [pc, #508]	; (800534c <HAL_RCC_OscConfig+0x27c>)
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	4a7e      	ldr	r2, [pc, #504]	; (800534c <HAL_RCC_OscConfig+0x27c>)
 8005154:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005158:	6013      	str	r3, [r2, #0]
 800515a:	4b7c      	ldr	r3, [pc, #496]	; (800534c <HAL_RCC_OscConfig+0x27c>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	4a7b      	ldr	r2, [pc, #492]	; (800534c <HAL_RCC_OscConfig+0x27c>)
 8005160:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005164:	6013      	str	r3, [r2, #0]
 8005166:	e00b      	b.n	8005180 <HAL_RCC_OscConfig+0xb0>
 8005168:	4b78      	ldr	r3, [pc, #480]	; (800534c <HAL_RCC_OscConfig+0x27c>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	4a77      	ldr	r2, [pc, #476]	; (800534c <HAL_RCC_OscConfig+0x27c>)
 800516e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005172:	6013      	str	r3, [r2, #0]
 8005174:	4b75      	ldr	r3, [pc, #468]	; (800534c <HAL_RCC_OscConfig+0x27c>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	4a74      	ldr	r2, [pc, #464]	; (800534c <HAL_RCC_OscConfig+0x27c>)
 800517a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800517e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	685b      	ldr	r3, [r3, #4]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d013      	beq.n	80051b0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005188:	f7fc fec0 	bl	8001f0c <HAL_GetTick>
 800518c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800518e:	e008      	b.n	80051a2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005190:	f7fc febc 	bl	8001f0c <HAL_GetTick>
 8005194:	4602      	mov	r2, r0
 8005196:	693b      	ldr	r3, [r7, #16]
 8005198:	1ad3      	subs	r3, r2, r3
 800519a:	2b64      	cmp	r3, #100	; 0x64
 800519c:	d901      	bls.n	80051a2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800519e:	2303      	movs	r3, #3
 80051a0:	e29e      	b.n	80056e0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80051a2:	4b6a      	ldr	r3, [pc, #424]	; (800534c <HAL_RCC_OscConfig+0x27c>)
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d0f0      	beq.n	8005190 <HAL_RCC_OscConfig+0xc0>
 80051ae:	e014      	b.n	80051da <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051b0:	f7fc feac 	bl	8001f0c <HAL_GetTick>
 80051b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80051b6:	e008      	b.n	80051ca <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80051b8:	f7fc fea8 	bl	8001f0c <HAL_GetTick>
 80051bc:	4602      	mov	r2, r0
 80051be:	693b      	ldr	r3, [r7, #16]
 80051c0:	1ad3      	subs	r3, r2, r3
 80051c2:	2b64      	cmp	r3, #100	; 0x64
 80051c4:	d901      	bls.n	80051ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80051c6:	2303      	movs	r3, #3
 80051c8:	e28a      	b.n	80056e0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80051ca:	4b60      	ldr	r3, [pc, #384]	; (800534c <HAL_RCC_OscConfig+0x27c>)
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d1f0      	bne.n	80051b8 <HAL_RCC_OscConfig+0xe8>
 80051d6:	e000      	b.n	80051da <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	f003 0302 	and.w	r3, r3, #2
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d075      	beq.n	80052d2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80051e6:	4b59      	ldr	r3, [pc, #356]	; (800534c <HAL_RCC_OscConfig+0x27c>)
 80051e8:	689b      	ldr	r3, [r3, #8]
 80051ea:	f003 030c 	and.w	r3, r3, #12
 80051ee:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80051f0:	4b56      	ldr	r3, [pc, #344]	; (800534c <HAL_RCC_OscConfig+0x27c>)
 80051f2:	68db      	ldr	r3, [r3, #12]
 80051f4:	f003 0303 	and.w	r3, r3, #3
 80051f8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80051fa:	69bb      	ldr	r3, [r7, #24]
 80051fc:	2b0c      	cmp	r3, #12
 80051fe:	d102      	bne.n	8005206 <HAL_RCC_OscConfig+0x136>
 8005200:	697b      	ldr	r3, [r7, #20]
 8005202:	2b02      	cmp	r3, #2
 8005204:	d002      	beq.n	800520c <HAL_RCC_OscConfig+0x13c>
 8005206:	69bb      	ldr	r3, [r7, #24]
 8005208:	2b04      	cmp	r3, #4
 800520a:	d11f      	bne.n	800524c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800520c:	4b4f      	ldr	r3, [pc, #316]	; (800534c <HAL_RCC_OscConfig+0x27c>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005214:	2b00      	cmp	r3, #0
 8005216:	d005      	beq.n	8005224 <HAL_RCC_OscConfig+0x154>
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	68db      	ldr	r3, [r3, #12]
 800521c:	2b00      	cmp	r3, #0
 800521e:	d101      	bne.n	8005224 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8005220:	2301      	movs	r3, #1
 8005222:	e25d      	b.n	80056e0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005224:	4b49      	ldr	r3, [pc, #292]	; (800534c <HAL_RCC_OscConfig+0x27c>)
 8005226:	685b      	ldr	r3, [r3, #4]
 8005228:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	691b      	ldr	r3, [r3, #16]
 8005230:	061b      	lsls	r3, r3, #24
 8005232:	4946      	ldr	r1, [pc, #280]	; (800534c <HAL_RCC_OscConfig+0x27c>)
 8005234:	4313      	orrs	r3, r2
 8005236:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005238:	4b45      	ldr	r3, [pc, #276]	; (8005350 <HAL_RCC_OscConfig+0x280>)
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	4618      	mov	r0, r3
 800523e:	f7fc fe19 	bl	8001e74 <HAL_InitTick>
 8005242:	4603      	mov	r3, r0
 8005244:	2b00      	cmp	r3, #0
 8005246:	d043      	beq.n	80052d0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8005248:	2301      	movs	r3, #1
 800524a:	e249      	b.n	80056e0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	68db      	ldr	r3, [r3, #12]
 8005250:	2b00      	cmp	r3, #0
 8005252:	d023      	beq.n	800529c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005254:	4b3d      	ldr	r3, [pc, #244]	; (800534c <HAL_RCC_OscConfig+0x27c>)
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	4a3c      	ldr	r2, [pc, #240]	; (800534c <HAL_RCC_OscConfig+0x27c>)
 800525a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800525e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005260:	f7fc fe54 	bl	8001f0c <HAL_GetTick>
 8005264:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005266:	e008      	b.n	800527a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005268:	f7fc fe50 	bl	8001f0c <HAL_GetTick>
 800526c:	4602      	mov	r2, r0
 800526e:	693b      	ldr	r3, [r7, #16]
 8005270:	1ad3      	subs	r3, r2, r3
 8005272:	2b02      	cmp	r3, #2
 8005274:	d901      	bls.n	800527a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005276:	2303      	movs	r3, #3
 8005278:	e232      	b.n	80056e0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800527a:	4b34      	ldr	r3, [pc, #208]	; (800534c <HAL_RCC_OscConfig+0x27c>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005282:	2b00      	cmp	r3, #0
 8005284:	d0f0      	beq.n	8005268 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005286:	4b31      	ldr	r3, [pc, #196]	; (800534c <HAL_RCC_OscConfig+0x27c>)
 8005288:	685b      	ldr	r3, [r3, #4]
 800528a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	691b      	ldr	r3, [r3, #16]
 8005292:	061b      	lsls	r3, r3, #24
 8005294:	492d      	ldr	r1, [pc, #180]	; (800534c <HAL_RCC_OscConfig+0x27c>)
 8005296:	4313      	orrs	r3, r2
 8005298:	604b      	str	r3, [r1, #4]
 800529a:	e01a      	b.n	80052d2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800529c:	4b2b      	ldr	r3, [pc, #172]	; (800534c <HAL_RCC_OscConfig+0x27c>)
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	4a2a      	ldr	r2, [pc, #168]	; (800534c <HAL_RCC_OscConfig+0x27c>)
 80052a2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80052a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052a8:	f7fc fe30 	bl	8001f0c <HAL_GetTick>
 80052ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80052ae:	e008      	b.n	80052c2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80052b0:	f7fc fe2c 	bl	8001f0c <HAL_GetTick>
 80052b4:	4602      	mov	r2, r0
 80052b6:	693b      	ldr	r3, [r7, #16]
 80052b8:	1ad3      	subs	r3, r2, r3
 80052ba:	2b02      	cmp	r3, #2
 80052bc:	d901      	bls.n	80052c2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80052be:	2303      	movs	r3, #3
 80052c0:	e20e      	b.n	80056e0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80052c2:	4b22      	ldr	r3, [pc, #136]	; (800534c <HAL_RCC_OscConfig+0x27c>)
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d1f0      	bne.n	80052b0 <HAL_RCC_OscConfig+0x1e0>
 80052ce:	e000      	b.n	80052d2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80052d0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	f003 0308 	and.w	r3, r3, #8
 80052da:	2b00      	cmp	r3, #0
 80052dc:	d041      	beq.n	8005362 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	695b      	ldr	r3, [r3, #20]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d01c      	beq.n	8005320 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80052e6:	4b19      	ldr	r3, [pc, #100]	; (800534c <HAL_RCC_OscConfig+0x27c>)
 80052e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80052ec:	4a17      	ldr	r2, [pc, #92]	; (800534c <HAL_RCC_OscConfig+0x27c>)
 80052ee:	f043 0301 	orr.w	r3, r3, #1
 80052f2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052f6:	f7fc fe09 	bl	8001f0c <HAL_GetTick>
 80052fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80052fc:	e008      	b.n	8005310 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80052fe:	f7fc fe05 	bl	8001f0c <HAL_GetTick>
 8005302:	4602      	mov	r2, r0
 8005304:	693b      	ldr	r3, [r7, #16]
 8005306:	1ad3      	subs	r3, r2, r3
 8005308:	2b02      	cmp	r3, #2
 800530a:	d901      	bls.n	8005310 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800530c:	2303      	movs	r3, #3
 800530e:	e1e7      	b.n	80056e0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005310:	4b0e      	ldr	r3, [pc, #56]	; (800534c <HAL_RCC_OscConfig+0x27c>)
 8005312:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005316:	f003 0302 	and.w	r3, r3, #2
 800531a:	2b00      	cmp	r3, #0
 800531c:	d0ef      	beq.n	80052fe <HAL_RCC_OscConfig+0x22e>
 800531e:	e020      	b.n	8005362 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005320:	4b0a      	ldr	r3, [pc, #40]	; (800534c <HAL_RCC_OscConfig+0x27c>)
 8005322:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005326:	4a09      	ldr	r2, [pc, #36]	; (800534c <HAL_RCC_OscConfig+0x27c>)
 8005328:	f023 0301 	bic.w	r3, r3, #1
 800532c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005330:	f7fc fdec 	bl	8001f0c <HAL_GetTick>
 8005334:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005336:	e00d      	b.n	8005354 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005338:	f7fc fde8 	bl	8001f0c <HAL_GetTick>
 800533c:	4602      	mov	r2, r0
 800533e:	693b      	ldr	r3, [r7, #16]
 8005340:	1ad3      	subs	r3, r2, r3
 8005342:	2b02      	cmp	r3, #2
 8005344:	d906      	bls.n	8005354 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005346:	2303      	movs	r3, #3
 8005348:	e1ca      	b.n	80056e0 <HAL_RCC_OscConfig+0x610>
 800534a:	bf00      	nop
 800534c:	40021000 	.word	0x40021000
 8005350:	20000014 	.word	0x20000014
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005354:	4b8c      	ldr	r3, [pc, #560]	; (8005588 <HAL_RCC_OscConfig+0x4b8>)
 8005356:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800535a:	f003 0302 	and.w	r3, r3, #2
 800535e:	2b00      	cmp	r3, #0
 8005360:	d1ea      	bne.n	8005338 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	f003 0304 	and.w	r3, r3, #4
 800536a:	2b00      	cmp	r3, #0
 800536c:	f000 80a6 	beq.w	80054bc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005370:	2300      	movs	r3, #0
 8005372:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005374:	4b84      	ldr	r3, [pc, #528]	; (8005588 <HAL_RCC_OscConfig+0x4b8>)
 8005376:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005378:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800537c:	2b00      	cmp	r3, #0
 800537e:	d101      	bne.n	8005384 <HAL_RCC_OscConfig+0x2b4>
 8005380:	2301      	movs	r3, #1
 8005382:	e000      	b.n	8005386 <HAL_RCC_OscConfig+0x2b6>
 8005384:	2300      	movs	r3, #0
 8005386:	2b00      	cmp	r3, #0
 8005388:	d00d      	beq.n	80053a6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800538a:	4b7f      	ldr	r3, [pc, #508]	; (8005588 <HAL_RCC_OscConfig+0x4b8>)
 800538c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800538e:	4a7e      	ldr	r2, [pc, #504]	; (8005588 <HAL_RCC_OscConfig+0x4b8>)
 8005390:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005394:	6593      	str	r3, [r2, #88]	; 0x58
 8005396:	4b7c      	ldr	r3, [pc, #496]	; (8005588 <HAL_RCC_OscConfig+0x4b8>)
 8005398:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800539a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800539e:	60fb      	str	r3, [r7, #12]
 80053a0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80053a2:	2301      	movs	r3, #1
 80053a4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80053a6:	4b79      	ldr	r3, [pc, #484]	; (800558c <HAL_RCC_OscConfig+0x4bc>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d118      	bne.n	80053e4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80053b2:	4b76      	ldr	r3, [pc, #472]	; (800558c <HAL_RCC_OscConfig+0x4bc>)
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	4a75      	ldr	r2, [pc, #468]	; (800558c <HAL_RCC_OscConfig+0x4bc>)
 80053b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80053bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80053be:	f7fc fda5 	bl	8001f0c <HAL_GetTick>
 80053c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80053c4:	e008      	b.n	80053d8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053c6:	f7fc fda1 	bl	8001f0c <HAL_GetTick>
 80053ca:	4602      	mov	r2, r0
 80053cc:	693b      	ldr	r3, [r7, #16]
 80053ce:	1ad3      	subs	r3, r2, r3
 80053d0:	2b02      	cmp	r3, #2
 80053d2:	d901      	bls.n	80053d8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80053d4:	2303      	movs	r3, #3
 80053d6:	e183      	b.n	80056e0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80053d8:	4b6c      	ldr	r3, [pc, #432]	; (800558c <HAL_RCC_OscConfig+0x4bc>)
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d0f0      	beq.n	80053c6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	689b      	ldr	r3, [r3, #8]
 80053e8:	2b01      	cmp	r3, #1
 80053ea:	d108      	bne.n	80053fe <HAL_RCC_OscConfig+0x32e>
 80053ec:	4b66      	ldr	r3, [pc, #408]	; (8005588 <HAL_RCC_OscConfig+0x4b8>)
 80053ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053f2:	4a65      	ldr	r2, [pc, #404]	; (8005588 <HAL_RCC_OscConfig+0x4b8>)
 80053f4:	f043 0301 	orr.w	r3, r3, #1
 80053f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80053fc:	e024      	b.n	8005448 <HAL_RCC_OscConfig+0x378>
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	689b      	ldr	r3, [r3, #8]
 8005402:	2b05      	cmp	r3, #5
 8005404:	d110      	bne.n	8005428 <HAL_RCC_OscConfig+0x358>
 8005406:	4b60      	ldr	r3, [pc, #384]	; (8005588 <HAL_RCC_OscConfig+0x4b8>)
 8005408:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800540c:	4a5e      	ldr	r2, [pc, #376]	; (8005588 <HAL_RCC_OscConfig+0x4b8>)
 800540e:	f043 0304 	orr.w	r3, r3, #4
 8005412:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005416:	4b5c      	ldr	r3, [pc, #368]	; (8005588 <HAL_RCC_OscConfig+0x4b8>)
 8005418:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800541c:	4a5a      	ldr	r2, [pc, #360]	; (8005588 <HAL_RCC_OscConfig+0x4b8>)
 800541e:	f043 0301 	orr.w	r3, r3, #1
 8005422:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005426:	e00f      	b.n	8005448 <HAL_RCC_OscConfig+0x378>
 8005428:	4b57      	ldr	r3, [pc, #348]	; (8005588 <HAL_RCC_OscConfig+0x4b8>)
 800542a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800542e:	4a56      	ldr	r2, [pc, #344]	; (8005588 <HAL_RCC_OscConfig+0x4b8>)
 8005430:	f023 0301 	bic.w	r3, r3, #1
 8005434:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005438:	4b53      	ldr	r3, [pc, #332]	; (8005588 <HAL_RCC_OscConfig+0x4b8>)
 800543a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800543e:	4a52      	ldr	r2, [pc, #328]	; (8005588 <HAL_RCC_OscConfig+0x4b8>)
 8005440:	f023 0304 	bic.w	r3, r3, #4
 8005444:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	689b      	ldr	r3, [r3, #8]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d016      	beq.n	800547e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005450:	f7fc fd5c 	bl	8001f0c <HAL_GetTick>
 8005454:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005456:	e00a      	b.n	800546e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005458:	f7fc fd58 	bl	8001f0c <HAL_GetTick>
 800545c:	4602      	mov	r2, r0
 800545e:	693b      	ldr	r3, [r7, #16]
 8005460:	1ad3      	subs	r3, r2, r3
 8005462:	f241 3288 	movw	r2, #5000	; 0x1388
 8005466:	4293      	cmp	r3, r2
 8005468:	d901      	bls.n	800546e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800546a:	2303      	movs	r3, #3
 800546c:	e138      	b.n	80056e0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800546e:	4b46      	ldr	r3, [pc, #280]	; (8005588 <HAL_RCC_OscConfig+0x4b8>)
 8005470:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005474:	f003 0302 	and.w	r3, r3, #2
 8005478:	2b00      	cmp	r3, #0
 800547a:	d0ed      	beq.n	8005458 <HAL_RCC_OscConfig+0x388>
 800547c:	e015      	b.n	80054aa <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800547e:	f7fc fd45 	bl	8001f0c <HAL_GetTick>
 8005482:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005484:	e00a      	b.n	800549c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005486:	f7fc fd41 	bl	8001f0c <HAL_GetTick>
 800548a:	4602      	mov	r2, r0
 800548c:	693b      	ldr	r3, [r7, #16]
 800548e:	1ad3      	subs	r3, r2, r3
 8005490:	f241 3288 	movw	r2, #5000	; 0x1388
 8005494:	4293      	cmp	r3, r2
 8005496:	d901      	bls.n	800549c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005498:	2303      	movs	r3, #3
 800549a:	e121      	b.n	80056e0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800549c:	4b3a      	ldr	r3, [pc, #232]	; (8005588 <HAL_RCC_OscConfig+0x4b8>)
 800549e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054a2:	f003 0302 	and.w	r3, r3, #2
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d1ed      	bne.n	8005486 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80054aa:	7ffb      	ldrb	r3, [r7, #31]
 80054ac:	2b01      	cmp	r3, #1
 80054ae:	d105      	bne.n	80054bc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054b0:	4b35      	ldr	r3, [pc, #212]	; (8005588 <HAL_RCC_OscConfig+0x4b8>)
 80054b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054b4:	4a34      	ldr	r2, [pc, #208]	; (8005588 <HAL_RCC_OscConfig+0x4b8>)
 80054b6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80054ba:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f003 0320 	and.w	r3, r3, #32
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d03c      	beq.n	8005542 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	699b      	ldr	r3, [r3, #24]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d01c      	beq.n	800550a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80054d0:	4b2d      	ldr	r3, [pc, #180]	; (8005588 <HAL_RCC_OscConfig+0x4b8>)
 80054d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80054d6:	4a2c      	ldr	r2, [pc, #176]	; (8005588 <HAL_RCC_OscConfig+0x4b8>)
 80054d8:	f043 0301 	orr.w	r3, r3, #1
 80054dc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054e0:	f7fc fd14 	bl	8001f0c <HAL_GetTick>
 80054e4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80054e6:	e008      	b.n	80054fa <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80054e8:	f7fc fd10 	bl	8001f0c <HAL_GetTick>
 80054ec:	4602      	mov	r2, r0
 80054ee:	693b      	ldr	r3, [r7, #16]
 80054f0:	1ad3      	subs	r3, r2, r3
 80054f2:	2b02      	cmp	r3, #2
 80054f4:	d901      	bls.n	80054fa <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80054f6:	2303      	movs	r3, #3
 80054f8:	e0f2      	b.n	80056e0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80054fa:	4b23      	ldr	r3, [pc, #140]	; (8005588 <HAL_RCC_OscConfig+0x4b8>)
 80054fc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005500:	f003 0302 	and.w	r3, r3, #2
 8005504:	2b00      	cmp	r3, #0
 8005506:	d0ef      	beq.n	80054e8 <HAL_RCC_OscConfig+0x418>
 8005508:	e01b      	b.n	8005542 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800550a:	4b1f      	ldr	r3, [pc, #124]	; (8005588 <HAL_RCC_OscConfig+0x4b8>)
 800550c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005510:	4a1d      	ldr	r2, [pc, #116]	; (8005588 <HAL_RCC_OscConfig+0x4b8>)
 8005512:	f023 0301 	bic.w	r3, r3, #1
 8005516:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800551a:	f7fc fcf7 	bl	8001f0c <HAL_GetTick>
 800551e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005520:	e008      	b.n	8005534 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005522:	f7fc fcf3 	bl	8001f0c <HAL_GetTick>
 8005526:	4602      	mov	r2, r0
 8005528:	693b      	ldr	r3, [r7, #16]
 800552a:	1ad3      	subs	r3, r2, r3
 800552c:	2b02      	cmp	r3, #2
 800552e:	d901      	bls.n	8005534 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005530:	2303      	movs	r3, #3
 8005532:	e0d5      	b.n	80056e0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005534:	4b14      	ldr	r3, [pc, #80]	; (8005588 <HAL_RCC_OscConfig+0x4b8>)
 8005536:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800553a:	f003 0302 	and.w	r3, r3, #2
 800553e:	2b00      	cmp	r3, #0
 8005540:	d1ef      	bne.n	8005522 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	69db      	ldr	r3, [r3, #28]
 8005546:	2b00      	cmp	r3, #0
 8005548:	f000 80c9 	beq.w	80056de <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800554c:	4b0e      	ldr	r3, [pc, #56]	; (8005588 <HAL_RCC_OscConfig+0x4b8>)
 800554e:	689b      	ldr	r3, [r3, #8]
 8005550:	f003 030c 	and.w	r3, r3, #12
 8005554:	2b0c      	cmp	r3, #12
 8005556:	f000 8083 	beq.w	8005660 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	69db      	ldr	r3, [r3, #28]
 800555e:	2b02      	cmp	r3, #2
 8005560:	d15e      	bne.n	8005620 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005562:	4b09      	ldr	r3, [pc, #36]	; (8005588 <HAL_RCC_OscConfig+0x4b8>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	4a08      	ldr	r2, [pc, #32]	; (8005588 <HAL_RCC_OscConfig+0x4b8>)
 8005568:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800556c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800556e:	f7fc fccd 	bl	8001f0c <HAL_GetTick>
 8005572:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005574:	e00c      	b.n	8005590 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005576:	f7fc fcc9 	bl	8001f0c <HAL_GetTick>
 800557a:	4602      	mov	r2, r0
 800557c:	693b      	ldr	r3, [r7, #16]
 800557e:	1ad3      	subs	r3, r2, r3
 8005580:	2b02      	cmp	r3, #2
 8005582:	d905      	bls.n	8005590 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8005584:	2303      	movs	r3, #3
 8005586:	e0ab      	b.n	80056e0 <HAL_RCC_OscConfig+0x610>
 8005588:	40021000 	.word	0x40021000
 800558c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005590:	4b55      	ldr	r3, [pc, #340]	; (80056e8 <HAL_RCC_OscConfig+0x618>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005598:	2b00      	cmp	r3, #0
 800559a:	d1ec      	bne.n	8005576 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800559c:	4b52      	ldr	r3, [pc, #328]	; (80056e8 <HAL_RCC_OscConfig+0x618>)
 800559e:	68da      	ldr	r2, [r3, #12]
 80055a0:	4b52      	ldr	r3, [pc, #328]	; (80056ec <HAL_RCC_OscConfig+0x61c>)
 80055a2:	4013      	ands	r3, r2
 80055a4:	687a      	ldr	r2, [r7, #4]
 80055a6:	6a11      	ldr	r1, [r2, #32]
 80055a8:	687a      	ldr	r2, [r7, #4]
 80055aa:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80055ac:	3a01      	subs	r2, #1
 80055ae:	0112      	lsls	r2, r2, #4
 80055b0:	4311      	orrs	r1, r2
 80055b2:	687a      	ldr	r2, [r7, #4]
 80055b4:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80055b6:	0212      	lsls	r2, r2, #8
 80055b8:	4311      	orrs	r1, r2
 80055ba:	687a      	ldr	r2, [r7, #4]
 80055bc:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80055be:	0852      	lsrs	r2, r2, #1
 80055c0:	3a01      	subs	r2, #1
 80055c2:	0552      	lsls	r2, r2, #21
 80055c4:	4311      	orrs	r1, r2
 80055c6:	687a      	ldr	r2, [r7, #4]
 80055c8:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80055ca:	0852      	lsrs	r2, r2, #1
 80055cc:	3a01      	subs	r2, #1
 80055ce:	0652      	lsls	r2, r2, #25
 80055d0:	4311      	orrs	r1, r2
 80055d2:	687a      	ldr	r2, [r7, #4]
 80055d4:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80055d6:	06d2      	lsls	r2, r2, #27
 80055d8:	430a      	orrs	r2, r1
 80055da:	4943      	ldr	r1, [pc, #268]	; (80056e8 <HAL_RCC_OscConfig+0x618>)
 80055dc:	4313      	orrs	r3, r2
 80055de:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80055e0:	4b41      	ldr	r3, [pc, #260]	; (80056e8 <HAL_RCC_OscConfig+0x618>)
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	4a40      	ldr	r2, [pc, #256]	; (80056e8 <HAL_RCC_OscConfig+0x618>)
 80055e6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80055ea:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80055ec:	4b3e      	ldr	r3, [pc, #248]	; (80056e8 <HAL_RCC_OscConfig+0x618>)
 80055ee:	68db      	ldr	r3, [r3, #12]
 80055f0:	4a3d      	ldr	r2, [pc, #244]	; (80056e8 <HAL_RCC_OscConfig+0x618>)
 80055f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80055f6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055f8:	f7fc fc88 	bl	8001f0c <HAL_GetTick>
 80055fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80055fe:	e008      	b.n	8005612 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005600:	f7fc fc84 	bl	8001f0c <HAL_GetTick>
 8005604:	4602      	mov	r2, r0
 8005606:	693b      	ldr	r3, [r7, #16]
 8005608:	1ad3      	subs	r3, r2, r3
 800560a:	2b02      	cmp	r3, #2
 800560c:	d901      	bls.n	8005612 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800560e:	2303      	movs	r3, #3
 8005610:	e066      	b.n	80056e0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005612:	4b35      	ldr	r3, [pc, #212]	; (80056e8 <HAL_RCC_OscConfig+0x618>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800561a:	2b00      	cmp	r3, #0
 800561c:	d0f0      	beq.n	8005600 <HAL_RCC_OscConfig+0x530>
 800561e:	e05e      	b.n	80056de <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005620:	4b31      	ldr	r3, [pc, #196]	; (80056e8 <HAL_RCC_OscConfig+0x618>)
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	4a30      	ldr	r2, [pc, #192]	; (80056e8 <HAL_RCC_OscConfig+0x618>)
 8005626:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800562a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800562c:	f7fc fc6e 	bl	8001f0c <HAL_GetTick>
 8005630:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005632:	e008      	b.n	8005646 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005634:	f7fc fc6a 	bl	8001f0c <HAL_GetTick>
 8005638:	4602      	mov	r2, r0
 800563a:	693b      	ldr	r3, [r7, #16]
 800563c:	1ad3      	subs	r3, r2, r3
 800563e:	2b02      	cmp	r3, #2
 8005640:	d901      	bls.n	8005646 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8005642:	2303      	movs	r3, #3
 8005644:	e04c      	b.n	80056e0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005646:	4b28      	ldr	r3, [pc, #160]	; (80056e8 <HAL_RCC_OscConfig+0x618>)
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800564e:	2b00      	cmp	r3, #0
 8005650:	d1f0      	bne.n	8005634 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005652:	4b25      	ldr	r3, [pc, #148]	; (80056e8 <HAL_RCC_OscConfig+0x618>)
 8005654:	68da      	ldr	r2, [r3, #12]
 8005656:	4924      	ldr	r1, [pc, #144]	; (80056e8 <HAL_RCC_OscConfig+0x618>)
 8005658:	4b25      	ldr	r3, [pc, #148]	; (80056f0 <HAL_RCC_OscConfig+0x620>)
 800565a:	4013      	ands	r3, r2
 800565c:	60cb      	str	r3, [r1, #12]
 800565e:	e03e      	b.n	80056de <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	69db      	ldr	r3, [r3, #28]
 8005664:	2b01      	cmp	r3, #1
 8005666:	d101      	bne.n	800566c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8005668:	2301      	movs	r3, #1
 800566a:	e039      	b.n	80056e0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800566c:	4b1e      	ldr	r3, [pc, #120]	; (80056e8 <HAL_RCC_OscConfig+0x618>)
 800566e:	68db      	ldr	r3, [r3, #12]
 8005670:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005672:	697b      	ldr	r3, [r7, #20]
 8005674:	f003 0203 	and.w	r2, r3, #3
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6a1b      	ldr	r3, [r3, #32]
 800567c:	429a      	cmp	r2, r3
 800567e:	d12c      	bne.n	80056da <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005680:	697b      	ldr	r3, [r7, #20]
 8005682:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800568a:	3b01      	subs	r3, #1
 800568c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800568e:	429a      	cmp	r2, r3
 8005690:	d123      	bne.n	80056da <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005692:	697b      	ldr	r3, [r7, #20]
 8005694:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800569c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800569e:	429a      	cmp	r2, r3
 80056a0:	d11b      	bne.n	80056da <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80056a2:	697b      	ldr	r3, [r7, #20]
 80056a4:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056ac:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80056ae:	429a      	cmp	r2, r3
 80056b0:	d113      	bne.n	80056da <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80056b2:	697b      	ldr	r3, [r7, #20]
 80056b4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056bc:	085b      	lsrs	r3, r3, #1
 80056be:	3b01      	subs	r3, #1
 80056c0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80056c2:	429a      	cmp	r2, r3
 80056c4:	d109      	bne.n	80056da <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80056c6:	697b      	ldr	r3, [r7, #20]
 80056c8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056d0:	085b      	lsrs	r3, r3, #1
 80056d2:	3b01      	subs	r3, #1
 80056d4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80056d6:	429a      	cmp	r2, r3
 80056d8:	d001      	beq.n	80056de <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80056da:	2301      	movs	r3, #1
 80056dc:	e000      	b.n	80056e0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80056de:	2300      	movs	r3, #0
}
 80056e0:	4618      	mov	r0, r3
 80056e2:	3720      	adds	r7, #32
 80056e4:	46bd      	mov	sp, r7
 80056e6:	bd80      	pop	{r7, pc}
 80056e8:	40021000 	.word	0x40021000
 80056ec:	019f800c 	.word	0x019f800c
 80056f0:	feeefffc 	.word	0xfeeefffc

080056f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b086      	sub	sp, #24
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
 80056fc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80056fe:	2300      	movs	r3, #0
 8005700:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d101      	bne.n	800570c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005708:	2301      	movs	r3, #1
 800570a:	e11e      	b.n	800594a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800570c:	4b91      	ldr	r3, [pc, #580]	; (8005954 <HAL_RCC_ClockConfig+0x260>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	f003 030f 	and.w	r3, r3, #15
 8005714:	683a      	ldr	r2, [r7, #0]
 8005716:	429a      	cmp	r2, r3
 8005718:	d910      	bls.n	800573c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800571a:	4b8e      	ldr	r3, [pc, #568]	; (8005954 <HAL_RCC_ClockConfig+0x260>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f023 020f 	bic.w	r2, r3, #15
 8005722:	498c      	ldr	r1, [pc, #560]	; (8005954 <HAL_RCC_ClockConfig+0x260>)
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	4313      	orrs	r3, r2
 8005728:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800572a:	4b8a      	ldr	r3, [pc, #552]	; (8005954 <HAL_RCC_ClockConfig+0x260>)
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	f003 030f 	and.w	r3, r3, #15
 8005732:	683a      	ldr	r2, [r7, #0]
 8005734:	429a      	cmp	r2, r3
 8005736:	d001      	beq.n	800573c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005738:	2301      	movs	r3, #1
 800573a:	e106      	b.n	800594a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	f003 0301 	and.w	r3, r3, #1
 8005744:	2b00      	cmp	r3, #0
 8005746:	d073      	beq.n	8005830 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	685b      	ldr	r3, [r3, #4]
 800574c:	2b03      	cmp	r3, #3
 800574e:	d129      	bne.n	80057a4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005750:	4b81      	ldr	r3, [pc, #516]	; (8005958 <HAL_RCC_ClockConfig+0x264>)
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005758:	2b00      	cmp	r3, #0
 800575a:	d101      	bne.n	8005760 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800575c:	2301      	movs	r3, #1
 800575e:	e0f4      	b.n	800594a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005760:	f000 f99e 	bl	8005aa0 <RCC_GetSysClockFreqFromPLLSource>
 8005764:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8005766:	693b      	ldr	r3, [r7, #16]
 8005768:	4a7c      	ldr	r2, [pc, #496]	; (800595c <HAL_RCC_ClockConfig+0x268>)
 800576a:	4293      	cmp	r3, r2
 800576c:	d93f      	bls.n	80057ee <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800576e:	4b7a      	ldr	r3, [pc, #488]	; (8005958 <HAL_RCC_ClockConfig+0x264>)
 8005770:	689b      	ldr	r3, [r3, #8]
 8005772:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005776:	2b00      	cmp	r3, #0
 8005778:	d009      	beq.n	800578e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005782:	2b00      	cmp	r3, #0
 8005784:	d033      	beq.n	80057ee <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800578a:	2b00      	cmp	r3, #0
 800578c:	d12f      	bne.n	80057ee <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800578e:	4b72      	ldr	r3, [pc, #456]	; (8005958 <HAL_RCC_ClockConfig+0x264>)
 8005790:	689b      	ldr	r3, [r3, #8]
 8005792:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005796:	4a70      	ldr	r2, [pc, #448]	; (8005958 <HAL_RCC_ClockConfig+0x264>)
 8005798:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800579c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800579e:	2380      	movs	r3, #128	; 0x80
 80057a0:	617b      	str	r3, [r7, #20]
 80057a2:	e024      	b.n	80057ee <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	685b      	ldr	r3, [r3, #4]
 80057a8:	2b02      	cmp	r3, #2
 80057aa:	d107      	bne.n	80057bc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80057ac:	4b6a      	ldr	r3, [pc, #424]	; (8005958 <HAL_RCC_ClockConfig+0x264>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d109      	bne.n	80057cc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80057b8:	2301      	movs	r3, #1
 80057ba:	e0c6      	b.n	800594a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80057bc:	4b66      	ldr	r3, [pc, #408]	; (8005958 <HAL_RCC_ClockConfig+0x264>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d101      	bne.n	80057cc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80057c8:	2301      	movs	r3, #1
 80057ca:	e0be      	b.n	800594a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80057cc:	f000 f8ce 	bl	800596c <HAL_RCC_GetSysClockFreq>
 80057d0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80057d2:	693b      	ldr	r3, [r7, #16]
 80057d4:	4a61      	ldr	r2, [pc, #388]	; (800595c <HAL_RCC_ClockConfig+0x268>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d909      	bls.n	80057ee <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80057da:	4b5f      	ldr	r3, [pc, #380]	; (8005958 <HAL_RCC_ClockConfig+0x264>)
 80057dc:	689b      	ldr	r3, [r3, #8]
 80057de:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80057e2:	4a5d      	ldr	r2, [pc, #372]	; (8005958 <HAL_RCC_ClockConfig+0x264>)
 80057e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80057e8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80057ea:	2380      	movs	r3, #128	; 0x80
 80057ec:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80057ee:	4b5a      	ldr	r3, [pc, #360]	; (8005958 <HAL_RCC_ClockConfig+0x264>)
 80057f0:	689b      	ldr	r3, [r3, #8]
 80057f2:	f023 0203 	bic.w	r2, r3, #3
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	685b      	ldr	r3, [r3, #4]
 80057fa:	4957      	ldr	r1, [pc, #348]	; (8005958 <HAL_RCC_ClockConfig+0x264>)
 80057fc:	4313      	orrs	r3, r2
 80057fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005800:	f7fc fb84 	bl	8001f0c <HAL_GetTick>
 8005804:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005806:	e00a      	b.n	800581e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005808:	f7fc fb80 	bl	8001f0c <HAL_GetTick>
 800580c:	4602      	mov	r2, r0
 800580e:	68fb      	ldr	r3, [r7, #12]
 8005810:	1ad3      	subs	r3, r2, r3
 8005812:	f241 3288 	movw	r2, #5000	; 0x1388
 8005816:	4293      	cmp	r3, r2
 8005818:	d901      	bls.n	800581e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800581a:	2303      	movs	r3, #3
 800581c:	e095      	b.n	800594a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800581e:	4b4e      	ldr	r3, [pc, #312]	; (8005958 <HAL_RCC_ClockConfig+0x264>)
 8005820:	689b      	ldr	r3, [r3, #8]
 8005822:	f003 020c 	and.w	r2, r3, #12
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	685b      	ldr	r3, [r3, #4]
 800582a:	009b      	lsls	r3, r3, #2
 800582c:	429a      	cmp	r2, r3
 800582e:	d1eb      	bne.n	8005808 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f003 0302 	and.w	r3, r3, #2
 8005838:	2b00      	cmp	r3, #0
 800583a:	d023      	beq.n	8005884 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f003 0304 	and.w	r3, r3, #4
 8005844:	2b00      	cmp	r3, #0
 8005846:	d005      	beq.n	8005854 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005848:	4b43      	ldr	r3, [pc, #268]	; (8005958 <HAL_RCC_ClockConfig+0x264>)
 800584a:	689b      	ldr	r3, [r3, #8]
 800584c:	4a42      	ldr	r2, [pc, #264]	; (8005958 <HAL_RCC_ClockConfig+0x264>)
 800584e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005852:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f003 0308 	and.w	r3, r3, #8
 800585c:	2b00      	cmp	r3, #0
 800585e:	d007      	beq.n	8005870 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005860:	4b3d      	ldr	r3, [pc, #244]	; (8005958 <HAL_RCC_ClockConfig+0x264>)
 8005862:	689b      	ldr	r3, [r3, #8]
 8005864:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8005868:	4a3b      	ldr	r2, [pc, #236]	; (8005958 <HAL_RCC_ClockConfig+0x264>)
 800586a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800586e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005870:	4b39      	ldr	r3, [pc, #228]	; (8005958 <HAL_RCC_ClockConfig+0x264>)
 8005872:	689b      	ldr	r3, [r3, #8]
 8005874:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	689b      	ldr	r3, [r3, #8]
 800587c:	4936      	ldr	r1, [pc, #216]	; (8005958 <HAL_RCC_ClockConfig+0x264>)
 800587e:	4313      	orrs	r3, r2
 8005880:	608b      	str	r3, [r1, #8]
 8005882:	e008      	b.n	8005896 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005884:	697b      	ldr	r3, [r7, #20]
 8005886:	2b80      	cmp	r3, #128	; 0x80
 8005888:	d105      	bne.n	8005896 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800588a:	4b33      	ldr	r3, [pc, #204]	; (8005958 <HAL_RCC_ClockConfig+0x264>)
 800588c:	689b      	ldr	r3, [r3, #8]
 800588e:	4a32      	ldr	r2, [pc, #200]	; (8005958 <HAL_RCC_ClockConfig+0x264>)
 8005890:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005894:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005896:	4b2f      	ldr	r3, [pc, #188]	; (8005954 <HAL_RCC_ClockConfig+0x260>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f003 030f 	and.w	r3, r3, #15
 800589e:	683a      	ldr	r2, [r7, #0]
 80058a0:	429a      	cmp	r2, r3
 80058a2:	d21d      	bcs.n	80058e0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80058a4:	4b2b      	ldr	r3, [pc, #172]	; (8005954 <HAL_RCC_ClockConfig+0x260>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f023 020f 	bic.w	r2, r3, #15
 80058ac:	4929      	ldr	r1, [pc, #164]	; (8005954 <HAL_RCC_ClockConfig+0x260>)
 80058ae:	683b      	ldr	r3, [r7, #0]
 80058b0:	4313      	orrs	r3, r2
 80058b2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80058b4:	f7fc fb2a 	bl	8001f0c <HAL_GetTick>
 80058b8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80058ba:	e00a      	b.n	80058d2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80058bc:	f7fc fb26 	bl	8001f0c <HAL_GetTick>
 80058c0:	4602      	mov	r2, r0
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	1ad3      	subs	r3, r2, r3
 80058c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d901      	bls.n	80058d2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80058ce:	2303      	movs	r3, #3
 80058d0:	e03b      	b.n	800594a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80058d2:	4b20      	ldr	r3, [pc, #128]	; (8005954 <HAL_RCC_ClockConfig+0x260>)
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f003 030f 	and.w	r3, r3, #15
 80058da:	683a      	ldr	r2, [r7, #0]
 80058dc:	429a      	cmp	r2, r3
 80058de:	d1ed      	bne.n	80058bc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f003 0304 	and.w	r3, r3, #4
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d008      	beq.n	80058fe <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80058ec:	4b1a      	ldr	r3, [pc, #104]	; (8005958 <HAL_RCC_ClockConfig+0x264>)
 80058ee:	689b      	ldr	r3, [r3, #8]
 80058f0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	68db      	ldr	r3, [r3, #12]
 80058f8:	4917      	ldr	r1, [pc, #92]	; (8005958 <HAL_RCC_ClockConfig+0x264>)
 80058fa:	4313      	orrs	r3, r2
 80058fc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f003 0308 	and.w	r3, r3, #8
 8005906:	2b00      	cmp	r3, #0
 8005908:	d009      	beq.n	800591e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800590a:	4b13      	ldr	r3, [pc, #76]	; (8005958 <HAL_RCC_ClockConfig+0x264>)
 800590c:	689b      	ldr	r3, [r3, #8]
 800590e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	691b      	ldr	r3, [r3, #16]
 8005916:	00db      	lsls	r3, r3, #3
 8005918:	490f      	ldr	r1, [pc, #60]	; (8005958 <HAL_RCC_ClockConfig+0x264>)
 800591a:	4313      	orrs	r3, r2
 800591c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800591e:	f000 f825 	bl	800596c <HAL_RCC_GetSysClockFreq>
 8005922:	4602      	mov	r2, r0
 8005924:	4b0c      	ldr	r3, [pc, #48]	; (8005958 <HAL_RCC_ClockConfig+0x264>)
 8005926:	689b      	ldr	r3, [r3, #8]
 8005928:	091b      	lsrs	r3, r3, #4
 800592a:	f003 030f 	and.w	r3, r3, #15
 800592e:	490c      	ldr	r1, [pc, #48]	; (8005960 <HAL_RCC_ClockConfig+0x26c>)
 8005930:	5ccb      	ldrb	r3, [r1, r3]
 8005932:	f003 031f 	and.w	r3, r3, #31
 8005936:	fa22 f303 	lsr.w	r3, r2, r3
 800593a:	4a0a      	ldr	r2, [pc, #40]	; (8005964 <HAL_RCC_ClockConfig+0x270>)
 800593c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800593e:	4b0a      	ldr	r3, [pc, #40]	; (8005968 <HAL_RCC_ClockConfig+0x274>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	4618      	mov	r0, r3
 8005944:	f7fc fa96 	bl	8001e74 <HAL_InitTick>
 8005948:	4603      	mov	r3, r0
}
 800594a:	4618      	mov	r0, r3
 800594c:	3718      	adds	r7, #24
 800594e:	46bd      	mov	sp, r7
 8005950:	bd80      	pop	{r7, pc}
 8005952:	bf00      	nop
 8005954:	40022000 	.word	0x40022000
 8005958:	40021000 	.word	0x40021000
 800595c:	04c4b400 	.word	0x04c4b400
 8005960:	08008538 	.word	0x08008538
 8005964:	20000010 	.word	0x20000010
 8005968:	20000014 	.word	0x20000014

0800596c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800596c:	b480      	push	{r7}
 800596e:	b087      	sub	sp, #28
 8005970:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005972:	4b2c      	ldr	r3, [pc, #176]	; (8005a24 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005974:	689b      	ldr	r3, [r3, #8]
 8005976:	f003 030c 	and.w	r3, r3, #12
 800597a:	2b04      	cmp	r3, #4
 800597c:	d102      	bne.n	8005984 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800597e:	4b2a      	ldr	r3, [pc, #168]	; (8005a28 <HAL_RCC_GetSysClockFreq+0xbc>)
 8005980:	613b      	str	r3, [r7, #16]
 8005982:	e047      	b.n	8005a14 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8005984:	4b27      	ldr	r3, [pc, #156]	; (8005a24 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005986:	689b      	ldr	r3, [r3, #8]
 8005988:	f003 030c 	and.w	r3, r3, #12
 800598c:	2b08      	cmp	r3, #8
 800598e:	d102      	bne.n	8005996 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005990:	4b26      	ldr	r3, [pc, #152]	; (8005a2c <HAL_RCC_GetSysClockFreq+0xc0>)
 8005992:	613b      	str	r3, [r7, #16]
 8005994:	e03e      	b.n	8005a14 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8005996:	4b23      	ldr	r3, [pc, #140]	; (8005a24 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005998:	689b      	ldr	r3, [r3, #8]
 800599a:	f003 030c 	and.w	r3, r3, #12
 800599e:	2b0c      	cmp	r3, #12
 80059a0:	d136      	bne.n	8005a10 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80059a2:	4b20      	ldr	r3, [pc, #128]	; (8005a24 <HAL_RCC_GetSysClockFreq+0xb8>)
 80059a4:	68db      	ldr	r3, [r3, #12]
 80059a6:	f003 0303 	and.w	r3, r3, #3
 80059aa:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80059ac:	4b1d      	ldr	r3, [pc, #116]	; (8005a24 <HAL_RCC_GetSysClockFreq+0xb8>)
 80059ae:	68db      	ldr	r3, [r3, #12]
 80059b0:	091b      	lsrs	r3, r3, #4
 80059b2:	f003 030f 	and.w	r3, r3, #15
 80059b6:	3301      	adds	r3, #1
 80059b8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	2b03      	cmp	r3, #3
 80059be:	d10c      	bne.n	80059da <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80059c0:	4a1a      	ldr	r2, [pc, #104]	; (8005a2c <HAL_RCC_GetSysClockFreq+0xc0>)
 80059c2:	68bb      	ldr	r3, [r7, #8]
 80059c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80059c8:	4a16      	ldr	r2, [pc, #88]	; (8005a24 <HAL_RCC_GetSysClockFreq+0xb8>)
 80059ca:	68d2      	ldr	r2, [r2, #12]
 80059cc:	0a12      	lsrs	r2, r2, #8
 80059ce:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80059d2:	fb02 f303 	mul.w	r3, r2, r3
 80059d6:	617b      	str	r3, [r7, #20]
      break;
 80059d8:	e00c      	b.n	80059f4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80059da:	4a13      	ldr	r2, [pc, #76]	; (8005a28 <HAL_RCC_GetSysClockFreq+0xbc>)
 80059dc:	68bb      	ldr	r3, [r7, #8]
 80059de:	fbb2 f3f3 	udiv	r3, r2, r3
 80059e2:	4a10      	ldr	r2, [pc, #64]	; (8005a24 <HAL_RCC_GetSysClockFreq+0xb8>)
 80059e4:	68d2      	ldr	r2, [r2, #12]
 80059e6:	0a12      	lsrs	r2, r2, #8
 80059e8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80059ec:	fb02 f303 	mul.w	r3, r2, r3
 80059f0:	617b      	str	r3, [r7, #20]
      break;
 80059f2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80059f4:	4b0b      	ldr	r3, [pc, #44]	; (8005a24 <HAL_RCC_GetSysClockFreq+0xb8>)
 80059f6:	68db      	ldr	r3, [r3, #12]
 80059f8:	0e5b      	lsrs	r3, r3, #25
 80059fa:	f003 0303 	and.w	r3, r3, #3
 80059fe:	3301      	adds	r3, #1
 8005a00:	005b      	lsls	r3, r3, #1
 8005a02:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005a04:	697a      	ldr	r2, [r7, #20]
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a0c:	613b      	str	r3, [r7, #16]
 8005a0e:	e001      	b.n	8005a14 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005a10:	2300      	movs	r3, #0
 8005a12:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005a14:	693b      	ldr	r3, [r7, #16]
}
 8005a16:	4618      	mov	r0, r3
 8005a18:	371c      	adds	r7, #28
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a20:	4770      	bx	lr
 8005a22:	bf00      	nop
 8005a24:	40021000 	.word	0x40021000
 8005a28:	00f42400 	.word	0x00f42400
 8005a2c:	007a1200 	.word	0x007a1200

08005a30 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005a30:	b480      	push	{r7}
 8005a32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005a34:	4b03      	ldr	r3, [pc, #12]	; (8005a44 <HAL_RCC_GetHCLKFreq+0x14>)
 8005a36:	681b      	ldr	r3, [r3, #0]
}
 8005a38:	4618      	mov	r0, r3
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a40:	4770      	bx	lr
 8005a42:	bf00      	nop
 8005a44:	20000010 	.word	0x20000010

08005a48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005a4c:	f7ff fff0 	bl	8005a30 <HAL_RCC_GetHCLKFreq>
 8005a50:	4602      	mov	r2, r0
 8005a52:	4b06      	ldr	r3, [pc, #24]	; (8005a6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005a54:	689b      	ldr	r3, [r3, #8]
 8005a56:	0a1b      	lsrs	r3, r3, #8
 8005a58:	f003 0307 	and.w	r3, r3, #7
 8005a5c:	4904      	ldr	r1, [pc, #16]	; (8005a70 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005a5e:	5ccb      	ldrb	r3, [r1, r3]
 8005a60:	f003 031f 	and.w	r3, r3, #31
 8005a64:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a68:	4618      	mov	r0, r3
 8005a6a:	bd80      	pop	{r7, pc}
 8005a6c:	40021000 	.word	0x40021000
 8005a70:	08008548 	.word	0x08008548

08005a74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005a78:	f7ff ffda 	bl	8005a30 <HAL_RCC_GetHCLKFreq>
 8005a7c:	4602      	mov	r2, r0
 8005a7e:	4b06      	ldr	r3, [pc, #24]	; (8005a98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005a80:	689b      	ldr	r3, [r3, #8]
 8005a82:	0adb      	lsrs	r3, r3, #11
 8005a84:	f003 0307 	and.w	r3, r3, #7
 8005a88:	4904      	ldr	r1, [pc, #16]	; (8005a9c <HAL_RCC_GetPCLK2Freq+0x28>)
 8005a8a:	5ccb      	ldrb	r3, [r1, r3]
 8005a8c:	f003 031f 	and.w	r3, r3, #31
 8005a90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a94:	4618      	mov	r0, r3
 8005a96:	bd80      	pop	{r7, pc}
 8005a98:	40021000 	.word	0x40021000
 8005a9c:	08008548 	.word	0x08008548

08005aa0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005aa0:	b480      	push	{r7}
 8005aa2:	b087      	sub	sp, #28
 8005aa4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005aa6:	4b1e      	ldr	r3, [pc, #120]	; (8005b20 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005aa8:	68db      	ldr	r3, [r3, #12]
 8005aaa:	f003 0303 	and.w	r3, r3, #3
 8005aae:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005ab0:	4b1b      	ldr	r3, [pc, #108]	; (8005b20 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005ab2:	68db      	ldr	r3, [r3, #12]
 8005ab4:	091b      	lsrs	r3, r3, #4
 8005ab6:	f003 030f 	and.w	r3, r3, #15
 8005aba:	3301      	adds	r3, #1
 8005abc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005abe:	693b      	ldr	r3, [r7, #16]
 8005ac0:	2b03      	cmp	r3, #3
 8005ac2:	d10c      	bne.n	8005ade <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005ac4:	4a17      	ldr	r2, [pc, #92]	; (8005b24 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005acc:	4a14      	ldr	r2, [pc, #80]	; (8005b20 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005ace:	68d2      	ldr	r2, [r2, #12]
 8005ad0:	0a12      	lsrs	r2, r2, #8
 8005ad2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005ad6:	fb02 f303 	mul.w	r3, r2, r3
 8005ada:	617b      	str	r3, [r7, #20]
    break;
 8005adc:	e00c      	b.n	8005af8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005ade:	4a12      	ldr	r2, [pc, #72]	; (8005b28 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ae6:	4a0e      	ldr	r2, [pc, #56]	; (8005b20 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005ae8:	68d2      	ldr	r2, [r2, #12]
 8005aea:	0a12      	lsrs	r2, r2, #8
 8005aec:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005af0:	fb02 f303 	mul.w	r3, r2, r3
 8005af4:	617b      	str	r3, [r7, #20]
    break;
 8005af6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005af8:	4b09      	ldr	r3, [pc, #36]	; (8005b20 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005afa:	68db      	ldr	r3, [r3, #12]
 8005afc:	0e5b      	lsrs	r3, r3, #25
 8005afe:	f003 0303 	and.w	r3, r3, #3
 8005b02:	3301      	adds	r3, #1
 8005b04:	005b      	lsls	r3, r3, #1
 8005b06:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005b08:	697a      	ldr	r2, [r7, #20]
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b10:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005b12:	687b      	ldr	r3, [r7, #4]
}
 8005b14:	4618      	mov	r0, r3
 8005b16:	371c      	adds	r7, #28
 8005b18:	46bd      	mov	sp, r7
 8005b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1e:	4770      	bx	lr
 8005b20:	40021000 	.word	0x40021000
 8005b24:	007a1200 	.word	0x007a1200
 8005b28:	00f42400 	.word	0x00f42400

08005b2c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b086      	sub	sp, #24
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005b34:	2300      	movs	r3, #0
 8005b36:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005b38:	2300      	movs	r3, #0
 8005b3a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	f000 8098 	beq.w	8005c7a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005b4e:	4b43      	ldr	r3, [pc, #268]	; (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d10d      	bne.n	8005b76 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b5a:	4b40      	ldr	r3, [pc, #256]	; (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b5c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b5e:	4a3f      	ldr	r2, [pc, #252]	; (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b64:	6593      	str	r3, [r2, #88]	; 0x58
 8005b66:	4b3d      	ldr	r3, [pc, #244]	; (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b6e:	60bb      	str	r3, [r7, #8]
 8005b70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005b72:	2301      	movs	r3, #1
 8005b74:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005b76:	4b3a      	ldr	r3, [pc, #232]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4a39      	ldr	r2, [pc, #228]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005b7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005b80:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005b82:	f7fc f9c3 	bl	8001f0c <HAL_GetTick>
 8005b86:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005b88:	e009      	b.n	8005b9e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b8a:	f7fc f9bf 	bl	8001f0c <HAL_GetTick>
 8005b8e:	4602      	mov	r2, r0
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	1ad3      	subs	r3, r2, r3
 8005b94:	2b02      	cmp	r3, #2
 8005b96:	d902      	bls.n	8005b9e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005b98:	2303      	movs	r3, #3
 8005b9a:	74fb      	strb	r3, [r7, #19]
        break;
 8005b9c:	e005      	b.n	8005baa <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005b9e:	4b30      	ldr	r3, [pc, #192]	; (8005c60 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d0ef      	beq.n	8005b8a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8005baa:	7cfb      	ldrb	r3, [r7, #19]
 8005bac:	2b00      	cmp	r3, #0
 8005bae:	d159      	bne.n	8005c64 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005bb0:	4b2a      	ldr	r3, [pc, #168]	; (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005bb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bb6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005bba:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005bbc:	697b      	ldr	r3, [r7, #20]
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d01e      	beq.n	8005c00 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005bc6:	697a      	ldr	r2, [r7, #20]
 8005bc8:	429a      	cmp	r2, r3
 8005bca:	d019      	beq.n	8005c00 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005bcc:	4b23      	ldr	r3, [pc, #140]	; (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005bce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bd2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005bd6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005bd8:	4b20      	ldr	r3, [pc, #128]	; (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005bda:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bde:	4a1f      	ldr	r2, [pc, #124]	; (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005be0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005be4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005be8:	4b1c      	ldr	r3, [pc, #112]	; (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005bea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bee:	4a1b      	ldr	r2, [pc, #108]	; (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005bf0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005bf4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005bf8:	4a18      	ldr	r2, [pc, #96]	; (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005bfa:	697b      	ldr	r3, [r7, #20]
 8005bfc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005c00:	697b      	ldr	r3, [r7, #20]
 8005c02:	f003 0301 	and.w	r3, r3, #1
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d016      	beq.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c0a:	f7fc f97f 	bl	8001f0c <HAL_GetTick>
 8005c0e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005c10:	e00b      	b.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c12:	f7fc f97b 	bl	8001f0c <HAL_GetTick>
 8005c16:	4602      	mov	r2, r0
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	1ad3      	subs	r3, r2, r3
 8005c1c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c20:	4293      	cmp	r3, r2
 8005c22:	d902      	bls.n	8005c2a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005c24:	2303      	movs	r3, #3
 8005c26:	74fb      	strb	r3, [r7, #19]
            break;
 8005c28:	e006      	b.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005c2a:	4b0c      	ldr	r3, [pc, #48]	; (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005c2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c30:	f003 0302 	and.w	r3, r3, #2
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d0ec      	beq.n	8005c12 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005c38:	7cfb      	ldrb	r3, [r7, #19]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d10b      	bne.n	8005c56 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005c3e:	4b07      	ldr	r3, [pc, #28]	; (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005c40:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c44:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005c4c:	4903      	ldr	r1, [pc, #12]	; (8005c5c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005c4e:	4313      	orrs	r3, r2
 8005c50:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005c54:	e008      	b.n	8005c68 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005c56:	7cfb      	ldrb	r3, [r7, #19]
 8005c58:	74bb      	strb	r3, [r7, #18]
 8005c5a:	e005      	b.n	8005c68 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005c5c:	40021000 	.word	0x40021000
 8005c60:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c64:	7cfb      	ldrb	r3, [r7, #19]
 8005c66:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005c68:	7c7b      	ldrb	r3, [r7, #17]
 8005c6a:	2b01      	cmp	r3, #1
 8005c6c:	d105      	bne.n	8005c7a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c6e:	4ba7      	ldr	r3, [pc, #668]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c72:	4aa6      	ldr	r2, [pc, #664]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c74:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005c78:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	f003 0301 	and.w	r3, r3, #1
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d00a      	beq.n	8005c9c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005c86:	4ba1      	ldr	r3, [pc, #644]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c8c:	f023 0203 	bic.w	r2, r3, #3
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	685b      	ldr	r3, [r3, #4]
 8005c94:	499d      	ldr	r1, [pc, #628]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005c96:	4313      	orrs	r3, r2
 8005c98:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	f003 0302 	and.w	r3, r3, #2
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d00a      	beq.n	8005cbe <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005ca8:	4b98      	ldr	r3, [pc, #608]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005caa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cae:	f023 020c 	bic.w	r2, r3, #12
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	689b      	ldr	r3, [r3, #8]
 8005cb6:	4995      	ldr	r1, [pc, #596]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cb8:	4313      	orrs	r3, r2
 8005cba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f003 0304 	and.w	r3, r3, #4
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d00a      	beq.n	8005ce0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005cca:	4b90      	ldr	r3, [pc, #576]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ccc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cd0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	68db      	ldr	r3, [r3, #12]
 8005cd8:	498c      	ldr	r1, [pc, #560]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cda:	4313      	orrs	r3, r2
 8005cdc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f003 0308 	and.w	r3, r3, #8
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d00a      	beq.n	8005d02 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005cec:	4b87      	ldr	r3, [pc, #540]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cf2:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	691b      	ldr	r3, [r3, #16]
 8005cfa:	4984      	ldr	r1, [pc, #528]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005cfc:	4313      	orrs	r3, r2
 8005cfe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f003 0310 	and.w	r3, r3, #16
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d00a      	beq.n	8005d24 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005d0e:	4b7f      	ldr	r3, [pc, #508]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d14:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	695b      	ldr	r3, [r3, #20]
 8005d1c:	497b      	ldr	r1, [pc, #492]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d1e:	4313      	orrs	r3, r2
 8005d20:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	f003 0320 	and.w	r3, r3, #32
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	d00a      	beq.n	8005d46 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005d30:	4b76      	ldr	r3, [pc, #472]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d32:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d36:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	699b      	ldr	r3, [r3, #24]
 8005d3e:	4973      	ldr	r1, [pc, #460]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d40:	4313      	orrs	r3, r2
 8005d42:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d00a      	beq.n	8005d68 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005d52:	4b6e      	ldr	r3, [pc, #440]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d58:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	69db      	ldr	r3, [r3, #28]
 8005d60:	496a      	ldr	r1, [pc, #424]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d62:	4313      	orrs	r3, r2
 8005d64:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d00a      	beq.n	8005d8a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005d74:	4b65      	ldr	r3, [pc, #404]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d7a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6a1b      	ldr	r3, [r3, #32]
 8005d82:	4962      	ldr	r1, [pc, #392]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d84:	4313      	orrs	r3, r2
 8005d86:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d00a      	beq.n	8005dac <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005d96:	4b5d      	ldr	r3, [pc, #372]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005d98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d9c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005da4:	4959      	ldr	r1, [pc, #356]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005da6:	4313      	orrs	r3, r2
 8005da8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d00a      	beq.n	8005dce <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005db8:	4b54      	ldr	r3, [pc, #336]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005dba:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005dbe:	f023 0203 	bic.w	r2, r3, #3
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005dc6:	4951      	ldr	r1, [pc, #324]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005dc8:	4313      	orrs	r3, r2
 8005dca:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d00a      	beq.n	8005df0 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005dda:	4b4c      	ldr	r3, [pc, #304]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ddc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005de0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005de8:	4948      	ldr	r1, [pc, #288]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005dea:	4313      	orrs	r3, r2
 8005dec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d015      	beq.n	8005e28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005dfc:	4b43      	ldr	r3, [pc, #268]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005dfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e02:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e0a:	4940      	ldr	r1, [pc, #256]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e0c:	4313      	orrs	r3, r2
 8005e0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e16:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005e1a:	d105      	bne.n	8005e28 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005e1c:	4b3b      	ldr	r3, [pc, #236]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e1e:	68db      	ldr	r3, [r3, #12]
 8005e20:	4a3a      	ldr	r2, [pc, #232]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e22:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005e26:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d015      	beq.n	8005e60 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005e34:	4b35      	ldr	r3, [pc, #212]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e3a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e42:	4932      	ldr	r1, [pc, #200]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e44:	4313      	orrs	r3, r2
 8005e46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e4e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005e52:	d105      	bne.n	8005e60 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005e54:	4b2d      	ldr	r3, [pc, #180]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e56:	68db      	ldr	r3, [r3, #12]
 8005e58:	4a2c      	ldr	r2, [pc, #176]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e5a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005e5e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	681b      	ldr	r3, [r3, #0]
 8005e64:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d015      	beq.n	8005e98 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005e6c:	4b27      	ldr	r3, [pc, #156]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e72:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e7a:	4924      	ldr	r1, [pc, #144]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e7c:	4313      	orrs	r3, r2
 8005e7e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e86:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005e8a:	d105      	bne.n	8005e98 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005e8c:	4b1f      	ldr	r3, [pc, #124]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e8e:	68db      	ldr	r3, [r3, #12]
 8005e90:	4a1e      	ldr	r2, [pc, #120]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005e92:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005e96:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d015      	beq.n	8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005ea4:	4b19      	ldr	r3, [pc, #100]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ea6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005eaa:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005eb2:	4916      	ldr	r1, [pc, #88]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005eb4:	4313      	orrs	r3, r2
 8005eb6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ebe:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005ec2:	d105      	bne.n	8005ed0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ec4:	4b11      	ldr	r3, [pc, #68]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ec6:	68db      	ldr	r3, [r3, #12]
 8005ec8:	4a10      	ldr	r2, [pc, #64]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005eca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005ece:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d019      	beq.n	8005f10 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005edc:	4b0b      	ldr	r3, [pc, #44]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005ede:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ee2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005eea:	4908      	ldr	r1, [pc, #32]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005eec:	4313      	orrs	r3, r2
 8005eee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ef6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005efa:	d109      	bne.n	8005f10 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005efc:	4b03      	ldr	r3, [pc, #12]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005efe:	68db      	ldr	r3, [r3, #12]
 8005f00:	4a02      	ldr	r2, [pc, #8]	; (8005f0c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8005f02:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005f06:	60d3      	str	r3, [r2, #12]
 8005f08:	e002      	b.n	8005f10 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8005f0a:	bf00      	nop
 8005f0c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d015      	beq.n	8005f48 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005f1c:	4b29      	ldr	r3, [pc, #164]	; (8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f22:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f2a:	4926      	ldr	r1, [pc, #152]	; (8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005f2c:	4313      	orrs	r3, r2
 8005f2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f36:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005f3a:	d105      	bne.n	8005f48 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005f3c:	4b21      	ldr	r3, [pc, #132]	; (8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005f3e:	68db      	ldr	r3, [r3, #12]
 8005f40:	4a20      	ldr	r2, [pc, #128]	; (8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005f42:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f46:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d015      	beq.n	8005f80 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8005f54:	4b1b      	ldr	r3, [pc, #108]	; (8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005f56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f5a:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f62:	4918      	ldr	r1, [pc, #96]	; (8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005f64:	4313      	orrs	r3, r2
 8005f66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f6e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f72:	d105      	bne.n	8005f80 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005f74:	4b13      	ldr	r3, [pc, #76]	; (8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005f76:	68db      	ldr	r3, [r3, #12]
 8005f78:	4a12      	ldr	r2, [pc, #72]	; (8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005f7a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f7e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d015      	beq.n	8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8005f8c:	4b0d      	ldr	r3, [pc, #52]	; (8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005f8e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005f92:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f9a:	490a      	ldr	r1, [pc, #40]	; (8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005f9c:	4313      	orrs	r3, r2
 8005f9e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005fa6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005faa:	d105      	bne.n	8005fb8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005fac:	4b05      	ldr	r3, [pc, #20]	; (8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005fae:	68db      	ldr	r3, [r3, #12]
 8005fb0:	4a04      	ldr	r2, [pc, #16]	; (8005fc4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8005fb2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005fb6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005fb8:	7cbb      	ldrb	r3, [r7, #18]
}
 8005fba:	4618      	mov	r0, r3
 8005fbc:	3718      	adds	r7, #24
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	bd80      	pop	{r7, pc}
 8005fc2:	bf00      	nop
 8005fc4:	40021000 	.word	0x40021000

08005fc8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005fc8:	b580      	push	{r7, lr}
 8005fca:	b082      	sub	sp, #8
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d101      	bne.n	8005fda <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005fd6:	2301      	movs	r3, #1
 8005fd8:	e049      	b.n	800606e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fe0:	b2db      	uxtb	r3, r3
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d106      	bne.n	8005ff4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2200      	movs	r2, #0
 8005fea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005fee:	6878      	ldr	r0, [r7, #4]
 8005ff0:	f7fb fdec 	bl	8001bcc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2202      	movs	r2, #2
 8005ff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681a      	ldr	r2, [r3, #0]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	3304      	adds	r3, #4
 8006004:	4619      	mov	r1, r3
 8006006:	4610      	mov	r0, r2
 8006008:	f000 fa26 	bl	8006458 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2201      	movs	r2, #1
 8006010:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2201      	movs	r2, #1
 8006018:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2201      	movs	r2, #1
 8006020:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2201      	movs	r2, #1
 8006028:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	2201      	movs	r2, #1
 8006030:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2201      	movs	r2, #1
 8006038:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2201      	movs	r2, #1
 8006040:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2201      	movs	r2, #1
 8006048:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2201      	movs	r2, #1
 8006050:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2201      	movs	r2, #1
 8006058:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2201      	movs	r2, #1
 8006060:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2201      	movs	r2, #1
 8006068:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800606c:	2300      	movs	r3, #0
}
 800606e:	4618      	mov	r0, r3
 8006070:	3708      	adds	r7, #8
 8006072:	46bd      	mov	sp, r7
 8006074:	bd80      	pop	{r7, pc}
	...

08006078 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006078:	b480      	push	{r7}
 800607a:	b085      	sub	sp, #20
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006086:	b2db      	uxtb	r3, r3
 8006088:	2b01      	cmp	r3, #1
 800608a:	d001      	beq.n	8006090 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800608c:	2301      	movs	r3, #1
 800608e:	e054      	b.n	800613a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2202      	movs	r2, #2
 8006094:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	68da      	ldr	r2, [r3, #12]
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f042 0201 	orr.w	r2, r2, #1
 80060a6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	4a26      	ldr	r2, [pc, #152]	; (8006148 <HAL_TIM_Base_Start_IT+0xd0>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d022      	beq.n	80060f8 <HAL_TIM_Base_Start_IT+0x80>
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80060ba:	d01d      	beq.n	80060f8 <HAL_TIM_Base_Start_IT+0x80>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4a22      	ldr	r2, [pc, #136]	; (800614c <HAL_TIM_Base_Start_IT+0xd4>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d018      	beq.n	80060f8 <HAL_TIM_Base_Start_IT+0x80>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	4a21      	ldr	r2, [pc, #132]	; (8006150 <HAL_TIM_Base_Start_IT+0xd8>)
 80060cc:	4293      	cmp	r3, r2
 80060ce:	d013      	beq.n	80060f8 <HAL_TIM_Base_Start_IT+0x80>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	4a1f      	ldr	r2, [pc, #124]	; (8006154 <HAL_TIM_Base_Start_IT+0xdc>)
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d00e      	beq.n	80060f8 <HAL_TIM_Base_Start_IT+0x80>
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	4a1e      	ldr	r2, [pc, #120]	; (8006158 <HAL_TIM_Base_Start_IT+0xe0>)
 80060e0:	4293      	cmp	r3, r2
 80060e2:	d009      	beq.n	80060f8 <HAL_TIM_Base_Start_IT+0x80>
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	4a1c      	ldr	r2, [pc, #112]	; (800615c <HAL_TIM_Base_Start_IT+0xe4>)
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d004      	beq.n	80060f8 <HAL_TIM_Base_Start_IT+0x80>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	4a1b      	ldr	r2, [pc, #108]	; (8006160 <HAL_TIM_Base_Start_IT+0xe8>)
 80060f4:	4293      	cmp	r3, r2
 80060f6:	d115      	bne.n	8006124 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	689a      	ldr	r2, [r3, #8]
 80060fe:	4b19      	ldr	r3, [pc, #100]	; (8006164 <HAL_TIM_Base_Start_IT+0xec>)
 8006100:	4013      	ands	r3, r2
 8006102:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	2b06      	cmp	r3, #6
 8006108:	d015      	beq.n	8006136 <HAL_TIM_Base_Start_IT+0xbe>
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006110:	d011      	beq.n	8006136 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	681a      	ldr	r2, [r3, #0]
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	f042 0201 	orr.w	r2, r2, #1
 8006120:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006122:	e008      	b.n	8006136 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	681a      	ldr	r2, [r3, #0]
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f042 0201 	orr.w	r2, r2, #1
 8006132:	601a      	str	r2, [r3, #0]
 8006134:	e000      	b.n	8006138 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006136:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006138:	2300      	movs	r3, #0
}
 800613a:	4618      	mov	r0, r3
 800613c:	3714      	adds	r7, #20
 800613e:	46bd      	mov	sp, r7
 8006140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006144:	4770      	bx	lr
 8006146:	bf00      	nop
 8006148:	40012c00 	.word	0x40012c00
 800614c:	40000400 	.word	0x40000400
 8006150:	40000800 	.word	0x40000800
 8006154:	40000c00 	.word	0x40000c00
 8006158:	40013400 	.word	0x40013400
 800615c:	40014000 	.word	0x40014000
 8006160:	40015000 	.word	0x40015000
 8006164:	00010007 	.word	0x00010007

08006168 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006168:	b580      	push	{r7, lr}
 800616a:	b084      	sub	sp, #16
 800616c:	af00      	add	r7, sp, #0
 800616e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	68db      	ldr	r3, [r3, #12]
 8006176:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	691b      	ldr	r3, [r3, #16]
 800617e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006180:	68bb      	ldr	r3, [r7, #8]
 8006182:	f003 0302 	and.w	r3, r3, #2
 8006186:	2b00      	cmp	r3, #0
 8006188:	d020      	beq.n	80061cc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	f003 0302 	and.w	r3, r3, #2
 8006190:	2b00      	cmp	r3, #0
 8006192:	d01b      	beq.n	80061cc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f06f 0202 	mvn.w	r2, #2
 800619c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2201      	movs	r2, #1
 80061a2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	699b      	ldr	r3, [r3, #24]
 80061aa:	f003 0303 	and.w	r3, r3, #3
 80061ae:	2b00      	cmp	r3, #0
 80061b0:	d003      	beq.n	80061ba <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80061b2:	6878      	ldr	r0, [r7, #4]
 80061b4:	f000 f931 	bl	800641a <HAL_TIM_IC_CaptureCallback>
 80061b8:	e005      	b.n	80061c6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80061ba:	6878      	ldr	r0, [r7, #4]
 80061bc:	f000 f923 	bl	8006406 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061c0:	6878      	ldr	r0, [r7, #4]
 80061c2:	f000 f934 	bl	800642e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2200      	movs	r2, #0
 80061ca:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80061cc:	68bb      	ldr	r3, [r7, #8]
 80061ce:	f003 0304 	and.w	r3, r3, #4
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d020      	beq.n	8006218 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	f003 0304 	and.w	r3, r3, #4
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d01b      	beq.n	8006218 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f06f 0204 	mvn.w	r2, #4
 80061e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2202      	movs	r2, #2
 80061ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	699b      	ldr	r3, [r3, #24]
 80061f6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d003      	beq.n	8006206 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061fe:	6878      	ldr	r0, [r7, #4]
 8006200:	f000 f90b 	bl	800641a <HAL_TIM_IC_CaptureCallback>
 8006204:	e005      	b.n	8006212 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006206:	6878      	ldr	r0, [r7, #4]
 8006208:	f000 f8fd 	bl	8006406 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800620c:	6878      	ldr	r0, [r7, #4]
 800620e:	f000 f90e 	bl	800642e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	2200      	movs	r2, #0
 8006216:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006218:	68bb      	ldr	r3, [r7, #8]
 800621a:	f003 0308 	and.w	r3, r3, #8
 800621e:	2b00      	cmp	r3, #0
 8006220:	d020      	beq.n	8006264 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	f003 0308 	and.w	r3, r3, #8
 8006228:	2b00      	cmp	r3, #0
 800622a:	d01b      	beq.n	8006264 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f06f 0208 	mvn.w	r2, #8
 8006234:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	2204      	movs	r2, #4
 800623a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	69db      	ldr	r3, [r3, #28]
 8006242:	f003 0303 	and.w	r3, r3, #3
 8006246:	2b00      	cmp	r3, #0
 8006248:	d003      	beq.n	8006252 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800624a:	6878      	ldr	r0, [r7, #4]
 800624c:	f000 f8e5 	bl	800641a <HAL_TIM_IC_CaptureCallback>
 8006250:	e005      	b.n	800625e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006252:	6878      	ldr	r0, [r7, #4]
 8006254:	f000 f8d7 	bl	8006406 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006258:	6878      	ldr	r0, [r7, #4]
 800625a:	f000 f8e8 	bl	800642e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2200      	movs	r2, #0
 8006262:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006264:	68bb      	ldr	r3, [r7, #8]
 8006266:	f003 0310 	and.w	r3, r3, #16
 800626a:	2b00      	cmp	r3, #0
 800626c:	d020      	beq.n	80062b0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	f003 0310 	and.w	r3, r3, #16
 8006274:	2b00      	cmp	r3, #0
 8006276:	d01b      	beq.n	80062b0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f06f 0210 	mvn.w	r2, #16
 8006280:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	2208      	movs	r2, #8
 8006286:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	69db      	ldr	r3, [r3, #28]
 800628e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006292:	2b00      	cmp	r3, #0
 8006294:	d003      	beq.n	800629e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006296:	6878      	ldr	r0, [r7, #4]
 8006298:	f000 f8bf 	bl	800641a <HAL_TIM_IC_CaptureCallback>
 800629c:	e005      	b.n	80062aa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800629e:	6878      	ldr	r0, [r7, #4]
 80062a0:	f000 f8b1 	bl	8006406 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80062a4:	6878      	ldr	r0, [r7, #4]
 80062a6:	f000 f8c2 	bl	800642e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	2200      	movs	r2, #0
 80062ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80062b0:	68bb      	ldr	r3, [r7, #8]
 80062b2:	f003 0301 	and.w	r3, r3, #1
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d00c      	beq.n	80062d4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	f003 0301 	and.w	r3, r3, #1
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d007      	beq.n	80062d4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f06f 0201 	mvn.w	r2, #1
 80062cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80062ce:	6878      	ldr	r0, [r7, #4]
 80062d0:	f7fa ff40 	bl	8001154 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80062d4:	68bb      	ldr	r3, [r7, #8]
 80062d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d104      	bne.n	80062e8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80062de:	68bb      	ldr	r3, [r7, #8]
 80062e0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d00c      	beq.n	8006302 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d007      	beq.n	8006302 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 80062fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80062fc:	6878      	ldr	r0, [r7, #4]
 80062fe:	f000 f9ff 	bl	8006700 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006302:	68bb      	ldr	r3, [r7, #8]
 8006304:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006308:	2b00      	cmp	r3, #0
 800630a:	d00c      	beq.n	8006326 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006312:	2b00      	cmp	r3, #0
 8006314:	d007      	beq.n	8006326 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800631e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006320:	6878      	ldr	r0, [r7, #4]
 8006322:	f000 f9f7 	bl	8006714 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006326:	68bb      	ldr	r3, [r7, #8]
 8006328:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800632c:	2b00      	cmp	r3, #0
 800632e:	d00c      	beq.n	800634a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006336:	2b00      	cmp	r3, #0
 8006338:	d007      	beq.n	800634a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8006342:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006344:	6878      	ldr	r0, [r7, #4]
 8006346:	f000 f87c 	bl	8006442 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800634a:	68bb      	ldr	r3, [r7, #8]
 800634c:	f003 0320 	and.w	r3, r3, #32
 8006350:	2b00      	cmp	r3, #0
 8006352:	d00c      	beq.n	800636e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	f003 0320 	and.w	r3, r3, #32
 800635a:	2b00      	cmp	r3, #0
 800635c:	d007      	beq.n	800636e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	f06f 0220 	mvn.w	r2, #32
 8006366:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006368:	6878      	ldr	r0, [r7, #4]
 800636a:	f000 f9bf 	bl	80066ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800636e:	68bb      	ldr	r3, [r7, #8]
 8006370:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006374:	2b00      	cmp	r3, #0
 8006376:	d00c      	beq.n	8006392 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800637e:	2b00      	cmp	r3, #0
 8006380:	d007      	beq.n	8006392 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 800638a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800638c:	6878      	ldr	r0, [r7, #4]
 800638e:	f000 f9cb 	bl	8006728 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8006392:	68bb      	ldr	r3, [r7, #8]
 8006394:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006398:	2b00      	cmp	r3, #0
 800639a:	d00c      	beq.n	80063b6 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d007      	beq.n	80063b6 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 80063ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 80063b0:	6878      	ldr	r0, [r7, #4]
 80063b2:	f000 f9c3 	bl	800673c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 80063b6:	68bb      	ldr	r3, [r7, #8]
 80063b8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d00c      	beq.n	80063da <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d007      	beq.n	80063da <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 80063d2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 80063d4:	6878      	ldr	r0, [r7, #4]
 80063d6:	f000 f9bb 	bl	8006750 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 80063da:	68bb      	ldr	r3, [r7, #8]
 80063dc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d00c      	beq.n	80063fe <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d007      	beq.n	80063fe <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 80063f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80063f8:	6878      	ldr	r0, [r7, #4]
 80063fa:	f000 f9b3 	bl	8006764 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80063fe:	bf00      	nop
 8006400:	3710      	adds	r7, #16
 8006402:	46bd      	mov	sp, r7
 8006404:	bd80      	pop	{r7, pc}

08006406 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006406:	b480      	push	{r7}
 8006408:	b083      	sub	sp, #12
 800640a:	af00      	add	r7, sp, #0
 800640c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800640e:	bf00      	nop
 8006410:	370c      	adds	r7, #12
 8006412:	46bd      	mov	sp, r7
 8006414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006418:	4770      	bx	lr

0800641a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800641a:	b480      	push	{r7}
 800641c:	b083      	sub	sp, #12
 800641e:	af00      	add	r7, sp, #0
 8006420:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006422:	bf00      	nop
 8006424:	370c      	adds	r7, #12
 8006426:	46bd      	mov	sp, r7
 8006428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800642c:	4770      	bx	lr

0800642e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800642e:	b480      	push	{r7}
 8006430:	b083      	sub	sp, #12
 8006432:	af00      	add	r7, sp, #0
 8006434:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006436:	bf00      	nop
 8006438:	370c      	adds	r7, #12
 800643a:	46bd      	mov	sp, r7
 800643c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006440:	4770      	bx	lr

08006442 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006442:	b480      	push	{r7}
 8006444:	b083      	sub	sp, #12
 8006446:	af00      	add	r7, sp, #0
 8006448:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800644a:	bf00      	nop
 800644c:	370c      	adds	r7, #12
 800644e:	46bd      	mov	sp, r7
 8006450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006454:	4770      	bx	lr
	...

08006458 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006458:	b480      	push	{r7}
 800645a:	b085      	sub	sp, #20
 800645c:	af00      	add	r7, sp, #0
 800645e:	6078      	str	r0, [r7, #4]
 8006460:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	4a4c      	ldr	r2, [pc, #304]	; (800659c <TIM_Base_SetConfig+0x144>)
 800646c:	4293      	cmp	r3, r2
 800646e:	d017      	beq.n	80064a0 <TIM_Base_SetConfig+0x48>
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006476:	d013      	beq.n	80064a0 <TIM_Base_SetConfig+0x48>
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	4a49      	ldr	r2, [pc, #292]	; (80065a0 <TIM_Base_SetConfig+0x148>)
 800647c:	4293      	cmp	r3, r2
 800647e:	d00f      	beq.n	80064a0 <TIM_Base_SetConfig+0x48>
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	4a48      	ldr	r2, [pc, #288]	; (80065a4 <TIM_Base_SetConfig+0x14c>)
 8006484:	4293      	cmp	r3, r2
 8006486:	d00b      	beq.n	80064a0 <TIM_Base_SetConfig+0x48>
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	4a47      	ldr	r2, [pc, #284]	; (80065a8 <TIM_Base_SetConfig+0x150>)
 800648c:	4293      	cmp	r3, r2
 800648e:	d007      	beq.n	80064a0 <TIM_Base_SetConfig+0x48>
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	4a46      	ldr	r2, [pc, #280]	; (80065ac <TIM_Base_SetConfig+0x154>)
 8006494:	4293      	cmp	r3, r2
 8006496:	d003      	beq.n	80064a0 <TIM_Base_SetConfig+0x48>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	4a45      	ldr	r2, [pc, #276]	; (80065b0 <TIM_Base_SetConfig+0x158>)
 800649c:	4293      	cmp	r3, r2
 800649e:	d108      	bne.n	80064b2 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	685b      	ldr	r3, [r3, #4]
 80064ac:	68fa      	ldr	r2, [r7, #12]
 80064ae:	4313      	orrs	r3, r2
 80064b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	4a39      	ldr	r2, [pc, #228]	; (800659c <TIM_Base_SetConfig+0x144>)
 80064b6:	4293      	cmp	r3, r2
 80064b8:	d023      	beq.n	8006502 <TIM_Base_SetConfig+0xaa>
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064c0:	d01f      	beq.n	8006502 <TIM_Base_SetConfig+0xaa>
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	4a36      	ldr	r2, [pc, #216]	; (80065a0 <TIM_Base_SetConfig+0x148>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d01b      	beq.n	8006502 <TIM_Base_SetConfig+0xaa>
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	4a35      	ldr	r2, [pc, #212]	; (80065a4 <TIM_Base_SetConfig+0x14c>)
 80064ce:	4293      	cmp	r3, r2
 80064d0:	d017      	beq.n	8006502 <TIM_Base_SetConfig+0xaa>
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	4a34      	ldr	r2, [pc, #208]	; (80065a8 <TIM_Base_SetConfig+0x150>)
 80064d6:	4293      	cmp	r3, r2
 80064d8:	d013      	beq.n	8006502 <TIM_Base_SetConfig+0xaa>
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	4a33      	ldr	r2, [pc, #204]	; (80065ac <TIM_Base_SetConfig+0x154>)
 80064de:	4293      	cmp	r3, r2
 80064e0:	d00f      	beq.n	8006502 <TIM_Base_SetConfig+0xaa>
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	4a33      	ldr	r2, [pc, #204]	; (80065b4 <TIM_Base_SetConfig+0x15c>)
 80064e6:	4293      	cmp	r3, r2
 80064e8:	d00b      	beq.n	8006502 <TIM_Base_SetConfig+0xaa>
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	4a32      	ldr	r2, [pc, #200]	; (80065b8 <TIM_Base_SetConfig+0x160>)
 80064ee:	4293      	cmp	r3, r2
 80064f0:	d007      	beq.n	8006502 <TIM_Base_SetConfig+0xaa>
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	4a31      	ldr	r2, [pc, #196]	; (80065bc <TIM_Base_SetConfig+0x164>)
 80064f6:	4293      	cmp	r3, r2
 80064f8:	d003      	beq.n	8006502 <TIM_Base_SetConfig+0xaa>
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	4a2c      	ldr	r2, [pc, #176]	; (80065b0 <TIM_Base_SetConfig+0x158>)
 80064fe:	4293      	cmp	r3, r2
 8006500:	d108      	bne.n	8006514 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006508:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800650a:	683b      	ldr	r3, [r7, #0]
 800650c:	68db      	ldr	r3, [r3, #12]
 800650e:	68fa      	ldr	r2, [r7, #12]
 8006510:	4313      	orrs	r3, r2
 8006512:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	695b      	ldr	r3, [r3, #20]
 800651e:	4313      	orrs	r3, r2
 8006520:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	68fa      	ldr	r2, [r7, #12]
 8006526:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	689a      	ldr	r2, [r3, #8]
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	681a      	ldr	r2, [r3, #0]
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	4a18      	ldr	r2, [pc, #96]	; (800659c <TIM_Base_SetConfig+0x144>)
 800653c:	4293      	cmp	r3, r2
 800653e:	d013      	beq.n	8006568 <TIM_Base_SetConfig+0x110>
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	4a1a      	ldr	r2, [pc, #104]	; (80065ac <TIM_Base_SetConfig+0x154>)
 8006544:	4293      	cmp	r3, r2
 8006546:	d00f      	beq.n	8006568 <TIM_Base_SetConfig+0x110>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	4a1a      	ldr	r2, [pc, #104]	; (80065b4 <TIM_Base_SetConfig+0x15c>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d00b      	beq.n	8006568 <TIM_Base_SetConfig+0x110>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	4a19      	ldr	r2, [pc, #100]	; (80065b8 <TIM_Base_SetConfig+0x160>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d007      	beq.n	8006568 <TIM_Base_SetConfig+0x110>
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	4a18      	ldr	r2, [pc, #96]	; (80065bc <TIM_Base_SetConfig+0x164>)
 800655c:	4293      	cmp	r3, r2
 800655e:	d003      	beq.n	8006568 <TIM_Base_SetConfig+0x110>
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	4a13      	ldr	r2, [pc, #76]	; (80065b0 <TIM_Base_SetConfig+0x158>)
 8006564:	4293      	cmp	r3, r2
 8006566:	d103      	bne.n	8006570 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	691a      	ldr	r2, [r3, #16]
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	2201      	movs	r2, #1
 8006574:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	691b      	ldr	r3, [r3, #16]
 800657a:	f003 0301 	and.w	r3, r3, #1
 800657e:	2b01      	cmp	r3, #1
 8006580:	d105      	bne.n	800658e <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	691b      	ldr	r3, [r3, #16]
 8006586:	f023 0201 	bic.w	r2, r3, #1
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	611a      	str	r2, [r3, #16]
  }
}
 800658e:	bf00      	nop
 8006590:	3714      	adds	r7, #20
 8006592:	46bd      	mov	sp, r7
 8006594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006598:	4770      	bx	lr
 800659a:	bf00      	nop
 800659c:	40012c00 	.word	0x40012c00
 80065a0:	40000400 	.word	0x40000400
 80065a4:	40000800 	.word	0x40000800
 80065a8:	40000c00 	.word	0x40000c00
 80065ac:	40013400 	.word	0x40013400
 80065b0:	40015000 	.word	0x40015000
 80065b4:	40014000 	.word	0x40014000
 80065b8:	40014400 	.word	0x40014400
 80065bc:	40014800 	.word	0x40014800

080065c0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80065c0:	b480      	push	{r7}
 80065c2:	b085      	sub	sp, #20
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
 80065c8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80065d0:	2b01      	cmp	r3, #1
 80065d2:	d101      	bne.n	80065d8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80065d4:	2302      	movs	r3, #2
 80065d6:	e074      	b.n	80066c2 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2201      	movs	r2, #1
 80065dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2202      	movs	r2, #2
 80065e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	685b      	ldr	r3, [r3, #4]
 80065ee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	689b      	ldr	r3, [r3, #8]
 80065f6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	4a34      	ldr	r2, [pc, #208]	; (80066d0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80065fe:	4293      	cmp	r3, r2
 8006600:	d009      	beq.n	8006616 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	4a33      	ldr	r2, [pc, #204]	; (80066d4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8006608:	4293      	cmp	r3, r2
 800660a:	d004      	beq.n	8006616 <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	4a31      	ldr	r2, [pc, #196]	; (80066d8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006612:	4293      	cmp	r3, r2
 8006614:	d108      	bne.n	8006628 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800661c:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	685b      	ldr	r3, [r3, #4]
 8006622:	68fa      	ldr	r2, [r7, #12]
 8006624:	4313      	orrs	r3, r2
 8006626:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 800662e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006632:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	68fa      	ldr	r2, [r7, #12]
 800663a:	4313      	orrs	r3, r2
 800663c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	68fa      	ldr	r2, [r7, #12]
 8006644:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	4a21      	ldr	r2, [pc, #132]	; (80066d0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800664c:	4293      	cmp	r3, r2
 800664e:	d022      	beq.n	8006696 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006658:	d01d      	beq.n	8006696 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	4a1f      	ldr	r2, [pc, #124]	; (80066dc <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8006660:	4293      	cmp	r3, r2
 8006662:	d018      	beq.n	8006696 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	4a1d      	ldr	r2, [pc, #116]	; (80066e0 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800666a:	4293      	cmp	r3, r2
 800666c:	d013      	beq.n	8006696 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	4a1c      	ldr	r2, [pc, #112]	; (80066e4 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8006674:	4293      	cmp	r3, r2
 8006676:	d00e      	beq.n	8006696 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	4a15      	ldr	r2, [pc, #84]	; (80066d4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800667e:	4293      	cmp	r3, r2
 8006680:	d009      	beq.n	8006696 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	4a18      	ldr	r2, [pc, #96]	; (80066e8 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8006688:	4293      	cmp	r3, r2
 800668a:	d004      	beq.n	8006696 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	4a11      	ldr	r2, [pc, #68]	; (80066d8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d10c      	bne.n	80066b0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006696:	68bb      	ldr	r3, [r7, #8]
 8006698:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800669c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800669e:	683b      	ldr	r3, [r7, #0]
 80066a0:	689b      	ldr	r3, [r3, #8]
 80066a2:	68ba      	ldr	r2, [r7, #8]
 80066a4:	4313      	orrs	r3, r2
 80066a6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	68ba      	ldr	r2, [r7, #8]
 80066ae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2201      	movs	r2, #1
 80066b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2200      	movs	r2, #0
 80066bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80066c0:	2300      	movs	r3, #0
}
 80066c2:	4618      	mov	r0, r3
 80066c4:	3714      	adds	r7, #20
 80066c6:	46bd      	mov	sp, r7
 80066c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066cc:	4770      	bx	lr
 80066ce:	bf00      	nop
 80066d0:	40012c00 	.word	0x40012c00
 80066d4:	40013400 	.word	0x40013400
 80066d8:	40015000 	.word	0x40015000
 80066dc:	40000400 	.word	0x40000400
 80066e0:	40000800 	.word	0x40000800
 80066e4:	40000c00 	.word	0x40000c00
 80066e8:	40014000 	.word	0x40014000

080066ec <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80066ec:	b480      	push	{r7}
 80066ee:	b083      	sub	sp, #12
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80066f4:	bf00      	nop
 80066f6:	370c      	adds	r7, #12
 80066f8:	46bd      	mov	sp, r7
 80066fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066fe:	4770      	bx	lr

08006700 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006700:	b480      	push	{r7}
 8006702:	b083      	sub	sp, #12
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006708:	bf00      	nop
 800670a:	370c      	adds	r7, #12
 800670c:	46bd      	mov	sp, r7
 800670e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006712:	4770      	bx	lr

08006714 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006714:	b480      	push	{r7}
 8006716:	b083      	sub	sp, #12
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800671c:	bf00      	nop
 800671e:	370c      	adds	r7, #12
 8006720:	46bd      	mov	sp, r7
 8006722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006726:	4770      	bx	lr

08006728 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8006728:	b480      	push	{r7}
 800672a:	b083      	sub	sp, #12
 800672c:	af00      	add	r7, sp, #0
 800672e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8006730:	bf00      	nop
 8006732:	370c      	adds	r7, #12
 8006734:	46bd      	mov	sp, r7
 8006736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800673a:	4770      	bx	lr

0800673c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800673c:	b480      	push	{r7}
 800673e:	b083      	sub	sp, #12
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8006744:	bf00      	nop
 8006746:	370c      	adds	r7, #12
 8006748:	46bd      	mov	sp, r7
 800674a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674e:	4770      	bx	lr

08006750 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8006750:	b480      	push	{r7}
 8006752:	b083      	sub	sp, #12
 8006754:	af00      	add	r7, sp, #0
 8006756:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8006758:	bf00      	nop
 800675a:	370c      	adds	r7, #12
 800675c:	46bd      	mov	sp, r7
 800675e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006762:	4770      	bx	lr

08006764 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8006764:	b480      	push	{r7}
 8006766:	b083      	sub	sp, #12
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800676c:	bf00      	nop
 800676e:	370c      	adds	r7, #12
 8006770:	46bd      	mov	sp, r7
 8006772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006776:	4770      	bx	lr

08006778 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b082      	sub	sp, #8
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d101      	bne.n	800678a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006786:	2301      	movs	r3, #1
 8006788:	e042      	b.n	8006810 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006790:	2b00      	cmp	r3, #0
 8006792:	d106      	bne.n	80067a2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2200      	movs	r2, #0
 8006798:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800679c:	6878      	ldr	r0, [r7, #4]
 800679e:	f7fb f9bd 	bl	8001b1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	2224      	movs	r2, #36	; 0x24
 80067a6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	681a      	ldr	r2, [r3, #0]
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f022 0201 	bic.w	r2, r2, #1
 80067b8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d002      	beq.n	80067c8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80067c2:	6878      	ldr	r0, [r7, #4]
 80067c4:	f000 fbb2 	bl	8006f2c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80067c8:	6878      	ldr	r0, [r7, #4]
 80067ca:	f000 f8b3 	bl	8006934 <UART_SetConfig>
 80067ce:	4603      	mov	r3, r0
 80067d0:	2b01      	cmp	r3, #1
 80067d2:	d101      	bne.n	80067d8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80067d4:	2301      	movs	r3, #1
 80067d6:	e01b      	b.n	8006810 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	685a      	ldr	r2, [r3, #4]
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80067e6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	689a      	ldr	r2, [r3, #8]
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80067f6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	681a      	ldr	r2, [r3, #0]
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f042 0201 	orr.w	r2, r2, #1
 8006806:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006808:	6878      	ldr	r0, [r7, #4]
 800680a:	f000 fc31 	bl	8007070 <UART_CheckIdleState>
 800680e:	4603      	mov	r3, r0
}
 8006810:	4618      	mov	r0, r3
 8006812:	3708      	adds	r7, #8
 8006814:	46bd      	mov	sp, r7
 8006816:	bd80      	pop	{r7, pc}

08006818 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006818:	b580      	push	{r7, lr}
 800681a:	b08a      	sub	sp, #40	; 0x28
 800681c:	af02      	add	r7, sp, #8
 800681e:	60f8      	str	r0, [r7, #12]
 8006820:	60b9      	str	r1, [r7, #8]
 8006822:	603b      	str	r3, [r7, #0]
 8006824:	4613      	mov	r3, r2
 8006826:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800682e:	2b20      	cmp	r3, #32
 8006830:	d17b      	bne.n	800692a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8006832:	68bb      	ldr	r3, [r7, #8]
 8006834:	2b00      	cmp	r3, #0
 8006836:	d002      	beq.n	800683e <HAL_UART_Transmit+0x26>
 8006838:	88fb      	ldrh	r3, [r7, #6]
 800683a:	2b00      	cmp	r3, #0
 800683c:	d101      	bne.n	8006842 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800683e:	2301      	movs	r3, #1
 8006840:	e074      	b.n	800692c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	2200      	movs	r2, #0
 8006846:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	2221      	movs	r2, #33	; 0x21
 800684e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006852:	f7fb fb5b 	bl	8001f0c <HAL_GetTick>
 8006856:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	88fa      	ldrh	r2, [r7, #6]
 800685c:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	88fa      	ldrh	r2, [r7, #6]
 8006864:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006868:	68fb      	ldr	r3, [r7, #12]
 800686a:	689b      	ldr	r3, [r3, #8]
 800686c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006870:	d108      	bne.n	8006884 <HAL_UART_Transmit+0x6c>
 8006872:	68fb      	ldr	r3, [r7, #12]
 8006874:	691b      	ldr	r3, [r3, #16]
 8006876:	2b00      	cmp	r3, #0
 8006878:	d104      	bne.n	8006884 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800687a:	2300      	movs	r3, #0
 800687c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800687e:	68bb      	ldr	r3, [r7, #8]
 8006880:	61bb      	str	r3, [r7, #24]
 8006882:	e003      	b.n	800688c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006884:	68bb      	ldr	r3, [r7, #8]
 8006886:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006888:	2300      	movs	r3, #0
 800688a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800688c:	e030      	b.n	80068f0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800688e:	683b      	ldr	r3, [r7, #0]
 8006890:	9300      	str	r3, [sp, #0]
 8006892:	697b      	ldr	r3, [r7, #20]
 8006894:	2200      	movs	r2, #0
 8006896:	2180      	movs	r1, #128	; 0x80
 8006898:	68f8      	ldr	r0, [r7, #12]
 800689a:	f000 fc93 	bl	80071c4 <UART_WaitOnFlagUntilTimeout>
 800689e:	4603      	mov	r3, r0
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d005      	beq.n	80068b0 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 80068a4:	68fb      	ldr	r3, [r7, #12]
 80068a6:	2220      	movs	r2, #32
 80068a8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_TIMEOUT;
 80068ac:	2303      	movs	r3, #3
 80068ae:	e03d      	b.n	800692c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 80068b0:	69fb      	ldr	r3, [r7, #28]
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d10b      	bne.n	80068ce <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80068b6:	69bb      	ldr	r3, [r7, #24]
 80068b8:	881b      	ldrh	r3, [r3, #0]
 80068ba:	461a      	mov	r2, r3
 80068bc:	68fb      	ldr	r3, [r7, #12]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80068c4:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80068c6:	69bb      	ldr	r3, [r7, #24]
 80068c8:	3302      	adds	r3, #2
 80068ca:	61bb      	str	r3, [r7, #24]
 80068cc:	e007      	b.n	80068de <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80068ce:	69fb      	ldr	r3, [r7, #28]
 80068d0:	781a      	ldrb	r2, [r3, #0]
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80068d8:	69fb      	ldr	r3, [r7, #28]
 80068da:	3301      	adds	r3, #1
 80068dc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80068de:	68fb      	ldr	r3, [r7, #12]
 80068e0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80068e4:	b29b      	uxth	r3, r3
 80068e6:	3b01      	subs	r3, #1
 80068e8:	b29a      	uxth	r2, r3
 80068ea:	68fb      	ldr	r3, [r7, #12]
 80068ec:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80068f0:	68fb      	ldr	r3, [r7, #12]
 80068f2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80068f6:	b29b      	uxth	r3, r3
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d1c8      	bne.n	800688e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	9300      	str	r3, [sp, #0]
 8006900:	697b      	ldr	r3, [r7, #20]
 8006902:	2200      	movs	r2, #0
 8006904:	2140      	movs	r1, #64	; 0x40
 8006906:	68f8      	ldr	r0, [r7, #12]
 8006908:	f000 fc5c 	bl	80071c4 <UART_WaitOnFlagUntilTimeout>
 800690c:	4603      	mov	r3, r0
 800690e:	2b00      	cmp	r3, #0
 8006910:	d005      	beq.n	800691e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006912:	68fb      	ldr	r3, [r7, #12]
 8006914:	2220      	movs	r2, #32
 8006916:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      return HAL_TIMEOUT;
 800691a:	2303      	movs	r3, #3
 800691c:	e006      	b.n	800692c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	2220      	movs	r2, #32
 8006922:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 8006926:	2300      	movs	r3, #0
 8006928:	e000      	b.n	800692c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800692a:	2302      	movs	r3, #2
  }
}
 800692c:	4618      	mov	r0, r3
 800692e:	3720      	adds	r7, #32
 8006930:	46bd      	mov	sp, r7
 8006932:	bd80      	pop	{r7, pc}

08006934 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006934:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006938:	b08c      	sub	sp, #48	; 0x30
 800693a:	af00      	add	r7, sp, #0
 800693c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800693e:	2300      	movs	r3, #0
 8006940:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006944:	697b      	ldr	r3, [r7, #20]
 8006946:	689a      	ldr	r2, [r3, #8]
 8006948:	697b      	ldr	r3, [r7, #20]
 800694a:	691b      	ldr	r3, [r3, #16]
 800694c:	431a      	orrs	r2, r3
 800694e:	697b      	ldr	r3, [r7, #20]
 8006950:	695b      	ldr	r3, [r3, #20]
 8006952:	431a      	orrs	r2, r3
 8006954:	697b      	ldr	r3, [r7, #20]
 8006956:	69db      	ldr	r3, [r3, #28]
 8006958:	4313      	orrs	r3, r2
 800695a:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800695c:	697b      	ldr	r3, [r7, #20]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	681a      	ldr	r2, [r3, #0]
 8006962:	4baa      	ldr	r3, [pc, #680]	; (8006c0c <UART_SetConfig+0x2d8>)
 8006964:	4013      	ands	r3, r2
 8006966:	697a      	ldr	r2, [r7, #20]
 8006968:	6812      	ldr	r2, [r2, #0]
 800696a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800696c:	430b      	orrs	r3, r1
 800696e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006970:	697b      	ldr	r3, [r7, #20]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	685b      	ldr	r3, [r3, #4]
 8006976:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800697a:	697b      	ldr	r3, [r7, #20]
 800697c:	68da      	ldr	r2, [r3, #12]
 800697e:	697b      	ldr	r3, [r7, #20]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	430a      	orrs	r2, r1
 8006984:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006986:	697b      	ldr	r3, [r7, #20]
 8006988:	699b      	ldr	r3, [r3, #24]
 800698a:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800698c:	697b      	ldr	r3, [r7, #20]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	4a9f      	ldr	r2, [pc, #636]	; (8006c10 <UART_SetConfig+0x2dc>)
 8006992:	4293      	cmp	r3, r2
 8006994:	d004      	beq.n	80069a0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006996:	697b      	ldr	r3, [r7, #20]
 8006998:	6a1b      	ldr	r3, [r3, #32]
 800699a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800699c:	4313      	orrs	r3, r2
 800699e:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80069a0:	697b      	ldr	r3, [r7, #20]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	689b      	ldr	r3, [r3, #8]
 80069a6:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80069aa:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80069ae:	697a      	ldr	r2, [r7, #20]
 80069b0:	6812      	ldr	r2, [r2, #0]
 80069b2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80069b4:	430b      	orrs	r3, r1
 80069b6:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80069b8:	697b      	ldr	r3, [r7, #20]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069be:	f023 010f 	bic.w	r1, r3, #15
 80069c2:	697b      	ldr	r3, [r7, #20]
 80069c4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80069c6:	697b      	ldr	r3, [r7, #20]
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	430a      	orrs	r2, r1
 80069cc:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80069ce:	697b      	ldr	r3, [r7, #20]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	4a90      	ldr	r2, [pc, #576]	; (8006c14 <UART_SetConfig+0x2e0>)
 80069d4:	4293      	cmp	r3, r2
 80069d6:	d125      	bne.n	8006a24 <UART_SetConfig+0xf0>
 80069d8:	4b8f      	ldr	r3, [pc, #572]	; (8006c18 <UART_SetConfig+0x2e4>)
 80069da:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80069de:	f003 0303 	and.w	r3, r3, #3
 80069e2:	2b03      	cmp	r3, #3
 80069e4:	d81a      	bhi.n	8006a1c <UART_SetConfig+0xe8>
 80069e6:	a201      	add	r2, pc, #4	; (adr r2, 80069ec <UART_SetConfig+0xb8>)
 80069e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069ec:	080069fd 	.word	0x080069fd
 80069f0:	08006a0d 	.word	0x08006a0d
 80069f4:	08006a05 	.word	0x08006a05
 80069f8:	08006a15 	.word	0x08006a15
 80069fc:	2301      	movs	r3, #1
 80069fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006a02:	e116      	b.n	8006c32 <UART_SetConfig+0x2fe>
 8006a04:	2302      	movs	r3, #2
 8006a06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006a0a:	e112      	b.n	8006c32 <UART_SetConfig+0x2fe>
 8006a0c:	2304      	movs	r3, #4
 8006a0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006a12:	e10e      	b.n	8006c32 <UART_SetConfig+0x2fe>
 8006a14:	2308      	movs	r3, #8
 8006a16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006a1a:	e10a      	b.n	8006c32 <UART_SetConfig+0x2fe>
 8006a1c:	2310      	movs	r3, #16
 8006a1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006a22:	e106      	b.n	8006c32 <UART_SetConfig+0x2fe>
 8006a24:	697b      	ldr	r3, [r7, #20]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	4a7c      	ldr	r2, [pc, #496]	; (8006c1c <UART_SetConfig+0x2e8>)
 8006a2a:	4293      	cmp	r3, r2
 8006a2c:	d138      	bne.n	8006aa0 <UART_SetConfig+0x16c>
 8006a2e:	4b7a      	ldr	r3, [pc, #488]	; (8006c18 <UART_SetConfig+0x2e4>)
 8006a30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a34:	f003 030c 	and.w	r3, r3, #12
 8006a38:	2b0c      	cmp	r3, #12
 8006a3a:	d82d      	bhi.n	8006a98 <UART_SetConfig+0x164>
 8006a3c:	a201      	add	r2, pc, #4	; (adr r2, 8006a44 <UART_SetConfig+0x110>)
 8006a3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a42:	bf00      	nop
 8006a44:	08006a79 	.word	0x08006a79
 8006a48:	08006a99 	.word	0x08006a99
 8006a4c:	08006a99 	.word	0x08006a99
 8006a50:	08006a99 	.word	0x08006a99
 8006a54:	08006a89 	.word	0x08006a89
 8006a58:	08006a99 	.word	0x08006a99
 8006a5c:	08006a99 	.word	0x08006a99
 8006a60:	08006a99 	.word	0x08006a99
 8006a64:	08006a81 	.word	0x08006a81
 8006a68:	08006a99 	.word	0x08006a99
 8006a6c:	08006a99 	.word	0x08006a99
 8006a70:	08006a99 	.word	0x08006a99
 8006a74:	08006a91 	.word	0x08006a91
 8006a78:	2300      	movs	r3, #0
 8006a7a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006a7e:	e0d8      	b.n	8006c32 <UART_SetConfig+0x2fe>
 8006a80:	2302      	movs	r3, #2
 8006a82:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006a86:	e0d4      	b.n	8006c32 <UART_SetConfig+0x2fe>
 8006a88:	2304      	movs	r3, #4
 8006a8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006a8e:	e0d0      	b.n	8006c32 <UART_SetConfig+0x2fe>
 8006a90:	2308      	movs	r3, #8
 8006a92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006a96:	e0cc      	b.n	8006c32 <UART_SetConfig+0x2fe>
 8006a98:	2310      	movs	r3, #16
 8006a9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006a9e:	e0c8      	b.n	8006c32 <UART_SetConfig+0x2fe>
 8006aa0:	697b      	ldr	r3, [r7, #20]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	4a5e      	ldr	r2, [pc, #376]	; (8006c20 <UART_SetConfig+0x2ec>)
 8006aa6:	4293      	cmp	r3, r2
 8006aa8:	d125      	bne.n	8006af6 <UART_SetConfig+0x1c2>
 8006aaa:	4b5b      	ldr	r3, [pc, #364]	; (8006c18 <UART_SetConfig+0x2e4>)
 8006aac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ab0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8006ab4:	2b30      	cmp	r3, #48	; 0x30
 8006ab6:	d016      	beq.n	8006ae6 <UART_SetConfig+0x1b2>
 8006ab8:	2b30      	cmp	r3, #48	; 0x30
 8006aba:	d818      	bhi.n	8006aee <UART_SetConfig+0x1ba>
 8006abc:	2b20      	cmp	r3, #32
 8006abe:	d00a      	beq.n	8006ad6 <UART_SetConfig+0x1a2>
 8006ac0:	2b20      	cmp	r3, #32
 8006ac2:	d814      	bhi.n	8006aee <UART_SetConfig+0x1ba>
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d002      	beq.n	8006ace <UART_SetConfig+0x19a>
 8006ac8:	2b10      	cmp	r3, #16
 8006aca:	d008      	beq.n	8006ade <UART_SetConfig+0x1aa>
 8006acc:	e00f      	b.n	8006aee <UART_SetConfig+0x1ba>
 8006ace:	2300      	movs	r3, #0
 8006ad0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006ad4:	e0ad      	b.n	8006c32 <UART_SetConfig+0x2fe>
 8006ad6:	2302      	movs	r3, #2
 8006ad8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006adc:	e0a9      	b.n	8006c32 <UART_SetConfig+0x2fe>
 8006ade:	2304      	movs	r3, #4
 8006ae0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006ae4:	e0a5      	b.n	8006c32 <UART_SetConfig+0x2fe>
 8006ae6:	2308      	movs	r3, #8
 8006ae8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006aec:	e0a1      	b.n	8006c32 <UART_SetConfig+0x2fe>
 8006aee:	2310      	movs	r3, #16
 8006af0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006af4:	e09d      	b.n	8006c32 <UART_SetConfig+0x2fe>
 8006af6:	697b      	ldr	r3, [r7, #20]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	4a4a      	ldr	r2, [pc, #296]	; (8006c24 <UART_SetConfig+0x2f0>)
 8006afc:	4293      	cmp	r3, r2
 8006afe:	d125      	bne.n	8006b4c <UART_SetConfig+0x218>
 8006b00:	4b45      	ldr	r3, [pc, #276]	; (8006c18 <UART_SetConfig+0x2e4>)
 8006b02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b06:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8006b0a:	2bc0      	cmp	r3, #192	; 0xc0
 8006b0c:	d016      	beq.n	8006b3c <UART_SetConfig+0x208>
 8006b0e:	2bc0      	cmp	r3, #192	; 0xc0
 8006b10:	d818      	bhi.n	8006b44 <UART_SetConfig+0x210>
 8006b12:	2b80      	cmp	r3, #128	; 0x80
 8006b14:	d00a      	beq.n	8006b2c <UART_SetConfig+0x1f8>
 8006b16:	2b80      	cmp	r3, #128	; 0x80
 8006b18:	d814      	bhi.n	8006b44 <UART_SetConfig+0x210>
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d002      	beq.n	8006b24 <UART_SetConfig+0x1f0>
 8006b1e:	2b40      	cmp	r3, #64	; 0x40
 8006b20:	d008      	beq.n	8006b34 <UART_SetConfig+0x200>
 8006b22:	e00f      	b.n	8006b44 <UART_SetConfig+0x210>
 8006b24:	2300      	movs	r3, #0
 8006b26:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006b2a:	e082      	b.n	8006c32 <UART_SetConfig+0x2fe>
 8006b2c:	2302      	movs	r3, #2
 8006b2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006b32:	e07e      	b.n	8006c32 <UART_SetConfig+0x2fe>
 8006b34:	2304      	movs	r3, #4
 8006b36:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006b3a:	e07a      	b.n	8006c32 <UART_SetConfig+0x2fe>
 8006b3c:	2308      	movs	r3, #8
 8006b3e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006b42:	e076      	b.n	8006c32 <UART_SetConfig+0x2fe>
 8006b44:	2310      	movs	r3, #16
 8006b46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006b4a:	e072      	b.n	8006c32 <UART_SetConfig+0x2fe>
 8006b4c:	697b      	ldr	r3, [r7, #20]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	4a35      	ldr	r2, [pc, #212]	; (8006c28 <UART_SetConfig+0x2f4>)
 8006b52:	4293      	cmp	r3, r2
 8006b54:	d12a      	bne.n	8006bac <UART_SetConfig+0x278>
 8006b56:	4b30      	ldr	r3, [pc, #192]	; (8006c18 <UART_SetConfig+0x2e4>)
 8006b58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b5c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006b60:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006b64:	d01a      	beq.n	8006b9c <UART_SetConfig+0x268>
 8006b66:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006b6a:	d81b      	bhi.n	8006ba4 <UART_SetConfig+0x270>
 8006b6c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b70:	d00c      	beq.n	8006b8c <UART_SetConfig+0x258>
 8006b72:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006b76:	d815      	bhi.n	8006ba4 <UART_SetConfig+0x270>
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d003      	beq.n	8006b84 <UART_SetConfig+0x250>
 8006b7c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006b80:	d008      	beq.n	8006b94 <UART_SetConfig+0x260>
 8006b82:	e00f      	b.n	8006ba4 <UART_SetConfig+0x270>
 8006b84:	2300      	movs	r3, #0
 8006b86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006b8a:	e052      	b.n	8006c32 <UART_SetConfig+0x2fe>
 8006b8c:	2302      	movs	r3, #2
 8006b8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006b92:	e04e      	b.n	8006c32 <UART_SetConfig+0x2fe>
 8006b94:	2304      	movs	r3, #4
 8006b96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006b9a:	e04a      	b.n	8006c32 <UART_SetConfig+0x2fe>
 8006b9c:	2308      	movs	r3, #8
 8006b9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006ba2:	e046      	b.n	8006c32 <UART_SetConfig+0x2fe>
 8006ba4:	2310      	movs	r3, #16
 8006ba6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006baa:	e042      	b.n	8006c32 <UART_SetConfig+0x2fe>
 8006bac:	697b      	ldr	r3, [r7, #20]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	4a17      	ldr	r2, [pc, #92]	; (8006c10 <UART_SetConfig+0x2dc>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d13a      	bne.n	8006c2c <UART_SetConfig+0x2f8>
 8006bb6:	4b18      	ldr	r3, [pc, #96]	; (8006c18 <UART_SetConfig+0x2e4>)
 8006bb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006bbc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006bc0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006bc4:	d01a      	beq.n	8006bfc <UART_SetConfig+0x2c8>
 8006bc6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006bca:	d81b      	bhi.n	8006c04 <UART_SetConfig+0x2d0>
 8006bcc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006bd0:	d00c      	beq.n	8006bec <UART_SetConfig+0x2b8>
 8006bd2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006bd6:	d815      	bhi.n	8006c04 <UART_SetConfig+0x2d0>
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d003      	beq.n	8006be4 <UART_SetConfig+0x2b0>
 8006bdc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006be0:	d008      	beq.n	8006bf4 <UART_SetConfig+0x2c0>
 8006be2:	e00f      	b.n	8006c04 <UART_SetConfig+0x2d0>
 8006be4:	2300      	movs	r3, #0
 8006be6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006bea:	e022      	b.n	8006c32 <UART_SetConfig+0x2fe>
 8006bec:	2302      	movs	r3, #2
 8006bee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006bf2:	e01e      	b.n	8006c32 <UART_SetConfig+0x2fe>
 8006bf4:	2304      	movs	r3, #4
 8006bf6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006bfa:	e01a      	b.n	8006c32 <UART_SetConfig+0x2fe>
 8006bfc:	2308      	movs	r3, #8
 8006bfe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006c02:	e016      	b.n	8006c32 <UART_SetConfig+0x2fe>
 8006c04:	2310      	movs	r3, #16
 8006c06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8006c0a:	e012      	b.n	8006c32 <UART_SetConfig+0x2fe>
 8006c0c:	cfff69f3 	.word	0xcfff69f3
 8006c10:	40008000 	.word	0x40008000
 8006c14:	40013800 	.word	0x40013800
 8006c18:	40021000 	.word	0x40021000
 8006c1c:	40004400 	.word	0x40004400
 8006c20:	40004800 	.word	0x40004800
 8006c24:	40004c00 	.word	0x40004c00
 8006c28:	40005000 	.word	0x40005000
 8006c2c:	2310      	movs	r3, #16
 8006c2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006c32:	697b      	ldr	r3, [r7, #20]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	4aae      	ldr	r2, [pc, #696]	; (8006ef0 <UART_SetConfig+0x5bc>)
 8006c38:	4293      	cmp	r3, r2
 8006c3a:	f040 8097 	bne.w	8006d6c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006c3e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006c42:	2b08      	cmp	r3, #8
 8006c44:	d823      	bhi.n	8006c8e <UART_SetConfig+0x35a>
 8006c46:	a201      	add	r2, pc, #4	; (adr r2, 8006c4c <UART_SetConfig+0x318>)
 8006c48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c4c:	08006c71 	.word	0x08006c71
 8006c50:	08006c8f 	.word	0x08006c8f
 8006c54:	08006c79 	.word	0x08006c79
 8006c58:	08006c8f 	.word	0x08006c8f
 8006c5c:	08006c7f 	.word	0x08006c7f
 8006c60:	08006c8f 	.word	0x08006c8f
 8006c64:	08006c8f 	.word	0x08006c8f
 8006c68:	08006c8f 	.word	0x08006c8f
 8006c6c:	08006c87 	.word	0x08006c87
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006c70:	f7fe feea 	bl	8005a48 <HAL_RCC_GetPCLK1Freq>
 8006c74:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006c76:	e010      	b.n	8006c9a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006c78:	4b9e      	ldr	r3, [pc, #632]	; (8006ef4 <UART_SetConfig+0x5c0>)
 8006c7a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006c7c:	e00d      	b.n	8006c9a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006c7e:	f7fe fe75 	bl	800596c <HAL_RCC_GetSysClockFreq>
 8006c82:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006c84:	e009      	b.n	8006c9a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006c86:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006c8a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006c8c:	e005      	b.n	8006c9a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8006c8e:	2300      	movs	r3, #0
 8006c90:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8006c92:	2301      	movs	r3, #1
 8006c94:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006c98:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006c9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	f000 8130 	beq.w	8006f02 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006ca2:	697b      	ldr	r3, [r7, #20]
 8006ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ca6:	4a94      	ldr	r2, [pc, #592]	; (8006ef8 <UART_SetConfig+0x5c4>)
 8006ca8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006cac:	461a      	mov	r2, r3
 8006cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cb0:	fbb3 f3f2 	udiv	r3, r3, r2
 8006cb4:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006cb6:	697b      	ldr	r3, [r7, #20]
 8006cb8:	685a      	ldr	r2, [r3, #4]
 8006cba:	4613      	mov	r3, r2
 8006cbc:	005b      	lsls	r3, r3, #1
 8006cbe:	4413      	add	r3, r2
 8006cc0:	69ba      	ldr	r2, [r7, #24]
 8006cc2:	429a      	cmp	r2, r3
 8006cc4:	d305      	bcc.n	8006cd2 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006cc6:	697b      	ldr	r3, [r7, #20]
 8006cc8:	685b      	ldr	r3, [r3, #4]
 8006cca:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006ccc:	69ba      	ldr	r2, [r7, #24]
 8006cce:	429a      	cmp	r2, r3
 8006cd0:	d903      	bls.n	8006cda <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8006cd2:	2301      	movs	r3, #1
 8006cd4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8006cd8:	e113      	b.n	8006f02 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006cda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cdc:	2200      	movs	r2, #0
 8006cde:	60bb      	str	r3, [r7, #8]
 8006ce0:	60fa      	str	r2, [r7, #12]
 8006ce2:	697b      	ldr	r3, [r7, #20]
 8006ce4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ce6:	4a84      	ldr	r2, [pc, #528]	; (8006ef8 <UART_SetConfig+0x5c4>)
 8006ce8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006cec:	b29b      	uxth	r3, r3
 8006cee:	2200      	movs	r2, #0
 8006cf0:	603b      	str	r3, [r7, #0]
 8006cf2:	607a      	str	r2, [r7, #4]
 8006cf4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006cf8:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006cfc:	f7f9 ffae 	bl	8000c5c <__aeabi_uldivmod>
 8006d00:	4602      	mov	r2, r0
 8006d02:	460b      	mov	r3, r1
 8006d04:	4610      	mov	r0, r2
 8006d06:	4619      	mov	r1, r3
 8006d08:	f04f 0200 	mov.w	r2, #0
 8006d0c:	f04f 0300 	mov.w	r3, #0
 8006d10:	020b      	lsls	r3, r1, #8
 8006d12:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006d16:	0202      	lsls	r2, r0, #8
 8006d18:	6979      	ldr	r1, [r7, #20]
 8006d1a:	6849      	ldr	r1, [r1, #4]
 8006d1c:	0849      	lsrs	r1, r1, #1
 8006d1e:	2000      	movs	r0, #0
 8006d20:	460c      	mov	r4, r1
 8006d22:	4605      	mov	r5, r0
 8006d24:	eb12 0804 	adds.w	r8, r2, r4
 8006d28:	eb43 0905 	adc.w	r9, r3, r5
 8006d2c:	697b      	ldr	r3, [r7, #20]
 8006d2e:	685b      	ldr	r3, [r3, #4]
 8006d30:	2200      	movs	r2, #0
 8006d32:	469a      	mov	sl, r3
 8006d34:	4693      	mov	fp, r2
 8006d36:	4652      	mov	r2, sl
 8006d38:	465b      	mov	r3, fp
 8006d3a:	4640      	mov	r0, r8
 8006d3c:	4649      	mov	r1, r9
 8006d3e:	f7f9 ff8d 	bl	8000c5c <__aeabi_uldivmod>
 8006d42:	4602      	mov	r2, r0
 8006d44:	460b      	mov	r3, r1
 8006d46:	4613      	mov	r3, r2
 8006d48:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006d4a:	6a3b      	ldr	r3, [r7, #32]
 8006d4c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006d50:	d308      	bcc.n	8006d64 <UART_SetConfig+0x430>
 8006d52:	6a3b      	ldr	r3, [r7, #32]
 8006d54:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006d58:	d204      	bcs.n	8006d64 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8006d5a:	697b      	ldr	r3, [r7, #20]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	6a3a      	ldr	r2, [r7, #32]
 8006d60:	60da      	str	r2, [r3, #12]
 8006d62:	e0ce      	b.n	8006f02 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8006d64:	2301      	movs	r3, #1
 8006d66:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8006d6a:	e0ca      	b.n	8006f02 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006d6c:	697b      	ldr	r3, [r7, #20]
 8006d6e:	69db      	ldr	r3, [r3, #28]
 8006d70:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006d74:	d166      	bne.n	8006e44 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8006d76:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006d7a:	2b08      	cmp	r3, #8
 8006d7c:	d827      	bhi.n	8006dce <UART_SetConfig+0x49a>
 8006d7e:	a201      	add	r2, pc, #4	; (adr r2, 8006d84 <UART_SetConfig+0x450>)
 8006d80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d84:	08006da9 	.word	0x08006da9
 8006d88:	08006db1 	.word	0x08006db1
 8006d8c:	08006db9 	.word	0x08006db9
 8006d90:	08006dcf 	.word	0x08006dcf
 8006d94:	08006dbf 	.word	0x08006dbf
 8006d98:	08006dcf 	.word	0x08006dcf
 8006d9c:	08006dcf 	.word	0x08006dcf
 8006da0:	08006dcf 	.word	0x08006dcf
 8006da4:	08006dc7 	.word	0x08006dc7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006da8:	f7fe fe4e 	bl	8005a48 <HAL_RCC_GetPCLK1Freq>
 8006dac:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006dae:	e014      	b.n	8006dda <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006db0:	f7fe fe60 	bl	8005a74 <HAL_RCC_GetPCLK2Freq>
 8006db4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006db6:	e010      	b.n	8006dda <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006db8:	4b4e      	ldr	r3, [pc, #312]	; (8006ef4 <UART_SetConfig+0x5c0>)
 8006dba:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006dbc:	e00d      	b.n	8006dda <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006dbe:	f7fe fdd5 	bl	800596c <HAL_RCC_GetSysClockFreq>
 8006dc2:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006dc4:	e009      	b.n	8006dda <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006dc6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006dca:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006dcc:	e005      	b.n	8006dda <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8006dce:	2300      	movs	r3, #0
 8006dd0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8006dd2:	2301      	movs	r3, #1
 8006dd4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006dd8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	f000 8090 	beq.w	8006f02 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006de2:	697b      	ldr	r3, [r7, #20]
 8006de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006de6:	4a44      	ldr	r2, [pc, #272]	; (8006ef8 <UART_SetConfig+0x5c4>)
 8006de8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006dec:	461a      	mov	r2, r3
 8006dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006df0:	fbb3 f3f2 	udiv	r3, r3, r2
 8006df4:	005a      	lsls	r2, r3, #1
 8006df6:	697b      	ldr	r3, [r7, #20]
 8006df8:	685b      	ldr	r3, [r3, #4]
 8006dfa:	085b      	lsrs	r3, r3, #1
 8006dfc:	441a      	add	r2, r3
 8006dfe:	697b      	ldr	r3, [r7, #20]
 8006e00:	685b      	ldr	r3, [r3, #4]
 8006e02:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e06:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006e08:	6a3b      	ldr	r3, [r7, #32]
 8006e0a:	2b0f      	cmp	r3, #15
 8006e0c:	d916      	bls.n	8006e3c <UART_SetConfig+0x508>
 8006e0e:	6a3b      	ldr	r3, [r7, #32]
 8006e10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006e14:	d212      	bcs.n	8006e3c <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006e16:	6a3b      	ldr	r3, [r7, #32]
 8006e18:	b29b      	uxth	r3, r3
 8006e1a:	f023 030f 	bic.w	r3, r3, #15
 8006e1e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006e20:	6a3b      	ldr	r3, [r7, #32]
 8006e22:	085b      	lsrs	r3, r3, #1
 8006e24:	b29b      	uxth	r3, r3
 8006e26:	f003 0307 	and.w	r3, r3, #7
 8006e2a:	b29a      	uxth	r2, r3
 8006e2c:	8bfb      	ldrh	r3, [r7, #30]
 8006e2e:	4313      	orrs	r3, r2
 8006e30:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8006e32:	697b      	ldr	r3, [r7, #20]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	8bfa      	ldrh	r2, [r7, #30]
 8006e38:	60da      	str	r2, [r3, #12]
 8006e3a:	e062      	b.n	8006f02 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8006e3c:	2301      	movs	r3, #1
 8006e3e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8006e42:	e05e      	b.n	8006f02 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006e44:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8006e48:	2b08      	cmp	r3, #8
 8006e4a:	d828      	bhi.n	8006e9e <UART_SetConfig+0x56a>
 8006e4c:	a201      	add	r2, pc, #4	; (adr r2, 8006e54 <UART_SetConfig+0x520>)
 8006e4e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e52:	bf00      	nop
 8006e54:	08006e79 	.word	0x08006e79
 8006e58:	08006e81 	.word	0x08006e81
 8006e5c:	08006e89 	.word	0x08006e89
 8006e60:	08006e9f 	.word	0x08006e9f
 8006e64:	08006e8f 	.word	0x08006e8f
 8006e68:	08006e9f 	.word	0x08006e9f
 8006e6c:	08006e9f 	.word	0x08006e9f
 8006e70:	08006e9f 	.word	0x08006e9f
 8006e74:	08006e97 	.word	0x08006e97
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e78:	f7fe fde6 	bl	8005a48 <HAL_RCC_GetPCLK1Freq>
 8006e7c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006e7e:	e014      	b.n	8006eaa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006e80:	f7fe fdf8 	bl	8005a74 <HAL_RCC_GetPCLK2Freq>
 8006e84:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006e86:	e010      	b.n	8006eaa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006e88:	4b1a      	ldr	r3, [pc, #104]	; (8006ef4 <UART_SetConfig+0x5c0>)
 8006e8a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006e8c:	e00d      	b.n	8006eaa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006e8e:	f7fe fd6d 	bl	800596c <HAL_RCC_GetSysClockFreq>
 8006e92:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8006e94:	e009      	b.n	8006eaa <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006e96:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006e9a:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8006e9c:	e005      	b.n	8006eaa <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8006e9e:	2300      	movs	r3, #0
 8006ea0:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8006ea2:	2301      	movs	r3, #1
 8006ea4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8006ea8:	bf00      	nop
    }

    if (pclk != 0U)
 8006eaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d028      	beq.n	8006f02 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006eb0:	697b      	ldr	r3, [r7, #20]
 8006eb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006eb4:	4a10      	ldr	r2, [pc, #64]	; (8006ef8 <UART_SetConfig+0x5c4>)
 8006eb6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006eba:	461a      	mov	r2, r3
 8006ebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ebe:	fbb3 f2f2 	udiv	r2, r3, r2
 8006ec2:	697b      	ldr	r3, [r7, #20]
 8006ec4:	685b      	ldr	r3, [r3, #4]
 8006ec6:	085b      	lsrs	r3, r3, #1
 8006ec8:	441a      	add	r2, r3
 8006eca:	697b      	ldr	r3, [r7, #20]
 8006ecc:	685b      	ldr	r3, [r3, #4]
 8006ece:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ed2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ed4:	6a3b      	ldr	r3, [r7, #32]
 8006ed6:	2b0f      	cmp	r3, #15
 8006ed8:	d910      	bls.n	8006efc <UART_SetConfig+0x5c8>
 8006eda:	6a3b      	ldr	r3, [r7, #32]
 8006edc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006ee0:	d20c      	bcs.n	8006efc <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006ee2:	6a3b      	ldr	r3, [r7, #32]
 8006ee4:	b29a      	uxth	r2, r3
 8006ee6:	697b      	ldr	r3, [r7, #20]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	60da      	str	r2, [r3, #12]
 8006eec:	e009      	b.n	8006f02 <UART_SetConfig+0x5ce>
 8006eee:	bf00      	nop
 8006ef0:	40008000 	.word	0x40008000
 8006ef4:	00f42400 	.word	0x00f42400
 8006ef8:	08008560 	.word	0x08008560
      }
      else
      {
        ret = HAL_ERROR;
 8006efc:	2301      	movs	r3, #1
 8006efe:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006f02:	697b      	ldr	r3, [r7, #20]
 8006f04:	2201      	movs	r2, #1
 8006f06:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8006f0a:	697b      	ldr	r3, [r7, #20]
 8006f0c:	2201      	movs	r2, #1
 8006f0e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006f12:	697b      	ldr	r3, [r7, #20]
 8006f14:	2200      	movs	r2, #0
 8006f16:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8006f18:	697b      	ldr	r3, [r7, #20]
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8006f1e:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8006f22:	4618      	mov	r0, r3
 8006f24:	3730      	adds	r7, #48	; 0x30
 8006f26:	46bd      	mov	sp, r7
 8006f28:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006f2c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006f2c:	b480      	push	{r7}
 8006f2e:	b083      	sub	sp, #12
 8006f30:	af00      	add	r7, sp, #0
 8006f32:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f38:	f003 0308 	and.w	r3, r3, #8
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d00a      	beq.n	8006f56 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	685b      	ldr	r3, [r3, #4]
 8006f46:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	430a      	orrs	r2, r1
 8006f54:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f5a:	f003 0301 	and.w	r3, r3, #1
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d00a      	beq.n	8006f78 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	685b      	ldr	r3, [r3, #4]
 8006f68:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	430a      	orrs	r2, r1
 8006f76:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f7c:	f003 0302 	and.w	r3, r3, #2
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d00a      	beq.n	8006f9a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	685b      	ldr	r3, [r3, #4]
 8006f8a:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	430a      	orrs	r2, r1
 8006f98:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f9e:	f003 0304 	and.w	r3, r3, #4
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d00a      	beq.n	8006fbc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	685b      	ldr	r3, [r3, #4]
 8006fac:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	430a      	orrs	r2, r1
 8006fba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fc0:	f003 0310 	and.w	r3, r3, #16
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d00a      	beq.n	8006fde <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	689b      	ldr	r3, [r3, #8]
 8006fce:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	430a      	orrs	r2, r1
 8006fdc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fe2:	f003 0320 	and.w	r3, r3, #32
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d00a      	beq.n	8007000 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	689b      	ldr	r3, [r3, #8]
 8006ff0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	430a      	orrs	r2, r1
 8006ffe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007004:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007008:	2b00      	cmp	r3, #0
 800700a:	d01a      	beq.n	8007042 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	685b      	ldr	r3, [r3, #4]
 8007012:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	430a      	orrs	r2, r1
 8007020:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007026:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800702a:	d10a      	bne.n	8007042 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	685b      	ldr	r3, [r3, #4]
 8007032:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	430a      	orrs	r2, r1
 8007040:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007046:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800704a:	2b00      	cmp	r3, #0
 800704c:	d00a      	beq.n	8007064 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	685b      	ldr	r3, [r3, #4]
 8007054:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	430a      	orrs	r2, r1
 8007062:	605a      	str	r2, [r3, #4]
  }
}
 8007064:	bf00      	nop
 8007066:	370c      	adds	r7, #12
 8007068:	46bd      	mov	sp, r7
 800706a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706e:	4770      	bx	lr

08007070 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007070:	b580      	push	{r7, lr}
 8007072:	b098      	sub	sp, #96	; 0x60
 8007074:	af02      	add	r7, sp, #8
 8007076:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2200      	movs	r2, #0
 800707c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007080:	f7fa ff44 	bl	8001f0c <HAL_GetTick>
 8007084:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f003 0308 	and.w	r3, r3, #8
 8007090:	2b08      	cmp	r3, #8
 8007092:	d12f      	bne.n	80070f4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007094:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007098:	9300      	str	r3, [sp, #0]
 800709a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800709c:	2200      	movs	r2, #0
 800709e:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80070a2:	6878      	ldr	r0, [r7, #4]
 80070a4:	f000 f88e 	bl	80071c4 <UART_WaitOnFlagUntilTimeout>
 80070a8:	4603      	mov	r3, r0
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d022      	beq.n	80070f4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80070b6:	e853 3f00 	ldrex	r3, [r3]
 80070ba:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80070bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80070be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80070c2:	653b      	str	r3, [r7, #80]	; 0x50
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	461a      	mov	r2, r3
 80070ca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80070cc:	647b      	str	r3, [r7, #68]	; 0x44
 80070ce:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070d0:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80070d2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80070d4:	e841 2300 	strex	r3, r2, [r1]
 80070d8:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80070da:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d1e6      	bne.n	80070ae <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	2220      	movs	r2, #32
 80070e4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2200      	movs	r2, #0
 80070ec:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80070f0:	2303      	movs	r3, #3
 80070f2:	e063      	b.n	80071bc <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	f003 0304 	and.w	r3, r3, #4
 80070fe:	2b04      	cmp	r3, #4
 8007100:	d149      	bne.n	8007196 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007102:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007106:	9300      	str	r3, [sp, #0]
 8007108:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800710a:	2200      	movs	r2, #0
 800710c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007110:	6878      	ldr	r0, [r7, #4]
 8007112:	f000 f857 	bl	80071c4 <UART_WaitOnFlagUntilTimeout>
 8007116:	4603      	mov	r3, r0
 8007118:	2b00      	cmp	r3, #0
 800711a:	d03c      	beq.n	8007196 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007122:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007124:	e853 3f00 	ldrex	r3, [r3]
 8007128:	623b      	str	r3, [r7, #32]
   return(result);
 800712a:	6a3b      	ldr	r3, [r7, #32]
 800712c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007130:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	461a      	mov	r2, r3
 8007138:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800713a:	633b      	str	r3, [r7, #48]	; 0x30
 800713c:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800713e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8007140:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007142:	e841 2300 	strex	r3, r2, [r1]
 8007146:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8007148:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800714a:	2b00      	cmp	r3, #0
 800714c:	d1e6      	bne.n	800711c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	681b      	ldr	r3, [r3, #0]
 8007152:	3308      	adds	r3, #8
 8007154:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007156:	693b      	ldr	r3, [r7, #16]
 8007158:	e853 3f00 	ldrex	r3, [r3]
 800715c:	60fb      	str	r3, [r7, #12]
   return(result);
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	f023 0301 	bic.w	r3, r3, #1
 8007164:	64bb      	str	r3, [r7, #72]	; 0x48
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	3308      	adds	r3, #8
 800716c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800716e:	61fa      	str	r2, [r7, #28]
 8007170:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007172:	69b9      	ldr	r1, [r7, #24]
 8007174:	69fa      	ldr	r2, [r7, #28]
 8007176:	e841 2300 	strex	r3, r2, [r1]
 800717a:	617b      	str	r3, [r7, #20]
   return(result);
 800717c:	697b      	ldr	r3, [r7, #20]
 800717e:	2b00      	cmp	r3, #0
 8007180:	d1e5      	bne.n	800714e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2220      	movs	r2, #32
 8007186:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	2200      	movs	r2, #0
 800718e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007192:	2303      	movs	r3, #3
 8007194:	e012      	b.n	80071bc <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	2220      	movs	r2, #32
 800719a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	2220      	movs	r2, #32
 80071a2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	2200      	movs	r2, #0
 80071aa:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	2200      	movs	r2, #0
 80071b0:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	2200      	movs	r2, #0
 80071b6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80071ba:	2300      	movs	r3, #0
}
 80071bc:	4618      	mov	r0, r3
 80071be:	3758      	adds	r7, #88	; 0x58
 80071c0:	46bd      	mov	sp, r7
 80071c2:	bd80      	pop	{r7, pc}

080071c4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80071c4:	b580      	push	{r7, lr}
 80071c6:	b084      	sub	sp, #16
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	60f8      	str	r0, [r7, #12]
 80071cc:	60b9      	str	r1, [r7, #8]
 80071ce:	603b      	str	r3, [r7, #0]
 80071d0:	4613      	mov	r3, r2
 80071d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80071d4:	e04f      	b.n	8007276 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80071d6:	69bb      	ldr	r3, [r7, #24]
 80071d8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80071dc:	d04b      	beq.n	8007276 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80071de:	f7fa fe95 	bl	8001f0c <HAL_GetTick>
 80071e2:	4602      	mov	r2, r0
 80071e4:	683b      	ldr	r3, [r7, #0]
 80071e6:	1ad3      	subs	r3, r2, r3
 80071e8:	69ba      	ldr	r2, [r7, #24]
 80071ea:	429a      	cmp	r2, r3
 80071ec:	d302      	bcc.n	80071f4 <UART_WaitOnFlagUntilTimeout+0x30>
 80071ee:	69bb      	ldr	r3, [r7, #24]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d101      	bne.n	80071f8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80071f4:	2303      	movs	r3, #3
 80071f6:	e04e      	b.n	8007296 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	f003 0304 	and.w	r3, r3, #4
 8007202:	2b00      	cmp	r3, #0
 8007204:	d037      	beq.n	8007276 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007206:	68bb      	ldr	r3, [r7, #8]
 8007208:	2b80      	cmp	r3, #128	; 0x80
 800720a:	d034      	beq.n	8007276 <UART_WaitOnFlagUntilTimeout+0xb2>
 800720c:	68bb      	ldr	r3, [r7, #8]
 800720e:	2b40      	cmp	r3, #64	; 0x40
 8007210:	d031      	beq.n	8007276 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	69db      	ldr	r3, [r3, #28]
 8007218:	f003 0308 	and.w	r3, r3, #8
 800721c:	2b08      	cmp	r3, #8
 800721e:	d110      	bne.n	8007242 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	2208      	movs	r2, #8
 8007226:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007228:	68f8      	ldr	r0, [r7, #12]
 800722a:	f000 f838 	bl	800729e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	2208      	movs	r2, #8
 8007232:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	2200      	movs	r2, #0
 800723a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 800723e:	2301      	movs	r3, #1
 8007240:	e029      	b.n	8007296 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	69db      	ldr	r3, [r3, #28]
 8007248:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800724c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007250:	d111      	bne.n	8007276 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800725a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800725c:	68f8      	ldr	r0, [r7, #12]
 800725e:	f000 f81e 	bl	800729e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007262:	68fb      	ldr	r3, [r7, #12]
 8007264:	2220      	movs	r2, #32
 8007266:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	2200      	movs	r2, #0
 800726e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8007272:	2303      	movs	r3, #3
 8007274:	e00f      	b.n	8007296 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	69da      	ldr	r2, [r3, #28]
 800727c:	68bb      	ldr	r3, [r7, #8]
 800727e:	4013      	ands	r3, r2
 8007280:	68ba      	ldr	r2, [r7, #8]
 8007282:	429a      	cmp	r2, r3
 8007284:	bf0c      	ite	eq
 8007286:	2301      	moveq	r3, #1
 8007288:	2300      	movne	r3, #0
 800728a:	b2db      	uxtb	r3, r3
 800728c:	461a      	mov	r2, r3
 800728e:	79fb      	ldrb	r3, [r7, #7]
 8007290:	429a      	cmp	r2, r3
 8007292:	d0a0      	beq.n	80071d6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007294:	2300      	movs	r3, #0
}
 8007296:	4618      	mov	r0, r3
 8007298:	3710      	adds	r7, #16
 800729a:	46bd      	mov	sp, r7
 800729c:	bd80      	pop	{r7, pc}

0800729e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800729e:	b480      	push	{r7}
 80072a0:	b095      	sub	sp, #84	; 0x54
 80072a2:	af00      	add	r7, sp, #0
 80072a4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80072ae:	e853 3f00 	ldrex	r3, [r3]
 80072b2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80072b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80072b6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80072ba:	64fb      	str	r3, [r7, #76]	; 0x4c
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	461a      	mov	r2, r3
 80072c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80072c4:	643b      	str	r3, [r7, #64]	; 0x40
 80072c6:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072c8:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80072ca:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80072cc:	e841 2300 	strex	r3, r2, [r1]
 80072d0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80072d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d1e6      	bne.n	80072a6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	3308      	adds	r3, #8
 80072de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072e0:	6a3b      	ldr	r3, [r7, #32]
 80072e2:	e853 3f00 	ldrex	r3, [r3]
 80072e6:	61fb      	str	r3, [r7, #28]
   return(result);
 80072e8:	69fb      	ldr	r3, [r7, #28]
 80072ea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80072ee:	f023 0301 	bic.w	r3, r3, #1
 80072f2:	64bb      	str	r3, [r7, #72]	; 0x48
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	3308      	adds	r3, #8
 80072fa:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80072fc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80072fe:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007300:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007302:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8007304:	e841 2300 	strex	r3, r2, [r1]
 8007308:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800730a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800730c:	2b00      	cmp	r3, #0
 800730e:	d1e3      	bne.n	80072d8 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007314:	2b01      	cmp	r3, #1
 8007316:	d118      	bne.n	800734a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	e853 3f00 	ldrex	r3, [r3]
 8007324:	60bb      	str	r3, [r7, #8]
   return(result);
 8007326:	68bb      	ldr	r3, [r7, #8]
 8007328:	f023 0310 	bic.w	r3, r3, #16
 800732c:	647b      	str	r3, [r7, #68]	; 0x44
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	681b      	ldr	r3, [r3, #0]
 8007332:	461a      	mov	r2, r3
 8007334:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007336:	61bb      	str	r3, [r7, #24]
 8007338:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800733a:	6979      	ldr	r1, [r7, #20]
 800733c:	69ba      	ldr	r2, [r7, #24]
 800733e:	e841 2300 	strex	r3, r2, [r1]
 8007342:	613b      	str	r3, [r7, #16]
   return(result);
 8007344:	693b      	ldr	r3, [r7, #16]
 8007346:	2b00      	cmp	r3, #0
 8007348:	d1e6      	bne.n	8007318 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	2220      	movs	r2, #32
 800734e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	2200      	movs	r2, #0
 8007356:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007358:	687b      	ldr	r3, [r7, #4]
 800735a:	2200      	movs	r2, #0
 800735c:	675a      	str	r2, [r3, #116]	; 0x74
}
 800735e:	bf00      	nop
 8007360:	3754      	adds	r7, #84	; 0x54
 8007362:	46bd      	mov	sp, r7
 8007364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007368:	4770      	bx	lr

0800736a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800736a:	b480      	push	{r7}
 800736c:	b085      	sub	sp, #20
 800736e:	af00      	add	r7, sp, #0
 8007370:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8007378:	2b01      	cmp	r3, #1
 800737a:	d101      	bne.n	8007380 <HAL_UARTEx_DisableFifoMode+0x16>
 800737c:	2302      	movs	r3, #2
 800737e:	e027      	b.n	80073d0 <HAL_UARTEx_DisableFifoMode+0x66>
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2201      	movs	r2, #1
 8007384:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2224      	movs	r2, #36	; 0x24
 800738c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	681a      	ldr	r2, [r3, #0]
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f022 0201 	bic.w	r2, r2, #1
 80073a6:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80073a8:	68fb      	ldr	r3, [r7, #12]
 80073aa:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80073ae:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	2200      	movs	r2, #0
 80073b4:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	68fa      	ldr	r2, [r7, #12]
 80073bc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2220      	movs	r2, #32
 80073c2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	2200      	movs	r2, #0
 80073ca:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80073ce:	2300      	movs	r3, #0
}
 80073d0:	4618      	mov	r0, r3
 80073d2:	3714      	adds	r7, #20
 80073d4:	46bd      	mov	sp, r7
 80073d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073da:	4770      	bx	lr

080073dc <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b084      	sub	sp, #16
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	6078      	str	r0, [r7, #4]
 80073e4:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80073ec:	2b01      	cmp	r3, #1
 80073ee:	d101      	bne.n	80073f4 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80073f0:	2302      	movs	r3, #2
 80073f2:	e02d      	b.n	8007450 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	2201      	movs	r2, #1
 80073f8:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	2224      	movs	r2, #36	; 0x24
 8007400:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	681b      	ldr	r3, [r3, #0]
 8007410:	681a      	ldr	r2, [r3, #0]
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f022 0201 	bic.w	r2, r2, #1
 800741a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	689b      	ldr	r3, [r3, #8]
 8007422:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	683a      	ldr	r2, [r7, #0]
 800742c:	430a      	orrs	r2, r1
 800742e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007430:	6878      	ldr	r0, [r7, #4]
 8007432:	f000 f84f 	bl	80074d4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	68fa      	ldr	r2, [r7, #12]
 800743c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	2220      	movs	r2, #32
 8007442:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	2200      	movs	r2, #0
 800744a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800744e:	2300      	movs	r3, #0
}
 8007450:	4618      	mov	r0, r3
 8007452:	3710      	adds	r7, #16
 8007454:	46bd      	mov	sp, r7
 8007456:	bd80      	pop	{r7, pc}

08007458 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007458:	b580      	push	{r7, lr}
 800745a:	b084      	sub	sp, #16
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
 8007460:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8007468:	2b01      	cmp	r3, #1
 800746a:	d101      	bne.n	8007470 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800746c:	2302      	movs	r3, #2
 800746e:	e02d      	b.n	80074cc <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2201      	movs	r2, #1
 8007474:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2224      	movs	r2, #36	; 0x24
 800747c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	681a      	ldr	r2, [r3, #0]
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	f022 0201 	bic.w	r2, r2, #1
 8007496:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	689b      	ldr	r3, [r3, #8]
 800749e:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	683a      	ldr	r2, [r7, #0]
 80074a8:	430a      	orrs	r2, r1
 80074aa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80074ac:	6878      	ldr	r0, [r7, #4]
 80074ae:	f000 f811 	bl	80074d4 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	68fa      	ldr	r2, [r7, #12]
 80074b8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2220      	movs	r2, #32
 80074be:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2200      	movs	r2, #0
 80074c6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80074ca:	2300      	movs	r3, #0
}
 80074cc:	4618      	mov	r0, r3
 80074ce:	3710      	adds	r7, #16
 80074d0:	46bd      	mov	sp, r7
 80074d2:	bd80      	pop	{r7, pc}

080074d4 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80074d4:	b480      	push	{r7}
 80074d6:	b085      	sub	sp, #20
 80074d8:	af00      	add	r7, sp, #0
 80074da:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d108      	bne.n	80074f6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2201      	movs	r2, #1
 80074e8:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	2201      	movs	r2, #1
 80074f0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80074f4:	e031      	b.n	800755a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80074f6:	2308      	movs	r3, #8
 80074f8:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80074fa:	2308      	movs	r3, #8
 80074fc:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	689b      	ldr	r3, [r3, #8]
 8007504:	0e5b      	lsrs	r3, r3, #25
 8007506:	b2db      	uxtb	r3, r3
 8007508:	f003 0307 	and.w	r3, r3, #7
 800750c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	689b      	ldr	r3, [r3, #8]
 8007514:	0f5b      	lsrs	r3, r3, #29
 8007516:	b2db      	uxtb	r3, r3
 8007518:	f003 0307 	and.w	r3, r3, #7
 800751c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800751e:	7bbb      	ldrb	r3, [r7, #14]
 8007520:	7b3a      	ldrb	r2, [r7, #12]
 8007522:	4911      	ldr	r1, [pc, #68]	; (8007568 <UARTEx_SetNbDataToProcess+0x94>)
 8007524:	5c8a      	ldrb	r2, [r1, r2]
 8007526:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800752a:	7b3a      	ldrb	r2, [r7, #12]
 800752c:	490f      	ldr	r1, [pc, #60]	; (800756c <UARTEx_SetNbDataToProcess+0x98>)
 800752e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007530:	fb93 f3f2 	sdiv	r3, r3, r2
 8007534:	b29a      	uxth	r2, r3
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800753c:	7bfb      	ldrb	r3, [r7, #15]
 800753e:	7b7a      	ldrb	r2, [r7, #13]
 8007540:	4909      	ldr	r1, [pc, #36]	; (8007568 <UARTEx_SetNbDataToProcess+0x94>)
 8007542:	5c8a      	ldrb	r2, [r1, r2]
 8007544:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007548:	7b7a      	ldrb	r2, [r7, #13]
 800754a:	4908      	ldr	r1, [pc, #32]	; (800756c <UARTEx_SetNbDataToProcess+0x98>)
 800754c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800754e:	fb93 f3f2 	sdiv	r3, r3, r2
 8007552:	b29a      	uxth	r2, r3
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800755a:	bf00      	nop
 800755c:	3714      	adds	r7, #20
 800755e:	46bd      	mov	sp, r7
 8007560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007564:	4770      	bx	lr
 8007566:	bf00      	nop
 8007568:	08008578 	.word	0x08008578
 800756c:	08008580 	.word	0x08008580

08007570 <malloc>:
 8007570:	4b02      	ldr	r3, [pc, #8]	; (800757c <malloc+0xc>)
 8007572:	4601      	mov	r1, r0
 8007574:	6818      	ldr	r0, [r3, #0]
 8007576:	f000 b823 	b.w	80075c0 <_malloc_r>
 800757a:	bf00      	nop
 800757c:	20000074 	.word	0x20000074

08007580 <sbrk_aligned>:
 8007580:	b570      	push	{r4, r5, r6, lr}
 8007582:	4e0e      	ldr	r6, [pc, #56]	; (80075bc <sbrk_aligned+0x3c>)
 8007584:	460c      	mov	r4, r1
 8007586:	6831      	ldr	r1, [r6, #0]
 8007588:	4605      	mov	r5, r0
 800758a:	b911      	cbnz	r1, 8007592 <sbrk_aligned+0x12>
 800758c:	f000 f9dc 	bl	8007948 <_sbrk_r>
 8007590:	6030      	str	r0, [r6, #0]
 8007592:	4621      	mov	r1, r4
 8007594:	4628      	mov	r0, r5
 8007596:	f000 f9d7 	bl	8007948 <_sbrk_r>
 800759a:	1c43      	adds	r3, r0, #1
 800759c:	d00a      	beq.n	80075b4 <sbrk_aligned+0x34>
 800759e:	1cc4      	adds	r4, r0, #3
 80075a0:	f024 0403 	bic.w	r4, r4, #3
 80075a4:	42a0      	cmp	r0, r4
 80075a6:	d007      	beq.n	80075b8 <sbrk_aligned+0x38>
 80075a8:	1a21      	subs	r1, r4, r0
 80075aa:	4628      	mov	r0, r5
 80075ac:	f000 f9cc 	bl	8007948 <_sbrk_r>
 80075b0:	3001      	adds	r0, #1
 80075b2:	d101      	bne.n	80075b8 <sbrk_aligned+0x38>
 80075b4:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80075b8:	4620      	mov	r0, r4
 80075ba:	bd70      	pop	{r4, r5, r6, pc}
 80075bc:	20000314 	.word	0x20000314

080075c0 <_malloc_r>:
 80075c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80075c4:	1ccd      	adds	r5, r1, #3
 80075c6:	f025 0503 	bic.w	r5, r5, #3
 80075ca:	3508      	adds	r5, #8
 80075cc:	2d0c      	cmp	r5, #12
 80075ce:	bf38      	it	cc
 80075d0:	250c      	movcc	r5, #12
 80075d2:	2d00      	cmp	r5, #0
 80075d4:	4607      	mov	r7, r0
 80075d6:	db01      	blt.n	80075dc <_malloc_r+0x1c>
 80075d8:	42a9      	cmp	r1, r5
 80075da:	d905      	bls.n	80075e8 <_malloc_r+0x28>
 80075dc:	230c      	movs	r3, #12
 80075de:	603b      	str	r3, [r7, #0]
 80075e0:	2600      	movs	r6, #0
 80075e2:	4630      	mov	r0, r6
 80075e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80075e8:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80076bc <_malloc_r+0xfc>
 80075ec:	f000 f868 	bl	80076c0 <__malloc_lock>
 80075f0:	f8d8 3000 	ldr.w	r3, [r8]
 80075f4:	461c      	mov	r4, r3
 80075f6:	bb5c      	cbnz	r4, 8007650 <_malloc_r+0x90>
 80075f8:	4629      	mov	r1, r5
 80075fa:	4638      	mov	r0, r7
 80075fc:	f7ff ffc0 	bl	8007580 <sbrk_aligned>
 8007600:	1c43      	adds	r3, r0, #1
 8007602:	4604      	mov	r4, r0
 8007604:	d155      	bne.n	80076b2 <_malloc_r+0xf2>
 8007606:	f8d8 4000 	ldr.w	r4, [r8]
 800760a:	4626      	mov	r6, r4
 800760c:	2e00      	cmp	r6, #0
 800760e:	d145      	bne.n	800769c <_malloc_r+0xdc>
 8007610:	2c00      	cmp	r4, #0
 8007612:	d048      	beq.n	80076a6 <_malloc_r+0xe6>
 8007614:	6823      	ldr	r3, [r4, #0]
 8007616:	4631      	mov	r1, r6
 8007618:	4638      	mov	r0, r7
 800761a:	eb04 0903 	add.w	r9, r4, r3
 800761e:	f000 f993 	bl	8007948 <_sbrk_r>
 8007622:	4581      	cmp	r9, r0
 8007624:	d13f      	bne.n	80076a6 <_malloc_r+0xe6>
 8007626:	6821      	ldr	r1, [r4, #0]
 8007628:	1a6d      	subs	r5, r5, r1
 800762a:	4629      	mov	r1, r5
 800762c:	4638      	mov	r0, r7
 800762e:	f7ff ffa7 	bl	8007580 <sbrk_aligned>
 8007632:	3001      	adds	r0, #1
 8007634:	d037      	beq.n	80076a6 <_malloc_r+0xe6>
 8007636:	6823      	ldr	r3, [r4, #0]
 8007638:	442b      	add	r3, r5
 800763a:	6023      	str	r3, [r4, #0]
 800763c:	f8d8 3000 	ldr.w	r3, [r8]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d038      	beq.n	80076b6 <_malloc_r+0xf6>
 8007644:	685a      	ldr	r2, [r3, #4]
 8007646:	42a2      	cmp	r2, r4
 8007648:	d12b      	bne.n	80076a2 <_malloc_r+0xe2>
 800764a:	2200      	movs	r2, #0
 800764c:	605a      	str	r2, [r3, #4]
 800764e:	e00f      	b.n	8007670 <_malloc_r+0xb0>
 8007650:	6822      	ldr	r2, [r4, #0]
 8007652:	1b52      	subs	r2, r2, r5
 8007654:	d41f      	bmi.n	8007696 <_malloc_r+0xd6>
 8007656:	2a0b      	cmp	r2, #11
 8007658:	d917      	bls.n	800768a <_malloc_r+0xca>
 800765a:	1961      	adds	r1, r4, r5
 800765c:	42a3      	cmp	r3, r4
 800765e:	6025      	str	r5, [r4, #0]
 8007660:	bf18      	it	ne
 8007662:	6059      	strne	r1, [r3, #4]
 8007664:	6863      	ldr	r3, [r4, #4]
 8007666:	bf08      	it	eq
 8007668:	f8c8 1000 	streq.w	r1, [r8]
 800766c:	5162      	str	r2, [r4, r5]
 800766e:	604b      	str	r3, [r1, #4]
 8007670:	4638      	mov	r0, r7
 8007672:	f104 060b 	add.w	r6, r4, #11
 8007676:	f000 f829 	bl	80076cc <__malloc_unlock>
 800767a:	f026 0607 	bic.w	r6, r6, #7
 800767e:	1d23      	adds	r3, r4, #4
 8007680:	1af2      	subs	r2, r6, r3
 8007682:	d0ae      	beq.n	80075e2 <_malloc_r+0x22>
 8007684:	1b9b      	subs	r3, r3, r6
 8007686:	50a3      	str	r3, [r4, r2]
 8007688:	e7ab      	b.n	80075e2 <_malloc_r+0x22>
 800768a:	42a3      	cmp	r3, r4
 800768c:	6862      	ldr	r2, [r4, #4]
 800768e:	d1dd      	bne.n	800764c <_malloc_r+0x8c>
 8007690:	f8c8 2000 	str.w	r2, [r8]
 8007694:	e7ec      	b.n	8007670 <_malloc_r+0xb0>
 8007696:	4623      	mov	r3, r4
 8007698:	6864      	ldr	r4, [r4, #4]
 800769a:	e7ac      	b.n	80075f6 <_malloc_r+0x36>
 800769c:	4634      	mov	r4, r6
 800769e:	6876      	ldr	r6, [r6, #4]
 80076a0:	e7b4      	b.n	800760c <_malloc_r+0x4c>
 80076a2:	4613      	mov	r3, r2
 80076a4:	e7cc      	b.n	8007640 <_malloc_r+0x80>
 80076a6:	230c      	movs	r3, #12
 80076a8:	603b      	str	r3, [r7, #0]
 80076aa:	4638      	mov	r0, r7
 80076ac:	f000 f80e 	bl	80076cc <__malloc_unlock>
 80076b0:	e797      	b.n	80075e2 <_malloc_r+0x22>
 80076b2:	6025      	str	r5, [r4, #0]
 80076b4:	e7dc      	b.n	8007670 <_malloc_r+0xb0>
 80076b6:	605b      	str	r3, [r3, #4]
 80076b8:	deff      	udf	#255	; 0xff
 80076ba:	bf00      	nop
 80076bc:	20000310 	.word	0x20000310

080076c0 <__malloc_lock>:
 80076c0:	4801      	ldr	r0, [pc, #4]	; (80076c8 <__malloc_lock+0x8>)
 80076c2:	f000 b97c 	b.w	80079be <__retarget_lock_acquire_recursive>
 80076c6:	bf00      	nop
 80076c8:	20000454 	.word	0x20000454

080076cc <__malloc_unlock>:
 80076cc:	4801      	ldr	r0, [pc, #4]	; (80076d4 <__malloc_unlock+0x8>)
 80076ce:	f000 b977 	b.w	80079c0 <__retarget_lock_release_recursive>
 80076d2:	bf00      	nop
 80076d4:	20000454 	.word	0x20000454

080076d8 <std>:
 80076d8:	2300      	movs	r3, #0
 80076da:	b510      	push	{r4, lr}
 80076dc:	4604      	mov	r4, r0
 80076de:	e9c0 3300 	strd	r3, r3, [r0]
 80076e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80076e6:	6083      	str	r3, [r0, #8]
 80076e8:	8181      	strh	r1, [r0, #12]
 80076ea:	6643      	str	r3, [r0, #100]	; 0x64
 80076ec:	81c2      	strh	r2, [r0, #14]
 80076ee:	6183      	str	r3, [r0, #24]
 80076f0:	4619      	mov	r1, r3
 80076f2:	2208      	movs	r2, #8
 80076f4:	305c      	adds	r0, #92	; 0x5c
 80076f6:	f000 f91f 	bl	8007938 <memset>
 80076fa:	4b0d      	ldr	r3, [pc, #52]	; (8007730 <std+0x58>)
 80076fc:	6263      	str	r3, [r4, #36]	; 0x24
 80076fe:	4b0d      	ldr	r3, [pc, #52]	; (8007734 <std+0x5c>)
 8007700:	62a3      	str	r3, [r4, #40]	; 0x28
 8007702:	4b0d      	ldr	r3, [pc, #52]	; (8007738 <std+0x60>)
 8007704:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007706:	4b0d      	ldr	r3, [pc, #52]	; (800773c <std+0x64>)
 8007708:	6323      	str	r3, [r4, #48]	; 0x30
 800770a:	4b0d      	ldr	r3, [pc, #52]	; (8007740 <std+0x68>)
 800770c:	6224      	str	r4, [r4, #32]
 800770e:	429c      	cmp	r4, r3
 8007710:	d006      	beq.n	8007720 <std+0x48>
 8007712:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8007716:	4294      	cmp	r4, r2
 8007718:	d002      	beq.n	8007720 <std+0x48>
 800771a:	33d0      	adds	r3, #208	; 0xd0
 800771c:	429c      	cmp	r4, r3
 800771e:	d105      	bne.n	800772c <std+0x54>
 8007720:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007724:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007728:	f000 b948 	b.w	80079bc <__retarget_lock_init_recursive>
 800772c:	bd10      	pop	{r4, pc}
 800772e:	bf00      	nop
 8007730:	08008161 	.word	0x08008161
 8007734:	08008183 	.word	0x08008183
 8007738:	080081bb 	.word	0x080081bb
 800773c:	080081df 	.word	0x080081df
 8007740:	20000318 	.word	0x20000318

08007744 <stdio_exit_handler>:
 8007744:	4a02      	ldr	r2, [pc, #8]	; (8007750 <stdio_exit_handler+0xc>)
 8007746:	4903      	ldr	r1, [pc, #12]	; (8007754 <stdio_exit_handler+0x10>)
 8007748:	4803      	ldr	r0, [pc, #12]	; (8007758 <stdio_exit_handler+0x14>)
 800774a:	f000 b869 	b.w	8007820 <_fwalk_sglue>
 800774e:	bf00      	nop
 8007750:	2000001c 	.word	0x2000001c
 8007754:	08008111 	.word	0x08008111
 8007758:	20000028 	.word	0x20000028

0800775c <cleanup_stdio>:
 800775c:	6841      	ldr	r1, [r0, #4]
 800775e:	4b0c      	ldr	r3, [pc, #48]	; (8007790 <cleanup_stdio+0x34>)
 8007760:	4299      	cmp	r1, r3
 8007762:	b510      	push	{r4, lr}
 8007764:	4604      	mov	r4, r0
 8007766:	d001      	beq.n	800776c <cleanup_stdio+0x10>
 8007768:	f000 fcd2 	bl	8008110 <_fflush_r>
 800776c:	68a1      	ldr	r1, [r4, #8]
 800776e:	4b09      	ldr	r3, [pc, #36]	; (8007794 <cleanup_stdio+0x38>)
 8007770:	4299      	cmp	r1, r3
 8007772:	d002      	beq.n	800777a <cleanup_stdio+0x1e>
 8007774:	4620      	mov	r0, r4
 8007776:	f000 fccb 	bl	8008110 <_fflush_r>
 800777a:	68e1      	ldr	r1, [r4, #12]
 800777c:	4b06      	ldr	r3, [pc, #24]	; (8007798 <cleanup_stdio+0x3c>)
 800777e:	4299      	cmp	r1, r3
 8007780:	d004      	beq.n	800778c <cleanup_stdio+0x30>
 8007782:	4620      	mov	r0, r4
 8007784:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007788:	f000 bcc2 	b.w	8008110 <_fflush_r>
 800778c:	bd10      	pop	{r4, pc}
 800778e:	bf00      	nop
 8007790:	20000318 	.word	0x20000318
 8007794:	20000380 	.word	0x20000380
 8007798:	200003e8 	.word	0x200003e8

0800779c <global_stdio_init.part.0>:
 800779c:	b510      	push	{r4, lr}
 800779e:	4b0b      	ldr	r3, [pc, #44]	; (80077cc <global_stdio_init.part.0+0x30>)
 80077a0:	4c0b      	ldr	r4, [pc, #44]	; (80077d0 <global_stdio_init.part.0+0x34>)
 80077a2:	4a0c      	ldr	r2, [pc, #48]	; (80077d4 <global_stdio_init.part.0+0x38>)
 80077a4:	601a      	str	r2, [r3, #0]
 80077a6:	4620      	mov	r0, r4
 80077a8:	2200      	movs	r2, #0
 80077aa:	2104      	movs	r1, #4
 80077ac:	f7ff ff94 	bl	80076d8 <std>
 80077b0:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80077b4:	2201      	movs	r2, #1
 80077b6:	2109      	movs	r1, #9
 80077b8:	f7ff ff8e 	bl	80076d8 <std>
 80077bc:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80077c0:	2202      	movs	r2, #2
 80077c2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80077c6:	2112      	movs	r1, #18
 80077c8:	f7ff bf86 	b.w	80076d8 <std>
 80077cc:	20000450 	.word	0x20000450
 80077d0:	20000318 	.word	0x20000318
 80077d4:	08007745 	.word	0x08007745

080077d8 <__sfp_lock_acquire>:
 80077d8:	4801      	ldr	r0, [pc, #4]	; (80077e0 <__sfp_lock_acquire+0x8>)
 80077da:	f000 b8f0 	b.w	80079be <__retarget_lock_acquire_recursive>
 80077de:	bf00      	nop
 80077e0:	20000455 	.word	0x20000455

080077e4 <__sfp_lock_release>:
 80077e4:	4801      	ldr	r0, [pc, #4]	; (80077ec <__sfp_lock_release+0x8>)
 80077e6:	f000 b8eb 	b.w	80079c0 <__retarget_lock_release_recursive>
 80077ea:	bf00      	nop
 80077ec:	20000455 	.word	0x20000455

080077f0 <__sinit>:
 80077f0:	b510      	push	{r4, lr}
 80077f2:	4604      	mov	r4, r0
 80077f4:	f7ff fff0 	bl	80077d8 <__sfp_lock_acquire>
 80077f8:	6a23      	ldr	r3, [r4, #32]
 80077fa:	b11b      	cbz	r3, 8007804 <__sinit+0x14>
 80077fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007800:	f7ff bff0 	b.w	80077e4 <__sfp_lock_release>
 8007804:	4b04      	ldr	r3, [pc, #16]	; (8007818 <__sinit+0x28>)
 8007806:	6223      	str	r3, [r4, #32]
 8007808:	4b04      	ldr	r3, [pc, #16]	; (800781c <__sinit+0x2c>)
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	2b00      	cmp	r3, #0
 800780e:	d1f5      	bne.n	80077fc <__sinit+0xc>
 8007810:	f7ff ffc4 	bl	800779c <global_stdio_init.part.0>
 8007814:	e7f2      	b.n	80077fc <__sinit+0xc>
 8007816:	bf00      	nop
 8007818:	0800775d 	.word	0x0800775d
 800781c:	20000450 	.word	0x20000450

08007820 <_fwalk_sglue>:
 8007820:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007824:	4607      	mov	r7, r0
 8007826:	4688      	mov	r8, r1
 8007828:	4614      	mov	r4, r2
 800782a:	2600      	movs	r6, #0
 800782c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007830:	f1b9 0901 	subs.w	r9, r9, #1
 8007834:	d505      	bpl.n	8007842 <_fwalk_sglue+0x22>
 8007836:	6824      	ldr	r4, [r4, #0]
 8007838:	2c00      	cmp	r4, #0
 800783a:	d1f7      	bne.n	800782c <_fwalk_sglue+0xc>
 800783c:	4630      	mov	r0, r6
 800783e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007842:	89ab      	ldrh	r3, [r5, #12]
 8007844:	2b01      	cmp	r3, #1
 8007846:	d907      	bls.n	8007858 <_fwalk_sglue+0x38>
 8007848:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800784c:	3301      	adds	r3, #1
 800784e:	d003      	beq.n	8007858 <_fwalk_sglue+0x38>
 8007850:	4629      	mov	r1, r5
 8007852:	4638      	mov	r0, r7
 8007854:	47c0      	blx	r8
 8007856:	4306      	orrs	r6, r0
 8007858:	3568      	adds	r5, #104	; 0x68
 800785a:	e7e9      	b.n	8007830 <_fwalk_sglue+0x10>

0800785c <iprintf>:
 800785c:	b40f      	push	{r0, r1, r2, r3}
 800785e:	b507      	push	{r0, r1, r2, lr}
 8007860:	4906      	ldr	r1, [pc, #24]	; (800787c <iprintf+0x20>)
 8007862:	ab04      	add	r3, sp, #16
 8007864:	6808      	ldr	r0, [r1, #0]
 8007866:	f853 2b04 	ldr.w	r2, [r3], #4
 800786a:	6881      	ldr	r1, [r0, #8]
 800786c:	9301      	str	r3, [sp, #4]
 800786e:	f000 f91f 	bl	8007ab0 <_vfiprintf_r>
 8007872:	b003      	add	sp, #12
 8007874:	f85d eb04 	ldr.w	lr, [sp], #4
 8007878:	b004      	add	sp, #16
 800787a:	4770      	bx	lr
 800787c:	20000074 	.word	0x20000074

08007880 <_puts_r>:
 8007880:	6a03      	ldr	r3, [r0, #32]
 8007882:	b570      	push	{r4, r5, r6, lr}
 8007884:	6884      	ldr	r4, [r0, #8]
 8007886:	4605      	mov	r5, r0
 8007888:	460e      	mov	r6, r1
 800788a:	b90b      	cbnz	r3, 8007890 <_puts_r+0x10>
 800788c:	f7ff ffb0 	bl	80077f0 <__sinit>
 8007890:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007892:	07db      	lsls	r3, r3, #31
 8007894:	d405      	bmi.n	80078a2 <_puts_r+0x22>
 8007896:	89a3      	ldrh	r3, [r4, #12]
 8007898:	0598      	lsls	r0, r3, #22
 800789a:	d402      	bmi.n	80078a2 <_puts_r+0x22>
 800789c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800789e:	f000 f88e 	bl	80079be <__retarget_lock_acquire_recursive>
 80078a2:	89a3      	ldrh	r3, [r4, #12]
 80078a4:	0719      	lsls	r1, r3, #28
 80078a6:	d513      	bpl.n	80078d0 <_puts_r+0x50>
 80078a8:	6923      	ldr	r3, [r4, #16]
 80078aa:	b18b      	cbz	r3, 80078d0 <_puts_r+0x50>
 80078ac:	3e01      	subs	r6, #1
 80078ae:	68a3      	ldr	r3, [r4, #8]
 80078b0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80078b4:	3b01      	subs	r3, #1
 80078b6:	60a3      	str	r3, [r4, #8]
 80078b8:	b9e9      	cbnz	r1, 80078f6 <_puts_r+0x76>
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	da2e      	bge.n	800791c <_puts_r+0x9c>
 80078be:	4622      	mov	r2, r4
 80078c0:	210a      	movs	r1, #10
 80078c2:	4628      	mov	r0, r5
 80078c4:	f000 fc8f 	bl	80081e6 <__swbuf_r>
 80078c8:	3001      	adds	r0, #1
 80078ca:	d007      	beq.n	80078dc <_puts_r+0x5c>
 80078cc:	250a      	movs	r5, #10
 80078ce:	e007      	b.n	80078e0 <_puts_r+0x60>
 80078d0:	4621      	mov	r1, r4
 80078d2:	4628      	mov	r0, r5
 80078d4:	f000 fcc4 	bl	8008260 <__swsetup_r>
 80078d8:	2800      	cmp	r0, #0
 80078da:	d0e7      	beq.n	80078ac <_puts_r+0x2c>
 80078dc:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80078e0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80078e2:	07da      	lsls	r2, r3, #31
 80078e4:	d405      	bmi.n	80078f2 <_puts_r+0x72>
 80078e6:	89a3      	ldrh	r3, [r4, #12]
 80078e8:	059b      	lsls	r3, r3, #22
 80078ea:	d402      	bmi.n	80078f2 <_puts_r+0x72>
 80078ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80078ee:	f000 f867 	bl	80079c0 <__retarget_lock_release_recursive>
 80078f2:	4628      	mov	r0, r5
 80078f4:	bd70      	pop	{r4, r5, r6, pc}
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	da04      	bge.n	8007904 <_puts_r+0x84>
 80078fa:	69a2      	ldr	r2, [r4, #24]
 80078fc:	429a      	cmp	r2, r3
 80078fe:	dc06      	bgt.n	800790e <_puts_r+0x8e>
 8007900:	290a      	cmp	r1, #10
 8007902:	d004      	beq.n	800790e <_puts_r+0x8e>
 8007904:	6823      	ldr	r3, [r4, #0]
 8007906:	1c5a      	adds	r2, r3, #1
 8007908:	6022      	str	r2, [r4, #0]
 800790a:	7019      	strb	r1, [r3, #0]
 800790c:	e7cf      	b.n	80078ae <_puts_r+0x2e>
 800790e:	4622      	mov	r2, r4
 8007910:	4628      	mov	r0, r5
 8007912:	f000 fc68 	bl	80081e6 <__swbuf_r>
 8007916:	3001      	adds	r0, #1
 8007918:	d1c9      	bne.n	80078ae <_puts_r+0x2e>
 800791a:	e7df      	b.n	80078dc <_puts_r+0x5c>
 800791c:	6823      	ldr	r3, [r4, #0]
 800791e:	250a      	movs	r5, #10
 8007920:	1c5a      	adds	r2, r3, #1
 8007922:	6022      	str	r2, [r4, #0]
 8007924:	701d      	strb	r5, [r3, #0]
 8007926:	e7db      	b.n	80078e0 <_puts_r+0x60>

08007928 <puts>:
 8007928:	4b02      	ldr	r3, [pc, #8]	; (8007934 <puts+0xc>)
 800792a:	4601      	mov	r1, r0
 800792c:	6818      	ldr	r0, [r3, #0]
 800792e:	f7ff bfa7 	b.w	8007880 <_puts_r>
 8007932:	bf00      	nop
 8007934:	20000074 	.word	0x20000074

08007938 <memset>:
 8007938:	4402      	add	r2, r0
 800793a:	4603      	mov	r3, r0
 800793c:	4293      	cmp	r3, r2
 800793e:	d100      	bne.n	8007942 <memset+0xa>
 8007940:	4770      	bx	lr
 8007942:	f803 1b01 	strb.w	r1, [r3], #1
 8007946:	e7f9      	b.n	800793c <memset+0x4>

08007948 <_sbrk_r>:
 8007948:	b538      	push	{r3, r4, r5, lr}
 800794a:	4d06      	ldr	r5, [pc, #24]	; (8007964 <_sbrk_r+0x1c>)
 800794c:	2300      	movs	r3, #0
 800794e:	4604      	mov	r4, r0
 8007950:	4608      	mov	r0, r1
 8007952:	602b      	str	r3, [r5, #0]
 8007954:	f7fa fa04 	bl	8001d60 <_sbrk>
 8007958:	1c43      	adds	r3, r0, #1
 800795a:	d102      	bne.n	8007962 <_sbrk_r+0x1a>
 800795c:	682b      	ldr	r3, [r5, #0]
 800795e:	b103      	cbz	r3, 8007962 <_sbrk_r+0x1a>
 8007960:	6023      	str	r3, [r4, #0]
 8007962:	bd38      	pop	{r3, r4, r5, pc}
 8007964:	20000458 	.word	0x20000458

08007968 <__errno>:
 8007968:	4b01      	ldr	r3, [pc, #4]	; (8007970 <__errno+0x8>)
 800796a:	6818      	ldr	r0, [r3, #0]
 800796c:	4770      	bx	lr
 800796e:	bf00      	nop
 8007970:	20000074 	.word	0x20000074

08007974 <__libc_init_array>:
 8007974:	b570      	push	{r4, r5, r6, lr}
 8007976:	4d0d      	ldr	r5, [pc, #52]	; (80079ac <__libc_init_array+0x38>)
 8007978:	4c0d      	ldr	r4, [pc, #52]	; (80079b0 <__libc_init_array+0x3c>)
 800797a:	1b64      	subs	r4, r4, r5
 800797c:	10a4      	asrs	r4, r4, #2
 800797e:	2600      	movs	r6, #0
 8007980:	42a6      	cmp	r6, r4
 8007982:	d109      	bne.n	8007998 <__libc_init_array+0x24>
 8007984:	4d0b      	ldr	r5, [pc, #44]	; (80079b4 <__libc_init_array+0x40>)
 8007986:	4c0c      	ldr	r4, [pc, #48]	; (80079b8 <__libc_init_array+0x44>)
 8007988:	f000 fd8c 	bl	80084a4 <_init>
 800798c:	1b64      	subs	r4, r4, r5
 800798e:	10a4      	asrs	r4, r4, #2
 8007990:	2600      	movs	r6, #0
 8007992:	42a6      	cmp	r6, r4
 8007994:	d105      	bne.n	80079a2 <__libc_init_array+0x2e>
 8007996:	bd70      	pop	{r4, r5, r6, pc}
 8007998:	f855 3b04 	ldr.w	r3, [r5], #4
 800799c:	4798      	blx	r3
 800799e:	3601      	adds	r6, #1
 80079a0:	e7ee      	b.n	8007980 <__libc_init_array+0xc>
 80079a2:	f855 3b04 	ldr.w	r3, [r5], #4
 80079a6:	4798      	blx	r3
 80079a8:	3601      	adds	r6, #1
 80079aa:	e7f2      	b.n	8007992 <__libc_init_array+0x1e>
 80079ac:	080085c4 	.word	0x080085c4
 80079b0:	080085c4 	.word	0x080085c4
 80079b4:	080085c4 	.word	0x080085c4
 80079b8:	080085c8 	.word	0x080085c8

080079bc <__retarget_lock_init_recursive>:
 80079bc:	4770      	bx	lr

080079be <__retarget_lock_acquire_recursive>:
 80079be:	4770      	bx	lr

080079c0 <__retarget_lock_release_recursive>:
 80079c0:	4770      	bx	lr
	...

080079c4 <_free_r>:
 80079c4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80079c6:	2900      	cmp	r1, #0
 80079c8:	d044      	beq.n	8007a54 <_free_r+0x90>
 80079ca:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80079ce:	9001      	str	r0, [sp, #4]
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	f1a1 0404 	sub.w	r4, r1, #4
 80079d6:	bfb8      	it	lt
 80079d8:	18e4      	addlt	r4, r4, r3
 80079da:	f7ff fe71 	bl	80076c0 <__malloc_lock>
 80079de:	4a1e      	ldr	r2, [pc, #120]	; (8007a58 <_free_r+0x94>)
 80079e0:	9801      	ldr	r0, [sp, #4]
 80079e2:	6813      	ldr	r3, [r2, #0]
 80079e4:	b933      	cbnz	r3, 80079f4 <_free_r+0x30>
 80079e6:	6063      	str	r3, [r4, #4]
 80079e8:	6014      	str	r4, [r2, #0]
 80079ea:	b003      	add	sp, #12
 80079ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80079f0:	f7ff be6c 	b.w	80076cc <__malloc_unlock>
 80079f4:	42a3      	cmp	r3, r4
 80079f6:	d908      	bls.n	8007a0a <_free_r+0x46>
 80079f8:	6825      	ldr	r5, [r4, #0]
 80079fa:	1961      	adds	r1, r4, r5
 80079fc:	428b      	cmp	r3, r1
 80079fe:	bf01      	itttt	eq
 8007a00:	6819      	ldreq	r1, [r3, #0]
 8007a02:	685b      	ldreq	r3, [r3, #4]
 8007a04:	1949      	addeq	r1, r1, r5
 8007a06:	6021      	streq	r1, [r4, #0]
 8007a08:	e7ed      	b.n	80079e6 <_free_r+0x22>
 8007a0a:	461a      	mov	r2, r3
 8007a0c:	685b      	ldr	r3, [r3, #4]
 8007a0e:	b10b      	cbz	r3, 8007a14 <_free_r+0x50>
 8007a10:	42a3      	cmp	r3, r4
 8007a12:	d9fa      	bls.n	8007a0a <_free_r+0x46>
 8007a14:	6811      	ldr	r1, [r2, #0]
 8007a16:	1855      	adds	r5, r2, r1
 8007a18:	42a5      	cmp	r5, r4
 8007a1a:	d10b      	bne.n	8007a34 <_free_r+0x70>
 8007a1c:	6824      	ldr	r4, [r4, #0]
 8007a1e:	4421      	add	r1, r4
 8007a20:	1854      	adds	r4, r2, r1
 8007a22:	42a3      	cmp	r3, r4
 8007a24:	6011      	str	r1, [r2, #0]
 8007a26:	d1e0      	bne.n	80079ea <_free_r+0x26>
 8007a28:	681c      	ldr	r4, [r3, #0]
 8007a2a:	685b      	ldr	r3, [r3, #4]
 8007a2c:	6053      	str	r3, [r2, #4]
 8007a2e:	440c      	add	r4, r1
 8007a30:	6014      	str	r4, [r2, #0]
 8007a32:	e7da      	b.n	80079ea <_free_r+0x26>
 8007a34:	d902      	bls.n	8007a3c <_free_r+0x78>
 8007a36:	230c      	movs	r3, #12
 8007a38:	6003      	str	r3, [r0, #0]
 8007a3a:	e7d6      	b.n	80079ea <_free_r+0x26>
 8007a3c:	6825      	ldr	r5, [r4, #0]
 8007a3e:	1961      	adds	r1, r4, r5
 8007a40:	428b      	cmp	r3, r1
 8007a42:	bf04      	itt	eq
 8007a44:	6819      	ldreq	r1, [r3, #0]
 8007a46:	685b      	ldreq	r3, [r3, #4]
 8007a48:	6063      	str	r3, [r4, #4]
 8007a4a:	bf04      	itt	eq
 8007a4c:	1949      	addeq	r1, r1, r5
 8007a4e:	6021      	streq	r1, [r4, #0]
 8007a50:	6054      	str	r4, [r2, #4]
 8007a52:	e7ca      	b.n	80079ea <_free_r+0x26>
 8007a54:	b003      	add	sp, #12
 8007a56:	bd30      	pop	{r4, r5, pc}
 8007a58:	20000310 	.word	0x20000310

08007a5c <__sfputc_r>:
 8007a5c:	6893      	ldr	r3, [r2, #8]
 8007a5e:	3b01      	subs	r3, #1
 8007a60:	2b00      	cmp	r3, #0
 8007a62:	b410      	push	{r4}
 8007a64:	6093      	str	r3, [r2, #8]
 8007a66:	da08      	bge.n	8007a7a <__sfputc_r+0x1e>
 8007a68:	6994      	ldr	r4, [r2, #24]
 8007a6a:	42a3      	cmp	r3, r4
 8007a6c:	db01      	blt.n	8007a72 <__sfputc_r+0x16>
 8007a6e:	290a      	cmp	r1, #10
 8007a70:	d103      	bne.n	8007a7a <__sfputc_r+0x1e>
 8007a72:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007a76:	f000 bbb6 	b.w	80081e6 <__swbuf_r>
 8007a7a:	6813      	ldr	r3, [r2, #0]
 8007a7c:	1c58      	adds	r0, r3, #1
 8007a7e:	6010      	str	r0, [r2, #0]
 8007a80:	7019      	strb	r1, [r3, #0]
 8007a82:	4608      	mov	r0, r1
 8007a84:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007a88:	4770      	bx	lr

08007a8a <__sfputs_r>:
 8007a8a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a8c:	4606      	mov	r6, r0
 8007a8e:	460f      	mov	r7, r1
 8007a90:	4614      	mov	r4, r2
 8007a92:	18d5      	adds	r5, r2, r3
 8007a94:	42ac      	cmp	r4, r5
 8007a96:	d101      	bne.n	8007a9c <__sfputs_r+0x12>
 8007a98:	2000      	movs	r0, #0
 8007a9a:	e007      	b.n	8007aac <__sfputs_r+0x22>
 8007a9c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007aa0:	463a      	mov	r2, r7
 8007aa2:	4630      	mov	r0, r6
 8007aa4:	f7ff ffda 	bl	8007a5c <__sfputc_r>
 8007aa8:	1c43      	adds	r3, r0, #1
 8007aaa:	d1f3      	bne.n	8007a94 <__sfputs_r+0xa>
 8007aac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007ab0 <_vfiprintf_r>:
 8007ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ab4:	460d      	mov	r5, r1
 8007ab6:	b09d      	sub	sp, #116	; 0x74
 8007ab8:	4614      	mov	r4, r2
 8007aba:	4698      	mov	r8, r3
 8007abc:	4606      	mov	r6, r0
 8007abe:	b118      	cbz	r0, 8007ac8 <_vfiprintf_r+0x18>
 8007ac0:	6a03      	ldr	r3, [r0, #32]
 8007ac2:	b90b      	cbnz	r3, 8007ac8 <_vfiprintf_r+0x18>
 8007ac4:	f7ff fe94 	bl	80077f0 <__sinit>
 8007ac8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007aca:	07d9      	lsls	r1, r3, #31
 8007acc:	d405      	bmi.n	8007ada <_vfiprintf_r+0x2a>
 8007ace:	89ab      	ldrh	r3, [r5, #12]
 8007ad0:	059a      	lsls	r2, r3, #22
 8007ad2:	d402      	bmi.n	8007ada <_vfiprintf_r+0x2a>
 8007ad4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007ad6:	f7ff ff72 	bl	80079be <__retarget_lock_acquire_recursive>
 8007ada:	89ab      	ldrh	r3, [r5, #12]
 8007adc:	071b      	lsls	r3, r3, #28
 8007ade:	d501      	bpl.n	8007ae4 <_vfiprintf_r+0x34>
 8007ae0:	692b      	ldr	r3, [r5, #16]
 8007ae2:	b99b      	cbnz	r3, 8007b0c <_vfiprintf_r+0x5c>
 8007ae4:	4629      	mov	r1, r5
 8007ae6:	4630      	mov	r0, r6
 8007ae8:	f000 fbba 	bl	8008260 <__swsetup_r>
 8007aec:	b170      	cbz	r0, 8007b0c <_vfiprintf_r+0x5c>
 8007aee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007af0:	07dc      	lsls	r4, r3, #31
 8007af2:	d504      	bpl.n	8007afe <_vfiprintf_r+0x4e>
 8007af4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007af8:	b01d      	add	sp, #116	; 0x74
 8007afa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007afe:	89ab      	ldrh	r3, [r5, #12]
 8007b00:	0598      	lsls	r0, r3, #22
 8007b02:	d4f7      	bmi.n	8007af4 <_vfiprintf_r+0x44>
 8007b04:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007b06:	f7ff ff5b 	bl	80079c0 <__retarget_lock_release_recursive>
 8007b0a:	e7f3      	b.n	8007af4 <_vfiprintf_r+0x44>
 8007b0c:	2300      	movs	r3, #0
 8007b0e:	9309      	str	r3, [sp, #36]	; 0x24
 8007b10:	2320      	movs	r3, #32
 8007b12:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007b16:	f8cd 800c 	str.w	r8, [sp, #12]
 8007b1a:	2330      	movs	r3, #48	; 0x30
 8007b1c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8007cd0 <_vfiprintf_r+0x220>
 8007b20:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007b24:	f04f 0901 	mov.w	r9, #1
 8007b28:	4623      	mov	r3, r4
 8007b2a:	469a      	mov	sl, r3
 8007b2c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007b30:	b10a      	cbz	r2, 8007b36 <_vfiprintf_r+0x86>
 8007b32:	2a25      	cmp	r2, #37	; 0x25
 8007b34:	d1f9      	bne.n	8007b2a <_vfiprintf_r+0x7a>
 8007b36:	ebba 0b04 	subs.w	fp, sl, r4
 8007b3a:	d00b      	beq.n	8007b54 <_vfiprintf_r+0xa4>
 8007b3c:	465b      	mov	r3, fp
 8007b3e:	4622      	mov	r2, r4
 8007b40:	4629      	mov	r1, r5
 8007b42:	4630      	mov	r0, r6
 8007b44:	f7ff ffa1 	bl	8007a8a <__sfputs_r>
 8007b48:	3001      	adds	r0, #1
 8007b4a:	f000 80a9 	beq.w	8007ca0 <_vfiprintf_r+0x1f0>
 8007b4e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007b50:	445a      	add	r2, fp
 8007b52:	9209      	str	r2, [sp, #36]	; 0x24
 8007b54:	f89a 3000 	ldrb.w	r3, [sl]
 8007b58:	2b00      	cmp	r3, #0
 8007b5a:	f000 80a1 	beq.w	8007ca0 <_vfiprintf_r+0x1f0>
 8007b5e:	2300      	movs	r3, #0
 8007b60:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007b64:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007b68:	f10a 0a01 	add.w	sl, sl, #1
 8007b6c:	9304      	str	r3, [sp, #16]
 8007b6e:	9307      	str	r3, [sp, #28]
 8007b70:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007b74:	931a      	str	r3, [sp, #104]	; 0x68
 8007b76:	4654      	mov	r4, sl
 8007b78:	2205      	movs	r2, #5
 8007b7a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b7e:	4854      	ldr	r0, [pc, #336]	; (8007cd0 <_vfiprintf_r+0x220>)
 8007b80:	f7f8 fb4e 	bl	8000220 <memchr>
 8007b84:	9a04      	ldr	r2, [sp, #16]
 8007b86:	b9d8      	cbnz	r0, 8007bc0 <_vfiprintf_r+0x110>
 8007b88:	06d1      	lsls	r1, r2, #27
 8007b8a:	bf44      	itt	mi
 8007b8c:	2320      	movmi	r3, #32
 8007b8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b92:	0713      	lsls	r3, r2, #28
 8007b94:	bf44      	itt	mi
 8007b96:	232b      	movmi	r3, #43	; 0x2b
 8007b98:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007b9c:	f89a 3000 	ldrb.w	r3, [sl]
 8007ba0:	2b2a      	cmp	r3, #42	; 0x2a
 8007ba2:	d015      	beq.n	8007bd0 <_vfiprintf_r+0x120>
 8007ba4:	9a07      	ldr	r2, [sp, #28]
 8007ba6:	4654      	mov	r4, sl
 8007ba8:	2000      	movs	r0, #0
 8007baa:	f04f 0c0a 	mov.w	ip, #10
 8007bae:	4621      	mov	r1, r4
 8007bb0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007bb4:	3b30      	subs	r3, #48	; 0x30
 8007bb6:	2b09      	cmp	r3, #9
 8007bb8:	d94d      	bls.n	8007c56 <_vfiprintf_r+0x1a6>
 8007bba:	b1b0      	cbz	r0, 8007bea <_vfiprintf_r+0x13a>
 8007bbc:	9207      	str	r2, [sp, #28]
 8007bbe:	e014      	b.n	8007bea <_vfiprintf_r+0x13a>
 8007bc0:	eba0 0308 	sub.w	r3, r0, r8
 8007bc4:	fa09 f303 	lsl.w	r3, r9, r3
 8007bc8:	4313      	orrs	r3, r2
 8007bca:	9304      	str	r3, [sp, #16]
 8007bcc:	46a2      	mov	sl, r4
 8007bce:	e7d2      	b.n	8007b76 <_vfiprintf_r+0xc6>
 8007bd0:	9b03      	ldr	r3, [sp, #12]
 8007bd2:	1d19      	adds	r1, r3, #4
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	9103      	str	r1, [sp, #12]
 8007bd8:	2b00      	cmp	r3, #0
 8007bda:	bfbb      	ittet	lt
 8007bdc:	425b      	neglt	r3, r3
 8007bde:	f042 0202 	orrlt.w	r2, r2, #2
 8007be2:	9307      	strge	r3, [sp, #28]
 8007be4:	9307      	strlt	r3, [sp, #28]
 8007be6:	bfb8      	it	lt
 8007be8:	9204      	strlt	r2, [sp, #16]
 8007bea:	7823      	ldrb	r3, [r4, #0]
 8007bec:	2b2e      	cmp	r3, #46	; 0x2e
 8007bee:	d10c      	bne.n	8007c0a <_vfiprintf_r+0x15a>
 8007bf0:	7863      	ldrb	r3, [r4, #1]
 8007bf2:	2b2a      	cmp	r3, #42	; 0x2a
 8007bf4:	d134      	bne.n	8007c60 <_vfiprintf_r+0x1b0>
 8007bf6:	9b03      	ldr	r3, [sp, #12]
 8007bf8:	1d1a      	adds	r2, r3, #4
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	9203      	str	r2, [sp, #12]
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	bfb8      	it	lt
 8007c02:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8007c06:	3402      	adds	r4, #2
 8007c08:	9305      	str	r3, [sp, #20]
 8007c0a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8007ce0 <_vfiprintf_r+0x230>
 8007c0e:	7821      	ldrb	r1, [r4, #0]
 8007c10:	2203      	movs	r2, #3
 8007c12:	4650      	mov	r0, sl
 8007c14:	f7f8 fb04 	bl	8000220 <memchr>
 8007c18:	b138      	cbz	r0, 8007c2a <_vfiprintf_r+0x17a>
 8007c1a:	9b04      	ldr	r3, [sp, #16]
 8007c1c:	eba0 000a 	sub.w	r0, r0, sl
 8007c20:	2240      	movs	r2, #64	; 0x40
 8007c22:	4082      	lsls	r2, r0
 8007c24:	4313      	orrs	r3, r2
 8007c26:	3401      	adds	r4, #1
 8007c28:	9304      	str	r3, [sp, #16]
 8007c2a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c2e:	4829      	ldr	r0, [pc, #164]	; (8007cd4 <_vfiprintf_r+0x224>)
 8007c30:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007c34:	2206      	movs	r2, #6
 8007c36:	f7f8 faf3 	bl	8000220 <memchr>
 8007c3a:	2800      	cmp	r0, #0
 8007c3c:	d03f      	beq.n	8007cbe <_vfiprintf_r+0x20e>
 8007c3e:	4b26      	ldr	r3, [pc, #152]	; (8007cd8 <_vfiprintf_r+0x228>)
 8007c40:	bb1b      	cbnz	r3, 8007c8a <_vfiprintf_r+0x1da>
 8007c42:	9b03      	ldr	r3, [sp, #12]
 8007c44:	3307      	adds	r3, #7
 8007c46:	f023 0307 	bic.w	r3, r3, #7
 8007c4a:	3308      	adds	r3, #8
 8007c4c:	9303      	str	r3, [sp, #12]
 8007c4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c50:	443b      	add	r3, r7
 8007c52:	9309      	str	r3, [sp, #36]	; 0x24
 8007c54:	e768      	b.n	8007b28 <_vfiprintf_r+0x78>
 8007c56:	fb0c 3202 	mla	r2, ip, r2, r3
 8007c5a:	460c      	mov	r4, r1
 8007c5c:	2001      	movs	r0, #1
 8007c5e:	e7a6      	b.n	8007bae <_vfiprintf_r+0xfe>
 8007c60:	2300      	movs	r3, #0
 8007c62:	3401      	adds	r4, #1
 8007c64:	9305      	str	r3, [sp, #20]
 8007c66:	4619      	mov	r1, r3
 8007c68:	f04f 0c0a 	mov.w	ip, #10
 8007c6c:	4620      	mov	r0, r4
 8007c6e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007c72:	3a30      	subs	r2, #48	; 0x30
 8007c74:	2a09      	cmp	r2, #9
 8007c76:	d903      	bls.n	8007c80 <_vfiprintf_r+0x1d0>
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d0c6      	beq.n	8007c0a <_vfiprintf_r+0x15a>
 8007c7c:	9105      	str	r1, [sp, #20]
 8007c7e:	e7c4      	b.n	8007c0a <_vfiprintf_r+0x15a>
 8007c80:	fb0c 2101 	mla	r1, ip, r1, r2
 8007c84:	4604      	mov	r4, r0
 8007c86:	2301      	movs	r3, #1
 8007c88:	e7f0      	b.n	8007c6c <_vfiprintf_r+0x1bc>
 8007c8a:	ab03      	add	r3, sp, #12
 8007c8c:	9300      	str	r3, [sp, #0]
 8007c8e:	462a      	mov	r2, r5
 8007c90:	4b12      	ldr	r3, [pc, #72]	; (8007cdc <_vfiprintf_r+0x22c>)
 8007c92:	a904      	add	r1, sp, #16
 8007c94:	4630      	mov	r0, r6
 8007c96:	f3af 8000 	nop.w
 8007c9a:	4607      	mov	r7, r0
 8007c9c:	1c78      	adds	r0, r7, #1
 8007c9e:	d1d6      	bne.n	8007c4e <_vfiprintf_r+0x19e>
 8007ca0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007ca2:	07d9      	lsls	r1, r3, #31
 8007ca4:	d405      	bmi.n	8007cb2 <_vfiprintf_r+0x202>
 8007ca6:	89ab      	ldrh	r3, [r5, #12]
 8007ca8:	059a      	lsls	r2, r3, #22
 8007caa:	d402      	bmi.n	8007cb2 <_vfiprintf_r+0x202>
 8007cac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007cae:	f7ff fe87 	bl	80079c0 <__retarget_lock_release_recursive>
 8007cb2:	89ab      	ldrh	r3, [r5, #12]
 8007cb4:	065b      	lsls	r3, r3, #25
 8007cb6:	f53f af1d 	bmi.w	8007af4 <_vfiprintf_r+0x44>
 8007cba:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007cbc:	e71c      	b.n	8007af8 <_vfiprintf_r+0x48>
 8007cbe:	ab03      	add	r3, sp, #12
 8007cc0:	9300      	str	r3, [sp, #0]
 8007cc2:	462a      	mov	r2, r5
 8007cc4:	4b05      	ldr	r3, [pc, #20]	; (8007cdc <_vfiprintf_r+0x22c>)
 8007cc6:	a904      	add	r1, sp, #16
 8007cc8:	4630      	mov	r0, r6
 8007cca:	f000 f879 	bl	8007dc0 <_printf_i>
 8007cce:	e7e4      	b.n	8007c9a <_vfiprintf_r+0x1ea>
 8007cd0:	08008588 	.word	0x08008588
 8007cd4:	08008592 	.word	0x08008592
 8007cd8:	00000000 	.word	0x00000000
 8007cdc:	08007a8b 	.word	0x08007a8b
 8007ce0:	0800858e 	.word	0x0800858e

08007ce4 <_printf_common>:
 8007ce4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007ce8:	4616      	mov	r6, r2
 8007cea:	4699      	mov	r9, r3
 8007cec:	688a      	ldr	r2, [r1, #8]
 8007cee:	690b      	ldr	r3, [r1, #16]
 8007cf0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007cf4:	4293      	cmp	r3, r2
 8007cf6:	bfb8      	it	lt
 8007cf8:	4613      	movlt	r3, r2
 8007cfa:	6033      	str	r3, [r6, #0]
 8007cfc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007d00:	4607      	mov	r7, r0
 8007d02:	460c      	mov	r4, r1
 8007d04:	b10a      	cbz	r2, 8007d0a <_printf_common+0x26>
 8007d06:	3301      	adds	r3, #1
 8007d08:	6033      	str	r3, [r6, #0]
 8007d0a:	6823      	ldr	r3, [r4, #0]
 8007d0c:	0699      	lsls	r1, r3, #26
 8007d0e:	bf42      	ittt	mi
 8007d10:	6833      	ldrmi	r3, [r6, #0]
 8007d12:	3302      	addmi	r3, #2
 8007d14:	6033      	strmi	r3, [r6, #0]
 8007d16:	6825      	ldr	r5, [r4, #0]
 8007d18:	f015 0506 	ands.w	r5, r5, #6
 8007d1c:	d106      	bne.n	8007d2c <_printf_common+0x48>
 8007d1e:	f104 0a19 	add.w	sl, r4, #25
 8007d22:	68e3      	ldr	r3, [r4, #12]
 8007d24:	6832      	ldr	r2, [r6, #0]
 8007d26:	1a9b      	subs	r3, r3, r2
 8007d28:	42ab      	cmp	r3, r5
 8007d2a:	dc26      	bgt.n	8007d7a <_printf_common+0x96>
 8007d2c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007d30:	1e13      	subs	r3, r2, #0
 8007d32:	6822      	ldr	r2, [r4, #0]
 8007d34:	bf18      	it	ne
 8007d36:	2301      	movne	r3, #1
 8007d38:	0692      	lsls	r2, r2, #26
 8007d3a:	d42b      	bmi.n	8007d94 <_printf_common+0xb0>
 8007d3c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007d40:	4649      	mov	r1, r9
 8007d42:	4638      	mov	r0, r7
 8007d44:	47c0      	blx	r8
 8007d46:	3001      	adds	r0, #1
 8007d48:	d01e      	beq.n	8007d88 <_printf_common+0xa4>
 8007d4a:	6823      	ldr	r3, [r4, #0]
 8007d4c:	6922      	ldr	r2, [r4, #16]
 8007d4e:	f003 0306 	and.w	r3, r3, #6
 8007d52:	2b04      	cmp	r3, #4
 8007d54:	bf02      	ittt	eq
 8007d56:	68e5      	ldreq	r5, [r4, #12]
 8007d58:	6833      	ldreq	r3, [r6, #0]
 8007d5a:	1aed      	subeq	r5, r5, r3
 8007d5c:	68a3      	ldr	r3, [r4, #8]
 8007d5e:	bf0c      	ite	eq
 8007d60:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007d64:	2500      	movne	r5, #0
 8007d66:	4293      	cmp	r3, r2
 8007d68:	bfc4      	itt	gt
 8007d6a:	1a9b      	subgt	r3, r3, r2
 8007d6c:	18ed      	addgt	r5, r5, r3
 8007d6e:	2600      	movs	r6, #0
 8007d70:	341a      	adds	r4, #26
 8007d72:	42b5      	cmp	r5, r6
 8007d74:	d11a      	bne.n	8007dac <_printf_common+0xc8>
 8007d76:	2000      	movs	r0, #0
 8007d78:	e008      	b.n	8007d8c <_printf_common+0xa8>
 8007d7a:	2301      	movs	r3, #1
 8007d7c:	4652      	mov	r2, sl
 8007d7e:	4649      	mov	r1, r9
 8007d80:	4638      	mov	r0, r7
 8007d82:	47c0      	blx	r8
 8007d84:	3001      	adds	r0, #1
 8007d86:	d103      	bne.n	8007d90 <_printf_common+0xac>
 8007d88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007d8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007d90:	3501      	adds	r5, #1
 8007d92:	e7c6      	b.n	8007d22 <_printf_common+0x3e>
 8007d94:	18e1      	adds	r1, r4, r3
 8007d96:	1c5a      	adds	r2, r3, #1
 8007d98:	2030      	movs	r0, #48	; 0x30
 8007d9a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007d9e:	4422      	add	r2, r4
 8007da0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007da4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007da8:	3302      	adds	r3, #2
 8007daa:	e7c7      	b.n	8007d3c <_printf_common+0x58>
 8007dac:	2301      	movs	r3, #1
 8007dae:	4622      	mov	r2, r4
 8007db0:	4649      	mov	r1, r9
 8007db2:	4638      	mov	r0, r7
 8007db4:	47c0      	blx	r8
 8007db6:	3001      	adds	r0, #1
 8007db8:	d0e6      	beq.n	8007d88 <_printf_common+0xa4>
 8007dba:	3601      	adds	r6, #1
 8007dbc:	e7d9      	b.n	8007d72 <_printf_common+0x8e>
	...

08007dc0 <_printf_i>:
 8007dc0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007dc4:	7e0f      	ldrb	r7, [r1, #24]
 8007dc6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007dc8:	2f78      	cmp	r7, #120	; 0x78
 8007dca:	4691      	mov	r9, r2
 8007dcc:	4680      	mov	r8, r0
 8007dce:	460c      	mov	r4, r1
 8007dd0:	469a      	mov	sl, r3
 8007dd2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007dd6:	d807      	bhi.n	8007de8 <_printf_i+0x28>
 8007dd8:	2f62      	cmp	r7, #98	; 0x62
 8007dda:	d80a      	bhi.n	8007df2 <_printf_i+0x32>
 8007ddc:	2f00      	cmp	r7, #0
 8007dde:	f000 80d4 	beq.w	8007f8a <_printf_i+0x1ca>
 8007de2:	2f58      	cmp	r7, #88	; 0x58
 8007de4:	f000 80c0 	beq.w	8007f68 <_printf_i+0x1a8>
 8007de8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007dec:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007df0:	e03a      	b.n	8007e68 <_printf_i+0xa8>
 8007df2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007df6:	2b15      	cmp	r3, #21
 8007df8:	d8f6      	bhi.n	8007de8 <_printf_i+0x28>
 8007dfa:	a101      	add	r1, pc, #4	; (adr r1, 8007e00 <_printf_i+0x40>)
 8007dfc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007e00:	08007e59 	.word	0x08007e59
 8007e04:	08007e6d 	.word	0x08007e6d
 8007e08:	08007de9 	.word	0x08007de9
 8007e0c:	08007de9 	.word	0x08007de9
 8007e10:	08007de9 	.word	0x08007de9
 8007e14:	08007de9 	.word	0x08007de9
 8007e18:	08007e6d 	.word	0x08007e6d
 8007e1c:	08007de9 	.word	0x08007de9
 8007e20:	08007de9 	.word	0x08007de9
 8007e24:	08007de9 	.word	0x08007de9
 8007e28:	08007de9 	.word	0x08007de9
 8007e2c:	08007f71 	.word	0x08007f71
 8007e30:	08007e99 	.word	0x08007e99
 8007e34:	08007f2b 	.word	0x08007f2b
 8007e38:	08007de9 	.word	0x08007de9
 8007e3c:	08007de9 	.word	0x08007de9
 8007e40:	08007f93 	.word	0x08007f93
 8007e44:	08007de9 	.word	0x08007de9
 8007e48:	08007e99 	.word	0x08007e99
 8007e4c:	08007de9 	.word	0x08007de9
 8007e50:	08007de9 	.word	0x08007de9
 8007e54:	08007f33 	.word	0x08007f33
 8007e58:	682b      	ldr	r3, [r5, #0]
 8007e5a:	1d1a      	adds	r2, r3, #4
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	602a      	str	r2, [r5, #0]
 8007e60:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007e64:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007e68:	2301      	movs	r3, #1
 8007e6a:	e09f      	b.n	8007fac <_printf_i+0x1ec>
 8007e6c:	6820      	ldr	r0, [r4, #0]
 8007e6e:	682b      	ldr	r3, [r5, #0]
 8007e70:	0607      	lsls	r7, r0, #24
 8007e72:	f103 0104 	add.w	r1, r3, #4
 8007e76:	6029      	str	r1, [r5, #0]
 8007e78:	d501      	bpl.n	8007e7e <_printf_i+0xbe>
 8007e7a:	681e      	ldr	r6, [r3, #0]
 8007e7c:	e003      	b.n	8007e86 <_printf_i+0xc6>
 8007e7e:	0646      	lsls	r6, r0, #25
 8007e80:	d5fb      	bpl.n	8007e7a <_printf_i+0xba>
 8007e82:	f9b3 6000 	ldrsh.w	r6, [r3]
 8007e86:	2e00      	cmp	r6, #0
 8007e88:	da03      	bge.n	8007e92 <_printf_i+0xd2>
 8007e8a:	232d      	movs	r3, #45	; 0x2d
 8007e8c:	4276      	negs	r6, r6
 8007e8e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007e92:	485a      	ldr	r0, [pc, #360]	; (8007ffc <_printf_i+0x23c>)
 8007e94:	230a      	movs	r3, #10
 8007e96:	e012      	b.n	8007ebe <_printf_i+0xfe>
 8007e98:	682b      	ldr	r3, [r5, #0]
 8007e9a:	6820      	ldr	r0, [r4, #0]
 8007e9c:	1d19      	adds	r1, r3, #4
 8007e9e:	6029      	str	r1, [r5, #0]
 8007ea0:	0605      	lsls	r5, r0, #24
 8007ea2:	d501      	bpl.n	8007ea8 <_printf_i+0xe8>
 8007ea4:	681e      	ldr	r6, [r3, #0]
 8007ea6:	e002      	b.n	8007eae <_printf_i+0xee>
 8007ea8:	0641      	lsls	r1, r0, #25
 8007eaa:	d5fb      	bpl.n	8007ea4 <_printf_i+0xe4>
 8007eac:	881e      	ldrh	r6, [r3, #0]
 8007eae:	4853      	ldr	r0, [pc, #332]	; (8007ffc <_printf_i+0x23c>)
 8007eb0:	2f6f      	cmp	r7, #111	; 0x6f
 8007eb2:	bf0c      	ite	eq
 8007eb4:	2308      	moveq	r3, #8
 8007eb6:	230a      	movne	r3, #10
 8007eb8:	2100      	movs	r1, #0
 8007eba:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007ebe:	6865      	ldr	r5, [r4, #4]
 8007ec0:	60a5      	str	r5, [r4, #8]
 8007ec2:	2d00      	cmp	r5, #0
 8007ec4:	bfa2      	ittt	ge
 8007ec6:	6821      	ldrge	r1, [r4, #0]
 8007ec8:	f021 0104 	bicge.w	r1, r1, #4
 8007ecc:	6021      	strge	r1, [r4, #0]
 8007ece:	b90e      	cbnz	r6, 8007ed4 <_printf_i+0x114>
 8007ed0:	2d00      	cmp	r5, #0
 8007ed2:	d04b      	beq.n	8007f6c <_printf_i+0x1ac>
 8007ed4:	4615      	mov	r5, r2
 8007ed6:	fbb6 f1f3 	udiv	r1, r6, r3
 8007eda:	fb03 6711 	mls	r7, r3, r1, r6
 8007ede:	5dc7      	ldrb	r7, [r0, r7]
 8007ee0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007ee4:	4637      	mov	r7, r6
 8007ee6:	42bb      	cmp	r3, r7
 8007ee8:	460e      	mov	r6, r1
 8007eea:	d9f4      	bls.n	8007ed6 <_printf_i+0x116>
 8007eec:	2b08      	cmp	r3, #8
 8007eee:	d10b      	bne.n	8007f08 <_printf_i+0x148>
 8007ef0:	6823      	ldr	r3, [r4, #0]
 8007ef2:	07de      	lsls	r6, r3, #31
 8007ef4:	d508      	bpl.n	8007f08 <_printf_i+0x148>
 8007ef6:	6923      	ldr	r3, [r4, #16]
 8007ef8:	6861      	ldr	r1, [r4, #4]
 8007efa:	4299      	cmp	r1, r3
 8007efc:	bfde      	ittt	le
 8007efe:	2330      	movle	r3, #48	; 0x30
 8007f00:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007f04:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8007f08:	1b52      	subs	r2, r2, r5
 8007f0a:	6122      	str	r2, [r4, #16]
 8007f0c:	f8cd a000 	str.w	sl, [sp]
 8007f10:	464b      	mov	r3, r9
 8007f12:	aa03      	add	r2, sp, #12
 8007f14:	4621      	mov	r1, r4
 8007f16:	4640      	mov	r0, r8
 8007f18:	f7ff fee4 	bl	8007ce4 <_printf_common>
 8007f1c:	3001      	adds	r0, #1
 8007f1e:	d14a      	bne.n	8007fb6 <_printf_i+0x1f6>
 8007f20:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007f24:	b004      	add	sp, #16
 8007f26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f2a:	6823      	ldr	r3, [r4, #0]
 8007f2c:	f043 0320 	orr.w	r3, r3, #32
 8007f30:	6023      	str	r3, [r4, #0]
 8007f32:	4833      	ldr	r0, [pc, #204]	; (8008000 <_printf_i+0x240>)
 8007f34:	2778      	movs	r7, #120	; 0x78
 8007f36:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007f3a:	6823      	ldr	r3, [r4, #0]
 8007f3c:	6829      	ldr	r1, [r5, #0]
 8007f3e:	061f      	lsls	r7, r3, #24
 8007f40:	f851 6b04 	ldr.w	r6, [r1], #4
 8007f44:	d402      	bmi.n	8007f4c <_printf_i+0x18c>
 8007f46:	065f      	lsls	r7, r3, #25
 8007f48:	bf48      	it	mi
 8007f4a:	b2b6      	uxthmi	r6, r6
 8007f4c:	07df      	lsls	r7, r3, #31
 8007f4e:	bf48      	it	mi
 8007f50:	f043 0320 	orrmi.w	r3, r3, #32
 8007f54:	6029      	str	r1, [r5, #0]
 8007f56:	bf48      	it	mi
 8007f58:	6023      	strmi	r3, [r4, #0]
 8007f5a:	b91e      	cbnz	r6, 8007f64 <_printf_i+0x1a4>
 8007f5c:	6823      	ldr	r3, [r4, #0]
 8007f5e:	f023 0320 	bic.w	r3, r3, #32
 8007f62:	6023      	str	r3, [r4, #0]
 8007f64:	2310      	movs	r3, #16
 8007f66:	e7a7      	b.n	8007eb8 <_printf_i+0xf8>
 8007f68:	4824      	ldr	r0, [pc, #144]	; (8007ffc <_printf_i+0x23c>)
 8007f6a:	e7e4      	b.n	8007f36 <_printf_i+0x176>
 8007f6c:	4615      	mov	r5, r2
 8007f6e:	e7bd      	b.n	8007eec <_printf_i+0x12c>
 8007f70:	682b      	ldr	r3, [r5, #0]
 8007f72:	6826      	ldr	r6, [r4, #0]
 8007f74:	6961      	ldr	r1, [r4, #20]
 8007f76:	1d18      	adds	r0, r3, #4
 8007f78:	6028      	str	r0, [r5, #0]
 8007f7a:	0635      	lsls	r5, r6, #24
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	d501      	bpl.n	8007f84 <_printf_i+0x1c4>
 8007f80:	6019      	str	r1, [r3, #0]
 8007f82:	e002      	b.n	8007f8a <_printf_i+0x1ca>
 8007f84:	0670      	lsls	r0, r6, #25
 8007f86:	d5fb      	bpl.n	8007f80 <_printf_i+0x1c0>
 8007f88:	8019      	strh	r1, [r3, #0]
 8007f8a:	2300      	movs	r3, #0
 8007f8c:	6123      	str	r3, [r4, #16]
 8007f8e:	4615      	mov	r5, r2
 8007f90:	e7bc      	b.n	8007f0c <_printf_i+0x14c>
 8007f92:	682b      	ldr	r3, [r5, #0]
 8007f94:	1d1a      	adds	r2, r3, #4
 8007f96:	602a      	str	r2, [r5, #0]
 8007f98:	681d      	ldr	r5, [r3, #0]
 8007f9a:	6862      	ldr	r2, [r4, #4]
 8007f9c:	2100      	movs	r1, #0
 8007f9e:	4628      	mov	r0, r5
 8007fa0:	f7f8 f93e 	bl	8000220 <memchr>
 8007fa4:	b108      	cbz	r0, 8007faa <_printf_i+0x1ea>
 8007fa6:	1b40      	subs	r0, r0, r5
 8007fa8:	6060      	str	r0, [r4, #4]
 8007faa:	6863      	ldr	r3, [r4, #4]
 8007fac:	6123      	str	r3, [r4, #16]
 8007fae:	2300      	movs	r3, #0
 8007fb0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007fb4:	e7aa      	b.n	8007f0c <_printf_i+0x14c>
 8007fb6:	6923      	ldr	r3, [r4, #16]
 8007fb8:	462a      	mov	r2, r5
 8007fba:	4649      	mov	r1, r9
 8007fbc:	4640      	mov	r0, r8
 8007fbe:	47d0      	blx	sl
 8007fc0:	3001      	adds	r0, #1
 8007fc2:	d0ad      	beq.n	8007f20 <_printf_i+0x160>
 8007fc4:	6823      	ldr	r3, [r4, #0]
 8007fc6:	079b      	lsls	r3, r3, #30
 8007fc8:	d413      	bmi.n	8007ff2 <_printf_i+0x232>
 8007fca:	68e0      	ldr	r0, [r4, #12]
 8007fcc:	9b03      	ldr	r3, [sp, #12]
 8007fce:	4298      	cmp	r0, r3
 8007fd0:	bfb8      	it	lt
 8007fd2:	4618      	movlt	r0, r3
 8007fd4:	e7a6      	b.n	8007f24 <_printf_i+0x164>
 8007fd6:	2301      	movs	r3, #1
 8007fd8:	4632      	mov	r2, r6
 8007fda:	4649      	mov	r1, r9
 8007fdc:	4640      	mov	r0, r8
 8007fde:	47d0      	blx	sl
 8007fe0:	3001      	adds	r0, #1
 8007fe2:	d09d      	beq.n	8007f20 <_printf_i+0x160>
 8007fe4:	3501      	adds	r5, #1
 8007fe6:	68e3      	ldr	r3, [r4, #12]
 8007fe8:	9903      	ldr	r1, [sp, #12]
 8007fea:	1a5b      	subs	r3, r3, r1
 8007fec:	42ab      	cmp	r3, r5
 8007fee:	dcf2      	bgt.n	8007fd6 <_printf_i+0x216>
 8007ff0:	e7eb      	b.n	8007fca <_printf_i+0x20a>
 8007ff2:	2500      	movs	r5, #0
 8007ff4:	f104 0619 	add.w	r6, r4, #25
 8007ff8:	e7f5      	b.n	8007fe6 <_printf_i+0x226>
 8007ffa:	bf00      	nop
 8007ffc:	08008599 	.word	0x08008599
 8008000:	080085aa 	.word	0x080085aa

08008004 <__sflush_r>:
 8008004:	898a      	ldrh	r2, [r1, #12]
 8008006:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800800a:	4605      	mov	r5, r0
 800800c:	0710      	lsls	r0, r2, #28
 800800e:	460c      	mov	r4, r1
 8008010:	d458      	bmi.n	80080c4 <__sflush_r+0xc0>
 8008012:	684b      	ldr	r3, [r1, #4]
 8008014:	2b00      	cmp	r3, #0
 8008016:	dc05      	bgt.n	8008024 <__sflush_r+0x20>
 8008018:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800801a:	2b00      	cmp	r3, #0
 800801c:	dc02      	bgt.n	8008024 <__sflush_r+0x20>
 800801e:	2000      	movs	r0, #0
 8008020:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008024:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008026:	2e00      	cmp	r6, #0
 8008028:	d0f9      	beq.n	800801e <__sflush_r+0x1a>
 800802a:	2300      	movs	r3, #0
 800802c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008030:	682f      	ldr	r7, [r5, #0]
 8008032:	6a21      	ldr	r1, [r4, #32]
 8008034:	602b      	str	r3, [r5, #0]
 8008036:	d032      	beq.n	800809e <__sflush_r+0x9a>
 8008038:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800803a:	89a3      	ldrh	r3, [r4, #12]
 800803c:	075a      	lsls	r2, r3, #29
 800803e:	d505      	bpl.n	800804c <__sflush_r+0x48>
 8008040:	6863      	ldr	r3, [r4, #4]
 8008042:	1ac0      	subs	r0, r0, r3
 8008044:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008046:	b10b      	cbz	r3, 800804c <__sflush_r+0x48>
 8008048:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800804a:	1ac0      	subs	r0, r0, r3
 800804c:	2300      	movs	r3, #0
 800804e:	4602      	mov	r2, r0
 8008050:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008052:	6a21      	ldr	r1, [r4, #32]
 8008054:	4628      	mov	r0, r5
 8008056:	47b0      	blx	r6
 8008058:	1c43      	adds	r3, r0, #1
 800805a:	89a3      	ldrh	r3, [r4, #12]
 800805c:	d106      	bne.n	800806c <__sflush_r+0x68>
 800805e:	6829      	ldr	r1, [r5, #0]
 8008060:	291d      	cmp	r1, #29
 8008062:	d82b      	bhi.n	80080bc <__sflush_r+0xb8>
 8008064:	4a29      	ldr	r2, [pc, #164]	; (800810c <__sflush_r+0x108>)
 8008066:	410a      	asrs	r2, r1
 8008068:	07d6      	lsls	r6, r2, #31
 800806a:	d427      	bmi.n	80080bc <__sflush_r+0xb8>
 800806c:	2200      	movs	r2, #0
 800806e:	6062      	str	r2, [r4, #4]
 8008070:	04d9      	lsls	r1, r3, #19
 8008072:	6922      	ldr	r2, [r4, #16]
 8008074:	6022      	str	r2, [r4, #0]
 8008076:	d504      	bpl.n	8008082 <__sflush_r+0x7e>
 8008078:	1c42      	adds	r2, r0, #1
 800807a:	d101      	bne.n	8008080 <__sflush_r+0x7c>
 800807c:	682b      	ldr	r3, [r5, #0]
 800807e:	b903      	cbnz	r3, 8008082 <__sflush_r+0x7e>
 8008080:	6560      	str	r0, [r4, #84]	; 0x54
 8008082:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008084:	602f      	str	r7, [r5, #0]
 8008086:	2900      	cmp	r1, #0
 8008088:	d0c9      	beq.n	800801e <__sflush_r+0x1a>
 800808a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800808e:	4299      	cmp	r1, r3
 8008090:	d002      	beq.n	8008098 <__sflush_r+0x94>
 8008092:	4628      	mov	r0, r5
 8008094:	f7ff fc96 	bl	80079c4 <_free_r>
 8008098:	2000      	movs	r0, #0
 800809a:	6360      	str	r0, [r4, #52]	; 0x34
 800809c:	e7c0      	b.n	8008020 <__sflush_r+0x1c>
 800809e:	2301      	movs	r3, #1
 80080a0:	4628      	mov	r0, r5
 80080a2:	47b0      	blx	r6
 80080a4:	1c41      	adds	r1, r0, #1
 80080a6:	d1c8      	bne.n	800803a <__sflush_r+0x36>
 80080a8:	682b      	ldr	r3, [r5, #0]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d0c5      	beq.n	800803a <__sflush_r+0x36>
 80080ae:	2b1d      	cmp	r3, #29
 80080b0:	d001      	beq.n	80080b6 <__sflush_r+0xb2>
 80080b2:	2b16      	cmp	r3, #22
 80080b4:	d101      	bne.n	80080ba <__sflush_r+0xb6>
 80080b6:	602f      	str	r7, [r5, #0]
 80080b8:	e7b1      	b.n	800801e <__sflush_r+0x1a>
 80080ba:	89a3      	ldrh	r3, [r4, #12]
 80080bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80080c0:	81a3      	strh	r3, [r4, #12]
 80080c2:	e7ad      	b.n	8008020 <__sflush_r+0x1c>
 80080c4:	690f      	ldr	r7, [r1, #16]
 80080c6:	2f00      	cmp	r7, #0
 80080c8:	d0a9      	beq.n	800801e <__sflush_r+0x1a>
 80080ca:	0793      	lsls	r3, r2, #30
 80080cc:	680e      	ldr	r6, [r1, #0]
 80080ce:	bf08      	it	eq
 80080d0:	694b      	ldreq	r3, [r1, #20]
 80080d2:	600f      	str	r7, [r1, #0]
 80080d4:	bf18      	it	ne
 80080d6:	2300      	movne	r3, #0
 80080d8:	eba6 0807 	sub.w	r8, r6, r7
 80080dc:	608b      	str	r3, [r1, #8]
 80080de:	f1b8 0f00 	cmp.w	r8, #0
 80080e2:	dd9c      	ble.n	800801e <__sflush_r+0x1a>
 80080e4:	6a21      	ldr	r1, [r4, #32]
 80080e6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80080e8:	4643      	mov	r3, r8
 80080ea:	463a      	mov	r2, r7
 80080ec:	4628      	mov	r0, r5
 80080ee:	47b0      	blx	r6
 80080f0:	2800      	cmp	r0, #0
 80080f2:	dc06      	bgt.n	8008102 <__sflush_r+0xfe>
 80080f4:	89a3      	ldrh	r3, [r4, #12]
 80080f6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80080fa:	81a3      	strh	r3, [r4, #12]
 80080fc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008100:	e78e      	b.n	8008020 <__sflush_r+0x1c>
 8008102:	4407      	add	r7, r0
 8008104:	eba8 0800 	sub.w	r8, r8, r0
 8008108:	e7e9      	b.n	80080de <__sflush_r+0xda>
 800810a:	bf00      	nop
 800810c:	dfbffffe 	.word	0xdfbffffe

08008110 <_fflush_r>:
 8008110:	b538      	push	{r3, r4, r5, lr}
 8008112:	690b      	ldr	r3, [r1, #16]
 8008114:	4605      	mov	r5, r0
 8008116:	460c      	mov	r4, r1
 8008118:	b913      	cbnz	r3, 8008120 <_fflush_r+0x10>
 800811a:	2500      	movs	r5, #0
 800811c:	4628      	mov	r0, r5
 800811e:	bd38      	pop	{r3, r4, r5, pc}
 8008120:	b118      	cbz	r0, 800812a <_fflush_r+0x1a>
 8008122:	6a03      	ldr	r3, [r0, #32]
 8008124:	b90b      	cbnz	r3, 800812a <_fflush_r+0x1a>
 8008126:	f7ff fb63 	bl	80077f0 <__sinit>
 800812a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800812e:	2b00      	cmp	r3, #0
 8008130:	d0f3      	beq.n	800811a <_fflush_r+0xa>
 8008132:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008134:	07d0      	lsls	r0, r2, #31
 8008136:	d404      	bmi.n	8008142 <_fflush_r+0x32>
 8008138:	0599      	lsls	r1, r3, #22
 800813a:	d402      	bmi.n	8008142 <_fflush_r+0x32>
 800813c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800813e:	f7ff fc3e 	bl	80079be <__retarget_lock_acquire_recursive>
 8008142:	4628      	mov	r0, r5
 8008144:	4621      	mov	r1, r4
 8008146:	f7ff ff5d 	bl	8008004 <__sflush_r>
 800814a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800814c:	07da      	lsls	r2, r3, #31
 800814e:	4605      	mov	r5, r0
 8008150:	d4e4      	bmi.n	800811c <_fflush_r+0xc>
 8008152:	89a3      	ldrh	r3, [r4, #12]
 8008154:	059b      	lsls	r3, r3, #22
 8008156:	d4e1      	bmi.n	800811c <_fflush_r+0xc>
 8008158:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800815a:	f7ff fc31 	bl	80079c0 <__retarget_lock_release_recursive>
 800815e:	e7dd      	b.n	800811c <_fflush_r+0xc>

08008160 <__sread>:
 8008160:	b510      	push	{r4, lr}
 8008162:	460c      	mov	r4, r1
 8008164:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008168:	f000 f978 	bl	800845c <_read_r>
 800816c:	2800      	cmp	r0, #0
 800816e:	bfab      	itete	ge
 8008170:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008172:	89a3      	ldrhlt	r3, [r4, #12]
 8008174:	181b      	addge	r3, r3, r0
 8008176:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800817a:	bfac      	ite	ge
 800817c:	6563      	strge	r3, [r4, #84]	; 0x54
 800817e:	81a3      	strhlt	r3, [r4, #12]
 8008180:	bd10      	pop	{r4, pc}

08008182 <__swrite>:
 8008182:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008186:	461f      	mov	r7, r3
 8008188:	898b      	ldrh	r3, [r1, #12]
 800818a:	05db      	lsls	r3, r3, #23
 800818c:	4605      	mov	r5, r0
 800818e:	460c      	mov	r4, r1
 8008190:	4616      	mov	r6, r2
 8008192:	d505      	bpl.n	80081a0 <__swrite+0x1e>
 8008194:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008198:	2302      	movs	r3, #2
 800819a:	2200      	movs	r2, #0
 800819c:	f000 f94c 	bl	8008438 <_lseek_r>
 80081a0:	89a3      	ldrh	r3, [r4, #12]
 80081a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80081a6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80081aa:	81a3      	strh	r3, [r4, #12]
 80081ac:	4632      	mov	r2, r6
 80081ae:	463b      	mov	r3, r7
 80081b0:	4628      	mov	r0, r5
 80081b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80081b6:	f000 b963 	b.w	8008480 <_write_r>

080081ba <__sseek>:
 80081ba:	b510      	push	{r4, lr}
 80081bc:	460c      	mov	r4, r1
 80081be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081c2:	f000 f939 	bl	8008438 <_lseek_r>
 80081c6:	1c43      	adds	r3, r0, #1
 80081c8:	89a3      	ldrh	r3, [r4, #12]
 80081ca:	bf15      	itete	ne
 80081cc:	6560      	strne	r0, [r4, #84]	; 0x54
 80081ce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80081d2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80081d6:	81a3      	strheq	r3, [r4, #12]
 80081d8:	bf18      	it	ne
 80081da:	81a3      	strhne	r3, [r4, #12]
 80081dc:	bd10      	pop	{r4, pc}

080081de <__sclose>:
 80081de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081e2:	f000 b8f7 	b.w	80083d4 <_close_r>

080081e6 <__swbuf_r>:
 80081e6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081e8:	460e      	mov	r6, r1
 80081ea:	4614      	mov	r4, r2
 80081ec:	4605      	mov	r5, r0
 80081ee:	b118      	cbz	r0, 80081f8 <__swbuf_r+0x12>
 80081f0:	6a03      	ldr	r3, [r0, #32]
 80081f2:	b90b      	cbnz	r3, 80081f8 <__swbuf_r+0x12>
 80081f4:	f7ff fafc 	bl	80077f0 <__sinit>
 80081f8:	69a3      	ldr	r3, [r4, #24]
 80081fa:	60a3      	str	r3, [r4, #8]
 80081fc:	89a3      	ldrh	r3, [r4, #12]
 80081fe:	071a      	lsls	r2, r3, #28
 8008200:	d525      	bpl.n	800824e <__swbuf_r+0x68>
 8008202:	6923      	ldr	r3, [r4, #16]
 8008204:	b31b      	cbz	r3, 800824e <__swbuf_r+0x68>
 8008206:	6823      	ldr	r3, [r4, #0]
 8008208:	6922      	ldr	r2, [r4, #16]
 800820a:	1a98      	subs	r0, r3, r2
 800820c:	6963      	ldr	r3, [r4, #20]
 800820e:	b2f6      	uxtb	r6, r6
 8008210:	4283      	cmp	r3, r0
 8008212:	4637      	mov	r7, r6
 8008214:	dc04      	bgt.n	8008220 <__swbuf_r+0x3a>
 8008216:	4621      	mov	r1, r4
 8008218:	4628      	mov	r0, r5
 800821a:	f7ff ff79 	bl	8008110 <_fflush_r>
 800821e:	b9e0      	cbnz	r0, 800825a <__swbuf_r+0x74>
 8008220:	68a3      	ldr	r3, [r4, #8]
 8008222:	3b01      	subs	r3, #1
 8008224:	60a3      	str	r3, [r4, #8]
 8008226:	6823      	ldr	r3, [r4, #0]
 8008228:	1c5a      	adds	r2, r3, #1
 800822a:	6022      	str	r2, [r4, #0]
 800822c:	701e      	strb	r6, [r3, #0]
 800822e:	6962      	ldr	r2, [r4, #20]
 8008230:	1c43      	adds	r3, r0, #1
 8008232:	429a      	cmp	r2, r3
 8008234:	d004      	beq.n	8008240 <__swbuf_r+0x5a>
 8008236:	89a3      	ldrh	r3, [r4, #12]
 8008238:	07db      	lsls	r3, r3, #31
 800823a:	d506      	bpl.n	800824a <__swbuf_r+0x64>
 800823c:	2e0a      	cmp	r6, #10
 800823e:	d104      	bne.n	800824a <__swbuf_r+0x64>
 8008240:	4621      	mov	r1, r4
 8008242:	4628      	mov	r0, r5
 8008244:	f7ff ff64 	bl	8008110 <_fflush_r>
 8008248:	b938      	cbnz	r0, 800825a <__swbuf_r+0x74>
 800824a:	4638      	mov	r0, r7
 800824c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800824e:	4621      	mov	r1, r4
 8008250:	4628      	mov	r0, r5
 8008252:	f000 f805 	bl	8008260 <__swsetup_r>
 8008256:	2800      	cmp	r0, #0
 8008258:	d0d5      	beq.n	8008206 <__swbuf_r+0x20>
 800825a:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800825e:	e7f4      	b.n	800824a <__swbuf_r+0x64>

08008260 <__swsetup_r>:
 8008260:	b538      	push	{r3, r4, r5, lr}
 8008262:	4b2a      	ldr	r3, [pc, #168]	; (800830c <__swsetup_r+0xac>)
 8008264:	4605      	mov	r5, r0
 8008266:	6818      	ldr	r0, [r3, #0]
 8008268:	460c      	mov	r4, r1
 800826a:	b118      	cbz	r0, 8008274 <__swsetup_r+0x14>
 800826c:	6a03      	ldr	r3, [r0, #32]
 800826e:	b90b      	cbnz	r3, 8008274 <__swsetup_r+0x14>
 8008270:	f7ff fabe 	bl	80077f0 <__sinit>
 8008274:	89a3      	ldrh	r3, [r4, #12]
 8008276:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800827a:	0718      	lsls	r0, r3, #28
 800827c:	d422      	bmi.n	80082c4 <__swsetup_r+0x64>
 800827e:	06d9      	lsls	r1, r3, #27
 8008280:	d407      	bmi.n	8008292 <__swsetup_r+0x32>
 8008282:	2309      	movs	r3, #9
 8008284:	602b      	str	r3, [r5, #0]
 8008286:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800828a:	81a3      	strh	r3, [r4, #12]
 800828c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008290:	e034      	b.n	80082fc <__swsetup_r+0x9c>
 8008292:	0758      	lsls	r0, r3, #29
 8008294:	d512      	bpl.n	80082bc <__swsetup_r+0x5c>
 8008296:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008298:	b141      	cbz	r1, 80082ac <__swsetup_r+0x4c>
 800829a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800829e:	4299      	cmp	r1, r3
 80082a0:	d002      	beq.n	80082a8 <__swsetup_r+0x48>
 80082a2:	4628      	mov	r0, r5
 80082a4:	f7ff fb8e 	bl	80079c4 <_free_r>
 80082a8:	2300      	movs	r3, #0
 80082aa:	6363      	str	r3, [r4, #52]	; 0x34
 80082ac:	89a3      	ldrh	r3, [r4, #12]
 80082ae:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80082b2:	81a3      	strh	r3, [r4, #12]
 80082b4:	2300      	movs	r3, #0
 80082b6:	6063      	str	r3, [r4, #4]
 80082b8:	6923      	ldr	r3, [r4, #16]
 80082ba:	6023      	str	r3, [r4, #0]
 80082bc:	89a3      	ldrh	r3, [r4, #12]
 80082be:	f043 0308 	orr.w	r3, r3, #8
 80082c2:	81a3      	strh	r3, [r4, #12]
 80082c4:	6923      	ldr	r3, [r4, #16]
 80082c6:	b94b      	cbnz	r3, 80082dc <__swsetup_r+0x7c>
 80082c8:	89a3      	ldrh	r3, [r4, #12]
 80082ca:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80082ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80082d2:	d003      	beq.n	80082dc <__swsetup_r+0x7c>
 80082d4:	4621      	mov	r1, r4
 80082d6:	4628      	mov	r0, r5
 80082d8:	f000 f840 	bl	800835c <__smakebuf_r>
 80082dc:	89a0      	ldrh	r0, [r4, #12]
 80082de:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80082e2:	f010 0301 	ands.w	r3, r0, #1
 80082e6:	d00a      	beq.n	80082fe <__swsetup_r+0x9e>
 80082e8:	2300      	movs	r3, #0
 80082ea:	60a3      	str	r3, [r4, #8]
 80082ec:	6963      	ldr	r3, [r4, #20]
 80082ee:	425b      	negs	r3, r3
 80082f0:	61a3      	str	r3, [r4, #24]
 80082f2:	6923      	ldr	r3, [r4, #16]
 80082f4:	b943      	cbnz	r3, 8008308 <__swsetup_r+0xa8>
 80082f6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80082fa:	d1c4      	bne.n	8008286 <__swsetup_r+0x26>
 80082fc:	bd38      	pop	{r3, r4, r5, pc}
 80082fe:	0781      	lsls	r1, r0, #30
 8008300:	bf58      	it	pl
 8008302:	6963      	ldrpl	r3, [r4, #20]
 8008304:	60a3      	str	r3, [r4, #8]
 8008306:	e7f4      	b.n	80082f2 <__swsetup_r+0x92>
 8008308:	2000      	movs	r0, #0
 800830a:	e7f7      	b.n	80082fc <__swsetup_r+0x9c>
 800830c:	20000074 	.word	0x20000074

08008310 <__swhatbuf_r>:
 8008310:	b570      	push	{r4, r5, r6, lr}
 8008312:	460c      	mov	r4, r1
 8008314:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008318:	2900      	cmp	r1, #0
 800831a:	b096      	sub	sp, #88	; 0x58
 800831c:	4615      	mov	r5, r2
 800831e:	461e      	mov	r6, r3
 8008320:	da0d      	bge.n	800833e <__swhatbuf_r+0x2e>
 8008322:	89a3      	ldrh	r3, [r4, #12]
 8008324:	f013 0f80 	tst.w	r3, #128	; 0x80
 8008328:	f04f 0100 	mov.w	r1, #0
 800832c:	bf0c      	ite	eq
 800832e:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8008332:	2340      	movne	r3, #64	; 0x40
 8008334:	2000      	movs	r0, #0
 8008336:	6031      	str	r1, [r6, #0]
 8008338:	602b      	str	r3, [r5, #0]
 800833a:	b016      	add	sp, #88	; 0x58
 800833c:	bd70      	pop	{r4, r5, r6, pc}
 800833e:	466a      	mov	r2, sp
 8008340:	f000 f858 	bl	80083f4 <_fstat_r>
 8008344:	2800      	cmp	r0, #0
 8008346:	dbec      	blt.n	8008322 <__swhatbuf_r+0x12>
 8008348:	9901      	ldr	r1, [sp, #4]
 800834a:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800834e:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8008352:	4259      	negs	r1, r3
 8008354:	4159      	adcs	r1, r3
 8008356:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800835a:	e7eb      	b.n	8008334 <__swhatbuf_r+0x24>

0800835c <__smakebuf_r>:
 800835c:	898b      	ldrh	r3, [r1, #12]
 800835e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008360:	079d      	lsls	r5, r3, #30
 8008362:	4606      	mov	r6, r0
 8008364:	460c      	mov	r4, r1
 8008366:	d507      	bpl.n	8008378 <__smakebuf_r+0x1c>
 8008368:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800836c:	6023      	str	r3, [r4, #0]
 800836e:	6123      	str	r3, [r4, #16]
 8008370:	2301      	movs	r3, #1
 8008372:	6163      	str	r3, [r4, #20]
 8008374:	b002      	add	sp, #8
 8008376:	bd70      	pop	{r4, r5, r6, pc}
 8008378:	ab01      	add	r3, sp, #4
 800837a:	466a      	mov	r2, sp
 800837c:	f7ff ffc8 	bl	8008310 <__swhatbuf_r>
 8008380:	9900      	ldr	r1, [sp, #0]
 8008382:	4605      	mov	r5, r0
 8008384:	4630      	mov	r0, r6
 8008386:	f7ff f91b 	bl	80075c0 <_malloc_r>
 800838a:	b948      	cbnz	r0, 80083a0 <__smakebuf_r+0x44>
 800838c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008390:	059a      	lsls	r2, r3, #22
 8008392:	d4ef      	bmi.n	8008374 <__smakebuf_r+0x18>
 8008394:	f023 0303 	bic.w	r3, r3, #3
 8008398:	f043 0302 	orr.w	r3, r3, #2
 800839c:	81a3      	strh	r3, [r4, #12]
 800839e:	e7e3      	b.n	8008368 <__smakebuf_r+0xc>
 80083a0:	89a3      	ldrh	r3, [r4, #12]
 80083a2:	6020      	str	r0, [r4, #0]
 80083a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80083a8:	81a3      	strh	r3, [r4, #12]
 80083aa:	9b00      	ldr	r3, [sp, #0]
 80083ac:	6163      	str	r3, [r4, #20]
 80083ae:	9b01      	ldr	r3, [sp, #4]
 80083b0:	6120      	str	r0, [r4, #16]
 80083b2:	b15b      	cbz	r3, 80083cc <__smakebuf_r+0x70>
 80083b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80083b8:	4630      	mov	r0, r6
 80083ba:	f000 f82d 	bl	8008418 <_isatty_r>
 80083be:	b128      	cbz	r0, 80083cc <__smakebuf_r+0x70>
 80083c0:	89a3      	ldrh	r3, [r4, #12]
 80083c2:	f023 0303 	bic.w	r3, r3, #3
 80083c6:	f043 0301 	orr.w	r3, r3, #1
 80083ca:	81a3      	strh	r3, [r4, #12]
 80083cc:	89a3      	ldrh	r3, [r4, #12]
 80083ce:	431d      	orrs	r5, r3
 80083d0:	81a5      	strh	r5, [r4, #12]
 80083d2:	e7cf      	b.n	8008374 <__smakebuf_r+0x18>

080083d4 <_close_r>:
 80083d4:	b538      	push	{r3, r4, r5, lr}
 80083d6:	4d06      	ldr	r5, [pc, #24]	; (80083f0 <_close_r+0x1c>)
 80083d8:	2300      	movs	r3, #0
 80083da:	4604      	mov	r4, r0
 80083dc:	4608      	mov	r0, r1
 80083de:	602b      	str	r3, [r5, #0]
 80083e0:	f7f9 fc89 	bl	8001cf6 <_close>
 80083e4:	1c43      	adds	r3, r0, #1
 80083e6:	d102      	bne.n	80083ee <_close_r+0x1a>
 80083e8:	682b      	ldr	r3, [r5, #0]
 80083ea:	b103      	cbz	r3, 80083ee <_close_r+0x1a>
 80083ec:	6023      	str	r3, [r4, #0]
 80083ee:	bd38      	pop	{r3, r4, r5, pc}
 80083f0:	20000458 	.word	0x20000458

080083f4 <_fstat_r>:
 80083f4:	b538      	push	{r3, r4, r5, lr}
 80083f6:	4d07      	ldr	r5, [pc, #28]	; (8008414 <_fstat_r+0x20>)
 80083f8:	2300      	movs	r3, #0
 80083fa:	4604      	mov	r4, r0
 80083fc:	4608      	mov	r0, r1
 80083fe:	4611      	mov	r1, r2
 8008400:	602b      	str	r3, [r5, #0]
 8008402:	f7f9 fc84 	bl	8001d0e <_fstat>
 8008406:	1c43      	adds	r3, r0, #1
 8008408:	d102      	bne.n	8008410 <_fstat_r+0x1c>
 800840a:	682b      	ldr	r3, [r5, #0]
 800840c:	b103      	cbz	r3, 8008410 <_fstat_r+0x1c>
 800840e:	6023      	str	r3, [r4, #0]
 8008410:	bd38      	pop	{r3, r4, r5, pc}
 8008412:	bf00      	nop
 8008414:	20000458 	.word	0x20000458

08008418 <_isatty_r>:
 8008418:	b538      	push	{r3, r4, r5, lr}
 800841a:	4d06      	ldr	r5, [pc, #24]	; (8008434 <_isatty_r+0x1c>)
 800841c:	2300      	movs	r3, #0
 800841e:	4604      	mov	r4, r0
 8008420:	4608      	mov	r0, r1
 8008422:	602b      	str	r3, [r5, #0]
 8008424:	f7f9 fc83 	bl	8001d2e <_isatty>
 8008428:	1c43      	adds	r3, r0, #1
 800842a:	d102      	bne.n	8008432 <_isatty_r+0x1a>
 800842c:	682b      	ldr	r3, [r5, #0]
 800842e:	b103      	cbz	r3, 8008432 <_isatty_r+0x1a>
 8008430:	6023      	str	r3, [r4, #0]
 8008432:	bd38      	pop	{r3, r4, r5, pc}
 8008434:	20000458 	.word	0x20000458

08008438 <_lseek_r>:
 8008438:	b538      	push	{r3, r4, r5, lr}
 800843a:	4d07      	ldr	r5, [pc, #28]	; (8008458 <_lseek_r+0x20>)
 800843c:	4604      	mov	r4, r0
 800843e:	4608      	mov	r0, r1
 8008440:	4611      	mov	r1, r2
 8008442:	2200      	movs	r2, #0
 8008444:	602a      	str	r2, [r5, #0]
 8008446:	461a      	mov	r2, r3
 8008448:	f7f9 fc7c 	bl	8001d44 <_lseek>
 800844c:	1c43      	adds	r3, r0, #1
 800844e:	d102      	bne.n	8008456 <_lseek_r+0x1e>
 8008450:	682b      	ldr	r3, [r5, #0]
 8008452:	b103      	cbz	r3, 8008456 <_lseek_r+0x1e>
 8008454:	6023      	str	r3, [r4, #0]
 8008456:	bd38      	pop	{r3, r4, r5, pc}
 8008458:	20000458 	.word	0x20000458

0800845c <_read_r>:
 800845c:	b538      	push	{r3, r4, r5, lr}
 800845e:	4d07      	ldr	r5, [pc, #28]	; (800847c <_read_r+0x20>)
 8008460:	4604      	mov	r4, r0
 8008462:	4608      	mov	r0, r1
 8008464:	4611      	mov	r1, r2
 8008466:	2200      	movs	r2, #0
 8008468:	602a      	str	r2, [r5, #0]
 800846a:	461a      	mov	r2, r3
 800846c:	f7f9 fc26 	bl	8001cbc <_read>
 8008470:	1c43      	adds	r3, r0, #1
 8008472:	d102      	bne.n	800847a <_read_r+0x1e>
 8008474:	682b      	ldr	r3, [r5, #0]
 8008476:	b103      	cbz	r3, 800847a <_read_r+0x1e>
 8008478:	6023      	str	r3, [r4, #0]
 800847a:	bd38      	pop	{r3, r4, r5, pc}
 800847c:	20000458 	.word	0x20000458

08008480 <_write_r>:
 8008480:	b538      	push	{r3, r4, r5, lr}
 8008482:	4d07      	ldr	r5, [pc, #28]	; (80084a0 <_write_r+0x20>)
 8008484:	4604      	mov	r4, r0
 8008486:	4608      	mov	r0, r1
 8008488:	4611      	mov	r1, r2
 800848a:	2200      	movs	r2, #0
 800848c:	602a      	str	r2, [r5, #0]
 800848e:	461a      	mov	r2, r3
 8008490:	f7f8 ff78 	bl	8001384 <_write>
 8008494:	1c43      	adds	r3, r0, #1
 8008496:	d102      	bne.n	800849e <_write_r+0x1e>
 8008498:	682b      	ldr	r3, [r5, #0]
 800849a:	b103      	cbz	r3, 800849e <_write_r+0x1e>
 800849c:	6023      	str	r3, [r4, #0]
 800849e:	bd38      	pop	{r3, r4, r5, pc}
 80084a0:	20000458 	.word	0x20000458

080084a4 <_init>:
 80084a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084a6:	bf00      	nop
 80084a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80084aa:	bc08      	pop	{r3}
 80084ac:	469e      	mov	lr, r3
 80084ae:	4770      	bx	lr

080084b0 <_fini>:
 80084b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80084b2:	bf00      	nop
 80084b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80084b6:	bc08      	pop	{r3}
 80084b8:	469e      	mov	lr, r3
 80084ba:	4770      	bx	lr
