// Seed: 254272542
module module_0 (
    input wire id_0,
    input wand id_1,
    input wor id_2,
    input wire id_3,
    output tri0 id_4,
    output supply0 id_5
);
  always @(negedge (id_1)) #1;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    output tri0 id_2,
    output tri id_3,
    output supply1 id_4,
    input supply1 id_5,
    input uwire id_6,
    input tri1 id_7,
    input wand id_8,
    input tri id_9,
    input tri id_10,
    output wire id_11,
    output wor id_12,
    output wor id_13,
    input tri1 id_14,
    output wire id_15,
    output wand id_16,
    input supply0 id_17,
    input wor id_18,
    output uwire id_19,
    input tri id_20,
    input uwire id_21,
    output supply0 id_22,
    output tri id_23,
    input tri id_24,
    input tri0 id_25,
    input wor id_26,
    input wire id_27,
    input supply0 id_28,
    output tri0 id_29,
    output tri0 id_30,
    input tri1 id_31,
    input tri1 id_32,
    output tri1 id_33
);
  supply1 id_35 = -1;
  module_0 modCall_1 (
      id_18,
      id_27,
      id_5,
      id_32,
      id_4,
      id_19
  );
endmodule
