// Seed: 1906186077
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  inout wire id_23;
  inout wire id_22;
  inout wire id_21;
  inout wire id_20;
  output wire id_19;
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_24;
  parameter id_25 = 1'b0;
  wire id_26;
endmodule
module module_1 #(
    parameter id_15 = 32'd51
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    _id_15,
    id_16,
    id_17
);
  output wire id_17;
  input wire id_16;
  input wire _id_15;
  input wire id_14;
  module_0 modCall_1 (
      id_9,
      id_11,
      id_16,
      id_11,
      id_5,
      id_3,
      id_11,
      id_4,
      id_13,
      id_3,
      id_3,
      id_3,
      id_9,
      id_11,
      id_2,
      id_12,
      id_13,
      id_3,
      id_8,
      id_11,
      id_3,
      id_9,
      id_9
  );
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic [7:0]["" ==  -1 : id_15]
      id_18, id_19, id_20, id_21, id_22, id_23, id_24, id_25, id_26, id_27, id_28;
  assign id_23[1 :-1] = id_6;
endmodule
