//////////////////////////////////////////////////////////////////////////////
//
// Copyright 2021 OpenHW Group
//
// Licensed under the Solderpad Hardware Licence, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
//     https://solderpad.org/licenses/
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
//
// SPDX-License-Identifier: Apache-2.0 WITH SHL-2.0
//
///////////////////////////////////////////////////////////////////////////////

// UART IPs
corev_apu/fpga/src/apb_uart/src/apb_uart.vhd
corev_apu/fpga/src/apb_uart/src/slib_fifo.vhd
corev_apu/fpga/src/apb_uart/src/uart_baudgen.vhd
corev_apu/fpga/src/apb_uart/src/slib_clock_div.vhd
corev_apu/fpga/src/apb_uart/src/slib_input_filter.vhd
corev_apu/fpga/src/apb_uart/src/uart_interrupt.vhd
corev_apu/fpga/src/apb_uart/src/slib_counter.vhd
corev_apu/fpga/src/apb_uart/src/slib_input_sync.vhd
corev_apu/fpga/src/apb_uart/src/uart_receiver.vhd
corev_apu/fpga/src/apb_uart/src/slib_edge_detect.vhd
corev_apu/fpga/src/apb_uart/src/slib_mv_filter.vhd
corev_apu/fpga/src/apb_uart/src/uart_transmitter.vhd

// Timer IPs
corev_apu/fpga/src/apb_timer/apb_timer.sv
corev_apu/fpga/src/apb_timer/timer.sv

// Common Cells
common/submodules/common_cells/src/deprecated/rrarbiter.sv
common/submodules/common_cells/src/deprecated/fifo_v1.sv
common/submodules/common_cells/src/deprecated/fifo_v2.sv
common/submodules/common_cells/src/rstgen_bypass.sv
common/submodules/common_cells/src/rstgen.sv
common/submodules/common_cells/src/cdc_2phase.sv
common/submodules/common_cells/src/stream_delay.sv
common/submodules/common_cells/src/stream_arbiter.sv
common/submodules/common_cells/src/cb_filter.sv
common/submodules/common_cells/src/graycode.sv
common/submodules/common_cells/src/spill_register.sv
common/submodules/common_cells/src/id_queue.sv
common/submodules/common_cells/src/cdc_fifo_2phase.sv
common/submodules/common_cells/src/lfsr_16bit.sv
common/submodules/common_cells/src/stream_arbiter_flushable.sv
common/submodules/common_cells/src/cdc_fifo_gray.sv
common/submodules/common_cells/src/lfsr.sv
common/submodules/common_cells/src/clk_div.sv
common/submodules/common_cells/src/stream_demux.sv
common/submodules/common_cells/src/counter.sv
common/submodules/common_cells/src/max_counter.sv
common/submodules/common_cells/src/stream_filter.sv
common/submodules/common_cells/src/delta_counter.sv
common/submodules/common_cells/src/mv_filter.sv
common/submodules/common_cells/src/stream_fork.sv
common/submodules/common_cells/src/stream_mux.sv
common/submodules/common_cells/src/edge_detect.sv
common/submodules/common_cells/src/plru_tree.sv
common/submodules/common_cells/src/stream_register.sv
common/submodules/common_cells/src/edge_propagator_rx.sv
common/submodules/common_cells/src/edge_propagator.sv
common/submodules/common_cells/src/sync.sv
common/submodules/common_cells/src/edge_propagator_tx.sv
common/submodules/common_cells/src/sync_wedge.sv
common/submodules/common_cells/src/fall_through_register.sv
common/submodules/common_cells/src/serial_deglitch.sv

// AXI IPs
corev_apu/tb/ariane_axi_soc_pkg.sv
corev_apu/axi/src/axi_delayer.sv
corev_apu/src/axi_riscv_atomics/src/axi_res_tbl.sv
corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv
corev_apu/src/axi_riscv_atomics/src/axi_riscv_lrsc_wrap.sv
corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos_alu.sv
corev_apu/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv
corev_apu/src/axi_riscv_atomics/src/axi_riscv_atomics.sv
corev_apu/src/axi_riscv_atomics/src/axi_riscv_atomics_wrap.sv
corev_apu/axi_node/src/axi_node_intf_wrap.sv
corev_apu/axi_node/src/apb_regs_top.sv
corev_apu/axi_node/src/axi_AW_allocator.sv
corev_apu/axi_node/src/axi_node.sv
corev_apu/axi_node/src/axi_address_decoder_AR.sv
corev_apu/axi_node/src/axi_BR_allocator.sv
corev_apu/axi_node/src/axi_node_wrap_with_slices.sv
corev_apu/axi_node/src/axi_address_decoder_AW.sv
corev_apu/axi_node/src/axi_BW_allocator.sv
corev_apu/axi_node/src/axi_regs_top.sv
corev_apu/axi_node/src/axi_address_decoder_BR.sv
corev_apu/axi_node/src/axi_DW_allocator.sv
corev_apu/axi_node/src/axi_request_block.sv
corev_apu/axi_node/src/axi_address_decoder_BW.sv
corev_apu/axi_node/src/axi_multiplexer.sv
corev_apu/axi_node/src/axi_response_block.sv
corev_apu/axi_node/src/axi_address_decoder_DW.sv
corev_apu/axi_node/src/axi_node_arbiter.sv
corev_apu/axi_node/src/axi_AR_allocator.sv
corev_apu/axi_mem_if/src/axi2mem.sv
common/local/util/axi_master_connect.sv
common/local/util/axi_master_connect_rev.sv
common/local/util/axi_slave_connect.sv
common/local/util/axi_slave_connect_rev.sv

// Misc
corev_apu/bootrom/bootrom.sv
corev_apu/register_interface/src/apb_to_reg.sv
corev_apu/register_interface/src/reg_intf_pkg.sv
corev_apu/register_interface/src/reg_intf.sv
corev_apu/src/tech_cells_generic/src/pulp_clock_gating.sv
corev_apu/src/tech_cells_generic/src/cluster_clock_inverter.sv
corev_apu/src/tech_cells_generic/src/pulp_clock_mux2.sv
core/cache_subsystem/wt_l15_adapter.sv
core/axi_adapter.sv
core/dromajo_ram.sv

// Interrupt IPs
corev_apu/clint/clint.sv
corev_apu/clint/axi_lite_interface.sv
corev_apu/rv_plic/rtl/rv_plic_target.sv
corev_apu/rv_plic/rtl/rv_plic_gateway.sv
corev_apu/rv_plic/rtl/plic_regmap.sv
corev_apu/rv_plic/rtl/plic_top.sv

// Debugger IPs
corev_apu/riscv-dbg/src/dm_csrs.sv
corev_apu/riscv-dbg/src/dm_mem.sv
corev_apu/riscv-dbg/src/dm_top.sv
corev_apu/riscv-dbg/src/dmi_cdc.sv
corev_apu/riscv-dbg/src/dmi_jtag.sv
corev_apu/riscv-dbg/src/dm_sba.sv
corev_apu/riscv-dbg/src/dmi_jtag_tap.sv
corev_apu/riscv-dbg/debug_rom/debug_rom.sv


// Used in Ariane Peripherals
corev_apu/fpga/src/axi2apb/src/axi2apb_wrap.sv
corev_apu/fpga/src/axi2apb/src/axi2apb.sv
corev_apu/fpga/src/axi2apb/src/axi2apb_64_32.sv
corev_apu/fpga/src/axi_slice/src/axi_w_buffer.sv
corev_apu/fpga/src/axi_slice/src/axi_b_buffer.sv
corev_apu/fpga/src/axi_slice/src/axi_slice_wrap.sv
corev_apu/fpga/src/axi_slice/src/axi_slice.sv
corev_apu/fpga/src/axi_slice/src/axi_single_slice.sv
corev_apu/fpga/src/axi_slice/src/axi_ar_buffer.sv
corev_apu/fpga/src/axi_slice/src/axi_r_buffer.sv
corev_apu/fpga/src/axi_slice/src/axi_aw_buffer.sv
