
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
use IEEE.STD_LOGIC_ARITH.all;
use IEEE.STD_LOGIC_UNSIGNED.all;
 
--USE ieee.numeric_std.ALL;
 
ENTITY TopForInteractingWitIPCores_tb IS
END TopForInteractingWitIPCores_tb;
 
ARCHITECTURE behavioral OF TopForInteractingWitIPCores_tb IS 
 
    -- Component Declaration for the Unit Under Test (UUT)
 
    COMPONENT TopForInteractingWitIPCores
    PORT(
         x : IN  std_logic_vector(15 downto 0);
         y : IN  std_logic;
         led : IN  std_logic_vector(8 downto 0)
        );
    END COMPONENT;
    

   --Inputs
   signal x : std_logic_vector(15 downto 0) := (others => '0');
   signal y : std_logic := '0';
   signal led : std_logic_vector(8 downto 0) := (others => '0');
   -- No clocks detected in port list. Replace <clock> below with 
   -- appropriate port name 
 
   constant <clock>_period : time := 10 ns;
 
BEGIN
 
	-- Instantiate the Unit Under Test (UUT)
   uut: TopForInteractingWitIPCores PORT MAP (
          x => x,
          y => y,
          led => led
        );

   -- Clock process definitions
   <clock>_process :process
   begin
		<clock> <= '0';
		wait for <clock>_period/2;
		<clock> <= '1';
		wait for <clock>_period/2;
   end process;
 

   -- Stimulus process
   stim_proc: process
   begin		
      -- hold reset state for 100 ns.
      wait for 100 ns;	

      wait for <clock>_period*10;

      -- insert stimulus here 

      wait;
   end process;

END;
