Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Jan 31 22:52:59 2021
| Host         : DESKTOP-J766HPL running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/iclarke_timing_paths_synth.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.594ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.813ns (37.761%)  route 1.340ns (62.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=265, unset)          0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_current_out_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]/Q
                         net (fo=8, unplaced)         0.779     2.270    bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]_0
                         LUT3 (Prop_lut3_I0_O)        0.295     2.565 r  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A[63]_i_1__0/O
                         net (fo=64, unplaced)        0.561     3.126    bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A[63]_i_1__0_n_0
                         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=265, unset)          0.924     5.924    bd_0_i/hls_inst/U0/regslice_both_current_out_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[0]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_CE)      -0.169     5.720    bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[0]
  -------------------------------------------------------------------
                         required time                          5.720    
                         arrival time                          -3.126    
  -------------------------------------------------------------------
                         slack                                  2.594    

Slack (MET) :             2.594ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.813ns (37.761%)  route 1.340ns (62.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=265, unset)          0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_current_out_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]/Q
                         net (fo=8, unplaced)         0.779     2.270    bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]_0
                         LUT3 (Prop_lut3_I0_O)        0.295     2.565 r  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A[63]_i_1__0/O
                         net (fo=64, unplaced)        0.561     3.126    bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A[63]_i_1__0_n_0
                         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=265, unset)          0.924     5.924    bd_0_i/hls_inst/U0/regslice_both_current_out_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[10]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_CE)      -0.169     5.720    bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[10]
  -------------------------------------------------------------------
                         required time                          5.720    
                         arrival time                          -3.126    
  -------------------------------------------------------------------
                         slack                                  2.594    

Slack (MET) :             2.594ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.813ns (37.761%)  route 1.340ns (62.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=265, unset)          0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_current_out_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]/Q
                         net (fo=8, unplaced)         0.779     2.270    bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]_0
                         LUT3 (Prop_lut3_I0_O)        0.295     2.565 r  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A[63]_i_1__0/O
                         net (fo=64, unplaced)        0.561     3.126    bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A[63]_i_1__0_n_0
                         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=265, unset)          0.924     5.924    bd_0_i/hls_inst/U0/regslice_both_current_out_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[11]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_CE)      -0.169     5.720    bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[11]
  -------------------------------------------------------------------
                         required time                          5.720    
                         arrival time                          -3.126    
  -------------------------------------------------------------------
                         slack                                  2.594    

Slack (MET) :             2.594ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.813ns (37.761%)  route 1.340ns (62.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=265, unset)          0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_current_out_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]/Q
                         net (fo=8, unplaced)         0.779     2.270    bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]_0
                         LUT3 (Prop_lut3_I0_O)        0.295     2.565 r  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A[63]_i_1__0/O
                         net (fo=64, unplaced)        0.561     3.126    bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A[63]_i_1__0_n_0
                         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=265, unset)          0.924     5.924    bd_0_i/hls_inst/U0/regslice_both_current_out_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[12]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_CE)      -0.169     5.720    bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[12]
  -------------------------------------------------------------------
                         required time                          5.720    
                         arrival time                          -3.126    
  -------------------------------------------------------------------
                         slack                                  2.594    

Slack (MET) :             2.594ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.813ns (37.761%)  route 1.340ns (62.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=265, unset)          0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_current_out_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]/Q
                         net (fo=8, unplaced)         0.779     2.270    bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]_0
                         LUT3 (Prop_lut3_I0_O)        0.295     2.565 r  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A[63]_i_1__0/O
                         net (fo=64, unplaced)        0.561     3.126    bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A[63]_i_1__0_n_0
                         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=265, unset)          0.924     5.924    bd_0_i/hls_inst/U0/regslice_both_current_out_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[13]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_CE)      -0.169     5.720    bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[13]
  -------------------------------------------------------------------
                         required time                          5.720    
                         arrival time                          -3.126    
  -------------------------------------------------------------------
                         slack                                  2.594    

Slack (MET) :             2.594ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.813ns (37.761%)  route 1.340ns (62.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=265, unset)          0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_current_out_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]/Q
                         net (fo=8, unplaced)         0.779     2.270    bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]_0
                         LUT3 (Prop_lut3_I0_O)        0.295     2.565 r  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A[63]_i_1__0/O
                         net (fo=64, unplaced)        0.561     3.126    bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A[63]_i_1__0_n_0
                         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=265, unset)          0.924     5.924    bd_0_i/hls_inst/U0/regslice_both_current_out_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[14]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_CE)      -0.169     5.720    bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[14]
  -------------------------------------------------------------------
                         required time                          5.720    
                         arrival time                          -3.126    
  -------------------------------------------------------------------
                         slack                                  2.594    

Slack (MET) :             2.594ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.813ns (37.761%)  route 1.340ns (62.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=265, unset)          0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_current_out_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]/Q
                         net (fo=8, unplaced)         0.779     2.270    bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]_0
                         LUT3 (Prop_lut3_I0_O)        0.295     2.565 r  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A[63]_i_1__0/O
                         net (fo=64, unplaced)        0.561     3.126    bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A[63]_i_1__0_n_0
                         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=265, unset)          0.924     5.924    bd_0_i/hls_inst/U0/regslice_both_current_out_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[15]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_CE)      -0.169     5.720    bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[15]
  -------------------------------------------------------------------
                         required time                          5.720    
                         arrival time                          -3.126    
  -------------------------------------------------------------------
                         slack                                  2.594    

Slack (MET) :             2.594ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.813ns (37.761%)  route 1.340ns (62.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=265, unset)          0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_current_out_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]/Q
                         net (fo=8, unplaced)         0.779     2.270    bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]_0
                         LUT3 (Prop_lut3_I0_O)        0.295     2.565 r  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A[63]_i_1__0/O
                         net (fo=64, unplaced)        0.561     3.126    bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A[63]_i_1__0_n_0
                         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=265, unset)          0.924     5.924    bd_0_i/hls_inst/U0/regslice_both_current_out_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[16]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_CE)      -0.169     5.720    bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[16]
  -------------------------------------------------------------------
                         required time                          5.720    
                         arrival time                          -3.126    
  -------------------------------------------------------------------
                         slack                                  2.594    

Slack (MET) :             2.594ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.813ns (37.761%)  route 1.340ns (62.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=265, unset)          0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_current_out_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]/Q
                         net (fo=8, unplaced)         0.779     2.270    bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]_0
                         LUT3 (Prop_lut3_I0_O)        0.295     2.565 r  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A[63]_i_1__0/O
                         net (fo=64, unplaced)        0.561     3.126    bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A[63]_i_1__0_n_0
                         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=265, unset)          0.924     5.924    bd_0_i/hls_inst/U0/regslice_both_current_out_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[17]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_CE)      -0.169     5.720    bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[17]
  -------------------------------------------------------------------
                         required time                          5.720    
                         arrival time                          -3.126    
  -------------------------------------------------------------------
                         slack                                  2.594    

Slack (MET) :             2.594ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.153ns  (logic 0.813ns (37.761%)  route 1.340ns (62.239%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=265, unset)          0.973     0.973    bd_0_i/hls_inst/U0/regslice_both_current_out_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]/Q
                         net (fo=8, unplaced)         0.779     2.270    bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_state_reg[0]_0
                         LUT3 (Prop_lut3_I0_O)        0.295     2.565 r  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A[63]_i_1__0/O
                         net (fo=64, unplaced)        0.561     3.126    bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A[63]_i_1__0_n_0
                         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=265, unset)          0.924     5.924    bd_0_i/hls_inst/U0/regslice_both_current_out_U/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[18]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_CE)      -0.169     5.720    bd_0_i/hls_inst/U0/regslice_both_current_out_U/B_V_data_1_payload_A_reg[18]
  -------------------------------------------------------------------
                         required time                          5.720    
                         arrival time                          -3.126    
  -------------------------------------------------------------------
                         slack                                  2.594    




