Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Mar 22 14:09:39 2024
| Host         : arthur running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file testbench_timing_summary_routed.rpt -pb testbench_timing_summary_routed.pb -rpx testbench_timing_summary_routed.rpx -warn_on_violation
| Design       : testbench
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   2           
TIMING-20  Warning   Non-clocked latch               1           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (5)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: SW0 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW1 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW2 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW3 (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    6          inf        0.000                      0                    6        9.500        0.000                       0                     5  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     9.500        0.000                       0                     5  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y26    DUT1/x_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y26    DUT2/x_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y26    DUT5/x_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y26    DUT6/x_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y26    DUT1/x_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y26    DUT1/x_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y26    DUT2/x_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y26    DUT2/x_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y26    DUT5/x_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y26    DUT5/x_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y26    DUT6/x_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y26    DUT6/x_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y26    DUT1/x_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y26    DUT1/x_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y26    DUT2/x_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y26    DUT2/x_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y26    DUT5/x_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y26    DUT5/x_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y26    DUT6/x_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y26    DUT6/x_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xx_reg/G
                            (positive level-sensitive latch)
  Destination:            xx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.394ns  (logic 4.090ns (63.969%)  route 2.304ns (36.031%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         LDCE                         0.000     0.000 r  xx_reg/G
    SLICE_X43Y33         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  xx_reg/Q
                         net (fo=1, routed)           2.304     2.863    xx_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.531     6.394 r  xx_OBUF_inst/O
                         net (fo=0)                   0.000     6.394    xx
    M14                                                               r  xx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW2
                            (input port)
  Destination:            xx_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.409ns  (logic 1.787ns (40.538%)  route 2.621ns (59.462%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  SW2 (IN)
                         net (fo=0)                   0.000     0.000    SW2
    W13                  IBUF (Prop_ibuf_I_O)         1.539     1.539 r  SW2_IBUF_inst/O
                         net (fo=2, routed)           1.925     3.464    DUT2/SW2_IBUF
    SLICE_X43Y26         LUT5 (Prop_lut5_I3_O)        0.124     3.588 r  DUT2/xx_reg_i_3/O
                         net (fo=1, routed)           0.507     4.094    DUT1/xx_reg
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.124     4.218 r  DUT1/xx_reg_i_1/O
                         net (fo=1, routed)           0.190     4.409    DUT1_n_0
    SLICE_X43Y33         LDCE                                         r  xx_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW0
                            (input port)
  Destination:            xx_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.973ns  (logic 0.265ns (27.281%)  route 0.708ns (72.719%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  SW0 (IN)
                         net (fo=0)                   0.000     0.000    SW0
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  SW0_IBUF_inst/O
                         net (fo=2, routed)           0.652     0.872    DUT1/SW0_IBUF
    SLICE_X42Y33         LUT3 (Prop_lut3_I1_O)        0.045     0.917 r  DUT1/xx_reg_i_1/O
                         net (fo=1, routed)           0.056     0.973    DUT1_n_0
    SLICE_X43Y33         LDCE                                         r  xx_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xx_reg/G
                            (positive level-sensitive latch)
  Destination:            xx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.999ns  (logic 1.390ns (69.543%)  route 0.609ns (30.457%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         LDCE                         0.000     0.000 r  xx_reg/G
    SLICE_X43Y33         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  xx_reg/Q
                         net (fo=1, routed)           0.609     0.767    xx_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.232     1.999 r  xx_OBUF_inst/O
                         net (fo=0)                   0.000     1.999    xx
    M14                                                               r  xx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DUT6/x_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            xx_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.059ns  (logic 0.704ns (34.192%)  route 1.355ns (65.808%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.739     5.407    DUT6/clock_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  DUT6/x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y26         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  DUT6/x_reg/Q
                         net (fo=1, routed)           0.658     6.521    DUT2/x_xnor
    SLICE_X43Y26         LUT5 (Prop_lut5_I4_O)        0.124     6.645 r  DUT2/xx_reg_i_3/O
                         net (fo=1, routed)           0.507     7.152    DUT1/xx_reg
    SLICE_X42Y33         LUT3 (Prop_lut3_I2_O)        0.124     7.276 r  DUT1/xx_reg_i_1/O
                         net (fo=1, routed)           0.190     7.466    DUT1_n_0
    SLICE_X43Y33         LDCE                                         r  xx_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DUT1/x_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            xx_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.209ns (36.858%)  route 0.358ns (63.142%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.582     1.494    DUT1/clock_IBUF_BUFG
    SLICE_X42Y26         FDRE                                         r  DUT1/x_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y26         FDRE (Prop_fdre_C_Q)         0.164     1.658 r  DUT1/x_reg/Q
                         net (fo=1, routed)           0.302     1.960    DUT1/x
    SLICE_X42Y33         LUT3 (Prop_lut3_I0_O)        0.045     2.005 r  DUT1/xx_reg_i_1/O
                         net (fo=1, routed)           0.056     2.061    DUT1_n_0
    SLICE_X43Y33         LDCE                                         r  xx_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            DUT1/x_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.769ns  (logic 1.577ns (41.849%)  route 2.192ns (58.151%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    P16                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  b_IBUF_inst/O
                         net (fo=4, routed)           2.192     3.645    DUT1/b_IBUF
    SLICE_X42Y26         LUT2 (Prop_lut2_I1_O)        0.124     3.769 r  DUT1/x_i_1/O
                         net (fo=1, routed)           0.000     3.769    DUT1/x_i_1_n_0
    SLICE_X42Y26         FDRE                                         r  DUT1/x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.564     4.956    DUT1/clock_IBUF_BUFG
    SLICE_X42Y26         FDRE                                         r  DUT1/x_reg/C

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            DUT6/x_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.589ns  (logic 1.577ns (43.948%)  route 2.012ns (56.052%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    P16                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  b_IBUF_inst/O
                         net (fo=4, routed)           2.012     3.465    DUT6/b_IBUF
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124     3.589 r  DUT6/x_i_1__1/O
                         net (fo=1, routed)           0.000     3.589    DUT6/p_0_in
    SLICE_X43Y26         FDRE                                         r  DUT6/x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.564     4.956    DUT6/clock_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  DUT6/x_reg/C

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            DUT5/x_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.344ns  (logic 1.583ns (47.333%)  route 1.761ns (52.667%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  a_IBUF_inst/O
                         net (fo=4, routed)           1.761     3.220    DUT5/a_IBUF
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124     3.344 r  DUT5/x_i_1__0/O
                         net (fo=1, routed)           0.000     3.344    DUT5/x_i_1__0_n_0
    SLICE_X43Y26         FDRE                                         r  DUT5/x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.564     4.956    DUT5/clock_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  DUT5/x_reg/C

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            DUT2/x_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.339ns  (logic 1.583ns (47.404%)  route 1.756ns (52.596%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  a_IBUF_inst/O
                         net (fo=4, routed)           1.756     3.215    DUT2/a_IBUF
    SLICE_X43Y26         LUT2 (Prop_lut2_I0_O)        0.124     3.339 r  DUT2/x_i_1__2/O
                         net (fo=1, routed)           0.000     3.339    DUT2/x_i_1__2_n_0
    SLICE_X43Y26         FDRE                                         r  DUT2/x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880     3.301    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.392 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           1.564     4.956    DUT2/clock_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  DUT2/x_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            DUT5/x_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.267ns (30.307%)  route 0.613ns (69.693%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  b_IBUF_inst/O
                         net (fo=4, routed)           0.613     0.834    DUT5/b_IBUF
    SLICE_X43Y26         LUT2 (Prop_lut2_I1_O)        0.045     0.879 r  DUT5/x_i_1__0/O
                         net (fo=1, routed)           0.000     0.879    DUT5/x_i_1__0_n_0
    SLICE_X43Y26         FDRE                                         r  DUT5/x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.848     2.007    DUT5/clock_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  DUT5/x_reg/C

Slack:                    inf
  Source:                 b
                            (input port)
  Destination:            DUT2/x_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.880ns  (logic 0.267ns (30.272%)  route 0.614ns (69.728%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  b (IN)
                         net (fo=0)                   0.000     0.000    b
    P16                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  b_IBUF_inst/O
                         net (fo=4, routed)           0.614     0.835    DUT2/b_IBUF
    SLICE_X43Y26         LUT2 (Prop_lut2_I1_O)        0.045     0.880 r  DUT2/x_i_1__2/O
                         net (fo=1, routed)           0.000     0.880    DUT2/x_i_1__2_n_0
    SLICE_X43Y26         FDRE                                         r  DUT2/x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.848     2.007    DUT2/clock_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  DUT2/x_reg/C

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            DUT1/x_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.941ns  (logic 0.272ns (28.892%)  route 0.669ns (71.108%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  a_IBUF_inst/O
                         net (fo=4, routed)           0.669     0.896    DUT1/a_IBUF
    SLICE_X42Y26         LUT2 (Prop_lut2_I0_O)        0.045     0.941 r  DUT1/x_i_1/O
                         net (fo=1, routed)           0.000     0.941    DUT1/x_i_1_n_0
    SLICE_X42Y26         FDRE                                         r  DUT1/x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.848     2.007    DUT1/clock_IBUF_BUFG
    SLICE_X42Y26         FDRE                                         r  DUT1/x_reg/C

Slack:                    inf
  Source:                 a
                            (input port)
  Destination:            DUT6/x_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.043ns  (logic 0.272ns (26.067%)  route 0.771ns (73.933%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  a (IN)
                         net (fo=0)                   0.000     0.000    a
    R18                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  a_IBUF_inst/O
                         net (fo=4, routed)           0.771     0.998    DUT6/a_IBUF
    SLICE_X43Y26         LUT2 (Prop_lut2_I1_O)        0.045     1.043 r  DUT6/x_i_1__1/O
                         net (fo=1, routed)           0.000     1.043    DUT6/p_0_in
    SLICE_X43Y26         FDRE                                         r  DUT6/x_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_IBUF_BUFG_inst/O
                         net (fo=4, routed)           0.848     2.007    DUT6/clock_IBUF_BUFG
    SLICE_X43Y26         FDRE                                         r  DUT6/x_reg/C





