[View]
Entity=
Architecture=
TopLevelType=
[file:.\src\adder16bit.vhd]
Enabled=1
[file:.\src\and2Gate.vhd]
Enabled=1
[file:.\src\andGate.vhd]
Enabled=1
[file:.\src\fulladder.vhd]
Enabled=1
[file:.\src\halfadder.vhd]
Enabled=1
[file:.\src\multi16bit.vhd]
Enabled=1
[file:.\src\multiplexer16bit.vhd]
Enabled=1
[file:.\src\multiplexer16bitstruct.vhd]
Enabled=1
[file:.\src\nandGate.vhd]
Enabled=1
[file:.\src\notGate.vhd]
Enabled=1
[file:.\src\orGate.vhd]
Enabled=1
[file:.\src\sub16bit.vhd]
Enabled=1
[file:.\src\xorGate.vhd]
Enabled=1
[file:.\src\ALU_16.vhd]
Enabled=1
[file:.\src\ProgramCounter.bde]
Enabled=1
[file:.\src\ProgramCounter.vhd]
Enabled=1
[file:.\src\counterIncrement.vhd]
Enabled=1
[file:.\src\processor.vhd]
Enabled=1
[file:.\src\randomaccessmemory.vhd]
Enabled=1
[file:.\src\registerFile.vhd]
Enabled=1
[file:.\src\ram_tb_Simulation.asdb]
Enabled=1
[file:.\src\randomaccessmemory_waveform_Simulation.awc]
Enabled=1
[file:.\src\untitled.awc]
Enabled=1
[file:.\src\untitled2.asdb]
Enabled=1
[file:.\src\untitled2.awc]
Enabled=1
