<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/GCNSchedStrategy.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">GCNSchedStrategy.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="GCNSchedStrategy_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- GCNSchedStrategy.cpp - GCN Scheduler Strategy ---------------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span><span class="comment"></span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// This contains a MachineSchedStrategy implementation for maximizing wave</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// occupancy on GCN hardware.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"></span><span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="GCNSchedStrategy_8h.html">GCNSchedStrategy.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIInstrInfo_8h.html">SIInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUBaseInfo_8h.html">Utils/AMDGPUBaseInfo.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterClassInfo_8h.html">llvm/CodeGen/RegisterClassInfo.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MathExtras_8h.html">llvm/Support/MathExtras.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="GCNSchedStrategy_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   23</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;machine-scheduler&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="classllvm_1_1GCNMaxOccupancySchedStrategy.html#a20d63f383bbf4b14e7e0e1ad30207ff3">   27</a></span>&#160;<a class="code" href="classllvm_1_1GCNMaxOccupancySchedStrategy.html#a20d63f383bbf4b14e7e0e1ad30207ff3">GCNMaxOccupancySchedStrategy::GCNMaxOccupancySchedStrategy</a>(</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;    <span class="keyword">const</span> <a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>) :</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;    <a class="code" href="classllvm_1_1GenericScheduler.html">GenericScheduler</a>(C), TargetOccupancy(0), MF(nullptr) { }</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="classllvm_1_1GCNMaxOccupancySchedStrategy.html#ab4705169ee49b9402c3dcf983eaf124f">   31</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1GCNMaxOccupancySchedStrategy.html#ab4705169ee49b9402c3dcf983eaf124f">GCNMaxOccupancySchedStrategy::initialize</a>(<a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *<a class="code" href="classllvm_1_1GenericScheduler.html#a75edfd9bb13c765b11b0b400cbe2aaed">DAG</a>) {</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  <a class="code" href="classllvm_1_1GenericScheduler.html#aa8cddd2ea015f8177a8395035f87e332">GenericScheduler::initialize</a>(DAG);</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *SRI = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a>*<span class="keyword">&gt;</span>(<a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae9476ffbc2f3f195a2116b13f3186194">TRI</a>);</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;  MF = &amp;DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a>;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;<a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;();</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  <span class="comment">// FIXME: This is also necessary, because some passes that run after</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="comment">// scheduling and before regalloc increase register pressure.</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">int</span> ErrorMargin = 3;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  SGPRExcessLimit = <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ad0f9f52bf2f7c54d9546cedd1c47ef45">Context</a>-&gt;<a class="code" href="structllvm_1_1MachineSchedContext.html#a510c29d57e9f0343df48b7c58cb89228">RegClassInfo</a></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    -&gt;<a class="code" href="classllvm_1_1RegisterClassInfo.html#a564b41bec163c7661e29ee3a0773ca6a">getNumAllocatableRegs</a>(&amp;AMDGPU::SGPR_32RegClass) - ErrorMargin;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  VGPRExcessLimit = <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ad0f9f52bf2f7c54d9546cedd1c47ef45">Context</a>-&gt;<a class="code" href="structllvm_1_1MachineSchedContext.html#a510c29d57e9f0343df48b7c58cb89228">RegClassInfo</a></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    -&gt;<a class="code" href="classllvm_1_1RegisterClassInfo.html#a564b41bec163c7661e29ee3a0773ca6a">getNumAllocatableRegs</a>(&amp;AMDGPU::VGPR_32RegClass) - ErrorMargin;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;  <span class="keywordflow">if</span> (TargetOccupancy) {</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    SGPRCriticalLimit = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#acf6141c742569e20d289c523560f8b00">getMaxNumSGPRs</a>(TargetOccupancy, <span class="keyword">true</span>);</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    VGPRCriticalLimit = ST.<a class="code" href="classllvm_1_1GCNSubtarget.html#a4f492fa16404497b8f15ea82c4b0a725">getMaxNumVGPRs</a>(TargetOccupancy);</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    SGPRCriticalLimit = SRI-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#aad176a9433aea8ba75bcf6413209240d">getRegPressureSetLimit</a>(DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a>,</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                                                    SRI-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a0b5fae2a4d745347222b765f0cd5d987">getSGPRPressureSet</a>());</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    VGPRCriticalLimit = SRI-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#aad176a9433aea8ba75bcf6413209240d">getRegPressureSetLimit</a>(DAG-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a>,</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                                                    SRI-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a6a4f4908502fda78686f25c25ef6a525">getVGPRPressureSet</a>());</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  }</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  SGPRCriticalLimit -= ErrorMargin;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  VGPRCriticalLimit -= ErrorMargin;</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;}</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="keywordtype">void</span> GCNMaxOccupancySchedStrategy::initCandidate(<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;Cand, <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU,</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;                                     <span class="keywordtype">bool</span> AtTop, <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;RPTracker,</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *SRI,</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;                                     <span class="keywordtype">unsigned</span> SGPRPressure,</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                                     <span class="keywordtype">unsigned</span> VGPRPressure) {</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a> = SU;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;  Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a87328c4ecbb87961dd2c970d343b9ca0">AtTop</a> = AtTop;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="comment">// getDownwardPressure() and getUpwardPressure() make temporary changes to</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="comment">// the tracker, so we need to pass those function a non-const copy.</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;TempTracker = <span class="keyword">const_cast&lt;</span><a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a>&amp;<span class="keyword">&gt;</span>(RPTracker);</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  Pressure.clear();</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;  MaxPressure.clear();</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="keywordflow">if</span> (AtTop)</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;    TempTracker.<a class="code" href="classllvm_1_1RegPressureTracker.html#ac1bfd03ca8fa96ab674c7f7b620dd8a6">getDownwardPressure</a>(SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>(), Pressure, MaxPressure);</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <span class="keywordflow">else</span> {</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;    <span class="comment">// FIXME: I think for bottom up scheduling, the register pressure is cached</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    <span class="comment">// and can be retrieved by DAG-&gt;getPressureDif(SU).</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    TempTracker.<a class="code" href="classllvm_1_1RegPressureTracker.html#ad552b6e557acce957b3bd5a1960a53dd">getUpwardPressure</a>(SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>(), Pressure, MaxPressure);</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  }</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;  <span class="keywordtype">unsigned</span> NewSGPRPressure = Pressure[SRI-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a0b5fae2a4d745347222b765f0cd5d987">getSGPRPressureSet</a>()];</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="keywordtype">unsigned</span> NewVGPRPressure = Pressure[SRI-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a6a4f4908502fda78686f25c25ef6a525">getVGPRPressureSet</a>()];</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="comment">// If two instructions increase the pressure of different register sets</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;  <span class="comment">// by the same amount, the generic scheduler will prefer to schedule the</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="comment">// instruction that increases the set with the least amount of registers,</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;  <span class="comment">// which in our case would be SGPRs.  This is rarely what we want, so</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="comment">// when we report excess/critical register pressure, we do it either</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;  <span class="comment">// only for VGPRs or only for SGPRs.</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;  <span class="comment">// FIXME: Better heuristics to determine whether to prefer SGPRs or VGPRs.</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> MaxVGPRPressureInc = 16;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="keywordtype">bool</span> ShouldTrackVGPRs = VGPRPressure + MaxVGPRPressureInc &gt;= VGPRExcessLimit;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="keywordtype">bool</span> ShouldTrackSGPRs = !ShouldTrackVGPRs &amp;&amp; SGPRPressure &gt;= SGPRExcessLimit;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="comment">// FIXME: We have to enter REG-EXCESS before we reach the actual threshold</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="comment">// to increase the likelihood we don&#39;t go over the limits.  We should improve</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;  <span class="comment">// the analysis to look through dependencies to find the path with the least</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="comment">// register pressure.</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="comment">// We only need to update the RPDelta for instructions that increase register</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;  <span class="comment">// pressure. Instructions that decrease or keep reg pressure the same will be</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;  <span class="comment">// marked as RegExcess in tryCandidate() when they are compared with</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;  <span class="comment">// instructions that increase the register pressure.</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <span class="keywordflow">if</span> (ShouldTrackVGPRs &amp;&amp; NewVGPRPressure &gt;= VGPRExcessLimit) {</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a>.<a class="code" href="structllvm_1_1RegPressureDelta.html#aff9c3b403c6d4af795dd8be1c9612240">Excess</a> = <a class="code" href="classllvm_1_1PressureChange.html">PressureChange</a>(SRI-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a6a4f4908502fda78686f25c25ef6a525">getVGPRPressureSet</a>());</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a>.<a class="code" href="structllvm_1_1RegPressureDelta.html#aff9c3b403c6d4af795dd8be1c9612240">Excess</a>.<a class="code" href="classllvm_1_1PressureChange.html#a4b74a0d0d1bc2e22fa7376eda3fdd85f">setUnitInc</a>(NewVGPRPressure - VGPRExcessLimit);</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  }</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  <span class="keywordflow">if</span> (ShouldTrackSGPRs &amp;&amp; NewSGPRPressure &gt;= SGPRExcessLimit) {</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a>.<a class="code" href="structllvm_1_1RegPressureDelta.html#aff9c3b403c6d4af795dd8be1c9612240">Excess</a> = <a class="code" href="classllvm_1_1PressureChange.html">PressureChange</a>(SRI-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a0b5fae2a4d745347222b765f0cd5d987">getSGPRPressureSet</a>());</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a>.<a class="code" href="structllvm_1_1RegPressureDelta.html#aff9c3b403c6d4af795dd8be1c9612240">Excess</a>.<a class="code" href="classllvm_1_1PressureChange.html#a4b74a0d0d1bc2e22fa7376eda3fdd85f">setUnitInc</a>(NewSGPRPressure - SGPRExcessLimit);</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  }</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <span class="comment">// Register pressure is considered &#39;CRITICAL&#39; if it is approaching a value</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="comment">// that would reduce the wave occupancy for the execution unit.  When</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;  <span class="comment">// register pressure is &#39;CRITICAL&#39;, increading SGPR and VGPR pressure both</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="comment">// has the same cost, so we don&#39;t need to prefer one over the other.</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;  <span class="keywordtype">int</span> SGPRDelta = NewSGPRPressure - SGPRCriticalLimit;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="keywordtype">int</span> VGPRDelta = NewVGPRPressure - VGPRCriticalLimit;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;  <span class="keywordflow">if</span> (SGPRDelta &gt;= 0 || VGPRDelta &gt;= 0) {</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="keywordflow">if</span> (SGPRDelta &gt; VGPRDelta) {</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;      Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a>.<a class="code" href="structllvm_1_1RegPressureDelta.html#a277da5755f2b30ebcebdba51d0de1acf">CriticalMax</a> = <a class="code" href="classllvm_1_1PressureChange.html">PressureChange</a>(SRI-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a0b5fae2a4d745347222b765f0cd5d987">getSGPRPressureSet</a>());</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;      Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a>.<a class="code" href="structllvm_1_1RegPressureDelta.html#a277da5755f2b30ebcebdba51d0de1acf">CriticalMax</a>.<a class="code" href="classllvm_1_1PressureChange.html#a4b74a0d0d1bc2e22fa7376eda3fdd85f">setUnitInc</a>(SGPRDelta);</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;      Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a>.<a class="code" href="structllvm_1_1RegPressureDelta.html#a277da5755f2b30ebcebdba51d0de1acf">CriticalMax</a> = <a class="code" href="classllvm_1_1PressureChange.html">PressureChange</a>(SRI-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a6a4f4908502fda78686f25c25ef6a525">getVGPRPressureSet</a>());</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;      Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a>.<a class="code" href="structllvm_1_1RegPressureDelta.html#a277da5755f2b30ebcebdba51d0de1acf">CriticalMax</a>.<a class="code" href="classllvm_1_1PressureChange.html#a4b74a0d0d1bc2e22fa7376eda3fdd85f">setUnitInc</a>(VGPRDelta);</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    }</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  }</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;}</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">// This function is mostly cut and pasted from</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">// GenericScheduler::pickNodeFromQueue()</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="keywordtype">void</span> GCNMaxOccupancySchedStrategy::pickNodeFromQueue(<a class="code" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> &amp;Zone,</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a> &amp;ZonePolicy,</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegPressureTracker.html">RegPressureTracker</a> &amp;RPTracker,</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                                         <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;Cand) {</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *SRI = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a>*<span class="keyword">&gt;</span>(<a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae9476ffbc2f3f195a2116b13f3186194">TRI</a>);</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Pressure = RPTracker.<a class="code" href="classllvm_1_1RegPressureTracker.html#ab453d1aae79439afdded9083ba2137b5">getRegSetPressureAtPos</a>();</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="keywordtype">unsigned</span> SGPRPressure = Pressure[SRI-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a0b5fae2a4d745347222b765f0cd5d987">getSGPRPressureSet</a>()];</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="keywordtype">unsigned</span> VGPRPressure = Pressure[SRI-&gt;<a class="code" href="classllvm_1_1SIRegisterInfo.html#a6a4f4908502fda78686f25c25ef6a525">getVGPRPressureSet</a>()];</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <a class="code" href="classllvm_1_1ReadyQueue.html">ReadyQueue</a> &amp;Q = Zone.<a class="code" href="classllvm_1_1SchedBoundary.html#aa49fbb78ca6f0a19a967f2f8fb70097d">Available</a>;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU : Q) {</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> TryCand(ZonePolicy);</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    initCandidate(TryCand, SU, Zone.<a class="code" href="classllvm_1_1SchedBoundary.html#a589e51a1ef960a2b6aaa3854ce04d77a">isTop</a>(), RPTracker, SRI,</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                  SGPRPressure, VGPRPressure);</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="comment">// Pass SchedBoundary only when comparing nodes from the same boundary.</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    <a class="code" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> *ZoneArg = Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a87328c4ecbb87961dd2c970d343b9ca0">AtTop</a> == TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a87328c4ecbb87961dd2c970d343b9ca0">AtTop</a> ? &amp;Zone : <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <a class="code" href="classllvm_1_1GenericScheduler.html#a86daa2196d1142e51ae46f49b1bc0000">GenericScheduler::tryCandidate</a>(Cand, TryCand, ZoneArg);</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="keywordflow">if</span> (TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> != <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a810d389a7def234e94c2631683ab0ece">NoCand</a>) {</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;      <span class="comment">// Initialize resource delta if needed in case future heuristics query it.</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;      <span class="keywordflow">if</span> (TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ab86856838bf1e1577210f03d35273ccb">ResDelta</a> == <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html">SchedResourceDelta</a>())</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;        TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a47cc8c89db10ac27483585cd61cf4f91">initResourceDelta</a>(Zone.<a class="code" href="classllvm_1_1SchedBoundary.html#a4f3e434b23939cec7a3c61b45071a017">DAG</a>, <a class="code" href="classllvm_1_1GenericSchedulerBase.html#a9730ea0068843718868a8667f52e3680">SchedModel</a>);</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;      Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a294e77c4f7245940981e5e259045c7c0">setBest</a>(TryCand);</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="classllvm_1_1GenericSchedulerBase.html#a0fc28b204833d49b88dbeceb366b7439">traceCandidate</a>(Cand));</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    }</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  }</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;}</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">// This function is mostly cut and pasted from</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">// GenericScheduler::pickNodeBidirectional()</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *GCNMaxOccupancySchedStrategy::pickNodeBidirectional(<span class="keywordtype">bool</span> &amp;IsTopNode) {</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="comment">// Schedule as far as possible in the direction of no choice. This is most</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="comment">// efficient, but also provides the best heuristics for CriticalPSets.</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = <a class="code" href="classllvm_1_1GenericScheduler.html#a3763f96e92009d4dc101837627fff3bd">Bot</a>.<a class="code" href="classllvm_1_1SchedBoundary.html#a744d69baffaf2903667eb65cf07a6814">pickOnlyChoice</a>()) {</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    IsTopNode = <span class="keyword">false</span>;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <span class="keywordflow">return</span> SU;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  }</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU = <a class="code" href="classllvm_1_1GenericScheduler.html#a253bc2bd1ae8e7f36e0c3c1c9bb67367">Top</a>.<a class="code" href="classllvm_1_1SchedBoundary.html#a744d69baffaf2903667eb65cf07a6814">pickOnlyChoice</a>()) {</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    IsTopNode = <span class="keyword">true</span>;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <span class="keywordflow">return</span> SU;</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  }</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="comment">// Set the bottom-up policy based on the state of the current bottom zone and</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="comment">// the instructions outside the zone, including the top zone.</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a> BotPolicy;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <a class="code" href="classllvm_1_1GenericSchedulerBase.html#a8668556014566994c07b21391762551b">setPolicy</a>(BotPolicy, <span class="comment">/*IsPostRA=*/</span><span class="keyword">false</span>, <a class="code" href="classllvm_1_1GenericScheduler.html#a3763f96e92009d4dc101837627fff3bd">Bot</a>, &amp;<a class="code" href="classllvm_1_1GenericScheduler.html#a253bc2bd1ae8e7f36e0c3c1c9bb67367">Top</a>);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <span class="comment">// Set the top-down policy based on the state of the current top zone and</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="comment">// the instructions outside the zone, including the bottom zone.</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a> TopPolicy;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <a class="code" href="classllvm_1_1GenericSchedulerBase.html#a8668556014566994c07b21391762551b">setPolicy</a>(TopPolicy, <span class="comment">/*IsPostRA=*/</span><span class="keyword">false</span>, <a class="code" href="classllvm_1_1GenericScheduler.html#a253bc2bd1ae8e7f36e0c3c1c9bb67367">Top</a>, &amp;<a class="code" href="classllvm_1_1GenericScheduler.html#a3763f96e92009d4dc101837627fff3bd">Bot</a>);</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <span class="comment">// See if BotCand is still valid (because we previously scheduled from Top).</span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Picking from Bot:\n&quot;</span>);</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1GenericScheduler.html#a190c2995c11bd6de755bbd8311a8f176">BotCand</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#acdc733638a93dca6bb0eb290ec896271">isValid</a>() || <a class="code" href="classllvm_1_1GenericScheduler.html#a190c2995c11bd6de755bbd8311a8f176">BotCand</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">isScheduled</a> ||</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;      <a class="code" href="classllvm_1_1GenericScheduler.html#a190c2995c11bd6de755bbd8311a8f176">BotCand</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ae861d440b366cf033d7f2764b2b34be0">Policy</a> != BotPolicy) {</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <a class="code" href="classllvm_1_1GenericScheduler.html#a190c2995c11bd6de755bbd8311a8f176">BotCand</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a361fa10c095c303e093021c6a1d04e75">reset</a>(<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a>());</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    pickNodeFromQueue(<a class="code" href="classllvm_1_1GenericScheduler.html#a3763f96e92009d4dc101837627fff3bd">Bot</a>, BotPolicy, <a class="code" href="classllvm_1_1GenericScheduler.html#a75edfd9bb13c765b11b0b400cbe2aaed">DAG</a>-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a8742ed4740b887868143aa8a64b9f4ce">getBotRPTracker</a>(), <a class="code" href="classllvm_1_1GenericScheduler.html#a190c2995c11bd6de755bbd8311a8f176">BotCand</a>);</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1GenericScheduler.html#a190c2995c11bd6de755bbd8311a8f176">BotCand</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> != <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a810d389a7def234e94c2631683ab0ece">NoCand</a> &amp;&amp; <span class="stringliteral">&quot;failed to find the first candidate&quot;</span>);</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="classllvm_1_1GenericSchedulerBase.html#a0fc28b204833d49b88dbeceb366b7439">traceCandidate</a>(<a class="code" href="classllvm_1_1GenericScheduler.html#a190c2995c11bd6de755bbd8311a8f176">BotCand</a>));</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#ad7649adad973f341b72103836b310042">VerifyScheduling</a>) {</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;      <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> TCand;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;      TCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a361fa10c095c303e093021c6a1d04e75">reset</a>(<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a>());</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;      pickNodeFromQueue(<a class="code" href="classllvm_1_1GenericScheduler.html#a3763f96e92009d4dc101837627fff3bd">Bot</a>, BotPolicy, <a class="code" href="classllvm_1_1GenericScheduler.html#a75edfd9bb13c765b11b0b400cbe2aaed">DAG</a>-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a8742ed4740b887868143aa8a64b9f4ce">getBotRPTracker</a>(), TCand);</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a> == <a class="code" href="classllvm_1_1GenericScheduler.html#a190c2995c11bd6de755bbd8311a8f176">BotCand</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a> &amp;&amp;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;             <span class="stringliteral">&quot;Last pick result should correspond to re-picking right now&quot;</span>);</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    }</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  }</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="comment">// Check if the top Q has a better candidate.</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Picking from Top:\n&quot;</span>);</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1GenericScheduler.html#a33cc1a55125b89319e048d24625a2925">TopCand</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#acdc733638a93dca6bb0eb290ec896271">isValid</a>() || <a class="code" href="classllvm_1_1GenericScheduler.html#a33cc1a55125b89319e048d24625a2925">TopCand</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">isScheduled</a> ||</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;      <a class="code" href="classllvm_1_1GenericScheduler.html#a33cc1a55125b89319e048d24625a2925">TopCand</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ae861d440b366cf033d7f2764b2b34be0">Policy</a> != TopPolicy) {</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    <a class="code" href="classllvm_1_1GenericScheduler.html#a33cc1a55125b89319e048d24625a2925">TopCand</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a361fa10c095c303e093021c6a1d04e75">reset</a>(<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a>());</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    pickNodeFromQueue(<a class="code" href="classllvm_1_1GenericScheduler.html#a253bc2bd1ae8e7f36e0c3c1c9bb67367">Top</a>, TopPolicy, <a class="code" href="classllvm_1_1GenericScheduler.html#a75edfd9bb13c765b11b0b400cbe2aaed">DAG</a>-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#ad811abbb60a7c33b42b51b3a1fd9d26b">getTopRPTracker</a>(), <a class="code" href="classllvm_1_1GenericScheduler.html#a33cc1a55125b89319e048d24625a2925">TopCand</a>);</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1GenericScheduler.html#a33cc1a55125b89319e048d24625a2925">TopCand</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> != <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a810d389a7def234e94c2631683ab0ece">NoCand</a> &amp;&amp; <span class="stringliteral">&quot;failed to find the first candidate&quot;</span>);</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="classllvm_1_1GenericSchedulerBase.html#a0fc28b204833d49b88dbeceb366b7439">traceCandidate</a>(<a class="code" href="classllvm_1_1GenericScheduler.html#a33cc1a55125b89319e048d24625a2925">TopCand</a>));</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#ifndef NDEBUG</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#ad7649adad973f341b72103836b310042">VerifyScheduling</a>) {</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;      <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> TCand;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;      TCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a361fa10c095c303e093021c6a1d04e75">reset</a>(<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a>());</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;      pickNodeFromQueue(<a class="code" href="classllvm_1_1GenericScheduler.html#a253bc2bd1ae8e7f36e0c3c1c9bb67367">Top</a>, TopPolicy, <a class="code" href="classllvm_1_1GenericScheduler.html#a75edfd9bb13c765b11b0b400cbe2aaed">DAG</a>-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#ad811abbb60a7c33b42b51b3a1fd9d26b">getTopRPTracker</a>(), TCand);</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(TCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a> == <a class="code" href="classllvm_1_1GenericScheduler.html#a33cc1a55125b89319e048d24625a2925">TopCand</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a> &amp;&amp;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;           <span class="stringliteral">&quot;Last pick result should correspond to re-picking right now&quot;</span>);</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    }</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  }</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="comment">// Pick best from BotCand and TopCand.</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Top Cand: &quot;</span>; <a class="code" href="classllvm_1_1GenericSchedulerBase.html#a0fc28b204833d49b88dbeceb366b7439">traceCandidate</a>(<a class="code" href="classllvm_1_1GenericScheduler.html#a33cc1a55125b89319e048d24625a2925">TopCand</a>);</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;             <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Bot Cand: &quot;</span>; <a class="code" href="classllvm_1_1GenericSchedulerBase.html#a0fc28b204833d49b88dbeceb366b7439">traceCandidate</a>(<a class="code" href="classllvm_1_1GenericScheduler.html#a190c2995c11bd6de755bbd8311a8f176">BotCand</a>););</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> Cand;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1GenericScheduler.html#a33cc1a55125b89319e048d24625a2925">TopCand</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> == <a class="code" href="classllvm_1_1GenericScheduler.html#a190c2995c11bd6de755bbd8311a8f176">BotCand</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a>) {</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    Cand = <a class="code" href="classllvm_1_1GenericScheduler.html#a190c2995c11bd6de755bbd8311a8f176">BotCand</a>;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3">GenericSchedulerBase::CandReason</a> TopReason = <a class="code" href="classllvm_1_1GenericScheduler.html#a33cc1a55125b89319e048d24625a2925">TopCand</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a>;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <a class="code" href="classllvm_1_1GenericScheduler.html#a33cc1a55125b89319e048d24625a2925">TopCand</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> = <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a810d389a7def234e94c2631683ab0ece">NoCand</a>;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <a class="code" href="classllvm_1_1GenericScheduler.html#a86daa2196d1142e51ae46f49b1bc0000">GenericScheduler::tryCandidate</a>(Cand, <a class="code" href="classllvm_1_1GenericScheduler.html#a33cc1a55125b89319e048d24625a2925">TopCand</a>, <span class="keyword">nullptr</span>);</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1GenericScheduler.html#a33cc1a55125b89319e048d24625a2925">TopCand</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> != <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a810d389a7def234e94c2631683ab0ece">NoCand</a>) {</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;      Cand.setBest(<a class="code" href="classllvm_1_1GenericScheduler.html#a33cc1a55125b89319e048d24625a2925">TopCand</a>);</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;      <a class="code" href="classllvm_1_1GenericScheduler.html#a33cc1a55125b89319e048d24625a2925">TopCand</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> = TopReason;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    }</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1GenericScheduler.html#a33cc1a55125b89319e048d24625a2925">TopCand</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> == <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a01d264553167fb005aba23a6d2a6e9bb">RegExcess</a> &amp;&amp; <a class="code" href="classllvm_1_1GenericScheduler.html#a33cc1a55125b89319e048d24625a2925">TopCand</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a>.<a class="code" href="structllvm_1_1RegPressureDelta.html#aff9c3b403c6d4af795dd8be1c9612240">Excess</a>.<a class="code" href="classllvm_1_1PressureChange.html#a1eef24878593ee0080b20b96ce3eb4c4">getUnitInc</a>() &lt;= 0) {</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;      Cand = <a class="code" href="classllvm_1_1GenericScheduler.html#a33cc1a55125b89319e048d24625a2925">TopCand</a>;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1GenericScheduler.html#a190c2995c11bd6de755bbd8311a8f176">BotCand</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> == <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a01d264553167fb005aba23a6d2a6e9bb">RegExcess</a> &amp;&amp; <a class="code" href="classllvm_1_1GenericScheduler.html#a190c2995c11bd6de755bbd8311a8f176">BotCand</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a>.<a class="code" href="structllvm_1_1RegPressureDelta.html#aff9c3b403c6d4af795dd8be1c9612240">Excess</a>.<a class="code" href="classllvm_1_1PressureChange.html#a1eef24878593ee0080b20b96ce3eb4c4">getUnitInc</a>() &lt;= 0) {</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;      Cand = <a class="code" href="classllvm_1_1GenericScheduler.html#a190c2995c11bd6de755bbd8311a8f176">BotCand</a>;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1GenericScheduler.html#a33cc1a55125b89319e048d24625a2925">TopCand</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> == <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a974161ce84e375b6d40bd8855c29dd7f">RegCritical</a> &amp;&amp; <a class="code" href="classllvm_1_1GenericScheduler.html#a33cc1a55125b89319e048d24625a2925">TopCand</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a>.<a class="code" href="structllvm_1_1RegPressureDelta.html#a277da5755f2b30ebcebdba51d0de1acf">CriticalMax</a>.<a class="code" href="classllvm_1_1PressureChange.html#a1eef24878593ee0080b20b96ce3eb4c4">getUnitInc</a>() &lt;= 0) {</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;      Cand = <a class="code" href="classllvm_1_1GenericScheduler.html#a33cc1a55125b89319e048d24625a2925">TopCand</a>;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1GenericScheduler.html#a190c2995c11bd6de755bbd8311a8f176">BotCand</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> == <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a974161ce84e375b6d40bd8855c29dd7f">RegCritical</a> &amp;&amp; <a class="code" href="classllvm_1_1GenericScheduler.html#a190c2995c11bd6de755bbd8311a8f176">BotCand</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a>.<a class="code" href="structllvm_1_1RegPressureDelta.html#a277da5755f2b30ebcebdba51d0de1acf">CriticalMax</a>.<a class="code" href="classllvm_1_1PressureChange.html#a1eef24878593ee0080b20b96ce3eb4c4">getUnitInc</a>() &lt;= 0) {</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;      Cand = <a class="code" href="classllvm_1_1GenericScheduler.html#a190c2995c11bd6de755bbd8311a8f176">BotCand</a>;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1GenericScheduler.html#a190c2995c11bd6de755bbd8311a8f176">BotCand</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> &gt; <a class="code" href="classllvm_1_1GenericScheduler.html#a33cc1a55125b89319e048d24625a2925">TopCand</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a>) {</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;        Cand = <a class="code" href="classllvm_1_1GenericScheduler.html#a33cc1a55125b89319e048d24625a2925">TopCand</a>;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;        Cand = <a class="code" href="classllvm_1_1GenericScheduler.html#a190c2995c11bd6de755bbd8311a8f176">BotCand</a>;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;      }</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    }</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  }</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Picking: &quot;</span>; <a class="code" href="classllvm_1_1GenericSchedulerBase.html#a0fc28b204833d49b88dbeceb366b7439">traceCandidate</a>(Cand););</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  IsTopNode = Cand.AtTop;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="keywordflow">return</span> Cand.SU;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;}</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;<span class="comment">// This function is mostly cut and pasted from</span></div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;<span class="comment">// GenericScheduler::pickNode()</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="classllvm_1_1GCNMaxOccupancySchedStrategy.html#a69e5636191029ffa84bae3ca25569181">  270</a></span>&#160;<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="classllvm_1_1GCNMaxOccupancySchedStrategy.html#a69e5636191029ffa84bae3ca25569181">GCNMaxOccupancySchedStrategy::pickNode</a>(<span class="keywordtype">bool</span> &amp;IsTopNode) {</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1GenericScheduler.html#a75edfd9bb13c765b11b0b400cbe2aaed">DAG</a>-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a5bcc40c244c6a33d738b3e4f1d490ca3">top</a>() == <a class="code" href="classllvm_1_1GenericScheduler.html#a75edfd9bb13c765b11b0b400cbe2aaed">DAG</a>-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a70e4bd877aac0a63c10463277c9a52c5">bottom</a>()) {</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1GenericScheduler.html#a253bc2bd1ae8e7f36e0c3c1c9bb67367">Top</a>.<a class="code" href="classllvm_1_1SchedBoundary.html#aa49fbb78ca6f0a19a967f2f8fb70097d">Available</a>.<a class="code" href="classllvm_1_1ReadyQueue.html#ac4384acfabedebaf6fd9a05d86109f47">empty</a>() &amp;&amp; <a class="code" href="classllvm_1_1GenericScheduler.html#a253bc2bd1ae8e7f36e0c3c1c9bb67367">Top</a>.<a class="code" href="classllvm_1_1SchedBoundary.html#ad3f102348942e4ca3ec057e895138609">Pending</a>.<a class="code" href="classllvm_1_1ReadyQueue.html#ac4384acfabedebaf6fd9a05d86109f47">empty</a>() &amp;&amp;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;           <a class="code" href="classllvm_1_1GenericScheduler.html#a3763f96e92009d4dc101837627fff3bd">Bot</a>.<a class="code" href="classllvm_1_1SchedBoundary.html#aa49fbb78ca6f0a19a967f2f8fb70097d">Available</a>.<a class="code" href="classllvm_1_1ReadyQueue.html#ac4384acfabedebaf6fd9a05d86109f47">empty</a>() &amp;&amp; <a class="code" href="classllvm_1_1GenericScheduler.html#a3763f96e92009d4dc101837627fff3bd">Bot</a>.<a class="code" href="classllvm_1_1SchedBoundary.html#ad3f102348942e4ca3ec057e895138609">Pending</a>.<a class="code" href="classllvm_1_1ReadyQueue.html#ac4384acfabedebaf6fd9a05d86109f47">empty</a>() &amp;&amp; <span class="stringliteral">&quot;ReadyQ garbage&quot;</span>);</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  }</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *SU;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;  <span class="keywordflow">do</span> {</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1GenericScheduler.html#a67813956a4d16d9f7403ca4462c0d9ae">RegionPolicy</a>.<a class="code" href="structllvm_1_1MachineSchedPolicy.html#a0f609dd4ed94ea69ab680a7228f8786b">OnlyTopDown</a>) {</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;      SU = <a class="code" href="classllvm_1_1GenericScheduler.html#a253bc2bd1ae8e7f36e0c3c1c9bb67367">Top</a>.<a class="code" href="classllvm_1_1SchedBoundary.html#a744d69baffaf2903667eb65cf07a6814">pickOnlyChoice</a>();</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;      <span class="keywordflow">if</span> (!SU) {</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a> NoPolicy;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        <a class="code" href="classllvm_1_1GenericScheduler.html#a33cc1a55125b89319e048d24625a2925">TopCand</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a361fa10c095c303e093021c6a1d04e75">reset</a>(NoPolicy);</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        pickNodeFromQueue(<a class="code" href="classllvm_1_1GenericScheduler.html#a253bc2bd1ae8e7f36e0c3c1c9bb67367">Top</a>, NoPolicy, <a class="code" href="classllvm_1_1GenericScheduler.html#a75edfd9bb13c765b11b0b400cbe2aaed">DAG</a>-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#ad811abbb60a7c33b42b51b3a1fd9d26b">getTopRPTracker</a>(), <a class="code" href="classllvm_1_1GenericScheduler.html#a33cc1a55125b89319e048d24625a2925">TopCand</a>);</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1GenericScheduler.html#a33cc1a55125b89319e048d24625a2925">TopCand</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> != <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a810d389a7def234e94c2631683ab0ece">NoCand</a> &amp;&amp; <span class="stringliteral">&quot;failed to find a candidate&quot;</span>);</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;        SU = <a class="code" href="classllvm_1_1GenericScheduler.html#a33cc1a55125b89319e048d24625a2925">TopCand</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;      }</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;      IsTopNode = <span class="keyword">true</span>;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1GenericScheduler.html#a67813956a4d16d9f7403ca4462c0d9ae">RegionPolicy</a>.<a class="code" href="structllvm_1_1MachineSchedPolicy.html#a47ee8ec29daa3551f798ff4449fbf4d5">OnlyBottomUp</a>) {</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;      SU = <a class="code" href="classllvm_1_1GenericScheduler.html#a3763f96e92009d4dc101837627fff3bd">Bot</a>.<a class="code" href="classllvm_1_1SchedBoundary.html#a744d69baffaf2903667eb65cf07a6814">pickOnlyChoice</a>();</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;      <span class="keywordflow">if</span> (!SU) {</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;        <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">CandPolicy</a> NoPolicy;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;        <a class="code" href="classllvm_1_1GenericScheduler.html#a190c2995c11bd6de755bbd8311a8f176">BotCand</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a361fa10c095c303e093021c6a1d04e75">reset</a>(NoPolicy);</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;        pickNodeFromQueue(<a class="code" href="classllvm_1_1GenericScheduler.html#a3763f96e92009d4dc101837627fff3bd">Bot</a>, NoPolicy, <a class="code" href="classllvm_1_1GenericScheduler.html#a75edfd9bb13c765b11b0b400cbe2aaed">DAG</a>-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a8742ed4740b887868143aa8a64b9f4ce">getBotRPTracker</a>(), <a class="code" href="classllvm_1_1GenericScheduler.html#a190c2995c11bd6de755bbd8311a8f176">BotCand</a>);</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1GenericScheduler.html#a190c2995c11bd6de755bbd8311a8f176">BotCand</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> != <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a810d389a7def234e94c2631683ab0ece">NoCand</a> &amp;&amp; <span class="stringliteral">&quot;failed to find a candidate&quot;</span>);</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;        SU = <a class="code" href="classllvm_1_1GenericScheduler.html#a190c2995c11bd6de755bbd8311a8f176">BotCand</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;      }</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;      IsTopNode = <span class="keyword">false</span>;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;      SU = pickNodeBidirectional(IsTopNode);</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    }</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  } <span class="keywordflow">while</span> (SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">isScheduled</a>);</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  <span class="keywordflow">if</span> (SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ae0b8da4dfde85d4ddc32359ca52dc493">isTopReady</a>())</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <a class="code" href="classllvm_1_1GenericScheduler.html#a253bc2bd1ae8e7f36e0c3c1c9bb67367">Top</a>.<a class="code" href="classllvm_1_1SchedBoundary.html#ae28da0579ee268c38eb2a5ababa222fa">removeReady</a>(SU);</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <span class="keywordflow">if</span> (SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#ac198a5fb130b4c09836ba20e01b4290d">isBottomReady</a>())</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <a class="code" href="classllvm_1_1GenericScheduler.html#a3763f96e92009d4dc101837627fff3bd">Bot</a>.<a class="code" href="classllvm_1_1SchedBoundary.html#ae28da0579ee268c38eb2a5ababa222fa">removeReady</a>(SU);</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Scheduling SU(&quot;</span> &lt;&lt; SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt;&lt; <span class="stringliteral">&quot;) &quot;</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;                    &lt;&lt; *SU-&gt;<a class="code" href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">getInstr</a>());</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  <span class="keywordflow">return</span> SU;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;}</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;</div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="classllvm_1_1GCNScheduleDAGMILive.html#a586d595322e6cb11cc1663b937d9aca7">  313</a></span>&#160;<a class="code" href="classllvm_1_1GCNScheduleDAGMILive.html#a586d595322e6cb11cc1663b937d9aca7">GCNScheduleDAGMILive::GCNScheduleDAGMILive</a>(<a class="code" href="structllvm_1_1MachineSchedContext.html">MachineSchedContext</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>,</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;                        std::unique_ptr&lt;MachineSchedStrategy&gt; S) :</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGMILive.html">ScheduleDAGMILive</a>(C, <a class="code" href="namespacestd.html">std</a>::move(S)),</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <a class="code" href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">ST</a>(MF.getSubtarget&lt;<a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&gt;()),</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  MFI(*MF.getInfo&lt;<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html">SIMachineFunctionInfo</a>&gt;()),</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  StartingOccupancy(MFI.getOccupancy()),</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  MinOccupancy(StartingOccupancy), Stage(0), RegionIdx(0) {</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Starting occupancy is &quot;</span> &lt;&lt; StartingOccupancy &lt;&lt; <span class="stringliteral">&quot;.\n&quot;</span>);</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;}</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="classllvm_1_1GCNScheduleDAGMILive.html#a3c1701146006f98eaa57e38932060160">  324</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1GCNScheduleDAGMILive.html#a3c1701146006f98eaa57e38932060160">GCNScheduleDAGMILive::schedule</a>() {</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <span class="keywordflow">if</span> (Stage == 0) {</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    <span class="comment">// Just record regions at the first pass.</span></div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    Regions.push_back(std::make_pair(<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">RegionBegin</a>, <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a>));</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  }</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  std::vector&lt;MachineInstr*&gt; Unsched;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  Unsched.reserve(<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#af1c8be2ff5fd8eab8091e6ffa40ded8d">NumRegionInstrs</a>);</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> : *<span class="keyword">this</span>) {</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    Unsched.push_back(&amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  }</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <a class="code" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a> PressureBefore;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a9d67b1cafa36e90d7060d1da84907885">LIS</a>) {</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;    PressureBefore = Pressure[RegionIdx];</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Pressure before scheduling:\nRegion live-ins:&quot;</span>;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;               <a class="code" href="classllvm_1_1GCNRPTracker.html#a23849458384008b7c09af1a495550b0e">GCNRPTracker::printLiveRegs</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>(), LiveIns[RegionIdx], <a class="code" href="classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">MRI</a>);</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;               <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Region live-in pressure:  &quot;</span>;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;               <a class="code" href="namespacellvm.html#a273ec9d4a470ecb7362abd00438e9b26">llvm::getRegPressure</a>(<a class="code" href="classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">MRI</a>, LiveIns[RegionIdx]).<a class="code" href="structllvm_1_1GCNRegPressure.html#a8a89bd1c50198fcd682ac87df44101a9">print</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>());</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;               <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Region register pressure: &quot;</span>;</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;               PressureBefore.<a class="code" href="structllvm_1_1GCNRegPressure.html#a8a89bd1c50198fcd682ac87df44101a9">print</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>()));</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  }</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a1583ce23a69e8a1b4af8065e2019c75f">ScheduleDAGMILive::schedule</a>();</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  Regions[RegionIdx] = std::make_pair(<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">RegionBegin</a>, <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a>);</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a9d67b1cafa36e90d7060d1da84907885">LIS</a>)</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <span class="comment">// Check the results of scheduling.</span></div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  <a class="code" href="classllvm_1_1GCNMaxOccupancySchedStrategy.html">GCNMaxOccupancySchedStrategy</a> &amp;S = (<a class="code" href="classllvm_1_1GCNMaxOccupancySchedStrategy.html">GCNMaxOccupancySchedStrategy</a>&amp;)*<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a0318c90d99b85c47bc82d9e0844462f6">SchedImpl</a>;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  <span class="keyword">auto</span> PressureAfter = getRealRegPressure();</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Pressure after scheduling: &quot;</span>;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;             PressureAfter.print(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>()));</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <span class="keywordflow">if</span> (PressureAfter.getSGPRNum() &lt;= S.SGPRCriticalLimit &amp;&amp;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;      PressureAfter.getVGPRNum() &lt;= S.VGPRCriticalLimit) {</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    Pressure[RegionIdx] = PressureAfter;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Pressure in desired limits, done.\n&quot;</span>);</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  }</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <span class="keywordtype">unsigned</span> Occ = MFI.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a09166d86fd4b0141f17b248f6fcdf0b6">getOccupancy</a>();</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <span class="keywordtype">unsigned</span> WavesAfter = std::min(Occ, PressureAfter.getOccupancy(ST));</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <span class="keywordtype">unsigned</span> WavesBefore = std::min(Occ, PressureBefore.<a class="code" href="structllvm_1_1GCNRegPressure.html#a478ab8c9c868e81201d1d7467e096863">getOccupancy</a>(ST));</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Occupancy before scheduling: &quot;</span> &lt;&lt; WavesBefore</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;                    &lt;&lt; <span class="stringliteral">&quot;, after &quot;</span> &lt;&lt; WavesAfter &lt;&lt; <span class="stringliteral">&quot;.\n&quot;</span>);</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <span class="comment">// We could not keep current target occupancy because of the just scheduled</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <span class="comment">// region. Record new occupancy for next scheduling cycle.</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <span class="keywordtype">unsigned</span> NewOccupancy = <a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(WavesAfter, WavesBefore);</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <span class="comment">// Allow memory bound functions to drop to 4 waves if not limited by an</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <span class="comment">// attribute.</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  <span class="keywordflow">if</span> (WavesAfter &lt; WavesBefore &amp;&amp; WavesAfter &lt; MinOccupancy &amp;&amp;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;      WavesAfter &gt;= MFI.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ab51348abdbbc76d0e8db5c01a5ee5280">getMinAllowedOccupancy</a>()) {</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Function is memory bound, allow occupancy drop up to &quot;</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;                      &lt;&lt; MFI.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#ab51348abdbbc76d0e8db5c01a5ee5280">getMinAllowedOccupancy</a>() &lt;&lt; <span class="stringliteral">&quot; waves\n&quot;</span>);</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;    NewOccupancy = WavesAfter;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  }</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <span class="keywordflow">if</span> (NewOccupancy &lt; MinOccupancy) {</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;    MinOccupancy = NewOccupancy;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    MFI.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#adb6a722f44ce97ecb6dda56ba8d1ac4c">limitOccupancy</a>(MinOccupancy);</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Occupancy lowered for the function to &quot;</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;                      &lt;&lt; MinOccupancy &lt;&lt; <span class="stringliteral">&quot;.\n&quot;</span>);</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  }</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <span class="keywordflow">if</span> (WavesAfter &gt;= MinOccupancy) {</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    <span class="keywordtype">unsigned</span> TotalVGPRs = <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a842a99d2928e264423f0ac73b0910ec9">AMDGPU::IsaInfo::getAddressableNumVGPRs</a>(&amp;ST);</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;    <span class="keywordtype">unsigned</span> TotalSGPRs = <a class="code" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a7baaa91927748c04ac388e82788a973d">AMDGPU::IsaInfo::getAddressableNumSGPRs</a>(&amp;ST);</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    <span class="keywordflow">if</span> (WavesAfter &gt; MFI.<a class="code" href="classllvm_1_1SIMachineFunctionInfo.html#a87942cc9ab72e2069e1921e49ec90eb3">getMinWavesPerEU</a>() ||</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;        PressureAfter.less(ST, PressureBefore) ||</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;        (TotalVGPRs &gt;= PressureAfter.getVGPRNum() &amp;&amp;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;         TotalSGPRs &gt;= PressureAfter.getSGPRNum())) {</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;      Pressure[RegionIdx] = PressureAfter;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    }</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;New pressure will result in more spilling.\n&quot;</span>);</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  }</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Attempting to revert scheduling.\n&quot;</span>);</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a> = <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">RegionBegin</a>;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> : Unsched) {</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;isDebugInstr())</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getIterator() != <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a>) {</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;      <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a>-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a00c9d82d8d59adedd1734fed16051c73">remove</a>(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;      <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a>-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">insert</a>(<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a>, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;isDebugInstr())</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;        <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a9d67b1cafa36e90d7060d1da84907885">LIS</a>-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a29d12c5a65b3940bfac7b5aa1121ac70">handleMove</a>(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">true</span>);</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    }</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    <span class="comment">// Reset read-undef flags and update them later.</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> : <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;operands())</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isReg() &amp;&amp; <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.isDef())</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;        <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>.setIsUndef(<span class="keyword">false</span>);</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    <a class="code" href="classllvm_1_1RegisterOperands.html">RegisterOperands</a> RegOpers;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    RegOpers.<a class="code" href="classllvm_1_1RegisterOperands.html#a74e0a918c9705f23a1e5b66f68cc97e9">collect</a>(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, *<a class="code" href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">TRI</a>, <a class="code" href="classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">MRI</a>, <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a3dfceb23c208cc886dcd2a82dab9d5c2">ShouldTrackLaneMasks</a>, <span class="keyword">false</span>);</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;isDebugInstr()) {</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a3dfceb23c208cc886dcd2a82dab9d5c2">ShouldTrackLaneMasks</a>) {</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;        <span class="comment">// Adjust liveness and add missing dead+read-undef flags.</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;        <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> SlotIdx = <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a9d67b1cafa36e90d7060d1da84907885">LIS</a>-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a6f3043b29023d270fc4bc5062dff7cee">getInstructionIndex</a>(*MI).<a class="code" href="classllvm_1_1SlotIndex.html#ae3b98982e2036f3d26806de5ed5e02d0">getRegSlot</a>();</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;        RegOpers.<a class="code" href="classllvm_1_1RegisterOperands.html#a8affa4b2a934ff08aa04e63253a00126">adjustLaneLiveness</a>(*<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a9d67b1cafa36e90d7060d1da84907885">LIS</a>, <a class="code" href="classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">MRI</a>, SlotIdx, <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;        <span class="comment">// Adjust for missing dead-def flags.</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;        RegOpers.<a class="code" href="classllvm_1_1RegisterOperands.html#acee6dacd4d30da478f3ad67f7fc27142">detectDeadDefs</a>(*<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, *<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a9d67b1cafa36e90d7060d1da84907885">LIS</a>);</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;      }</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    }</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;    <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a> = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>-&gt;getIterator();</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;    ++<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a>;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Scheduling &quot;</span> &lt;&lt; *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  }</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">RegionBegin</a> = Unsched.front()-&gt;getIterator();</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  Regions[RegionIdx] = std::make_pair(<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">RegionBegin</a>, <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a>);</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <a class="code" href="classllvm_1_1ScheduleDAGMI.html#ac2dafe98c88d43b256622413886e2152">placeDebugValues</a>();</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;}</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<a class="code" href="structllvm_1_1GCNRegPressure.html">GCNRegPressure</a> GCNScheduleDAGMILive::getRealRegPressure()<span class="keyword"> const </span>{</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;  <a class="code" href="classllvm_1_1GCNDownwardRPTracker.html">GCNDownwardRPTracker</a> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#abd3a9c68e31ad35d6468f200facdd0e3">RPTracker</a>(*<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a9d67b1cafa36e90d7060d1da84907885">LIS</a>);</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;  RPTracker.<a class="code" href="classllvm_1_1GCNDownwardRPTracker.html#a073ec1f11387062310fd06bfdaf28a45">advance</a>(<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ab50b64c518a7455daf3e0bc87aee5514">begin</a>(), <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a21805259f54dab47c2b3da009216996a">end</a>(), &amp;LiveIns[RegionIdx]);</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;  <span class="keywordflow">return</span> RPTracker.<a class="code" href="classllvm_1_1GCNRPTracker.html#ad3bf791488f057722a8ab1df31b7a0a1">moveMaxPressure</a>();</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;}</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="keywordtype">void</span> GCNScheduleDAGMILive::computeBlockPressure(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) {</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  <a class="code" href="classllvm_1_1GCNDownwardRPTracker.html">GCNDownwardRPTracker</a> <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#abd3a9c68e31ad35d6468f200facdd0e3">RPTracker</a>(*<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a9d67b1cafa36e90d7060d1da84907885">LIS</a>);</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  <span class="comment">// If the block has the only successor then live-ins of that successor are</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;  <span class="comment">// live-outs of the current block. We can reuse calculated live set if the</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <span class="comment">// successor will be sent to scheduling past current block.</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *OnlySucc = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;  <span class="keywordflow">if</span> (MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a81626de817a0cb021ff8e915cf1942ed">succ_size</a>() == 1 &amp;&amp; !(*MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a6321b189ea8fd5058663f8a87d6c23e9">succ_begin</a>())-&gt;<a class="code" href="namespacellvm.html#a824f3e0d9eb261d9345fcc96b36852f5">empty</a>()) {</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    <a class="code" href="classllvm_1_1SlotIndexes.html">SlotIndexes</a> *Ind = <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a9d67b1cafa36e90d7060d1da84907885">LIS</a>-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#aaedf1d3001470af7cdb616868c247ffe">getSlotIndexes</a>();</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    <span class="keywordflow">if</span> (Ind-&gt;<a class="code" href="classllvm_1_1SlotIndexes.html#aaf0c07cc1cdb9c78c6dfdfdd5913420a">getMBBStartIdx</a>(MBB) &lt; Ind-&gt;<a class="code" href="classllvm_1_1SlotIndexes.html#aaf0c07cc1cdb9c78c6dfdfdd5913420a">getMBBStartIdx</a>(*MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a6321b189ea8fd5058663f8a87d6c23e9">succ_begin</a>()))</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;      OnlySucc = *MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a6321b189ea8fd5058663f8a87d6c23e9">succ_begin</a>();</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  }</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  <span class="comment">// Scheduler sends regions from the end of the block upwards.</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;  <span class="keywordtype">size_t</span> CurRegion = RegionIdx;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">size_t</span> <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = Regions.size(); CurRegion != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++CurRegion)</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    <span class="keywordflow">if</span> (Regions[CurRegion].<a class="code" href="HexagonShuffler_8cpp.html#a1672231b4c403877a69e1104ad69e006">first</a>-&gt;getParent() != MBB)</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  --CurRegion;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <span class="keyword">auto</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>();</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  <span class="keyword">auto</span> LiveInIt = MBBLiveIns.find(MBB);</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;  <span class="keywordflow">if</span> (LiveInIt != MBBLiveIns.end()) {</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;    <span class="keyword">auto</span> LiveIn = std::move(LiveInIt-&gt;second);</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    RPTracker.<a class="code" href="classllvm_1_1GCNDownwardRPTracker.html#a95cb78cfa1044889fefc65225f611e33">reset</a>(*MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>(), &amp;LiveIn);</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;    MBBLiveIns.erase(LiveInIt);</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    <span class="keyword">auto</span> &amp;Rgn = Regions[CurRegion];</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = Rgn.first;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    <span class="keyword">auto</span> *NonDbgMI = &amp;*<a class="code" href="namespacellvm.html#ab5af334005563a8d76c1bc8f14036964">skipDebugInstructionsForward</a>(Rgn.first, Rgn.second);</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <span class="keyword">auto</span> LRS = BBLiveInMap.lookup(NonDbgMI);</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="namespacellvm.html#a0f0d66fa63bebb53ddd51f1cc4def0f8">isEqual</a>(<a class="code" href="namespacellvm.html#adb88334dcf6976de300fb1e3667430d7">getLiveRegsBefore</a>(*NonDbgMI, *<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a9d67b1cafa36e90d7060d1da84907885">LIS</a>), LRS));</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    RPTracker.<a class="code" href="classllvm_1_1GCNDownwardRPTracker.html#a95cb78cfa1044889fefc65225f611e33">reset</a>(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, &amp;LRS);</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;  }</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  <span class="keywordflow">for</span> ( ; ; ) {</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = RPTracker.<a class="code" href="classllvm_1_1GCNDownwardRPTracker.html#aad12a49b9db4a5adc10411b581952ad4">getNext</a>();</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    <span class="keywordflow">if</span> (Regions[CurRegion].<a class="code" href="HexagonShuffler_8cpp.html#a1672231b4c403877a69e1104ad69e006">first</a> == <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;      LiveIns[CurRegion] = RPTracker.<a class="code" href="classllvm_1_1GCNRPTracker.html#a2123746e79e80aeaabd0bd4fe44e1efc">getLiveRegs</a>();</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;      RPTracker.<a class="code" href="classllvm_1_1GCNRPTracker.html#a5932338fae1a5ca6e58ddea0cabe7aba">clearMaxPressure</a>();</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;    }</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;    <span class="keywordflow">if</span> (Regions[CurRegion].<a class="code" href="HexagonShuffler_8cpp.html#af7633c5cbb76481bafd5e3e1ec07ca37">second</a> == <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;      Pressure[CurRegion] = RPTracker.<a class="code" href="classllvm_1_1GCNRPTracker.html#ad3bf791488f057722a8ab1df31b7a0a1">moveMaxPressure</a>();</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;      <span class="keywordflow">if</span> (CurRegion-- == RegionIdx)</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    }</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;    RPTracker.<a class="code" href="classllvm_1_1GCNDownwardRPTracker.html#a8729f787dc56ddb64237b0ca50ddfd51">advanceToNext</a>();</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    RPTracker.<a class="code" href="classllvm_1_1GCNDownwardRPTracker.html#ae47c75c89d1abeec4f477b97454a54f6">advanceBeforeNext</a>();</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;  }</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;  <span class="keywordflow">if</span> (OnlySucc) {</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>()) {</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;      RPTracker.<a class="code" href="classllvm_1_1GCNDownwardRPTracker.html#a8729f787dc56ddb64237b0ca50ddfd51">advanceToNext</a>();</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;      RPTracker.<a class="code" href="classllvm_1_1GCNDownwardRPTracker.html#a073ec1f11387062310fd06bfdaf28a45">advance</a>(MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>());</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    }</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    RPTracker.<a class="code" href="classllvm_1_1GCNDownwardRPTracker.html#a95cb78cfa1044889fefc65225f611e33">reset</a>(*OnlySucc-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>(), &amp;RPTracker.<a class="code" href="classllvm_1_1GCNRPTracker.html#a2123746e79e80aeaabd0bd4fe44e1efc">getLiveRegs</a>());</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;    RPTracker.<a class="code" href="classllvm_1_1GCNDownwardRPTracker.html#ae47c75c89d1abeec4f477b97454a54f6">advanceBeforeNext</a>();</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    MBBLiveIns[OnlySucc] = RPTracker.<a class="code" href="classllvm_1_1GCNRPTracker.html#a2d28441bc3b75c43f388ae3f9b4e2445">moveLiveRegs</a>();</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  }</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;}</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;MachineInstr *, GCNRPTracker::LiveRegSet&gt;</a></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;GCNScheduleDAGMILive::getBBLiveInMap()<span class="keyword"> const </span>{</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!Regions.empty());</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  std::vector&lt;MachineInstr *&gt; BBStarters;</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  BBStarters.reserve(Regions.size());</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  <span class="keyword">auto</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = Regions.rbegin(), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = Regions.rend();</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="keyword">auto</span> *<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a> = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;first-&gt;getParent();</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  <span class="keywordflow">do</span> {</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    <span class="keyword">auto</span> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = &amp;*<a class="code" href="namespacellvm.html#ab5af334005563a8d76c1bc8f14036964">skipDebugInstructionsForward</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;first, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;second);</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    BBStarters.push_back(<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;    <span class="keywordflow">do</span> {</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;      ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;    } <span class="keywordflow">while</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> &amp;&amp; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;first-&gt;getParent() == <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">BB</a>);</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;  } <span class="keywordflow">while</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>);</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a9e8c07e4142b6708ae1c68aa8bf8f066">getLiveRegMap</a>(BBStarters, <span class="keyword">false</span> <span class="comment">/*After*/</span>, *<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a9d67b1cafa36e90d7060d1da84907885">LIS</a>);</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;}</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="classllvm_1_1GCNScheduleDAGMILive.html#a07b7b7af2f5068531a7f854726ed6d0c">  529</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1GCNScheduleDAGMILive.html#a07b7b7af2f5068531a7f854726ed6d0c">GCNScheduleDAGMILive::finalizeSchedule</a>() {</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  <a class="code" href="classllvm_1_1GCNMaxOccupancySchedStrategy.html">GCNMaxOccupancySchedStrategy</a> &amp;S = (<a class="code" href="classllvm_1_1GCNMaxOccupancySchedStrategy.html">GCNMaxOccupancySchedStrategy</a>&amp;)*<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a0318c90d99b85c47bc82d9e0844462f6">SchedImpl</a>;</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;All regions recorded, starting actual scheduling.\n&quot;</span>);</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  LiveIns.resize(Regions.size());</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;  Pressure.resize(Regions.size());</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  <span class="keywordflow">if</span> (!Regions.empty())</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    BBLiveInMap = getBBLiveInMap();</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;  <span class="keywordflow">do</span> {</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    Stage++;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    RegionIdx = 0;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;    <span class="keywordflow">if</span> (Stage &gt; 1) {</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;      <span class="comment">// Retry function scheduling if we found resulting occupancy and it is</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;      <span class="comment">// lower than used for first pass scheduling. This will give more freedom</span></div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;      <span class="comment">// to schedule low register pressure blocks.</span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;      <span class="comment">// Code is partially copied from MachineSchedulerBase::scheduleRegions().</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a9d67b1cafa36e90d7060d1da84907885">LIS</a> || StartingOccupancy &lt;= MinOccupancy)</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;          <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>()</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;          &lt;&lt; <span class="stringliteral">&quot;Retrying function scheduling with lowest recorded occupancy &quot;</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;          &lt;&lt; MinOccupancy &lt;&lt; <span class="stringliteral">&quot;.\n&quot;</span>);</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;      S.<a class="code" href="classllvm_1_1GCNMaxOccupancySchedStrategy.html#a6af96cbf9a8b2d64a24f514923f7e6f0">setTargetOccupancy</a>(MinOccupancy);</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    }</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="classllvm_1_1Region.html">Region</a> : Regions) {</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;      <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">RegionBegin</a> = <a class="code" href="classllvm_1_1Region.html">Region</a>.first;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;      <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a> = <a class="code" href="classllvm_1_1Region.html">Region</a>.second;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">RegionBegin</a>-&gt;getParent() != MBB) {</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;        <span class="keywordflow">if</span> (MBB) <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a9ca687b69b34efab1604af98db151cbf">finishBlock</a>();</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;        MBB = <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">RegionBegin</a>-&gt;getParent();</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;        <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a19c5e2b675721f465bc85a5f58e7c084">startBlock</a>(MBB);</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;        <span class="keywordflow">if</span> (Stage == 1)</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;          computeBlockPressure(MBB);</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;      }</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#af1c8be2ff5fd8eab8091e6ffa40ded8d">NumRegionInstrs</a> = std::distance(<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ab50b64c518a7455daf3e0bc87aee5514">begin</a>(), <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a21805259f54dab47c2b3da009216996a">end</a>());</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;      <a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a34481791fdd8f5d9131431cb0a1a0c01">enterRegion</a>(MBB, <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ab50b64c518a7455daf3e0bc87aee5514">begin</a>(), <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a21805259f54dab47c2b3da009216996a">end</a>(), NumRegionInstrs);</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;      <span class="comment">// Skip empty scheduling regions (0 or 1 schedulable instructions).</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ab50b64c518a7455daf3e0bc87aee5514">begin</a>() == <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a21805259f54dab47c2b3da009216996a">end</a>() || <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ab50b64c518a7455daf3e0bc87aee5514">begin</a>() == std::prev(<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a21805259f54dab47c2b3da009216996a">end</a>())) {</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;        <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#abc5a5c32ac78a99ee2633dbbeec20397">exitRegion</a>();</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;      }</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;********** MI Scheduling **********\n&quot;</span>);</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;      <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a class="code" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a>.<a class="code" href="classllvm_1_1MachineFunction.html#a3d142c9e7c066059e15232c56dec9e2e">getName</a>() &lt;&lt; <span class="stringliteral">&quot;:&quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af7881286e3ea4d7f1c4a63c87c132dac">printMBBReference</a>(*MBB) &lt;&lt; <span class="stringliteral">&quot; &quot;</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;                        &lt;&lt; MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#aedf6cb1135961f41f39dc58ca8576123">getName</a>() &lt;&lt; <span class="stringliteral">&quot;\n  From: &quot;</span> &lt;&lt; *<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#ab50b64c518a7455daf3e0bc87aee5514">begin</a>()</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;                        &lt;&lt; <span class="stringliteral">&quot;    To: &quot;</span>;</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;                 <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a> != MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>()) <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; *<a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">RegionEnd</a>;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;                 <span class="keywordflow">else</span> <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;End&quot;</span>;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;                 <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot; RegionInstrs: &quot;</span> &lt;&lt; NumRegionInstrs &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>);</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;      <a class="code" href="classllvm_1_1GCNScheduleDAGMILive.html#a3c1701146006f98eaa57e38932060160">schedule</a>();</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;      <a class="code" href="classllvm_1_1ScheduleDAGInstrs.html#abc5a5c32ac78a99ee2633dbbeec20397">exitRegion</a>();</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;      ++RegionIdx;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    }</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;    <a class="code" href="classllvm_1_1ScheduleDAGMI.html#a9ca687b69b34efab1604af98db151cbf">finishBlock</a>();</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;  } <span class="keywordflow">while</span> (Stage &lt; 2);</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;}</div><div class="ttc" id="NVVMIntrRange_8cpp_html_a2ae53ee71b2ccbb52b883c0b4f59f8c2"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a></div><div class="ttdeci">uint64_t CallInst * C</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00068">NVVMIntrRange.cpp:68</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3a974161ce84e375b6d40bd8855c29dd7f"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a974161ce84e375b6d40bd8855c29dd7f">llvm::GenericSchedulerBase::RegCritical</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00799">MachineScheduler.h:799</a></div></div>
<div class="ttc" id="SIRegisterInfo_8h_html"><div class="ttname"><a href="SIRegisterInfo_8h.html">SIRegisterInfo.h</a></div><div class="ttdoc">Interface definition for SIRegisterInfo. </div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_acdc733638a93dca6bb0eb290ec896271"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#acdc733638a93dca6bb0eb290ec896271">llvm::GenericSchedulerBase::SchedCandidate::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00876">MachineScheduler.h:876</a></div></div>
<div class="ttc" id="classllvm_1_1GCNMaxOccupancySchedStrategy_html_a69e5636191029ffa84bae3ca25569181"><div class="ttname"><a href="classllvm_1_1GCNMaxOccupancySchedStrategy.html#a69e5636191029ffa84bae3ca25569181">llvm::GCNMaxOccupancySchedStrategy::pickNode</a></div><div class="ttdeci">SUnit * pickNode(bool &amp;IsTopNode) override</div><div class="ttdoc">Pick the best node to balance the schedule. Implements MachineSchedStrategy. </div><div class="ttdef"><b>Definition:</b> <a href="GCNSchedStrategy_8cpp_source.html#l00270">GCNSchedStrategy.cpp:270</a></div></div>
<div class="ttc" id="AMDGPUSubtarget_8h_html"><div class="ttname"><a href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a></div><div class="ttdoc">AMDGPU specific subclass of TargetSubtarget. </div></div>
<div class="ttc" id="classllvm_1_1RegisterOperands_html_acee6dacd4d30da478f3ad67f7fc27142"><div class="ttname"><a href="classllvm_1_1RegisterOperands.html#acee6dacd4d30da478f3ad67f7fc27142">llvm::RegisterOperands::detectDeadDefs</a></div><div class="ttdeci">void detectDeadDefs(const MachineInstr &amp;MI, const LiveIntervals &amp;LIS)</div><div class="ttdoc">Use liveness information to find dead defs not marked with a dead flag and move them to the DeadDefs ...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8cpp_source.html#l00579">RegisterPressure.cpp:579</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html">llvm::SchedBoundary</a></div><div class="ttdoc">Each Scheduling boundary is associated with ready queues. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00604">MachineScheduler.h:604</a></div></div>
<div class="ttc" id="classllvm_1_1GCNRPTracker_html_a23849458384008b7c09af1a495550b0e"><div class="ttname"><a href="classllvm_1_1GCNRPTracker.html#a23849458384008b7c09af1a495550b0e">llvm::GCNRPTracker::printLiveRegs</a></div><div class="ttdeci">static void printLiveRegs(raw_ostream &amp;OS, const LiveRegSet &amp;LiveRegs, const MachineRegisterInfo &amp;MRI)</div><div class="ttdef"><b>Definition:</b> <a href="GCNRegPressure_8cpp_source.html#l00497">GCNRegPressure.cpp:497</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_ad0f9f52bf2f7c54d9546cedd1c47ef45"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ad0f9f52bf2f7c54d9546cedd1c47ef45">llvm::GenericSchedulerBase::Context</a></div><div class="ttdeci">const MachineSchedContext * Context</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00893">MachineScheduler.h:893</a></div></div>
<div class="ttc" id="classllvm_1_1GCNMaxOccupancySchedStrategy_html"><div class="ttname"><a href="classllvm_1_1GCNMaxOccupancySchedStrategy.html">llvm::GCNMaxOccupancySchedStrategy</a></div><div class="ttdoc">This is a minimal scheduler strategy. </div><div class="ttdef"><b>Definition:</b> <a href="GCNSchedStrategy_8h_source.html#l00029">GCNSchedStrategy.h:29</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedPolicy_html_a47ee8ec29daa3551f798ff4449fbf4d5"><div class="ttname"><a href="structllvm_1_1MachineSchedPolicy.html#a47ee8ec29daa3551f798ff4449fbf4d5">llvm::MachineSchedPolicy::OnlyBottomUp</a></div><div class="ttdeci">bool OnlyBottomUp</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00183">MachineScheduler.h:183</a></div></div>
<div class="ttc" id="structllvm_1_1GCNRegPressure_html"><div class="ttname"><a href="structllvm_1_1GCNRegPressure.html">llvm::GCNRegPressure</a></div><div class="ttdef"><b>Definition:</b> <a href="GCNRegPressure_8h_source.html#l00028">GCNRegPressure.h:28</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARM__MB_html_ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2"><div class="ttname"><a href="namespacellvm_1_1ARM__MB.html#ad70272e2a9ec2a7e3a497458e1edbc85aed0b9bef861c96eee19e89db753db7b2">llvm::ARM_MB::ST</a></div><div class="ttdef"><b>Definition:</b> <a href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">ARMBaseInfo.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1GCNRPTracker_html_ad3bf791488f057722a8ab1df31b7a0a1"><div class="ttname"><a href="classllvm_1_1GCNRPTracker.html#ad3bf791488f057722a8ab1df31b7a0a1">llvm::GCNRPTracker::moveMaxPressure</a></div><div class="ttdeci">decltype(MaxPressure) moveMaxPressure()</div><div class="ttdef"><b>Definition:</b> <a href="GCNRegPressure_8h_source.html#l00122">GCNRegPressure.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1PressureChange_html_a1eef24878593ee0080b20b96ce3eb4c4"><div class="ttname"><a href="classllvm_1_1PressureChange.html#a1eef24878593ee0080b20b96ce3eb4c4">llvm::PressureChange::getUnitInc</a></div><div class="ttdeci">int getUnitInc() const</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00125">RegisterPressure.h:125</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a19c5e2b675721f465bc85a5f58e7c084"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a19c5e2b675721f465bc85a5f58e7c084">llvm::ScheduleDAGMI::startBlock</a></div><div class="ttdeci">void startBlock(MachineBasicBlock *bb) override</div><div class="ttdoc">Prepares to perform scheduling in the given block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00690">MachineScheduler.cpp:690</a></div></div>
<div class="ttc" id="classllvm_1_1GCNDownwardRPTracker_html_a95cb78cfa1044889fefc65225f611e33"><div class="ttname"><a href="classllvm_1_1GCNDownwardRPTracker.html#a95cb78cfa1044889fefc65225f611e33">llvm::GCNDownwardRPTracker::reset</a></div><div class="ttdeci">bool reset(const MachineInstr &amp;MI, const LiveRegSet *LiveRegs=nullptr)</div><div class="ttdef"><b>Definition:</b> <a href="GCNRegPressure_8cpp_source.html#l00354">GCNRegPressure.cpp:354</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap</a></div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00684">DenseMap.h:684</a></div></div>
<div class="ttc" id="classllvm_1_1PressureChange_html_a4b74a0d0d1bc2e22fa7376eda3fdd85f"><div class="ttname"><a href="classllvm_1_1PressureChange.html#a4b74a0d0d1bc2e22fa7376eda3fdd85f">llvm::PressureChange::setUnitInc</a></div><div class="ttdeci">void setUnitInc(int Inc)</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00127">RegisterPressure.h:127</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_a0fc28b204833d49b88dbeceb366b7439"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#a0fc28b204833d49b88dbeceb366b7439">llvm::GenericSchedulerBase::traceCandidate</a></div><div class="ttdeci">void traceCandidate(const SchedCandidate &amp;Cand)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02594">MachineScheduler.cpp:2594</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html">llvm::SIRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00028">SIRegisterInfo.h:28</a></div></div>
<div class="ttc" id="AMDGPUBaseInfo_8h_html"><div class="ttname"><a href="AMDGPUBaseInfo_8h.html">AMDGPUBaseInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1GCNMaxOccupancySchedStrategy_html_a6af96cbf9a8b2d64a24f514923f7e6f0"><div class="ttname"><a href="classllvm_1_1GCNMaxOccupancySchedStrategy.html#a6af96cbf9a8b2d64a24f514923f7e6f0">llvm::GCNMaxOccupancySchedStrategy::setTargetOccupancy</a></div><div class="ttdeci">void setTargetOccupancy(unsigned Occ)</div><div class="ttdef"><b>Definition:</b> <a href="GCNSchedStrategy_8h_source.html#l00062">GCNSchedStrategy.h:62</a></div></div>
<div class="ttc" id="HexagonShuffler_8cpp_html_af7633c5cbb76481bafd5e3e1ec07ca37"><div class="ttname"><a href="HexagonShuffler_8cpp.html#af7633c5cbb76481bafd5e3e1ec07ca37">second</a></div><div class="ttdeci">unsigned second</div><div class="ttdef"><b>Definition:</b> <a href="HexagonShuffler_8cpp_source.html#l00221">HexagonShuffler.cpp:221</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a361fa10c095c303e093021c6a1d04e75"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a361fa10c095c303e093021c6a1d04e75">llvm::GenericSchedulerBase::SchedCandidate::reset</a></div><div class="ttdeci">void reset(const CandPolicy &amp;NewPolicy)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00867">MachineScheduler.h:867</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a4f3e434b23939cec7a3c61b45071a017"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a4f3e434b23939cec7a3c61b45071a017">llvm::SchedBoundary::DAG</a></div><div class="ttdeci">ScheduleDAGMI * DAG</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00613">MachineScheduler.h:613</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00218">MachineBasicBlock.h:218</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_ac198a5fb130b4c09836ba20e01b4290d"><div class="ttname"><a href="classllvm_1_1SUnit.html#ac198a5fb130b4c09836ba20e01b4290d">llvm::SUnit::isBottomReady</a></div><div class="ttdeci">bool isBottomReady() const</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00449">ScheduleDAG.h:449</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_af1c8be2ff5fd8eab8091e6ffa40ded8d"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#af1c8be2ff5fd8eab8091e6ffa40ded8d">llvm::ScheduleDAGInstrs::NumRegionInstrs</a></div><div class="ttdeci">unsigned NumRegionInstrs</div><div class="ttdoc">Instructions in this region (distance(RegionBegin, RegionEnd)). </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00154">ScheduleDAGInstrs.h:154</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html">llvm::ScheduleDAGMI</a></div><div class="ttdoc">ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00262">MachineScheduler.h:262</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a0318c90d99b85c47bc82d9e0844462f6"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a0318c90d99b85c47bc82d9e0844462f6">llvm::ScheduleDAGMI::SchedImpl</a></div><div class="ttdeci">std::unique_ptr&lt; MachineSchedStrategy &gt; SchedImpl</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00266">MachineScheduler.h:266</a></div></div>
<div class="ttc" id="RegisterClassInfo_8h_html"><div class="ttname"><a href="RegisterClassInfo_8h.html">RegisterClassInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1GCNRPTracker_html_a2d28441bc3b75c43f388ae3f9b4e2445"><div class="ttname"><a href="classllvm_1_1GCNRPTracker.html#a2d28441bc3b75c43f388ae3f9b4e2445">llvm::GCNRPTracker::moveLiveRegs</a></div><div class="ttdeci">decltype(LiveRegs) moveLiveRegs()</div><div class="ttdef"><b>Definition:</b> <a href="GCNRegPressure_8h_source.html#l00128">GCNRegPressure.h:128</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_ad3f102348942e4ca3ec057e895138609"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#ad3f102348942e4ca3ec057e895138609">llvm::SchedBoundary::Pending</a></div><div class="ttdeci">ReadyQueue Pending</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00618">MachineScheduler.h:618</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html">llvm::ScheduleDAGMILive</a></div><div class="ttdoc">ScheduleDAGMILive is an implementation of ScheduleDAGInstrs that schedules machine instructions while...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00381">MachineScheduler.h:381</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a5a3d3d075a208011a24a0918b58d7daa"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">llvm::ScheduleDAG::MF</a></div><div class="ttdeci">MachineFunction &amp; MF</div><div class="ttdoc">Machine function. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00560">ScheduleDAG.h:560</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a8c201d7a769bda1cd75d8d6788123068"><div class="ttname"><a href="classllvm_1_1SUnit.html#a8c201d7a769bda1cd75d8d6788123068">llvm::SUnit::isScheduled</a></div><div class="ttdeci">bool isScheduled</div><div class="ttdoc">True once scheduled. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00284">ScheduleDAG.h:284</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a8742ed4740b887868143aa8a64b9f4ce"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a8742ed4740b887868143aa8a64b9f4ce">llvm::ScheduleDAGMILive::getBotRPTracker</a></div><div class="ttdeci">const RegPressureTracker &amp; getBotRPTracker() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00444">MachineScheduler.h:444</a></div></div>
<div class="ttc" id="classllvm_1_1GCNRPTracker_html_a2123746e79e80aeaabd0bd4fe44e1efc"><div class="ttname"><a href="classllvm_1_1GCNRPTracker.html#a2123746e79e80aeaabd0bd4fe44e1efc">llvm::GCNRPTracker::getLiveRegs</a></div><div class="ttdeci">decltype(LiveRegs) const  &amp; getLiveRegs() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNRegPressure_8h_source.html#l00116">GCNRegPressure.h:116</a></div></div>
<div class="ttc" id="namespacestd_html"><div class="ttname"><a href="namespacestd.html">std</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00937">BitVector.h:937</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a3f74b283acf0dfb537bc387e49344f04"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a3f74b283acf0dfb537bc387e49344f04">llvm::ScheduleDAGInstrs::RegionEnd</a></div><div class="ttdeci">MachineBasicBlock::iterator RegionEnd</div><div class="ttdoc">The end of the range to be scheduled. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00151">ScheduleDAGInstrs.h:151</a></div></div>
<div class="ttc" id="namespacellvm_html_af7881286e3ea4d7f1c4a63c87c132dac"><div class="ttname"><a href="namespacellvm.html#af7881286e3ea4d7f1c4a63c87c132dac">llvm::printMBBReference</a></div><div class="ttdeci">Printable printMBBReference(const MachineBasicBlock &amp;MBB)</div><div class="ttdoc">Prints a machine basic block reference. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00079">MachineBasicBlock.cpp:79</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_a253bc2bd1ae8e7f36e0c3c1c9bb67367"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#a253bc2bd1ae8e7f36e0c3c1c9bb67367">llvm::GenericScheduler::Top</a></div><div class="ttdeci">SchedBoundary Top</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00987">MachineScheduler.h:987</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a81fbfdac1b8c1e736493b56b50853322"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">llvm::GenericSchedulerBase::SchedCandidate::RPDelta</a></div><div class="ttdeci">RegPressureDelta RPDelta</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00859">MachineScheduler.h:859</a></div></div>
<div class="ttc" id="structllvm_1_1GCNRegPressure_html_a478ab8c9c868e81201d1d7467e096863"><div class="ttname"><a href="structllvm_1_1GCNRegPressure.html#a478ab8c9c868e81201d1d7467e096863">llvm::GCNRegPressure::getOccupancy</a></div><div class="ttdeci">unsigned getOccupancy(const GCNSubtarget &amp;ST) const</div><div class="ttdef"><b>Definition:</b> <a href="GCNRegPressure_8h_source.html#l00054">GCNRegPressure.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a3dfceb23c208cc886dcd2a82dab9d5c2"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a3dfceb23c208cc886dcd2a82dab9d5c2">llvm::ScheduleDAGMILive::ShouldTrackLaneMasks</a></div><div class="ttdeci">bool ShouldTrackLaneMasks</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00402">MachineScheduler.h:402</a></div></div>
<div class="ttc" id="classllvm_1_1GCNDownwardRPTracker_html"><div class="ttname"><a href="classllvm_1_1GCNDownwardRPTracker.html">llvm::GCNDownwardRPTracker</a></div><div class="ttdef"><b>Definition:</b> <a href="GCNRegPressure_8h_source.html#l00152">GCNRegPressure.h:152</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_ad9372964d55580636efe92281b42ad6c"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">llvm::GenericSchedulerBase::SchedCandidate::Reason</a></div><div class="ttdeci">CandReason Reason</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00853">MachineScheduler.h:853</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndexes_html"><div class="ttname"><a href="classllvm_1_1SlotIndexes.html">llvm::SlotIndexes</a></div><div class="ttdoc">SlotIndexes pass. </div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00314">SlotIndexes.h:314</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_adb6a722f44ce97ecb6dda56ba8d1ac4c"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#adb6a722f44ce97ecb6dda56ba8d1ac4c">llvm::SIMachineFunctionInfo::limitOccupancy</a></div><div class="ttdeci">void limitOccupancy(const MachineFunction &amp;MF)</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8cpp_source.html#l00180">SIMachineFunctionInfo.cpp:180</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndex_html_ae3b98982e2036f3d26806de5ed5e02d0"><div class="ttname"><a href="classllvm_1_1SlotIndex.html#ae3b98982e2036f3d26806de5ed5e02d0">llvm::SlotIndex::getRegSlot</a></div><div class="ttdeci">SlotIndex getRegSlot(bool EC=false) const</div><div class="ttdoc">Returns the register use/def slot in the current instruction for a normal or early-clobber def...</div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00254">SlotIndexes.h:254</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_ae81ad8ece7681af658742f6d4e2fcfb1"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#ae81ad8ece7681af658742f6d4e2fcfb1">llvm::ScheduleDAGInstrs::RegionBegin</a></div><div class="ttdeci">MachineBasicBlock::iterator RegionBegin</div><div class="ttdoc">The beginning of the range to be scheduled. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00148">ScheduleDAGInstrs.h:148</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3a810d389a7def234e94c2631683ab0ece"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a810d389a7def234e94c2631683ab0ece">llvm::GenericSchedulerBase::NoCand</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00799">MachineScheduler.h:799</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a5bcc40c244c6a33d738b3e4f1d490ca3"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a5bcc40c244c6a33d738b3e4f1d490ca3">llvm::ScheduleDAGMI::top</a></div><div class="ttdeci">MachineBasicBlock::iterator top() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00319">MachineScheduler.h:319</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_a67813956a4d16d9f7403ca4462c0d9ae"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#a67813956a4d16d9f7403ca4462c0d9ae">llvm::GenericScheduler::RegionPolicy</a></div><div class="ttdeci">MachineSchedPolicy RegionPolicy</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00984">MachineScheduler.h:984</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt; unsigned &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_ab50b64c518a7455daf3e0bc87aee5514"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#ab50b64c518a7455daf3e0bc87aee5514">llvm::ScheduleDAGInstrs::begin</a></div><div class="ttdeci">MachineBasicBlock::iterator begin() const</div><div class="ttdoc">Returns an iterator to the top of the current scheduling region. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00272">ScheduleDAGInstrs.h:272</a></div></div>
<div class="ttc" id="namespacellvm_html_adb88334dcf6976de300fb1e3667430d7"><div class="ttname"><a href="namespacellvm.html#adb88334dcf6976de300fb1e3667430d7">llvm::getLiveRegsBefore</a></div><div class="ttdeci">GCNRPTracker::LiveRegSet getLiveRegsBefore(const MachineInstr &amp;MI, const LiveIntervals &amp;LIS)</div><div class="ttdef"><b>Definition:</b> <a href="GCNRegPressure_8h_source.html#l00246">GCNRegPressure.h:246</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_ae0b8da4dfde85d4ddc32359ca52dc493"><div class="ttname"><a href="classllvm_1_1SUnit.html#ae0b8da4dfde85d4ddc32359ca52dc493">llvm::SUnit::isTopReady</a></div><div class="ttdeci">bool isTopReady() const</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00446">ScheduleDAG.h:446</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterOperands_html_a74e0a918c9705f23a1e5b66f68cc97e9"><div class="ttname"><a href="classllvm_1_1RegisterOperands.html#a74e0a918c9705f23a1e5b66f68cc97e9">llvm::RegisterOperands::collect</a></div><div class="ttdeci">void collect(const MachineInstr &amp;MI, const TargetRegisterInfo &amp;TRI, const MachineRegisterInfo &amp;MRI, bool TrackLaneMasks, bool IgnoreDead)</div><div class="ttdoc">Analyze the given instruction MI and fill in the Uses, Defs and DeadDefs list based on the MachineOpe...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8cpp_source.html#l00568">RegisterPressure.cpp:568</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterOperands_html"><div class="ttname"><a href="classllvm_1_1RegisterOperands.html">llvm::RegisterOperands</a></div><div class="ttdoc">List of registers defined and used by a machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00167">RegisterPressure.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1GCNDownwardRPTracker_html_aad12a49b9db4a5adc10411b581952ad4"><div class="ttname"><a href="classllvm_1_1GCNDownwardRPTracker.html#aad12a49b9db4a5adc10411b581952ad4">llvm::GCNDownwardRPTracker::getNext</a></div><div class="ttdeci">const MachineBasicBlock::const_iterator getNext() const</div><div class="ttdef"><b>Definition:</b> <a href="GCNRegPressure_8h_source.html#l00161">GCNRegPressure.h:161</a></div></div>
<div class="ttc" id="MathExtras_8h_html"><div class="ttname"><a href="MathExtras_8h.html">MathExtras.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a3435a2381e60e842e915f85c931b7dde"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a3435a2381e60e842e915f85c931b7dde">llvm::MachineBasicBlock::insert</a></div><div class="ttdeci">instr_iterator insert(instr_iterator I, MachineInstr *M)</div><div class="ttdoc">Insert MI into the instruction list before I, possibly inside a bundle. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l01168">MachineBasicBlock.cpp:1168</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_ab51348abdbbc76d0e8db5c01a5ee5280"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#ab51348abdbbc76d0e8db5c01a5ee5280">llvm::SIMachineFunctionInfo::getMinAllowedOccupancy</a></div><div class="ttdeci">unsigned getMinAllowedOccupancy() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00906">SIMachineFunctionInfo.h:906</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a3d142c9e7c066059e15232c56dec9e2e"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a3d142c9e7c066059e15232c56dec9e2e">llvm::MachineFunction::getName</a></div><div class="ttdeci">StringRef getName() const</div><div class="ttdoc">getName - Return the name of the corresponding LLVM function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00499">MachineFunction.cpp:499</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html_a510c29d57e9f0343df48b7c58cb89228"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html#a510c29d57e9f0343df48b7c58cb89228">llvm::MachineSchedContext::RegClassInfo</a></div><div class="ttdeci">RegisterClassInfo * RegClassInfo</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00127">MachineScheduler.h:127</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_acf6141c742569e20d289c523560f8b00"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#acf6141c742569e20d289c523560f8b00">llvm::GCNSubtarget::getMaxNumSGPRs</a></div><div class="ttdeci">unsigned getMaxNumSGPRs(unsigned WavesPerEU, bool Addressable) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01117">AMDGPUSubtarget.h:1117</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3">llvm::GenericSchedulerBase::CandReason</a></div><div class="ttdeci">CandReason</div><div class="ttdoc">Represent the type of SchedCandidate found within a single queue. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00798">MachineScheduler.h:798</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a0727ce4ffb9b167e7ad283259d82b10c"><div class="ttname"><a href="classllvm_1_1SUnit.html#a0727ce4ffb9b167e7ad283259d82b10c">llvm::SUnit::getInstr</a></div><div class="ttdeci">MachineInstr * getInstr() const</div><div class="ttdoc">Returns the representative MachineInstr for this SUnit. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00373">ScheduleDAG.h:373</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html">llvm::ReadyQueue</a></div><div class="ttdoc">Helpers for implementing custom MachineSchedStrategy classes. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00527">MachineScheduler.h:527</a></div></div>
<div class="ttc" id="structllvm_1_1RegPressureDelta_html_aff9c3b403c6d4af795dd8be1c9612240"><div class="ttname"><a href="structllvm_1_1RegPressureDelta.html#aff9c3b403c6d4af795dd8be1c9612240">llvm::RegPressureDelta::Excess</a></div><div class="ttdeci">PressureChange Excess</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00240">RegisterPressure.h:240</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_aedf6cb1135961f41f39dc58ca8576123"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#aedf6cb1135961f41f39dc58ca8576123">llvm::MachineBasicBlock::getName</a></div><div class="ttdeci">StringRef getName() const</div><div class="ttdoc">Return the name of the corresponding LLVM basic block, or an empty string. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00256">MachineBasicBlock.cpp:256</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedPolicy_html_a0f609dd4ed94ea69ab680a7228f8786b"><div class="ttname"><a href="structllvm_1_1MachineSchedPolicy.html#a0f609dd4ed94ea69ab680a7228f8786b">llvm::MachineSchedPolicy::OnlyTopDown</a></div><div class="ttdeci">bool OnlyTopDown</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00182">MachineScheduler.h:182</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="namespacellvm_html_ad7649adad973f341b72103836b310042"><div class="ttname"><a href="namespacellvm.html#ad7649adad973f341b72103836b310042">llvm::VerifyScheduling</a></div><div class="ttdeci">cl::opt&lt; bool &gt; VerifyScheduling</div></div>
<div class="ttc" id="classllvm_1_1GCNScheduleDAGMILive_html_a586d595322e6cb11cc1663b937d9aca7"><div class="ttname"><a href="classllvm_1_1GCNScheduleDAGMILive.html#a586d595322e6cb11cc1663b937d9aca7">llvm::GCNScheduleDAGMILive::GCNScheduleDAGMILive</a></div><div class="ttdeci">GCNScheduleDAGMILive(MachineSchedContext *C, std::unique_ptr&lt; MachineSchedStrategy &gt; S)</div><div class="ttdef"><b>Definition:</b> <a href="GCNSchedStrategy_8cpp_source.html#l00313">GCNSchedStrategy.cpp:313</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a09166d86fd4b0141f17b248f6fcdf0b6"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a09166d86fd4b0141f17b248f6fcdf0b6">llvm::SIMachineFunctionInfo::getOccupancy</a></div><div class="ttdeci">unsigned getOccupancy() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00902">SIMachineFunctionInfo.h:902</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_ae28da0579ee268c38eb2a5ababa222fa"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#ae28da0579ee268c38eb2a5ababa222fa">llvm::SchedBoundary::removeReady</a></div><div class="ttdeci">void removeReady(SUnit *SU)</div><div class="ttdoc">Remove SU from the ready set for this boundary. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02376">MachineScheduler.cpp:2376</a></div></div>
<div class="ttc" id="classllvm_1_1Region_html"><div class="ttname"><a href="classllvm_1_1Region.html">llvm::Region</a></div><div class="ttdef"><b>Definition:</b> <a href="RegionInfo_8h_source.html#l00893">RegionInfo.h:893</a></div></div>
<div class="ttc" id="classllvm_1_1GCNDownwardRPTracker_html_a8729f787dc56ddb64237b0ca50ddfd51"><div class="ttname"><a href="classllvm_1_1GCNDownwardRPTracker.html#a8729f787dc56ddb64237b0ca50ddfd51">llvm::GCNDownwardRPTracker::advanceToNext</a></div><div class="ttdeci">void advanceToNext()</div><div class="ttdef"><b>Definition:</b> <a href="GCNRegPressure_8cpp_source.html#l00402">GCNRegPressure.cpp:402</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a310a170b7d2442d12634d53db262fb92"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">llvm::GenericSchedulerBase::SchedCandidate::SU</a></div><div class="ttdeci">SUnit * SU</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00850">MachineScheduler.h:850</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndexes_html_aaf0c07cc1cdb9c78c6dfdfdd5913420a"><div class="ttname"><a href="classllvm_1_1SlotIndexes.html#aaf0c07cc1cdb9c78c6dfdfdd5913420a">llvm::SlotIndexes::getMBBStartIdx</a></div><div class="ttdeci">SlotIndex getMBBStartIdx(unsigned Num) const</div><div class="ttdoc">Returns the first index in the given basic block number. </div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00464">SlotIndexes.h:464</a></div></div>
<div class="ttc" id="namespacellvm_html_a9e8c07e4142b6708ae1c68aa8bf8f066"><div class="ttname"><a href="namespacellvm.html#a9e8c07e4142b6708ae1c68aa8bf8f066">llvm::getLiveRegMap</a></div><div class="ttdeci">DenseMap&lt; MachineInstr *, GCNRPTracker::LiveRegSet &gt; getLiveRegMap(Range &amp;&amp;R, bool After, LiveIntervals &amp;LIS)</div><div class="ttdoc">creates a map MachineInstr -&gt; LiveRegSet R - range of iterators on instructions After - upon entry or...</div><div class="ttdef"><b>Definition:</b> <a href="GCNRegPressure_8h_source.html#l00203">GCNRegPressure.h:203</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">llvm::GenericSchedulerBase::SchedCandidate</a></div><div class="ttdoc">Store the state used by GenericScheduler heuristics, required for the lifetime of one invocation of p...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00846">MachineScheduler.h:846</a></div></div>
<div class="ttc" id="classllvm_1_1RegPressureTracker_html"><div class="ttname"><a href="classllvm_1_1RegPressureTracker.html">llvm::RegPressureTracker</a></div><div class="ttdoc">Track the current register pressure at some position in the instruction stream, and remember the high...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00358">RegisterPressure.h:358</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a0b5fae2a4d745347222b765f0cd5d987"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a0b5fae2a4d745347222b765f0cd5d987">llvm::SIRegisterInfo::getSGPRPressureSet</a></div><div class="ttdeci">unsigned getSGPRPressureSet() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00203">SIRegisterInfo.h:203</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1CandPolicy_html"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html">llvm::GenericSchedulerBase::CandPolicy</a></div><div class="ttdoc">Policy for scheduling the next instruction in the candidate&amp;#39;s zone. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00808">MachineScheduler.h:808</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterClassInfo_html_a564b41bec163c7661e29ee3a0773ca6a"><div class="ttname"><a href="classllvm_1_1RegisterClassInfo.html#a564b41bec163c7661e29ee3a0773ca6a">llvm::RegisterClassInfo::getNumAllocatableRegs</a></div><div class="ttdeci">unsigned getNumAllocatableRegs(const TargetRegisterClass *RC) const</div><div class="ttdoc">getNumAllocatableRegs - Returns the number of actually allocatable registers in RC in the current fun...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterClassInfo_8h_source.html#l00089">RegisterClassInfo.h:89</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_ae861d440b366cf033d7f2764b2b34be0"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ae861d440b366cf033d7f2764b2b34be0">llvm::GenericSchedulerBase::SchedCandidate::Policy</a></div><div class="ttdeci">CandPolicy Policy</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00847">MachineScheduler.h:847</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_a9730ea0068843718868a8667f52e3680"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#a9730ea0068843718868a8667f52e3680">llvm::GenericSchedulerBase::SchedModel</a></div><div class="ttdeci">const TargetSchedModel * SchedModel</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00894">MachineScheduler.h:894</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_abc5a5c32ac78a99ee2633dbbeec20397"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#abc5a5c32ac78a99ee2633dbbeec20397">llvm::ScheduleDAGInstrs::exitRegion</a></div><div class="ttdeci">virtual void exitRegion()</div><div class="ttdoc">Called when the scheduler has finished scheduling the current region. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8cpp_source.html#l00196">ScheduleDAGInstrs.cpp:196</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_ab86856838bf1e1577210f03d35273ccb"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ab86856838bf1e1577210f03d35273ccb">llvm::GenericSchedulerBase::SchedCandidate::ResDelta</a></div><div class="ttdeci">SchedResourceDelta ResDelta</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00862">MachineScheduler.h:862</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_ae9476ffbc2f3f195a2116b13f3186194"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae9476ffbc2f3f195a2116b13f3186194">llvm::GenericSchedulerBase::TRI</a></div><div class="ttdeci">const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00895">MachineScheduler.h:895</a></div></div>
<div class="ttc" id="GCNSchedStrategy_8h_html"><div class="ttname"><a href="GCNSchedStrategy_8h.html">GCNSchedStrategy.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a6321b189ea8fd5058663f8a87d6c23e9"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a6321b189ea8fd5058663f8a87d6c23e9">llvm::MachineBasicBlock::succ_begin</a></div><div class="ttdeci">succ_iterator succ_begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00280">MachineBasicBlock.h:280</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_a75edfd9bb13c765b11b0b400cbe2aaed"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#a75edfd9bb13c765b11b0b400cbe2aaed">llvm::GenericScheduler::DAG</a></div><div class="ttdeci">ScheduleDAGMILive * DAG</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00982">MachineScheduler.h:982</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_a8668556014566994c07b21391762551b"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#a8668556014566994c07b21391762551b">llvm::GenericSchedulerBase::setPolicy</a></div><div class="ttdeci">void setPolicy(CandPolicy &amp;Policy, bool IsPostRA, SchedBoundary &amp;CurrZone, SchedBoundary *OtherZone)</div><div class="ttdoc">Set the CandPolicy given a scheduling zone given the current resources and latencies inside and outsi...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02515">MachineScheduler.cpp:2515</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00252">AMDGPUSubtarget.h:252</a></div></div>
<div class="ttc" id="HexagonShuffler_8cpp_html_a1672231b4c403877a69e1104ad69e006"><div class="ttname"><a href="HexagonShuffler_8cpp.html#a1672231b4c403877a69e1104ad69e006">first</a></div><div class="ttdeci">unsigned first</div><div class="ttdef"><b>Definition:</b> <a href="HexagonShuffler_8cpp_source.html#l00220">HexagonShuffler.cpp:220</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_a6a4f4908502fda78686f25c25ef6a525"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#a6a4f4908502fda78686f25c25ef6a525">llvm::SIRegisterInfo::getVGPRPressureSet</a></div><div class="ttdeci">unsigned getVGPRPressureSet() const</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8h_source.html#l00204">SIRegisterInfo.h:204</a></div></div>
<div class="ttc" id="namespacellvm_html_a824f3e0d9eb261d9345fcc96b36852f5"><div class="ttname"><a href="namespacellvm.html#a824f3e0d9eb261d9345fcc96b36852f5">llvm::empty</a></div><div class="ttdeci">constexpr bool empty(const T &amp;RangeOrContainer)</div><div class="ttdoc">Test whether RangeOrContainer is empty. Similar to C++17 std::empty. </div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l00192">STLExtras.h:192</a></div></div>
<div class="ttc" id="classllvm_1_1RegPressureTracker_html_ab453d1aae79439afdded9083ba2137b5"><div class="ttname"><a href="classllvm_1_1RegPressureTracker.html#ab453d1aae79439afdded9083ba2137b5">llvm::RegPressureTracker::getRegSetPressureAtPos</a></div><div class="ttdeci">const std::vector&lt; unsigned &gt; &amp; getRegSetPressureAtPos() const</div><div class="ttdoc">Get the register set pressure at the current position, which may be less than the pressure across the...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00464">RegisterPressure.h:464</a></div></div>
<div class="ttc" id="classllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3a01d264553167fb005aba23a6d2a6e9bb"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a01d264553167fb005aba23a6d2a6e9bb">llvm::GenericSchedulerBase::RegExcess</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00799">MachineScheduler.h:799</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterOperands_html_a8affa4b2a934ff08aa04e63253a00126"><div class="ttname"><a href="classllvm_1_1RegisterOperands.html#a8affa4b2a934ff08aa04e63253a00126">llvm::RegisterOperands::adjustLaneLiveness</a></div><div class="ttdeci">void adjustLaneLiveness(const LiveIntervals &amp;LIS, const MachineRegisterInfo &amp;MRI, SlotIndex Pos, MachineInstr *AddFlagsMI=nullptr)</div><div class="ttdoc">Use liveness information to find out which uses/defs are partially undefined/dead and adjust the Regi...</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8cpp_source.html#l00599">RegisterPressure.cpp:599</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a589e51a1ef960a2b6aaa3854ce04d77a"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a589e51a1ef960a2b6aaa3854ce04d77a">llvm::SchedBoundary::isTop</a></div><div class="ttdeci">bool isTop() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00695">MachineScheduler.h:695</a></div></div>
<div class="ttc" id="namespacellvm_html_a81b52e18d84e3cc61df7e897bba1b259"><div class="ttname"><a href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">llvm::max</a></div><div class="ttdeci">Align max(MaybeAlign Lhs, Align Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00390">Alignment.h:390</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_aa49fbb78ca6f0a19a967f2f8fb70097d"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#aa49fbb78ca6f0a19a967f2f8fb70097d">llvm::SchedBoundary::Available</a></div><div class="ttdeci">ReadyQueue Available</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00617">MachineScheduler.h:617</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html">llvm::GenericScheduler</a></div><div class="ttdoc">GenericScheduler shrinks the unscheduled zone using heuristics to balance the schedule. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00937">MachineScheduler.h:937</a></div></div>
<div class="ttc" id="classllvm_1_1SIRegisterInfo_html_aad176a9433aea8ba75bcf6413209240d"><div class="ttname"><a href="classllvm_1_1SIRegisterInfo.html#aad176a9433aea8ba75bcf6413209240d">llvm::SIRegisterInfo::getRegPressureSetLimit</a></div><div class="ttdeci">unsigned getRegPressureSetLimit(const MachineFunction &amp;MF, unsigned Idx) const override</div><div class="ttdef"><b>Definition:</b> <a href="SIRegisterInfo_8cpp_source.html#l01738">SIRegisterInfo.cpp:1738</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_a7baaa91927748c04ac388e82788a973d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a7baaa91927748c04ac388e82788a973d">llvm::AMDGPU::IsaInfo::getAddressableNumSGPRs</a></div><div class="ttdeci">unsigned getAddressableNumSGPRs(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00347">AMDGPUBaseInfo.cpp:347</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_a3763f96e92009d4dc101837627fff3bd"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#a3763f96e92009d4dc101837627fff3bd">llvm::GenericScheduler::Bot</a></div><div class="ttdeci">SchedBoundary Bot</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00988">MachineScheduler.h:988</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a34481791fdd8f5d9131431cb0a1a0c01"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a34481791fdd8f5d9131431cb0a1a0c01">llvm::ScheduleDAGMILive::enterRegion</a></div><div class="ttdeci">void enterRegion(MachineBasicBlock *bb, MachineBasicBlock::iterator begin, MachineBasicBlock::iterator end, unsigned regioninstrs) override</div><div class="ttdoc">Implement the ScheduleDAGInstrs interface for handling the next scheduling region. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00973">MachineScheduler.cpp:973</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_ad811abbb60a7c33b42b51b3a1fd9d26b"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#ad811abbb60a7c33b42b51b3a1fd9d26b">llvm::ScheduleDAGMILive::getTopRPTracker</a></div><div class="ttdeci">const RegPressureTracker &amp; getTopRPTracker() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00440">MachineScheduler.h:440</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a00c9d82d8d59adedd1734fed16051c73"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a00c9d82d8d59adedd1734fed16051c73">llvm::MachineBasicBlock::remove</a></div><div class="ttdeci">MachineInstr * remove(MachineInstr *I)</div><div class="ttdoc">Remove the unbundled instruction from the instruction list without deleting it. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00688">MachineBasicBlock.h:688</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a47cc8c89db10ac27483585cd61cf4f91"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a47cc8c89db10ac27483585cd61cf4f91">llvm::GenericSchedulerBase::SchedCandidate::initResourceDelta</a></div><div class="ttdeci">void initResourceDelta(const ScheduleDAGMI *DAG, const TargetSchedModel *SchedModel)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02451">MachineScheduler.cpp:2451</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a87328c4ecbb87961dd2c970d343b9ca0"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a87328c4ecbb87961dd2c970d343b9ca0">llvm::GenericSchedulerBase::SchedCandidate::AtTop</a></div><div class="ttdeci">bool AtTop</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00856">MachineScheduler.h:856</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="classllvm_1_1GCNDownwardRPTracker_html_ae47c75c89d1abeec4f477b97454a54f6"><div class="ttname"><a href="classllvm_1_1GCNDownwardRPTracker.html#ae47c75c89d1abeec4f477b97454a54f6">llvm::GCNDownwardRPTracker::advanceBeforeNext</a></div><div class="ttdeci">bool advanceBeforeNext()</div><div class="ttdef"><b>Definition:</b> <a href="GCNRegPressure_8cpp_source.html#l00367">GCNRegPressure.cpp:367</a></div></div>
<div class="ttc" id="SIMachineFunctionInfo_8h_html"><div class="ttname"><a href="SIMachineFunctionInfo_8h.html">SIMachineFunctionInfo.h</a></div></div>
<div class="ttc" id="structllvm_1_1RegPressureDelta_html_a277da5755f2b30ebcebdba51d0de1acf"><div class="ttname"><a href="structllvm_1_1RegPressureDelta.html#a277da5755f2b30ebcebdba51d0de1acf">llvm::RegPressureDelta::CriticalMax</a></div><div class="ttdeci">PressureChange CriticalMax</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00241">RegisterPressure.h:241</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a81626de817a0cb021ff8e915cf1942ed"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a81626de817a0cb021ff8e915cf1942ed">llvm::MachineBasicBlock::succ_size</a></div><div class="ttdeci">unsigned succ_size() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00292">MachineBasicBlock.h:292</a></div></div>
<div class="ttc" id="namespacellvm_html_ab5af334005563a8d76c1bc8f14036964"><div class="ttname"><a href="namespacellvm.html#ab5af334005563a8d76c1bc8f14036964">llvm::skipDebugInstructionsForward</a></div><div class="ttdeci">IterT skipDebugInstructionsForward(IterT It, IterT End)</div><div class="ttdoc">Increment It until it points to a non-debug instruction or to End and return the resulting iterator...</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00947">MachineBasicBlock.h:947</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_a6f3043b29023d270fc4bc5062dff7cee"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#a6f3043b29023d270fc4bc5062dff7cee">llvm::LiveIntervals::getInstructionIndex</a></div><div class="ttdeci">SlotIndex getInstructionIndex(const MachineInstr &amp;Instr) const</div><div class="ttdoc">Returns the base index of the given instruction. </div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00226">LiveIntervals.h:226</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1IsaInfo_html_a842a99d2928e264423f0ac73b0910ec9"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a842a99d2928e264423f0ac73b0910ec9">llvm::AMDGPU::IsaInfo::getAddressableNumVGPRs</a></div><div class="ttdeci">unsigned getAddressableNumVGPRs(const MCSubtargetInfo *STI)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l00448">AMDGPUBaseInfo.cpp:448</a></div></div>
<div class="ttc" id="namespacellvm_html_a273ec9d4a470ecb7362abd00438e9b26"><div class="ttname"><a href="namespacellvm.html#a273ec9d4a470ecb7362abd00438e9b26">llvm::getRegPressure</a></div><div class="ttdeci">GCNRegPressure getRegPressure(const MachineRegisterInfo &amp;MRI, Range &amp;&amp;LiveRegs)</div><div class="ttdef"><b>Definition:</b> <a href="GCNRegPressure_8h_source.html#l00253">GCNRegPressure.h:253</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_aa8cddd2ea015f8177a8395035f87e332"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#aa8cddd2ea015f8177a8395035f87e332">llvm::GenericScheduler::initialize</a></div><div class="ttdeci">void initialize(ScheduleDAGMI *dag) override</div><div class="ttdoc">Initialize the strategy after building the DAG for a new region. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02716">MachineScheduler.cpp:2716</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_a86daa2196d1142e51ae46f49b1bc0000"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#a86daa2196d1142e51ae46f49b1bc0000">llvm::GenericScheduler::tryCandidate</a></div><div class="ttdeci">virtual void tryCandidate(SchedCandidate &amp;Cand, SchedCandidate &amp;TryCand, SchedBoundary *Zone) const</div><div class="ttdoc">Apply a set of heuristics to a new candidate. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02997">MachineScheduler.cpp:2997</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1GCNRPTracker_html_a5932338fae1a5ca6e58ddea0cabe7aba"><div class="ttname"><a href="classllvm_1_1GCNRPTracker.html#a5932338fae1a5ca6e58ddea0cabe7aba">llvm::GCNRPTracker::clearMaxPressure</a></div><div class="ttdeci">void clearMaxPressure()</div><div class="ttdef"><b>Definition:</b> <a href="GCNRegPressure_8h_source.html#l00119">GCNRegPressure.h:119</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a9d67b1cafa36e90d7060d1da84907885"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a9d67b1cafa36e90d7060d1da84907885">llvm::ScheduleDAGMI::LIS</a></div><div class="ttdeci">LiveIntervals * LIS</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00265">MachineScheduler.h:265</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html">llvm::SIMachineFunctionInfo</a></div><div class="ttdoc">This class keeps track of the SPI_SP_INPUT_ADDR config register, which tells the hardware which inter...</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00323">SIMachineFunctionInfo.h:323</a></div></div>
<div class="ttc" id="SIInstrInfo_8h_html"><div class="ttname"><a href="SIInstrInfo_8h.html">SIInstrInfo.h</a></div><div class="ttdoc">Interface definition for SIInstrInfo. </div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a418bc6d3f660325fa6d5b9fb269add62"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a418bc6d3f660325fa6d5b9fb269add62">llvm::ScheduleDAG::TRI</a></div><div class="ttdeci">const TargetRegisterInfo * TRI</div><div class="ttdoc">Target processor register info. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00559">ScheduleDAG.h:559</a></div></div>
<div class="ttc" id="classllvm_1_1SchedBoundary_html_a744d69baffaf2903667eb65cf07a6814"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a744d69baffaf2903667eb65cf07a6814">llvm::SchedBoundary::pickOnlyChoice</a></div><div class="ttdeci">SUnit * pickOnlyChoice()</div><div class="ttdoc">Call this before applying any other heuristics to the Available queue. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02388">MachineScheduler.cpp:2388</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta_html"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html">llvm::GenericSchedulerBase::SchedResourceDelta</a></div><div class="ttdoc">Status of an instruction&amp;#39;s critical resource consumption. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00826">MachineScheduler.h:826</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_a190c2995c11bd6de755bbd8311a8f176"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#a190c2995c11bd6de755bbd8311a8f176">llvm::GenericScheduler::BotCand</a></div><div class="ttdeci">SchedCandidate BotCand</div><div class="ttdoc">Candidate last picked from Bot boundary. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00993">MachineScheduler.h:993</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a70e4bd877aac0a63c10463277c9a52c5"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a70e4bd877aac0a63c10463277c9a52c5">llvm::ScheduleDAGMI::bottom</a></div><div class="ttdeci">MachineBasicBlock::iterator bottom() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00320">MachineScheduler.h:320</a></div></div>
<div class="ttc" id="structllvm_1_1MachineSchedContext_html"><div class="ttname"><a href="structllvm_1_1MachineSchedContext.html">llvm::MachineSchedContext</a></div><div class="ttdoc">MachineSchedContext provides enough context from the MachineScheduler pass for the target to instanti...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00119">MachineScheduler.h:119</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1PressureChange_html"><div class="ttname"><a href="classllvm_1_1PressureChange.html">llvm::PressureChange</a></div><div class="ttdoc">Capture a change in pressure for a single pressure set. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00103">RegisterPressure.h:103</a></div></div>
<div class="ttc" id="classllvm_1_1RegPressureTracker_html_ad552b6e557acce957b3bd5a1960a53dd"><div class="ttname"><a href="classllvm_1_1RegPressureTracker.html#ad552b6e557acce957b3bd5a1960a53dd">llvm::RegPressureTracker::getUpwardPressure</a></div><div class="ttdeci">void getUpwardPressure(const MachineInstr *MI, std::vector&lt; unsigned &gt; &amp;PressureResult, std::vector&lt; unsigned &gt; &amp;MaxPressureResult)</div><div class="ttdoc">Get the pressure of each PSet after traversing this instruction bottom-up. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8cpp_source.html#l01365">RegisterPressure.cpp:1365</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00216">MachineBasicBlock.h:216</a></div></div>
<div class="ttc" id="classllvm_1_1SIMachineFunctionInfo_html_a87942cc9ab72e2069e1921e49ec90eb3"><div class="ttname"><a href="classllvm_1_1SIMachineFunctionInfo.html#a87942cc9ab72e2069e1921e49ec90eb3">llvm::SIMachineFunctionInfo::getMinWavesPerEU</a></div><div class="ttdeci">unsigned getMinWavesPerEU() const</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineFunctionInfo_8h_source.html#l00846">SIMachineFunctionInfo.h:846</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_ac2dafe98c88d43b256622413886e2152"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#ac2dafe98c88d43b256622413886e2152">llvm::ScheduleDAGMI::placeDebugValues</a></div><div class="ttdeci">void placeDebugValues()</div><div class="ttdoc">Reinsert debug_values recorded in ScheduleDAGInstrs::DbgValues. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00889">MachineScheduler.cpp:889</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_a1583ce23a69e8a1b4af8065e2019c75f"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a1583ce23a69e8a1b4af8065e2019c75f">llvm::ScheduleDAGMILive::schedule</a></div><div class="ttdeci">void schedule() override</div><div class="ttdoc">Implement ScheduleDAGInstrs interface for scheduling a sequence of reorderable instructions. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l01199">MachineScheduler.cpp:1199</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_aaedf1d3001470af7cdb616868c247ffe"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#aaedf1d3001470af7cdb616868c247ffe">llvm::LiveIntervals::getSlotIndexes</a></div><div class="ttdeci">SlotIndexes * getSlotIndexes() const</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00211">LiveIntervals.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html_a3f708b119627541f144d703a1d183202"><div class="ttname"><a href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">llvm::SUnit::NodeNum</a></div><div class="ttdeci">unsigned NodeNum</div><div class="ttdoc">Entry # of node in the node vector. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00264">ScheduleDAG.h:264</a></div></div>
<div class="ttc" id="classllvm_1_1GCNSubtarget_html_a4f492fa16404497b8f15ea82c4b0a725"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html#a4f492fa16404497b8f15ea82c4b0a725">llvm::GCNSubtarget::getMaxNumVGPRs</a></div><div class="ttdeci">unsigned getMaxNumVGPRs(unsigned WavesPerEU) const</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l01162">AMDGPUSubtarget.h:1162</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a21805259f54dab47c2b3da009216996a"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a21805259f54dab47c2b3da009216996a">llvm::ScheduleDAGInstrs::end</a></div><div class="ttdeci">MachineBasicBlock::iterator end() const</div><div class="ttdoc">Returns an iterator to the bottom of the current scheduling region. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00275">ScheduleDAGInstrs.h:275</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="structllvm_1_1GCNRegPressure_html_a8a89bd1c50198fcd682ac87df44101a9"><div class="ttname"><a href="structllvm_1_1GCNRegPressure.html#a8a89bd1c50198fcd682ac87df44101a9">llvm::GCNRegPressure::print</a></div><div class="ttdeci">void print(raw_ostream &amp;OS, const GCNSubtarget *ST=nullptr) const</div><div class="ttdef"><b>Definition:</b> <a href="GCNRegPressure_8cpp_source.html#l00185">GCNRegPressure.cpp:185</a></div></div>
<div class="ttc" id="classllvm_1_1GCNMaxOccupancySchedStrategy_html_a20d63f383bbf4b14e7e0e1ad30207ff3"><div class="ttname"><a href="classllvm_1_1GCNMaxOccupancySchedStrategy.html#a20d63f383bbf4b14e7e0e1ad30207ff3">llvm::GCNMaxOccupancySchedStrategy::GCNMaxOccupancySchedStrategy</a></div><div class="ttdeci">GCNMaxOccupancySchedStrategy(const MachineSchedContext *C)</div><div class="ttdef"><b>Definition:</b> <a href="GCNSchedStrategy_8cpp_source.html#l00027">GCNSchedStrategy.cpp:27</a></div></div>
<div class="ttc" id="classllvm_1_1GenericScheduler_html_a33cc1a55125b89319e048d24625a2925"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#a33cc1a55125b89319e048d24625a2925">llvm::GenericScheduler::TopCand</a></div><div class="ttdeci">SchedCandidate TopCand</div><div class="ttdoc">Candidate last picked from Top boundary. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00991">MachineScheduler.h:991</a></div></div>
<div class="ttc" id="classllvm_1_1GCNScheduleDAGMILive_html_a07b7b7af2f5068531a7f854726ed6d0c"><div class="ttname"><a href="classllvm_1_1GCNScheduleDAGMILive.html#a07b7b7af2f5068531a7f854726ed6d0c">llvm::GCNScheduleDAGMILive::finalizeSchedule</a></div><div class="ttdeci">void finalizeSchedule() override</div><div class="ttdoc">Allow targets to perform final scheduling actions at the level of the whole MachineFunction. </div><div class="ttdef"><b>Definition:</b> <a href="GCNSchedStrategy_8cpp_source.html#l00529">GCNSchedStrategy.cpp:529</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="namespacellvm_html_a0f0d66fa63bebb53ddd51f1cc4def0f8"><div class="ttname"><a href="namespacellvm.html#a0f0d66fa63bebb53ddd51f1cc4def0f8">llvm::isEqual</a></div><div class="ttdeci">bool isEqual(const GCNRPTracker::LiveRegSet &amp;S1, const GCNRPTracker::LiveRegSet &amp;S2)</div><div class="ttdef"><b>Definition:</b> <a href="GCNRegPressure_8cpp_source.html#l00068">GCNRegPressure.cpp:68</a></div></div>
<div class="ttc" id="classllvm_1_1RegPressureTracker_html_ac1bfd03ca8fa96ab674c7f7b620dd8a6"><div class="ttname"><a href="classllvm_1_1RegPressureTracker.html#ac1bfd03ca8fa96ab674c7f7b620dd8a6">llvm::RegPressureTracker::getDownwardPressure</a></div><div class="ttdeci">void getDownwardPressure(const MachineInstr *MI, std::vector&lt; unsigned &gt; &amp;PressureResult, std::vector&lt; unsigned &gt; &amp;MaxPressureResult)</div><div class="ttdoc">Get the pressure of each PSet after traversing this instruction top-down. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8cpp_source.html#l01381">RegisterPressure.cpp:1381</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGInstrs_html_a254403f7804208ade3cb68086201cb7a"><div class="ttname"><a href="classllvm_1_1ScheduleDAGInstrs.html#a254403f7804208ade3cb68086201cb7a">llvm::ScheduleDAGInstrs::BB</a></div><div class="ttdeci">MachineBasicBlock * BB</div><div class="ttdoc">The block in which to insert instructions. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAGInstrs_8h_source.html#l00145">ScheduleDAGInstrs.h:145</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1ReadyQueue_html_ac4384acfabedebaf6fd9a05d86109f47"><div class="ttname"><a href="classllvm_1_1ReadyQueue.html#ac4384acfabedebaf6fd9a05d86109f47">llvm::ReadyQueue::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00542">MachineScheduler.h:542</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html_a1b09f4d9c91e25f7bc2ac60b3b929d11"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a1b09f4d9c91e25f7bc2ac60b3b929d11">llvm::ScheduleDAG::MRI</a></div><div class="ttdeci">MachineRegisterInfo &amp; MRI</div><div class="ttdoc">Virtual/real register map. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00561">ScheduleDAG.h:561</a></div></div>
<div class="ttc" id="Debug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00122">Debug.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndex_html"><div class="ttname"><a href="classllvm_1_1SlotIndex.html">llvm::SlotIndex</a></div><div class="ttdoc">SlotIndex - An opaque wrapper around machine indexes. </div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00083">SlotIndexes.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1GCNMaxOccupancySchedStrategy_html_ab4705169ee49b9402c3dcf983eaf124f"><div class="ttname"><a href="classllvm_1_1GCNMaxOccupancySchedStrategy.html#ab4705169ee49b9402c3dcf983eaf124f">llvm::GCNMaxOccupancySchedStrategy::initialize</a></div><div class="ttdeci">void initialize(ScheduleDAGMI *DAG) override</div><div class="ttdoc">Initialize the strategy after building the DAG for a new region. </div><div class="ttdef"><b>Definition:</b> <a href="GCNSchedStrategy_8cpp_source.html#l00031">GCNSchedStrategy.cpp:31</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMI_html_a9ca687b69b34efab1604af98db151cbf"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a9ca687b69b34efab1604af98db151cbf">llvm::ScheduleDAGMI::finishBlock</a></div><div class="ttdeci">void finishBlock() override</div><div class="ttdoc">Cleans up after scheduling in the given block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l00695">MachineScheduler.cpp:695</a></div></div>
<div class="ttc" id="classllvm_1_1GCNScheduleDAGMILive_html_a3c1701146006f98eaa57e38932060160"><div class="ttname"><a href="classllvm_1_1GCNScheduleDAGMILive.html#a3c1701146006f98eaa57e38932060160">llvm::GCNScheduleDAGMILive::schedule</a></div><div class="ttdeci">void schedule() override</div><div class="ttdoc">Implement ScheduleDAGInstrs interface for scheduling a sequence of reorderable instructions. </div><div class="ttdef"><b>Definition:</b> <a href="GCNSchedStrategy_8cpp_source.html#l00324">GCNSchedStrategy.cpp:324</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAGMILive_html_abd3a9c68e31ad35d6468f200facdd0e3"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#abd3a9c68e31ad35d6468f200facdd0e3">llvm::ScheduleDAGMILive::RPTracker</a></div><div class="ttdeci">RegPressureTracker RPTracker</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00404">MachineScheduler.h:404</a></div></div>
<div class="ttc" id="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a294e77c4f7245940981e5e259045c7c0"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a294e77c4f7245940981e5e259045c7c0">llvm::GenericSchedulerBase::SchedCandidate::setBest</a></div><div class="ttdeci">void setBest(SchedCandidate &amp;Best)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00879">MachineScheduler.h:879</a></div></div>
<div class="ttc" id="classllvm_1_1GCNDownwardRPTracker_html_a073ec1f11387062310fd06bfdaf28a45"><div class="ttname"><a href="classllvm_1_1GCNDownwardRPTracker.html#a073ec1f11387062310fd06bfdaf28a45">llvm::GCNDownwardRPTracker::advance</a></div><div class="ttdeci">bool advance()</div><div class="ttdef"><b>Definition:</b> <a href="GCNRegPressure_8cpp_source.html#l00421">GCNRegPressure.cpp:421</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_a29d12c5a65b3940bfac7b5aa1121ac70"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#a29d12c5a65b3940bfac7b5aa1121ac70">llvm::LiveIntervals::handleMove</a></div><div class="ttdeci">void handleMove(MachineInstr &amp;MI, bool UpdateFlags=false)</div><div class="ttdoc">Call this method to notify LiveIntervals that instruction MI has been moved within a basic block...</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8cpp_source.html#l01467">LiveIntervals.cpp:1467</a></div></div>
<div class="ttc" id="classllvm_1_1SUnit_html"><div class="ttname"><a href="classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">Scheduling unit. This is a node in the scheduling DAG. </div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00242">ScheduleDAG.h:242</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:11:35 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
