Selecting top level module build
@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb_HPMS\build_sb_HPMS_syn.v":5:7:5:13|Synthesizing module MSS_050

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb_HPMS\build_sb_HPMS.v":9:7:9:19|Synthesizing module build_sb_HPMS

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\igloo2.v":362:7:362:12|Synthesizing module CLKINT

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\igloo2.v":376:7:376:9|Synthesizing module VCC

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\igloo2.v":372:7:372:9|Synthesizing module GND

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\igloo2.v":727:7:727:9|Synthesizing module CCC

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb\CCC_0\build_sb_CCC_0_FCCC.v":5:7:5:25|Synthesizing module build_sb_CCC_0_FCCC

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":23:7:23:16|Synthesizing module CoreResetP

	FAMILY=32'b00000000000000000000000000010011
	EXT_RESET_CFG=32'b00000000000000000000000000000000
	DEVICE_VOLTAGE=32'b00000000000000000000000000000010
	MDDR_IN_USE=32'b00000000000000000000000000000000
	FDDR_IN_USE=32'b00000000000000000000000000000000
	SDIF0_IN_USE=32'b00000000000000000000000000000000
	SDIF1_IN_USE=32'b00000000000000000000000000000000
	SDIF2_IN_USE=32'b00000000000000000000000000000000
	SDIF3_IN_USE=32'b00000000000000000000000000000000
	SDIF0_PCIE=32'b00000000000000000000000000000000
	SDIF1_PCIE=32'b00000000000000000000000000000000
	SDIF2_PCIE=32'b00000000000000000000000000000000
	SDIF3_PCIE=32'b00000000000000000000000000000000
	SDIF0_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF1_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF2_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF3_PCIE_HOTRESET=32'b00000000000000000000000000000001
	SDIF0_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF1_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF2_PCIE_L2P2=32'b00000000000000000000000000000001
	SDIF3_PCIE_L2P2=32'b00000000000000000000000000000001
	ENABLE_SOFT_RESETS=32'b00000000000000000000000000000000
	DEVICE_090=32'b00000000000000000000000000000000
	DDR_WAIT=32'b00000000000000000000000011001000
	RCOSC_MEGAHERTZ=32'b00000000000000000000000000110010
	SDIF_INTERVAL=32'b00000000000000000001100101100100
	DDR_INTERVAL=32'b00000000000000000010011100010000
	COUNT_WIDTH_SDIF=32'b00000000000000000000000000001101
	COUNT_WIDTH_DDR=32'b00000000000000000000000000001110
	S0=32'b00000000000000000000000000000000
	S1=32'b00000000000000000000000000000001
	S2=32'b00000000000000000000000000000010
	S3=32'b00000000000000000000000000000011
	S4=32'b00000000000000000000000000000100
	S5=32'b00000000000000000000000000000101
	S6=32'b00000000000000000000000000000110
   Generated name = CoreResetP_Z1

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1613:4:1613:9|Pruning register count_ddr[13:0] 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1581:4:1581:9|Pruning register count_sdif3[12:0] 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1549:4:1549:9|Pruning register count_sdif2[12:0] 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1517:4:1517:9|Pruning register count_sdif1[12:0] 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1485:4:1485:9|Pruning register count_sdif0[12:0] 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning register count_sdif0_enable_q1 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning register count_sdif1_enable_q1 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning register count_sdif2_enable_q1 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning register count_sdif3_enable_q1 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning register count_sdif0_enable_rcosc 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning register count_sdif1_enable_rcosc 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning register count_sdif2_enable_rcosc 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning register count_sdif3_enable_rcosc 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning register count_ddr_enable_q1 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1455:4:1455:9|Pruning register count_ddr_enable_rcosc 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Pruning register count_sdif3_enable 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Pruning register count_sdif2_enable 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Pruning register count_sdif1_enable 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Pruning register count_sdif0_enable 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Pruning register count_ddr_enable 

@N: CL177 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1388:4:1388:9|Sharing sequential element M3_RESET_N_int.
@N: CL177 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif2_spll_lock_q1.
@N: CL177 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif1_spll_lock_q1.
@N: CL177 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif0_spll_lock_q1.
@N: CL177 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element fpll_lock_q1.
@W: CL190 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Optimizing register bit EXT_RESET_OUT_int to a constant 0
@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Pruning register release_ext_reset 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Pruning register EXT_RESET_OUT_int 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1433:4:1433:9|Pruning register sm2_state[2:0] 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":783:4:783:9|Pruning register sm2_areset_n_q1 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":783:4:783:9|Pruning register sm2_areset_n_clk_base 

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\SgCore\OSC\1.0.105\osc_comps.v":51:7:51:24|Synthesizing module RCOSC_25_50MHZ_FAB

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\SgCore\OSC\1.0.105\osc_comps.v":11:7:11:20|Synthesizing module RCOSC_25_50MHZ

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb\FABOSC_0\build_sb_FABOSC_0_OSC.v":5:7:5:27|Synthesizing module build_sb_FABOSC_0_OSC

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\generic\igloo2.v":718:7:718:14|Synthesizing module SYSRESET

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb\build_sb.v":9:7:9:14|Synthesizing module build_sb

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":1:7:1:9|Synthesizing module dds

@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_0_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_0_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_0_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_0_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_0_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_0_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_0_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_0_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_1_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_1_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_1_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_1_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_1_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_1_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_1_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_1_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_2_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_2_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_2_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_2_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_2_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_2_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_2_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_2_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_3_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_3_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_3_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_3_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_3_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_3_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_3_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_3_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_4_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_4_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_4_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_4_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_4_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_4_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_4_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_4_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_5_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_5_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_5_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_5_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_5_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_5_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_5_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_5_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_6_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_6_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_6_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_6_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_6_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_6_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_6_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_6_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_7_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_7_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_7_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_7_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_7_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_7_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_7_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_7_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_8_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_8_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_8_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_8_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_8_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_8_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_8_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_8_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_9_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_9_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_9_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_9_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_9_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_9_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_9_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_9_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_10_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_10_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_10_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_10_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_10_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_10_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_10_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_10_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_11_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_11_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_11_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_11_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_11_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_11_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_11_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_11_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_12_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_12_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_12_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_12_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_12_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_12_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_12_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_12_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_13_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_13_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_13_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_13_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_13_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_13_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_13_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_13_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_14_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_14_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_14_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_14_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_14_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_14_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_14_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_14_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_15_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_15_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_15_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_15_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_15_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_15_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_15_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_15_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_16_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_16_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_16_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_16_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_16_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_16_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_16_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_16_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_17_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_17_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_17_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_17_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_17_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_17_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_17_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_17_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_18_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_18_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_18_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_18_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_18_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_18_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_18_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_18_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_19_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_19_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_19_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_19_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_19_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_19_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_19_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_19_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_20_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_20_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_20_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_20_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_20_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_20_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_20_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_20_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_21_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_21_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_21_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_21_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_21_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_21_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_21_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_21_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_22_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_22_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_22_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_22_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_22_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_22_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_22_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_22_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_23_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_23_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_23_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_23_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_23_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_23_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_23_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_23_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_24_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_24_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_24_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_24_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_24_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_24_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_24_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_24_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_25_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_25_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_25_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_25_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_25_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_25_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_25_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_25_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_26_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_26_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_26_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_26_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_26_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_26_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_26_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_26_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_27_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_27_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_27_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_27_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_27_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_27_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_27_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_27_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_28_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_28_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_28_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_28_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_28_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_28_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_28_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_28_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_29_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_29_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_29_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_29_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_29_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_29_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_29_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_29_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_30_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_30_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_30_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_30_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_30_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_30_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_30_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_30_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_31_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_31_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_31_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_31_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_31_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_31_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_31_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_31_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_32_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_32_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_32_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_32_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_32_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_32_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_32_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_32_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_33_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_33_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_33_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_33_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_33_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_33_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_33_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_33_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_34_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_34_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_34_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_34_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_34_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_34_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_34_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_34_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_35_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_35_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_35_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_35_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_35_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_35_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_35_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_35_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_36_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_36_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_36_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_36_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_36_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_36_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_36_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_36_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_37_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_37_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_37_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_37_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_37_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_37_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_37_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_37_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_38_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_38_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_38_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_38_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_38_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_38_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_38_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_38_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_39_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_39_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_39_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_39_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_39_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_39_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_39_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_39_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_40_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_40_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_40_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_40_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_40_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_40_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_40_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_40_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_41_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_41_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_41_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_41_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_41_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_41_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_41_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_41_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_42_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_42_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_42_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_42_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_42_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_42_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_42_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_42_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_43_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_43_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_43_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_43_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_43_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_43_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_43_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_43_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_44_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_44_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_44_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_44_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_44_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_44_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_44_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_44_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_45_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_45_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_45_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_45_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_45_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_45_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_45_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_45_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_46_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_46_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_46_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_46_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_46_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_46_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_46_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_46_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_47_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_47_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_47_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_47_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_47_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_47_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_47_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_47_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_48_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_48_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_48_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_48_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_48_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_48_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_48_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_48_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_49_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_49_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_49_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_49_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_49_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_49_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_49_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_49_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_50_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_50_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_50_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_50_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_50_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_50_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_50_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_50_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_51_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_51_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_51_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_51_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_51_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_51_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_51_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_51_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_52_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_52_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_52_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_52_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_52_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_52_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_52_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_52_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_53_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_53_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_53_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_53_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_53_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_53_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_53_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_53_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_54_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_54_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_54_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_54_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_54_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_54_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_54_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_54_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_55_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_55_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_55_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_55_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_55_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_55_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_55_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_55_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_56_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_56_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_56_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_56_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_56_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_56_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_56_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_56_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_57_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_57_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_57_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_57_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_57_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_57_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_57_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_57_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_58_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_58_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_58_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_58_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_58_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_58_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_58_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_58_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_59_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_59_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_59_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_59_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_59_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_59_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_59_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_59_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_60_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_60_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_60_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_60_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_60_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_60_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_60_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_60_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_61_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_61_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_61_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_61_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_61_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_61_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_61_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_61_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_62_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_62_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_62_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_62_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_62_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_62_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_62_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_62_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_63_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_63_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_63_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_63_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_63_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_63_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_63_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_63_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_64_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_64_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_64_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_64_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_64_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_64_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_64_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_64_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_65_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_65_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_65_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_65_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_65_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_65_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_65_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_65_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_66_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_66_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_66_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_66_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_66_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_66_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_66_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_66_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_67_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_67_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_67_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_67_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_67_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_67_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_67_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_67_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_68_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_68_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_68_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_68_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_68_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_68_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_68_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_68_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_69_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_69_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_69_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_69_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_69_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_69_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_69_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_69_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_70_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_70_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_70_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_70_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_70_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_70_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_70_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_70_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_71_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_71_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_71_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_71_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_71_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_71_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_71_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_71_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_72_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_72_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_72_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_72_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_72_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_72_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_72_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_72_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_73_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_73_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_73_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_73_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_73_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_73_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_73_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_73_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_74_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_74_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_74_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_74_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_74_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_74_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_74_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_74_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_75_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_75_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_75_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_75_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_75_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_75_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_75_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_75_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_76_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_76_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_76_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_76_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_76_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_76_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_76_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_76_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_77_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_77_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_77_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_77_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_77_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_77_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_77_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_77_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_78_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_78_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_78_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_78_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_78_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_78_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_78_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_78_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_79_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_79_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_79_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_79_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_79_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_79_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_79_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_79_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_80_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_80_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_80_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_80_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_80_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_80_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_80_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_80_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_81_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_81_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_81_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_81_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_81_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_81_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_81_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_81_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_82_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_82_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_82_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_82_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_82_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_82_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_82_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_82_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_83_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_83_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_83_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_83_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_83_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_83_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_83_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_83_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_84_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_84_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_84_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_84_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_84_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_84_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_84_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_84_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_85_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_85_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_85_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_85_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_85_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_85_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_85_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_85_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_86_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_86_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_86_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_86_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_86_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_86_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_86_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_86_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_87_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_87_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_87_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_87_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_87_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_87_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_87_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_87_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_88_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_88_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_88_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_88_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_88_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_88_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_88_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_88_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_89_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_89_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_89_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_89_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_89_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_89_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_89_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_89_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_90_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_90_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_90_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_90_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_90_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_90_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_90_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_90_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_91_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_91_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_91_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_91_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_91_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_91_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_91_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_91_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_92_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_92_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_92_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_92_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_92_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_92_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_92_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_92_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_93_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_93_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_93_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_93_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_93_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_93_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_93_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_93_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_94_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_94_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_94_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_94_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_94_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_94_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_94_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_94_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_95_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_95_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_95_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_95_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_95_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_95_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_95_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_95_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_96_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_96_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_96_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_96_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_96_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_96_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_96_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_96_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_97_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_97_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_97_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_97_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_97_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_97_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_97_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_97_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_98_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_98_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_98_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_98_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_98_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_98_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_98_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_98_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_99_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_99_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_99_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_99_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_99_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_99_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_99_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_99_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_100_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_100_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_100_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_100_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_100_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_100_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_100_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_100_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_101_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_101_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_101_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_101_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_101_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_101_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_101_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_101_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_102_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_102_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_102_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_102_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_102_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_102_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_102_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_102_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_103_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_103_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_103_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_103_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_103_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_103_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_103_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_103_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_104_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_104_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_104_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_104_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_104_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_104_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_104_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_104_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_105_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_105_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_105_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_105_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_105_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_105_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_105_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_105_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_106_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_106_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_106_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_106_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_106_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_106_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_106_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_106_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_107_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_107_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_107_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_107_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_107_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_107_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_107_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_107_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_108_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_108_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_108_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_108_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_108_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_108_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_108_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_108_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_109_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_109_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_109_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_109_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_109_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_109_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_109_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_109_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_110_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_110_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_110_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_110_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_110_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_110_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_110_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_110_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_111_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_111_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_111_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_111_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_111_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_111_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_111_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_111_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_112_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_112_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_112_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_112_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_112_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_112_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_112_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_112_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_113_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_113_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_113_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_113_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_113_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_113_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_113_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_113_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_114_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_114_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_114_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_114_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_114_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_114_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_114_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_114_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_115_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_115_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_115_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_115_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_115_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_115_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_115_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_115_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_116_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_116_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_116_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_116_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_116_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_116_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_116_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_116_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_117_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_117_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_117_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_117_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_117_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_117_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_117_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_117_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_118_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_118_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_118_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_118_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_118_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_118_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_118_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_118_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_119_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_119_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_119_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_119_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_119_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_119_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_119_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_119_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_120_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_120_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_120_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_120_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_120_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_120_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_120_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_120_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_121_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_121_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_121_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_121_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_121_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_121_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_121_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_121_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_122_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_122_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_122_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_122_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_122_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_122_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_122_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_122_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_123_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_123_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_123_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_123_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_123_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_123_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_123_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_123_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_124_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_124_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_124_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_124_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_124_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_124_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_124_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_124_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_125_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_125_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_125_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_125_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_125_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_125_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_125_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_125_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_126_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_126_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_126_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_126_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_126_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_126_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_126_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_126_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_127_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_127_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_127_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_127_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_127_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_127_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_127_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_127_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_128_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_128_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_128_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_128_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_128_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_128_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_128_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_128_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_129_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_129_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_129_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_129_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_129_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_129_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_129_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_129_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_130_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_130_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_130_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_130_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_130_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_130_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_130_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_130_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_131_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_131_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_131_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_131_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_131_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_131_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_131_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_131_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_132_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_132_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_132_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_132_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_132_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_132_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_132_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_132_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_133_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_133_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_133_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_133_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_133_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_133_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_133_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_133_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_134_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_134_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_134_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_134_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_134_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_134_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_134_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_134_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_135_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_135_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_135_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_135_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_135_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_135_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_135_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_135_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_136_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_136_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_136_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_136_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_136_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_136_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_136_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_136_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_137_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_137_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_137_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_137_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_137_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_137_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_137_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_137_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_138_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_138_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_138_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_138_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_138_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_138_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_138_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_138_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_139_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_139_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_139_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_139_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_139_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_139_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_139_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_139_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_140_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_140_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_140_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_140_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_140_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_140_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_140_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_140_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_141_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_141_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_141_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_141_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_141_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_141_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_141_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_141_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_142_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_142_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_142_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_142_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_142_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_142_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_142_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_142_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_143_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_143_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_143_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_143_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_143_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_143_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_143_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_143_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_144_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_144_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_144_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_144_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_144_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_144_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_144_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_144_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_145_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_145_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_145_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_145_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_145_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_145_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_145_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_145_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_146_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_146_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_146_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_146_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_146_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_146_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_146_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_146_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_147_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_147_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_147_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_147_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_147_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_147_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_147_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_147_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_148_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_148_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_148_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_148_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_148_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_148_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_148_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_148_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_149_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_149_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_149_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_149_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_149_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_149_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_149_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_149_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_150_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_150_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_150_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_150_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_150_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_150_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_150_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_150_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_151_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_151_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_151_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_151_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_151_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_151_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_151_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_151_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_152_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_152_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_152_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_152_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_152_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_152_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_152_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_152_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_153_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_153_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_153_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_153_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_153_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_153_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_153_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_153_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_154_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_154_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_154_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_154_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_154_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_154_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_154_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_154_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_155_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_155_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_155_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_155_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_155_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_155_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_155_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_155_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_156_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_156_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_156_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_156_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_156_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_156_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_156_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_156_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_157_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_157_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_157_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_157_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_157_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_157_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_157_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_157_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_158_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_158_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_158_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_158_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_158_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_158_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_158_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_158_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_159_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_159_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_159_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_159_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_159_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_159_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_159_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_159_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_160_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_160_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_160_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_160_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_160_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_160_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_160_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_160_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_161_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_161_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_161_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_161_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_161_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_161_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_161_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_161_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_162_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_162_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_162_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_162_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_162_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_162_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_162_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_162_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_163_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_163_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_163_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_163_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_163_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_163_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_163_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_163_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_164_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_164_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_164_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_164_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_164_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_164_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_164_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_164_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_165_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_165_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_165_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_165_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_165_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_165_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_165_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_165_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_166_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_166_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_166_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_166_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_166_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_166_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_166_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_166_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_167_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_167_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_167_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_167_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_167_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_167_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_167_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_167_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_168_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_168_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_168_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_168_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_168_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_168_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_168_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_168_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_169_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_169_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_169_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_169_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_169_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_169_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_169_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_169_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_170_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_170_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_170_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_170_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_170_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_170_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_170_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_170_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_171_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_171_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_171_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_171_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_171_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_171_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_171_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_171_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_172_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_172_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_172_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_172_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_172_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_172_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_172_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_172_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_173_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_173_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_173_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_173_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_173_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_173_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_173_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_173_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_174_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_174_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_174_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_174_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_174_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_174_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_174_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_174_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_175_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_175_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_175_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_175_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_175_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_175_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_175_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_175_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_176_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_176_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_176_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_176_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_176_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_176_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_176_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_176_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_177_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_177_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_177_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_177_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_177_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_177_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_177_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_177_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_178_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_178_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_178_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_178_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_178_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_178_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_178_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_178_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_179_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_179_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_179_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_179_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_179_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_179_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_179_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_179_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_180_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_180_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_180_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_180_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_180_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_180_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_180_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_180_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_181_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_181_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_181_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_181_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_181_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_181_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_181_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_181_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_182_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_182_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_182_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_182_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_182_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_182_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_182_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_182_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_183_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_183_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_183_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_183_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_183_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_183_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_183_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_183_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_184_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_184_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_184_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_184_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_184_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_184_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_184_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_184_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_185_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_185_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_185_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_185_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_185_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_185_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_185_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_185_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_186_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_186_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_186_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_186_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_186_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_186_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_186_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_186_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_187_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_187_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_187_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_187_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_187_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_187_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_187_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_187_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_188_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_188_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_188_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_188_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_188_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_188_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_188_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_188_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_189_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_189_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_189_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_189_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_189_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_189_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_189_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_189_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_190_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_190_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_190_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_190_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_190_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_190_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_190_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_190_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_191_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_191_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_191_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_191_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_191_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_191_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_191_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_191_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_192_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_192_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_192_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_192_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_192_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_192_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_192_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_192_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_193_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_193_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_193_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_193_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_193_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_193_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_193_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_193_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_194_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_194_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_194_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_194_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_194_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_194_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_194_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_194_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_195_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_195_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_195_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_195_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_195_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_195_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_195_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_195_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_196_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_196_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_196_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_196_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_196_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_196_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_196_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_196_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_197_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_197_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_197_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_197_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_197_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_197_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_197_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_197_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_198_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_198_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_198_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_198_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_198_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_198_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_198_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_198_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_199_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_199_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_199_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_199_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_199_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_199_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_199_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_199_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_200_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_200_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_200_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_200_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_200_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_200_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_200_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_200_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_201_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_201_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_201_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_201_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_201_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_201_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_201_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_201_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_202_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_202_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_202_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_202_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_202_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_202_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_202_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_202_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_203_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_203_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_203_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_203_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_203_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_203_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_203_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_203_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_204_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_204_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_204_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_204_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_204_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_204_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_204_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_204_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_205_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_205_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_205_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_205_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_205_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_205_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_205_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_205_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_206_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_206_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_206_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_206_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_206_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_206_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_206_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_206_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_207_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_207_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_207_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_207_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_207_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_207_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_207_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_207_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_208_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_208_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_208_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_208_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_208_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_208_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_208_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_208_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_209_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_209_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_209_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_209_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_209_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_209_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_209_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_209_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_210_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_210_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_210_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_210_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_210_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_210_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_210_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_210_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_211_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_211_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_211_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_211_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_211_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_211_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_211_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_211_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_212_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_212_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_212_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_212_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_212_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_212_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_212_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_212_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_213_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_213_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_213_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_213_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_213_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_213_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_213_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_213_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_214_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_214_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_214_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_214_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_214_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_214_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_214_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_214_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_215_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_215_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_215_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_215_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_215_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_215_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_215_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_215_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_216_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_216_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_216_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_216_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_216_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_216_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_216_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_216_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_217_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_217_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_217_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_217_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_217_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_217_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_217_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_217_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_218_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_218_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_218_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_218_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_218_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_218_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_218_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_218_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_219_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_219_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_219_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_219_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_219_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_219_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_219_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_219_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_220_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_220_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_220_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_220_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_220_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_220_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_220_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_220_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_221_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_221_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_221_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_221_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_221_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_221_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_221_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_221_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_222_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_222_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_222_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_222_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_222_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_222_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_222_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_222_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_223_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_223_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_223_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_223_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_223_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_223_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_223_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_223_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_224_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_224_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_224_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_224_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_224_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_224_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_224_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_224_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_225_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_225_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_225_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_225_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_225_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_225_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_225_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_225_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_226_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_226_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_226_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_226_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_226_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_226_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_226_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_226_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_227_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_227_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_227_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_227_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_227_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_227_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_227_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_227_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_228_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_228_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_228_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_228_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_228_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_228_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_228_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_228_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_229_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_229_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_229_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_229_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_229_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_229_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_229_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_229_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_230_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_230_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_230_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_230_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_230_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_230_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_230_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_230_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_231_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_231_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_231_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_231_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_231_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_231_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_231_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_231_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_232_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_232_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_232_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_232_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_232_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_232_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_232_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_232_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_233_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_233_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_233_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_233_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_233_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_233_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_233_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_233_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_234_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_234_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_234_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_234_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_234_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_234_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_234_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_234_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_235_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_235_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_235_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_235_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_235_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_235_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_235_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_235_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_236_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_236_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_236_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_236_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_236_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_236_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_236_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_236_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_237_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_237_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_237_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_237_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_237_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_237_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_237_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_237_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_238_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_238_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_238_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_238_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_238_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_238_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_238_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_238_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_239_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_239_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_239_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_239_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_239_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_239_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_239_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_239_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_240_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_240_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_240_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_240_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_240_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_240_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_240_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_240_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_241_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_241_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_241_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_241_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_241_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_241_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_241_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_241_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_242_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_242_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_242_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_242_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_242_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_242_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_242_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_242_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_243_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_243_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_243_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_243_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_243_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_243_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_243_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_243_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_244_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_244_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_244_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_244_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_244_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_244_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_244_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_244_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_245_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_245_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_245_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_245_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_245_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_245_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_245_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_245_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_246_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_246_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_246_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_246_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_246_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_246_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_246_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_246_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_247_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_247_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_247_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_247_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_247_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_247_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_247_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_247_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_248_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_248_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_248_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_248_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_248_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_248_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_248_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_248_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_249_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_249_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_249_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_249_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_249_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_249_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_249_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_249_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_250_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_250_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_250_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_250_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_250_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_250_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_250_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_250_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_251_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_251_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_251_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_251_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_251_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_251_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_251_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_251_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_252_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_252_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_252_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_252_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_252_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_252_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_252_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_252_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_253_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_253_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_253_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_253_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_253_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_253_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_253_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_253_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_254_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_254_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_254_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_254_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_254_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_254_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_254_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_254_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_255_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_255_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_255_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_255_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_255_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_255_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_255_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit cosGold_255_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_0_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_0_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_0_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_0_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_0_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_0_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_0_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_0_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_1_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_1_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_1_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_1_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_1_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_1_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_1_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_1_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_2_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_2_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_2_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_2_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_2_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_2_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_2_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_2_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_3_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_3_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_3_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_3_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_3_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_3_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_3_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_3_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_4_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_4_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_4_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_4_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_4_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_4_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_4_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_4_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_5_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_5_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_5_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_5_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_5_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_5_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_5_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_5_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_6_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_6_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_6_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_6_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_6_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_6_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_6_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_6_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_7_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_7_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_7_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_7_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_7_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_7_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_7_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_7_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_8_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_8_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_8_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_8_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_8_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_8_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_8_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_8_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_9_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_9_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_9_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_9_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_9_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_9_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_9_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_9_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_10_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_10_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_10_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_10_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_10_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_10_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_10_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_10_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_11_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_11_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_11_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_11_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_11_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_11_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_11_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_11_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_12_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_12_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_12_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_12_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_12_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_12_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_12_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_12_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_13_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_13_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_13_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_13_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_13_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_13_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_13_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_13_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_14_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_14_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_14_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_14_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_14_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_14_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_14_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_14_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_15_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_15_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_15_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_15_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_15_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_15_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_15_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_15_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_16_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_16_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_16_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_16_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_16_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_16_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_16_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_16_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_17_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_17_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_17_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_17_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_17_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_17_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_17_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_17_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_18_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_18_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_18_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_18_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_18_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_18_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_18_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_18_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_19_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_19_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_19_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_19_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_19_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_19_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_19_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_19_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_20_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_20_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_20_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_20_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_20_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_20_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_20_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_20_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_21_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_21_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_21_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_21_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_21_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_21_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_21_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_21_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_22_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_22_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_22_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_22_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_22_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_22_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_22_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_22_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_23_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_23_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_23_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_23_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_23_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_23_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_23_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_23_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_24_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_24_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_24_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_24_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_24_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_24_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_24_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_24_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_25_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_25_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_25_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_25_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_25_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_25_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_25_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_25_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_26_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_26_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_26_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_26_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_26_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_26_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_26_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_26_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_27_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_27_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_27_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_27_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_27_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_27_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_27_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_27_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_28_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_28_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_28_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_28_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_28_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_28_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_28_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_28_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_29_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_29_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_29_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_29_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_29_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_29_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_29_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_29_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_30_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_30_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_30_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_30_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_30_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_30_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_30_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_30_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_31_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_31_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_31_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_31_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_31_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_31_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_31_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_31_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_32_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_32_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_32_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_32_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_32_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_32_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_32_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_32_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_33_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_33_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_33_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_33_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_33_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_33_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_33_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_33_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_34_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_34_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_34_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_34_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_34_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_34_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_34_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_34_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_35_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_35_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_35_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_35_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_35_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_35_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_35_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_35_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_36_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_36_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_36_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_36_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_36_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_36_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_36_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_36_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_37_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_37_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_37_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_37_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_37_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_37_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_37_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_37_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_38_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_38_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_38_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_38_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_38_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_38_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_38_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_38_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_39_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_39_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_39_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_39_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_39_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_39_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_39_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_39_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_40_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_40_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_40_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_40_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_40_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_40_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_40_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_40_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_41_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_41_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_41_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_41_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_41_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_41_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_41_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_41_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_42_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_42_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_42_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_42_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_42_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_42_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_42_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_42_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_43_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_43_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_43_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_43_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_43_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_43_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_43_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_43_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_44_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_44_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_44_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_44_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_44_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_44_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_44_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_44_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_45_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_45_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_45_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_45_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_45_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_45_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_45_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_45_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_46_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_46_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_46_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_46_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_46_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_46_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_46_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_46_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_47_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_47_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_47_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_47_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_47_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_47_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_47_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_47_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_48_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_48_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_48_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_48_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_48_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_48_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_48_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_48_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_49_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_49_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_49_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_49_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_49_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_49_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_49_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_49_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_50_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_50_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_50_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_50_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_50_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_50_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_50_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_50_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_51_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_51_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_51_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_51_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_51_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_51_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_51_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_51_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_52_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_52_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_52_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_52_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_52_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_52_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_52_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_52_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_53_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_53_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_53_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_53_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_53_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_53_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_53_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_53_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_54_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_54_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_54_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_54_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_54_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_54_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_54_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_54_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_55_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_55_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_55_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_55_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_55_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_55_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_55_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_55_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_56_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_56_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_56_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_56_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_56_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_56_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_56_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_56_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_57_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_57_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_57_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_57_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_57_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_57_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_57_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_57_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_58_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_58_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_58_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_58_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_58_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_58_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_58_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_58_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_59_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_59_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_59_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_59_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_59_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_59_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_59_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_59_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_60_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_60_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_60_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_60_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_60_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_60_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_60_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_60_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_61_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_61_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_61_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_61_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_61_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_61_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_61_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_61_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_62_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_62_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_62_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_62_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_62_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_62_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_62_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_62_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_63_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_63_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_63_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_63_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_63_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_63_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_63_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_63_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_64_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_64_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_64_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_64_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_64_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_64_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_64_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_64_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_65_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_65_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_65_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_65_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_65_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_65_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_65_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_65_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_66_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_66_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_66_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_66_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_66_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_66_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_66_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_66_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_67_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_67_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_67_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_67_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_67_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_67_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_67_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_67_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_68_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_68_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_68_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_68_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_68_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_68_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_68_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_68_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_69_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_69_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_69_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_69_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_69_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_69_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_69_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_69_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_70_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_70_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_70_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_70_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_70_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_70_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_70_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_70_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_71_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_71_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_71_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_71_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_71_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_71_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_71_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_71_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_72_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_72_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_72_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_72_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_72_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_72_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_72_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_72_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_73_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_73_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_73_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_73_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_73_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_73_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_73_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_73_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_74_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_74_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_74_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_74_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_74_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_74_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_74_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_74_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_75_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_75_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_75_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_75_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_75_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_75_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_75_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_75_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_76_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_76_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_76_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_76_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_76_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_76_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_76_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_76_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_77_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_77_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_77_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_77_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_77_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_77_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_77_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_77_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_78_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_78_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_78_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_78_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_78_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_78_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_78_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_78_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_79_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_79_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_79_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_79_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_79_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_79_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_79_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_79_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_80_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_80_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_80_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_80_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_80_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_80_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_80_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_80_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_81_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_81_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_81_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_81_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_81_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_81_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_81_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_81_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_82_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_82_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_82_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_82_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_82_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_82_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_82_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_82_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_83_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_83_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_83_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_83_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_83_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_83_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_83_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_83_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_84_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_84_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_84_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_84_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_84_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_84_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_84_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_84_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_85_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_85_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_85_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_85_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_85_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_85_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_85_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_85_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_86_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_86_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_86_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_86_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_86_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_86_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_86_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_86_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_87_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_87_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_87_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_87_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_87_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_87_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_87_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_87_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_88_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_88_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_88_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_88_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_88_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_88_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_88_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_88_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_89_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_89_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_89_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_89_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_89_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_89_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_89_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_89_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_90_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_90_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_90_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_90_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_90_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_90_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_90_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_90_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_91_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_91_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_91_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_91_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_91_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_91_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_91_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_91_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_92_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_92_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_92_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_92_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_92_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_92_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_92_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_92_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_93_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_93_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_93_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_93_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_93_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_93_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_93_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_93_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_94_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_94_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_94_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_94_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_94_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_94_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_94_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_94_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_95_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_95_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_95_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_95_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_95_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_95_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_95_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_95_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_96_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_96_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_96_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_96_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_96_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_96_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_96_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_96_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_97_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_97_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_97_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_97_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_97_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_97_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_97_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_97_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_98_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_98_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_98_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_98_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_98_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_98_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_98_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_98_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_99_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_99_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_99_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_99_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_99_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_99_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_99_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_99_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_100_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_100_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_100_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_100_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_100_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_100_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_100_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_100_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_101_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_101_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_101_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_101_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_101_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_101_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_101_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_101_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_102_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_102_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_102_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_102_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_102_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_102_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_102_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_102_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_103_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_103_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_103_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_103_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_103_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_103_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_103_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_103_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_104_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_104_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_104_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_104_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_104_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_104_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_104_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_104_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_105_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_105_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_105_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_105_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_105_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_105_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_105_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_105_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_106_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_106_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_106_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_106_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_106_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_106_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_106_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_106_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_107_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_107_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_107_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_107_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_107_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_107_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_107_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_107_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_108_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_108_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_108_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_108_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_108_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_108_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_108_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_108_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_109_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_109_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_109_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_109_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_109_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_109_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_109_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_109_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_110_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_110_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_110_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_110_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_110_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_110_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_110_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_110_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_111_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_111_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_111_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_111_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_111_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_111_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_111_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_111_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_112_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_112_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_112_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_112_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_112_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_112_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_112_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_112_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_113_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_113_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_113_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_113_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_113_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_113_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_113_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_113_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_114_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_114_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_114_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_114_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_114_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_114_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_114_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_114_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_115_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_115_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_115_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_115_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_115_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_115_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_115_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_115_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_116_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_116_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_116_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_116_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_116_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_116_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_116_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_116_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_117_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_117_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_117_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_117_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_117_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_117_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_117_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_117_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_118_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_118_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_118_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_118_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_118_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_118_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_118_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_118_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_119_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_119_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_119_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_119_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_119_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_119_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_119_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_119_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_120_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_120_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_120_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_120_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_120_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_120_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_120_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_120_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_121_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_121_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_121_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_121_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_121_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_121_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_121_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_121_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_122_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_122_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_122_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_122_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_122_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_122_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_122_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_122_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_123_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_123_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_123_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_123_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_123_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_123_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_123_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_123_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_124_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_124_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_124_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_124_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_124_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_124_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_124_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_124_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_125_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_125_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_125_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_125_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_125_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_125_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_125_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_125_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_126_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_126_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_126_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_126_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_126_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_126_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_126_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_126_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_127_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_127_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_127_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_127_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_127_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_127_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_127_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_127_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_128_[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_128_[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_128_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_128_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_128_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_128_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_128_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_128_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_129_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_129_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_129_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_129_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_129_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_129_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_129_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_129_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_130_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_130_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_130_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_130_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_130_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_130_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_130_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_130_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_131_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_131_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_131_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_131_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_131_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_131_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_131_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_131_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_132_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_132_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_132_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_132_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_132_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_132_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_132_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_132_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_133_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_133_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_133_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_133_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_133_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_133_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_133_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_133_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_134_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_134_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_134_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_134_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_134_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_134_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_134_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_134_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_135_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_135_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_135_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_135_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_135_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_135_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_135_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_135_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_136_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_136_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_136_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_136_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_136_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_136_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_136_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_136_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_137_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_137_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_137_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_137_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_137_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_137_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_137_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_137_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_138_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_138_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_138_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_138_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_138_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_138_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_138_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_138_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_139_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_139_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_139_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_139_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_139_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_139_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_139_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_139_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_140_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_140_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_140_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_140_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_140_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_140_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_140_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_140_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_141_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_141_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_141_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_141_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_141_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_141_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_141_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_141_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_142_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_142_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_142_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_142_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_142_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_142_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_142_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_142_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_143_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_143_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_143_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_143_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_143_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_143_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_143_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_143_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_144_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_144_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_144_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_144_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_144_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_144_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_144_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_144_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_145_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_145_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_145_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_145_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_145_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_145_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_145_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_145_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_146_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_146_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_146_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_146_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_146_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_146_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_146_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_146_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_147_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_147_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_147_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_147_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_147_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_147_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_147_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_147_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_148_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_148_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_148_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_148_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_148_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_148_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_148_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_148_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_149_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_149_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_149_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_149_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_149_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_149_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_149_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_149_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_150_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_150_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_150_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_150_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_150_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_150_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_150_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_150_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_151_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_151_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_151_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_151_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_151_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_151_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_151_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_151_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_152_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_152_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_152_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_152_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_152_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_152_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_152_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_152_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_153_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_153_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_153_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_153_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_153_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_153_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_153_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_153_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_154_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_154_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_154_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_154_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_154_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_154_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_154_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_154_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_155_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_155_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_155_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_155_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_155_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_155_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_155_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_155_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_156_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_156_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_156_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_156_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_156_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_156_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_156_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_156_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_157_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_157_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_157_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_157_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_157_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_157_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_157_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_157_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_158_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_158_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_158_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_158_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_158_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_158_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_158_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_158_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_159_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_159_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_159_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_159_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_159_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_159_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_159_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_159_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_160_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_160_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_160_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_160_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_160_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_160_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_160_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_160_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_161_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_161_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_161_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_161_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_161_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_161_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_161_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_161_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_162_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_162_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_162_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_162_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_162_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_162_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_162_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_162_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_163_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_163_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_163_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_163_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_163_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_163_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_163_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_163_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_164_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_164_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_164_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_164_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_164_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_164_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_164_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_164_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_165_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_165_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_165_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_165_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_165_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_165_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_165_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_165_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_166_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_166_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_166_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_166_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_166_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_166_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_166_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_166_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_167_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_167_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_167_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_167_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_167_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_167_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_167_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_167_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_168_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_168_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_168_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_168_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_168_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_168_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_168_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_168_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_169_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_169_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_169_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_169_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_169_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_169_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_169_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_169_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_170_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_170_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_170_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_170_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_170_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_170_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_170_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_170_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_171_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_171_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_171_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_171_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_171_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_171_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_171_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_171_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_172_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_172_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_172_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_172_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_172_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_172_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_172_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_172_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_173_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_173_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_173_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_173_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_173_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_173_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_173_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_173_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_174_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_174_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_174_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_174_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_174_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_174_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_174_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_174_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_175_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_175_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_175_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_175_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_175_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_175_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_175_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_175_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_176_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_176_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_176_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_176_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_176_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_176_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_176_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_176_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_177_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_177_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_177_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_177_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_177_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_177_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_177_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_177_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_178_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_178_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_178_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_178_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_178_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_178_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_178_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_178_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_179_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_179_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_179_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_179_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_179_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_179_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_179_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_179_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_180_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_180_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_180_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_180_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_180_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_180_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_180_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_180_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_181_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_181_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_181_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_181_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_181_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_181_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_181_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_181_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_182_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_182_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_182_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_182_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_182_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_182_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_182_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_182_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_183_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_183_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_183_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_183_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_183_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_183_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_183_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_183_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_184_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_184_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_184_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_184_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_184_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_184_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_184_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_184_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_185_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_185_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_185_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_185_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_185_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_185_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_185_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_185_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_186_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_186_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_186_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_186_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_186_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_186_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_186_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_186_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_187_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_187_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_187_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_187_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_187_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_187_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_187_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_187_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_188_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_188_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_188_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_188_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_188_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_188_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_188_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_188_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_189_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_189_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_189_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_189_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_189_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_189_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_189_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_189_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_190_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_190_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_190_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_190_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_190_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_190_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_190_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_190_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_191_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_191_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_191_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_191_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_191_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_191_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_191_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_191_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_192_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_192_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_192_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_192_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_192_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_192_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_192_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_192_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_193_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_193_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_193_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_193_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_193_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_193_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_193_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_193_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_194_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_194_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_194_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_194_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_194_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_194_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_194_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_194_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_195_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_195_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_195_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_195_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_195_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_195_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_195_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_195_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_196_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_196_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_196_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_196_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_196_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_196_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_196_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_196_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_197_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_197_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_197_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_197_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_197_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_197_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_197_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_197_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_198_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_198_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_198_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_198_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_198_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_198_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_198_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_198_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_199_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_199_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_199_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_199_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_199_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_199_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_199_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_199_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_200_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_200_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_200_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_200_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_200_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_200_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_200_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_200_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_201_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_201_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_201_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_201_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_201_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_201_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_201_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_201_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_202_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_202_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_202_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_202_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_202_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_202_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_202_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_202_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_203_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_203_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_203_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_203_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_203_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_203_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_203_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_203_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_204_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_204_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_204_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_204_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_204_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_204_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_204_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_204_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_205_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_205_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_205_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_205_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_205_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_205_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_205_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_205_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_206_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_206_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_206_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_206_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_206_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_206_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_206_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_206_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_207_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_207_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_207_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_207_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_207_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_207_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_207_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_207_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_208_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_208_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_208_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_208_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_208_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_208_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_208_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_208_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_209_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_209_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_209_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_209_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_209_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_209_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_209_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_209_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_210_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_210_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_210_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_210_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_210_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_210_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_210_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_210_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_211_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_211_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_211_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_211_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_211_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_211_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_211_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_211_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_212_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_212_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_212_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_212_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_212_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_212_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_212_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_212_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_213_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_213_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_213_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_213_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_213_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_213_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_213_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_213_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_214_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_214_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_214_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_214_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_214_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_214_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_214_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_214_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_215_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_215_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_215_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_215_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_215_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_215_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_215_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_215_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_216_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_216_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_216_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_216_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_216_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_216_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_216_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_216_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_217_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_217_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_217_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_217_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_217_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_217_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_217_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_217_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_218_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_218_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_218_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_218_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_218_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_218_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_218_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_218_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_219_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_219_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_219_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_219_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_219_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_219_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_219_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_219_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_220_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_220_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_220_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_220_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_220_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_220_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_220_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_220_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_221_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_221_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_221_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_221_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_221_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_221_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_221_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_221_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_222_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_222_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_222_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_222_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_222_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_222_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_222_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_222_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_223_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_223_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_223_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_223_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_223_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_223_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_223_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_223_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_224_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_224_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_224_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_224_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_224_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_224_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_224_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_224_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_225_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_225_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_225_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_225_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_225_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_225_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_225_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_225_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_226_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_226_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_226_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_226_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_226_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_226_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_226_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_226_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_227_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_227_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_227_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_227_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_227_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_227_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_227_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_227_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_228_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_228_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_228_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_228_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_228_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_228_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_228_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_228_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_229_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_229_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_229_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_229_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_229_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_229_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_229_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_229_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_230_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_230_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_230_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_230_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_230_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_230_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_230_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_230_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_231_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_231_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_231_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_231_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_231_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_231_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_231_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_231_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_232_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_232_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_232_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_232_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_232_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_232_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_232_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_232_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_233_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_233_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_233_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_233_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_233_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_233_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_233_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_233_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_234_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_234_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_234_[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_234_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_234_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_234_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_234_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_234_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_235_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_235_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_235_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_235_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_235_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_235_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_235_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_235_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_236_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_236_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_236_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_236_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_236_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_236_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_236_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_236_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_237_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_237_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_237_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_237_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_237_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_237_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_237_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_237_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_238_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_238_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_238_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_238_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_238_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_238_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_238_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_238_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_239_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_239_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_239_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_239_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_239_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_239_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_239_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_239_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_240_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_240_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_240_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_240_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_240_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_240_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_240_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_240_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_241_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_241_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_241_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_241_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_241_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_241_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_241_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_241_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_242_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_242_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_242_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_242_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_242_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_242_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_242_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_242_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_243_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_243_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_243_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_243_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_243_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_243_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_243_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_243_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_244_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_244_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_244_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_244_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_244_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_244_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_244_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_244_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_245_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_245_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_245_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_245_[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_245_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_245_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_245_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_245_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_246_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_246_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_246_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_246_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_246_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_246_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_246_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_246_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_247_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_247_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_247_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_247_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_247_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_247_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_247_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_247_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_248_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_248_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_248_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_248_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_248_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_248_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_248_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_248_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_249_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_249_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_249_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_249_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_249_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_249_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_249_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_249_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_250_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_250_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_250_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_250_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_250_[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_250_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_250_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_250_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_251_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_251_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_251_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_251_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_251_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_251_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_251_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_251_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_252_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_252_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_252_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_252_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_252_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_252_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_252_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_252_[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_253_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_253_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_253_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_253_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_253_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_253_[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_253_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_253_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_254_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_254_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_254_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_254_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_254_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_254_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_254_[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_254_[0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_255_[7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_255_[6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_255_[5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_255_[4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_255_[3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_255_[2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_255_[1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\dds.v":17:2:17:7|Register bit sinGold_255_[0] is always 0, optimizing ...
@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000001
	tag=96'b011001100110000101100010010111110110001101101100011010110101111100111000010011010100100001111010
   Generated name = syn_hyper_source_1s_fab_clk_8MHz

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000001
	tag=104'b01100110011000010110001001011111011000110110110001101011010111110011000100110110010011010100100001111010
   Generated name = syn_hyper_source_1s_fab_clk_16MHz

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000001
	tag=64'b0111010001100101011011010111000001011111011100110110001101101011
   Generated name = syn_hyper_source_1s_temp_sck

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000001
	tag=72'b011101000110010101101101011100000011001101011111011000110111001101101110
   Generated name = syn_hyper_source_1s_temp3_csn

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000001
	tag=72'b011101000110010101101101011100000011001001011111011000110111001101101110
   Generated name = syn_hyper_source_1s_temp2_csn

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000001
	tag=72'b011101000110010101101101011100000011000101011111011000110111001101101110
   Generated name = syn_hyper_source_1s_temp1_csn

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000001
	tag=56'b01110100011001010110110101110000010111110111001101101111
   Generated name = syn_hyper_source_1s_temp_so

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000001111
	tag=16'b0100001001010111
   Generated name = syn_hyper_source_15s_BW

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000001111
	tag=48'b010000100101011101011111011011110111010101110100
   Generated name = syn_hyper_source_15s_BW_out

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000001001
	tag=56'b01100100011000010110001100110001010111110110010001100010
   Generated name = syn_hyper_source_9s_dac1_db

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000001
	tag=80'b01010011010001010100111001010011010001010101111101000011010100110101111100110001
   Generated name = syn_hyper_source_1s_SENSE_CS_1

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000010
	tag=72'b010100110100010101001110010100110100010101011111010001000100100101001110
   Generated name = syn_hyper_source_2s_SENSE_DIN

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000010
	tag=80'b01010011010001010100111001010011010001010101111101000100010011110101010101010100
   Generated name = syn_hyper_source_2s_SENSE_DOUT

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000001
	tag=48'b011011110110001101101100011010110101111100110001
   Generated name = syn_hyper_source_1s_oclk_1

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000001000
	tag=96'b011001100111001001011111011000010110010001100011010111110110001101101111011101010110111001110100
   Generated name = syn_hyper_source_8s_fr_adc_count

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000100000
	tag=32'b01100110011100100110010101110001
   Generated name = syn_hyper_source_32s_freq

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000001001
	tag=72'b011001000110000101100011010111110110001101101111011101010110111001110100
   Generated name = syn_hyper_source_9s_dac_count

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000001
	tag=64'b0110001101101100011010110101111101100100011000010110001100110010
   Generated name = syn_hyper_source_1s_clk_dac2

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000001
	tag=64'b0110001101101100011010110101111101100100011000010110001100110001
   Generated name = syn_hyper_source_1s_clk_dac1

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000001001000
	tag=72'b011001000110000101110100011000010101111100110010011000010110010001100011
   Generated name = syn_hyper_source_72s_data_2adc

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000001101100
	tag=104'b01100100011000010111010001100001010111110110011001110010011011110110110101011111011000010110010001100011
   Generated name = syn_hyper_source_108s_data_from_adc

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000010
	tag=72'b011100110110010001110110010111110110001101101111011101010110111001110100
   Generated name = syn_hyper_source_2s_sdv_count

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000001000
	tag=96'b011001100111001001011111011001000110000101100011010111110110001101101111011101010110111001110100
   Generated name = syn_hyper_source_8s_fr_dac_count

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000001000
	tag=56'b01100100011001000111001101011111011000110110111101110011
   Generated name = syn_hyper_source_8s_dds_cos

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000001000
	tag=56'b01100100011001000111001101011111011100110110100101101110
   Generated name = syn_hyper_source_8s_dds_sin

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000001111
	tag=80'b01100110011100000110011101100001010111110110001101101111011101010110111001110100
   Generated name = syn_hyper_source_15s_fpga_count

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000001111
	tag=96'b011001100111000001100111011000010101111101110011011010000110100101100110011101000101111100110010
   Generated name = syn_hyper_source_15s_fpga_shift_2

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000100000
	tag=80'b01110100011001010110110101110000010111110110001101101111011101010110111001110100
   Generated name = syn_hyper_source_32s_temp_count

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000000101
	tag=120'b011101000110010101101101011100000101111101100011011011110111010101101110011101000101111101100100011000010111010001100001
   Generated name = syn_hyper_source_5s_temp_count_data

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000010000
	tag=40'b0111010001100101011011010111000000110001
   Generated name = syn_hyper_source_16s_temp1

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000010000
	tag=40'b0111010001100101011011010111000000110010
   Generated name = syn_hyper_source_16s_temp2

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000010000
	tag=40'b0111010001100101011011010111000000110011
   Generated name = syn_hyper_source_16s_temp3

@N: CG364 :"C:\Microsemi\Libero_v11.6\Synopsys\fpga_J-2015.03M-3\lib\vlog\hypermods.v":9:7:9:22|Synthesizing module syn_hyper_source

	w=32'b00000000000000000000000000100000
	tag=72'b011101000110100101101101011001010101111101110011011001010110111001110011
   Generated name = syn_hyper_source_32s_time_sens

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":4:7:4:15|Synthesizing module led_igloo

@W: CS263 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":189:16:189:24|Port-width mismatch for port in_value. Formal has width 8, Actual 9
@W: CG133 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":17:17:17:20|No assignment to out1
@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":18:13:18:16|No assignment to wire out2

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":30:13:30:17|No assignment to wire BW_36

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":35:13:35:22|No assignment to wire dac1_sleep

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":37:20:37:23|No assignment to wire fl_a

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":38:13:38:20|No assignment to wire fl_byten

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":39:13:39:18|No assignment to wire fl_cen

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":40:19:40:23|No assignment to wire fl_dq

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":41:13:41:18|No assignment to wire fl_oen

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":42:13:42:21|No assignment to wire fl_resetn

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":43:13:43:19|No assignment to wire fl_ryby

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":44:13:44:18|No assignment to wire fl_wen

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":45:13:45:18|No assignment to wire fl_wpn

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":46:13:46:19|No assignment to wire sr_cs1n

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":47:13:47:18|No assignment to wire sr_cs2

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":48:13:48:18|No assignment to wire sr_lbn

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":49:13:49:18|No assignment to wire sr_oen

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":50:13:50:18|No assignment to wire sr_ubn

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":51:13:51:18|No assignment to wire sr_wen

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":54:13:54:22|No assignment to wire clk_out_n1

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":62:13:62:22|No assignment to wire clk_out_n2

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":63:13:63:18|No assignment to wire CSN_n1

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":66:13:66:21|No assignment to wire GPS1_IDLE

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":68:13:68:20|No assignment to wire GPS1_PGM

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":71:13:71:21|No assignment to wire GPS1_SCLK

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":72:13:72:22|No assignment to wire GPS1_SDATA

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":73:13:73:21|No assignment to wire GPS1_SHDN

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":75:13:75:18|No assignment to wire REF_CE

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":76:13:76:19|No assignment to wire REF_CLK

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":77:13:77:20|No assignment to wire REF_DATA

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":78:13:78:18|No assignment to wire REF_LD

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":79:13:79:18|No assignment to wire REF_LE

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":80:13:80:21|No assignment to wire REF_MXOUT

@W: CG134 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":84:23:84:32|No assignment to bit 0 of SENSE_DOUT
@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":87:13:87:19|No assignment to wire dsa_clk

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":88:13:88:20|No assignment to wire dsa_data

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":89:13:89:18|No assignment to wire dsa_le

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":91:13:91:20|No assignment to wire en_modul

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":94:13:94:18|No assignment to wire GPIO17

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":108:13:108:17|No assignment to wire GPIO2

@W: CG360 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":109:13:109:17|No assignment to wire GPIO1

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":309:0:309:5|Pruning register en_clk_temp 

@W: CL169 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":203:0:203:5|Pruning register fpga_data_receive_pos[14:0] 

@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[0][0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[0][1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[0][2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[0][3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[0][4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[0][5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[0][6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[0][7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[1][0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[1][1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[1][2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[1][3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[1][4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[1][5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[1][6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[1][7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[2][0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[2][1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[2][2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[2][3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[2][4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[2][5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[2][6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[2][7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[3][0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[3][1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[3][2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[3][3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[3][4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[3][5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[3][6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[3][7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[4][0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[4][1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[4][2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[4][3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[4][4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[4][5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[4][6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[4][7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[5][0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[5][1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[5][2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[5][3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[5][4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[5][5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[5][6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[5][7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[6][0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[6][1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[6][2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[6][3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[6][4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[6][5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[6][6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[6][7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[7][0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[7][1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[7][2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[7][3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[7][4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[7][5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[7][6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[7][7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[8][0] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[8][1] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[8][2] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[8][3] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[8][4] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[8][5] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[8][6] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":321:3:321:8|Register bit data_2adc[8][7] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":408:4:408:9|Register bit GPIO12 is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":384:4:384:9|Register bit fr_adc_count[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":384:4:384:9|Register bit fr_adc_count[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":384:4:384:9|Register bit freq[0] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":384:4:384:9|Register bit freq[1] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":384:4:384:9|Register bit freq[2] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":384:4:384:9|Register bit freq[3] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":384:4:384:9|Register bit freq[4] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":384:4:384:9|Register bit freq[5] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":384:4:384:9|Register bit freq[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":384:4:384:9|Register bit freq[14] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":384:4:384:9|Register bit freq[19] is always 1, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":384:4:384:9|Register bit freq[23] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":384:4:384:9|Register bit freq[24] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":384:4:384:9|Register bit freq[25] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":384:4:384:9|Register bit freq[26] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":384:4:384:9|Register bit freq[27] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":384:4:384:9|Register bit freq[28] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":384:4:384:9|Register bit freq[29] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":384:4:384:9|Register bit freq[30] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":384:4:384:9|Register bit freq[31] is always 0, optimizing ...
@W: CL279 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":384:4:384:9|Pruning register bits 7 to 6 of fr_adc_count[7:0] 

@W: CL279 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":384:4:384:9|Pruning register bits 31 to 23 of freq[31:0] 

@W: CL260 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":384:4:384:9|Pruning register bit 19 of freq[31:0] 

@W: CL260 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":384:4:384:9|Pruning register bit 14 of freq[31:0] 

@W: CL279 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":384:4:384:9|Pruning register bits 6 to 0 of freq[31:0] 

@N: CG364 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build\build.v":9:7:9:11|Synthesizing module build

@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":334:2:334:7|Register bit cnt[6] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":334:2:334:7|Register bit cnt[7] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":334:2:334:7|Register bit cnt[8] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":334:2:334:7|Register bit cnt[9] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":156:4:156:9|Register bit dac_count[8] is always 0, optimizing ...
@W: CL260 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":156:4:156:9|Pruning register bit 8 of dac_count[8:0] 

@W: CL260 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":384:4:384:9|Pruning register bit 4 of fr_adc_count[5:0] 

@W: CL279 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":334:2:334:7|Pruning register bits 9 to 6 of cnt[9:0] 

@W: CL279 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":384:4:384:9|Pruning register bits 12 to 10 of freq[13:7] 

@N: CL177 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":203:0:203:5|Sharing sequential element BW_out.
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":408:4:408:9|Register bit cnt_freq[23] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":408:4:408:9|Register bit cnt_freq[24] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":408:4:408:9|Register bit cnt_freq[25] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":408:4:408:9|Register bit cnt_freq[26] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":408:4:408:9|Register bit cnt_freq[27] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":408:4:408:9|Register bit cnt_freq[28] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":408:4:408:9|Register bit cnt_freq[29] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":408:4:408:9|Register bit cnt_freq[30] is always 0, optimizing ...
@W: CL189 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":408:4:408:9|Register bit cnt_freq[31] is always 0, optimizing ...
@W: CL279 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":408:4:408:9|Pruning register bits 31 to 23 of cnt_freq[31:0] 

@N: CL177 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":203:0:203:5|Sharing sequential element fpga_shift.
@N: CL201 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":233:0:233:5|Trying to extract state machine for register temp_state
@N: CL201 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":334:2:334:7|Trying to extract state machine for register state
@A: CL153 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":17:17:17:20|*Unassigned bits of out1 are referenced and tied to 0 -- simulation mismatch possible.
@W: CL156 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":228:12:228:20|*Input SENSE_DOUT_5[1:0] to expression [instance] has undriven bits that are tied to 0 -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":18:13:18:16|*Output out2 has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":30:13:30:17|*Output BW_36 has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":35:13:35:22|*Output dac1_sleep has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":37:20:37:23|*Output fl_a has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":38:13:38:20|*Output fl_byten has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":39:13:39:18|*Output fl_cen has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":40:19:40:23|*Output fl_dq has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":41:13:41:18|*Output fl_oen has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":42:13:42:21|*Output fl_resetn has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":43:13:43:19|*Output fl_ryby has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":44:13:44:18|*Output fl_wen has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":45:13:45:18|*Output fl_wpn has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":46:13:46:19|*Output sr_cs1n has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":47:13:47:18|*Output sr_cs2 has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":48:13:48:18|*Output sr_lbn has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":49:13:49:18|*Output sr_oen has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":50:13:50:18|*Output sr_ubn has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":51:13:51:18|*Output sr_wen has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":54:13:54:22|*Output clk_out_n1 has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":62:13:62:22|*Output clk_out_n2 has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":63:13:63:18|*Output CSN_n1 has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":66:13:66:21|*Output GPS1_IDLE has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":68:13:68:20|*Output GPS1_PGM has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":71:13:71:21|*Output GPS1_SCLK has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":72:13:72:22|*Output GPS1_SDATA has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":73:13:73:21|*Output GPS1_SHDN has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":75:13:75:18|*Output REF_CE has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":76:13:76:19|*Output REF_CLK has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":77:13:77:20|*Output REF_DATA has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":78:13:78:18|*Output REF_LD has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":79:13:79:18|*Output REF_LE has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":80:13:80:21|*Output REF_MXOUT has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":84:23:84:32|*Output SENSE_DOUT has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":87:13:87:19|*Output dsa_clk has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":88:13:88:20|*Output dsa_data has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":89:13:89:18|*Output dsa_le has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":91:13:91:20|*Output en_modul has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":94:13:94:18|*Output GPIO17 has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":108:13:108:17|*Output GPIO2 has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":109:13:109:17|*Output GPIO1 has undriven bits -- simulation mismatch possible.
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":5:12:5:20|Input init_done is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":6:12:6:25|Input fab_clk_100MHz is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\hdl\led.v":9:12:9:26|Input fab_clk_1_17MHz is unused
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb\FABOSC_0\build_sb_FABOSC_0_OSC.v":17:7:17:20|*Output RCOSC_1MHZ_CCC has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb\FABOSC_0\build_sb_FABOSC_0_OSC.v":18:7:18:20|*Output RCOSC_1MHZ_O2F has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb\FABOSC_0\build_sb_FABOSC_0_OSC.v":19:7:19:16|*Output XTLOSC_CCC has undriven bits -- simulation mismatch possible.
@W: CL157 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb\FABOSC_0\build_sb_FABOSC_0_OSC.v":20:7:20:16|*Output XTLOSC_O2F has undriven bits -- simulation mismatch possible.
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\work\build_sb\FABOSC_0\build_sb_FABOSC_0_OSC.v":14:7:14:9|Input XTL is unused
@N: CL177 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif0_spll_lock_q2.
@N: CL177 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif1_spll_lock_q2.
@N: CL177 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element sdif2_spll_lock_q2.
@N: CL177 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":963:4:963:9|Sharing sequential element fpll_lock_q2.
@N: CL201 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1365:4:1365:9|Trying to extract state machine for register sdif3_state
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1300:4:1300:9|Trying to extract state machine for register sdif2_state
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1235:4:1235:9|Trying to extract state machine for register sdif1_state
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1170:4:1170:9|Trying to extract state machine for register sdif0_state
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":1089:4:1089:9|Trying to extract state machine for register sm0_state
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":29:20:29:28|Input CLK_LTSSM is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":56:20:56:28|Input FPLL_LOCK is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":59:20:59:34|Input SDIF0_SPLL_LOCK is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":68:20:68:34|Input SDIF1_SPLL_LOCK is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":72:20:72:34|Input SDIF2_SPLL_LOCK is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":76:20:76:34|Input SDIF3_SPLL_LOCK is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":90:20:90:29|Input SDIF0_PSEL is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":91:20:91:31|Input SDIF0_PWRITE is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":92:20:92:31|Input SDIF0_PRDATA is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":93:20:93:29|Input SDIF1_PSEL is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":94:20:94:31|Input SDIF1_PWRITE is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":95:20:95:31|Input SDIF1_PRDATA is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":96:20:96:29|Input SDIF2_PSEL is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":97:20:97:31|Input SDIF2_PWRITE is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":98:20:98:31|Input SDIF2_PRDATA is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":99:20:99:29|Input SDIF3_PSEL is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":100:20:100:31|Input SDIF3_PWRITE is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":101:20:101:31|Input SDIF3_PRDATA is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":107:20:107:37|Input SOFT_EXT_RESET_OUT is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":108:20:108:33|Input SOFT_RESET_F2M is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":109:20:109:32|Input SOFT_M3_RESET is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":110:20:110:49|Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":111:20:111:39|Input SOFT_FDDR_CORE_RESET is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":112:20:112:39|Input SOFT_SDIF0_PHY_RESET is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":113:20:113:40|Input SOFT_SDIF0_CORE_RESET is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":114:20:114:39|Input SOFT_SDIF1_PHY_RESET is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":115:20:115:40|Input SOFT_SDIF1_CORE_RESET is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":116:20:116:39|Input SOFT_SDIF2_PHY_RESET is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":117:20:117:40|Input SOFT_SDIF2_CORE_RESET is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":118:20:118:39|Input SOFT_SDIF3_PHY_RESET is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":119:20:119:40|Input SOFT_SDIF3_CORE_RESET is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":123:20:123:42|Input SOFT_SDIF0_0_CORE_RESET is unused
@W: CL159 :"C:\Projects\Verilog\led_IGLOO\led_dac_adc_qudr\led_dac_adc_work\libero\Mayak_DAC_ADC\component\Actel\DirectCore\CoreResetP\7.0.104\rtl\vlog\core\coreresetp.v":124:20:124:42|Input SOFT_SDIF0_1_CORE_RESET is unused
