ARM GAS  /tmp/cc4pQ3RU.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.eabi_attribute 28, 1
   5              		.fpu fpv4-sp-d16
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.thumb
  16              		.syntax unified
  17              		.file	"stm32f4xx_hal_exti.c"
  18              		.text
  19              	.Ltext0:
  20              		.cfi_sections	.debug_frame
  21              		.section	.text.HAL_EXTI_SetConfigLine,"ax",%progbits
  22              		.align	2
  23              		.global	HAL_EXTI_SetConfigLine
  24              		.thumb
  25              		.thumb_func
  27              	HAL_EXTI_SetConfigLine:
  28              	.LFB130:
  29              		.file 1 "Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c"
   1:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** /**
   2:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   ******************************************************************************
   3:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @file    stm32f4xx_hal_exti.c
   4:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @author  MCD Application Team
   5:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @brief   EXTI HAL module driver.
   6:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   *          This file provides firmware functions to manage the following
   7:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   *          functionalities of the Extended Interrupts and events controller (EXTI) peripheral:
   8:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   *           + Initialization and de-initialization functions
   9:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   *           + IO operation functions
  10:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   *
  11:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   @verbatim
  12:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   ==============================================================================
  13:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****                     ##### EXTI Peripheral features #####
  14:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   ==============================================================================
  15:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   [..]
  16:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     (+) Each Exti line can be configured within this driver.
  17:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
  18:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     (+) Exti line can be configured in 3 different modes
  19:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****         (++) Interrupt
  20:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****         (++) Event
  21:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****         (++) Both of them
  22:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
  23:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     (+) Configurable Exti lines can be configured with 3 different triggers
  24:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****         (++) Rising
  25:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****         (++) Falling
  26:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****         (++) Both of them
  27:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
  28:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     (+) When set in interrupt mode, configurable Exti lines have two different
  29:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****         interrupts pending registers which allow to distinguish which transition
ARM GAS  /tmp/cc4pQ3RU.s 			page 2


  30:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****         occurs:
  31:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****         (++) Rising edge pending interrupt
  32:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****         (++) Falling
  33:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
  34:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     (+) Exti lines 0 to 15 are linked to gpio pin number 0 to 15. Gpio port can
  35:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****         be selected through multiplexer.
  36:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
  37:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****                      ##### How to use this driver #####
  38:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   ==============================================================================
  39:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   [..]
  40:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
  41:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     (#) Configure the EXTI line using HAL_EXTI_SetConfigLine().
  42:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****         (++) Choose the interrupt line number by setting "Line" member from
  43:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****              EXTI_ConfigTypeDef structure.
  44:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****         (++) Configure the interrupt and/or event mode using "Mode" member from
  45:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****              EXTI_ConfigTypeDef structure.
  46:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****         (++) For configurable lines, configure rising and/or falling trigger
  47:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****              "Trigger" member from EXTI_ConfigTypeDef structure.
  48:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
  49:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     (#) Get current Exti configuration of a dedicated line using
  50:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****         HAL_EXTI_GetConfigLine().
  51:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****         (++) Provide exiting handle as parameter.
  52:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****         (++) Provide pointer on EXTI_ConfigTypeDef structure as second parameter.
  53:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
  54:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     (#) Clear Exti configuration of a dedicated line using HAL_EXTI_GetConfigLine().
  55:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****         (++) Provide exiting handle as parameter.
  56:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
  57:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     (#) Register callback to treat Exti interrupts using HAL_EXTI_RegisterCallback().
  58:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****         (++) Provide exiting handle as first parameter.
  59:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****         (++) Provide which callback will be registered using one value from
  60:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****              EXTI_CallbackIDTypeDef.
  61:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****         (++) Provide callback function pointer.
  62:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
  63:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     (#) Get interrupt pending bit using HAL_EXTI_GetPending().
  64:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
  65:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     (#) Clear interrupt pending bit using HAL_EXTI_GetPending().
  66:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
  67:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     (#) Generate software interrupt using HAL_EXTI_GenerateSWI().
  68:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
  69:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   @endverbatim
  70:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   ******************************************************************************
  71:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @attention
  72:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   *
  73:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * <h2><center>&copy; Copyright (c) 2018 STMicroelectronics.
  74:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * All rights reserved.</center></h2>
  75:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   *
  76:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  77:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * the "License"; You may not use this file except in compliance with the
  78:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * License. You may obtain a copy of the License at:
  79:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   *                        opensource.org/licenses/BSD-3-Clause
  80:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   *
  81:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   ******************************************************************************
  82:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   */
  83:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
  84:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** /* Includes ------------------------------------------------------------------*/
  85:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** #include "stm32f4xx_hal.h"
  86:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
ARM GAS  /tmp/cc4pQ3RU.s 			page 3


  87:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** /** @addtogroup STM32F4xx_HAL_Driver
  88:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @{
  89:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   */
  90:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
  91:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** /** @addtogroup EXTI
  92:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @{
  93:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   */
  94:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** /** MISRA C:2012 deviation rule has been granted for following rule:
  95:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * Rule-18.1_b - Medium: Array `EXTICR' 1st subscript interval [0,7] may be out
  96:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * of bounds [0,3] in following API :
  97:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * HAL_EXTI_SetConfigLine
  98:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * HAL_EXTI_GetConfigLine
  99:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * HAL_EXTI_ClearConfigLine
 100:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   */
 101:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 102:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** #ifdef HAL_EXTI_MODULE_ENABLED
 103:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 104:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** /* Private typedef -----------------------------------------------------------*/
 105:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** /* Private defines -----------------------------------------------------------*/
 106:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** /** @defgroup EXTI_Private_Constants EXTI Private Constants
 107:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @{
 108:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   */
 109:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 110:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** /**
 111:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @}
 112:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   */
 113:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 114:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** /* Private macros ------------------------------------------------------------*/
 115:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** /* Private variables ---------------------------------------------------------*/
 116:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** /* Private function prototypes -----------------------------------------------*/
 117:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** /* Exported functions --------------------------------------------------------*/
 118:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 119:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** /** @addtogroup EXTI_Exported_Functions
 120:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @{
 121:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   */
 122:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 123:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** /** @addtogroup EXTI_Exported_Functions_Group1
 124:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   *  @brief    Configuration functions
 125:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   *
 126:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** @verbatim
 127:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****  ===============================================================================
 128:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****               ##### Configuration functions #####
 129:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****  ===============================================================================
 130:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 131:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** @endverbatim
 132:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @{
 133:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   */
 134:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 135:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** /**
 136:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @brief  Set configuration of a dedicated Exti line.
 137:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @param  hexti Exti handle.
 138:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @param  pExtiConfig Pointer on EXTI configuration to be set.
 139:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @retval HAL Status.
 140:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   */
 141:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** HAL_StatusTypeDef HAL_EXTI_SetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig
 142:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** {
  30              		.loc 1 142 0
ARM GAS  /tmp/cc4pQ3RU.s 			page 4


  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  35              	.LVL0:
 143:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   uint32_t regval;
 144:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 145:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   /* Check null pointer */
 146:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   if ((hexti == NULL) || (pExtiConfig == NULL))
  36              		.loc 1 146 0
  37 0000 0028     		cmp	r0, #0
  38 0002 3AD0     		beq	.L4
  39              		.loc 1 146 0 is_stmt 0 discriminator 1
  40 0004 0029     		cmp	r1, #0
  41 0006 3AD0     		beq	.L5
 142:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   uint32_t regval;
  42              		.loc 1 142 0 is_stmt 1
  43 0008 10B4     		push	{r4}
  44              	.LCFI0:
  45              		.cfi_def_cfa_offset 4
  46              		.cfi_offset 4, -4
 147:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   {
 148:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     return HAL_ERROR;
 149:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   }
 150:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 151:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   /* Check parameters */
 152:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   assert_param(IS_EXTI_LINE(pExtiConfig->Line));
 153:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   assert_param(IS_EXTI_MODE(pExtiConfig->Mode));
 154:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   assert_param(IS_EXTI_TRIGGER(pExtiConfig->Trigger));
 155:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 156:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   /* Assign line number to handle */
 157:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   hexti->Line = pExtiConfig->Line;
  47              		.loc 1 157 0
  48 000a 0A68     		ldr	r2, [r1]
  49 000c 0260     		str	r2, [r0]
 158:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 159:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   /* Clear EXTI line configuration */
 160:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   EXTI->IMR &= ~pExtiConfig->Line;
  50              		.loc 1 160 0
  51 000e 1E4B     		ldr	r3, .L8
  52 0010 1A68     		ldr	r2, [r3]
  53 0012 0868     		ldr	r0, [r1]
  54              	.LVL1:
  55 0014 22EA0002 		bic	r2, r2, r0
  56 0018 1A60     		str	r2, [r3]
 161:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   EXTI->EMR &= ~pExtiConfig->Line;
  57              		.loc 1 161 0
  58 001a 5A68     		ldr	r2, [r3, #4]
  59 001c 0868     		ldr	r0, [r1]
  60 001e 22EA0002 		bic	r2, r2, r0
  61 0022 5A60     		str	r2, [r3, #4]
  62              	.LVL2:
 162:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 163:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   /* Select the Mode for the selected external interrupts */
 164:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   regval = (uint32_t)EXTI_BASE;
 165:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   regval += pExtiConfig->Mode;
  63              		.loc 1 165 0
ARM GAS  /tmp/cc4pQ3RU.s 			page 5


  64 0024 4A68     		ldr	r2, [r1, #4]
  65 0026 02F18042 		add	r2, r2, #1073741824
  66 002a 02F59E32 		add	r2, r2, #80896
  67              	.LVL3:
 166:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   *(__IO uint32_t *) regval |= pExtiConfig->Line;
  68              		.loc 1 166 0
  69 002e 1468     		ldr	r4, [r2]
  70 0030 0868     		ldr	r0, [r1]
  71 0032 2043     		orrs	r0, r0, r4
  72 0034 1060     		str	r0, [r2]
 167:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 168:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   /* Clear Rising Falling edge configuration */
 169:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   EXTI->RTSR &= ~pExtiConfig->Line;
  73              		.loc 1 169 0
  74 0036 9A68     		ldr	r2, [r3, #8]
  75              	.LVL4:
  76 0038 0868     		ldr	r0, [r1]
  77 003a 22EA0002 		bic	r2, r2, r0
  78 003e 9A60     		str	r2, [r3, #8]
 170:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   EXTI->FTSR &= ~pExtiConfig->Line;
  79              		.loc 1 170 0
  80 0040 DA68     		ldr	r2, [r3, #12]
  81 0042 0868     		ldr	r0, [r1]
  82 0044 22EA0002 		bic	r2, r2, r0
  83 0048 DA60     		str	r2, [r3, #12]
 171:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 172:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   /* Select the trigger for the selected external interrupts */
 173:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   if (pExtiConfig->Trigger == EXTI_TRIGGER_RISING_FALLING)
  84              		.loc 1 173 0
  85 004a 8B68     		ldr	r3, [r1, #8]
  86 004c 102B     		cmp	r3, #16
  87 004e 0AD1     		bne	.L3
 174:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   {
 175:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     /* Rising Falling edge */
 176:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     EXTI->RTSR |= pExtiConfig->Line;
  88              		.loc 1 176 0
  89 0050 0D4B     		ldr	r3, .L8
  90 0052 9868     		ldr	r0, [r3, #8]
  91 0054 0A68     		ldr	r2, [r1]
  92 0056 0243     		orrs	r2, r2, r0
  93 0058 9A60     		str	r2, [r3, #8]
 177:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     EXTI->FTSR |= pExtiConfig->Line;
  94              		.loc 1 177 0
  95 005a D868     		ldr	r0, [r3, #12]
  96 005c 0A68     		ldr	r2, [r1]
  97 005e 0243     		orrs	r2, r2, r0
  98 0060 DA60     		str	r2, [r3, #12]
 178:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   }
 179:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   else
 180:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   {
 181:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     regval = (uint32_t)EXTI_BASE;
 182:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     regval += pExtiConfig->Trigger;
 183:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     *(__IO uint32_t *) regval |= pExtiConfig->Line;
 184:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   }
 185:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   return HAL_OK;
  99              		.loc 1 185 0
 100 0062 0020     		movs	r0, #0
ARM GAS  /tmp/cc4pQ3RU.s 			page 6


 101 0064 0DE0     		b	.L2
 102              	.L3:
 103              	.LVL5:
 182:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     *(__IO uint32_t *) regval |= pExtiConfig->Line;
 104              		.loc 1 182 0
 105 0066 03F18043 		add	r3, r3, #1073741824
 106 006a 03F59E33 		add	r3, r3, #80896
 107              	.LVL6:
 183:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   }
 108              		.loc 1 183 0
 109 006e 1868     		ldr	r0, [r3]
 110 0070 0A68     		ldr	r2, [r1]
 111 0072 0243     		orrs	r2, r2, r0
 112 0074 1A60     		str	r2, [r3]
 113              		.loc 1 185 0
 114 0076 0020     		movs	r0, #0
 115 0078 03E0     		b	.L2
 116              	.LVL7:
 117              	.L4:
 118              	.LCFI1:
 119              		.cfi_def_cfa_offset 0
 120              		.cfi_restore 4
 148:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   }
 121              		.loc 1 148 0
 122 007a 0120     		movs	r0, #1
 123              	.LVL8:
 124 007c 7047     		bx	lr
 125              	.LVL9:
 126              	.L5:
 127 007e 0120     		movs	r0, #1
 128              	.LVL10:
 129 0080 7047     		bx	lr
 130              	.L2:
 131              	.LCFI2:
 132              		.cfi_def_cfa_offset 4
 133              		.cfi_offset 4, -4
 186:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** }
 134              		.loc 1 186 0
 135 0082 5DF8044B 		ldr	r4, [sp], #4
 136              	.LCFI3:
 137              		.cfi_restore 4
 138              		.cfi_def_cfa_offset 0
 139 0086 7047     		bx	lr
 140              	.L9:
 141              		.align	2
 142              	.L8:
 143 0088 003C0140 		.word	1073822720
 144              		.cfi_endproc
 145              	.LFE130:
 147              		.section	.text.HAL_EXTI_GetConfigLine,"ax",%progbits
 148              		.align	2
 149              		.global	HAL_EXTI_GetConfigLine
 150              		.thumb
 151              		.thumb_func
 153              	HAL_EXTI_GetConfigLine:
 154              	.LFB131:
 187:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
ARM GAS  /tmp/cc4pQ3RU.s 			page 7


 188:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** /**
 189:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @brief  Get configuration of a dedicated Exti line.
 190:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @param  hexti Exti handle.
 191:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @param  pExtiConfig Pointer on structure to store Exti configuration.
 192:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @retval HAL Status.
 193:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   */
 194:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** HAL_StatusTypeDef HAL_EXTI_GetConfigLine(EXTI_HandleTypeDef *hexti, EXTI_ConfigTypeDef *pExtiConfig
 195:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** {
 155              		.loc 1 195 0
 156              		.cfi_startproc
 157              		@ args = 0, pretend = 0, frame = 0
 158              		@ frame_needed = 0, uses_anonymous_args = 0
 159              		@ link register save eliminated.
 160              	.LVL11:
 196:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   /* Check null pointer */
 197:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   if ((hexti == NULL) || (pExtiConfig == NULL))
 161              		.loc 1 197 0
 162 0000 0346     		mov	r3, r0
 163 0002 0028     		cmp	r0, #0
 164 0004 32D0     		beq	.L18
 165              		.loc 1 197 0 is_stmt 0 discriminator 1
 166 0006 0029     		cmp	r1, #0
 167 0008 32D0     		beq	.L19
 198:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   {
 199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     return HAL_ERROR;
 200:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   }
 201:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 202:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   /* Check the parameter */
 203:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   assert_param(IS_EXTI_LINE(hexti->Line));
 204:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 205:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   /* Store handle line number to configuration structure */
 206:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   pExtiConfig->Line = hexti->Line;
 168              		.loc 1 206 0 is_stmt 1
 169 000a 0268     		ldr	r2, [r0]
 170 000c 0A60     		str	r2, [r1]
 207:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 208:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   /* Get EXTI mode to configiguration structure */
 209:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   if ((EXTI->IMR & hexti->Line) == hexti->Line)
 171              		.loc 1 209 0
 172 000e 194A     		ldr	r2, .L20
 173 0010 1068     		ldr	r0, [r2]
 174              	.LVL12:
 175 0012 1A68     		ldr	r2, [r3]
 176 0014 32EA0000 		bics	r0, r2, r0
 177 0018 02D1     		bne	.L12
 210:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   {
 211:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     pExtiConfig->Mode = EXTI_MODE_INTERRUPT;
 178              		.loc 1 211 0
 179 001a 0022     		movs	r2, #0
 180 001c 4A60     		str	r2, [r1, #4]
 181 001e 08E0     		b	.L13
 182              	.L12:
 212:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   }
 213:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   else if ((EXTI->EMR & hexti->Line) == hexti->Line)
 183              		.loc 1 213 0
 184 0020 1448     		ldr	r0, .L20
 185 0022 4068     		ldr	r0, [r0, #4]
ARM GAS  /tmp/cc4pQ3RU.s 			page 8


 186 0024 8243     		bics	r2, r2, r0
 187 0026 02D1     		bne	.L14
 214:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   {
 215:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     pExtiConfig->Mode = EXTI_MODE_EVENT;
 188              		.loc 1 215 0
 189 0028 0422     		movs	r2, #4
 190 002a 4A60     		str	r2, [r1, #4]
 191 002c 01E0     		b	.L13
 192              	.L14:
 216:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   }
 217:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   else
 218:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   {
 219:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     /* No MODE selected */
 220:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     pExtiConfig->Mode = 0x0Bu;
 193              		.loc 1 220 0
 194 002e 0B22     		movs	r2, #11
 195 0030 4A60     		str	r2, [r1, #4]
 196              	.L13:
 221:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   }
 222:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 223:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   /* Get EXTI Trigger to configiguration structure */
 224:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   if ((EXTI->RTSR & hexti->Line) == hexti->Line)
 197              		.loc 1 224 0
 198 0032 104A     		ldr	r2, .L20
 199 0034 9268     		ldr	r2, [r2, #8]
 200 0036 1B68     		ldr	r3, [r3]
 201              	.LVL13:
 202 0038 33EA0202 		bics	r2, r3, r2
 203 003c 0BD1     		bne	.L15
 225:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   {
 226:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     if ((EXTI->FTSR & hexti->Line) == hexti->Line)
 204              		.loc 1 226 0
 205 003e 0D4A     		ldr	r2, .L20
 206 0040 D268     		ldr	r2, [r2, #12]
 207 0042 9343     		bics	r3, r3, r2
 208 0044 03D1     		bne	.L16
 227:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     {
 228:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****       pExtiConfig->Trigger = EXTI_TRIGGER_RISING_FALLING;
 209              		.loc 1 228 0
 210 0046 1023     		movs	r3, #16
 211 0048 8B60     		str	r3, [r1, #8]
 229:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     }
 230:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     else
 231:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     {
 232:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****       pExtiConfig->Trigger = EXTI_TRIGGER_RISING;
 233:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     }
 234:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   }
 235:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   else if ((EXTI->FTSR & hexti->Line) == hexti->Line)
 236:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   {
 237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     pExtiConfig->Trigger = EXTI_TRIGGER_FALLING;
 238:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   }
 239:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   else
 240:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   {
 241:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     /* No Trigger selected */
 242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     pExtiConfig->Trigger = 0x00u;
 243:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   }
 244:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
ARM GAS  /tmp/cc4pQ3RU.s 			page 9


 245:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   return HAL_OK;
 212              		.loc 1 245 0
 213 004a 0020     		movs	r0, #0
 214 004c 7047     		bx	lr
 215              	.L16:
 232:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     }
 216              		.loc 1 232 0
 217 004e 0823     		movs	r3, #8
 218 0050 8B60     		str	r3, [r1, #8]
 219              		.loc 1 245 0
 220 0052 0020     		movs	r0, #0
 221 0054 7047     		bx	lr
 222              	.L15:
 235:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   {
 223              		.loc 1 235 0
 224 0056 074A     		ldr	r2, .L20
 225 0058 D268     		ldr	r2, [r2, #12]
 226 005a 9343     		bics	r3, r3, r2
 227 005c 03D1     		bne	.L17
 237:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   }
 228              		.loc 1 237 0
 229 005e 0C23     		movs	r3, #12
 230 0060 8B60     		str	r3, [r1, #8]
 231              		.loc 1 245 0
 232 0062 0020     		movs	r0, #0
 233 0064 7047     		bx	lr
 234              	.L17:
 242:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   }
 235              		.loc 1 242 0
 236 0066 0020     		movs	r0, #0
 237 0068 8860     		str	r0, [r1, #8]
 238 006a 7047     		bx	lr
 239              	.LVL14:
 240              	.L18:
 199:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   }
 241              		.loc 1 199 0
 242 006c 0120     		movs	r0, #1
 243              	.LVL15:
 244 006e 7047     		bx	lr
 245              	.LVL16:
 246              	.L19:
 247 0070 0120     		movs	r0, #1
 248              	.LVL17:
 246:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** }
 249              		.loc 1 246 0
 250 0072 7047     		bx	lr
 251              	.L21:
 252              		.align	2
 253              	.L20:
 254 0074 003C0140 		.word	1073822720
 255              		.cfi_endproc
 256              	.LFE131:
 258              		.section	.text.HAL_EXTI_ClearConfigLine,"ax",%progbits
 259              		.align	2
 260              		.global	HAL_EXTI_ClearConfigLine
 261              		.thumb
 262              		.thumb_func
ARM GAS  /tmp/cc4pQ3RU.s 			page 10


 264              	HAL_EXTI_ClearConfigLine:
 265              	.LFB132:
 247:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 248:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** /**
 249:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @brief  Clear whole configuration of a dedicated Exti line.
 250:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @param  hexti Exti handle.
 251:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @retval HAL Status.
 252:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   */
 253:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** HAL_StatusTypeDef HAL_EXTI_ClearConfigLine(EXTI_HandleTypeDef *hexti)
 254:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** {
 266              		.loc 1 254 0
 267              		.cfi_startproc
 268              		@ args = 0, pretend = 0, frame = 0
 269              		@ frame_needed = 0, uses_anonymous_args = 0
 270              		@ link register save eliminated.
 271              	.LVL18:
 255:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   /* Check null pointer */
 256:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   if (hexti == NULL)
 272              		.loc 1 256 0
 273 0000 0246     		mov	r2, r0
 274 0002 B0B1     		cbz	r0, .L24
 257:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   {
 258:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     return HAL_ERROR;
 259:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   }
 260:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 261:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   /* Check the parameter */
 262:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   assert_param(IS_EXTI_LINE(hexti->Line));
 263:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 264:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   /* 1] Clear interrupt mode */
 265:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   EXTI->IMR = (EXTI->IMR & ~hexti->Line);
 275              		.loc 1 265 0
 276 0004 0C4B     		ldr	r3, .L25
 277 0006 1968     		ldr	r1, [r3]
 278 0008 0068     		ldr	r0, [r0]
 279              	.LVL19:
 280 000a 21EA0001 		bic	r1, r1, r0
 281 000e 1960     		str	r1, [r3]
 266:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 267:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   /* 2] Clear event mode */
 268:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   EXTI->EMR = (EXTI->EMR & ~hexti->Line);
 282              		.loc 1 268 0
 283 0010 5968     		ldr	r1, [r3, #4]
 284 0012 1068     		ldr	r0, [r2]
 285 0014 21EA0001 		bic	r1, r1, r0
 286 0018 5960     		str	r1, [r3, #4]
 269:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 270:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   /* 3] Clear triggers */
 271:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   EXTI->RTSR = (EXTI->RTSR & ~hexti->Line);
 287              		.loc 1 271 0
 288 001a 9968     		ldr	r1, [r3, #8]
 289 001c 1068     		ldr	r0, [r2]
 290 001e 21EA0001 		bic	r1, r1, r0
 291 0022 9960     		str	r1, [r3, #8]
 272:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   EXTI->FTSR = (EXTI->FTSR & ~hexti->Line);
 292              		.loc 1 272 0
 293 0024 D968     		ldr	r1, [r3, #12]
 294 0026 1268     		ldr	r2, [r2]
ARM GAS  /tmp/cc4pQ3RU.s 			page 11


 295              	.LVL20:
 296 0028 21EA0202 		bic	r2, r1, r2
 297 002c DA60     		str	r2, [r3, #12]
 273:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 274:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   return HAL_OK;
 298              		.loc 1 274 0
 299 002e 0020     		movs	r0, #0
 300 0030 7047     		bx	lr
 301              	.LVL21:
 302              	.L24:
 258:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   }
 303              		.loc 1 258 0
 304 0032 0120     		movs	r0, #1
 305              	.LVL22:
 275:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** }
 306              		.loc 1 275 0
 307 0034 7047     		bx	lr
 308              	.L26:
 309 0036 00BF     		.align	2
 310              	.L25:
 311 0038 003C0140 		.word	1073822720
 312              		.cfi_endproc
 313              	.LFE132:
 315              		.section	.text.HAL_EXTI_RegisterCallback,"ax",%progbits
 316              		.align	2
 317              		.global	HAL_EXTI_RegisterCallback
 318              		.thumb
 319              		.thumb_func
 321              	HAL_EXTI_RegisterCallback:
 322              	.LFB133:
 276:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 277:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** /**
 278:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @brief  Register callback for a dedicated Exti line.
 279:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @param  hexti Exti handle.
 280:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @param  CallbackID User callback identifier.
 281:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
 282:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @param  pPendingCbfn function pointer to be stored as callback.
 283:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @retval HAL Status.
 284:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   */
 285:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef Callb
 286:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** {
 323              		.loc 1 286 0
 324              		.cfi_startproc
 325              		@ args = 0, pretend = 0, frame = 0
 326              		@ frame_needed = 0, uses_anonymous_args = 0
 327              		@ link register save eliminated.
 328              	.LVL23:
 287:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   HAL_StatusTypeDef status = HAL_OK;
 288:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 289:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   switch (CallbackID)
 329              		.loc 1 289 0
 330 0000 11B9     		cbnz	r1, .L31
 290:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   {
 291:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     case  HAL_EXTI_COMMON_CB_ID:
 292:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****       hexti->RisingCallback = pPendingCbfn;
 331              		.loc 1 292 0
 332 0002 4260     		str	r2, [r0, #4]
ARM GAS  /tmp/cc4pQ3RU.s 			page 12


 287:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   HAL_StatusTypeDef status = HAL_OK;
 333              		.loc 1 287 0
 334 0004 0020     		movs	r0, #0
 335              	.LVL24:
 293:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****       break;
 336              		.loc 1 293 0
 337 0006 7047     		bx	lr
 338              	.LVL25:
 339              	.L31:
 294:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 295:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     default:
 296:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****       status = HAL_ERROR;
 340              		.loc 1 296 0
 341 0008 0120     		movs	r0, #1
 342              	.LVL26:
 297:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****       break;
 298:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   }
 299:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 300:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   return status;
 301:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** }
 343              		.loc 1 301 0
 344 000a 7047     		bx	lr
 345              		.cfi_endproc
 346              	.LFE133:
 348              		.section	.text.HAL_EXTI_GetHandle,"ax",%progbits
 349              		.align	2
 350              		.global	HAL_EXTI_GetHandle
 351              		.thumb
 352              		.thumb_func
 354              	HAL_EXTI_GetHandle:
 355              	.LFB134:
 302:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 303:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** /**
 304:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @brief  Store line number as handle private field.
 305:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @param  hexti Exti handle.
 306:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @param  ExtiLine Exti line number.
 307:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   *         This parameter can be from 0 to @ref EXTI_LINE_NB.
 308:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @retval HAL Status.
 309:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   */
 310:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
 311:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** {
 356              		.loc 1 311 0
 357              		.cfi_startproc
 358              		@ args = 0, pretend = 0, frame = 0
 359              		@ frame_needed = 0, uses_anonymous_args = 0
 360              		@ link register save eliminated.
 361              	.LVL27:
 312:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   /* Check the parameters */
 313:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   assert_param(IS_EXTI_LINE(ExtiLine));
 314:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 315:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   /* Check null pointer */
 316:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   if (hexti == NULL)
 362              		.loc 1 316 0
 363 0000 10B1     		cbz	r0, .L34
 317:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   {
 318:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     return HAL_ERROR;
 319:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   }
ARM GAS  /tmp/cc4pQ3RU.s 			page 13


 320:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   else
 321:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   {
 322:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     /* Store line number as handle private field */
 323:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     hexti->Line = ExtiLine;
 364              		.loc 1 323 0
 365 0002 0160     		str	r1, [r0]
 324:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 325:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     return HAL_OK;
 366              		.loc 1 325 0
 367 0004 0020     		movs	r0, #0
 368              	.LVL28:
 369 0006 7047     		bx	lr
 370              	.LVL29:
 371              	.L34:
 318:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   }
 372              		.loc 1 318 0
 373 0008 0120     		movs	r0, #1
 374              	.LVL30:
 326:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   }
 327:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** }
 375              		.loc 1 327 0
 376 000a 7047     		bx	lr
 377              		.cfi_endproc
 378              	.LFE134:
 380              		.section	.text.HAL_EXTI_IRQHandler,"ax",%progbits
 381              		.align	2
 382              		.global	HAL_EXTI_IRQHandler
 383              		.thumb
 384              		.thumb_func
 386              	HAL_EXTI_IRQHandler:
 387              	.LFB135:
 328:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 329:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** /**
 330:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @}
 331:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   */
 332:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 333:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** /** @addtogroup EXTI_Exported_Functions_Group2
 334:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   *  @brief EXTI IO functions.
 335:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   *
 336:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** @verbatim
 337:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****  ===============================================================================
 338:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****                        ##### IO operation functions #####
 339:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****  ===============================================================================
 340:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 341:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** @endverbatim
 342:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @{
 343:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   */
 344:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 345:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** /**
 346:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @brief  Handle EXTI interrupt request.
 347:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @param  hexti Exti handle.
 348:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @retval none.
 349:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   */
 350:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
 351:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** {
 388              		.loc 1 351 0
 389              		.cfi_startproc
ARM GAS  /tmp/cc4pQ3RU.s 			page 14


 390              		@ args = 0, pretend = 0, frame = 0
 391              		@ frame_needed = 0, uses_anonymous_args = 0
 392              	.LVL31:
 393 0000 08B5     		push	{r3, lr}
 394              	.LCFI4:
 395              		.cfi_def_cfa_offset 8
 396              		.cfi_offset 3, -8
 397              		.cfi_offset 14, -4
 352:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   if (EXTI->PR != 0x00u)
 398              		.loc 1 352 0
 399 0002 054B     		ldr	r3, .L38
 400 0004 5B69     		ldr	r3, [r3, #20]
 401 0006 2BB1     		cbz	r3, .L35
 353:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   {
 354:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     /* Clear pending bit */
 355:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     EXTI->PR = hexti->Line;
 402              		.loc 1 355 0
 403 0008 0268     		ldr	r2, [r0]
 404 000a 034B     		ldr	r3, .L38
 405 000c 5A61     		str	r2, [r3, #20]
 356:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 357:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     /* Call callback */
 358:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     if (hexti->RisingCallback != NULL)
 406              		.loc 1 358 0
 407 000e 4368     		ldr	r3, [r0, #4]
 408 0010 03B1     		cbz	r3, .L35
 359:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     {
 360:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****       hexti->RisingCallback();
 409              		.loc 1 360 0
 410 0012 9847     		blx	r3
 411              	.LVL32:
 412              	.L35:
 413 0014 08BD     		pop	{r3, pc}
 414              	.L39:
 415 0016 00BF     		.align	2
 416              	.L38:
 417 0018 003C0140 		.word	1073822720
 418              		.cfi_endproc
 419              	.LFE135:
 421              		.section	.text.HAL_EXTI_GetPending,"ax",%progbits
 422              		.align	2
 423              		.global	HAL_EXTI_GetPending
 424              		.thumb
 425              		.thumb_func
 427              	HAL_EXTI_GetPending:
 428              	.LFB136:
 361:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****     }
 362:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   }
 363:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** }
 364:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 365:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** /**
 366:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @brief  Get interrupt pending bit of a dedicated line.
 367:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @param  hexti Exti handle.
 368:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @param  Edge Specify which pending edge as to be checked.
 369:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   *         This parameter can be one of the following values:
 370:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   *           @arg @ref EXTI_TRIGGER_RISING_FALLING
 371:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   *         This parameter is kept for compatibility with other series.
ARM GAS  /tmp/cc4pQ3RU.s 			page 15


 372:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @retval 1 if interrupt is pending else 0.
 373:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   */
 374:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** uint32_t HAL_EXTI_GetPending(EXTI_HandleTypeDef *hexti, uint32_t Edge)
 375:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** {
 429              		.loc 1 375 0
 430              		.cfi_startproc
 431              		@ args = 0, pretend = 0, frame = 0
 432              		@ frame_needed = 0, uses_anonymous_args = 0
 433              		@ link register save eliminated.
 434              	.LVL33:
 376:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   __IO uint32_t *regaddr;
 377:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   uint32_t regval;
 378:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 379:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   /* Check parameters */
 380:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   assert_param(IS_EXTI_LINE(hexti->Line));
 381:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   assert_param(IS_EXTI_PENDING_EDGE(Edge));
 382:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 383:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   /* Get pending bit */
 384:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   regaddr = &EXTI->PR;
 385:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 386:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   /* return 1 if bit is set else 0 */
 387:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   regval = ((*regaddr & hexti->Line) >> POSITION_VAL(hexti->Line));
 435              		.loc 1 387 0
 436 0000 054B     		ldr	r3, .L41
 437 0002 1A68     		ldr	r2, [r3]
 438 0004 0368     		ldr	r3, [r0]
 439 0006 02EA0300 		and	r0, r2, r3
 440              	.LVL34:
 441              	.LBB4:
 442              	.LBB5:
 443              		.file 2 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h"
   1:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /*
   8:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  *
  10:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  *
  12:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  *
  16:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  *
  18:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * limitations under the License.
  23:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
  24:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
  25:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
ARM GAS  /tmp/cc4pQ3RU.s 			page 16


  27:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
  28:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
  34:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  38:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
  39:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  43:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  46:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  49:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif                                           
  52:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  55:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __USED
  56:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  58:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  61:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  64:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  67:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  70:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  78:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  /tmp/cc4pQ3RU.s 			page 17


  84:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  86:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  94:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 102:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 110:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 113:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 116:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 117:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 118:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 122:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 123:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 124:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 125:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 129:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 131:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 133:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 134:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 135:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 136:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 140:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
ARM GAS  /tmp/cc4pQ3RU.s 			page 18


 141:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 142:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 144:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 145:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 146:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 147:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Control Register value
 150:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 151:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 153:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 154:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 155:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 157:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 158:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 159:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 160:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 162:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 166:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 168:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 169:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 170:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 172:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 173:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 174:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 175:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 176:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 177:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 181:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 183:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 185:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 186:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 187:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 189:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 193:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 195:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 197:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/cc4pQ3RU.s 			page 19


 198:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 199:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 200:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 201:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 205:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 207:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 208:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 209:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 211:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 212:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 213:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 214:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 215:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 219:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 221:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 222:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 223:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 225:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 226:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 227:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 228:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 229:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 233:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 235:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 236:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 237:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 239:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 240:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 241:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 242:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 243:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 247:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 249:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 250:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 251:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 253:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 254:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc4pQ3RU.s 			page 20


 255:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 256:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 258:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 262:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 264:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 265:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 266:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 268:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 269:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 270:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 271:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 272:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 273:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 277:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 279:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 281:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 282:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 283:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 285:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 289:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 291:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 293:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 294:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 295:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 296:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 297:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 301:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 303:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 304:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 305:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 307:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 308:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 309:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 310:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/cc4pQ3RU.s 			page 21


 312:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 316:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 318:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 319:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 320:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 322:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 323:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 324:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 325:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 326:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 327:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 331:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 333:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 335:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 336:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 337:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 339:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 343:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 345:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 347:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 348:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 349:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 350:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 352:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               SP Register value
 355:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 356:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 358:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 359:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 360:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 362:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 363:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 364:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 365:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 366:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
ARM GAS  /tmp/cc4pQ3RU.s 			page 22


 369:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 370:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 372:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 374:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 375:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 376:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 377:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 378:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 382:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 384:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 385:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 386:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 388:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 389:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 390:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 391:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 393:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 397:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 399:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 400:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 401:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 403:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 404:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 405:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 406:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 407:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 408:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 412:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 414:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 416:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 417:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 418:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 420:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 424:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/cc4pQ3RU.s 			page 23


 426:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 428:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 429:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 430:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 431:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 435:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 439:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 441:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 443:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 444:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 445:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 446:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 450:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 452:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 454:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 455:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 456:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 457:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 461:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 463:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 464:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 465:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 467:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 468:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 469:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 470:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 472:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 476:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 478:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 479:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 480:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 482:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/cc4pQ3RU.s 			page 24


 483:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 484:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 485:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 486:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 487:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 491:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 492:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 493:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 494:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 495:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 496:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 497:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 498:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 499:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 500:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 501:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 502:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 503:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 504:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 505:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 506:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 507:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 508:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 509:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 510:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 511:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 512:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 513:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 514:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 515:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 516:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 517:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 518:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 519:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 520:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 521:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 522:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 523:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 524:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 525:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 526:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 527:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 528:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 529:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 530:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 531:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 532:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 533:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 534:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 535:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 536:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 537:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 538:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 539:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
ARM GAS  /tmp/cc4pQ3RU.s 			page 25


 540:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Fault Mask register value
 541:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 542:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 543:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 544:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 545:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 546:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 547:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 548:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 549:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 550:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 551:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 552:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 553:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 554:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 555:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 556:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 557:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 558:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 559:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 560:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 561:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 562:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 563:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 564:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 565:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 566:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 567:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 568:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 569:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 570:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 571:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 572:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 573:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 574:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 575:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 576:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 577:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 578:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 579:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 580:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 581:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 582:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 583:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 584:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 585:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 586:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 587:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 588:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   
 589:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 590:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 591:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 592:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 593:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 594:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 595:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 596:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
ARM GAS  /tmp/cc4pQ3RU.s 			page 26


 597:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 598:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #else
 599:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 600:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 601:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 602:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 603:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 604:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 605:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 606:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 607:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 608:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 609:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 610:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 611:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 612:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 613:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 614:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 615:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 616:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 617:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 618:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 619:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #else
 620:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 621:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 622:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 623:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 624:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 625:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 626:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 627:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 628:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 629:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 630:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 631:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 632:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 633:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   
 634:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 635:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 636:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 637:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 638:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 639:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 640:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 641:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 642:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 643:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #else
 644:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 645:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 646:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 647:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 648:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 649:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 650:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 651:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 652:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
ARM GAS  /tmp/cc4pQ3RU.s 			page 27


 654:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 655:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 656:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 657:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 658:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 659:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 660:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 661:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 662:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 663:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #else
 664:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 665:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 666:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 667:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 668:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 669:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 670:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 671:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 672:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 673:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 674:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 675:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 676:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 677:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 678:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 679:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 680:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 681:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 682:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 683:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 684:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 685:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #else
 686:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 687:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 688:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 689:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 690:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 691:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 692:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 693:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 694:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 695:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 696:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 697:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 698:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 699:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 700:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 701:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 702:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 703:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 704:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 705:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 706:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return 0U;
 707:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #else
 708:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 709:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 710:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
ARM GAS  /tmp/cc4pQ3RU.s 			page 28


 711:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 712:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 713:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 714:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 715:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 716:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 717:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 718:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 719:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 720:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   mode.
 721:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 722:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 723:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 724:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 725:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 726:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 727:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 728:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 729:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 730:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 731:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #else
 732:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 733:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 734:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 735:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 736:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 737:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 738:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 739:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 740:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 741:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 742:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 743:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 744:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 745:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 746:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 747:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 748:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 749:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 750:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 751:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #else
 752:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 753:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 754:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 755:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 756:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 757:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 758:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 759:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 760:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 761:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 762:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get FPSCR
 763:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 764:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 765:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 766:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 767:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/cc4pQ3RU.s 			page 29


 768:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 769:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 770:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 771:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 772:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 773:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 774:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 775:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #else
 776:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 777:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 778:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 779:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 780:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 781:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #else
 782:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return(0U);
 783:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 784:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 785:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 786:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 787:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 788:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set FPSCR
 789:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 790:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 791:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 792:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 793:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 794:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 795:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 796:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 797:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 798:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 799:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 800:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 801:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #else
 802:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 803:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 804:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #else
 805:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   (void)fpscr;
 806:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 807:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 808:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 809:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 810:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 811:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 812:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 813:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 814:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 815:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   Access to dedicated instructions
 816:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 817:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** */
 818:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 819:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 820:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 821:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 822:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 823:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 824:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
ARM GAS  /tmp/cc4pQ3RU.s 			page 30


 825:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 826:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #else
 827:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 828:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 829:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 830:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 831:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 832:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 833:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   No Operation
 834:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 835:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 836:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 837:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 838:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 839:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 840:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 841:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 842:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi")
 843:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 844:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 845:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 846:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Wait For Event
 847:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 848:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 849:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 850:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe")
 851:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 852:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 853:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 854:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Send Event
 855:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 856:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 857:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 858:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 859:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 860:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 861:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 862:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 863:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 864:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            after the instruction has been completed.
 865:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 866:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 867:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 868:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 869:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 870:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 871:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 872:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 873:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 874:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 875:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 876:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 877:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 878:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 879:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 880:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 881:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc4pQ3RU.s 			page 31


 882:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 883:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 884:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 885:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 886:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 887:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 888:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 889:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 890:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 891:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 892:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 893:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 894:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 895:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 896:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 897:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 898:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 899:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 900:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 901:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 902:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 903:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 904:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #else
 905:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 906:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 907:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 908:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 909:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 910:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 911:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 912:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 913:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 914:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 915:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 916:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 917:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 918:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 919:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 920:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 921:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 922:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 923:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 924:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 925:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 926:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 927:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 928:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 929:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 930:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 931:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 932:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 933:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 934:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 935:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 936:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 937:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 938:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #else
ARM GAS  /tmp/cc4pQ3RU.s 			page 32


 939:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   int16_t result;
 940:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 941:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 942:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return result;
 943:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 944:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 945:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 946:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 947:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 948:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
 949:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 950:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 951:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 952:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Rotated value
 953:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 954:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 955:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 956:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   op2 %= 32U;
 957:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   if (op2 == 0U)
 958:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   {
 959:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****     return op1;
 960:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   }
 961:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 962:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** }
 963:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 964:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 965:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 966:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Breakpoint
 967:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 968:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 969:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 970:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 971:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 972:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 973:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 974:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 975:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** /**
 976:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 977:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 978:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 979:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Reversed value
 980:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****  */
 981:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 982:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** {
 983:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 984:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** 
 985:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 986:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 987:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 988:/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h ****    __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 444              		.loc 2 988 0
 445              		.syntax unified
 446              	@ 988 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 447 000a 93FAA3F3 		rbit r3, r3
 448              	@ 0 "" 2
 449              	.LVL35:
 450              		.thumb
ARM GAS  /tmp/cc4pQ3RU.s 			page 33


 451              		.syntax unified
 452              	.LBE5:
 453              	.LBE4:
 454              		.loc 1 387 0
 455 000e B3FA83F3 		clz	r3, r3
 456              	.LVL36:
 388:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 389:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   return regval;
 390:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** }
 457              		.loc 1 390 0
 458 0012 D840     		lsrs	r0, r0, r3
 459              	.LVL37:
 460 0014 7047     		bx	lr
 461              	.L42:
 462 0016 00BF     		.align	2
 463              	.L41:
 464 0018 143C0140 		.word	1073822740
 465              		.cfi_endproc
 466              	.LFE136:
 468              		.section	.text.HAL_EXTI_ClearPending,"ax",%progbits
 469              		.align	2
 470              		.global	HAL_EXTI_ClearPending
 471              		.thumb
 472              		.thumb_func
 474              	HAL_EXTI_ClearPending:
 475              	.LFB137:
 391:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 392:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** /**
 393:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @brief  Clear interrupt pending bit of a dedicated line.
 394:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @param  hexti Exti handle.
 395:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @param  Edge Specify which pending edge as to be clear.
 396:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   *         This parameter can be one of the following values:
 397:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   *           @arg @ref EXTI_TRIGGER_RISING_FALLING
 398:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   *         This parameter is kept for compatibility with other series.
 399:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @retval None.
 400:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   */
 401:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** void HAL_EXTI_ClearPending(EXTI_HandleTypeDef *hexti, uint32_t Edge)
 402:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** {
 476              		.loc 1 402 0
 477              		.cfi_startproc
 478              		@ args = 0, pretend = 0, frame = 0
 479              		@ frame_needed = 0, uses_anonymous_args = 0
 480              		@ link register save eliminated.
 481              	.LVL38:
 403:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   /* Check parameters */
 404:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   assert_param(IS_EXTI_LINE(hexti->Line));
 405:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   assert_param(IS_EXTI_PENDING_EDGE(Edge));
 406:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 407:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   EXTI->PR =  hexti->Line;
 482              		.loc 1 407 0
 483 0000 0268     		ldr	r2, [r0]
 484 0002 014B     		ldr	r3, .L44
 485 0004 5A61     		str	r2, [r3, #20]
 486 0006 7047     		bx	lr
 487              	.L45:
 488              		.align	2
 489              	.L44:
ARM GAS  /tmp/cc4pQ3RU.s 			page 34


 490 0008 003C0140 		.word	1073822720
 491              		.cfi_endproc
 492              	.LFE137:
 494              		.section	.text.HAL_EXTI_GenerateSWI,"ax",%progbits
 495              		.align	2
 496              		.global	HAL_EXTI_GenerateSWI
 497              		.thumb
 498              		.thumb_func
 500              	HAL_EXTI_GenerateSWI:
 501              	.LFB138:
 408:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** }
 409:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 410:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** /**
 411:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @brief  Generate a software interrupt for a dedicated line.
 412:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @param  hexti Exti handle.
 413:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   * @retval None.
 414:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   */
 415:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** void HAL_EXTI_GenerateSWI(EXTI_HandleTypeDef *hexti)
 416:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** {
 502              		.loc 1 416 0
 503              		.cfi_startproc
 504              		@ args = 0, pretend = 0, frame = 0
 505              		@ frame_needed = 0, uses_anonymous_args = 0
 506              		@ link register save eliminated.
 507              	.LVL39:
 417:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   /* Check parameters */
 418:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   assert_param(IS_EXTI_LINE(hexti->Line));
 419:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c **** 
 420:Drivers/STM32F4xx_HAL_Driver/Src/stm32f4xx_hal_exti.c ****   EXTI->SWIER = hexti->Line;
 508              		.loc 1 420 0
 509 0000 0268     		ldr	r2, [r0]
 510 0002 014B     		ldr	r3, .L47
 511 0004 1A61     		str	r2, [r3, #16]
 512 0006 7047     		bx	lr
 513              	.L48:
 514              		.align	2
 515              	.L47:
 516 0008 003C0140 		.word	1073822720
 517              		.cfi_endproc
 518              	.LFE138:
 520              		.text
 521              	.Letext0:
 522              		.file 3 "/usr/include/newlib/machine/_default_types.h"
 523              		.file 4 "/usr/include/newlib/sys/_stdint.h"
 524              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 525              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 526              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_exti.h"
 527              		.file 8 "/usr/local/lib/ARM/CMSIS/5.4.0/CMSIS/Core/Include/core_cm4.h"
ARM GAS  /tmp/cc4pQ3RU.s 			page 35


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_exti.c
     /tmp/cc4pQ3RU.s:22     .text.HAL_EXTI_SetConfigLine:0000000000000000 $t
     /tmp/cc4pQ3RU.s:27     .text.HAL_EXTI_SetConfigLine:0000000000000000 HAL_EXTI_SetConfigLine
     /tmp/cc4pQ3RU.s:143    .text.HAL_EXTI_SetConfigLine:0000000000000088 $d
     /tmp/cc4pQ3RU.s:148    .text.HAL_EXTI_GetConfigLine:0000000000000000 $t
     /tmp/cc4pQ3RU.s:153    .text.HAL_EXTI_GetConfigLine:0000000000000000 HAL_EXTI_GetConfigLine
     /tmp/cc4pQ3RU.s:254    .text.HAL_EXTI_GetConfigLine:0000000000000074 $d
     /tmp/cc4pQ3RU.s:259    .text.HAL_EXTI_ClearConfigLine:0000000000000000 $t
     /tmp/cc4pQ3RU.s:264    .text.HAL_EXTI_ClearConfigLine:0000000000000000 HAL_EXTI_ClearConfigLine
     /tmp/cc4pQ3RU.s:311    .text.HAL_EXTI_ClearConfigLine:0000000000000038 $d
     /tmp/cc4pQ3RU.s:316    .text.HAL_EXTI_RegisterCallback:0000000000000000 $t
     /tmp/cc4pQ3RU.s:321    .text.HAL_EXTI_RegisterCallback:0000000000000000 HAL_EXTI_RegisterCallback
     /tmp/cc4pQ3RU.s:349    .text.HAL_EXTI_GetHandle:0000000000000000 $t
     /tmp/cc4pQ3RU.s:354    .text.HAL_EXTI_GetHandle:0000000000000000 HAL_EXTI_GetHandle
     /tmp/cc4pQ3RU.s:381    .text.HAL_EXTI_IRQHandler:0000000000000000 $t
     /tmp/cc4pQ3RU.s:386    .text.HAL_EXTI_IRQHandler:0000000000000000 HAL_EXTI_IRQHandler
     /tmp/cc4pQ3RU.s:417    .text.HAL_EXTI_IRQHandler:0000000000000018 $d
     /tmp/cc4pQ3RU.s:422    .text.HAL_EXTI_GetPending:0000000000000000 $t
     /tmp/cc4pQ3RU.s:427    .text.HAL_EXTI_GetPending:0000000000000000 HAL_EXTI_GetPending
     /tmp/cc4pQ3RU.s:464    .text.HAL_EXTI_GetPending:0000000000000018 $d
     /tmp/cc4pQ3RU.s:469    .text.HAL_EXTI_ClearPending:0000000000000000 $t
     /tmp/cc4pQ3RU.s:474    .text.HAL_EXTI_ClearPending:0000000000000000 HAL_EXTI_ClearPending
     /tmp/cc4pQ3RU.s:490    .text.HAL_EXTI_ClearPending:0000000000000008 $d
     /tmp/cc4pQ3RU.s:495    .text.HAL_EXTI_GenerateSWI:0000000000000000 $t
     /tmp/cc4pQ3RU.s:500    .text.HAL_EXTI_GenerateSWI:0000000000000000 HAL_EXTI_GenerateSWI
     /tmp/cc4pQ3RU.s:516    .text.HAL_EXTI_GenerateSWI:0000000000000008 $d
                     .debug_frame:0000000000000010 $d

NO UNDEFINED SYMBOLS
