# Generate Verilog code
doit:
	sbt run

# Run the test
test:
	sbt test

# Generate

clean:
	git clean -fd

