<?xml version="1.0" encoding="UTF-8"?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en-gb">
<link rel="self" type="application/atom+xml" href="http://forums.nesdev.com/feed.php?f=9&amp;t=10984" />

<title>nesdev.com</title>
<subtitle>NES Development and Strangulation Records message boards</subtitle>
<link href="http://forums.nesdev.com/index.php" />
<updated>2014-02-06T19:46:52-07:00</updated>

<author><name><![CDATA[nesdev.com]]></name></author>
<id>http://forums.nesdev.com/feed.php?f=9&amp;t=10984</id>
<entry>
<author><name><![CDATA[HardWareMan]]></name></author>
<updated>2014-02-06T19:46:52-07:00</updated>
<published>2014-02-06T19:46:52-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125151#p125151</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125151#p125151"/>
<title type="html"><![CDATA[Re: RAMBO-1 IRQ timing]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125151#p125151"><![CDATA[
<div class="quotetitle">Hojo_Norem wrote:</div><div class="quotecontent"><br /><div class="quotetitle">HardWareMan wrote:</div><div class="quotecontent">You shouldn't forget that NES CPU uses 6502 core. In original, MOS6502 uses 2 input clock signals with same frequency and different phase. And for data strobe signal it has DBE pin, that actually is clock phase 2 signal.<br />(image snipped)<br />That's why &quot;2&quot;. But I don't know why &quot;M&quot; and not &quot;DBE&quot;. Because &quot;M2&quot; acts same as MOS6502's &quot;DBE&quot;.<br /></div><br /><br />That sounded a bit off to me so I dug up a <a href="http://archive.6502.org/datasheets/mos_6500_mpu_nov_1985.pdf" class="postlink">PDF of MOS(CSG)'s Nov 1985 datasheet</a>.  Firstly the 650x line of CPUs have a single clock input called Phi0.  From this PHi1 and Phi2 are generated, used internally and output.  Data Bus Enable (DBE) is:<br /><div class="quotetitle">MOS Technologies/Commodore Semiconductor Group wrote:</div><div class="quotecontent"><br /><strong>Data Bus Enable(DBE)</strong><br />This TTL compatible input allows external control of the tri-state data output buffers and will enable the microprocessor bus driver when in high state.  In normal operation DBE would be driven by the phase two (Phi2) clock, thus allowing data output from microprocessor only during Phi2.  During the read cycle, the data bus drivers are internally disabled, becoming essentially an open circuit.  To disable data bus drivers externally, DBE should be held low.<br /></div><br /><br />The 651x line (not including the 6510) <em>did</em> have Phi1 and Phi2 inputs but still have a Phi2 output.</div><br />You're right about 6502, but wrong about 650x family.<br /><img src="http://savepic.net/4523149.png" alt="Image" /><br />Maybe you should start to use more original document?<br /><img src="http://savepic.net/4580492.png" alt="Image" /><p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=2016">HardWareMan</a> — Thu Feb 06, 2014 7:46 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Quietust]]></name></author>
<updated>2014-02-06T14:51:26-07:00</updated>
<published>2014-02-06T14:51:26-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125140#p125140</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125140#p125140"/>
<title type="html"><![CDATA[Re: What is M2?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125140#p125140"><![CDATA[
<div class="quotetitle">cpow wrote:</div><div class="quotecontent"><br />It's not like the 6502 has an internal cycle counter that starts at 0 [even] or 1 [odd] anyway<br /></div><br />Technically, the 2A03's APU circuitry does, and the reset pin does initialize it to a known state (though I don't recall which one that is).<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=7">Quietust</a> — Thu Feb 06, 2014 2:51 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[cpow]]></name></author>
<updated>2014-02-06T12:18:10-07:00</updated>
<published>2014-02-06T12:18:10-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125130#p125130</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125130#p125130"/>
<title type="html"><![CDATA[Re: What is M2?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125130#p125130"><![CDATA[
<div class="quotetitle">tepples wrote:</div><div class="quotecontent"><br />It can be either way. But once you get into 4-cycle instructions, you start to include <tt style="margin-left: 2px; margin-right: 2px; padding:3px; background-color: #3355aa; color: white;">STA $4014</tt>, after which the OAM DMA unit will wait for the correct phase of the DMA clock (half the CPU clock, and I'm assuming it's related to the APU clock) to start.<br /></div><br />I started referring to the DMA 'clock behavior' as <a href="http://forums.nesdev.com/search.php?keywords=read%2Fwrite+drumbeat&amp;terms=all&amp;author=&amp;sc=1&amp;sf=all&amp;sk=t&amp;sd=d&amp;sr=posts&amp;st=0&amp;ch=300&amp;t=0&amp;submit=Search" class="postlink">&quot;read/write drumbeat&quot;</a> because I got sick of trying to remember whether the read or write occurred on what was arguably arbitrarily the &quot;odd&quot; or &quot;even&quot; CPU cycle.  It's not like the 6502 has an internal cycle counter that starts at 0 [even] or 1 [odd] anyway, so it's silly to impart oddness or evenness on something only humans count.  I don't really care whether the DMA drumbeat starts with a read or a write, but my guess would be a read since if nothing's been read then writing would be useless.  I also showed in <a href="http://forums.nesdev.com/viewtopic.php?f=3&amp;t=9009&amp;hilit=+Visual2A03" class="postlink">this thread</a> that the APU DMC DMA, which is a single read, occurs in the read of the read/write DMA drumbeat, and that the write is replaced by a read, since writing the APU DMA sample to the PPU would not be appropriate.<br /><br />In the same vein it seems silly to refer to the different-length PPU frames as odd and even.  &quot;short&quot; and &quot;long&quot; perhaps.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3705">cpow</a> — Thu Feb 06, 2014 12:18 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Hojo_Norem]]></name></author>
<updated>2014-02-06T11:50:46-07:00</updated>
<published>2014-02-06T11:50:46-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125129#p125129</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125129#p125129"/>
<title type="html"><![CDATA[Re: RAMBO-1 IRQ timing]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125129#p125129"><![CDATA[
<div class="quotetitle">HardWareMan wrote:</div><div class="quotecontent"><br />You shouldn't forget that NES CPU uses 6502 core. In original, MOS6502 uses 2 input clock signals with same frequency and different phase. And for data strobe signal it has DBE pin, that actually is clock phase 2 signal.<br />(image snipped)<br />That's why &quot;2&quot;. But I don't know why &quot;M&quot; and not &quot;DBE&quot;. Because &quot;M2&quot; acts same as MOS6502's &quot;DBE&quot;.<br /></div><br /><br />That sounded a bit off to me so I dug up a <a href="http://archive.6502.org/datasheets/mos_6500_mpu_nov_1985.pdf" class="postlink">PDF of MOS(CSG)'s Nov 1985 datasheet</a>.  Firstly the 650x line of CPUs have a single clock input called Phi0.  From this PHi1 and Phi2 are generated, used internally and output.  Data Bus Enable (DBE) is:<br /><div class="quotetitle">MOS Technologies/Commodore Semiconductor Group wrote:</div><div class="quotecontent"><br /><strong>Data Bus Enable(DBE)</strong><br />This TTL compatible input allows external control of the tri-state data output buffers and will enable the microprocessor bus driver when in high state.  In normal operation DBE would be driven by the phase two (Phi2) clock, thus allowing data output from microprocessor only during Phi2.  During the read cycle, the data bus drivers are internally disabled, becoming essentially an open circuit.  To disable data bus drivers externally, DBE should be held low.<br /></div><br /><br />The 651x line (not including the 6510) <em>did</em> have Phi1 and Phi2 inputs but still have a Phi2 output.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3210">Hojo_Norem</a> — Thu Feb 06, 2014 11:50 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2014-02-05T19:49:26-07:00</updated>
<published>2014-02-05T19:49:26-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125076#p125076</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125076#p125076"/>
<title type="html"><![CDATA[Re: What is M2?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125076#p125076"><![CDATA[
It can be either way. But once you get into 4-cycle instructions, you start to include <tt style="margin-left: 2px; margin-right: 2px; padding:3px; background-color: #3355aa; color: white;">STA $4014</tt>, after which the OAM DMA unit will wait for the correct phase of the DMA clock (half the CPU clock, and I'm assuming it's related to the APU clock) to start.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Wed Feb 05, 2014 7:49 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[lidnariq]]></name></author>
<updated>2014-02-05T19:40:24-07:00</updated>
<published>2014-02-05T19:40:24-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125075#p125075</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125075#p125075"/>
<title type="html"><![CDATA[Re: What is M2?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125075#p125075"><![CDATA[
<div class="quotetitle">Zepper wrote:</div><div class="quotecontent"><br />if a instruction takes 3 cycles, we have even/odd/even cycles.<br /></div>Can that sometimes be odd/even/odd ? Or is it always referenced to the start of each instruction?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3512">lidnariq</a> — Wed Feb 05, 2014 7:40 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Zepper]]></name></author>
<updated>2014-02-05T18:13:45-07:00</updated>
<published>2014-02-05T18:13:45-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125073#p125073</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125073#p125073"/>
<title type="html"><![CDATA[Re: What is M2?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125073#p125073"><![CDATA[
I was mentioning the PPU case of even/odd frames (there's a test ROM available), but I gave up because you would question me about the &quot;PPU frame&quot;, so I was lost in a reply. At anyway, it's the simplest thing ever: if a instruction takes 3 cycles, we have even/odd/even cycles. Regarding the APU, yes, that's a good approach.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=39">Zepper</a> — Wed Feb 05, 2014 6:13 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[lidnariq]]></name></author>
<updated>2014-02-05T13:43:22-07:00</updated>
<published>2014-02-05T13:43:22-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125059#p125059</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125059#p125059"/>
<title type="html"><![CDATA[Re: RAMBO-1 IRQ timing]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125059#p125059"><![CDATA[
<div class="quotetitle">Zepper wrote:</div><div class="quotecontent"><br />Do you know what is &quot;PPU frame&quot;?<br /></div>Here are the things that I can think of that could remotely plausibly be called even/odd in the NTSC NES:<br /><ul><li>φ1 vs φ2 cycles in the CPU.</li><li>The phase of the APU, since the APU is mostly clocked at CPU/2.</li><li>The phase of the read/write cycle for the OAM DMA unit</li><li>Whether there are a total of 89342 or 89341 total pixels displayed by the PPU on any given field</li></ul>Is this any of those?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3512">lidnariq</a> — Wed Feb 05, 2014 1:43 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Zepper]]></name></author>
<updated>2014-02-05T13:02:17-07:00</updated>
<published>2014-02-05T13:02:17-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125057#p125057</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125057#p125057"/>
<title type="html"><![CDATA[Re: RAMBO-1 IRQ timing]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125057#p125057"><![CDATA[
<div class="quotetitle">lidnariq wrote:</div><div class="quotecontent"><br />I'm not saying you aren't allowed to think of it however you want, it's just that I haven't the foggiest idea what you mean by odd/even.<br />Maybe this will help me understand? Say you had the following sequence of instructions:<br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">LDA #1 ; 2 cycles<br />LDX 2  ; 3 cycles<br />LDY #3 ; 2 cycles<br /></div>Where are the odd and even cycles? Or does it depend on something else that's not visible here? If so, what?<br /></div><br /><br />Do you know what is &quot;PPU frame&quot;? Probably not.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=39">Zepper</a> — Wed Feb 05, 2014 1:02 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2014-02-05T12:35:05-07:00</updated>
<published>2014-02-05T12:35:05-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125052#p125052</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125052#p125052"/>
<title type="html"><![CDATA[Re: What is M2?]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125052#p125052"><![CDATA[
Odd and even <em>half</em> cycles. Each CPU cycle consists of a low Phi2 phase followed by a high Phi2 phase. M2 rises sometime near the end of the low Phi2 phase to give the PRG ROM extra time to respond compared to just using Phi2 to calculate PRG ROM /CE.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Wed Feb 05, 2014 12:35 pm</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[lidnariq]]></name></author>
<updated>2014-02-05T11:53:53-07:00</updated>
<published>2014-02-05T11:53:53-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125049#p125049</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125049#p125049"/>
<title type="html"><![CDATA[Re: RAMBO-1 IRQ timing]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125049#p125049"><![CDATA[
I'm not saying you aren't allowed to think of it however you want, it's just that I haven't the foggiest idea what you mean by odd/even.<br />Maybe this will help me understand? Say you had the following sequence of instructions:<br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">LDA #1 ; 2 cycles<br />LDX 2  ; 3 cycles<br />LDY #3 ; 2 cycles<br /></div>Where are the odd and even cycles? Or does it depend on something else that's not visible here? If so, what?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=3512">lidnariq</a> — Wed Feb 05, 2014 11:53 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Zepper]]></name></author>
<updated>2014-02-05T11:26:44-07:00</updated>
<published>2014-02-05T11:26:44-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125047#p125047</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125047#p125047"/>
<title type="html"><![CDATA[Re: RAMBO-1 IRQ timing]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125047#p125047"><![CDATA[
Don't try to deconstruct it, please. For all it matters, whatever the CPU reads/writes, it does 1 cycle. Now I'm upset. Since 1998, the beginning of my NES emulation things, I know the CPU meanings in emulation terms. If I got it wrong, so tell ALL the others now that they're wrong too.  <img src="http://forums.nesdev.com/images/smilies/icon_evil.gif" alt=":evil:" title="Evil or Very Mad" /> <br /><br />Even the CPU instuction timing brings integer numbers, of CPU cycles per instruction (like 3, 4, 5...). How you don't understand OR not allowed to say even/odd cycles? HOW?<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=39">Zepper</a> — Wed Feb 05, 2014 11:26 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[natt]]></name></author>
<updated>2014-02-05T08:19:36-07:00</updated>
<published>2014-02-05T08:19:36-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125033#p125033</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125033#p125033"/>
<title type="html"><![CDATA[Re: RAMBO-1 IRQ timing]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125033#p125033"><![CDATA[
<div class="quotetitle">Zepper wrote:</div><div class="quotecontent"><br /><div class="quotetitle">lidnariq wrote:</div><div class="quotecontent">Without telling us what specific thing you're confused by, it's very difficult to make it clearer.<br /><br />I'm not even clear where you got &quot;Odd and even clocks&quot; from.<br /></div><br /><br />OK, from the <a href="http://wiki.nesdev.com/w/index.php/CPU" class="postlink">wiki</a>: &quot;Every cycle on 6502 is either a read or a write cycle&quot;. Well, 0, 2, 4, 6, 8 <strong>even</strong> CPU clock cycles; 1, 3, 5, 7, 9 <em>odd</em> CPU clock cycles.</div><br /><br />What the wiki page is meaning to say is that there are no bus-idle cycles.  On every single cycle, the bus will be asked to do a read or a write, but not necessarily alternating between the two.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=5719">natt</a> — Wed Feb 05, 2014 8:19 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[Zepper]]></name></author>
<updated>2014-02-05T07:38:23-07:00</updated>
<published>2014-02-05T07:38:23-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125028#p125028</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125028#p125028"/>
<title type="html"><![CDATA[Re: RAMBO-1 IRQ timing]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125028#p125028"><![CDATA[
<div class="quotetitle">lidnariq wrote:</div><div class="quotecontent"><br />Without telling us what specific thing you're confused by, it's very difficult to make it clearer.<br /><br />I'm not even clear where you got &quot;Odd and even clocks&quot; from.<br /></div><br /><br />OK, from the <a href="http://wiki.nesdev.com/w/index.php/CPU" class="postlink">wiki</a>: &quot;Every cycle on 6502 is either a read or a write cycle&quot;. Well, 0, 2, 4, 6, 8 <strong>even</strong> CPU clock cycles; 1, 3, 5, 7, 9 <em>odd</em> CPU clock cycles.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=39">Zepper</a> — Wed Feb 05, 2014 7:38 am</p><hr />
]]></content>
</entry>
<entry>
<author><name><![CDATA[tepples]]></name></author>
<updated>2014-02-05T07:03:16-07:00</updated>
<published>2014-02-05T07:03:16-07:00</published>
<id>http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125024#p125024</id>
<link href="http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125024#p125024"/>
<title type="html"><![CDATA[Re: RAMBO-1 IRQ timing]]></title>

<content type="html" xml:base="http://forums.nesdev.com/viewtopic.php?t=10984&amp;p=125024#p125024"><![CDATA[
M2 means &quot;Modified Phi2&quot; as far as I can tell. It rises slightly earlier, after the end of TADS but before Phi2 rises, to allow use of slower ROMs.<p>Statistics: Posted by <a href="http://forums.nesdev.com/memberlist.php?mode=viewprofile&amp;u=9">tepples</a> — Wed Feb 05, 2014 7:03 am</p><hr />
]]></content>
</entry>
</feed>