/*
 * Generated by Digital. Don't modify this file!
 * Any changes will be lost if this file is regenerated.
 */

module Mux_2x1
(
    input [0:0] sel,
    input in_0,
    input in_1,
    output reg out
);
    always @ (*) begin
        case (sel)
            1'h0: out = in_0;
            1'h1: out = in_1;
            default:
                out = 'h0;
        endcase
    end
endmodule

module DIG_D_FF_1bit
#(
    parameter Default = 0
)
(
   input D,
   input C,
   output Q,
   output \~Q
);
    reg state;

    assign Q = state;
    assign \~Q = ~state;

    always @ (posedge C) begin
        state <= D;
    end

    initial begin
        state = Default;
    end
endmodule


module Shift_Register9bit (
  input clk,
  input S_L,
  input [8:0] par_in,
  input shift_in,
  output [8:0] Q
);
  wire s0;
  wire s1;
  wire s2;
  wire s3;
  wire s4;
  wire s5;
  wire s6;
  wire s7;
  wire s8;
  wire s9;
  wire s10;
  wire s11;
  wire s12;
  wire s13;
  wire s14;
  wire s15;
  wire s16;
  wire s17;
  wire s18;
  wire s19;
  wire s20;
  wire s21;
  wire s22;
  wire s23;
  wire s24;
  wire s25;
  wire s26;
  assign s23 = par_in[0];
  assign s22 = par_in[1];
  assign s21 = par_in[2];
  assign s20 = par_in[3];
  assign s19 = par_in[4];
  assign s18 = par_in[5];
  assign s17 = par_in[6];
  assign s16 = par_in[7];
  assign s25 = par_in[8];
  Mux_2x1 Mux_2x1_i0 (
    .sel( S_L ),
    .in_0( shift_in ),
    .in_1( s23 ),
    .out( s14 )
  );
  DIG_D_FF_1bit #(
    .Default(0)
  )
  DIG_D_FF_1bit_i1 (
    .D( s14 ),
    .C( clk ),
    .Q( s15 )
  );
  Mux_2x1 Mux_2x1_i2 (
    .sel( S_L ),
    .in_0( s15 ),
    .in_1( s22 ),
    .out( s12 )
  );
  DIG_D_FF_1bit #(
    .Default(0)
  )
  DIG_D_FF_1bit_i3 (
    .D( s12 ),
    .C( clk ),
    .Q( s13 )
  );
  Mux_2x1 Mux_2x1_i4 (
    .sel( S_L ),
    .in_0( s13 ),
    .in_1( s21 ),
    .out( s10 )
  );
  DIG_D_FF_1bit #(
    .Default(0)
  )
  DIG_D_FF_1bit_i5 (
    .D( s10 ),
    .C( clk ),
    .Q( s11 )
  );
  Mux_2x1 Mux_2x1_i6 (
    .sel( S_L ),
    .in_0( s11 ),
    .in_1( s20 ),
    .out( s8 )
  );
  DIG_D_FF_1bit #(
    .Default(0)
  )
  DIG_D_FF_1bit_i7 (
    .D( s8 ),
    .C( clk ),
    .Q( s9 )
  );
  Mux_2x1 Mux_2x1_i8 (
    .sel( S_L ),
    .in_0( s9 ),
    .in_1( s19 ),
    .out( s6 )
  );
  DIG_D_FF_1bit #(
    .Default(0)
  )
  DIG_D_FF_1bit_i9 (
    .D( s6 ),
    .C( clk ),
    .Q( s7 )
  );
  Mux_2x1 Mux_2x1_i10 (
    .sel( S_L ),
    .in_0( s7 ),
    .in_1( s18 ),
    .out( s4 )
  );
  DIG_D_FF_1bit #(
    .Default(0)
  )
  DIG_D_FF_1bit_i11 (
    .D( s4 ),
    .C( clk ),
    .Q( s5 )
  );
  Mux_2x1 Mux_2x1_i12 (
    .sel( S_L ),
    .in_0( s5 ),
    .in_1( s17 ),
    .out( s2 )
  );
  DIG_D_FF_1bit #(
    .Default(0)
  )
  DIG_D_FF_1bit_i13 (
    .D( s2 ),
    .C( clk ),
    .Q( s3 )
  );
  Mux_2x1 Mux_2x1_i14 (
    .sel( S_L ),
    .in_0( s3 ),
    .in_1( s16 ),
    .out( s0 )
  );
  DIG_D_FF_1bit #(
    .Default(0)
  )
  DIG_D_FF_1bit_i15 (
    .D( s0 ),
    .C( clk ),
    .Q( s1 )
  );
  Mux_2x1 Mux_2x1_i16 (
    .sel( S_L ),
    .in_0( s1 ),
    .in_1( s25 ),
    .out( s26 )
  );
  DIG_D_FF_1bit #(
    .Default(0)
  )
  DIG_D_FF_1bit_i17 (
    .D( s26 ),
    .C( clk ),
    .Q( s24 )
  );
  assign Q[0] = s15;
  assign Q[1] = s13;
  assign Q[2] = s11;
  assign Q[3] = s9;
  assign Q[4] = s7;
  assign Q[5] = s5;
  assign Q[6] = s3;
  assign Q[7] = s1;
  assign Q[8] = s24;
endmodule
