
HaruRobo2024.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00023ca8  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001e34  08023ea8  08023ea8  00033ea8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08025cdc  08025cdc  00040b10  2**0
                  CONTENTS
  4 .ARM          00000008  08025cdc  08025cdc  00035cdc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08025ce4  08025ce4  00040b10  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000018  08025ce4  08025ce4  00035ce4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08025cfc  08025cfc  00035cfc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000b10  20000000  08025d00  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00016600  20000b10  08026810  00040b10  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20017110  08026810  00047110  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00040b10  2**0
                  CONTENTS, READONLY
 12 .comment      00000076  00000000  00000000  00040b3e  2**0
                  CONTENTS, READONLY
 13 .debug_info   0002ee71  00000000  00000000  00040bb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006c47  00000000  00000000  0006fa25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002280  00000000  00000000  00076670  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001a6f  00000000  00000000  000788f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000322fa  00000000  00000000  0007a35f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002d8bd  00000000  00000000  000ac659  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00119c81  00000000  00000000  000d9f16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000a558  00000000  00000000  001f3b98  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  001fe0f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000b10 	.word	0x20000b10
 800021c:	00000000 	.word	0x00000000
 8000220:	08023e90 	.word	0x08023e90

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000b14 	.word	0x20000b14
 800023c:	08023e90 	.word	0x08023e90

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr
	...

08000260 <memchr>:
 8000260:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000264:	2a10      	cmp	r2, #16
 8000266:	db2b      	blt.n	80002c0 <memchr+0x60>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	d008      	beq.n	8000280 <memchr+0x20>
 800026e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000272:	3a01      	subs	r2, #1
 8000274:	428b      	cmp	r3, r1
 8000276:	d02d      	beq.n	80002d4 <memchr+0x74>
 8000278:	f010 0f07 	tst.w	r0, #7
 800027c:	b342      	cbz	r2, 80002d0 <memchr+0x70>
 800027e:	d1f6      	bne.n	800026e <memchr+0xe>
 8000280:	b4f0      	push	{r4, r5, r6, r7}
 8000282:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000286:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800028a:	f022 0407 	bic.w	r4, r2, #7
 800028e:	f07f 0700 	mvns.w	r7, #0
 8000292:	2300      	movs	r3, #0
 8000294:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000298:	3c08      	subs	r4, #8
 800029a:	ea85 0501 	eor.w	r5, r5, r1
 800029e:	ea86 0601 	eor.w	r6, r6, r1
 80002a2:	fa85 f547 	uadd8	r5, r5, r7
 80002a6:	faa3 f587 	sel	r5, r3, r7
 80002aa:	fa86 f647 	uadd8	r6, r6, r7
 80002ae:	faa5 f687 	sel	r6, r5, r7
 80002b2:	b98e      	cbnz	r6, 80002d8 <memchr+0x78>
 80002b4:	d1ee      	bne.n	8000294 <memchr+0x34>
 80002b6:	bcf0      	pop	{r4, r5, r6, r7}
 80002b8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002bc:	f002 0207 	and.w	r2, r2, #7
 80002c0:	b132      	cbz	r2, 80002d0 <memchr+0x70>
 80002c2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002c6:	3a01      	subs	r2, #1
 80002c8:	ea83 0301 	eor.w	r3, r3, r1
 80002cc:	b113      	cbz	r3, 80002d4 <memchr+0x74>
 80002ce:	d1f8      	bne.n	80002c2 <memchr+0x62>
 80002d0:	2000      	movs	r0, #0
 80002d2:	4770      	bx	lr
 80002d4:	3801      	subs	r0, #1
 80002d6:	4770      	bx	lr
 80002d8:	2d00      	cmp	r5, #0
 80002da:	bf06      	itte	eq
 80002dc:	4635      	moveq	r5, r6
 80002de:	3803      	subeq	r0, #3
 80002e0:	3807      	subne	r0, #7
 80002e2:	f015 0f01 	tst.w	r5, #1
 80002e6:	d107      	bne.n	80002f8 <memchr+0x98>
 80002e8:	3001      	adds	r0, #1
 80002ea:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ee:	bf02      	ittt	eq
 80002f0:	3001      	addeq	r0, #1
 80002f2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002f6:	3001      	addeq	r0, #1
 80002f8:	bcf0      	pop	{r4, r5, r6, r7}
 80002fa:	3801      	subs	r0, #1
 80002fc:	4770      	bx	lr
 80002fe:	bf00      	nop

08000300 <strlen>:
 8000300:	4603      	mov	r3, r0
 8000302:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000306:	2a00      	cmp	r2, #0
 8000308:	d1fb      	bne.n	8000302 <strlen+0x2>
 800030a:	1a18      	subs	r0, r3, r0
 800030c:	3801      	subs	r0, #1
 800030e:	4770      	bx	lr

08000310 <__aeabi_drsub>:
 8000310:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000314:	e002      	b.n	800031c <__adddf3>
 8000316:	bf00      	nop

08000318 <__aeabi_dsub>:
 8000318:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800031c <__adddf3>:
 800031c:	b530      	push	{r4, r5, lr}
 800031e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000322:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000326:	ea94 0f05 	teq	r4, r5
 800032a:	bf08      	it	eq
 800032c:	ea90 0f02 	teqeq	r0, r2
 8000330:	bf1f      	itttt	ne
 8000332:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000336:	ea55 0c02 	orrsne.w	ip, r5, r2
 800033a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800033e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000342:	f000 80e2 	beq.w	800050a <__adddf3+0x1ee>
 8000346:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800034a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800034e:	bfb8      	it	lt
 8000350:	426d      	neglt	r5, r5
 8000352:	dd0c      	ble.n	800036e <__adddf3+0x52>
 8000354:	442c      	add	r4, r5
 8000356:	ea80 0202 	eor.w	r2, r0, r2
 800035a:	ea81 0303 	eor.w	r3, r1, r3
 800035e:	ea82 0000 	eor.w	r0, r2, r0
 8000362:	ea83 0101 	eor.w	r1, r3, r1
 8000366:	ea80 0202 	eor.w	r2, r0, r2
 800036a:	ea81 0303 	eor.w	r3, r1, r3
 800036e:	2d36      	cmp	r5, #54	; 0x36
 8000370:	bf88      	it	hi
 8000372:	bd30      	pophi	{r4, r5, pc}
 8000374:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000378:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800037c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000380:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000384:	d002      	beq.n	800038c <__adddf3+0x70>
 8000386:	4240      	negs	r0, r0
 8000388:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800038c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000390:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000394:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000398:	d002      	beq.n	80003a0 <__adddf3+0x84>
 800039a:	4252      	negs	r2, r2
 800039c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003a0:	ea94 0f05 	teq	r4, r5
 80003a4:	f000 80a7 	beq.w	80004f6 <__adddf3+0x1da>
 80003a8:	f1a4 0401 	sub.w	r4, r4, #1
 80003ac:	f1d5 0e20 	rsbs	lr, r5, #32
 80003b0:	db0d      	blt.n	80003ce <__adddf3+0xb2>
 80003b2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003b6:	fa22 f205 	lsr.w	r2, r2, r5
 80003ba:	1880      	adds	r0, r0, r2
 80003bc:	f141 0100 	adc.w	r1, r1, #0
 80003c0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003c4:	1880      	adds	r0, r0, r2
 80003c6:	fa43 f305 	asr.w	r3, r3, r5
 80003ca:	4159      	adcs	r1, r3
 80003cc:	e00e      	b.n	80003ec <__adddf3+0xd0>
 80003ce:	f1a5 0520 	sub.w	r5, r5, #32
 80003d2:	f10e 0e20 	add.w	lr, lr, #32
 80003d6:	2a01      	cmp	r2, #1
 80003d8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003dc:	bf28      	it	cs
 80003de:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003e2:	fa43 f305 	asr.w	r3, r3, r5
 80003e6:	18c0      	adds	r0, r0, r3
 80003e8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003f0:	d507      	bpl.n	8000402 <__adddf3+0xe6>
 80003f2:	f04f 0e00 	mov.w	lr, #0
 80003f6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003fa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003fe:	eb6e 0101 	sbc.w	r1, lr, r1
 8000402:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000406:	d31b      	bcc.n	8000440 <__adddf3+0x124>
 8000408:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800040c:	d30c      	bcc.n	8000428 <__adddf3+0x10c>
 800040e:	0849      	lsrs	r1, r1, #1
 8000410:	ea5f 0030 	movs.w	r0, r0, rrx
 8000414:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000418:	f104 0401 	add.w	r4, r4, #1
 800041c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000420:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000424:	f080 809a 	bcs.w	800055c <__adddf3+0x240>
 8000428:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800042c:	bf08      	it	eq
 800042e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000432:	f150 0000 	adcs.w	r0, r0, #0
 8000436:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800043a:	ea41 0105 	orr.w	r1, r1, r5
 800043e:	bd30      	pop	{r4, r5, pc}
 8000440:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000444:	4140      	adcs	r0, r0
 8000446:	eb41 0101 	adc.w	r1, r1, r1
 800044a:	3c01      	subs	r4, #1
 800044c:	bf28      	it	cs
 800044e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000452:	d2e9      	bcs.n	8000428 <__adddf3+0x10c>
 8000454:	f091 0f00 	teq	r1, #0
 8000458:	bf04      	itt	eq
 800045a:	4601      	moveq	r1, r0
 800045c:	2000      	moveq	r0, #0
 800045e:	fab1 f381 	clz	r3, r1
 8000462:	bf08      	it	eq
 8000464:	3320      	addeq	r3, #32
 8000466:	f1a3 030b 	sub.w	r3, r3, #11
 800046a:	f1b3 0220 	subs.w	r2, r3, #32
 800046e:	da0c      	bge.n	800048a <__adddf3+0x16e>
 8000470:	320c      	adds	r2, #12
 8000472:	dd08      	ble.n	8000486 <__adddf3+0x16a>
 8000474:	f102 0c14 	add.w	ip, r2, #20
 8000478:	f1c2 020c 	rsb	r2, r2, #12
 800047c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000480:	fa21 f102 	lsr.w	r1, r1, r2
 8000484:	e00c      	b.n	80004a0 <__adddf3+0x184>
 8000486:	f102 0214 	add.w	r2, r2, #20
 800048a:	bfd8      	it	le
 800048c:	f1c2 0c20 	rsble	ip, r2, #32
 8000490:	fa01 f102 	lsl.w	r1, r1, r2
 8000494:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000498:	bfdc      	itt	le
 800049a:	ea41 010c 	orrle.w	r1, r1, ip
 800049e:	4090      	lslle	r0, r2
 80004a0:	1ae4      	subs	r4, r4, r3
 80004a2:	bfa2      	ittt	ge
 80004a4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004a8:	4329      	orrge	r1, r5
 80004aa:	bd30      	popge	{r4, r5, pc}
 80004ac:	ea6f 0404 	mvn.w	r4, r4
 80004b0:	3c1f      	subs	r4, #31
 80004b2:	da1c      	bge.n	80004ee <__adddf3+0x1d2>
 80004b4:	340c      	adds	r4, #12
 80004b6:	dc0e      	bgt.n	80004d6 <__adddf3+0x1ba>
 80004b8:	f104 0414 	add.w	r4, r4, #20
 80004bc:	f1c4 0220 	rsb	r2, r4, #32
 80004c0:	fa20 f004 	lsr.w	r0, r0, r4
 80004c4:	fa01 f302 	lsl.w	r3, r1, r2
 80004c8:	ea40 0003 	orr.w	r0, r0, r3
 80004cc:	fa21 f304 	lsr.w	r3, r1, r4
 80004d0:	ea45 0103 	orr.w	r1, r5, r3
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f1c4 040c 	rsb	r4, r4, #12
 80004da:	f1c4 0220 	rsb	r2, r4, #32
 80004de:	fa20 f002 	lsr.w	r0, r0, r2
 80004e2:	fa01 f304 	lsl.w	r3, r1, r4
 80004e6:	ea40 0003 	orr.w	r0, r0, r3
 80004ea:	4629      	mov	r1, r5
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	fa21 f004 	lsr.w	r0, r1, r4
 80004f2:	4629      	mov	r1, r5
 80004f4:	bd30      	pop	{r4, r5, pc}
 80004f6:	f094 0f00 	teq	r4, #0
 80004fa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004fe:	bf06      	itte	eq
 8000500:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000504:	3401      	addeq	r4, #1
 8000506:	3d01      	subne	r5, #1
 8000508:	e74e      	b.n	80003a8 <__adddf3+0x8c>
 800050a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800050e:	bf18      	it	ne
 8000510:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000514:	d029      	beq.n	800056a <__adddf3+0x24e>
 8000516:	ea94 0f05 	teq	r4, r5
 800051a:	bf08      	it	eq
 800051c:	ea90 0f02 	teqeq	r0, r2
 8000520:	d005      	beq.n	800052e <__adddf3+0x212>
 8000522:	ea54 0c00 	orrs.w	ip, r4, r0
 8000526:	bf04      	itt	eq
 8000528:	4619      	moveq	r1, r3
 800052a:	4610      	moveq	r0, r2
 800052c:	bd30      	pop	{r4, r5, pc}
 800052e:	ea91 0f03 	teq	r1, r3
 8000532:	bf1e      	ittt	ne
 8000534:	2100      	movne	r1, #0
 8000536:	2000      	movne	r0, #0
 8000538:	bd30      	popne	{r4, r5, pc}
 800053a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800053e:	d105      	bne.n	800054c <__adddf3+0x230>
 8000540:	0040      	lsls	r0, r0, #1
 8000542:	4149      	adcs	r1, r1
 8000544:	bf28      	it	cs
 8000546:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800054a:	bd30      	pop	{r4, r5, pc}
 800054c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000550:	bf3c      	itt	cc
 8000552:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000556:	bd30      	popcc	{r4, r5, pc}
 8000558:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800055c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000560:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000564:	f04f 0000 	mov.w	r0, #0
 8000568:	bd30      	pop	{r4, r5, pc}
 800056a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800056e:	bf1a      	itte	ne
 8000570:	4619      	movne	r1, r3
 8000572:	4610      	movne	r0, r2
 8000574:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000578:	bf1c      	itt	ne
 800057a:	460b      	movne	r3, r1
 800057c:	4602      	movne	r2, r0
 800057e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000582:	bf06      	itte	eq
 8000584:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000588:	ea91 0f03 	teqeq	r1, r3
 800058c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000590:	bd30      	pop	{r4, r5, pc}
 8000592:	bf00      	nop

08000594 <__aeabi_ui2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005a8:	f04f 0500 	mov.w	r5, #0
 80005ac:	f04f 0100 	mov.w	r1, #0
 80005b0:	e750      	b.n	8000454 <__adddf3+0x138>
 80005b2:	bf00      	nop

080005b4 <__aeabi_i2d>:
 80005b4:	f090 0f00 	teq	r0, #0
 80005b8:	bf04      	itt	eq
 80005ba:	2100      	moveq	r1, #0
 80005bc:	4770      	bxeq	lr
 80005be:	b530      	push	{r4, r5, lr}
 80005c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005c8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005cc:	bf48      	it	mi
 80005ce:	4240      	negmi	r0, r0
 80005d0:	f04f 0100 	mov.w	r1, #0
 80005d4:	e73e      	b.n	8000454 <__adddf3+0x138>
 80005d6:	bf00      	nop

080005d8 <__aeabi_f2d>:
 80005d8:	0042      	lsls	r2, r0, #1
 80005da:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005de:	ea4f 0131 	mov.w	r1, r1, rrx
 80005e2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005e6:	bf1f      	itttt	ne
 80005e8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ec:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005f0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005f4:	4770      	bxne	lr
 80005f6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005fa:	bf08      	it	eq
 80005fc:	4770      	bxeq	lr
 80005fe:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000602:	bf04      	itt	eq
 8000604:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000608:	4770      	bxeq	lr
 800060a:	b530      	push	{r4, r5, lr}
 800060c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000610:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000614:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000618:	e71c      	b.n	8000454 <__adddf3+0x138>
 800061a:	bf00      	nop

0800061c <__aeabi_ul2d>:
 800061c:	ea50 0201 	orrs.w	r2, r0, r1
 8000620:	bf08      	it	eq
 8000622:	4770      	bxeq	lr
 8000624:	b530      	push	{r4, r5, lr}
 8000626:	f04f 0500 	mov.w	r5, #0
 800062a:	e00a      	b.n	8000642 <__aeabi_l2d+0x16>

0800062c <__aeabi_l2d>:
 800062c:	ea50 0201 	orrs.w	r2, r0, r1
 8000630:	bf08      	it	eq
 8000632:	4770      	bxeq	lr
 8000634:	b530      	push	{r4, r5, lr}
 8000636:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800063a:	d502      	bpl.n	8000642 <__aeabi_l2d+0x16>
 800063c:	4240      	negs	r0, r0
 800063e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000642:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000646:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800064a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800064e:	f43f aed8 	beq.w	8000402 <__adddf3+0xe6>
 8000652:	f04f 0203 	mov.w	r2, #3
 8000656:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800065a:	bf18      	it	ne
 800065c:	3203      	addne	r2, #3
 800065e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000662:	bf18      	it	ne
 8000664:	3203      	addne	r2, #3
 8000666:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800066a:	f1c2 0320 	rsb	r3, r2, #32
 800066e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000672:	fa20 f002 	lsr.w	r0, r0, r2
 8000676:	fa01 fe03 	lsl.w	lr, r1, r3
 800067a:	ea40 000e 	orr.w	r0, r0, lr
 800067e:	fa21 f102 	lsr.w	r1, r1, r2
 8000682:	4414      	add	r4, r2
 8000684:	e6bd      	b.n	8000402 <__adddf3+0xe6>
 8000686:	bf00      	nop

08000688 <__aeabi_ldivmod>:
 8000688:	b97b      	cbnz	r3, 80006aa <__aeabi_ldivmod+0x22>
 800068a:	b972      	cbnz	r2, 80006aa <__aeabi_ldivmod+0x22>
 800068c:	2900      	cmp	r1, #0
 800068e:	bfbe      	ittt	lt
 8000690:	2000      	movlt	r0, #0
 8000692:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000696:	e006      	blt.n	80006a6 <__aeabi_ldivmod+0x1e>
 8000698:	bf08      	it	eq
 800069a:	2800      	cmpeq	r0, #0
 800069c:	bf1c      	itt	ne
 800069e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 80006a2:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80006a6:	f000 b9f3 	b.w	8000a90 <__aeabi_idiv0>
 80006aa:	f1ad 0c08 	sub.w	ip, sp, #8
 80006ae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80006b2:	2900      	cmp	r1, #0
 80006b4:	db09      	blt.n	80006ca <__aeabi_ldivmod+0x42>
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	db1a      	blt.n	80006f0 <__aeabi_ldivmod+0x68>
 80006ba:	f000 f885 	bl	80007c8 <__udivmoddi4>
 80006be:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006c2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006c6:	b004      	add	sp, #16
 80006c8:	4770      	bx	lr
 80006ca:	4240      	negs	r0, r0
 80006cc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	db1b      	blt.n	800070c <__aeabi_ldivmod+0x84>
 80006d4:	f000 f878 	bl	80007c8 <__udivmoddi4>
 80006d8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006dc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80006e0:	b004      	add	sp, #16
 80006e2:	4240      	negs	r0, r0
 80006e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006e8:	4252      	negs	r2, r2
 80006ea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80006ee:	4770      	bx	lr
 80006f0:	4252      	negs	r2, r2
 80006f2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80006f6:	f000 f867 	bl	80007c8 <__udivmoddi4>
 80006fa:	f8dd e004 	ldr.w	lr, [sp, #4]
 80006fe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000702:	b004      	add	sp, #16
 8000704:	4240      	negs	r0, r0
 8000706:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800070a:	4770      	bx	lr
 800070c:	4252      	negs	r2, r2
 800070e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000712:	f000 f859 	bl	80007c8 <__udivmoddi4>
 8000716:	f8dd e004 	ldr.w	lr, [sp, #4]
 800071a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800071e:	b004      	add	sp, #16
 8000720:	4252      	negs	r2, r2
 8000722:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000726:	4770      	bx	lr

08000728 <__aeabi_uldivmod>:
 8000728:	b953      	cbnz	r3, 8000740 <__aeabi_uldivmod+0x18>
 800072a:	b94a      	cbnz	r2, 8000740 <__aeabi_uldivmod+0x18>
 800072c:	2900      	cmp	r1, #0
 800072e:	bf08      	it	eq
 8000730:	2800      	cmpeq	r0, #0
 8000732:	bf1c      	itt	ne
 8000734:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000738:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 800073c:	f000 b9a8 	b.w	8000a90 <__aeabi_idiv0>
 8000740:	f1ad 0c08 	sub.w	ip, sp, #8
 8000744:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000748:	f000 f83e 	bl	80007c8 <__udivmoddi4>
 800074c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000750:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000754:	b004      	add	sp, #16
 8000756:	4770      	bx	lr

08000758 <__aeabi_d2lz>:
 8000758:	b508      	push	{r3, lr}
 800075a:	4602      	mov	r2, r0
 800075c:	460b      	mov	r3, r1
 800075e:	ec43 2b17 	vmov	d7, r2, r3
 8000762:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800076a:	d403      	bmi.n	8000774 <__aeabi_d2lz+0x1c>
 800076c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000770:	f000 b80a 	b.w	8000788 <__aeabi_d2ulz>
 8000774:	eeb1 7b47 	vneg.f64	d7, d7
 8000778:	ec51 0b17 	vmov	r0, r1, d7
 800077c:	f000 f804 	bl	8000788 <__aeabi_d2ulz>
 8000780:	4240      	negs	r0, r0
 8000782:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000786:	bd08      	pop	{r3, pc}

08000788 <__aeabi_d2ulz>:
 8000788:	ed9f 6b0b 	vldr	d6, [pc, #44]	; 80007b8 <__aeabi_d2ulz+0x30>
 800078c:	ec41 0b17 	vmov	d7, r0, r1
 8000790:	ed9f 5b0b 	vldr	d5, [pc, #44]	; 80007c0 <__aeabi_d2ulz+0x38>
 8000794:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000798:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800079c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007a0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007a4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007a8:	ee16 1a10 	vmov	r1, s12
 80007ac:	ee17 0a90 	vmov	r0, s15
 80007b0:	4770      	bx	lr
 80007b2:	bf00      	nop
 80007b4:	f3af 8000 	nop.w
 80007b8:	00000000 	.word	0x00000000
 80007bc:	3df00000 	.word	0x3df00000
 80007c0:	00000000 	.word	0x00000000
 80007c4:	41f00000 	.word	0x41f00000

080007c8 <__udivmoddi4>:
 80007c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007cc:	9e08      	ldr	r6, [sp, #32]
 80007ce:	460d      	mov	r5, r1
 80007d0:	4604      	mov	r4, r0
 80007d2:	460f      	mov	r7, r1
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d14a      	bne.n	800086e <__udivmoddi4+0xa6>
 80007d8:	428a      	cmp	r2, r1
 80007da:	4694      	mov	ip, r2
 80007dc:	d965      	bls.n	80008aa <__udivmoddi4+0xe2>
 80007de:	fab2 f382 	clz	r3, r2
 80007e2:	b143      	cbz	r3, 80007f6 <__udivmoddi4+0x2e>
 80007e4:	fa02 fc03 	lsl.w	ip, r2, r3
 80007e8:	f1c3 0220 	rsb	r2, r3, #32
 80007ec:	409f      	lsls	r7, r3
 80007ee:	fa20 f202 	lsr.w	r2, r0, r2
 80007f2:	4317      	orrs	r7, r2
 80007f4:	409c      	lsls	r4, r3
 80007f6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80007fa:	fa1f f58c 	uxth.w	r5, ip
 80007fe:	fbb7 f1fe 	udiv	r1, r7, lr
 8000802:	0c22      	lsrs	r2, r4, #16
 8000804:	fb0e 7711 	mls	r7, lr, r1, r7
 8000808:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800080c:	fb01 f005 	mul.w	r0, r1, r5
 8000810:	4290      	cmp	r0, r2
 8000812:	d90a      	bls.n	800082a <__udivmoddi4+0x62>
 8000814:	eb1c 0202 	adds.w	r2, ip, r2
 8000818:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 800081c:	f080 811c 	bcs.w	8000a58 <__udivmoddi4+0x290>
 8000820:	4290      	cmp	r0, r2
 8000822:	f240 8119 	bls.w	8000a58 <__udivmoddi4+0x290>
 8000826:	3902      	subs	r1, #2
 8000828:	4462      	add	r2, ip
 800082a:	1a12      	subs	r2, r2, r0
 800082c:	b2a4      	uxth	r4, r4
 800082e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000832:	fb0e 2210 	mls	r2, lr, r0, r2
 8000836:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800083a:	fb00 f505 	mul.w	r5, r0, r5
 800083e:	42a5      	cmp	r5, r4
 8000840:	d90a      	bls.n	8000858 <__udivmoddi4+0x90>
 8000842:	eb1c 0404 	adds.w	r4, ip, r4
 8000846:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 800084a:	f080 8107 	bcs.w	8000a5c <__udivmoddi4+0x294>
 800084e:	42a5      	cmp	r5, r4
 8000850:	f240 8104 	bls.w	8000a5c <__udivmoddi4+0x294>
 8000854:	4464      	add	r4, ip
 8000856:	3802      	subs	r0, #2
 8000858:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800085c:	1b64      	subs	r4, r4, r5
 800085e:	2100      	movs	r1, #0
 8000860:	b11e      	cbz	r6, 800086a <__udivmoddi4+0xa2>
 8000862:	40dc      	lsrs	r4, r3
 8000864:	2300      	movs	r3, #0
 8000866:	e9c6 4300 	strd	r4, r3, [r6]
 800086a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800086e:	428b      	cmp	r3, r1
 8000870:	d908      	bls.n	8000884 <__udivmoddi4+0xbc>
 8000872:	2e00      	cmp	r6, #0
 8000874:	f000 80ed 	beq.w	8000a52 <__udivmoddi4+0x28a>
 8000878:	2100      	movs	r1, #0
 800087a:	e9c6 0500 	strd	r0, r5, [r6]
 800087e:	4608      	mov	r0, r1
 8000880:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000884:	fab3 f183 	clz	r1, r3
 8000888:	2900      	cmp	r1, #0
 800088a:	d149      	bne.n	8000920 <__udivmoddi4+0x158>
 800088c:	42ab      	cmp	r3, r5
 800088e:	d302      	bcc.n	8000896 <__udivmoddi4+0xce>
 8000890:	4282      	cmp	r2, r0
 8000892:	f200 80f8 	bhi.w	8000a86 <__udivmoddi4+0x2be>
 8000896:	1a84      	subs	r4, r0, r2
 8000898:	eb65 0203 	sbc.w	r2, r5, r3
 800089c:	2001      	movs	r0, #1
 800089e:	4617      	mov	r7, r2
 80008a0:	2e00      	cmp	r6, #0
 80008a2:	d0e2      	beq.n	800086a <__udivmoddi4+0xa2>
 80008a4:	e9c6 4700 	strd	r4, r7, [r6]
 80008a8:	e7df      	b.n	800086a <__udivmoddi4+0xa2>
 80008aa:	b902      	cbnz	r2, 80008ae <__udivmoddi4+0xe6>
 80008ac:	deff      	udf	#255	; 0xff
 80008ae:	fab2 f382 	clz	r3, r2
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	f040 8090 	bne.w	80009d8 <__udivmoddi4+0x210>
 80008b8:	1a8a      	subs	r2, r1, r2
 80008ba:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80008be:	fa1f fe8c 	uxth.w	lr, ip
 80008c2:	2101      	movs	r1, #1
 80008c4:	fbb2 f5f7 	udiv	r5, r2, r7
 80008c8:	fb07 2015 	mls	r0, r7, r5, r2
 80008cc:	0c22      	lsrs	r2, r4, #16
 80008ce:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80008d2:	fb0e f005 	mul.w	r0, lr, r5
 80008d6:	4290      	cmp	r0, r2
 80008d8:	d908      	bls.n	80008ec <__udivmoddi4+0x124>
 80008da:	eb1c 0202 	adds.w	r2, ip, r2
 80008de:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80008e2:	d202      	bcs.n	80008ea <__udivmoddi4+0x122>
 80008e4:	4290      	cmp	r0, r2
 80008e6:	f200 80cb 	bhi.w	8000a80 <__udivmoddi4+0x2b8>
 80008ea:	4645      	mov	r5, r8
 80008ec:	1a12      	subs	r2, r2, r0
 80008ee:	b2a4      	uxth	r4, r4
 80008f0:	fbb2 f0f7 	udiv	r0, r2, r7
 80008f4:	fb07 2210 	mls	r2, r7, r0, r2
 80008f8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80008fc:	fb0e fe00 	mul.w	lr, lr, r0
 8000900:	45a6      	cmp	lr, r4
 8000902:	d908      	bls.n	8000916 <__udivmoddi4+0x14e>
 8000904:	eb1c 0404 	adds.w	r4, ip, r4
 8000908:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 800090c:	d202      	bcs.n	8000914 <__udivmoddi4+0x14c>
 800090e:	45a6      	cmp	lr, r4
 8000910:	f200 80bb 	bhi.w	8000a8a <__udivmoddi4+0x2c2>
 8000914:	4610      	mov	r0, r2
 8000916:	eba4 040e 	sub.w	r4, r4, lr
 800091a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800091e:	e79f      	b.n	8000860 <__udivmoddi4+0x98>
 8000920:	f1c1 0720 	rsb	r7, r1, #32
 8000924:	408b      	lsls	r3, r1
 8000926:	fa22 fc07 	lsr.w	ip, r2, r7
 800092a:	ea4c 0c03 	orr.w	ip, ip, r3
 800092e:	fa05 f401 	lsl.w	r4, r5, r1
 8000932:	fa20 f307 	lsr.w	r3, r0, r7
 8000936:	40fd      	lsrs	r5, r7
 8000938:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800093c:	4323      	orrs	r3, r4
 800093e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000942:	fa1f fe8c 	uxth.w	lr, ip
 8000946:	fb09 5518 	mls	r5, r9, r8, r5
 800094a:	0c1c      	lsrs	r4, r3, #16
 800094c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000950:	fb08 f50e 	mul.w	r5, r8, lr
 8000954:	42a5      	cmp	r5, r4
 8000956:	fa02 f201 	lsl.w	r2, r2, r1
 800095a:	fa00 f001 	lsl.w	r0, r0, r1
 800095e:	d90b      	bls.n	8000978 <__udivmoddi4+0x1b0>
 8000960:	eb1c 0404 	adds.w	r4, ip, r4
 8000964:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000968:	f080 8088 	bcs.w	8000a7c <__udivmoddi4+0x2b4>
 800096c:	42a5      	cmp	r5, r4
 800096e:	f240 8085 	bls.w	8000a7c <__udivmoddi4+0x2b4>
 8000972:	f1a8 0802 	sub.w	r8, r8, #2
 8000976:	4464      	add	r4, ip
 8000978:	1b64      	subs	r4, r4, r5
 800097a:	b29d      	uxth	r5, r3
 800097c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000980:	fb09 4413 	mls	r4, r9, r3, r4
 8000984:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000988:	fb03 fe0e 	mul.w	lr, r3, lr
 800098c:	45a6      	cmp	lr, r4
 800098e:	d908      	bls.n	80009a2 <__udivmoddi4+0x1da>
 8000990:	eb1c 0404 	adds.w	r4, ip, r4
 8000994:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 8000998:	d26c      	bcs.n	8000a74 <__udivmoddi4+0x2ac>
 800099a:	45a6      	cmp	lr, r4
 800099c:	d96a      	bls.n	8000a74 <__udivmoddi4+0x2ac>
 800099e:	3b02      	subs	r3, #2
 80009a0:	4464      	add	r4, ip
 80009a2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80009a6:	fba3 9502 	umull	r9, r5, r3, r2
 80009aa:	eba4 040e 	sub.w	r4, r4, lr
 80009ae:	42ac      	cmp	r4, r5
 80009b0:	46c8      	mov	r8, r9
 80009b2:	46ae      	mov	lr, r5
 80009b4:	d356      	bcc.n	8000a64 <__udivmoddi4+0x29c>
 80009b6:	d053      	beq.n	8000a60 <__udivmoddi4+0x298>
 80009b8:	b156      	cbz	r6, 80009d0 <__udivmoddi4+0x208>
 80009ba:	ebb0 0208 	subs.w	r2, r0, r8
 80009be:	eb64 040e 	sbc.w	r4, r4, lr
 80009c2:	fa04 f707 	lsl.w	r7, r4, r7
 80009c6:	40ca      	lsrs	r2, r1
 80009c8:	40cc      	lsrs	r4, r1
 80009ca:	4317      	orrs	r7, r2
 80009cc:	e9c6 7400 	strd	r7, r4, [r6]
 80009d0:	4618      	mov	r0, r3
 80009d2:	2100      	movs	r1, #0
 80009d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009d8:	f1c3 0120 	rsb	r1, r3, #32
 80009dc:	fa02 fc03 	lsl.w	ip, r2, r3
 80009e0:	fa20 f201 	lsr.w	r2, r0, r1
 80009e4:	fa25 f101 	lsr.w	r1, r5, r1
 80009e8:	409d      	lsls	r5, r3
 80009ea:	432a      	orrs	r2, r5
 80009ec:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80009f0:	fa1f fe8c 	uxth.w	lr, ip
 80009f4:	fbb1 f0f7 	udiv	r0, r1, r7
 80009f8:	fb07 1510 	mls	r5, r7, r0, r1
 80009fc:	0c11      	lsrs	r1, r2, #16
 80009fe:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000a02:	fb00 f50e 	mul.w	r5, r0, lr
 8000a06:	428d      	cmp	r5, r1
 8000a08:	fa04 f403 	lsl.w	r4, r4, r3
 8000a0c:	d908      	bls.n	8000a20 <__udivmoddi4+0x258>
 8000a0e:	eb1c 0101 	adds.w	r1, ip, r1
 8000a12:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000a16:	d22f      	bcs.n	8000a78 <__udivmoddi4+0x2b0>
 8000a18:	428d      	cmp	r5, r1
 8000a1a:	d92d      	bls.n	8000a78 <__udivmoddi4+0x2b0>
 8000a1c:	3802      	subs	r0, #2
 8000a1e:	4461      	add	r1, ip
 8000a20:	1b49      	subs	r1, r1, r5
 8000a22:	b292      	uxth	r2, r2
 8000a24:	fbb1 f5f7 	udiv	r5, r1, r7
 8000a28:	fb07 1115 	mls	r1, r7, r5, r1
 8000a2c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a30:	fb05 f10e 	mul.w	r1, r5, lr
 8000a34:	4291      	cmp	r1, r2
 8000a36:	d908      	bls.n	8000a4a <__udivmoddi4+0x282>
 8000a38:	eb1c 0202 	adds.w	r2, ip, r2
 8000a3c:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000a40:	d216      	bcs.n	8000a70 <__udivmoddi4+0x2a8>
 8000a42:	4291      	cmp	r1, r2
 8000a44:	d914      	bls.n	8000a70 <__udivmoddi4+0x2a8>
 8000a46:	3d02      	subs	r5, #2
 8000a48:	4462      	add	r2, ip
 8000a4a:	1a52      	subs	r2, r2, r1
 8000a4c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000a50:	e738      	b.n	80008c4 <__udivmoddi4+0xfc>
 8000a52:	4631      	mov	r1, r6
 8000a54:	4630      	mov	r0, r6
 8000a56:	e708      	b.n	800086a <__udivmoddi4+0xa2>
 8000a58:	4639      	mov	r1, r7
 8000a5a:	e6e6      	b.n	800082a <__udivmoddi4+0x62>
 8000a5c:	4610      	mov	r0, r2
 8000a5e:	e6fb      	b.n	8000858 <__udivmoddi4+0x90>
 8000a60:	4548      	cmp	r0, r9
 8000a62:	d2a9      	bcs.n	80009b8 <__udivmoddi4+0x1f0>
 8000a64:	ebb9 0802 	subs.w	r8, r9, r2
 8000a68:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000a6c:	3b01      	subs	r3, #1
 8000a6e:	e7a3      	b.n	80009b8 <__udivmoddi4+0x1f0>
 8000a70:	4645      	mov	r5, r8
 8000a72:	e7ea      	b.n	8000a4a <__udivmoddi4+0x282>
 8000a74:	462b      	mov	r3, r5
 8000a76:	e794      	b.n	80009a2 <__udivmoddi4+0x1da>
 8000a78:	4640      	mov	r0, r8
 8000a7a:	e7d1      	b.n	8000a20 <__udivmoddi4+0x258>
 8000a7c:	46d0      	mov	r8, sl
 8000a7e:	e77b      	b.n	8000978 <__udivmoddi4+0x1b0>
 8000a80:	3d02      	subs	r5, #2
 8000a82:	4462      	add	r2, ip
 8000a84:	e732      	b.n	80008ec <__udivmoddi4+0x124>
 8000a86:	4608      	mov	r0, r1
 8000a88:	e70a      	b.n	80008a0 <__udivmoddi4+0xd8>
 8000a8a:	4464      	add	r4, ip
 8000a8c:	3802      	subs	r0, #2
 8000a8e:	e742      	b.n	8000916 <__udivmoddi4+0x14e>

08000a90 <__aeabi_idiv0>:
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop

08000a94 <PushTx8Bytes>:
CANTxBuf buffer[CAN_TXBUFFER_SIZE];
uint32_t readpoint = 0;
uint32_t writepoint = 0;
uint8_t isfull = 0;

HAL_StatusTypeDef PushTx8Bytes(uint32_t ExtId, uint8_t *bytes, uint32_t size){
 8000a94:	b480      	push	{r7}
 8000a96:	b087      	sub	sp, #28
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	60f8      	str	r0, [r7, #12]
 8000a9c:	60b9      	str	r1, [r7, #8]
 8000a9e:	607a      	str	r2, [r7, #4]
	buffer[writepoint].DLC = size;
 8000aa0:	4b24      	ldr	r3, [pc, #144]	; (8000b34 <PushTx8Bytes+0xa0>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	4a24      	ldr	r2, [pc, #144]	; (8000b38 <PushTx8Bytes+0xa4>)
 8000aa6:	011b      	lsls	r3, r3, #4
 8000aa8:	4413      	add	r3, r2
 8000aaa:	3304      	adds	r3, #4
 8000aac:	687a      	ldr	r2, [r7, #4]
 8000aae:	601a      	str	r2, [r3, #0]
	buffer[writepoint].ExtId = ExtId;
 8000ab0:	4b20      	ldr	r3, [pc, #128]	; (8000b34 <PushTx8Bytes+0xa0>)
 8000ab2:	681b      	ldr	r3, [r3, #0]
 8000ab4:	4a20      	ldr	r2, [pc, #128]	; (8000b38 <PushTx8Bytes+0xa4>)
 8000ab6:	011b      	lsls	r3, r3, #4
 8000ab8:	4413      	add	r3, r2
 8000aba:	68fa      	ldr	r2, [r7, #12]
 8000abc:	601a      	str	r2, [r3, #0]
	for (uint8_t i = 0; i < size; i++)buffer[writepoint].bytes[i] = bytes[i];
 8000abe:	2300      	movs	r3, #0
 8000ac0:	75fb      	strb	r3, [r7, #23]
 8000ac2:	e010      	b.n	8000ae6 <PushTx8Bytes+0x52>
 8000ac4:	7dfb      	ldrb	r3, [r7, #23]
 8000ac6:	68ba      	ldr	r2, [r7, #8]
 8000ac8:	18d1      	adds	r1, r2, r3
 8000aca:	4b1a      	ldr	r3, [pc, #104]	; (8000b34 <PushTx8Bytes+0xa0>)
 8000acc:	681a      	ldr	r2, [r3, #0]
 8000ace:	7dfb      	ldrb	r3, [r7, #23]
 8000ad0:	7808      	ldrb	r0, [r1, #0]
 8000ad2:	4919      	ldr	r1, [pc, #100]	; (8000b38 <PushTx8Bytes+0xa4>)
 8000ad4:	0112      	lsls	r2, r2, #4
 8000ad6:	440a      	add	r2, r1
 8000ad8:	4413      	add	r3, r2
 8000ada:	3308      	adds	r3, #8
 8000adc:	4602      	mov	r2, r0
 8000ade:	701a      	strb	r2, [r3, #0]
 8000ae0:	7dfb      	ldrb	r3, [r7, #23]
 8000ae2:	3301      	adds	r3, #1
 8000ae4:	75fb      	strb	r3, [r7, #23]
 8000ae6:	7dfb      	ldrb	r3, [r7, #23]
 8000ae8:	687a      	ldr	r2, [r7, #4]
 8000aea:	429a      	cmp	r2, r3
 8000aec:	d8ea      	bhi.n	8000ac4 <PushTx8Bytes+0x30>

	if (isfull == 1)readpoint = (readpoint + 1) & (CAN_TXBUFFER_SIZE - 1);
 8000aee:	4b13      	ldr	r3, [pc, #76]	; (8000b3c <PushTx8Bytes+0xa8>)
 8000af0:	781b      	ldrb	r3, [r3, #0]
 8000af2:	2b01      	cmp	r3, #1
 8000af4:	d106      	bne.n	8000b04 <PushTx8Bytes+0x70>
 8000af6:	4b12      	ldr	r3, [pc, #72]	; (8000b40 <PushTx8Bytes+0xac>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	3301      	adds	r3, #1
 8000afc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000b00:	4a0f      	ldr	r2, [pc, #60]	; (8000b40 <PushTx8Bytes+0xac>)
 8000b02:	6013      	str	r3, [r2, #0]
	writepoint = (writepoint + 1) & (CAN_TXBUFFER_SIZE - 1);
 8000b04:	4b0b      	ldr	r3, [pc, #44]	; (8000b34 <PushTx8Bytes+0xa0>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	3301      	adds	r3, #1
 8000b0a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000b0e:	4a09      	ldr	r2, [pc, #36]	; (8000b34 <PushTx8Bytes+0xa0>)
 8000b10:	6013      	str	r3, [r2, #0]

	if (writepoint == readpoint){
 8000b12:	4b08      	ldr	r3, [pc, #32]	; (8000b34 <PushTx8Bytes+0xa0>)
 8000b14:	681a      	ldr	r2, [r3, #0]
 8000b16:	4b0a      	ldr	r3, [pc, #40]	; (8000b40 <PushTx8Bytes+0xac>)
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	429a      	cmp	r2, r3
 8000b1c:	d102      	bne.n	8000b24 <PushTx8Bytes+0x90>
		isfull = 1;
 8000b1e:	4b07      	ldr	r3, [pc, #28]	; (8000b3c <PushTx8Bytes+0xa8>)
 8000b20:	2201      	movs	r2, #1
 8000b22:	701a      	strb	r2, [r3, #0]
	}

	return HAL_OK;
 8000b24:	2300      	movs	r3, #0
}
 8000b26:	4618      	mov	r0, r3
 8000b28:	371c      	adds	r7, #28
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop
 8000b34:	20002e04 	.word	0x20002e04
 8000b38:	20000e00 	.word	0x20000e00
 8000b3c:	20002e08 	.word	0x20002e08
 8000b40:	20002e00 	.word	0x20002e00

08000b44 <PopSendTx8Bytes>:

HAL_StatusTypeDef PopSendTx8Bytes(){
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b088      	sub	sp, #32
 8000b48:	af00      	add	r7, sp, #0
	CAN_TxHeaderTypeDef txHeader;
	uint32_t txMailbox;

	txHeader.RTR = CAN_RTR_DATA; // Data frame
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	613b      	str	r3, [r7, #16]
	txHeader.IDE = CAN_ID_EXT;	 // CAN Extend ID
 8000b4e:	2304      	movs	r3, #4
 8000b50:	60fb      	str	r3, [r7, #12]
	txHeader.TransmitGlobalTime = DISABLE;
 8000b52:	2300      	movs	r3, #0
 8000b54:	763b      	strb	r3, [r7, #24]

	while (HAL_CAN_GetTxMailboxesFreeLevel(phcan) > 0){
 8000b56:	e035      	b.n	8000bc4 <PopSendTx8Bytes+0x80>
		if (isfull == 0 && readpoint == writepoint)break;
 8000b58:	4b22      	ldr	r3, [pc, #136]	; (8000be4 <PopSendTx8Bytes+0xa0>)
 8000b5a:	781b      	ldrb	r3, [r3, #0]
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d105      	bne.n	8000b6c <PopSendTx8Bytes+0x28>
 8000b60:	4b21      	ldr	r3, [pc, #132]	; (8000be8 <PopSendTx8Bytes+0xa4>)
 8000b62:	681a      	ldr	r2, [r3, #0]
 8000b64:	4b21      	ldr	r3, [pc, #132]	; (8000bec <PopSendTx8Bytes+0xa8>)
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	429a      	cmp	r2, r3
 8000b6a:	d034      	beq.n	8000bd6 <PopSendTx8Bytes+0x92>

		txHeader.DLC = buffer[readpoint].DLC;
 8000b6c:	4b1e      	ldr	r3, [pc, #120]	; (8000be8 <PopSendTx8Bytes+0xa4>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	4a1f      	ldr	r2, [pc, #124]	; (8000bf0 <PopSendTx8Bytes+0xac>)
 8000b72:	011b      	lsls	r3, r3, #4
 8000b74:	4413      	add	r3, r2
 8000b76:	3304      	adds	r3, #4
 8000b78:	681b      	ldr	r3, [r3, #0]
 8000b7a:	617b      	str	r3, [r7, #20]
		txHeader.ExtId = buffer[readpoint].ExtId;
 8000b7c:	4b1a      	ldr	r3, [pc, #104]	; (8000be8 <PopSendTx8Bytes+0xa4>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a1b      	ldr	r2, [pc, #108]	; (8000bf0 <PopSendTx8Bytes+0xac>)
 8000b82:	011b      	lsls	r3, r3, #4
 8000b84:	4413      	add	r3, r2
 8000b86:	681b      	ldr	r3, [r3, #0]
 8000b88:	60bb      	str	r3, [r7, #8]

		HAL_StatusTypeDef ret = HAL_CAN_AddTxMessage(phcan, &txHeader, buffer[readpoint].bytes, &txMailbox);
 8000b8a:	4b1a      	ldr	r3, [pc, #104]	; (8000bf4 <PopSendTx8Bytes+0xb0>)
 8000b8c:	6818      	ldr	r0, [r3, #0]
 8000b8e:	4b16      	ldr	r3, [pc, #88]	; (8000be8 <PopSendTx8Bytes+0xa4>)
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	011b      	lsls	r3, r3, #4
 8000b94:	3308      	adds	r3, #8
 8000b96:	4a16      	ldr	r2, [pc, #88]	; (8000bf0 <PopSendTx8Bytes+0xac>)
 8000b98:	441a      	add	r2, r3
 8000b9a:	463b      	mov	r3, r7
 8000b9c:	1d39      	adds	r1, r7, #4
 8000b9e:	f003 f851 	bl	8003c44 <HAL_CAN_AddTxMessage>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	77fb      	strb	r3, [r7, #31]
		if (ret != HAL_OK)return ret;
 8000ba6:	7ffb      	ldrb	r3, [r7, #31]
 8000ba8:	2b00      	cmp	r3, #0
 8000baa:	d001      	beq.n	8000bb0 <PopSendTx8Bytes+0x6c>
 8000bac:	7ffb      	ldrb	r3, [r7, #31]
 8000bae:	e014      	b.n	8000bda <PopSendTx8Bytes+0x96>

		readpoint = (readpoint + 1) & (CAN_TXBUFFER_SIZE - 1);
 8000bb0:	4b0d      	ldr	r3, [pc, #52]	; (8000be8 <PopSendTx8Bytes+0xa4>)
 8000bb2:	681b      	ldr	r3, [r3, #0]
 8000bb4:	3301      	adds	r3, #1
 8000bb6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000bba:	4a0b      	ldr	r2, [pc, #44]	; (8000be8 <PopSendTx8Bytes+0xa4>)
 8000bbc:	6013      	str	r3, [r2, #0]
		isfull = 0;
 8000bbe:	4b09      	ldr	r3, [pc, #36]	; (8000be4 <PopSendTx8Bytes+0xa0>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	701a      	strb	r2, [r3, #0]
	while (HAL_CAN_GetTxMailboxesFreeLevel(phcan) > 0){
 8000bc4:	4b0b      	ldr	r3, [pc, #44]	; (8000bf4 <PopSendTx8Bytes+0xb0>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	4618      	mov	r0, r3
 8000bca:	f003 f90b 	bl	8003de4 <HAL_CAN_GetTxMailboxesFreeLevel>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d1c1      	bne.n	8000b58 <PopSendTx8Bytes+0x14>
 8000bd4:	e000      	b.n	8000bd8 <PopSendTx8Bytes+0x94>
		if (isfull == 0 && readpoint == writepoint)break;
 8000bd6:	bf00      	nop
	}

	return HAL_OK;
 8000bd8:	2300      	movs	r3, #0
}
 8000bda:	4618      	mov	r0, r3
 8000bdc:	3720      	adds	r7, #32
 8000bde:	46bd      	mov	sp, r7
 8000be0:	bd80      	pop	{r7, pc}
 8000be2:	bf00      	nop
 8000be4:	20002e08 	.word	0x20002e08
 8000be8:	20002e00 	.word	0x20002e00
 8000bec:	20002e04 	.word	0x20002e04
 8000bf0:	20000e00 	.word	0x20000e00
 8000bf4:	20000b2c 	.word	0x20000b2c

08000bf8 <WhenTxMailbox0_1_2CompleteCallbackCalled>:

void WhenTxMailbox0_1_2CompleteCallbackCalled(){
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
	PopSendTx8Bytes();
 8000bfc:	f7ff ffa2 	bl	8000b44 <PopSendTx8Bytes>
}
 8000c00:	bf00      	nop
 8000c02:	bd80      	pop	{r7, pc}

08000c04 <WhenTxMailbox0_1_2AbortCallbackCalled>:

void WhenTxMailbox0_1_2AbortCallbackCalled(){
 8000c04:	b580      	push	{r7, lr}
 8000c06:	af00      	add	r7, sp, #0
	PopSendTx8Bytes();
 8000c08:	f7ff ff9c 	bl	8000b44 <PopSendTx8Bytes>
}
 8000c0c:	bf00      	nop
 8000c0e:	bd80      	pop	{r7, pc}

08000c10 <WhenCANRxFifo0MsgPending>:

void WhenCANRxFifo0MsgPending(CAN_HandleTypeDef *phcan, NUM_OF_DEVICES *num_of){ // Fifo0MsgPendingで呼び出すこと. CAN受信時に呼び出される関数
 8000c10:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000c14:	b08e      	sub	sp, #56	; 0x38
 8000c16:	af00      	add	r7, sp, #0
 8000c18:	6078      	str	r0, [r7, #4]
 8000c1a:	6039      	str	r1, [r7, #0]
	CAN_RxHeaderTypeDef rxHeader;
	uint8_t rxData[8];
	if (HAL_CAN_GetRxMessage(phcan, CAN_RX_FIFO0, &rxHeader, rxData) != HAL_OK){
 8000c1c:	f107 0310 	add.w	r3, r7, #16
 8000c20:	f107 0218 	add.w	r2, r7, #24
 8000c24:	2100      	movs	r1, #0
 8000c26:	6878      	ldr	r0, [r7, #4]
 8000c28:	f003 f911 	bl	8003e4e <HAL_CAN_GetRxMessage>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	2b00      	cmp	r3, #0
 8000c30:	d004      	beq.n	8000c3c <WhenCANRxFifo0MsgPending+0x2c>
		// Reception Error
		printf("GetRxMessage error\n\r");
 8000c32:	486e      	ldr	r0, [pc, #440]	; (8000dec <WhenCANRxFifo0MsgPending+0x1dc>)
 8000c34:	f01f fc82 	bl	802053c <iprintf>
		Error_Handler();
 8000c38:	f002 f81f 	bl	8002c7a <Error_Handler>
	}
	// awakeコマンドを受信した場合
	CAN_Device can_device = Extract_CAN_Device(rxHeader.ExtId);
 8000c3c:	69fb      	ldr	r3, [r7, #28]
 8000c3e:	2200      	movs	r2, #0
 8000c40:	4698      	mov	r8, r3
 8000c42:	4691      	mov	r9, r2
 8000c44:	4640      	mov	r0, r8
 8000c46:	4649      	mov	r1, r9
 8000c48:	f000 fd8c 	bl	8001764 <Extract_CAN_Device>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	461a      	mov	r2, r3
 8000c50:	733a      	strb	r2, [r7, #12]
 8000c52:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8000c56:	737a      	strb	r2, [r7, #13]
 8000c58:	f3c3 4307 	ubfx	r3, r3, #16, #8
 8000c5c:	73bb      	strb	r3, [r7, #14]
	uint8_t extracted_cmd = Extract_CAN_CMD(rxHeader.ExtId);
 8000c5e:	69fb      	ldr	r3, [r7, #28]
 8000c60:	2200      	movs	r2, #0
 8000c62:	461c      	mov	r4, r3
 8000c64:	4615      	mov	r5, r2
 8000c66:	4620      	mov	r0, r4
 8000c68:	4629      	mov	r1, r5
 8000c6a:	f000 fdc7 	bl	80017fc <Extract_CAN_CMD>
 8000c6e:	4603      	mov	r3, r0
 8000c70:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
	if(extracted_cmd == AWAKE_CMD){
 8000c74:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000c78:	2b00      	cmp	r3, #0
 8000c7a:	d139      	bne.n	8000cf0 <WhenCANRxFifo0MsgPending+0xe0>
		for(uint8_t i = 0; i < num_detected[can_device.node_type]; i++){
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8000c82:	e013      	b.n	8000cac <WhenCANRxFifo0MsgPending+0x9c>
			if(node_id_list[can_device.node_type][i] == rxData[0])return;
 8000c84:	7b3b      	ldrb	r3, [r7, #12]
 8000c86:	4618      	mov	r0, r3
 8000c88:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8000c8c:	4958      	ldr	r1, [pc, #352]	; (8000df0 <WhenCANRxFifo0MsgPending+0x1e0>)
 8000c8e:	4603      	mov	r3, r0
 8000c90:	00db      	lsls	r3, r3, #3
 8000c92:	1a1b      	subs	r3, r3, r0
 8000c94:	440b      	add	r3, r1
 8000c96:	4413      	add	r3, r2
 8000c98:	781a      	ldrb	r2, [r3, #0]
 8000c9a:	7c3b      	ldrb	r3, [r7, #16]
 8000c9c:	429a      	cmp	r2, r3
 8000c9e:	f000 80a0 	beq.w	8000de2 <WhenCANRxFifo0MsgPending+0x1d2>
		for(uint8_t i = 0; i < num_detected[can_device.node_type]; i++){
 8000ca2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000ca6:	3301      	adds	r3, #1
 8000ca8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8000cac:	7b3b      	ldrb	r3, [r7, #12]
 8000cae:	461a      	mov	r2, r3
 8000cb0:	4b50      	ldr	r3, [pc, #320]	; (8000df4 <WhenCANRxFifo0MsgPending+0x1e4>)
 8000cb2:	5c9b      	ldrb	r3, [r3, r2]
 8000cb4:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8000cb8:	429a      	cmp	r2, r3
 8000cba:	d3e3      	bcc.n	8000c84 <WhenCANRxFifo0MsgPending+0x74>
		}
		node_id_list[can_device.node_type][num_detected[can_device.node_type]] = rxData[0];
 8000cbc:	7b3b      	ldrb	r3, [r7, #12]
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	7b3b      	ldrb	r3, [r7, #12]
 8000cc2:	461a      	mov	r2, r3
 8000cc4:	4b4b      	ldr	r3, [pc, #300]	; (8000df4 <WhenCANRxFifo0MsgPending+0x1e4>)
 8000cc6:	5c9b      	ldrb	r3, [r3, r2]
 8000cc8:	461c      	mov	r4, r3
 8000cca:	7c38      	ldrb	r0, [r7, #16]
 8000ccc:	4a48      	ldr	r2, [pc, #288]	; (8000df0 <WhenCANRxFifo0MsgPending+0x1e0>)
 8000cce:	460b      	mov	r3, r1
 8000cd0:	00db      	lsls	r3, r3, #3
 8000cd2:	1a5b      	subs	r3, r3, r1
 8000cd4:	4413      	add	r3, r2
 8000cd6:	4423      	add	r3, r4
 8000cd8:	4602      	mov	r2, r0
 8000cda:	701a      	strb	r2, [r3, #0]
		num_detected[can_device.node_type] += 1;
 8000cdc:	7b3b      	ldrb	r3, [r7, #12]
 8000cde:	461a      	mov	r2, r3
 8000ce0:	4b44      	ldr	r3, [pc, #272]	; (8000df4 <WhenCANRxFifo0MsgPending+0x1e4>)
 8000ce2:	5c9b      	ldrb	r3, [r3, r2]
 8000ce4:	7b3a      	ldrb	r2, [r7, #12]
 8000ce6:	3301      	adds	r3, #1
 8000ce8:	b2d9      	uxtb	r1, r3
 8000cea:	4b42      	ldr	r3, [pc, #264]	; (8000df4 <WhenCANRxFifo0MsgPending+0x1e4>)
 8000cec:	5499      	strb	r1, [r3, r2]
 8000cee:	e04a      	b.n	8000d86 <WhenCANRxFifo0MsgPending+0x176>
	}else if(extracted_cmd == FB_CMD){
 8000cf0:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000cf4:	2b01      	cmp	r3, #1
 8000cf6:	d146      	bne.n	8000d86 <WhenCANRxFifo0MsgPending+0x176>
		if (can_device.node_type == NODE_MCMD1){
 8000cf8:	7b3b      	ldrb	r3, [r7, #12]
 8000cfa:	2b01      	cmp	r3, #1
 8000cfc:	d10d      	bne.n	8000d1a <WhenCANRxFifo0MsgPending+0x10a>
			memcpy(&(_feedback_table_mcmd1[can_device.node_id].feedback_motor[can_device.device_num]),
 8000cfe:	7b7b      	ldrb	r3, [r7, #13]
 8000d00:	7bba      	ldrb	r2, [r7, #14]
 8000d02:	005b      	lsls	r3, r3, #1
 8000d04:	4413      	add	r3, r2
 8000d06:	00db      	lsls	r3, r3, #3
 8000d08:	4a3b      	ldr	r2, [pc, #236]	; (8000df8 <WhenCANRxFifo0MsgPending+0x1e8>)
 8000d0a:	4413      	add	r3, r2
 8000d0c:	461a      	mov	r2, r3
 8000d0e:	f107 0310 	add.w	r3, r7, #16
 8000d12:	cb03      	ldmia	r3!, {r0, r1}
 8000d14:	6010      	str	r0, [r2, #0]
 8000d16:	6051      	str	r1, [r2, #4]
 8000d18:	e035      	b.n	8000d86 <WhenCANRxFifo0MsgPending+0x176>
                   rxData, sizeof(MCMD_Feedback_Typedef));
		}else if(can_device.node_type == NODE_MCMD2){
 8000d1a:	7b3b      	ldrb	r3, [r7, #12]
 8000d1c:	2b02      	cmp	r3, #2
 8000d1e:	d10d      	bne.n	8000d3c <WhenCANRxFifo0MsgPending+0x12c>
			memcpy(&(_feedback_table_mcmd2[can_device.node_id].feedback_motor[can_device.device_num]),
 8000d20:	7b7b      	ldrb	r3, [r7, #13]
 8000d22:	7bba      	ldrb	r2, [r7, #14]
 8000d24:	005b      	lsls	r3, r3, #1
 8000d26:	4413      	add	r3, r2
 8000d28:	00db      	lsls	r3, r3, #3
 8000d2a:	4a34      	ldr	r2, [pc, #208]	; (8000dfc <WhenCANRxFifo0MsgPending+0x1ec>)
 8000d2c:	4413      	add	r3, r2
 8000d2e:	461a      	mov	r2, r3
 8000d30:	f107 0310 	add.w	r3, r7, #16
 8000d34:	cb03      	ldmia	r3!, {r0, r1}
 8000d36:	6010      	str	r0, [r2, #0]
 8000d38:	6051      	str	r1, [r2, #4]
 8000d3a:	e024      	b.n	8000d86 <WhenCANRxFifo0MsgPending+0x176>
				   rxData, sizeof(MCMD_Feedback_Typedef));
		}else if(can_device.node_type == NODE_MCMD3){
 8000d3c:	7b3b      	ldrb	r3, [r7, #12]
 8000d3e:	2b03      	cmp	r3, #3
 8000d40:	d10d      	bne.n	8000d5e <WhenCANRxFifo0MsgPending+0x14e>
			memcpy(&(_feedback_table_mcmd3[can_device.node_id].feedback_motor[can_device.device_num]),
 8000d42:	7b7b      	ldrb	r3, [r7, #13]
 8000d44:	7bba      	ldrb	r2, [r7, #14]
 8000d46:	005b      	lsls	r3, r3, #1
 8000d48:	4413      	add	r3, r2
 8000d4a:	00db      	lsls	r3, r3, #3
 8000d4c:	4a2c      	ldr	r2, [pc, #176]	; (8000e00 <WhenCANRxFifo0MsgPending+0x1f0>)
 8000d4e:	4413      	add	r3, r2
 8000d50:	461a      	mov	r2, r3
 8000d52:	f107 0310 	add.w	r3, r7, #16
 8000d56:	cb03      	ldmia	r3!, {r0, r1}
 8000d58:	6010      	str	r0, [r2, #0]
 8000d5a:	6051      	str	r1, [r2, #4]
 8000d5c:	e013      	b.n	8000d86 <WhenCANRxFifo0MsgPending+0x176>
				   rxData, sizeof(MCMD_Feedback_Typedef));
		}else if(can_device.node_type == NODE_MCMD4){
 8000d5e:	7b3b      	ldrb	r3, [r7, #12]
 8000d60:	2b06      	cmp	r3, #6
 8000d62:	d10d      	bne.n	8000d80 <WhenCANRxFifo0MsgPending+0x170>
			memcpy(&(_feedback_table_mcmd4[can_device.node_id].feedback_motor[can_device.device_num]),
 8000d64:	7b7b      	ldrb	r3, [r7, #13]
 8000d66:	7bba      	ldrb	r2, [r7, #14]
 8000d68:	005b      	lsls	r3, r3, #1
 8000d6a:	4413      	add	r3, r2
 8000d6c:	00db      	lsls	r3, r3, #3
 8000d6e:	4a25      	ldr	r2, [pc, #148]	; (8000e04 <WhenCANRxFifo0MsgPending+0x1f4>)
 8000d70:	4413      	add	r3, r2
 8000d72:	461a      	mov	r2, r3
 8000d74:	f107 0310 	add.w	r3, r7, #16
 8000d78:	cb03      	ldmia	r3!, {r0, r1}
 8000d7a:	6010      	str	r0, [r2, #0]
 8000d7c:	6051      	str	r1, [r2, #4]
 8000d7e:	e002      	b.n	8000d86 <WhenCANRxFifo0MsgPending+0x176>
				   rxData, sizeof(MCMD_Feedback_Typedef));
		}else{
			printf("Error\n\r");
 8000d80:	4821      	ldr	r0, [pc, #132]	; (8000e08 <WhenCANRxFifo0MsgPending+0x1f8>)
 8000d82:	f01f fbdb 	bl	802053c <iprintf>
		}
	}else{

    }
	if (num_detected[NODE_MCMD1] == num_of->mcmd1 && num_detected[NODE_MCMD2] == num_of->mcmd2 &&
 8000d86:	4b1b      	ldr	r3, [pc, #108]	; (8000df4 <WhenCANRxFifo0MsgPending+0x1e4>)
 8000d88:	785a      	ldrb	r2, [r3, #1]
 8000d8a:	683b      	ldr	r3, [r7, #0]
 8000d8c:	781b      	ldrb	r3, [r3, #0]
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	d128      	bne.n	8000de4 <WhenCANRxFifo0MsgPending+0x1d4>
 8000d92:	4b18      	ldr	r3, [pc, #96]	; (8000df4 <WhenCANRxFifo0MsgPending+0x1e4>)
 8000d94:	789a      	ldrb	r2, [r3, #2]
 8000d96:	683b      	ldr	r3, [r7, #0]
 8000d98:	785b      	ldrb	r3, [r3, #1]
 8000d9a:	429a      	cmp	r2, r3
 8000d9c:	d122      	bne.n	8000de4 <WhenCANRxFifo0MsgPending+0x1d4>
		    num_detected[NODE_MCMD3] == num_of->mcmd3 && num_detected[NODE_SERVO] == num_of->servo &&
 8000d9e:	4b15      	ldr	r3, [pc, #84]	; (8000df4 <WhenCANRxFifo0MsgPending+0x1e4>)
 8000da0:	78da      	ldrb	r2, [r3, #3]
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	789b      	ldrb	r3, [r3, #2]
	if (num_detected[NODE_MCMD1] == num_of->mcmd1 && num_detected[NODE_MCMD2] == num_of->mcmd2 &&
 8000da6:	429a      	cmp	r2, r3
 8000da8:	d11c      	bne.n	8000de4 <WhenCANRxFifo0MsgPending+0x1d4>
		    num_detected[NODE_MCMD3] == num_of->mcmd3 && num_detected[NODE_SERVO] == num_of->servo &&
 8000daa:	4b12      	ldr	r3, [pc, #72]	; (8000df4 <WhenCANRxFifo0MsgPending+0x1e4>)
 8000dac:	791a      	ldrb	r2, [r3, #4]
 8000dae:	683b      	ldr	r3, [r7, #0]
 8000db0:	78db      	ldrb	r3, [r3, #3]
 8000db2:	429a      	cmp	r2, r3
 8000db4:	d116      	bne.n	8000de4 <WhenCANRxFifo0MsgPending+0x1d4>
		    num_detected[NODE_AIR] == num_of->air && num_detected[NODE_MCMD4]==num_of->mcmd4 &&num_detected[NODE_OTHER] == num_of->other){
 8000db6:	4b0f      	ldr	r3, [pc, #60]	; (8000df4 <WhenCANRxFifo0MsgPending+0x1e4>)
 8000db8:	795a      	ldrb	r2, [r3, #5]
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	791b      	ldrb	r3, [r3, #4]
		    num_detected[NODE_MCMD3] == num_of->mcmd3 && num_detected[NODE_SERVO] == num_of->servo &&
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d110      	bne.n	8000de4 <WhenCANRxFifo0MsgPending+0x1d4>
		    num_detected[NODE_AIR] == num_of->air && num_detected[NODE_MCMD4]==num_of->mcmd4 &&num_detected[NODE_OTHER] == num_of->other){
 8000dc2:	4b0c      	ldr	r3, [pc, #48]	; (8000df4 <WhenCANRxFifo0MsgPending+0x1e4>)
 8000dc4:	799a      	ldrb	r2, [r3, #6]
 8000dc6:	683b      	ldr	r3, [r7, #0]
 8000dc8:	795b      	ldrb	r3, [r3, #5]
 8000dca:	429a      	cmp	r2, r3
 8000dcc:	d10a      	bne.n	8000de4 <WhenCANRxFifo0MsgPending+0x1d4>
 8000dce:	4b09      	ldr	r3, [pc, #36]	; (8000df4 <WhenCANRxFifo0MsgPending+0x1e4>)
 8000dd0:	7a1a      	ldrb	r2, [r3, #8]
 8000dd2:	683b      	ldr	r3, [r7, #0]
 8000dd4:	799b      	ldrb	r3, [r3, #6]
 8000dd6:	429a      	cmp	r2, r3
 8000dd8:	d104      	bne.n	8000de4 <WhenCANRxFifo0MsgPending+0x1d4>
		all_node_detected = 1;
 8000dda:	4b0c      	ldr	r3, [pc, #48]	; (8000e0c <WhenCANRxFifo0MsgPending+0x1fc>)
 8000ddc:	2201      	movs	r2, #1
 8000dde:	701a      	strb	r2, [r3, #0]
 8000de0:	e000      	b.n	8000de4 <WhenCANRxFifo0MsgPending+0x1d4>
			if(node_id_list[can_device.node_type][i] == rxData[0])return;
 8000de2:	bf00      	nop
	}
}
 8000de4:	3738      	adds	r7, #56	; 0x38
 8000de6:	46bd      	mov	sp, r7
 8000de8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8000dec:	08023ea8 	.word	0x08023ea8
 8000df0:	20000b40 	.word	0x20000b40
 8000df4:	20000b34 	.word	0x20000b34
 8000df8:	20000b80 	.word	0x20000b80
 8000dfc:	20000c20 	.word	0x20000c20
 8000e00:	20000cc0 	.word	0x20000cc0
 8000e04:	20000d60 	.word	0x20000d60
 8000e08:	08023ec0 	.word	0x08023ec0
 8000e0c:	20000b30 	.word	0x20000b30

08000e10 <SendBytes>:

HAL_StatusTypeDef SendBytes(uint32_t ExtId, uint8_t *bytes, uint32_t size){ // 命令を送信する関数
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b088      	sub	sp, #32
 8000e14:	af00      	add	r7, sp, #0
 8000e16:	60f8      	str	r0, [r7, #12]
 8000e18:	60b9      	str	r1, [r7, #8]
 8000e1a:	607a      	str	r2, [r7, #4]
	uint32_t quotient = size / 8;
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	08db      	lsrs	r3, r3, #3
 8000e20:	61bb      	str	r3, [r7, #24]
	uint32_t remainder = size - (8 * quotient);
 8000e22:	69bb      	ldr	r3, [r7, #24]
 8000e24:	00db      	lsls	r3, r3, #3
 8000e26:	687a      	ldr	r2, [r7, #4]
 8000e28:	1ad3      	subs	r3, r2, r3
 8000e2a:	617b      	str	r3, [r7, #20]
	HAL_StatusTypeDef ret;

	for (uint8_t i = 0; i < quotient; i++){
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	77fb      	strb	r3, [r7, #31]
 8000e30:	e015      	b.n	8000e5e <SendBytes+0x4e>
		ret = PushTx8Bytes(ExtId, bytes + i * 8, 8);
 8000e32:	7ffb      	ldrb	r3, [r7, #31]
 8000e34:	00db      	lsls	r3, r3, #3
 8000e36:	461a      	mov	r2, r3
 8000e38:	68bb      	ldr	r3, [r7, #8]
 8000e3a:	4413      	add	r3, r2
 8000e3c:	2208      	movs	r2, #8
 8000e3e:	4619      	mov	r1, r3
 8000e40:	68f8      	ldr	r0, [r7, #12]
 8000e42:	f7ff fe27 	bl	8000a94 <PushTx8Bytes>
 8000e46:	4603      	mov	r3, r0
 8000e48:	74fb      	strb	r3, [r7, #19]
		if (ret != HAL_OK){
 8000e4a:	7cfb      	ldrb	r3, [r7, #19]
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d003      	beq.n	8000e58 <SendBytes+0x48>
			Error_Handler();
 8000e50:	f001 ff13 	bl	8002c7a <Error_Handler>
			return ret;
 8000e54:	7cfb      	ldrb	r3, [r7, #19]
 8000e56:	e027      	b.n	8000ea8 <SendBytes+0x98>
	for (uint8_t i = 0; i < quotient; i++){
 8000e58:	7ffb      	ldrb	r3, [r7, #31]
 8000e5a:	3301      	adds	r3, #1
 8000e5c:	77fb      	strb	r3, [r7, #31]
 8000e5e:	7ffb      	ldrb	r3, [r7, #31]
 8000e60:	69ba      	ldr	r2, [r7, #24]
 8000e62:	429a      	cmp	r2, r3
 8000e64:	d8e5      	bhi.n	8000e32 <SendBytes+0x22>
		}
	}

	if(remainder != 0){
 8000e66:	697b      	ldr	r3, [r7, #20]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d011      	beq.n	8000e90 <SendBytes+0x80>
		ret = PushTx8Bytes(ExtId, bytes + quotient * 8, remainder);
 8000e6c:	69bb      	ldr	r3, [r7, #24]
 8000e6e:	00db      	lsls	r3, r3, #3
 8000e70:	68ba      	ldr	r2, [r7, #8]
 8000e72:	4413      	add	r3, r2
 8000e74:	697a      	ldr	r2, [r7, #20]
 8000e76:	4619      	mov	r1, r3
 8000e78:	68f8      	ldr	r0, [r7, #12]
 8000e7a:	f7ff fe0b 	bl	8000a94 <PushTx8Bytes>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	74fb      	strb	r3, [r7, #19]
		if (ret != HAL_OK){
 8000e82:	7cfb      	ldrb	r3, [r7, #19]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d003      	beq.n	8000e90 <SendBytes+0x80>
			Error_Handler();
 8000e88:	f001 fef7 	bl	8002c7a <Error_Handler>
			return ret;
 8000e8c:	7cfb      	ldrb	r3, [r7, #19]
 8000e8e:	e00b      	b.n	8000ea8 <SendBytes+0x98>
		}
	}

	ret = PopSendTx8Bytes();
 8000e90:	f7ff fe58 	bl	8000b44 <PopSendTx8Bytes>
 8000e94:	4603      	mov	r3, r0
 8000e96:	74fb      	strb	r3, [r7, #19]
	if (ret != HAL_OK){
 8000e98:	7cfb      	ldrb	r3, [r7, #19]
 8000e9a:	2b00      	cmp	r3, #0
 8000e9c:	d003      	beq.n	8000ea6 <SendBytes+0x96>
		Error_Handler();
 8000e9e:	f001 feec 	bl	8002c7a <Error_Handler>
		return ret;
 8000ea2:	7cfb      	ldrb	r3, [r7, #19]
 8000ea4:	e000      	b.n	8000ea8 <SendBytes+0x98>
	}

	return HAL_OK;
 8000ea6:	2300      	movs	r3, #0
}
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	3720      	adds	r7, #32
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}

08000eb0 <CAN_SystemInit>:
 * @brief CANのシステムをアクティベートする. 具体的にはメッセージフィルターの設定とhal_can_start.
 *
 * @param _hcan
 * @param can_param
 */
void CAN_SystemInit(CAN_HandleTypeDef *_hcan){ // CANの初期化
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b08e      	sub	sp, #56	; 0x38
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
	CAN_FilterTypeDef sFilterConfig;
	phcan = _hcan;
 8000eb8:	4a09      	ldr	r2, [pc, #36]	; (8000ee0 <CAN_SystemInit+0x30>)
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	6013      	str	r3, [r2, #0]

	all_node_detected = 0;
 8000ebe:	4b09      	ldr	r3, [pc, #36]	; (8000ee4 <CAN_SystemInit+0x34>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	701a      	strb	r2, [r3, #0]
	for (uint8_t type = 0; type < NODE_TYPES; type++){
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8000eca:	e029      	b.n	8000f20 <CAN_SystemInit+0x70>
		num_detected[type] = 0;
 8000ecc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000ed0:	4a05      	ldr	r2, [pc, #20]	; (8000ee8 <CAN_SystemInit+0x38>)
 8000ed2:	2100      	movs	r1, #0
 8000ed4:	54d1      	strb	r1, [r2, r3]
		for (uint8_t i = 0; i < 0b111; i++){
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8000edc:	e017      	b.n	8000f0e <CAN_SystemInit+0x5e>
 8000ede:	bf00      	nop
 8000ee0:	20000b2c 	.word	0x20000b2c
 8000ee4:	20000b30 	.word	0x20000b30
 8000ee8:	20000b34 	.word	0x20000b34
			node_id_list[type][i] = 0xff;
 8000eec:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8000ef0:	f897 1036 	ldrb.w	r1, [r7, #54]	; 0x36
 8000ef4:	48d7      	ldr	r0, [pc, #860]	; (8001254 <CAN_SystemInit+0x3a4>)
 8000ef6:	4613      	mov	r3, r2
 8000ef8:	00db      	lsls	r3, r3, #3
 8000efa:	1a9b      	subs	r3, r3, r2
 8000efc:	4403      	add	r3, r0
 8000efe:	440b      	add	r3, r1
 8000f00:	22ff      	movs	r2, #255	; 0xff
 8000f02:	701a      	strb	r2, [r3, #0]
		for (uint8_t i = 0; i < 0b111; i++){
 8000f04:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000f08:	3301      	adds	r3, #1
 8000f0a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8000f0e:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8000f12:	2b06      	cmp	r3, #6
 8000f14:	d9ea      	bls.n	8000eec <CAN_SystemInit+0x3c>
	for (uint8_t type = 0; type < NODE_TYPES; type++){
 8000f16:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000f1a:	3301      	adds	r3, #1
 8000f1c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8000f20:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8000f24:	2b08      	cmp	r3, #8
 8000f26:	d9d1      	bls.n	8000ecc <CAN_SystemInit+0x1c>
		}
	}

	//フィルタバンク設定
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	627b      	str	r3, [r7, #36]	; 0x24
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8000f2c:	2301      	movs	r3, #1
 8000f2e:	62bb      	str	r3, [r7, #40]	; 0x28
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8000f30:	2300      	movs	r3, #0
 8000f32:	61fb      	str	r3, [r7, #28]
	sFilterConfig.FilterActivation = ENABLE;
 8000f34:	2301      	movs	r3, #1
 8000f36:	62fb      	str	r3, [r7, #44]	; 0x2c
	sFilterConfig.SlaveStartFilterBank = 14;
 8000f38:	230e      	movs	r3, #14
 8000f3a:	633b      	str	r3, [r7, #48]	; 0x30

	// FIFO0に初期化用のフィルタを設定
	sFilterConfig.FilterBank = 0;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	623b      	str	r3, [r7, #32]
	sFilterConfig.FilterIdHigh = Make_CAN_ID(NODE_MCMD1, 0, 0, MCMD_CMD_AWAKE) >> 13; // 上16bit
 8000f40:	2300      	movs	r3, #0
 8000f42:	2200      	movs	r2, #0
 8000f44:	2100      	movs	r1, #0
 8000f46:	2001      	movs	r0, #1
 8000f48:	f000 fbdf 	bl	800170a <Make_CAN_ID>
 8000f4c:	f04f 0200 	mov.w	r2, #0
 8000f50:	f04f 0300 	mov.w	r3, #0
 8000f54:	0b42      	lsrs	r2, r0, #13
 8000f56:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 8000f5a:	0b4b      	lsrs	r3, r1, #13
 8000f5c:	4613      	mov	r3, r2
 8000f5e:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterMaskIdHigh = Make_CAN_ID(NODE_MCMD1, 0, 0, 0b11111) >> 13;
 8000f60:	231f      	movs	r3, #31
 8000f62:	2200      	movs	r2, #0
 8000f64:	2100      	movs	r1, #0
 8000f66:	2001      	movs	r0, #1
 8000f68:	f000 fbcf 	bl	800170a <Make_CAN_ID>
 8000f6c:	f04f 0200 	mov.w	r2, #0
 8000f70:	f04f 0300 	mov.w	r3, #0
 8000f74:	0b42      	lsrs	r2, r0, #13
 8000f76:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 8000f7a:	0b4b      	lsrs	r3, r1, #13
 8000f7c:	4613      	mov	r3, r2
 8000f7e:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterIdLow = (Make_CAN_ID(NODE_MCMD1, 0, 0, MCMD_CMD_AWAKE) & 0x1FFF) << 3 | 0b100; // 下16bit
 8000f80:	2300      	movs	r3, #0
 8000f82:	2200      	movs	r2, #0
 8000f84:	2100      	movs	r1, #0
 8000f86:	2001      	movs	r0, #1
 8000f88:	f000 fbbf 	bl	800170a <Make_CAN_ID>
 8000f8c:	4602      	mov	r2, r0
 8000f8e:	460b      	mov	r3, r1
 8000f90:	4613      	mov	r3, r2
 8000f92:	00da      	lsls	r2, r3, #3
 8000f94:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8000f98:	4013      	ands	r3, r2
 8000f9a:	f043 0304 	orr.w	r3, r3, #4
 8000f9e:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterMaskIdLow = (Make_CAN_ID(NODE_MCMD1, 0, 0, 0b11111) & 0x1FFF) << 3 | 0b100;
 8000fa0:	231f      	movs	r3, #31
 8000fa2:	2200      	movs	r2, #0
 8000fa4:	2100      	movs	r1, #0
 8000fa6:	2001      	movs	r0, #1
 8000fa8:	f000 fbaf 	bl	800170a <Make_CAN_ID>
 8000fac:	4602      	mov	r2, r0
 8000fae:	460b      	mov	r3, r1
 8000fb0:	4613      	mov	r3, r2
 8000fb2:	00da      	lsls	r2, r3, #3
 8000fb4:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8000fb8:	4013      	ands	r3, r2
 8000fba:	f043 0304 	orr.w	r3, r3, #4
 8000fbe:	61bb      	str	r3, [r7, #24]
	if (HAL_CAN_ConfigFilter(phcan, &sFilterConfig) != HAL_OK){
 8000fc0:	4ba5      	ldr	r3, [pc, #660]	; (8001258 <CAN_SystemInit+0x3a8>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	f107 020c 	add.w	r2, r7, #12
 8000fc8:	4611      	mov	r1, r2
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f002 fd0a 	bl	80039e4 <HAL_CAN_ConfigFilter>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d001      	beq.n	8000fda <CAN_SystemInit+0x12a>
		/* Filter configuration Error */
		Error_Handler();
 8000fd6:	f001 fe50 	bl	8002c7a <Error_Handler>
	}

	// FIFO0に初期化用のフィルタを設定
	sFilterConfig.FilterBank = 1;
 8000fda:	2301      	movs	r3, #1
 8000fdc:	623b      	str	r3, [r7, #32]
	sFilterConfig.FilterIdHigh = Make_CAN_ID(NODE_MCMD2, 0, 0, MCMD_CMD_AWAKE) >> 13; // 上16bit
 8000fde:	2300      	movs	r3, #0
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	2100      	movs	r1, #0
 8000fe4:	2002      	movs	r0, #2
 8000fe6:	f000 fb90 	bl	800170a <Make_CAN_ID>
 8000fea:	f04f 0200 	mov.w	r2, #0
 8000fee:	f04f 0300 	mov.w	r3, #0
 8000ff2:	0b42      	lsrs	r2, r0, #13
 8000ff4:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 8000ff8:	0b4b      	lsrs	r3, r1, #13
 8000ffa:	4613      	mov	r3, r2
 8000ffc:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterMaskIdHigh = Make_CAN_ID(NODE_MCMD2, 0, 0, 0b11111) >> 13;
 8000ffe:	231f      	movs	r3, #31
 8001000:	2200      	movs	r2, #0
 8001002:	2100      	movs	r1, #0
 8001004:	2002      	movs	r0, #2
 8001006:	f000 fb80 	bl	800170a <Make_CAN_ID>
 800100a:	f04f 0200 	mov.w	r2, #0
 800100e:	f04f 0300 	mov.w	r3, #0
 8001012:	0b42      	lsrs	r2, r0, #13
 8001014:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 8001018:	0b4b      	lsrs	r3, r1, #13
 800101a:	4613      	mov	r3, r2
 800101c:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterIdLow = (Make_CAN_ID(NODE_MCMD2, 0, 0, MCMD_CMD_AWAKE) & 0x1FFF) << 3 | 0b100; // 下16bit
 800101e:	2300      	movs	r3, #0
 8001020:	2200      	movs	r2, #0
 8001022:	2100      	movs	r1, #0
 8001024:	2002      	movs	r0, #2
 8001026:	f000 fb70 	bl	800170a <Make_CAN_ID>
 800102a:	4602      	mov	r2, r0
 800102c:	460b      	mov	r3, r1
 800102e:	4613      	mov	r3, r2
 8001030:	00da      	lsls	r2, r3, #3
 8001032:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8001036:	4013      	ands	r3, r2
 8001038:	f043 0304 	orr.w	r3, r3, #4
 800103c:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterMaskIdLow = (Make_CAN_ID(NODE_MCMD2, 0, 0, 0b11111) & 0x1FFF) << 3 | 0b100;
 800103e:	231f      	movs	r3, #31
 8001040:	2200      	movs	r2, #0
 8001042:	2100      	movs	r1, #0
 8001044:	2002      	movs	r0, #2
 8001046:	f000 fb60 	bl	800170a <Make_CAN_ID>
 800104a:	4602      	mov	r2, r0
 800104c:	460b      	mov	r3, r1
 800104e:	4613      	mov	r3, r2
 8001050:	00da      	lsls	r2, r3, #3
 8001052:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8001056:	4013      	ands	r3, r2
 8001058:	f043 0304 	orr.w	r3, r3, #4
 800105c:	61bb      	str	r3, [r7, #24]
	if (HAL_CAN_ConfigFilter(phcan, &sFilterConfig) != HAL_OK){
 800105e:	4b7e      	ldr	r3, [pc, #504]	; (8001258 <CAN_SystemInit+0x3a8>)
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	f107 020c 	add.w	r2, r7, #12
 8001066:	4611      	mov	r1, r2
 8001068:	4618      	mov	r0, r3
 800106a:	f002 fcbb 	bl	80039e4 <HAL_CAN_ConfigFilter>
 800106e:	4603      	mov	r3, r0
 8001070:	2b00      	cmp	r3, #0
 8001072:	d001      	beq.n	8001078 <CAN_SystemInit+0x1c8>
		/* Filter configuration Error */
		Error_Handler();
 8001074:	f001 fe01 	bl	8002c7a <Error_Handler>
	}

	// FIFO0に初期化用のフィルタを設定
	sFilterConfig.FilterBank = 2;
 8001078:	2302      	movs	r3, #2
 800107a:	623b      	str	r3, [r7, #32]
	sFilterConfig.FilterIdHigh = Make_CAN_ID(NODE_MCMD3, 0, 0, MCMD_CMD_AWAKE) >> 13;				   // 上16bit
 800107c:	2300      	movs	r3, #0
 800107e:	2200      	movs	r2, #0
 8001080:	2100      	movs	r1, #0
 8001082:	2003      	movs	r0, #3
 8001084:	f000 fb41 	bl	800170a <Make_CAN_ID>
 8001088:	f04f 0200 	mov.w	r2, #0
 800108c:	f04f 0300 	mov.w	r3, #0
 8001090:	0b42      	lsrs	r2, r0, #13
 8001092:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 8001096:	0b4b      	lsrs	r3, r1, #13
 8001098:	4613      	mov	r3, r2
 800109a:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterMaskIdHigh = Make_CAN_ID(NODE_MCMD3, 0, 0, 0b11111) >> 13;					   // TODO : 治す
 800109c:	231f      	movs	r3, #31
 800109e:	2200      	movs	r2, #0
 80010a0:	2100      	movs	r1, #0
 80010a2:	2003      	movs	r0, #3
 80010a4:	f000 fb31 	bl	800170a <Make_CAN_ID>
 80010a8:	f04f 0200 	mov.w	r2, #0
 80010ac:	f04f 0300 	mov.w	r3, #0
 80010b0:	0b42      	lsrs	r2, r0, #13
 80010b2:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 80010b6:	0b4b      	lsrs	r3, r1, #13
 80010b8:	4613      	mov	r3, r2
 80010ba:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterIdLow = (Make_CAN_ID(NODE_MCMD3, 0, 0, MCMD_CMD_AWAKE) & 0x1FFF) << 3 | 0b100; // 下16bit
 80010bc:	2300      	movs	r3, #0
 80010be:	2200      	movs	r2, #0
 80010c0:	2100      	movs	r1, #0
 80010c2:	2003      	movs	r0, #3
 80010c4:	f000 fb21 	bl	800170a <Make_CAN_ID>
 80010c8:	4602      	mov	r2, r0
 80010ca:	460b      	mov	r3, r1
 80010cc:	4613      	mov	r3, r2
 80010ce:	00da      	lsls	r2, r3, #3
 80010d0:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 80010d4:	4013      	ands	r3, r2
 80010d6:	f043 0304 	orr.w	r3, r3, #4
 80010da:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterMaskIdLow = (Make_CAN_ID(NODE_MCMD3, 0, 0, 0b11111) & 0x1FFF) << 3 | 0b100;
 80010dc:	231f      	movs	r3, #31
 80010de:	2200      	movs	r2, #0
 80010e0:	2100      	movs	r1, #0
 80010e2:	2003      	movs	r0, #3
 80010e4:	f000 fb11 	bl	800170a <Make_CAN_ID>
 80010e8:	4602      	mov	r2, r0
 80010ea:	460b      	mov	r3, r1
 80010ec:	4613      	mov	r3, r2
 80010ee:	00da      	lsls	r2, r3, #3
 80010f0:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 80010f4:	4013      	ands	r3, r2
 80010f6:	f043 0304 	orr.w	r3, r3, #4
 80010fa:	61bb      	str	r3, [r7, #24]
	if (HAL_CAN_ConfigFilter(phcan, &sFilterConfig) != HAL_OK){
 80010fc:	4b56      	ldr	r3, [pc, #344]	; (8001258 <CAN_SystemInit+0x3a8>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	f107 020c 	add.w	r2, r7, #12
 8001104:	4611      	mov	r1, r2
 8001106:	4618      	mov	r0, r3
 8001108:	f002 fc6c 	bl	80039e4 <HAL_CAN_ConfigFilter>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <CAN_SystemInit+0x266>
		/* Filter configuration Error */
		Error_Handler();
 8001112:	f001 fdb2 	bl	8002c7a <Error_Handler>
	}

	// FIFO0にfeedback用のフィルタを設定
	sFilterConfig.FilterBank = 3;
 8001116:	2303      	movs	r3, #3
 8001118:	623b      	str	r3, [r7, #32]
	sFilterConfig.FilterIdHigh = Make_CAN_ID(0, 0, 0, MCMD_CMD_FB) >> 13; // 上16bit
 800111a:	2301      	movs	r3, #1
 800111c:	2200      	movs	r2, #0
 800111e:	2100      	movs	r1, #0
 8001120:	2000      	movs	r0, #0
 8001122:	f000 faf2 	bl	800170a <Make_CAN_ID>
 8001126:	f04f 0200 	mov.w	r2, #0
 800112a:	f04f 0300 	mov.w	r3, #0
 800112e:	0b42      	lsrs	r2, r0, #13
 8001130:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 8001134:	0b4b      	lsrs	r3, r1, #13
 8001136:	4613      	mov	r3, r2
 8001138:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterMaskIdHigh = Make_CAN_ID(0, 0, 0, 0b11111) >> 13;
 800113a:	231f      	movs	r3, #31
 800113c:	2200      	movs	r2, #0
 800113e:	2100      	movs	r1, #0
 8001140:	2000      	movs	r0, #0
 8001142:	f000 fae2 	bl	800170a <Make_CAN_ID>
 8001146:	f04f 0200 	mov.w	r2, #0
 800114a:	f04f 0300 	mov.w	r3, #0
 800114e:	0b42      	lsrs	r2, r0, #13
 8001150:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 8001154:	0b4b      	lsrs	r3, r1, #13
 8001156:	4613      	mov	r3, r2
 8001158:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterIdLow = (Make_CAN_ID(0, 0, 0, MCMD_CMD_FB) & 0x1FFF) << 3 | 0b100; // 下16bit
 800115a:	2301      	movs	r3, #1
 800115c:	2200      	movs	r2, #0
 800115e:	2100      	movs	r1, #0
 8001160:	2000      	movs	r0, #0
 8001162:	f000 fad2 	bl	800170a <Make_CAN_ID>
 8001166:	4602      	mov	r2, r0
 8001168:	460b      	mov	r3, r1
 800116a:	4613      	mov	r3, r2
 800116c:	00da      	lsls	r2, r3, #3
 800116e:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8001172:	4013      	ands	r3, r2
 8001174:	f043 0304 	orr.w	r3, r3, #4
 8001178:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterMaskIdLow = (Make_CAN_ID(0, 0, 0, 0b11111) & 0x1FFF) << 3 | 0b100;
 800117a:	231f      	movs	r3, #31
 800117c:	2200      	movs	r2, #0
 800117e:	2100      	movs	r1, #0
 8001180:	2000      	movs	r0, #0
 8001182:	f000 fac2 	bl	800170a <Make_CAN_ID>
 8001186:	4602      	mov	r2, r0
 8001188:	460b      	mov	r3, r1
 800118a:	4613      	mov	r3, r2
 800118c:	00da      	lsls	r2, r3, #3
 800118e:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8001192:	4013      	ands	r3, r2
 8001194:	f043 0304 	orr.w	r3, r3, #4
 8001198:	61bb      	str	r3, [r7, #24]
	if (HAL_CAN_ConfigFilter(phcan, &sFilterConfig) != HAL_OK){
 800119a:	4b2f      	ldr	r3, [pc, #188]	; (8001258 <CAN_SystemInit+0x3a8>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f107 020c 	add.w	r2, r7, #12
 80011a2:	4611      	mov	r1, r2
 80011a4:	4618      	mov	r0, r3
 80011a6:	f002 fc1d 	bl	80039e4 <HAL_CAN_ConfigFilter>
 80011aa:	4603      	mov	r3, r0
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d001      	beq.n	80011b4 <CAN_SystemInit+0x304>
		/* Filter configuration Error */
		Error_Handler();
 80011b0:	f001 fd63 	bl	8002c7a <Error_Handler>
	}

	// FIFO0に初期化用のフィルタを設定
	sFilterConfig.FilterBank = 4;
 80011b4:	2304      	movs	r3, #4
 80011b6:	623b      	str	r3, [r7, #32]
	sFilterConfig.FilterIdHigh = Make_CAN_ID(NODE_SERVO, 0, 0, SERVO_CMD_AWAKE) >> 13; // 上16bit
 80011b8:	2300      	movs	r3, #0
 80011ba:	2200      	movs	r2, #0
 80011bc:	2100      	movs	r1, #0
 80011be:	2004      	movs	r0, #4
 80011c0:	f000 faa3 	bl	800170a <Make_CAN_ID>
 80011c4:	f04f 0200 	mov.w	r2, #0
 80011c8:	f04f 0300 	mov.w	r3, #0
 80011cc:	0b42      	lsrs	r2, r0, #13
 80011ce:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 80011d2:	0b4b      	lsrs	r3, r1, #13
 80011d4:	4613      	mov	r3, r2
 80011d6:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterMaskIdHigh = Make_CAN_ID(NODE_SERVO, 0, 0, 0b11111) >> 13;
 80011d8:	231f      	movs	r3, #31
 80011da:	2200      	movs	r2, #0
 80011dc:	2100      	movs	r1, #0
 80011de:	2004      	movs	r0, #4
 80011e0:	f000 fa93 	bl	800170a <Make_CAN_ID>
 80011e4:	f04f 0200 	mov.w	r2, #0
 80011e8:	f04f 0300 	mov.w	r3, #0
 80011ec:	0b42      	lsrs	r2, r0, #13
 80011ee:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 80011f2:	0b4b      	lsrs	r3, r1, #13
 80011f4:	4613      	mov	r3, r2
 80011f6:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterIdLow = (Make_CAN_ID(NODE_SERVO, 0, 0, SERVO_CMD_AWAKE) & 0x1FFF) << 3 | 0b100; // 下16bit
 80011f8:	2300      	movs	r3, #0
 80011fa:	2200      	movs	r2, #0
 80011fc:	2100      	movs	r1, #0
 80011fe:	2004      	movs	r0, #4
 8001200:	f000 fa83 	bl	800170a <Make_CAN_ID>
 8001204:	4602      	mov	r2, r0
 8001206:	460b      	mov	r3, r1
 8001208:	4613      	mov	r3, r2
 800120a:	00da      	lsls	r2, r3, #3
 800120c:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8001210:	4013      	ands	r3, r2
 8001212:	f043 0304 	orr.w	r3, r3, #4
 8001216:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterMaskIdLow = (Make_CAN_ID(NODE_SERVO, 0, 0, 0b11111) & 0x1FFF) << 3 | 0b100;
 8001218:	231f      	movs	r3, #31
 800121a:	2200      	movs	r2, #0
 800121c:	2100      	movs	r1, #0
 800121e:	2004      	movs	r0, #4
 8001220:	f000 fa73 	bl	800170a <Make_CAN_ID>
 8001224:	4602      	mov	r2, r0
 8001226:	460b      	mov	r3, r1
 8001228:	4613      	mov	r3, r2
 800122a:	00da      	lsls	r2, r3, #3
 800122c:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8001230:	4013      	ands	r3, r2
 8001232:	f043 0304 	orr.w	r3, r3, #4
 8001236:	61bb      	str	r3, [r7, #24]
	if (HAL_CAN_ConfigFilter(phcan, &sFilterConfig) != HAL_OK){
 8001238:	4b07      	ldr	r3, [pc, #28]	; (8001258 <CAN_SystemInit+0x3a8>)
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f107 020c 	add.w	r2, r7, #12
 8001240:	4611      	mov	r1, r2
 8001242:	4618      	mov	r0, r3
 8001244:	f002 fbce 	bl	80039e4 <HAL_CAN_ConfigFilter>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d006      	beq.n	800125c <CAN_SystemInit+0x3ac>
		/* Filter configuration Error */
		Error_Handler();
 800124e:	f001 fd14 	bl	8002c7a <Error_Handler>
 8001252:	e003      	b.n	800125c <CAN_SystemInit+0x3ac>
 8001254:	20000b40 	.word	0x20000b40
 8001258:	20000b2c 	.word	0x20000b2c
	}

	// FIFO0に初期化用のフィルタを設定
	sFilterConfig.FilterBank = 5;
 800125c:	2305      	movs	r3, #5
 800125e:	623b      	str	r3, [r7, #32]
	sFilterConfig.FilterIdHigh = Make_CAN_ID(NODE_AIR, 0, 0, AIR_CMD_AWAKE) >> 13; // 上16bit
 8001260:	2300      	movs	r3, #0
 8001262:	2200      	movs	r2, #0
 8001264:	2100      	movs	r1, #0
 8001266:	2005      	movs	r0, #5
 8001268:	f000 fa4f 	bl	800170a <Make_CAN_ID>
 800126c:	f04f 0200 	mov.w	r2, #0
 8001270:	f04f 0300 	mov.w	r3, #0
 8001274:	0b42      	lsrs	r2, r0, #13
 8001276:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 800127a:	0b4b      	lsrs	r3, r1, #13
 800127c:	4613      	mov	r3, r2
 800127e:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterMaskIdHigh = Make_CAN_ID(NODE_AIR, 0, 0, 0b11111) >> 13;
 8001280:	231f      	movs	r3, #31
 8001282:	2200      	movs	r2, #0
 8001284:	2100      	movs	r1, #0
 8001286:	2005      	movs	r0, #5
 8001288:	f000 fa3f 	bl	800170a <Make_CAN_ID>
 800128c:	f04f 0200 	mov.w	r2, #0
 8001290:	f04f 0300 	mov.w	r3, #0
 8001294:	0b42      	lsrs	r2, r0, #13
 8001296:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 800129a:	0b4b      	lsrs	r3, r1, #13
 800129c:	4613      	mov	r3, r2
 800129e:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterIdLow = (Make_CAN_ID(NODE_AIR, 0, 0, AIR_CMD_AWAKE) & 0x1FFF) << 3 | 0b100; // 下16bit
 80012a0:	2300      	movs	r3, #0
 80012a2:	2200      	movs	r2, #0
 80012a4:	2100      	movs	r1, #0
 80012a6:	2005      	movs	r0, #5
 80012a8:	f000 fa2f 	bl	800170a <Make_CAN_ID>
 80012ac:	4602      	mov	r2, r0
 80012ae:	460b      	mov	r3, r1
 80012b0:	4613      	mov	r3, r2
 80012b2:	00da      	lsls	r2, r3, #3
 80012b4:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 80012b8:	4013      	ands	r3, r2
 80012ba:	f043 0304 	orr.w	r3, r3, #4
 80012be:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterMaskIdLow = (Make_CAN_ID(NODE_AIR, 0, 0, 0b11111) & 0x1FFF) << 3 | 0b100;
 80012c0:	231f      	movs	r3, #31
 80012c2:	2200      	movs	r2, #0
 80012c4:	2100      	movs	r1, #0
 80012c6:	2005      	movs	r0, #5
 80012c8:	f000 fa1f 	bl	800170a <Make_CAN_ID>
 80012cc:	4602      	mov	r2, r0
 80012ce:	460b      	mov	r3, r1
 80012d0:	4613      	mov	r3, r2
 80012d2:	00da      	lsls	r2, r3, #3
 80012d4:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 80012d8:	4013      	ands	r3, r2
 80012da:	f043 0304 	orr.w	r3, r3, #4
 80012de:	61bb      	str	r3, [r7, #24]
	if (HAL_CAN_ConfigFilter(phcan, &sFilterConfig) != HAL_OK){
 80012e0:	4b44      	ldr	r3, [pc, #272]	; (80013f4 <CAN_SystemInit+0x544>)
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	f107 020c 	add.w	r2, r7, #12
 80012e8:	4611      	mov	r1, r2
 80012ea:	4618      	mov	r0, r3
 80012ec:	f002 fb7a 	bl	80039e4 <HAL_CAN_ConfigFilter>
 80012f0:	4603      	mov	r3, r0
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d001      	beq.n	80012fa <CAN_SystemInit+0x44a>
		/* Filter configuration Error */
		Error_Handler();
 80012f6:	f001 fcc0 	bl	8002c7a <Error_Handler>
	}

	// FIFO0に初期化用のフィルタを設定
	sFilterConfig.FilterBank = 6;
 80012fa:	2306      	movs	r3, #6
 80012fc:	623b      	str	r3, [r7, #32]
	sFilterConfig.FilterIdHigh = Make_CAN_ID(NODE_MCMD4, 0, 0, AIR_CMD_AWAKE) >> 13; // 上16bit
 80012fe:	2300      	movs	r3, #0
 8001300:	2200      	movs	r2, #0
 8001302:	2100      	movs	r1, #0
 8001304:	2006      	movs	r0, #6
 8001306:	f000 fa00 	bl	800170a <Make_CAN_ID>
 800130a:	f04f 0200 	mov.w	r2, #0
 800130e:	f04f 0300 	mov.w	r3, #0
 8001312:	0b42      	lsrs	r2, r0, #13
 8001314:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 8001318:	0b4b      	lsrs	r3, r1, #13
 800131a:	4613      	mov	r3, r2
 800131c:	60fb      	str	r3, [r7, #12]
	sFilterConfig.FilterMaskIdHigh = Make_CAN_ID(NODE_MCMD4, 0, 0, 0b11111) >> 13;
 800131e:	231f      	movs	r3, #31
 8001320:	2200      	movs	r2, #0
 8001322:	2100      	movs	r1, #0
 8001324:	2006      	movs	r0, #6
 8001326:	f000 f9f0 	bl	800170a <Make_CAN_ID>
 800132a:	f04f 0200 	mov.w	r2, #0
 800132e:	f04f 0300 	mov.w	r3, #0
 8001332:	0b42      	lsrs	r2, r0, #13
 8001334:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 8001338:	0b4b      	lsrs	r3, r1, #13
 800133a:	4613      	mov	r3, r2
 800133c:	617b      	str	r3, [r7, #20]
	sFilterConfig.FilterIdLow = (Make_CAN_ID(NODE_MCMD4, 0, 0, AIR_CMD_AWAKE) & 0x1FFF) << 3 | 0b100; // 下16bit
 800133e:	2300      	movs	r3, #0
 8001340:	2200      	movs	r2, #0
 8001342:	2100      	movs	r1, #0
 8001344:	2006      	movs	r0, #6
 8001346:	f000 f9e0 	bl	800170a <Make_CAN_ID>
 800134a:	4602      	mov	r2, r0
 800134c:	460b      	mov	r3, r1
 800134e:	4613      	mov	r3, r2
 8001350:	00da      	lsls	r2, r3, #3
 8001352:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8001356:	4013      	ands	r3, r2
 8001358:	f043 0304 	orr.w	r3, r3, #4
 800135c:	613b      	str	r3, [r7, #16]
	sFilterConfig.FilterMaskIdLow = (Make_CAN_ID(NODE_MCMD4, 0, 0, 0b11111) & 0x1FFF) << 3 | 0b100;
 800135e:	231f      	movs	r3, #31
 8001360:	2200      	movs	r2, #0
 8001362:	2100      	movs	r1, #0
 8001364:	2006      	movs	r0, #6
 8001366:	f000 f9d0 	bl	800170a <Make_CAN_ID>
 800136a:	4602      	mov	r2, r0
 800136c:	460b      	mov	r3, r1
 800136e:	4613      	mov	r3, r2
 8001370:	00da      	lsls	r2, r3, #3
 8001372:	f64f 73f8 	movw	r3, #65528	; 0xfff8
 8001376:	4013      	ands	r3, r2
 8001378:	f043 0304 	orr.w	r3, r3, #4
 800137c:	61bb      	str	r3, [r7, #24]
	if (HAL_CAN_ConfigFilter(phcan, &sFilterConfig) != HAL_OK){
 800137e:	4b1d      	ldr	r3, [pc, #116]	; (80013f4 <CAN_SystemInit+0x544>)
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f107 020c 	add.w	r2, r7, #12
 8001386:	4611      	mov	r1, r2
 8001388:	4618      	mov	r0, r3
 800138a:	f002 fb2b 	bl	80039e4 <HAL_CAN_ConfigFilter>
 800138e:	4603      	mov	r3, r0
 8001390:	2b00      	cmp	r3, #0
 8001392:	d001      	beq.n	8001398 <CAN_SystemInit+0x4e8>
		/* Filter configuration Error */
		Error_Handler();
 8001394:	f001 fc71 	bl	8002c7a <Error_Handler>
	}

	if (HAL_CAN_Start(phcan) != HAL_OK){
 8001398:	4b16      	ldr	r3, [pc, #88]	; (80013f4 <CAN_SystemInit+0x544>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4618      	mov	r0, r3
 800139e:	f002 fc0d 	bl	8003bbc <HAL_CAN_Start>
 80013a2:	4603      	mov	r3, r0
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d004      	beq.n	80013b2 <CAN_SystemInit+0x502>
		printf(" -> Start Error\n");
 80013a8:	4813      	ldr	r0, [pc, #76]	; (80013f8 <CAN_SystemInit+0x548>)
 80013aa:	f01f f92d 	bl	8020608 <puts>
		Error_Handler();
 80013ae:	f001 fc64 	bl	8002c7a <Error_Handler>
	}

	if (HAL_CAN_ActivateNotification(phcan, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK){
 80013b2:	4b10      	ldr	r3, [pc, #64]	; (80013f4 <CAN_SystemInit+0x544>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	2102      	movs	r1, #2
 80013b8:	4618      	mov	r0, r3
 80013ba:	f002 fe5a 	bl	8004072 <HAL_CAN_ActivateNotification>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d004      	beq.n	80013ce <CAN_SystemInit+0x51e>
		printf(" -> FIFO0 CAN_Activation error\n\r");
 80013c4:	480d      	ldr	r0, [pc, #52]	; (80013fc <CAN_SystemInit+0x54c>)
 80013c6:	f01f f8b9 	bl	802053c <iprintf>
		Error_Handler();
 80013ca:	f001 fc56 	bl	8002c7a <Error_Handler>
	}

	if (HAL_CAN_ActivateNotification(phcan, CAN_IT_TX_MAILBOX_EMPTY) != HAL_OK){
 80013ce:	4b09      	ldr	r3, [pc, #36]	; (80013f4 <CAN_SystemInit+0x544>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	2101      	movs	r1, #1
 80013d4:	4618      	mov	r0, r3
 80013d6:	f002 fe4c 	bl	8004072 <HAL_CAN_ActivateNotification>
 80013da:	4603      	mov	r3, r0
 80013dc:	2b00      	cmp	r3, #0
 80013de:	d004      	beq.n	80013ea <CAN_SystemInit+0x53a>
		printf(" -> FIFO0 CAN_Activation error\n\r");
 80013e0:	4806      	ldr	r0, [pc, #24]	; (80013fc <CAN_SystemInit+0x54c>)
 80013e2:	f01f f8ab 	bl	802053c <iprintf>
		Error_Handler();
 80013e6:	f001 fc48 	bl	8002c7a <Error_Handler>
	}
}
 80013ea:	bf00      	nop
 80013ec:	3738      	adds	r7, #56	; 0x38
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	20000b2c 	.word	0x20000b2c
 80013f8:	08023ec8 	.word	0x08023ec8
 80013fc:	08023ed8 	.word	0x08023ed8

08001400 <CAN_WaitConnect>:

/**
 * @brief CANの全デバイスの接続が確認されるまで待つ.
 *
 */
void CAN_WaitConnect(NUM_OF_DEVICES *num_of){ // 他のデバイスが接続されるのを待つ
 8001400:	b580      	push	{r7, lr}
 8001402:	b084      	sub	sp, #16
 8001404:	af00      	add	r7, sp, #0
 8001406:	6078      	str	r0, [r7, #4]
	while (all_node_detected == 0){
 8001408:	e006      	b.n	8001418 <CAN_WaitConnect+0x18>
		printf("Waiting CAN_NODES Wake Up...\n\r");
 800140a:	484c      	ldr	r0, [pc, #304]	; (800153c <CAN_WaitConnect+0x13c>)
 800140c:	f01f f896 	bl	802053c <iprintf>
		HAL_Delay(500);
 8001410:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001414:	f002 f9c6 	bl	80037a4 <HAL_Delay>
	while (all_node_detected == 0){
 8001418:	4b49      	ldr	r3, [pc, #292]	; (8001540 <CAN_WaitConnect+0x140>)
 800141a:	781b      	ldrb	r3, [r3, #0]
 800141c:	b2db      	uxtb	r3, r3
 800141e:	2b00      	cmp	r3, #0
 8001420:	d0f3      	beq.n	800140a <CAN_WaitConnect+0xa>
	}
	for (uint8_t i = 0; i < num_of->mcmd1; i++)
 8001422:	2300      	movs	r3, #0
 8001424:	73fb      	strb	r3, [r7, #15]
 8001426:	e00a      	b.n	800143e <CAN_WaitConnect+0x3e>
		printf("MCMD1 No.%d\n\r", node_id_list[NODE_MCMD1][i]);
 8001428:	7bfb      	ldrb	r3, [r7, #15]
 800142a:	4a46      	ldr	r2, [pc, #280]	; (8001544 <CAN_WaitConnect+0x144>)
 800142c:	4413      	add	r3, r2
 800142e:	79db      	ldrb	r3, [r3, #7]
 8001430:	4619      	mov	r1, r3
 8001432:	4845      	ldr	r0, [pc, #276]	; (8001548 <CAN_WaitConnect+0x148>)
 8001434:	f01f f882 	bl	802053c <iprintf>
	for (uint8_t i = 0; i < num_of->mcmd1; i++)
 8001438:	7bfb      	ldrb	r3, [r7, #15]
 800143a:	3301      	adds	r3, #1
 800143c:	73fb      	strb	r3, [r7, #15]
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	781b      	ldrb	r3, [r3, #0]
 8001442:	7bfa      	ldrb	r2, [r7, #15]
 8001444:	429a      	cmp	r2, r3
 8001446:	d3ef      	bcc.n	8001428 <CAN_WaitConnect+0x28>
	for (uint8_t i = 0; i < num_of->mcmd2; i++)
 8001448:	2300      	movs	r3, #0
 800144a:	73bb      	strb	r3, [r7, #14]
 800144c:	e00a      	b.n	8001464 <CAN_WaitConnect+0x64>
		printf("MCMD2 No.%d\n\r", node_id_list[NODE_MCMD2][i]);
 800144e:	7bbb      	ldrb	r3, [r7, #14]
 8001450:	4a3c      	ldr	r2, [pc, #240]	; (8001544 <CAN_WaitConnect+0x144>)
 8001452:	4413      	add	r3, r2
 8001454:	7b9b      	ldrb	r3, [r3, #14]
 8001456:	4619      	mov	r1, r3
 8001458:	483c      	ldr	r0, [pc, #240]	; (800154c <CAN_WaitConnect+0x14c>)
 800145a:	f01f f86f 	bl	802053c <iprintf>
	for (uint8_t i = 0; i < num_of->mcmd2; i++)
 800145e:	7bbb      	ldrb	r3, [r7, #14]
 8001460:	3301      	adds	r3, #1
 8001462:	73bb      	strb	r3, [r7, #14]
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	785b      	ldrb	r3, [r3, #1]
 8001468:	7bba      	ldrb	r2, [r7, #14]
 800146a:	429a      	cmp	r2, r3
 800146c:	d3ef      	bcc.n	800144e <CAN_WaitConnect+0x4e>
	for (uint8_t i = 0; i < num_of->mcmd3; i++)
 800146e:	2300      	movs	r3, #0
 8001470:	737b      	strb	r3, [r7, #13]
 8001472:	e00a      	b.n	800148a <CAN_WaitConnect+0x8a>
		printf("MCMD3 No.%d\n\r", node_id_list[NODE_MCMD3][i]);
 8001474:	7b7b      	ldrb	r3, [r7, #13]
 8001476:	4a33      	ldr	r2, [pc, #204]	; (8001544 <CAN_WaitConnect+0x144>)
 8001478:	4413      	add	r3, r2
 800147a:	7d5b      	ldrb	r3, [r3, #21]
 800147c:	4619      	mov	r1, r3
 800147e:	4834      	ldr	r0, [pc, #208]	; (8001550 <CAN_WaitConnect+0x150>)
 8001480:	f01f f85c 	bl	802053c <iprintf>
	for (uint8_t i = 0; i < num_of->mcmd3; i++)
 8001484:	7b7b      	ldrb	r3, [r7, #13]
 8001486:	3301      	adds	r3, #1
 8001488:	737b      	strb	r3, [r7, #13]
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	789b      	ldrb	r3, [r3, #2]
 800148e:	7b7a      	ldrb	r2, [r7, #13]
 8001490:	429a      	cmp	r2, r3
 8001492:	d3ef      	bcc.n	8001474 <CAN_WaitConnect+0x74>
	for (uint8_t i = 0; i < num_of->mcmd4; i++)
 8001494:	2300      	movs	r3, #0
 8001496:	733b      	strb	r3, [r7, #12]
 8001498:	e00b      	b.n	80014b2 <CAN_WaitConnect+0xb2>
		printf("MCMD4 No.%d\n\r", node_id_list[NODE_MCMD4][i]);
 800149a:	7b3b      	ldrb	r3, [r7, #12]
 800149c:	4a29      	ldr	r2, [pc, #164]	; (8001544 <CAN_WaitConnect+0x144>)
 800149e:	4413      	add	r3, r2
 80014a0:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 80014a4:	4619      	mov	r1, r3
 80014a6:	482b      	ldr	r0, [pc, #172]	; (8001554 <CAN_WaitConnect+0x154>)
 80014a8:	f01f f848 	bl	802053c <iprintf>
	for (uint8_t i = 0; i < num_of->mcmd4; i++)
 80014ac:	7b3b      	ldrb	r3, [r7, #12]
 80014ae:	3301      	adds	r3, #1
 80014b0:	733b      	strb	r3, [r7, #12]
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	795b      	ldrb	r3, [r3, #5]
 80014b6:	7b3a      	ldrb	r2, [r7, #12]
 80014b8:	429a      	cmp	r2, r3
 80014ba:	d3ee      	bcc.n	800149a <CAN_WaitConnect+0x9a>
	for (uint8_t i = 0; i < num_of->servo; i++)
 80014bc:	2300      	movs	r3, #0
 80014be:	72fb      	strb	r3, [r7, #11]
 80014c0:	e00a      	b.n	80014d8 <CAN_WaitConnect+0xd8>
		printf("Servo No.%d\n\r", node_id_list[NODE_SERVO][i]);
 80014c2:	7afb      	ldrb	r3, [r7, #11]
 80014c4:	4a1f      	ldr	r2, [pc, #124]	; (8001544 <CAN_WaitConnect+0x144>)
 80014c6:	4413      	add	r3, r2
 80014c8:	7f1b      	ldrb	r3, [r3, #28]
 80014ca:	4619      	mov	r1, r3
 80014cc:	4822      	ldr	r0, [pc, #136]	; (8001558 <CAN_WaitConnect+0x158>)
 80014ce:	f01f f835 	bl	802053c <iprintf>
	for (uint8_t i = 0; i < num_of->servo; i++)
 80014d2:	7afb      	ldrb	r3, [r7, #11]
 80014d4:	3301      	adds	r3, #1
 80014d6:	72fb      	strb	r3, [r7, #11]
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	78db      	ldrb	r3, [r3, #3]
 80014dc:	7afa      	ldrb	r2, [r7, #11]
 80014de:	429a      	cmp	r2, r3
 80014e0:	d3ef      	bcc.n	80014c2 <CAN_WaitConnect+0xc2>
	for (uint8_t i = 0; i < num_of->air; i++)
 80014e2:	2300      	movs	r3, #0
 80014e4:	72bb      	strb	r3, [r7, #10]
 80014e6:	e00b      	b.n	8001500 <CAN_WaitConnect+0x100>
		printf("Air No.%d\n\r", node_id_list[NODE_AIR][i]);
 80014e8:	7abb      	ldrb	r3, [r7, #10]
 80014ea:	4a16      	ldr	r2, [pc, #88]	; (8001544 <CAN_WaitConnect+0x144>)
 80014ec:	4413      	add	r3, r2
 80014ee:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 80014f2:	4619      	mov	r1, r3
 80014f4:	4819      	ldr	r0, [pc, #100]	; (800155c <CAN_WaitConnect+0x15c>)
 80014f6:	f01f f821 	bl	802053c <iprintf>
	for (uint8_t i = 0; i < num_of->air; i++)
 80014fa:	7abb      	ldrb	r3, [r7, #10]
 80014fc:	3301      	adds	r3, #1
 80014fe:	72bb      	strb	r3, [r7, #10]
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	791b      	ldrb	r3, [r3, #4]
 8001504:	7aba      	ldrb	r2, [r7, #10]
 8001506:	429a      	cmp	r2, r3
 8001508:	d3ee      	bcc.n	80014e8 <CAN_WaitConnect+0xe8>
	for (uint8_t i = 0; i < num_of->other; i++)
 800150a:	2300      	movs	r3, #0
 800150c:	727b      	strb	r3, [r7, #9]
 800150e:	e00b      	b.n	8001528 <CAN_WaitConnect+0x128>
		printf("Others No.%d\n\r", node_id_list[NODE_OTHER][i]);
 8001510:	7a7b      	ldrb	r3, [r7, #9]
 8001512:	4a0c      	ldr	r2, [pc, #48]	; (8001544 <CAN_WaitConnect+0x144>)
 8001514:	4413      	add	r3, r2
 8001516:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800151a:	4619      	mov	r1, r3
 800151c:	4810      	ldr	r0, [pc, #64]	; (8001560 <CAN_WaitConnect+0x160>)
 800151e:	f01f f80d 	bl	802053c <iprintf>
	for (uint8_t i = 0; i < num_of->other; i++)
 8001522:	7a7b      	ldrb	r3, [r7, #9]
 8001524:	3301      	adds	r3, #1
 8001526:	727b      	strb	r3, [r7, #9]
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	799b      	ldrb	r3, [r3, #6]
 800152c:	7a7a      	ldrb	r2, [r7, #9]
 800152e:	429a      	cmp	r2, r3
 8001530:	d3ee      	bcc.n	8001510 <CAN_WaitConnect+0x110>
}
 8001532:	bf00      	nop
 8001534:	bf00      	nop
 8001536:	3710      	adds	r7, #16
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}
 800153c:	08023efc 	.word	0x08023efc
 8001540:	20000b30 	.word	0x20000b30
 8001544:	20000b40 	.word	0x20000b40
 8001548:	08023f1c 	.word	0x08023f1c
 800154c:	08023f2c 	.word	0x08023f2c
 8001550:	08023f3c 	.word	0x08023f3c
 8001554:	08023f4c 	.word	0x08023f4c
 8001558:	08023f5c 	.word	0x08023f5c
 800155c:	08023f6c 	.word	0x08023f6c
 8001560:	08023f78 	.word	0x08023f78

08001564 <MCMD_SetTarget>:
void MCMD_Control_Disable(MCMD_HandleTypedef *hmcmd){
	uint8_t bdata[4];
	SendBytes(Make_CAN_ID_from_CAN_Device(&(hmcmd->device), MCMD_CMD_DISABLE), bdata, sizeof(bdata));
}

void MCMD_SetTarget(MCMD_HandleTypedef *hmcmd, float target){
 8001564:	b580      	push	{r7, lr}
 8001566:	b082      	sub	sp, #8
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
 800156c:	ed87 0a00 	vstr	s0, [r7]
	SendBytes(Make_CAN_ID_from_CAN_Device(&(hmcmd->device), MCMD_CMD_SET_TARGET), (uint8_t *)&target, sizeof(target));
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	210c      	movs	r1, #12
 8001574:	4618      	mov	r0, r3
 8001576:	f000 f89f 	bl	80016b8 <Make_CAN_ID_from_CAN_Device>
 800157a:	4602      	mov	r2, r0
 800157c:	460b      	mov	r3, r1
 800157e:	4610      	mov	r0, r2
 8001580:	463b      	mov	r3, r7
 8001582:	2204      	movs	r2, #4
 8001584:	4619      	mov	r1, r3
 8001586:	f7ff fc43 	bl	8000e10 <SendBytes>
}
 800158a:	bf00      	nop
 800158c:	3708      	adds	r7, #8
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}

08001592 <ServoDriver_Init>:
		return ans;
	}
}

////servo
void ServoDriver_Init(CAN_Device *can_device, CANServo_Param_Typedef *param){
 8001592:	b580      	push	{r7, lr}
 8001594:	b084      	sub	sp, #16
 8001596:	af00      	add	r7, sp, #0
 8001598:	6078      	str	r0, [r7, #4]
 800159a:	6039      	str	r1, [r7, #0]
	float fdata[2];
	fdata[0] = param->pulse_width_min;
 800159c:	683b      	ldr	r3, [r7, #0]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	60bb      	str	r3, [r7, #8]
	fdata[1] = param->pulse_width_max;
 80015a2:	683b      	ldr	r3, [r7, #0]
 80015a4:	685b      	ldr	r3, [r3, #4]
 80015a6:	60fb      	str	r3, [r7, #12]
	SendBytes(Make_CAN_ID_from_CAN_Device(can_device, SERVO_CMD_INIT1), (uint8_t *)fdata, sizeof(fdata));
 80015a8:	2101      	movs	r1, #1
 80015aa:	6878      	ldr	r0, [r7, #4]
 80015ac:	f000 f884 	bl	80016b8 <Make_CAN_ID_from_CAN_Device>
 80015b0:	4602      	mov	r2, r0
 80015b2:	460b      	mov	r3, r1
 80015b4:	4610      	mov	r0, r2
 80015b6:	f107 0308 	add.w	r3, r7, #8
 80015ba:	2208      	movs	r2, #8
 80015bc:	4619      	mov	r1, r3
 80015be:	f7ff fc27 	bl	8000e10 <SendBytes>
	fdata[0] = param->pwm_frequency;
 80015c2:	683b      	ldr	r3, [r7, #0]
 80015c4:	689b      	ldr	r3, [r3, #8]
 80015c6:	60bb      	str	r3, [r7, #8]
	fdata[1] = param->angle_range;
 80015c8:	683b      	ldr	r3, [r7, #0]
 80015ca:	68db      	ldr	r3, [r3, #12]
 80015cc:	60fb      	str	r3, [r7, #12]
	SendBytes(Make_CAN_ID_from_CAN_Device(can_device, SERVO_CMD_INIT2), (uint8_t *)fdata, sizeof(fdata));
 80015ce:	2102      	movs	r1, #2
 80015d0:	6878      	ldr	r0, [r7, #4]
 80015d2:	f000 f871 	bl	80016b8 <Make_CAN_ID_from_CAN_Device>
 80015d6:	4602      	mov	r2, r0
 80015d8:	460b      	mov	r3, r1
 80015da:	4610      	mov	r0, r2
 80015dc:	f107 0308 	add.w	r3, r7, #8
 80015e0:	2208      	movs	r2, #8
 80015e2:	4619      	mov	r1, r3
 80015e4:	f7ff fc14 	bl	8000e10 <SendBytes>
	fdata[0] = param->angle_offset;
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	691b      	ldr	r3, [r3, #16]
 80015ec:	60bb      	str	r3, [r7, #8]
	fdata[1] = 0.0f;
 80015ee:	f04f 0300 	mov.w	r3, #0
 80015f2:	60fb      	str	r3, [r7, #12]
	SendBytes(Make_CAN_ID_from_CAN_Device(can_device, SERVO_CMD_INIT3), (uint8_t *)fdata, sizeof(fdata));
 80015f4:	2103      	movs	r1, #3
 80015f6:	6878      	ldr	r0, [r7, #4]
 80015f8:	f000 f85e 	bl	80016b8 <Make_CAN_ID_from_CAN_Device>
 80015fc:	4602      	mov	r2, r0
 80015fe:	460b      	mov	r3, r1
 8001600:	4610      	mov	r0, r2
 8001602:	f107 0308 	add.w	r3, r7, #8
 8001606:	2208      	movs	r2, #8
 8001608:	4619      	mov	r1, r3
 800160a:	f7ff fc01 	bl	8000e10 <SendBytes>
}
 800160e:	bf00      	nop
 8001610:	3710      	adds	r7, #16
 8001612:	46bd      	mov	sp, r7
 8001614:	bd80      	pop	{r7, pc}

08001616 <ServoDriver_SendValue>:

void ServoDriver_SendValue(CAN_Device *can_device, float angle){
 8001616:	b580      	push	{r7, lr}
 8001618:	b082      	sub	sp, #8
 800161a:	af00      	add	r7, sp, #0
 800161c:	6078      	str	r0, [r7, #4]
 800161e:	ed87 0a00 	vstr	s0, [r7]
	if (SendBytes(Make_CAN_ID_from_CAN_Device(can_device, SERVO_CMD_SET_TARGET), (uint8_t *)(&angle), sizeof(float)) != HAL_OK){
 8001622:	2104      	movs	r1, #4
 8001624:	6878      	ldr	r0, [r7, #4]
 8001626:	f000 f847 	bl	80016b8 <Make_CAN_ID_from_CAN_Device>
 800162a:	4602      	mov	r2, r0
 800162c:	460b      	mov	r3, r1
 800162e:	4610      	mov	r0, r2
 8001630:	463b      	mov	r3, r7
 8001632:	2204      	movs	r2, #4
 8001634:	4619      	mov	r1, r3
 8001636:	f7ff fbeb 	bl	8000e10 <SendBytes>
 800163a:	4603      	mov	r3, r0
 800163c:	2b00      	cmp	r3, #0
 800163e:	d001      	beq.n	8001644 <ServoDriver_SendValue+0x2e>
		Error_Handler();
 8001640:	f001 fb1b 	bl	8002c7a <Error_Handler>
	}
}
 8001644:	bf00      	nop
 8001646:	3708      	adds	r7, #8
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}

0800164c <AirCylinder_Init>:
 * 異なる関数名を用いて明示的にしてある.
 * また, AirCylinderの基板の方にも, 最初は必ず初期化処理(AIR_CMD_INIT)が来るものとして定義してある.
 */

////AirCylinder
void AirCylinder_Init(CAN_Device *can_device, Air_PortStatus_Typedef param){
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
 8001654:	460b      	mov	r3, r1
 8001656:	70fb      	strb	r3, [r7, #3]
	if (SendBytes(Make_CAN_ID_from_CAN_Device(can_device, AIR_CMD_INIT), (uint8_t *)(&param), sizeof(Air_PortStatus_Typedef)) != HAL_OK){
 8001658:	2101      	movs	r1, #1
 800165a:	6878      	ldr	r0, [r7, #4]
 800165c:	f000 f82c 	bl	80016b8 <Make_CAN_ID_from_CAN_Device>
 8001660:	4602      	mov	r2, r0
 8001662:	460b      	mov	r3, r1
 8001664:	4610      	mov	r0, r2
 8001666:	1cfb      	adds	r3, r7, #3
 8001668:	2201      	movs	r2, #1
 800166a:	4619      	mov	r1, r3
 800166c:	f7ff fbd0 	bl	8000e10 <SendBytes>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d001      	beq.n	800167a <AirCylinder_Init+0x2e>
		Error_Handler();
 8001676:	f001 fb00 	bl	8002c7a <Error_Handler>
	}
}
 800167a:	bf00      	nop
 800167c:	3708      	adds	r7, #8
 800167e:	46bd      	mov	sp, r7
 8001680:	bd80      	pop	{r7, pc}

08001682 <AirCylinder_SendOutput>:

void AirCylinder_SendOutput(CAN_Device *can_device, Air_PortStatus_Typedef param){
 8001682:	b580      	push	{r7, lr}
 8001684:	b082      	sub	sp, #8
 8001686:	af00      	add	r7, sp, #0
 8001688:	6078      	str	r0, [r7, #4]
 800168a:	460b      	mov	r3, r1
 800168c:	70fb      	strb	r3, [r7, #3]
	if (SendBytes(Make_CAN_ID_from_CAN_Device(can_device, AIR_CMD_OUTPUT), (uint8_t *)(&param), sizeof(Air_PortStatus_Typedef)) != HAL_OK){
 800168e:	2102      	movs	r1, #2
 8001690:	6878      	ldr	r0, [r7, #4]
 8001692:	f000 f811 	bl	80016b8 <Make_CAN_ID_from_CAN_Device>
 8001696:	4602      	mov	r2, r0
 8001698:	460b      	mov	r3, r1
 800169a:	4610      	mov	r0, r2
 800169c:	1cfb      	adds	r3, r7, #3
 800169e:	2201      	movs	r2, #1
 80016a0:	4619      	mov	r1, r3
 80016a2:	f7ff fbb5 	bl	8000e10 <SendBytes>
 80016a6:	4603      	mov	r3, r0
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d001      	beq.n	80016b0 <AirCylinder_SendOutput+0x2e>
		Error_Handler();
 80016ac:	f001 fae5 	bl	8002c7a <Error_Handler>
	}
}
 80016b0:	bf00      	nop
 80016b2:	3708      	adds	r7, #8
 80016b4:	46bd      	mov	sp, r7
 80016b6:	bd80      	pop	{r7, pc}

080016b8 <Make_CAN_ID_from_CAN_Device>:
/**
 * @brief CANのIDを設定する. 上16bitのみを使用
 * @param CAN_Device*
 * @param cmd
 */
uint64_t Make_CAN_ID_from_CAN_Device(CAN_Device* _can_device, uint8_t cmd){  // mainからmcmdなどへの送信
 80016b8:	b4b0      	push	{r4, r5, r7}
 80016ba:	b085      	sub	sp, #20
 80016bc:	af00      	add	r7, sp, #0
 80016be:	6078      	str	r0, [r7, #4]
 80016c0:	460b      	mov	r3, r1
 80016c2:	70fb      	strb	r3, [r7, #3]
    uint8_t node_type = (uint8_t)(_can_device->node_type) & (0b111);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	781b      	ldrb	r3, [r3, #0]
 80016c8:	f003 0307 	and.w	r3, r3, #7
 80016cc:	73fb      	strb	r3, [r7, #15]
    return (((node_type&0b111)<<11) | (((_can_device->node_id)&0b111)<<8) | (((_can_device->device_num)&0b111)<<5)
 80016ce:	7bfb      	ldrb	r3, [r7, #15]
 80016d0:	02db      	lsls	r3, r3, #11
 80016d2:	f403 5260 	and.w	r2, r3, #14336	; 0x3800
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	785b      	ldrb	r3, [r3, #1]
 80016da:	021b      	lsls	r3, r3, #8
 80016dc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80016e0:	431a      	orrs	r2, r3
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	789b      	ldrb	r3, [r3, #2]
 80016e6:	015b      	lsls	r3, r3, #5
 80016e8:	b2db      	uxtb	r3, r3
 80016ea:	431a      	orrs	r2, r3
            | (cmd&0b11111) );
 80016ec:	78fb      	ldrb	r3, [r7, #3]
 80016ee:	f003 031f 	and.w	r3, r3, #31
 80016f2:	4313      	orrs	r3, r2
 80016f4:	17da      	asrs	r2, r3, #31
 80016f6:	461c      	mov	r4, r3
 80016f8:	4615      	mov	r5, r2
 80016fa:	4622      	mov	r2, r4
 80016fc:	462b      	mov	r3, r5
}
 80016fe:	4610      	mov	r0, r2
 8001700:	4619      	mov	r1, r3
 8001702:	3714      	adds	r7, #20
 8001704:	46bd      	mov	sp, r7
 8001706:	bcb0      	pop	{r4, r5, r7}
 8001708:	4770      	bx	lr

0800170a <Make_CAN_ID>:
 * @param node_type
 * @param node_id
 * @param device_num
 * @param cmd
 */
uint64_t Make_CAN_ID(Node_Type node_type, uint8_t node_id, uint8_t device_num, uint8_t cmd){
 800170a:	e92d 0390 	stmdb	sp!, {r4, r7, r8, r9}
 800170e:	b082      	sub	sp, #8
 8001710:	af00      	add	r7, sp, #0
 8001712:	4604      	mov	r4, r0
 8001714:	4608      	mov	r0, r1
 8001716:	4611      	mov	r1, r2
 8001718:	461a      	mov	r2, r3
 800171a:	4623      	mov	r3, r4
 800171c:	71fb      	strb	r3, [r7, #7]
 800171e:	4603      	mov	r3, r0
 8001720:	71bb      	strb	r3, [r7, #6]
 8001722:	460b      	mov	r3, r1
 8001724:	717b      	strb	r3, [r7, #5]
 8001726:	4613      	mov	r3, r2
 8001728:	713b      	strb	r3, [r7, #4]
    return ( (((uint8_t)node_type & 0b111) << 11) | (((node_id)&0b111) << 8) | ((device_num&0b111) << 5)
 800172a:	79fb      	ldrb	r3, [r7, #7]
 800172c:	02db      	lsls	r3, r3, #11
 800172e:	f403 5260 	and.w	r2, r3, #14336	; 0x3800
 8001732:	79bb      	ldrb	r3, [r7, #6]
 8001734:	021b      	lsls	r3, r3, #8
 8001736:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800173a:	431a      	orrs	r2, r3
 800173c:	797b      	ldrb	r3, [r7, #5]
 800173e:	015b      	lsls	r3, r3, #5
 8001740:	b2db      	uxtb	r3, r3
 8001742:	431a      	orrs	r2, r3
             | (cmd&0b11111) );
 8001744:	793b      	ldrb	r3, [r7, #4]
 8001746:	f003 031f 	and.w	r3, r3, #31
 800174a:	4313      	orrs	r3, r2
 800174c:	17da      	asrs	r2, r3, #31
 800174e:	4698      	mov	r8, r3
 8001750:	4691      	mov	r9, r2
 8001752:	4642      	mov	r2, r8
 8001754:	464b      	mov	r3, r9
}
 8001756:	4610      	mov	r0, r2
 8001758:	4619      	mov	r1, r3
 800175a:	3708      	adds	r7, #8
 800175c:	46bd      	mov	sp, r7
 800175e:	e8bd 0390 	ldmia.w	sp!, {r4, r7, r8, r9}
 8001762:	4770      	bx	lr

08001764 <Extract_CAN_Device>:

CAN_Device Extract_CAN_Device(uint64_t can_id) {  // CAN_IDからCAN_Deviceを抽出する
 8001764:	b480      	push	{r7}
 8001766:	b085      	sub	sp, #20
 8001768:	af00      	add	r7, sp, #0
 800176a:	e9c7 0100 	strd	r0, r1, [r7]
    CAN_Device ans;
    ans.device_num = ((can_id>>5) & 0b111);
 800176e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001772:	f04f 0200 	mov.w	r2, #0
 8001776:	f04f 0300 	mov.w	r3, #0
 800177a:	0942      	lsrs	r2, r0, #5
 800177c:	ea42 62c1 	orr.w	r2, r2, r1, lsl #27
 8001780:	094b      	lsrs	r3, r1, #5
 8001782:	b2d3      	uxtb	r3, r2
 8001784:	f003 0307 	and.w	r3, r3, #7
 8001788:	b2db      	uxtb	r3, r3
 800178a:	72bb      	strb	r3, [r7, #10]
    ans.node_id = ((can_id>>8) & 0b111);
 800178c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001790:	f04f 0200 	mov.w	r2, #0
 8001794:	f04f 0300 	mov.w	r3, #0
 8001798:	0a02      	lsrs	r2, r0, #8
 800179a:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800179e:	0a0b      	lsrs	r3, r1, #8
 80017a0:	b2d3      	uxtb	r3, r2
 80017a2:	f003 0307 	and.w	r3, r3, #7
 80017a6:	b2db      	uxtb	r3, r3
 80017a8:	727b      	strb	r3, [r7, #9]
    ans.node_type = (Node_Type)( (can_id>>11) & 0b111);
 80017aa:	e9d7 0100 	ldrd	r0, r1, [r7]
 80017ae:	f04f 0200 	mov.w	r2, #0
 80017b2:	f04f 0300 	mov.w	r3, #0
 80017b6:	0ac2      	lsrs	r2, r0, #11
 80017b8:	ea42 5241 	orr.w	r2, r2, r1, lsl #21
 80017bc:	0acb      	lsrs	r3, r1, #11
 80017be:	b2d3      	uxtb	r3, r2
 80017c0:	f003 0307 	and.w	r3, r3, #7
 80017c4:	b2db      	uxtb	r3, r3
 80017c6:	723b      	strb	r3, [r7, #8]
    return ans;
 80017c8:	f107 030c 	add.w	r3, r7, #12
 80017cc:	f107 0208 	add.w	r2, r7, #8
 80017d0:	6812      	ldr	r2, [r2, #0]
 80017d2:	4611      	mov	r1, r2
 80017d4:	8019      	strh	r1, [r3, #0]
 80017d6:	3302      	adds	r3, #2
 80017d8:	0c12      	lsrs	r2, r2, #16
 80017da:	701a      	strb	r2, [r3, #0]
 80017dc:	2300      	movs	r3, #0
 80017de:	7b3a      	ldrb	r2, [r7, #12]
 80017e0:	f362 0307 	bfi	r3, r2, #0, #8
 80017e4:	7b7a      	ldrb	r2, [r7, #13]
 80017e6:	f362 230f 	bfi	r3, r2, #8, #8
 80017ea:	7bba      	ldrb	r2, [r7, #14]
 80017ec:	f362 4317 	bfi	r3, r2, #16, #8
}
 80017f0:	4618      	mov	r0, r3
 80017f2:	3714      	adds	r7, #20
 80017f4:	46bd      	mov	sp, r7
 80017f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fa:	4770      	bx	lr

080017fc <Extract_CAN_CMD>:

uint8_t Extract_CAN_CMD(uint64_t can_id){ return ( can_id & 0b11111); }  // cmdを抽出
 80017fc:	b480      	push	{r7}
 80017fe:	b083      	sub	sp, #12
 8001800:	af00      	add	r7, sp, #0
 8001802:	e9c7 0100 	strd	r0, r1, [r7]
 8001806:	783b      	ldrb	r3, [r7, #0]
 8001808:	f003 031f 	and.w	r3, r3, #31
 800180c:	b2db      	uxtb	r3, r3
 800180e:	4618      	mov	r0, r3
 8001810:	370c      	adds	r7, #12
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr
	...

0800181c <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001820:	4b17      	ldr	r3, [pc, #92]	; (8001880 <MX_CAN1_Init+0x64>)
 8001822:	4a18      	ldr	r2, [pc, #96]	; (8001884 <MX_CAN1_Init+0x68>)
 8001824:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 6;
 8001826:	4b16      	ldr	r3, [pc, #88]	; (8001880 <MX_CAN1_Init+0x64>)
 8001828:	2206      	movs	r2, #6
 800182a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800182c:	4b14      	ldr	r3, [pc, #80]	; (8001880 <MX_CAN1_Init+0x64>)
 800182e:	2200      	movs	r2, #0
 8001830:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001832:	4b13      	ldr	r3, [pc, #76]	; (8001880 <MX_CAN1_Init+0x64>)
 8001834:	2200      	movs	r2, #0
 8001836:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_6TQ;
 8001838:	4b11      	ldr	r3, [pc, #68]	; (8001880 <MX_CAN1_Init+0x64>)
 800183a:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 800183e:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8001840:	4b0f      	ldr	r3, [pc, #60]	; (8001880 <MX_CAN1_Init+0x64>)
 8001842:	2200      	movs	r2, #0
 8001844:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001846:	4b0e      	ldr	r3, [pc, #56]	; (8001880 <MX_CAN1_Init+0x64>)
 8001848:	2200      	movs	r2, #0
 800184a:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800184c:	4b0c      	ldr	r3, [pc, #48]	; (8001880 <MX_CAN1_Init+0x64>)
 800184e:	2200      	movs	r2, #0
 8001850:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001852:	4b0b      	ldr	r3, [pc, #44]	; (8001880 <MX_CAN1_Init+0x64>)
 8001854:	2200      	movs	r2, #0
 8001856:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001858:	4b09      	ldr	r3, [pc, #36]	; (8001880 <MX_CAN1_Init+0x64>)
 800185a:	2200      	movs	r2, #0
 800185c:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800185e:	4b08      	ldr	r3, [pc, #32]	; (8001880 <MX_CAN1_Init+0x64>)
 8001860:	2200      	movs	r2, #0
 8001862:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 8001864:	4b06      	ldr	r3, [pc, #24]	; (8001880 <MX_CAN1_Init+0x64>)
 8001866:	2201      	movs	r2, #1
 8001868:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800186a:	4805      	ldr	r0, [pc, #20]	; (8001880 <MX_CAN1_Init+0x64>)
 800186c:	f001 ffbe 	bl	80037ec <HAL_CAN_Init>
 8001870:	4603      	mov	r3, r0
 8001872:	2b00      	cmp	r3, #0
 8001874:	d001      	beq.n	800187a <MX_CAN1_Init+0x5e>
  {
    Error_Handler();
 8001876:	f001 fa00 	bl	8002c7a <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 800187a:	bf00      	nop
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	20002e0c 	.word	0x20002e0c
 8001884:	40006400 	.word	0x40006400

08001888 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b08a      	sub	sp, #40	; 0x28
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001890:	f107 0314 	add.w	r3, r7, #20
 8001894:	2200      	movs	r2, #0
 8001896:	601a      	str	r2, [r3, #0]
 8001898:	605a      	str	r2, [r3, #4]
 800189a:	609a      	str	r2, [r3, #8]
 800189c:	60da      	str	r2, [r3, #12]
 800189e:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	4a23      	ldr	r2, [pc, #140]	; (8001934 <HAL_CAN_MspInit+0xac>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d13f      	bne.n	800192a <HAL_CAN_MspInit+0xa2>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80018aa:	4b23      	ldr	r3, [pc, #140]	; (8001938 <HAL_CAN_MspInit+0xb0>)
 80018ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ae:	4a22      	ldr	r2, [pc, #136]	; (8001938 <HAL_CAN_MspInit+0xb0>)
 80018b0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80018b4:	6413      	str	r3, [r2, #64]	; 0x40
 80018b6:	4b20      	ldr	r3, [pc, #128]	; (8001938 <HAL_CAN_MspInit+0xb0>)
 80018b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ba:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018be:	613b      	str	r3, [r7, #16]
 80018c0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80018c2:	4b1d      	ldr	r3, [pc, #116]	; (8001938 <HAL_CAN_MspInit+0xb0>)
 80018c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018c6:	4a1c      	ldr	r2, [pc, #112]	; (8001938 <HAL_CAN_MspInit+0xb0>)
 80018c8:	f043 0308 	orr.w	r3, r3, #8
 80018cc:	6313      	str	r3, [r2, #48]	; 0x30
 80018ce:	4b1a      	ldr	r3, [pc, #104]	; (8001938 <HAL_CAN_MspInit+0xb0>)
 80018d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d2:	f003 0308 	and.w	r3, r3, #8
 80018d6:	60fb      	str	r3, [r7, #12]
 80018d8:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80018da:	2303      	movs	r3, #3
 80018dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018de:	2302      	movs	r3, #2
 80018e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e2:	2300      	movs	r3, #0
 80018e4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018e6:	2303      	movs	r3, #3
 80018e8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80018ea:	2309      	movs	r3, #9
 80018ec:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80018ee:	f107 0314 	add.w	r3, r7, #20
 80018f2:	4619      	mov	r1, r3
 80018f4:	4811      	ldr	r0, [pc, #68]	; (800193c <HAL_CAN_MspInit+0xb4>)
 80018f6:	f003 facd 	bl	8004e94 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 80018fa:	2200      	movs	r2, #0
 80018fc:	2105      	movs	r1, #5
 80018fe:	2013      	movs	r0, #19
 8001900:	f002 fe88 	bl	8004614 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8001904:	2013      	movs	r0, #19
 8001906:	f002 fea1 	bl	800464c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 800190a:	2200      	movs	r2, #0
 800190c:	2105      	movs	r1, #5
 800190e:	2014      	movs	r0, #20
 8001910:	f002 fe80 	bl	8004614 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001914:	2014      	movs	r0, #20
 8001916:	f002 fe99 	bl	800464c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 5, 0);
 800191a:	2200      	movs	r2, #0
 800191c:	2105      	movs	r1, #5
 800191e:	2015      	movs	r0, #21
 8001920:	f002 fe78 	bl	8004614 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 8001924:	2015      	movs	r0, #21
 8001926:	f002 fe91 	bl	800464c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 800192a:	bf00      	nop
 800192c:	3728      	adds	r7, #40	; 0x28
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	40006400 	.word	0x40006400
 8001938:	40023800 	.word	0x40023800
 800193c:	40020c00 	.word	0x40020c00

08001940 <pvPortMallocMicroROS>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMallocMicroROS( size_t xWantedSize )
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b08a      	sub	sp, #40	; 0x28
 8001944:	af00      	add	r7, sp, #0
 8001946:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8001948:	2300      	movs	r3, #0
 800194a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800194c:	f00d fa0a 	bl	800ed64 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8001950:	4b5b      	ldr	r3, [pc, #364]	; (8001ac0 <pvPortMallocMicroROS+0x180>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d101      	bne.n	800195c <pvPortMallocMicroROS+0x1c>
		{
			prvHeapInit();
 8001958:	f000 f98a 	bl	8001c70 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800195c:	4b59      	ldr	r3, [pc, #356]	; (8001ac4 <pvPortMallocMicroROS+0x184>)
 800195e:	681a      	ldr	r2, [r3, #0]
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	4013      	ands	r3, r2
 8001964:	2b00      	cmp	r3, #0
 8001966:	f040 8092 	bne.w	8001a8e <pvPortMallocMicroROS+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d01f      	beq.n	80019b0 <pvPortMallocMicroROS+0x70>
			{
				xWantedSize += xHeapStructSize;
 8001970:	2208      	movs	r2, #8
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	4413      	add	r3, r2
 8001976:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	f003 0307 	and.w	r3, r3, #7
 800197e:	2b00      	cmp	r3, #0
 8001980:	d016      	beq.n	80019b0 <pvPortMallocMicroROS+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	f023 0307 	bic.w	r3, r3, #7
 8001988:	3308      	adds	r3, #8
 800198a:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	f003 0307 	and.w	r3, r3, #7
 8001992:	2b00      	cmp	r3, #0
 8001994:	d00c      	beq.n	80019b0 <pvPortMallocMicroROS+0x70>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8001996:	f04f 0350 	mov.w	r3, #80	; 0x50
 800199a:	b672      	cpsid	i
 800199c:	f383 8811 	msr	BASEPRI, r3
 80019a0:	f3bf 8f6f 	isb	sy
 80019a4:	f3bf 8f4f 	dsb	sy
 80019a8:	b662      	cpsie	i
 80019aa:	617b      	str	r3, [r7, #20]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80019ac:	bf00      	nop
 80019ae:	e7fe      	b.n	80019ae <pvPortMallocMicroROS+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d06b      	beq.n	8001a8e <pvPortMallocMicroROS+0x14e>
 80019b6:	4b44      	ldr	r3, [pc, #272]	; (8001ac8 <pvPortMallocMicroROS+0x188>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	687a      	ldr	r2, [r7, #4]
 80019bc:	429a      	cmp	r2, r3
 80019be:	d866      	bhi.n	8001a8e <pvPortMallocMicroROS+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80019c0:	4b42      	ldr	r3, [pc, #264]	; (8001acc <pvPortMallocMicroROS+0x18c>)
 80019c2:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80019c4:	4b41      	ldr	r3, [pc, #260]	; (8001acc <pvPortMallocMicroROS+0x18c>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80019ca:	e004      	b.n	80019d6 <pvPortMallocMicroROS+0x96>
				{
					pxPreviousBlock = pxBlock;
 80019cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019ce:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80019d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80019d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	687a      	ldr	r2, [r7, #4]
 80019dc:	429a      	cmp	r2, r3
 80019de:	d903      	bls.n	80019e8 <pvPortMallocMicroROS+0xa8>
 80019e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d1f1      	bne.n	80019cc <pvPortMallocMicroROS+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80019e8:	4b35      	ldr	r3, [pc, #212]	; (8001ac0 <pvPortMallocMicroROS+0x180>)
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80019ee:	429a      	cmp	r2, r3
 80019f0:	d04d      	beq.n	8001a8e <pvPortMallocMicroROS+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80019f2:	6a3b      	ldr	r3, [r7, #32]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	2208      	movs	r2, #8
 80019f8:	4413      	add	r3, r2
 80019fa:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80019fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019fe:	681a      	ldr	r2, [r3, #0]
 8001a00:	6a3b      	ldr	r3, [r7, #32]
 8001a02:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001a04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a06:	685a      	ldr	r2, [r3, #4]
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	1ad2      	subs	r2, r2, r3
 8001a0c:	2308      	movs	r3, #8
 8001a0e:	005b      	lsls	r3, r3, #1
 8001a10:	429a      	cmp	r2, r3
 8001a12:	d921      	bls.n	8001a58 <pvPortMallocMicroROS+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001a14:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	4413      	add	r3, r2
 8001a1a:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001a1c:	69bb      	ldr	r3, [r7, #24]
 8001a1e:	f003 0307 	and.w	r3, r3, #7
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d00c      	beq.n	8001a40 <pvPortMallocMicroROS+0x100>
	__asm volatile
 8001a26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001a2a:	b672      	cpsid	i
 8001a2c:	f383 8811 	msr	BASEPRI, r3
 8001a30:	f3bf 8f6f 	isb	sy
 8001a34:	f3bf 8f4f 	dsb	sy
 8001a38:	b662      	cpsie	i
 8001a3a:	613b      	str	r3, [r7, #16]
}
 8001a3c:	bf00      	nop
 8001a3e:	e7fe      	b.n	8001a3e <pvPortMallocMicroROS+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001a40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a42:	685a      	ldr	r2, [r3, #4]
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	1ad2      	subs	r2, r2, r3
 8001a48:	69bb      	ldr	r3, [r7, #24]
 8001a4a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8001a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a4e:	687a      	ldr	r2, [r7, #4]
 8001a50:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8001a52:	69b8      	ldr	r0, [r7, #24]
 8001a54:	f000 f96e 	bl	8001d34 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001a58:	4b1b      	ldr	r3, [pc, #108]	; (8001ac8 <pvPortMallocMicroROS+0x188>)
 8001a5a:	681a      	ldr	r2, [r3, #0]
 8001a5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a5e:	685b      	ldr	r3, [r3, #4]
 8001a60:	1ad3      	subs	r3, r2, r3
 8001a62:	4a19      	ldr	r2, [pc, #100]	; (8001ac8 <pvPortMallocMicroROS+0x188>)
 8001a64:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001a66:	4b18      	ldr	r3, [pc, #96]	; (8001ac8 <pvPortMallocMicroROS+0x188>)
 8001a68:	681a      	ldr	r2, [r3, #0]
 8001a6a:	4b19      	ldr	r3, [pc, #100]	; (8001ad0 <pvPortMallocMicroROS+0x190>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	429a      	cmp	r2, r3
 8001a70:	d203      	bcs.n	8001a7a <pvPortMallocMicroROS+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8001a72:	4b15      	ldr	r3, [pc, #84]	; (8001ac8 <pvPortMallocMicroROS+0x188>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	4a16      	ldr	r2, [pc, #88]	; (8001ad0 <pvPortMallocMicroROS+0x190>)
 8001a78:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8001a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a7c:	685a      	ldr	r2, [r3, #4]
 8001a7e:	4b11      	ldr	r3, [pc, #68]	; (8001ac4 <pvPortMallocMicroROS+0x184>)
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	431a      	orrs	r2, r3
 8001a84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a86:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8001a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a8a:	2200      	movs	r2, #0
 8001a8c:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8001a8e:	f00d f977 	bl	800ed80 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8001a92:	69fb      	ldr	r3, [r7, #28]
 8001a94:	f003 0307 	and.w	r3, r3, #7
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d00c      	beq.n	8001ab6 <pvPortMallocMicroROS+0x176>
	__asm volatile
 8001a9c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001aa0:	b672      	cpsid	i
 8001aa2:	f383 8811 	msr	BASEPRI, r3
 8001aa6:	f3bf 8f6f 	isb	sy
 8001aaa:	f3bf 8f4f 	dsb	sy
 8001aae:	b662      	cpsie	i
 8001ab0:	60fb      	str	r3, [r7, #12]
}
 8001ab2:	bf00      	nop
 8001ab4:	e7fe      	b.n	8001ab4 <pvPortMallocMicroROS+0x174>
	return pvReturn;
 8001ab6:	69fb      	ldr	r3, [r7, #28]
}
 8001ab8:	4618      	mov	r0, r3
 8001aba:	3728      	adds	r7, #40	; 0x28
 8001abc:	46bd      	mov	sp, r7
 8001abe:	bd80      	pop	{r7, pc}
 8001ac0:	20006a3c 	.word	0x20006a3c
 8001ac4:	20006a48 	.word	0x20006a48
 8001ac8:	20006a40 	.word	0x20006a40
 8001acc:	20006a34 	.word	0x20006a34
 8001ad0:	20006a44 	.word	0x20006a44

08001ad4 <vPortFreeMicroROS>:
/*-----------------------------------------------------------*/

void vPortFreeMicroROS( void *pv )
{
 8001ad4:	b580      	push	{r7, lr}
 8001ad6:	b086      	sub	sp, #24
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	d04c      	beq.n	8001b80 <vPortFreeMicroROS+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8001ae6:	2308      	movs	r3, #8
 8001ae8:	425b      	negs	r3, r3
 8001aea:	697a      	ldr	r2, [r7, #20]
 8001aec:	4413      	add	r3, r2
 8001aee:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8001af0:	697b      	ldr	r3, [r7, #20]
 8001af2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001af4:	693b      	ldr	r3, [r7, #16]
 8001af6:	685a      	ldr	r2, [r3, #4]
 8001af8:	4b23      	ldr	r3, [pc, #140]	; (8001b88 <vPortFreeMicroROS+0xb4>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	4013      	ands	r3, r2
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d10c      	bne.n	8001b1c <vPortFreeMicroROS+0x48>
	__asm volatile
 8001b02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b06:	b672      	cpsid	i
 8001b08:	f383 8811 	msr	BASEPRI, r3
 8001b0c:	f3bf 8f6f 	isb	sy
 8001b10:	f3bf 8f4f 	dsb	sy
 8001b14:	b662      	cpsie	i
 8001b16:	60fb      	str	r3, [r7, #12]
}
 8001b18:	bf00      	nop
 8001b1a:	e7fe      	b.n	8001b1a <vPortFreeMicroROS+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8001b1c:	693b      	ldr	r3, [r7, #16]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d00c      	beq.n	8001b3e <vPortFreeMicroROS+0x6a>
	__asm volatile
 8001b24:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001b28:	b672      	cpsid	i
 8001b2a:	f383 8811 	msr	BASEPRI, r3
 8001b2e:	f3bf 8f6f 	isb	sy
 8001b32:	f3bf 8f4f 	dsb	sy
 8001b36:	b662      	cpsie	i
 8001b38:	60bb      	str	r3, [r7, #8]
}
 8001b3a:	bf00      	nop
 8001b3c:	e7fe      	b.n	8001b3c <vPortFreeMicroROS+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8001b3e:	693b      	ldr	r3, [r7, #16]
 8001b40:	685a      	ldr	r2, [r3, #4]
 8001b42:	4b11      	ldr	r3, [pc, #68]	; (8001b88 <vPortFreeMicroROS+0xb4>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	4013      	ands	r3, r2
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d019      	beq.n	8001b80 <vPortFreeMicroROS+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8001b4c:	693b      	ldr	r3, [r7, #16]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d115      	bne.n	8001b80 <vPortFreeMicroROS+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001b54:	693b      	ldr	r3, [r7, #16]
 8001b56:	685a      	ldr	r2, [r3, #4]
 8001b58:	4b0b      	ldr	r3, [pc, #44]	; (8001b88 <vPortFreeMicroROS+0xb4>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	43db      	mvns	r3, r3
 8001b5e:	401a      	ands	r2, r3
 8001b60:	693b      	ldr	r3, [r7, #16]
 8001b62:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8001b64:	f00d f8fe 	bl	800ed64 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8001b68:	693b      	ldr	r3, [r7, #16]
 8001b6a:	685a      	ldr	r2, [r3, #4]
 8001b6c:	4b07      	ldr	r3, [pc, #28]	; (8001b8c <vPortFreeMicroROS+0xb8>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4413      	add	r3, r2
 8001b72:	4a06      	ldr	r2, [pc, #24]	; (8001b8c <vPortFreeMicroROS+0xb8>)
 8001b74:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001b76:	6938      	ldr	r0, [r7, #16]
 8001b78:	f000 f8dc 	bl	8001d34 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8001b7c:	f00d f900 	bl	800ed80 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8001b80:	bf00      	nop
 8001b82:	3718      	adds	r7, #24
 8001b84:	46bd      	mov	sp, r7
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	20006a48 	.word	0x20006a48
 8001b8c:	20006a40 	.word	0x20006a40

08001b90 <getBlockSize>:
/*-----------------------------------------------------------*/

/*-----------------------------------------------------------*/
size_t getBlockSize( void *pv )
{
 8001b90:	b480      	push	{r7}
 8001b92:	b087      	sub	sp, #28
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	6078      	str	r0, [r7, #4]

	uint8_t *puc = ( uint8_t * ) pv;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	617b      	str	r3, [r7, #20]
	BlockLink_t *pxLink;

	puc -= xHeapStructSize;
 8001b9c:	2308      	movs	r3, #8
 8001b9e:	425b      	negs	r3, r3
 8001ba0:	697a      	ldr	r2, [r7, #20]
 8001ba2:	4413      	add	r3, r2
 8001ba4:	617b      	str	r3, [r7, #20]
	pxLink = ( void * ) puc;
 8001ba6:	697b      	ldr	r3, [r7, #20]
 8001ba8:	613b      	str	r3, [r7, #16]

	size_t count = pxLink->xBlockSize & ~xBlockAllocatedBit;
 8001baa:	693b      	ldr	r3, [r7, #16]
 8001bac:	685a      	ldr	r2, [r3, #4]
 8001bae:	4b06      	ldr	r3, [pc, #24]	; (8001bc8 <getBlockSize+0x38>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	43db      	mvns	r3, r3
 8001bb4:	4013      	ands	r3, r2
 8001bb6:	60fb      	str	r3, [r7, #12]

	return count;
 8001bb8:	68fb      	ldr	r3, [r7, #12]
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	371c      	adds	r7, #28
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr
 8001bc6:	bf00      	nop
 8001bc8:	20006a48 	.word	0x20006a48

08001bcc <pvPortReallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortReallocMicroROS( void *pv, size_t xWantedSize )
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	b084      	sub	sp, #16
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	6078      	str	r0, [r7, #4]
 8001bd4:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 8001bd6:	f00d f8c5 	bl	800ed64 <vTaskSuspendAll>

	void * newmem = pvPortMallocMicroROS(xWantedSize);
 8001bda:	6838      	ldr	r0, [r7, #0]
 8001bdc:	f7ff feb0 	bl	8001940 <pvPortMallocMicroROS>
 8001be0:	60b8      	str	r0, [r7, #8]
	if (newmem != NULL && pv != NULL)
 8001be2:	68bb      	ldr	r3, [r7, #8]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d017      	beq.n	8001c18 <pvPortReallocMicroROS+0x4c>
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d014      	beq.n	8001c18 <pvPortReallocMicroROS+0x4c>
	{
		size_t count = getBlockSize(pv) - xHeapStructSize;
 8001bee:	6878      	ldr	r0, [r7, #4]
 8001bf0:	f7ff ffce 	bl	8001b90 <getBlockSize>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2208      	movs	r2, #8
 8001bf8:	1a9b      	subs	r3, r3, r2
 8001bfa:	60fb      	str	r3, [r7, #12]
		if (xWantedSize < count)
 8001bfc:	683a      	ldr	r2, [r7, #0]
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	429a      	cmp	r2, r3
 8001c02:	d201      	bcs.n	8001c08 <pvPortReallocMicroROS+0x3c>
		{
			count = xWantedSize;
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	60fb      	str	r3, [r7, #12]
		}
		memcpy(newmem, pv, count);
 8001c08:	68fa      	ldr	r2, [r7, #12]
 8001c0a:	6879      	ldr	r1, [r7, #4]
 8001c0c:	68b8      	ldr	r0, [r7, #8]
 8001c0e:	f01f f80e 	bl	8020c2e <memcpy>

		vPortFreeMicroROS(pv);
 8001c12:	6878      	ldr	r0, [r7, #4]
 8001c14:	f7ff ff5e 	bl	8001ad4 <vPortFreeMicroROS>
	}

	( void ) xTaskResumeAll();
 8001c18:	f00d f8b2 	bl	800ed80 <xTaskResumeAll>

	return newmem;
 8001c1c:	68bb      	ldr	r3, [r7, #8]
}
 8001c1e:	4618      	mov	r0, r3
 8001c20:	3710      	adds	r7, #16
 8001c22:	46bd      	mov	sp, r7
 8001c24:	bd80      	pop	{r7, pc}

08001c26 <pvPortCallocMicroROS>:
/*-----------------------------------------------------------*/

void *pvPortCallocMicroROS( size_t num, size_t xWantedSize )
{
 8001c26:	b580      	push	{r7, lr}
 8001c28:	b086      	sub	sp, #24
 8001c2a:	af00      	add	r7, sp, #0
 8001c2c:	6078      	str	r0, [r7, #4]
 8001c2e:	6039      	str	r1, [r7, #0]
	vTaskSuspendAll();
 8001c30:	f00d f898 	bl	800ed64 <vTaskSuspendAll>
	size_t count = xWantedSize*num;
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	687a      	ldr	r2, [r7, #4]
 8001c38:	fb02 f303 	mul.w	r3, r2, r3
 8001c3c:	617b      	str	r3, [r7, #20]

	void * mem = pvPortMallocMicroROS(count);
 8001c3e:	6978      	ldr	r0, [r7, #20]
 8001c40:	f7ff fe7e 	bl	8001940 <pvPortMallocMicroROS>
 8001c44:	60f8      	str	r0, [r7, #12]
  	char *in_dest = (char*)mem;
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	613b      	str	r3, [r7, #16]

  	while(count--)
 8001c4a:	e004      	b.n	8001c56 <pvPortCallocMicroROS+0x30>
    	*in_dest++ = 0;
 8001c4c:	693b      	ldr	r3, [r7, #16]
 8001c4e:	1c5a      	adds	r2, r3, #1
 8001c50:	613a      	str	r2, [r7, #16]
 8001c52:	2200      	movs	r2, #0
 8001c54:	701a      	strb	r2, [r3, #0]
  	while(count--)
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	1e5a      	subs	r2, r3, #1
 8001c5a:	617a      	str	r2, [r7, #20]
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d1f5      	bne.n	8001c4c <pvPortCallocMicroROS+0x26>

	( void ) xTaskResumeAll();
 8001c60:	f00d f88e 	bl	800ed80 <xTaskResumeAll>
  	return mem;
 8001c64:	68fb      	ldr	r3, [r7, #12]
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	3718      	adds	r7, #24
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	bd80      	pop	{r7, pc}
	...

08001c70 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8001c70:	b480      	push	{r7}
 8001c72:	b085      	sub	sp, #20
 8001c74:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8001c76:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8001c7a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8001c7c:	4b27      	ldr	r3, [pc, #156]	; (8001d1c <prvHeapInit+0xac>)
 8001c7e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	f003 0307 	and.w	r3, r3, #7
 8001c86:	2b00      	cmp	r3, #0
 8001c88:	d00c      	beq.n	8001ca4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8001c8a:	68fb      	ldr	r3, [r7, #12]
 8001c8c:	3307      	adds	r3, #7
 8001c8e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	f023 0307 	bic.w	r3, r3, #7
 8001c96:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8001c98:	68ba      	ldr	r2, [r7, #8]
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	1ad3      	subs	r3, r2, r3
 8001c9e:	4a1f      	ldr	r2, [pc, #124]	; (8001d1c <prvHeapInit+0xac>)
 8001ca0:	4413      	add	r3, r2
 8001ca2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001ca8:	4a1d      	ldr	r2, [pc, #116]	; (8001d20 <prvHeapInit+0xb0>)
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8001cae:	4b1c      	ldr	r3, [pc, #112]	; (8001d20 <prvHeapInit+0xb0>)
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	68ba      	ldr	r2, [r7, #8]
 8001cb8:	4413      	add	r3, r2
 8001cba:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8001cbc:	2208      	movs	r2, #8
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	1a9b      	subs	r3, r3, r2
 8001cc2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	f023 0307 	bic.w	r3, r3, #7
 8001cca:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8001ccc:	68fb      	ldr	r3, [r7, #12]
 8001cce:	4a15      	ldr	r2, [pc, #84]	; (8001d24 <prvHeapInit+0xb4>)
 8001cd0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8001cd2:	4b14      	ldr	r3, [pc, #80]	; (8001d24 <prvHeapInit+0xb4>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8001cda:	4b12      	ldr	r3, [pc, #72]	; (8001d24 <prvHeapInit+0xb4>)
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	2200      	movs	r2, #0
 8001ce0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	68fa      	ldr	r2, [r7, #12]
 8001cea:	1ad2      	subs	r2, r2, r3
 8001cec:	683b      	ldr	r3, [r7, #0]
 8001cee:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8001cf0:	4b0c      	ldr	r3, [pc, #48]	; (8001d24 <prvHeapInit+0xb4>)
 8001cf2:	681a      	ldr	r2, [r3, #0]
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	4a0a      	ldr	r2, [pc, #40]	; (8001d28 <prvHeapInit+0xb8>)
 8001cfe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001d00:	683b      	ldr	r3, [r7, #0]
 8001d02:	685b      	ldr	r3, [r3, #4]
 8001d04:	4a09      	ldr	r2, [pc, #36]	; (8001d2c <prvHeapInit+0xbc>)
 8001d06:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001d08:	4b09      	ldr	r3, [pc, #36]	; (8001d30 <prvHeapInit+0xc0>)
 8001d0a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001d0e:	601a      	str	r2, [r3, #0]
}
 8001d10:	bf00      	nop
 8001d12:	3714      	adds	r7, #20
 8001d14:	46bd      	mov	sp, r7
 8001d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d1a:	4770      	bx	lr
 8001d1c:	20002e34 	.word	0x20002e34
 8001d20:	20006a34 	.word	0x20006a34
 8001d24:	20006a3c 	.word	0x20006a3c
 8001d28:	20006a44 	.word	0x20006a44
 8001d2c:	20006a40 	.word	0x20006a40
 8001d30:	20006a48 	.word	0x20006a48

08001d34 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8001d34:	b480      	push	{r7}
 8001d36:	b085      	sub	sp, #20
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8001d3c:	4b28      	ldr	r3, [pc, #160]	; (8001de0 <prvInsertBlockIntoFreeList+0xac>)
 8001d3e:	60fb      	str	r3, [r7, #12]
 8001d40:	e002      	b.n	8001d48 <prvInsertBlockIntoFreeList+0x14>
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	60fb      	str	r3, [r7, #12]
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	687a      	ldr	r2, [r7, #4]
 8001d4e:	429a      	cmp	r2, r3
 8001d50:	d8f7      	bhi.n	8001d42 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8001d56:	68fb      	ldr	r3, [r7, #12]
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	68ba      	ldr	r2, [r7, #8]
 8001d5c:	4413      	add	r3, r2
 8001d5e:	687a      	ldr	r2, [r7, #4]
 8001d60:	429a      	cmp	r2, r3
 8001d62:	d108      	bne.n	8001d76 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	685a      	ldr	r2, [r3, #4]
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	441a      	add	r2, r3
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	68ba      	ldr	r2, [r7, #8]
 8001d80:	441a      	add	r2, r3
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	429a      	cmp	r2, r3
 8001d88:	d118      	bne.n	8001dbc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	681a      	ldr	r2, [r3, #0]
 8001d8e:	4b15      	ldr	r3, [pc, #84]	; (8001de4 <prvInsertBlockIntoFreeList+0xb0>)
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	429a      	cmp	r2, r3
 8001d94:	d00d      	beq.n	8001db2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	685a      	ldr	r2, [r3, #4]
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	685b      	ldr	r3, [r3, #4]
 8001da0:	441a      	add	r2, r3
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	681a      	ldr	r2, [r3, #0]
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	601a      	str	r2, [r3, #0]
 8001db0:	e008      	b.n	8001dc4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8001db2:	4b0c      	ldr	r3, [pc, #48]	; (8001de4 <prvInsertBlockIntoFreeList+0xb0>)
 8001db4:	681a      	ldr	r2, [r3, #0]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	601a      	str	r2, [r3, #0]
 8001dba:	e003      	b.n	8001dc4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	681a      	ldr	r2, [r3, #0]
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8001dc4:	68fa      	ldr	r2, [r7, #12]
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	429a      	cmp	r2, r3
 8001dca:	d002      	beq.n	8001dd2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	687a      	ldr	r2, [r7, #4]
 8001dd0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8001dd2:	bf00      	nop
 8001dd4:	3714      	adds	r7, #20
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ddc:	4770      	bx	lr
 8001dde:	bf00      	nop
 8001de0:	20006a34 	.word	0x20006a34
 8001de4:	20006a3c 	.word	0x20006a3c

08001de8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b082      	sub	sp, #8
 8001dec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001dee:	4b10      	ldr	r3, [pc, #64]	; (8001e30 <MX_DMA_Init+0x48>)
 8001df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df2:	4a0f      	ldr	r2, [pc, #60]	; (8001e30 <MX_DMA_Init+0x48>)
 8001df4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001df8:	6313      	str	r3, [r2, #48]	; 0x30
 8001dfa:	4b0d      	ldr	r3, [pc, #52]	; (8001e30 <MX_DMA_Init+0x48>)
 8001dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dfe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e02:	607b      	str	r3, [r7, #4]
 8001e04:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 8001e06:	2200      	movs	r2, #0
 8001e08:	2105      	movs	r1, #5
 8001e0a:	200c      	movs	r0, #12
 8001e0c:	f002 fc02 	bl	8004614 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001e10:	200c      	movs	r0, #12
 8001e12:	f002 fc1b 	bl	800464c <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 8001e16:	2200      	movs	r2, #0
 8001e18:	2105      	movs	r1, #5
 8001e1a:	200e      	movs	r0, #14
 8001e1c:	f002 fbfa 	bl	8004614 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8001e20:	200e      	movs	r0, #14
 8001e22:	f002 fc13 	bl	800464c <HAL_NVIC_EnableIRQ>

}
 8001e26:	bf00      	nop
 8001e28:	3708      	adds	r7, #8
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
 8001e2e:	bf00      	nop
 8001e30:	40023800 	.word	0x40023800

08001e34 <cubemx_transport_open>:
#define UART_DMA_BUFFER_SIZE 2048

static uint8_t dma_buffer[UART_DMA_BUFFER_SIZE];
static size_t dma_head = 0, dma_tail = 0;

bool cubemx_transport_open(struct uxrCustomTransport * transport){
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b084      	sub	sp, #16
 8001e38:	af00      	add	r7, sp, #0
 8001e3a:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8001e42:	60fb      	str	r3, [r7, #12]
    HAL_UART_Receive_DMA(uart, dma_buffer, UART_DMA_BUFFER_SIZE);
 8001e44:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001e48:	4904      	ldr	r1, [pc, #16]	; (8001e5c <cubemx_transport_open+0x28>)
 8001e4a:	68f8      	ldr	r0, [r7, #12]
 8001e4c:	f006 ff3a 	bl	8008cc4 <HAL_UART_Receive_DMA>
    return true;
 8001e50:	2301      	movs	r3, #1
}
 8001e52:	4618      	mov	r0, r3
 8001e54:	3710      	adds	r7, #16
 8001e56:	46bd      	mov	sp, r7
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	20006a4c 	.word	0x20006a4c

08001e60 <cubemx_transport_close>:

bool cubemx_transport_close(struct uxrCustomTransport * transport){
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b084      	sub	sp, #16
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8001e6e:	60fb      	str	r3, [r7, #12]
    HAL_UART_DMAStop(uart);
 8001e70:	68f8      	ldr	r0, [r7, #12]
 8001e72:	f006 ff6b 	bl	8008d4c <HAL_UART_DMAStop>
    return true;
 8001e76:	2301      	movs	r3, #1
}
 8001e78:	4618      	mov	r0, r3
 8001e7a:	3710      	adds	r7, #16
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}

08001e80 <cubemx_transport_write>:

size_t cubemx_transport_write(struct uxrCustomTransport* transport, uint8_t * buf, size_t len, uint8_t * err){
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b086      	sub	sp, #24
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	60f8      	str	r0, [r7, #12]
 8001e88:	60b9      	str	r1, [r7, #8]
 8001e8a:	607a      	str	r2, [r7, #4]
 8001e8c:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8001e94:	617b      	str	r3, [r7, #20]

    HAL_StatusTypeDef ret;
    if (uart->gState == HAL_UART_STATE_READY){
 8001e96:	697b      	ldr	r3, [r7, #20]
 8001e98:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001e9a:	2b20      	cmp	r3, #32
 8001e9c:	d11a      	bne.n	8001ed4 <cubemx_transport_write+0x54>
        ret = HAL_UART_Transmit_DMA(uart, buf, len);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	b29b      	uxth	r3, r3
 8001ea2:	461a      	mov	r2, r3
 8001ea4:	68b9      	ldr	r1, [r7, #8]
 8001ea6:	6978      	ldr	r0, [r7, #20]
 8001ea8:	f006 fe90 	bl	8008bcc <HAL_UART_Transmit_DMA>
 8001eac:	4603      	mov	r3, r0
 8001eae:	74fb      	strb	r3, [r7, #19]
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8001eb0:	e002      	b.n	8001eb8 <cubemx_transport_write+0x38>
            osDelay(1);
 8001eb2:	2001      	movs	r0, #1
 8001eb4:	f00b feec 	bl	800dc90 <osDelay>
        while (ret == HAL_OK && uart->gState != HAL_UART_STATE_READY){
 8001eb8:	7cfb      	ldrb	r3, [r7, #19]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d103      	bne.n	8001ec6 <cubemx_transport_write+0x46>
 8001ebe:	697b      	ldr	r3, [r7, #20]
 8001ec0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8001ec2:	2b20      	cmp	r3, #32
 8001ec4:	d1f5      	bne.n	8001eb2 <cubemx_transport_write+0x32>
        }

        return (ret == HAL_OK) ? len : 0;
 8001ec6:	7cfb      	ldrb	r3, [r7, #19]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d101      	bne.n	8001ed0 <cubemx_transport_write+0x50>
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	e002      	b.n	8001ed6 <cubemx_transport_write+0x56>
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	e000      	b.n	8001ed6 <cubemx_transport_write+0x56>
    }else{
        return 0;
 8001ed4:	2300      	movs	r3, #0
    }
}
 8001ed6:	4618      	mov	r0, r3
 8001ed8:	3718      	adds	r7, #24
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}
	...

08001ee0 <cubemx_transport_read>:

size_t cubemx_transport_read(struct uxrCustomTransport* transport, uint8_t* buf, size_t len, int timeout, uint8_t* err){
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b088      	sub	sp, #32
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	60f8      	str	r0, [r7, #12]
 8001ee8:	60b9      	str	r1, [r7, #8]
 8001eea:	607a      	str	r2, [r7, #4]
 8001eec:	603b      	str	r3, [r7, #0]
    UART_HandleTypeDef * uart = (UART_HandleTypeDef*) transport->args;
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 8001ef4:	617b      	str	r3, [r7, #20]

    int ms_used = 0;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	61fb      	str	r3, [r7, #28]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001efa:	b672      	cpsid	i
}
 8001efc:	bf00      	nop
    do
    {
        __disable_irq();
        dma_tail = UART_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(uart->hdmarx);
 8001efe:	697b      	ldr	r3, [r7, #20]
 8001f00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 8001f0a:	4a1c      	ldr	r2, [pc, #112]	; (8001f7c <cubemx_transport_read+0x9c>)
 8001f0c:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001f0e:	b662      	cpsie	i
}
 8001f10:	bf00      	nop
        __enable_irq();
        ms_used++;
 8001f12:	69fb      	ldr	r3, [r7, #28]
 8001f14:	3301      	adds	r3, #1
 8001f16:	61fb      	str	r3, [r7, #28]
        osDelay(portTICK_RATE_MS);
 8001f18:	2001      	movs	r0, #1
 8001f1a:	f00b feb9 	bl	800dc90 <osDelay>
    } while (dma_head == dma_tail && ms_used < timeout);
 8001f1e:	4b18      	ldr	r3, [pc, #96]	; (8001f80 <cubemx_transport_read+0xa0>)
 8001f20:	681a      	ldr	r2, [r3, #0]
 8001f22:	4b16      	ldr	r3, [pc, #88]	; (8001f7c <cubemx_transport_read+0x9c>)
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	429a      	cmp	r2, r3
 8001f28:	d103      	bne.n	8001f32 <cubemx_transport_read+0x52>
 8001f2a:	69fa      	ldr	r2, [r7, #28]
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	429a      	cmp	r2, r3
 8001f30:	dbe3      	blt.n	8001efa <cubemx_transport_read+0x1a>
    
    size_t wrote = 0;
 8001f32:	2300      	movs	r3, #0
 8001f34:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 8001f36:	e011      	b.n	8001f5c <cubemx_transport_read+0x7c>
        buf[wrote] = dma_buffer[dma_head];
 8001f38:	4b11      	ldr	r3, [pc, #68]	; (8001f80 <cubemx_transport_read+0xa0>)
 8001f3a:	681a      	ldr	r2, [r3, #0]
 8001f3c:	68b9      	ldr	r1, [r7, #8]
 8001f3e:	69bb      	ldr	r3, [r7, #24]
 8001f40:	440b      	add	r3, r1
 8001f42:	4910      	ldr	r1, [pc, #64]	; (8001f84 <cubemx_transport_read+0xa4>)
 8001f44:	5c8a      	ldrb	r2, [r1, r2]
 8001f46:	701a      	strb	r2, [r3, #0]
        dma_head = (dma_head + 1) % UART_DMA_BUFFER_SIZE;
 8001f48:	4b0d      	ldr	r3, [pc, #52]	; (8001f80 <cubemx_transport_read+0xa0>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	3301      	adds	r3, #1
 8001f4e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001f52:	4a0b      	ldr	r2, [pc, #44]	; (8001f80 <cubemx_transport_read+0xa0>)
 8001f54:	6013      	str	r3, [r2, #0]
        wrote++;
 8001f56:	69bb      	ldr	r3, [r7, #24]
 8001f58:	3301      	adds	r3, #1
 8001f5a:	61bb      	str	r3, [r7, #24]
    while ((dma_head != dma_tail) && (wrote < len)){
 8001f5c:	4b08      	ldr	r3, [pc, #32]	; (8001f80 <cubemx_transport_read+0xa0>)
 8001f5e:	681a      	ldr	r2, [r3, #0]
 8001f60:	4b06      	ldr	r3, [pc, #24]	; (8001f7c <cubemx_transport_read+0x9c>)
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	429a      	cmp	r2, r3
 8001f66:	d003      	beq.n	8001f70 <cubemx_transport_read+0x90>
 8001f68:	69ba      	ldr	r2, [r7, #24]
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	429a      	cmp	r2, r3
 8001f6e:	d3e3      	bcc.n	8001f38 <cubemx_transport_read+0x58>
    }
    
    return wrote;
 8001f70:	69bb      	ldr	r3, [r7, #24]
}
 8001f72:	4618      	mov	r0, r3
 8001f74:	3720      	adds	r7, #32
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	20007250 	.word	0x20007250
 8001f80:	2000724c 	.word	0x2000724c
 8001f84:	20006a4c 	.word	0x20006a4c

08001f88 <HAL_CAN_TxMailbox0CompleteCallback>:
void * microros_allocate(size_t size, void * state);
void microros_deallocate(void * pointer, void * state);
void * microros_reallocate(void * pointer, size_t size, void * state);
void * microros_zero_allocate(size_t number_of_elements, size_t size_of_element, void * state);

void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan){
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b082      	sub	sp, #8
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
    WhenTxMailbox0_1_2CompleteCallbackCalled();
 8001f90:	f7fe fe32 	bl	8000bf8 <WhenTxMailbox0_1_2CompleteCallbackCalled>
}
 8001f94:	bf00      	nop
 8001f96:	3708      	adds	r7, #8
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	bd80      	pop	{r7, pc}

08001f9c <HAL_CAN_TxMailbox0AbortCallback>:

void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan){
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
    WhenTxMailbox0_1_2AbortCallbackCalled();
 8001fa4:	f7fe fe2e 	bl	8000c04 <WhenTxMailbox0_1_2AbortCallbackCalled>
}
 8001fa8:	bf00      	nop
 8001faa:	3708      	adds	r7, #8
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bd80      	pop	{r7, pc}

08001fb0 <HAL_CAN_TxMailbox1CompleteCallback>:

void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan){
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b082      	sub	sp, #8
 8001fb4:	af00      	add	r7, sp, #0
 8001fb6:	6078      	str	r0, [r7, #4]
    WhenTxMailbox0_1_2CompleteCallbackCalled();
 8001fb8:	f7fe fe1e 	bl	8000bf8 <WhenTxMailbox0_1_2CompleteCallbackCalled>
}
 8001fbc:	bf00      	nop
 8001fbe:	3708      	adds	r7, #8
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bd80      	pop	{r7, pc}

08001fc4 <HAL_CAN_TxMailbox1AbortCallback>:

void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan){
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b082      	sub	sp, #8
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
    WhenTxMailbox0_1_2AbortCallbackCalled();
 8001fcc:	f7fe fe1a 	bl	8000c04 <WhenTxMailbox0_1_2AbortCallbackCalled>
}
 8001fd0:	bf00      	nop
 8001fd2:	3708      	adds	r7, #8
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}

08001fd8 <HAL_CAN_TxMailbox2CompleteCallback>:

void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan){
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	b082      	sub	sp, #8
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	6078      	str	r0, [r7, #4]
    WhenTxMailbox0_1_2CompleteCallbackCalled();
 8001fe0:	f7fe fe0a 	bl	8000bf8 <WhenTxMailbox0_1_2CompleteCallbackCalled>
}
 8001fe4:	bf00      	nop
 8001fe6:	3708      	adds	r7, #8
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bd80      	pop	{r7, pc}

08001fec <HAL_CAN_TxMailbox2AbortCallback>:

void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan){
 8001fec:	b580      	push	{r7, lr}
 8001fee:	b082      	sub	sp, #8
 8001ff0:	af00      	add	r7, sp, #0
 8001ff2:	6078      	str	r0, [r7, #4]
    WhenTxMailbox0_1_2AbortCallbackCalled();
 8001ff4:	f7fe fe06 	bl	8000c04 <WhenTxMailbox0_1_2AbortCallbackCalled>
}
 8001ff8:	bf00      	nop
 8001ffa:	3708      	adds	r7, #8
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}

08002000 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan){
 8002000:	b580      	push	{r7, lr}
 8002002:	b082      	sub	sp, #8
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
    WhenCANRxFifo0MsgPending(hcan, &num_of_devices);
 8002008:	4903      	ldr	r1, [pc, #12]	; (8002018 <HAL_CAN_RxFifo0MsgPendingCallback+0x18>)
 800200a:	6878      	ldr	r0, [r7, #4]
 800200c:	f7fe fe00 	bl	8000c10 <WhenCANRxFifo0MsgPending>
}
 8002010:	bf00      	nop
 8002012:	3708      	adds	r7, #8
 8002014:	46bd      	mov	sp, r7
 8002016:	bd80      	pop	{r7, pc}
 8002018:	20007340 	.word	0x20007340

0800201c <canSetting>:
//can通信の設定
void canSetting(){
 800201c:	b580      	push	{r7, lr}
 800201e:	af00      	add	r7, sp, #0
	printf("Start Initializing CAN System:Begin\n\r");
 8002020:	480f      	ldr	r0, [pc, #60]	; (8002060 <canSetting+0x44>)
 8002022:	f01e fa8b 	bl	802053c <iprintf>
	HAL_Delay(10);
 8002026:	200a      	movs	r0, #10
 8002028:	f001 fbbc 	bl	80037a4 <HAL_Delay>

	CAN_SystemInit(&hcan1); // F7のCAN通信のinit
 800202c:	480d      	ldr	r0, [pc, #52]	; (8002064 <canSetting+0x48>)
 800202e:	f7fe ff3f 	bl	8000eb0 <CAN_SystemInit>

	// デバイス数の設定
	num_of_devices.mcmd3 = 0;
 8002032:	4b0d      	ldr	r3, [pc, #52]	; (8002068 <canSetting+0x4c>)
 8002034:	2200      	movs	r2, #0
 8002036:	709a      	strb	r2, [r3, #2]
	num_of_devices.mcmd4 = 0;
 8002038:	4b0b      	ldr	r3, [pc, #44]	; (8002068 <canSetting+0x4c>)
 800203a:	2200      	movs	r2, #0
 800203c:	715a      	strb	r2, [r3, #5]
	num_of_devices.air = 1;
 800203e:	4b0a      	ldr	r3, [pc, #40]	; (8002068 <canSetting+0x4c>)
 8002040:	2201      	movs	r2, #1
 8002042:	711a      	strb	r2, [r3, #4]
	num_of_devices.servo = 0;
 8002044:	4b08      	ldr	r3, [pc, #32]	; (8002068 <canSetting+0x4c>)
 8002046:	2200      	movs	r2, #0
 8002048:	70da      	strb	r2, [r3, #3]

	printf("Start Initializing CAN System:End\n\r");
 800204a:	4808      	ldr	r0, [pc, #32]	; (800206c <canSetting+0x50>)
 800204c:	f01e fa76 	bl	802053c <iprintf>
	HAL_Delay(10);
 8002050:	200a      	movs	r0, #10
 8002052:	f001 fba7 	bl	80037a4 <HAL_Delay>
	CAN_WaitConnect(&num_of_devices);  // 設定された全てのCANモジュール基板との接続が確認できるまで待機
 8002056:	4804      	ldr	r0, [pc, #16]	; (8002068 <canSetting+0x4c>)
 8002058:	f7ff f9d2 	bl	8001400 <CAN_WaitConnect>
}
 800205c:	bf00      	nop
 800205e:	bd80      	pop	{r7, pc}
 8002060:	08023fd8 	.word	0x08023fd8
 8002064:	20002e0c 	.word	0x20002e0c
 8002068:	20007340 	.word	0x20007340
 800206c:	08024000 	.word	0x08024000

08002070 <servo1Setting>:
		 MCMD_Control_Enable(&mcmd4M6_struct);  // 制御開始
}


//サーボ基盤設定
void servo1Setting(){
 8002070:	b480      	push	{r7}
 8002072:	af00      	add	r7, sp, #0
	// Servo基板のdevice設定
	servo_device1.node_type = NODE_SERVO;
 8002074:	4b0f      	ldr	r3, [pc, #60]	; (80020b4 <servo1Setting+0x44>)
 8002076:	2204      	movs	r2, #4
 8002078:	701a      	strb	r2, [r3, #0]
	servo_device1.node_id = 1;
 800207a:	4b0e      	ldr	r3, [pc, #56]	; (80020b4 <servo1Setting+0x44>)
 800207c:	2201      	movs	r2, #1
 800207e:	705a      	strb	r2, [r3, #1]
	servo_device1.device_num = 0;//0~3を指定する
 8002080:	4b0c      	ldr	r3, [pc, #48]	; (80020b4 <servo1Setting+0x44>)
 8002082:	2200      	movs	r2, #0
 8002084:	709a      	strb	r2, [r3, #2]

	// Servo基板のパラメータ (offset以外はあまり変更しない)
	servo_param1.angle_range=270.0f;//サーボの動作範囲
 8002086:	4b0c      	ldr	r3, [pc, #48]	; (80020b8 <servo1Setting+0x48>)
 8002088:	4a0c      	ldr	r2, [pc, #48]	; (80020bc <servo1Setting+0x4c>)
 800208a:	60da      	str	r2, [r3, #12]
	servo_param1.angle_offset=0.0f;//原点の位置
 800208c:	4b0a      	ldr	r3, [pc, #40]	; (80020b8 <servo1Setting+0x48>)
 800208e:	f04f 0200 	mov.w	r2, #0
 8002092:	611a      	str	r2, [r3, #16]
	servo_param1.pulse_width_max=2.4f;//サーボの制御のPWM信号のパルス幅の最大値
 8002094:	4b08      	ldr	r3, [pc, #32]	; (80020b8 <servo1Setting+0x48>)
 8002096:	4a0a      	ldr	r2, [pc, #40]	; (80020c0 <servo1Setting+0x50>)
 8002098:	605a      	str	r2, [r3, #4]
	servo_param1.pulse_width_min=0.5f;//サーボの制御のPWM信号のパルス幅の最小値
 800209a:	4b07      	ldr	r3, [pc, #28]	; (80020b8 <servo1Setting+0x48>)
 800209c:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 80020a0:	601a      	str	r2, [r3, #0]
	servo_param1.pwm_frequency=50;//PWM周波数（この変更は未実装
 80020a2:	4b05      	ldr	r3, [pc, #20]	; (80020b8 <servo1Setting+0x48>)
 80020a4:	4a07      	ldr	r2, [pc, #28]	; (80020c4 <servo1Setting+0x54>)
 80020a6:	609a      	str	r2, [r3, #8]
}
 80020a8:	bf00      	nop
 80020aa:	46bd      	mov	sp, r7
 80020ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b0:	4770      	bx	lr
 80020b2:	bf00      	nop
 80020b4:	200074dc 	.word	0x200074dc
 80020b8:	200074c8 	.word	0x200074c8
 80020bc:	43870000 	.word	0x43870000
 80020c0:	4019999a 	.word	0x4019999a
 80020c4:	42480000 	.word	0x42480000

080020c8 <servo2Setting>:

void servo2Setting(){
 80020c8:	b480      	push	{r7}
 80020ca:	af00      	add	r7, sp, #0
	// Servo基板のdevice設定
	servo_device2.node_type = NODE_SERVO;
 80020cc:	4b0f      	ldr	r3, [pc, #60]	; (800210c <servo2Setting+0x44>)
 80020ce:	2204      	movs	r2, #4
 80020d0:	701a      	strb	r2, [r3, #0]
	servo_device2.node_id = 1;
 80020d2:	4b0e      	ldr	r3, [pc, #56]	; (800210c <servo2Setting+0x44>)
 80020d4:	2201      	movs	r2, #1
 80020d6:	705a      	strb	r2, [r3, #1]
	servo_device2.device_num = 1;//0~3を指定する
 80020d8:	4b0c      	ldr	r3, [pc, #48]	; (800210c <servo2Setting+0x44>)
 80020da:	2201      	movs	r2, #1
 80020dc:	709a      	strb	r2, [r3, #2]

	// Servo基板のパラメータ (offset以外はあまり変更しない)
	servo_param2.angle_range=270.0f;//サーボの動作範囲
 80020de:	4b0c      	ldr	r3, [pc, #48]	; (8002110 <servo2Setting+0x48>)
 80020e0:	4a0c      	ldr	r2, [pc, #48]	; (8002114 <servo2Setting+0x4c>)
 80020e2:	60da      	str	r2, [r3, #12]
	servo_param2.angle_offset=0.0f;//原点の位置
 80020e4:	4b0a      	ldr	r3, [pc, #40]	; (8002110 <servo2Setting+0x48>)
 80020e6:	f04f 0200 	mov.w	r2, #0
 80020ea:	611a      	str	r2, [r3, #16]
	servo_param2.pulse_width_max=2.4f;//サーボの制御のPWM信号のパルス幅の最大値
 80020ec:	4b08      	ldr	r3, [pc, #32]	; (8002110 <servo2Setting+0x48>)
 80020ee:	4a0a      	ldr	r2, [pc, #40]	; (8002118 <servo2Setting+0x50>)
 80020f0:	605a      	str	r2, [r3, #4]
	servo_param2.pulse_width_min=0.5f;//サーボの制御のPWM信号のパルス幅の最小値
 80020f2:	4b07      	ldr	r3, [pc, #28]	; (8002110 <servo2Setting+0x48>)
 80020f4:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 80020f8:	601a      	str	r2, [r3, #0]
	servo_param2.pwm_frequency=50;//PWM周波数（この変更は未実装
 80020fa:	4b05      	ldr	r3, [pc, #20]	; (8002110 <servo2Setting+0x48>)
 80020fc:	4a07      	ldr	r2, [pc, #28]	; (800211c <servo2Setting+0x54>)
 80020fe:	609a      	str	r2, [r3, #8]
}
 8002100:	bf00      	nop
 8002102:	46bd      	mov	sp, r7
 8002104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002108:	4770      	bx	lr
 800210a:	bf00      	nop
 800210c:	200074f4 	.word	0x200074f4
 8002110:	200074e0 	.word	0x200074e0
 8002114:	43870000 	.word	0x43870000
 8002118:	4019999a 	.word	0x4019999a
 800211c:	42480000 	.word	0x42480000

08002120 <airSetting>:

//エアシリ基盤設定
void airSetting(){
 8002120:	b580      	push	{r7, lr}
 8002122:	b082      	sub	sp, #8
 8002124:	af00      	add	r7, sp, #0
	air_device.node_type = NODE_AIR; //エアシリンダ基盤であることを示す
 8002126:	4b0f      	ldr	r3, [pc, #60]	; (8002164 <airSetting+0x44>)
 8002128:	2205      	movs	r2, #5
 800212a:	701a      	strb	r2, [r3, #0]
	air_device.node_id = 0; //基板の番号
 800212c:	4b0d      	ldr	r3, [pc, #52]	; (8002164 <airSetting+0x44>)
 800212e:	2200      	movs	r2, #0
 8002130:	705a      	strb	r2, [r3, #1]

	//初期化
	 for(uint8_t i=PORT_1; i<=PORT_8; i++){  //すべてのポートを初期化しないとAir基板は動かない
 8002132:	2300      	movs	r3, #0
 8002134:	71fb      	strb	r3, [r7, #7]
 8002136:	e00c      	b.n	8002152 <airSetting+0x32>
		air_device.device_num = i; // (i番ポートを指定)
 8002138:	4a0a      	ldr	r2, [pc, #40]	; (8002164 <airSetting+0x44>)
 800213a:	79fb      	ldrb	r3, [r7, #7]
 800213c:	7093      	strb	r3, [r2, #2]
		AirCylinder_Init(&air_device, AIR_OFF);
 800213e:	2100      	movs	r1, #0
 8002140:	4808      	ldr	r0, [pc, #32]	; (8002164 <airSetting+0x44>)
 8002142:	f7ff fa83 	bl	800164c <AirCylinder_Init>
		HAL_Delay(10);  // このdelayは必要
 8002146:	200a      	movs	r0, #10
 8002148:	f001 fb2c 	bl	80037a4 <HAL_Delay>
	 for(uint8_t i=PORT_1; i<=PORT_8; i++){  //すべてのポートを初期化しないとAir基板は動かない
 800214c:	79fb      	ldrb	r3, [r7, #7]
 800214e:	3301      	adds	r3, #1
 8002150:	71fb      	strb	r3, [r7, #7]
 8002152:	79fb      	ldrb	r3, [r7, #7]
 8002154:	2b07      	cmp	r3, #7
 8002156:	d9ef      	bls.n	8002138 <airSetting+0x18>
	 }
}
 8002158:	bf00      	nop
 800215a:	bf00      	nop
 800215c:	3708      	adds	r7, #8
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	200074f8 	.word	0x200074f8

08002168 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8002168:	b580      	push	{r7, lr}
 800216a:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800216c:	4a10      	ldr	r2, [pc, #64]	; (80021b0 <MX_FREERTOS_Init+0x48>)
 800216e:	2100      	movs	r1, #0
 8002170:	4810      	ldr	r0, [pc, #64]	; (80021b4 <MX_FREERTOS_Init+0x4c>)
 8002172:	f00b fce7 	bl	800db44 <osThreadNew>
 8002176:	4603      	mov	r3, r0
 8002178:	4a0f      	ldr	r2, [pc, #60]	; (80021b8 <MX_FREERTOS_Init+0x50>)
 800217a:	6013      	str	r3, [r2, #0]

  /* creation of SysCeckTask */
  SysCeckTaskHandle = osThreadNew(StartSysCheckTask, NULL, &SysCeckTask_attributes);
 800217c:	4a0f      	ldr	r2, [pc, #60]	; (80021bc <MX_FREERTOS_Init+0x54>)
 800217e:	2100      	movs	r1, #0
 8002180:	480f      	ldr	r0, [pc, #60]	; (80021c0 <MX_FREERTOS_Init+0x58>)
 8002182:	f00b fcdf 	bl	800db44 <osThreadNew>
 8002186:	4603      	mov	r3, r0
 8002188:	4a0e      	ldr	r2, [pc, #56]	; (80021c4 <MX_FREERTOS_Init+0x5c>)
 800218a:	6013      	str	r3, [r2, #0]

  /* creation of MotorRunTask */
  MotorRunTaskHandle = osThreadNew(StartMotorRunTask, NULL, &MotorRunTask_attributes);
 800218c:	4a0e      	ldr	r2, [pc, #56]	; (80021c8 <MX_FREERTOS_Init+0x60>)
 800218e:	2100      	movs	r1, #0
 8002190:	480e      	ldr	r0, [pc, #56]	; (80021cc <MX_FREERTOS_Init+0x64>)
 8002192:	f00b fcd7 	bl	800db44 <osThreadNew>
 8002196:	4603      	mov	r3, r0
 8002198:	4a0d      	ldr	r2, [pc, #52]	; (80021d0 <MX_FREERTOS_Init+0x68>)
 800219a:	6013      	str	r3, [r2, #0]

  /* creation of EncorderTask */
  EncorderTaskHandle = osThreadNew(StartEncorderTask, NULL, &EncorderTask_attributes);
 800219c:	4a0d      	ldr	r2, [pc, #52]	; (80021d4 <MX_FREERTOS_Init+0x6c>)
 800219e:	2100      	movs	r1, #0
 80021a0:	480d      	ldr	r0, [pc, #52]	; (80021d8 <MX_FREERTOS_Init+0x70>)
 80021a2:	f00b fccf 	bl	800db44 <osThreadNew>
 80021a6:	4603      	mov	r3, r0
 80021a8:	4a0c      	ldr	r2, [pc, #48]	; (80021dc <MX_FREERTOS_Init+0x74>)
 80021aa:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80021ac:	bf00      	nop
 80021ae:	bd80      	pop	{r7, pc}
 80021b0:	080242c0 	.word	0x080242c0
 80021b4:	08002489 	.word	0x08002489
 80021b8:	20007504 	.word	0x20007504
 80021bc:	080242e4 	.word	0x080242e4
 80021c0:	080028f1 	.word	0x080028f1
 80021c4:	2000a444 	.word	0x2000a444
 80021c8:	08024308 	.word	0x08024308
 80021cc:	08002a39 	.word	0x08002a39
 80021d0:	2000aca4 	.word	0x2000aca4
 80021d4:	0802432c 	.word	0x0802432c
 80021d8:	08002a4d 	.word	0x08002a4d
 80021dc:	2000b504 	.word	0x2000b504

080021e0 <service_callback>:
  */
int count = 1;

// サービスのコールバック関数を定義
void service_callback(const void *request, void *response)
{
 80021e0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80021e4:	b084      	sub	sp, #16
 80021e6:	af00      	add	r7, sp, #0
 80021e8:	6078      	str	r0, [r7, #4]
 80021ea:	6039      	str	r1, [r7, #0]
	// リクエストとレスポンスを適切な型にキャスト
	custom_test_msgs__srv__AddThreeInts_Request *_req = (custom_test_msgs__srv__AddThreeInts_Request *)request;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	60fb      	str	r3, [r7, #12]
	custom_test_msgs__srv__AddThreeInts_Response *_res = (custom_test_msgs__srv__AddThreeInts_Response *)response;
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	60bb      	str	r3, [r7, #8]
	// 1秒スリープ（重い処理の代わり）
	osDelay(1000);
 80021f4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80021f8:	f00b fd4a 	bl	800dc90 <osDelay>
	// レスポンスに合計値をセット
	_res->sum = _req->a + _req->b + _req->c;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8002208:	1884      	adds	r4, r0, r2
 800220a:	eb41 0503 	adc.w	r5, r1, r3
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8002214:	eb14 0802 	adds.w	r8, r4, r2
 8002218:	eb45 0903 	adc.w	r9, r5, r3
 800221c:	68bb      	ldr	r3, [r7, #8]
 800221e:	e9c3 8900 	strd	r8, r9, [r3]
}
 8002222:	bf00      	nop
 8002224:	3710      	adds	r7, #16
 8002226:	46bd      	mov	sp, r7
 8002228:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

0800222c <subscription_callback>:

void subscription_callback(const void * msgin)
{
 800222c:	b480      	push	{r7}
 800222e:	b085      	sub	sp, #20
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
	 // Cast received message to used type
	  const drive_msgs__msg__Omni * sub = (const drive_msgs__msg__Omni *)msgin;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	60fb      	str	r3, [r7, #12]

	  cmd_motor[0] = sub->mfontright;
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	ed93 7b04 	vldr	d7, [r3, #16]
 800223e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002242:	4b10      	ldr	r3, [pc, #64]	; (8002284 <subscription_callback+0x58>)
 8002244:	edc3 7a00 	vstr	s15, [r3]
	  cmd_motor[1] = sub->mfrontleft;
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	ed93 7b06 	vldr	d7, [r3, #24]
 800224e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002252:	4b0c      	ldr	r3, [pc, #48]	; (8002284 <subscription_callback+0x58>)
 8002254:	edc3 7a01 	vstr	s15, [r3, #4]
	  cmd_motor[2] = sub->mbackright;
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	ed93 7b08 	vldr	d7, [r3, #32]
 800225e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002262:	4b08      	ldr	r3, [pc, #32]	; (8002284 <subscription_callback+0x58>)
 8002264:	edc3 7a02 	vstr	s15, [r3, #8]
	  cmd_motor[3] = sub->mbackleft;
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	ed93 7b0a 	vldr	d7, [r3, #40]	; 0x28
 800226e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8002272:	4b04      	ldr	r3, [pc, #16]	; (8002284 <subscription_callback+0x58>)
 8002274:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8002278:	bf00      	nop
 800227a:	3714      	adds	r7, #20
 800227c:	46bd      	mov	sp, r7
 800227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002282:	4770      	bx	lr
 8002284:	2000bd68 	.word	0x2000bd68

08002288 <print_int>:

void print_int(int num){
 8002288:	b580      	push	{r7, lr}
 800228a:	b086      	sub	sp, #24
 800228c:	af00      	add	r7, sp, #0
 800228e:	6078      	str	r0, [r7, #4]
	rosidl_runtime_c__String__init(&pub);
 8002290:	4811      	ldr	r0, [pc, #68]	; (80022d8 <print_int+0x50>)
 8002292:	f014 fe67 	bl	8016f64 <rosidl_runtime_c__String__init>
	char val[12];
	snprintf(val, 12, "%d", num);
 8002296:	f107 0008 	add.w	r0, r7, #8
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	4a0f      	ldr	r2, [pc, #60]	; (80022dc <print_int+0x54>)
 800229e:	210c      	movs	r1, #12
 80022a0:	f01e fa68 	bl	8020774 <sniprintf>
	rosidl_runtime_c__String__assignn(&pub.data, val, sizeof(val));
 80022a4:	f107 0308 	add.w	r3, r7, #8
 80022a8:	220c      	movs	r2, #12
 80022aa:	4619      	mov	r1, r3
 80022ac:	480a      	ldr	r0, [pc, #40]	; (80022d8 <print_int+0x50>)
 80022ae:	f014 feb7 	bl	8017020 <rosidl_runtime_c__String__assignn>
	RCSOFTCHECK(rcl_publish(&publisher, &pub, NULL));
 80022b2:	2200      	movs	r2, #0
 80022b4:	4908      	ldr	r1, [pc, #32]	; (80022d8 <print_int+0x50>)
 80022b6:	480a      	ldr	r0, [pc, #40]	; (80022e0 <print_int+0x58>)
 80022b8:	f011 face 	bl	8013858 <rcl_publish>
 80022bc:	6178      	str	r0, [r7, #20]
 80022be:	697b      	ldr	r3, [r7, #20]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d005      	beq.n	80022d0 <print_int+0x48>
 80022c4:	697a      	ldr	r2, [r7, #20]
 80022c6:	f240 213a 	movw	r1, #570	; 0x23a
 80022ca:	4806      	ldr	r0, [pc, #24]	; (80022e4 <print_int+0x5c>)
 80022cc:	f01e f936 	bl	802053c <iprintf>
}
 80022d0:	bf00      	nop
 80022d2:	3718      	adds	r7, #24
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	200072e8 	.word	0x200072e8
 80022dc:	08024024 	.word	0x08024024
 80022e0:	200074fc 	.word	0x200074fc
 80022e4:	08024028 	.word	0x08024028

080022e8 <manipsub_callback>:

void manipsub_callback(const void * msgin)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b084      	sub	sp, #16
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]
	 // Cast received message to used type
	  const manip_msgs__msg__Cmd * msub = (const manip_msgs__msg__Cmd *)msgin;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	60fb      	str	r3, [r7, #12]

	  print_int(msub->num);
 80022f4:	68fb      	ldr	r3, [r7, #12]
 80022f6:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80022fa:	4613      	mov	r3, r2
 80022fc:	4618      	mov	r0, r3
 80022fe:	f7ff ffc3 	bl	8002288 <print_int>
	  print_int(msub->work_arm_deploy);
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8002308:	4613      	mov	r3, r2
 800230a:	4618      	mov	r0, r3
 800230c:	f7ff ffbc 	bl	8002288 <print_int>
	  print_int(msub->work_arm);
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8002316:	4613      	mov	r3, r2
 8002318:	4618      	mov	r0, r3
 800231a:	f7ff ffb5 	bl	8002288 <print_int>
	  print_int(msub->work_hand);
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8002324:	4613      	mov	r3, r2
 8002326:	4618      	mov	r0, r3
 8002328:	f7ff ffae 	bl	8002288 <print_int>

	  work_arm_deployer(msub->work_arm_deploy);
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8002332:	4610      	mov	r0, r2
 8002334:	4619      	mov	r1, r3
 8002336:	f000 f819 	bl	800236c <work_arm_deployer>
	  work_arm_setter(msub->work_arm);
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8002340:	4610      	mov	r0, r2
 8002342:	4619      	mov	r1, r3
 8002344:	f000 f87e 	bl	8002444 <work_arm_setter>
	  work_hand_setter(msub->work_hand);
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 800234e:	4610      	mov	r0, r2
 8002350:	4619      	mov	r1, r3
 8002352:	f000 f857 	bl	8002404 <work_hand_setter>

	  HAL_GPIO_TogglePin(GPIOB, LD2_Pin);  // PINのPin stateを反転
 8002356:	2180      	movs	r1, #128	; 0x80
 8002358:	4803      	ldr	r0, [pc, #12]	; (8002368 <manipsub_callback+0x80>)
 800235a:	f002 ff60 	bl	800521e <HAL_GPIO_TogglePin>
}
 800235e:	bf00      	nop
 8002360:	3710      	adds	r7, #16
 8002362:	46bd      	mov	sp, r7
 8002364:	bd80      	pop	{r7, pc}
 8002366:	bf00      	nop
 8002368:	40020400 	.word	0x40020400

0800236c <work_arm_deployer>:

void work_arm_deployer(int state){//state:{0:close,1:open}
 800236c:	b580      	push	{r7, lr}
 800236e:	b082      	sub	sp, #8
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
	if(state == 0){
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	2b00      	cmp	r3, #0
 8002378:	d118      	bne.n	80023ac <work_arm_deployer+0x40>
		ServoDriver_Init(&servo_device1, &servo_param1);
 800237a:	491c      	ldr	r1, [pc, #112]	; (80023ec <work_arm_deployer+0x80>)
 800237c:	481c      	ldr	r0, [pc, #112]	; (80023f0 <work_arm_deployer+0x84>)
 800237e:	f7ff f908 	bl	8001592 <ServoDriver_Init>
		osDelay(100);  // 適切なdelayを入れる
 8002382:	2064      	movs	r0, #100	; 0x64
 8002384:	f00b fc84 	bl	800dc90 <osDelay>
		ServoDriver_SendValue(&servo_device1, 45.0f);
 8002388:	ed9f 0a1a 	vldr	s0, [pc, #104]	; 80023f4 <work_arm_deployer+0x88>
 800238c:	4818      	ldr	r0, [pc, #96]	; (80023f0 <work_arm_deployer+0x84>)
 800238e:	f7ff f942 	bl	8001616 <ServoDriver_SendValue>
		ServoDriver_Init(&servo_device2, &servo_param2);
 8002392:	4919      	ldr	r1, [pc, #100]	; (80023f8 <work_arm_deployer+0x8c>)
 8002394:	4819      	ldr	r0, [pc, #100]	; (80023fc <work_arm_deployer+0x90>)
 8002396:	f7ff f8fc 	bl	8001592 <ServoDriver_Init>
		osDelay(100);  // 適切なdelayを入れる
 800239a:	2064      	movs	r0, #100	; 0x64
 800239c:	f00b fc78 	bl	800dc90 <osDelay>
		ServoDriver_SendValue(&servo_device2, 135.0f);
 80023a0:	ed9f 0a17 	vldr	s0, [pc, #92]	; 8002400 <work_arm_deployer+0x94>
 80023a4:	4815      	ldr	r0, [pc, #84]	; (80023fc <work_arm_deployer+0x90>)
 80023a6:	f7ff f936 	bl	8001616 <ServoDriver_SendValue>
		ServoDriver_SendValue(&servo_device2, 45.0f);
		ServoDriver_Init(&servo_device1, &servo_param1);
		osDelay(100);
		ServoDriver_SendValue(&servo_device1, 135.0f);
	}
}
 80023aa:	e01a      	b.n	80023e2 <work_arm_deployer+0x76>
	}else if(state == 1){
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2b01      	cmp	r3, #1
 80023b0:	d117      	bne.n	80023e2 <work_arm_deployer+0x76>
		ServoDriver_Init(&servo_device2, &servo_param2);
 80023b2:	4911      	ldr	r1, [pc, #68]	; (80023f8 <work_arm_deployer+0x8c>)
 80023b4:	4811      	ldr	r0, [pc, #68]	; (80023fc <work_arm_deployer+0x90>)
 80023b6:	f7ff f8ec 	bl	8001592 <ServoDriver_Init>
		osDelay(100);
 80023ba:	2064      	movs	r0, #100	; 0x64
 80023bc:	f00b fc68 	bl	800dc90 <osDelay>
		ServoDriver_SendValue(&servo_device2, 45.0f);
 80023c0:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 80023f4 <work_arm_deployer+0x88>
 80023c4:	480d      	ldr	r0, [pc, #52]	; (80023fc <work_arm_deployer+0x90>)
 80023c6:	f7ff f926 	bl	8001616 <ServoDriver_SendValue>
		ServoDriver_Init(&servo_device1, &servo_param1);
 80023ca:	4908      	ldr	r1, [pc, #32]	; (80023ec <work_arm_deployer+0x80>)
 80023cc:	4808      	ldr	r0, [pc, #32]	; (80023f0 <work_arm_deployer+0x84>)
 80023ce:	f7ff f8e0 	bl	8001592 <ServoDriver_Init>
		osDelay(100);
 80023d2:	2064      	movs	r0, #100	; 0x64
 80023d4:	f00b fc5c 	bl	800dc90 <osDelay>
		ServoDriver_SendValue(&servo_device1, 135.0f);
 80023d8:	ed9f 0a09 	vldr	s0, [pc, #36]	; 8002400 <work_arm_deployer+0x94>
 80023dc:	4804      	ldr	r0, [pc, #16]	; (80023f0 <work_arm_deployer+0x84>)
 80023de:	f7ff f91a 	bl	8001616 <ServoDriver_SendValue>
}
 80023e2:	bf00      	nop
 80023e4:	3708      	adds	r7, #8
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd80      	pop	{r7, pc}
 80023ea:	bf00      	nop
 80023ec:	200074c8 	.word	0x200074c8
 80023f0:	200074dc 	.word	0x200074dc
 80023f4:	42340000 	.word	0x42340000
 80023f8:	200074e0 	.word	0x200074e0
 80023fc:	200074f4 	.word	0x200074f4
 8002400:	43070000 	.word	0x43070000

08002404 <work_hand_setter>:

void work_hand_setter(int state){//state:{0:open,1:close}
 8002404:	b580      	push	{r7, lr}
 8002406:	b082      	sub	sp, #8
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
	  if(state == 0){
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d107      	bne.n	8002422 <work_hand_setter+0x1e>
		  air_device.device_num=1;
 8002412:	4b0b      	ldr	r3, [pc, #44]	; (8002440 <work_hand_setter+0x3c>)
 8002414:	2201      	movs	r2, #1
 8002416:	709a      	strb	r2, [r3, #2]
		  AirCylinder_SendOutput(&air_device, AIR_OFF);
 8002418:	2100      	movs	r1, #0
 800241a:	4809      	ldr	r0, [pc, #36]	; (8002440 <work_hand_setter+0x3c>)
 800241c:	f7ff f931 	bl	8001682 <AirCylinder_SendOutput>
	  }else if(state == 1){
		  air_device.device_num=1;
		  AirCylinder_SendOutput(&air_device, AIR_ON);
	  }
}
 8002420:	e009      	b.n	8002436 <work_hand_setter+0x32>
	  }else if(state == 1){
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2b01      	cmp	r3, #1
 8002426:	d106      	bne.n	8002436 <work_hand_setter+0x32>
		  air_device.device_num=1;
 8002428:	4b05      	ldr	r3, [pc, #20]	; (8002440 <work_hand_setter+0x3c>)
 800242a:	2201      	movs	r2, #1
 800242c:	709a      	strb	r2, [r3, #2]
		  AirCylinder_SendOutput(&air_device, AIR_ON);
 800242e:	2101      	movs	r1, #1
 8002430:	4803      	ldr	r0, [pc, #12]	; (8002440 <work_hand_setter+0x3c>)
 8002432:	f7ff f926 	bl	8001682 <AirCylinder_SendOutput>
}
 8002436:	bf00      	nop
 8002438:	3708      	adds	r7, #8
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	200074f8 	.word	0x200074f8

08002444 <work_arm_setter>:

void work_arm_setter(int state){//state:{0:up,1:down}
 8002444:	b580      	push	{r7, lr}
 8002446:	b082      	sub	sp, #8
 8002448:	af00      	add	r7, sp, #0
 800244a:	6078      	str	r0, [r7, #4]
	  if(state == 0){
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d107      	bne.n	8002462 <work_arm_setter+0x1e>
		  air_device.device_num=0;
 8002452:	4b0b      	ldr	r3, [pc, #44]	; (8002480 <work_arm_setter+0x3c>)
 8002454:	2200      	movs	r2, #0
 8002456:	709a      	strb	r2, [r3, #2]
		  AirCylinder_SendOutput(&air_device, AIR_OFF);
 8002458:	2100      	movs	r1, #0
 800245a:	4809      	ldr	r0, [pc, #36]	; (8002480 <work_arm_setter+0x3c>)
 800245c:	f7ff f911 	bl	8001682 <AirCylinder_SendOutput>
	  }else if(state == 1){
		  air_device.device_num=0;
		  AirCylinder_SendOutput(&air_device, AIR_ON);
	  }
}
 8002460:	e009      	b.n	8002476 <work_arm_setter+0x32>
	  }else if(state == 1){
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2b01      	cmp	r3, #1
 8002466:	d106      	bne.n	8002476 <work_arm_setter+0x32>
		  air_device.device_num=0;
 8002468:	4b05      	ldr	r3, [pc, #20]	; (8002480 <work_arm_setter+0x3c>)
 800246a:	2200      	movs	r2, #0
 800246c:	709a      	strb	r2, [r3, #2]
		  AirCylinder_SendOutput(&air_device, AIR_ON);
 800246e:	2101      	movs	r1, #1
 8002470:	4803      	ldr	r0, [pc, #12]	; (8002480 <work_arm_setter+0x3c>)
 8002472:	f7ff f906 	bl	8001682 <AirCylinder_SendOutput>
}
 8002476:	bf00      	nop
 8002478:	3708      	adds	r7, #8
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	200074f8 	.word	0x200074f8
 8002484:	00000000 	.word	0x00000000

08002488 <StartDefaultTask>:

/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8002488:	b5b0      	push	{r4, r5, r7, lr}
 800248a:	b0f2      	sub	sp, #456	; 0x1c8
 800248c:	af02      	add	r7, sp, #8
 800248e:	f507 73e0 	add.w	r3, r7, #448	; 0x1c0
 8002492:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8002496:	6018      	str	r0, [r3, #0]
  /* init code for USB_DEVICE */
  MX_USB_DEVICE_Init();
 8002498:	f00e f8e0 	bl	801065c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN StartDefaultTask */
  // micro-ROSの初期化
  	rmw_uros_set_custom_transport(
 800249c:	4bd1      	ldr	r3, [pc, #836]	; (80027e4 <StartDefaultTask+0x35c>)
 800249e:	9301      	str	r3, [sp, #4]
 80024a0:	4bd1      	ldr	r3, [pc, #836]	; (80027e8 <StartDefaultTask+0x360>)
 80024a2:	9300      	str	r3, [sp, #0]
 80024a4:	4bd1      	ldr	r3, [pc, #836]	; (80027ec <StartDefaultTask+0x364>)
 80024a6:	4ad2      	ldr	r2, [pc, #840]	; (80027f0 <StartDefaultTask+0x368>)
 80024a8:	49d2      	ldr	r1, [pc, #840]	; (80027f4 <StartDefaultTask+0x36c>)
 80024aa:	2001      	movs	r0, #1
 80024ac:	f012 ff8e 	bl	80153cc <rmw_uros_set_custom_transport>
  	    cubemx_transport_open,
  	    cubemx_transport_close,
  	    cubemx_transport_write,
  	    cubemx_transport_read);

  	rcl_allocator_t freeRTOS_allocator = rcutils_get_zero_initialized_allocator();
 80024b0:	f507 73ba 	add.w	r3, r7, #372	; 0x174
 80024b4:	4618      	mov	r0, r3
 80024b6:	f012 fc1f 	bl	8014cf8 <rcutils_get_zero_initialized_allocator>
  	freeRTOS_allocator.allocate = microros_allocate;
 80024ba:	4bcf      	ldr	r3, [pc, #828]	; (80027f8 <StartDefaultTask+0x370>)
 80024bc:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
  	freeRTOS_allocator.deallocate = microros_deallocate;
 80024c0:	4bce      	ldr	r3, [pc, #824]	; (80027fc <StartDefaultTask+0x374>)
 80024c2:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
  	freeRTOS_allocator.reallocate = microros_reallocate;
 80024c6:	4bce      	ldr	r3, [pc, #824]	; (8002800 <StartDefaultTask+0x378>)
 80024c8:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
  	freeRTOS_allocator.zero_allocate =  microros_zero_allocate;
 80024cc:	4bcd      	ldr	r3, [pc, #820]	; (8002804 <StartDefaultTask+0x37c>)
 80024ce:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
  	if (!rcutils_set_default_allocator(&freeRTOS_allocator)) {
 80024d2:	f507 73ba 	add.w	r3, r7, #372	; 0x174
 80024d6:	4618      	mov	r0, r3
 80024d8:	f012 fc1c 	bl	8014d14 <rcutils_set_default_allocator>
 80024dc:	4603      	mov	r3, r0
 80024de:	f083 0301 	eor.w	r3, r3, #1
 80024e2:	b2db      	uxtb	r3, r3
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d004      	beq.n	80024f2 <StartDefaultTask+0x6a>
  		printf("Error on default allocators (line %d)\n", __LINE__);
 80024e8:	f240 2189 	movw	r1, #649	; 0x289
 80024ec:	48c6      	ldr	r0, [pc, #792]	; (8002808 <StartDefaultTask+0x380>)
 80024ee:	f01e f825 	bl	802053c <iprintf>
  	}

      // ここからサービスサーバの実装
  	setvbuf(stdout, NULL, _IONBF, BUFSIZ);
 80024f2:	4bc6      	ldr	r3, [pc, #792]	; (800280c <StartDefaultTask+0x384>)
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	6898      	ldr	r0, [r3, #8]
 80024f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80024fc:	2202      	movs	r2, #2
 80024fe:	2100      	movs	r1, #0
 8002500:	f01e f88a 	bl	8020618 <setvbuf>
  	rcl_init_options_t init_options = rcl_get_zero_initialized_init_options();
 8002504:	f010 fe28 	bl	8013158 <rcl_get_zero_initialized_init_options>
 8002508:	4603      	mov	r3, r0
 800250a:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
  	rcl_allocator_t allocator = rcl_get_default_allocator();
 800250e:	f507 73ae 	add.w	r3, r7, #348	; 0x15c
 8002512:	4618      	mov	r0, r3
 8002514:	f012 fc1c 	bl	8014d50 <rcutils_get_default_allocator>
  	rclc_support_t support;
  	rcl_node_t node = rcl_get_zero_initialized_node();
 8002518:	f507 7390 	add.w	r3, r7, #288	; 0x120
 800251c:	4618      	mov	r0, r3
 800251e:	f010 ff23 	bl	8013368 <rcl_get_zero_initialized_node>
  	rcl_service_t service = rcl_get_zero_initialized_service();
 8002522:	f011 f9df 	bl	80138e4 <rcl_get_zero_initialized_service>
 8002526:	4603      	mov	r3, r0
 8002528:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  	publisher = rcl_get_zero_initialized_publisher();
 800252c:	f011 f8c6 	bl	80136bc <rcl_get_zero_initialized_publisher>
 8002530:	4603      	mov	r3, r0
 8002532:	4ab7      	ldr	r2, [pc, #732]	; (8002810 <StartDefaultTask+0x388>)
 8002534:	6013      	str	r3, [r2, #0]
  	rcl_subscription_t subscriber = rcl_get_zero_initialized_subscription();
 8002536:	f011 faf9 	bl	8013b2c <rcl_get_zero_initialized_subscription>
 800253a:	4603      	mov	r3, r0
 800253c:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  	rcl_subscription_t manipsub = rcl_get_zero_initialized_subscription();
 8002540:	f011 faf4 	bl	8013b2c <rcl_get_zero_initialized_subscription>
 8002544:	4603      	mov	r3, r0
 8002546:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  	rclc_executor_t executor = rclc_executor_get_zero_initialized_executor();
 800254a:	f507 73e0 	add.w	r3, r7, #448	; 0x1c0
 800254e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8002552:	4618      	mov	r0, r3
 8002554:	f011 ff7a 	bl	801444c <rclc_executor_get_zero_initialized_executor>
  	rcl_node_options_t node_ops = rcl_node_get_default_options();
 8002558:	f507 73e0 	add.w	r3, r7, #448	; 0x1c0
 800255c:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8002560:	4618      	mov	r0, r3
 8002562:	f011 f87b 	bl	801365c <rcl_node_get_default_options>

  	RCCHECK(rcl_init_options_init(&init_options, allocator));
 8002566:	f507 74b8 	add.w	r4, r7, #368	; 0x170
 800256a:	466a      	mov	r2, sp
 800256c:	f507 73b4 	add.w	r3, r7, #360	; 0x168
 8002570:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002574:	e882 0003 	stmia.w	r2, {r0, r1}
 8002578:	f507 73ae 	add.w	r3, r7, #348	; 0x15c
 800257c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800257e:	4620      	mov	r0, r4
 8002580:	f010 fdec 	bl	801315c <rcl_init_options_init>
 8002584:	f8c7 01bc 	str.w	r0, [r7, #444]	; 0x1bc
 8002588:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 800258c:	2b00      	cmp	r3, #0
 800258e:	d006      	beq.n	800259e <StartDefaultTask+0x116>
 8002590:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8002594:	f240 2199 	movw	r1, #665	; 0x299
 8002598:	489e      	ldr	r0, [pc, #632]	; (8002814 <StartDefaultTask+0x38c>)
 800259a:	f01d ffcf 	bl	802053c <iprintf>

      // ROS_DOMAIN_IDの設定。
  	RCCHECK(rcl_init_options_set_domain_id(&init_options, 0));
 800259e:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 80025a2:	2100      	movs	r1, #0
 80025a4:	4618      	mov	r0, r3
 80025a6:	f010 fed7 	bl	8013358 <rcl_init_options_set_domain_id>
 80025aa:	f8c7 01b8 	str.w	r0, [r7, #440]	; 0x1b8
 80025ae:	f8d7 31b8 	ldr.w	r3, [r7, #440]	; 0x1b8
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d006      	beq.n	80025c4 <StartDefaultTask+0x13c>
 80025b6:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 80025ba:	f44f 7127 	mov.w	r1, #668	; 0x29c
 80025be:	4895      	ldr	r0, [pc, #596]	; (8002814 <StartDefaultTask+0x38c>)
 80025c0:	f01d ffbc 	bl	802053c <iprintf>
  	rclc_support_init_with_options(&support, 0, NULL, &init_options, &allocator);
 80025c4:	f507 72b8 	add.w	r2, r7, #368	; 0x170
 80025c8:	f507 7094 	add.w	r0, r7, #296	; 0x128
 80025cc:	f507 73ae 	add.w	r3, r7, #348	; 0x15c
 80025d0:	9300      	str	r3, [sp, #0]
 80025d2:	4613      	mov	r3, r2
 80025d4:	2200      	movs	r2, #0
 80025d6:	2100      	movs	r1, #0
 80025d8:	f012 fa66 	bl	8014aa8 <rclc_support_init_with_options>

      // ノードの作成
  	RCCHECK(rclc_node_init_with_options(&node, "f7_node", "", &support, &node_ops));
 80025dc:	f507 7294 	add.w	r2, r7, #296	; 0x128
 80025e0:	f507 7090 	add.w	r0, r7, #288	; 0x120
 80025e4:	f107 0320 	add.w	r3, r7, #32
 80025e8:	9300      	str	r3, [sp, #0]
 80025ea:	4613      	mov	r3, r2
 80025ec:	4a8a      	ldr	r2, [pc, #552]	; (8002818 <StartDefaultTask+0x390>)
 80025ee:	498b      	ldr	r1, [pc, #556]	; (800281c <StartDefaultTask+0x394>)
 80025f0:	f012 fa90 	bl	8014b14 <rclc_node_init_with_options>
 80025f4:	f8c7 01b4 	str.w	r0, [r7, #436]	; 0x1b4
 80025f8:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d006      	beq.n	800260e <StartDefaultTask+0x186>
 8002600:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8002604:	f44f 7128 	mov.w	r1, #672	; 0x2a0
 8002608:	4882      	ldr	r0, [pc, #520]	; (8002814 <StartDefaultTask+0x38c>)
 800260a:	f01d ff97 	bl	802053c <iprintf>

      // サービスの作成
  	RCCHECK(rclc_service_init_default(&service, &node, ROSIDL_GET_SRV_TYPE_SUPPORT(custom_test_msgs, srv, AddThreeInts), "add_three_ints"));
 800260e:	f00e fd85 	bl	801111c <rosidl_typesupport_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts>
 8002612:	4602      	mov	r2, r0
 8002614:	f507 7190 	add.w	r1, r7, #288	; 0x120
 8002618:	f507 708e 	add.w	r0, r7, #284	; 0x11c
 800261c:	4b80      	ldr	r3, [pc, #512]	; (8002820 <StartDefaultTask+0x398>)
 800261e:	f012 faef 	bl	8014c00 <rclc_service_init_default>
 8002622:	f8c7 01b0 	str.w	r0, [r7, #432]	; 0x1b0
 8002626:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 800262a:	2b00      	cmp	r3, #0
 800262c:	d006      	beq.n	800263c <StartDefaultTask+0x1b4>
 800262e:	f8d7 21b0 	ldr.w	r2, [r7, #432]	; 0x1b0
 8002632:	f240 21a3 	movw	r1, #675	; 0x2a3
 8002636:	4877      	ldr	r0, [pc, #476]	; (8002814 <StartDefaultTask+0x38c>)
 8002638:	f01d ff80 	bl	802053c <iprintf>

  	 //publisherの作成
	RCCHECK(rclc_publisher_init_default(
 800263c:	f014 fd80 	bl	8017140 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String>
 8002640:	4602      	mov	r2, r0
 8002642:	f507 7190 	add.w	r1, r7, #288	; 0x120
 8002646:	4b77      	ldr	r3, [pc, #476]	; (8002824 <StartDefaultTask+0x39c>)
 8002648:	4871      	ldr	r0, [pc, #452]	; (8002810 <StartDefaultTask+0x388>)
 800264a:	f012 fa9f 	bl	8014b8c <rclc_publisher_init_default>
 800264e:	f8c7 01ac 	str.w	r0, [r7, #428]	; 0x1ac
 8002652:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8002656:	2b00      	cmp	r3, #0
 8002658:	d006      	beq.n	8002668 <StartDefaultTask+0x1e0>
 800265a:	f8d7 21ac 	ldr.w	r2, [r7, #428]	; 0x1ac
 800265e:	f240 21a6 	movw	r1, #678	; 0x2a6
 8002662:	486c      	ldr	r0, [pc, #432]	; (8002814 <StartDefaultTask+0x38c>)
 8002664:	f01d ff6a 	bl	802053c <iprintf>
	  &node,
	  ROSIDL_GET_MSG_TYPE_SUPPORT(std_msgs, msg, String),
	  "/from_f767zi"));

	 //publisherの作成
		RCCHECK(rclc_publisher_init_default(
 8002668:	f00e fe88 	bl	801137c <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__OmniEnc>
 800266c:	4602      	mov	r2, r0
 800266e:	f507 7190 	add.w	r1, r7, #288	; 0x120
 8002672:	4b6d      	ldr	r3, [pc, #436]	; (8002828 <StartDefaultTask+0x3a0>)
 8002674:	486d      	ldr	r0, [pc, #436]	; (800282c <StartDefaultTask+0x3a4>)
 8002676:	f012 fa89 	bl	8014b8c <rclc_publisher_init_default>
 800267a:	f8c7 01a8 	str.w	r0, [r7, #424]	; 0x1a8
 800267e:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002682:	2b00      	cmp	r3, #0
 8002684:	d006      	beq.n	8002694 <StartDefaultTask+0x20c>
 8002686:	f8d7 21a8 	ldr.w	r2, [r7, #424]	; 0x1a8
 800268a:	f240 21ad 	movw	r1, #685	; 0x2ad
 800268e:	4861      	ldr	r0, [pc, #388]	; (8002814 <StartDefaultTask+0x38c>)
 8002690:	f01d ff54 	bl	802053c <iprintf>
		  ROSIDL_GET_MSG_TYPE_SUPPORT(drive_msgs, msg, OmniEnc),
		  "/enc_val_f7"));


	 //subscriberの作成
		RCCHECK(rclc_subscription_init_default(
 8002694:	f00e fe5a 	bl	801134c <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__Omni>
 8002698:	4602      	mov	r2, r0
 800269a:	f507 7190 	add.w	r1, r7, #288	; 0x120
 800269e:	f507 708c 	add.w	r0, r7, #280	; 0x118
 80026a2:	4b63      	ldr	r3, [pc, #396]	; (8002830 <StartDefaultTask+0x3a8>)
 80026a4:	f012 fae6 	bl	8014c74 <rclc_subscription_init_default>
 80026a8:	f8c7 01a4 	str.w	r0, [r7, #420]	; 0x1a4
 80026ac:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 80026b0:	2b00      	cmp	r3, #0
 80026b2:	d006      	beq.n	80026c2 <StartDefaultTask+0x23a>
 80026b4:	f8d7 21a4 	ldr.w	r2, [r7, #420]	; 0x1a4
 80026b8:	f240 21b5 	movw	r1, #693	; 0x2b5
 80026bc:	4855      	ldr	r0, [pc, #340]	; (8002814 <StartDefaultTask+0x38c>)
 80026be:	f01d ff3d 	bl	802053c <iprintf>
		  &node,
		  ROSIDL_GET_MSG_TYPE_SUPPORT(drive_msgs, msg, Omni),
		  "/cmd_motor_f7"));

//		//subscriberの作成
		RCCHECK(rclc_subscription_init_default(
 80026c2:	f00f f869 	bl	8011798 <rosidl_typesupport_c__get_message_type_support_handle__manip_msgs__msg__Cmd>
 80026c6:	4602      	mov	r2, r0
 80026c8:	f507 7190 	add.w	r1, r7, #288	; 0x120
 80026cc:	f507 708a 	add.w	r0, r7, #276	; 0x114
 80026d0:	4b58      	ldr	r3, [pc, #352]	; (8002834 <StartDefaultTask+0x3ac>)
 80026d2:	f012 facf 	bl	8014c74 <rclc_subscription_init_default>
 80026d6:	f8c7 01a0 	str.w	r0, [r7, #416]	; 0x1a0
 80026da:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d006      	beq.n	80026f0 <StartDefaultTask+0x268>
 80026e2:	f8d7 21a0 	ldr.w	r2, [r7, #416]	; 0x1a0
 80026e6:	f44f 712f 	mov.w	r1, #700	; 0x2bc
 80026ea:	484a      	ldr	r0, [pc, #296]	; (8002814 <StartDefaultTask+0x38c>)
 80026ec:	f01d ff26 	bl	802053c <iprintf>
		  &manipsub,
		  &node,
		  ROSIDL_GET_MSG_TYPE_SUPPORT(manip_msgs, msg, Cmd),
		  "/manip_cmd_f7"));
      // エグゼキューターの作成。三番目の引数はextecuterに登録するコールバック関数の数。
  	RCCHECK(rclc_executor_init(&executor, &support.context, 3, &allocator));
 80026f0:	f507 73ae 	add.w	r3, r7, #348	; 0x15c
 80026f4:	f507 7194 	add.w	r1, r7, #296	; 0x128
 80026f8:	f107 0088 	add.w	r0, r7, #136	; 0x88
 80026fc:	2203      	movs	r2, #3
 80026fe:	f011 feaf 	bl	8014460 <rclc_executor_init>
 8002702:	f8c7 019c 	str.w	r0, [r7, #412]	; 0x19c
 8002706:	f8d7 319c 	ldr.w	r3, [r7, #412]	; 0x19c
 800270a:	2b00      	cmp	r3, #0
 800270c:	d006      	beq.n	800271c <StartDefaultTask+0x294>
 800270e:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8002712:	f240 21c2 	movw	r1, #706	; 0x2c2
 8002716:	483f      	ldr	r0, [pc, #252]	; (8002814 <StartDefaultTask+0x38c>)
 8002718:	f01d ff10 	bl	802053c <iprintf>

      // エグゼキューターにサービスを追加
  	RCCHECK(rclc_executor_add_service(&executor, &service, &req, &res, &service_callback));
 800271c:	f507 718e 	add.w	r1, r7, #284	; 0x11c
 8002720:	f107 0088 	add.w	r0, r7, #136	; 0x88
 8002724:	4b44      	ldr	r3, [pc, #272]	; (8002838 <StartDefaultTask+0x3b0>)
 8002726:	9300      	str	r3, [sp, #0]
 8002728:	4b44      	ldr	r3, [pc, #272]	; (800283c <StartDefaultTask+0x3b4>)
 800272a:	4a45      	ldr	r2, [pc, #276]	; (8002840 <StartDefaultTask+0x3b8>)
 800272c:	f011 ff52 	bl	80145d4 <rclc_executor_add_service>
 8002730:	f8c7 0198 	str.w	r0, [r7, #408]	; 0x198
 8002734:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8002738:	2b00      	cmp	r3, #0
 800273a:	d006      	beq.n	800274a <StartDefaultTask+0x2c2>
 800273c:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8002740:	f240 21c5 	movw	r1, #709	; 0x2c5
 8002744:	4833      	ldr	r0, [pc, #204]	; (8002814 <StartDefaultTask+0x38c>)
 8002746:	f01d fef9 	bl	802053c <iprintf>
  	RCCHECK(rclc_executor_add_subscription(
 800274a:	f507 718c 	add.w	r1, r7, #280	; 0x118
 800274e:	f107 0088 	add.w	r0, r7, #136	; 0x88
 8002752:	2300      	movs	r3, #0
 8002754:	9300      	str	r3, [sp, #0]
 8002756:	4b3b      	ldr	r3, [pc, #236]	; (8002844 <StartDefaultTask+0x3bc>)
 8002758:	4a3b      	ldr	r2, [pc, #236]	; (8002848 <StartDefaultTask+0x3c0>)
 800275a:	f011 fefd 	bl	8014558 <rclc_executor_add_subscription>
 800275e:	f8c7 0194 	str.w	r0, [r7, #404]	; 0x194
 8002762:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8002766:	2b00      	cmp	r3, #0
 8002768:	d006      	beq.n	8002778 <StartDefaultTask+0x2f0>
 800276a:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 800276e:	f240 21c6 	movw	r1, #710	; 0x2c6
 8002772:	4828      	ldr	r0, [pc, #160]	; (8002814 <StartDefaultTask+0x38c>)
 8002774:	f01d fee2 	bl	802053c <iprintf>
  		  &executor, &subscriber, &sub,
  		  &subscription_callback, ON_NEW_DATA));
  	RCCHECK(rclc_executor_add_subscription(
 8002778:	f507 718a 	add.w	r1, r7, #276	; 0x114
 800277c:	f107 0088 	add.w	r0, r7, #136	; 0x88
 8002780:	2300      	movs	r3, #0
 8002782:	9300      	str	r3, [sp, #0]
 8002784:	4b31      	ldr	r3, [pc, #196]	; (800284c <StartDefaultTask+0x3c4>)
 8002786:	4a32      	ldr	r2, [pc, #200]	; (8002850 <StartDefaultTask+0x3c8>)
 8002788:	f011 fee6 	bl	8014558 <rclc_executor_add_subscription>
 800278c:	f8c7 0190 	str.w	r0, [r7, #400]	; 0x190
 8002790:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8002794:	2b00      	cmp	r3, #0
 8002796:	d006      	beq.n	80027a6 <StartDefaultTask+0x31e>
 8002798:	f8d7 2190 	ldr.w	r2, [r7, #400]	; 0x190
 800279c:	f240 21c9 	movw	r1, #713	; 0x2c9
 80027a0:	481c      	ldr	r0, [pc, #112]	; (8002814 <StartDefaultTask+0x38c>)
 80027a2:	f01d fecb 	bl	802053c <iprintf>
  	  		  &executor, &manipsub, &msub,
  	  		  &manipsub_callback, ON_NEW_DATA));

    //配列データを扱うときの処理
    rosidl_runtime_c__String__init(&pub);
 80027a6:	482b      	ldr	r0, [pc, #172]	; (8002854 <StartDefaultTask+0x3cc>)
 80027a8:	f014 fbdc 	bl	8016f64 <rosidl_runtime_c__String__init>
    char hello[] = "initialized from f7";
 80027ac:	f507 73e0 	add.w	r3, r7, #448	; 0x1c0
 80027b0:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80027b4:	4a28      	ldr	r2, [pc, #160]	; (8002858 <StartDefaultTask+0x3d0>)
 80027b6:	461c      	mov	r4, r3
 80027b8:	4615      	mov	r5, r2
 80027ba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80027bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80027be:	682b      	ldr	r3, [r5, #0]
 80027c0:	6023      	str	r3, [r4, #0]
    rosidl_runtime_c__String__assignn(&pub.data, hello, sizeof(hello));
 80027c2:	f107 030c 	add.w	r3, r7, #12
 80027c6:	2214      	movs	r2, #20
 80027c8:	4619      	mov	r1, r3
 80027ca:	4822      	ldr	r0, [pc, #136]	; (8002854 <StartDefaultTask+0x3cc>)
 80027cc:	f014 fc28 	bl	8017020 <rosidl_runtime_c__String__assignn>

    RCSOFTCHECK(rcl_publish(&publisher, &pub, NULL));
 80027d0:	2200      	movs	r2, #0
 80027d2:	4920      	ldr	r1, [pc, #128]	; (8002854 <StartDefaultTask+0x3cc>)
 80027d4:	480e      	ldr	r0, [pc, #56]	; (8002810 <StartDefaultTask+0x388>)
 80027d6:	f011 f83f 	bl	8013858 <rcl_publish>
 80027da:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c
 80027de:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 80027e2:	e03b      	b.n	800285c <StartDefaultTask+0x3d4>
 80027e4:	08001ee1 	.word	0x08001ee1
 80027e8:	08001e81 	.word	0x08001e81
 80027ec:	08001e61 	.word	0x08001e61
 80027f0:	08001e35 	.word	0x08001e35
 80027f4:	2000be24 	.word	0x2000be24
 80027f8:	08002c85 	.word	0x08002c85
 80027fc:	08002cc9 	.word	0x08002cc9
 8002800:	08002d01 	.word	0x08002d01
 8002804:	08002d6d 	.word	0x08002d6d
 8002808:	08024054 	.word	0x08024054
 800280c:	200009a0 	.word	0x200009a0
 8002810:	200074fc 	.word	0x200074fc
 8002814:	0802407c 	.word	0x0802407c
 8002818:	080240a8 	.word	0x080240a8
 800281c:	080240ac 	.word	0x080240ac
 8002820:	080240b4 	.word	0x080240b4
 8002824:	080240c4 	.word	0x080240c4
 8002828:	080240d4 	.word	0x080240d4
 800282c:	20007500 	.word	0x20007500
 8002830:	080240e0 	.word	0x080240e0
 8002834:	080240f0 	.word	0x080240f0
 8002838:	080021e1 	.word	0x080021e1
 800283c:	20007270 	.word	0x20007270
 8002840:	20007258 	.word	0x20007258
 8002844:	0800222d 	.word	0x0800222d
 8002848:	20007278 	.word	0x20007278
 800284c:	080022e9 	.word	0x080022e9
 8002850:	200072a8 	.word	0x200072a8
 8002854:	200072e8 	.word	0x200072e8
 8002858:	08024118 	.word	0x08024118
 800285c:	2b00      	cmp	r3, #0
 800285e:	d006      	beq.n	800286e <StartDefaultTask+0x3e6>
 8002860:	f8d7 218c 	ldr.w	r2, [r7, #396]	; 0x18c
 8002864:	f240 21d2 	movw	r1, #722	; 0x2d2
 8002868:	481b      	ldr	r0, [pc, #108]	; (80028d8 <StartDefaultTask+0x450>)
 800286a:	f01d fe67 	bl	802053c <iprintf>

    //初期化
    HAL_GPIO_WritePin(GPIOB, LD2_Pin, GPIO_PIN_RESET);
 800286e:	2200      	movs	r2, #0
 8002870:	2180      	movs	r1, #128	; 0x80
 8002872:	481a      	ldr	r0, [pc, #104]	; (80028dc <StartDefaultTask+0x454>)
 8002874:	f002 fcba 	bl	80051ec <HAL_GPIO_WritePin>

	//記事ではmcmdなどの初期化コードを描くことになっている場所
	canSetting();
 8002878:	f7ff fbd0 	bl	800201c <canSetting>
	servo1Setting();
 800287c:	f7ff fbf8 	bl	8002070 <servo1Setting>
	servo2Setting();
 8002880:	f7ff fc22 	bl	80020c8 <servo2Setting>
//	mcmdMoter2Setting();
//	mcmdMoter3Setting();
//	mcmdMoter4Setting();
//	mcmdMoter5Setting();
//	mcmdMoter6Setting();
	airSetting();
 8002884:	f7ff fc4c 	bl	8002120 <airSetting>
	printf("calibrationFinished\r\n");
 8002888:	4815      	ldr	r0, [pc, #84]	; (80028e0 <StartDefaultTask+0x458>)
 800288a:	f01d febd 	bl	8020608 <puts>

	finishCANsetting = true;
 800288e:	4b15      	ldr	r3, [pc, #84]	; (80028e4 <StartDefaultTask+0x45c>)
 8002890:	2201      	movs	r2, #1
 8002892:	701a      	strb	r2, [r3, #0]

  /* Infinite loop */
  for(;;)
  {
	  // エグゼキューターを実行してリクエストを処理
	  rclc_executor_spin_some(&executor, RCL_MS_TO_NS(100));
 8002894:	f107 0188 	add.w	r1, r7, #136	; 0x88
 8002898:	a30d      	add	r3, pc, #52	; (adr r3, 80028d0 <StartDefaultTask+0x448>)
 800289a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800289e:	4608      	mov	r0, r1
 80028a0:	f012 f8c8 	bl	8014a34 <rclc_executor_spin_some>
	  RCSOFTCHECK(rcl_publish(&encpublisher, &enc, NULL));
 80028a4:	2200      	movs	r2, #0
 80028a6:	4910      	ldr	r1, [pc, #64]	; (80028e8 <StartDefaultTask+0x460>)
 80028a8:	4810      	ldr	r0, [pc, #64]	; (80028ec <StartDefaultTask+0x464>)
 80028aa:	f010 ffd5 	bl	8013858 <rcl_publish>
 80028ae:	f8c7 0188 	str.w	r0, [r7, #392]	; 0x188
 80028b2:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d006      	beq.n	80028c8 <StartDefaultTask+0x440>
 80028ba:	f8d7 2188 	ldr.w	r2, [r7, #392]	; 0x188
 80028be:	f240 21eb 	movw	r1, #747	; 0x2eb
 80028c2:	4805      	ldr	r0, [pc, #20]	; (80028d8 <StartDefaultTask+0x450>)
 80028c4:	f01d fe3a 	bl	802053c <iprintf>

	  osDelay(10);
 80028c8:	200a      	movs	r0, #10
 80028ca:	f00b f9e1 	bl	800dc90 <osDelay>
	  rclc_executor_spin_some(&executor, RCL_MS_TO_NS(100));
 80028ce:	e7e1      	b.n	8002894 <StartDefaultTask+0x40c>
 80028d0:	05f5e100 	.word	0x05f5e100
 80028d4:	00000000 	.word	0x00000000
 80028d8:	08024028 	.word	0x08024028
 80028dc:	40020400 	.word	0x40020400
 80028e0:	08024100 	.word	0x08024100
 80028e4:	2000bd64 	.word	0x2000bd64
 80028e8:	200072f8 	.word	0x200072f8
 80028ec:	20007500 	.word	0x20007500

080028f0 <StartSysCheckTask>:
	  air_device.device_num=1;
	  AirCylinder_SendOutput(&air_device, AIR_OFF);
}
/* USER CODE END Header_StartSysCheckTask */
void StartSysCheckTask(void *argument)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b082      	sub	sp, #8
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSysCheckTask */
  /* Infinite loop */
  for(;;)
  {
	  if(finishCANsetting){
 80028f8:	4b09      	ldr	r3, [pc, #36]	; (8002920 <StartSysCheckTask+0x30>)
 80028fa:	781b      	ldrb	r3, [r3, #0]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d009      	beq.n	8002914 <StartSysCheckTask+0x24>
		  if(!finishCheck){
 8002900:	4b08      	ldr	r3, [pc, #32]	; (8002924 <StartSysCheckTask+0x34>)
 8002902:	781b      	ldrb	r3, [r3, #0]
 8002904:	f083 0301 	eor.w	r3, r3, #1
 8002908:	b2db      	uxtb	r3, r3
 800290a:	2b00      	cmp	r3, #0
 800290c:	d002      	beq.n	8002914 <StartSysCheckTask+0x24>
		  	    //mcmdMoter4Checker();
			    //mcmdMoter5Checker();
		  		//servo1Checker();
		  		//servo2Checker();
		  		//osDelay(8000);
		  		finishCheck = true;
 800290e:	4b05      	ldr	r3, [pc, #20]	; (8002924 <StartSysCheckTask+0x34>)
 8002910:	2201      	movs	r2, #1
 8002912:	701a      	strb	r2, [r3, #0]
	  //airChecker();
	  //mcmdEncorder1Checker();
	  //mcmdEncorder2Checker();
	  //mcmdEncorder3Checker();
	  //mcmdEncorder4Checker();
	  osDelay(1000);
 8002914:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002918:	f00b f9ba 	bl	800dc90 <osDelay>
	  if(finishCANsetting){
 800291c:	e7ec      	b.n	80028f8 <StartSysCheckTask+0x8>
 800291e:	bf00      	nop
 8002920:	2000bd64 	.word	0x2000bd64
 8002924:	2000bd78 	.word	0x2000bd78

08002928 <velLimmiter>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartMotorRunTask */
float velLimmit = 3.0f;
float velLimmiter(float input){
 8002928:	b480      	push	{r7}
 800292a:	b083      	sub	sp, #12
 800292c:	af00      	add	r7, sp, #0
 800292e:	ed87 0a01 	vstr	s0, [r7, #4]
	if(input >= velLimmit){
 8002932:	4b0b      	ldr	r3, [pc, #44]	; (8002960 <velLimmiter+0x38>)
 8002934:	edd3 7a00 	vldr	s15, [r3]
 8002938:	ed97 7a01 	vldr	s14, [r7, #4]
 800293c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002940:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002944:	db02      	blt.n	800294c <velLimmiter+0x24>
		input = velLimmit;
 8002946:	4b06      	ldr	r3, [pc, #24]	; (8002960 <velLimmiter+0x38>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	607b      	str	r3, [r7, #4]
	}
	return input;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	ee07 3a90 	vmov	s15, r3
}
 8002952:	eeb0 0a67 	vmov.f32	s0, s15
 8002956:	370c      	adds	r7, #12
 8002958:	46bd      	mov	sp, r7
 800295a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295e:	4770      	bx	lr
 8002960:	20000000 	.word	0x20000000

08002964 <motorRun>:
void motorRun(){
 8002964:	b580      	push	{r7, lr}
 8002966:	af00      	add	r7, sp, #0
	//初期化
	MCMD_SetTarget(&mcmd4M1_struct, 0.0f);
 8002968:	ed9f 0a2b 	vldr	s0, [pc, #172]	; 8002a18 <motorRun+0xb4>
 800296c:	482b      	ldr	r0, [pc, #172]	; (8002a1c <motorRun+0xb8>)
 800296e:	f7fe fdf9 	bl	8001564 <MCMD_SetTarget>
	MCMD_SetTarget(&mcmd4M2_struct, 0.0f);
 8002972:	ed9f 0a29 	vldr	s0, [pc, #164]	; 8002a18 <motorRun+0xb4>
 8002976:	482a      	ldr	r0, [pc, #168]	; (8002a20 <motorRun+0xbc>)
 8002978:	f7fe fdf4 	bl	8001564 <MCMD_SetTarget>
	MCMD_SetTarget(&mcmd4M3_struct, 0.0f);
 800297c:	ed9f 0a26 	vldr	s0, [pc, #152]	; 8002a18 <motorRun+0xb4>
 8002980:	4828      	ldr	r0, [pc, #160]	; (8002a24 <motorRun+0xc0>)
 8002982:	f7fe fdef 	bl	8001564 <MCMD_SetTarget>
	MCMD_SetTarget(&mcmd4M4_struct, 0.0f);
 8002986:	ed9f 0a24 	vldr	s0, [pc, #144]	; 8002a18 <motorRun+0xb4>
 800298a:	4827      	ldr	r0, [pc, #156]	; (8002a28 <motorRun+0xc4>)
 800298c:	f7fe fdea 	bl	8001564 <MCMD_SetTarget>
	MCMD_SetTarget(&mcmd4M5_struct, 0.0f);
 8002990:	ed9f 0a21 	vldr	s0, [pc, #132]	; 8002a18 <motorRun+0xb4>
 8002994:	4825      	ldr	r0, [pc, #148]	; (8002a2c <motorRun+0xc8>)
 8002996:	f7fe fde5 	bl	8001564 <MCMD_SetTarget>
	MCMD_SetTarget(&mcmd4M6_struct, 0.0f);
 800299a:	ed9f 0a1f 	vldr	s0, [pc, #124]	; 8002a18 <motorRun+0xb4>
 800299e:	4824      	ldr	r0, [pc, #144]	; (8002a30 <motorRun+0xcc>)
 80029a0:	f7fe fde0 	bl	8001564 <MCMD_SetTarget>

	MCMD_SetTarget(&mcmd4M1_struct, velLimmiter(cmd_motor[0]));
 80029a4:	4b23      	ldr	r3, [pc, #140]	; (8002a34 <motorRun+0xd0>)
 80029a6:	edd3 7a00 	vldr	s15, [r3]
 80029aa:	eeb0 0a67 	vmov.f32	s0, s15
 80029ae:	f7ff ffbb 	bl	8002928 <velLimmiter>
 80029b2:	eef0 7a40 	vmov.f32	s15, s0
 80029b6:	eeb0 0a67 	vmov.f32	s0, s15
 80029ba:	4818      	ldr	r0, [pc, #96]	; (8002a1c <motorRun+0xb8>)
 80029bc:	f7fe fdd2 	bl	8001564 <MCMD_SetTarget>
	MCMD_SetTarget(&mcmd4M2_struct, velLimmiter(cmd_motor[1]));
 80029c0:	4b1c      	ldr	r3, [pc, #112]	; (8002a34 <motorRun+0xd0>)
 80029c2:	edd3 7a01 	vldr	s15, [r3, #4]
 80029c6:	eeb0 0a67 	vmov.f32	s0, s15
 80029ca:	f7ff ffad 	bl	8002928 <velLimmiter>
 80029ce:	eef0 7a40 	vmov.f32	s15, s0
 80029d2:	eeb0 0a67 	vmov.f32	s0, s15
 80029d6:	4812      	ldr	r0, [pc, #72]	; (8002a20 <motorRun+0xbc>)
 80029d8:	f7fe fdc4 	bl	8001564 <MCMD_SetTarget>
	MCMD_SetTarget(&mcmd4M3_struct, velLimmiter(cmd_motor[2]));
 80029dc:	4b15      	ldr	r3, [pc, #84]	; (8002a34 <motorRun+0xd0>)
 80029de:	edd3 7a02 	vldr	s15, [r3, #8]
 80029e2:	eeb0 0a67 	vmov.f32	s0, s15
 80029e6:	f7ff ff9f 	bl	8002928 <velLimmiter>
 80029ea:	eef0 7a40 	vmov.f32	s15, s0
 80029ee:	eeb0 0a67 	vmov.f32	s0, s15
 80029f2:	480c      	ldr	r0, [pc, #48]	; (8002a24 <motorRun+0xc0>)
 80029f4:	f7fe fdb6 	bl	8001564 <MCMD_SetTarget>
	MCMD_SetTarget(&mcmd4M4_struct, velLimmiter(cmd_motor[3]));
 80029f8:	4b0e      	ldr	r3, [pc, #56]	; (8002a34 <motorRun+0xd0>)
 80029fa:	edd3 7a03 	vldr	s15, [r3, #12]
 80029fe:	eeb0 0a67 	vmov.f32	s0, s15
 8002a02:	f7ff ff91 	bl	8002928 <velLimmiter>
 8002a06:	eef0 7a40 	vmov.f32	s15, s0
 8002a0a:	eeb0 0a67 	vmov.f32	s0, s15
 8002a0e:	4806      	ldr	r0, [pc, #24]	; (8002a28 <motorRun+0xc4>)
 8002a10:	f7fe fda8 	bl	8001564 <MCMD_SetTarget>
	//MCMD_SetTarget(&mcmd4M5_struct, velLimmiter(cmd_motor[3]));
	//MCMD_SetTarget(&mcmd4M4_struct, velLimmiter(cmd_motor[3]));
}
 8002a14:	bf00      	nop
 8002a16:	bd80      	pop	{r7, pc}
 8002a18:	00000000 	.word	0x00000000
 8002a1c:	20007348 	.word	0x20007348
 8002a20:	20007388 	.word	0x20007388
 8002a24:	200073c8 	.word	0x200073c8
 8002a28:	20007408 	.word	0x20007408
 8002a2c:	20007448 	.word	0x20007448
 8002a30:	20007488 	.word	0x20007488
 8002a34:	2000bd68 	.word	0x2000bd68

08002a38 <StartMotorRunTask>:
void StartMotorRunTask(void *argument)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b082      	sub	sp, #8
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartMotorRunTask */
  /* Infinite loop */
  for(;;)
  {
	  motorRun();
 8002a40:	f7ff ff90 	bl	8002964 <motorRun>

    osDelay(10);
 8002a44:	200a      	movs	r0, #10
 8002a46:	f00b f923 	bl	800dc90 <osDelay>
	  motorRun();
 8002a4a:	e7f9      	b.n	8002a40 <StartMotorRunTask+0x8>

08002a4c <StartEncorderTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartEncorderTask */
void StartEncorderTask(void *argument)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b082      	sub	sp, #8
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
//	  enc.encbackleft = Get_MCMD_Feedback(&(mcmd4M4_struct.device)).value;
//	  enc.enclx = Get_MCMD_Feedback(&(mcmd4M5_struct.device)).value;
//	  enc.encly = 0.0f;
//	  enc.encadditional = Get_MCMD_Feedback(&(mcmd4M6_struct.device)).value;

    osDelay(10);
 8002a54:	200a      	movs	r0, #10
 8002a56:	f00b f91b 	bl	800dc90 <osDelay>
 8002a5a:	e7fb      	b.n	8002a54 <StartEncorderTask+0x8>

08002a5c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b08a      	sub	sp, #40	; 0x28
 8002a60:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a62:	f107 0314 	add.w	r3, r7, #20
 8002a66:	2200      	movs	r2, #0
 8002a68:	601a      	str	r2, [r3, #0]
 8002a6a:	605a      	str	r2, [r3, #4]
 8002a6c:	609a      	str	r2, [r3, #8]
 8002a6e:	60da      	str	r2, [r3, #12]
 8002a70:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002a72:	4b2a      	ldr	r3, [pc, #168]	; (8002b1c <MX_GPIO_Init+0xc0>)
 8002a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a76:	4a29      	ldr	r2, [pc, #164]	; (8002b1c <MX_GPIO_Init+0xc0>)
 8002a78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a7c:	6313      	str	r3, [r2, #48]	; 0x30
 8002a7e:	4b27      	ldr	r3, [pc, #156]	; (8002b1c <MX_GPIO_Init+0xc0>)
 8002a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a86:	613b      	str	r3, [r7, #16]
 8002a88:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002a8a:	4b24      	ldr	r3, [pc, #144]	; (8002b1c <MX_GPIO_Init+0xc0>)
 8002a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a8e:	4a23      	ldr	r2, [pc, #140]	; (8002b1c <MX_GPIO_Init+0xc0>)
 8002a90:	f043 0310 	orr.w	r3, r3, #16
 8002a94:	6313      	str	r3, [r2, #48]	; 0x30
 8002a96:	4b21      	ldr	r3, [pc, #132]	; (8002b1c <MX_GPIO_Init+0xc0>)
 8002a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a9a:	f003 0310 	and.w	r3, r3, #16
 8002a9e:	60fb      	str	r3, [r7, #12]
 8002aa0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002aa2:	4b1e      	ldr	r3, [pc, #120]	; (8002b1c <MX_GPIO_Init+0xc0>)
 8002aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aa6:	4a1d      	ldr	r2, [pc, #116]	; (8002b1c <MX_GPIO_Init+0xc0>)
 8002aa8:	f043 0302 	orr.w	r3, r3, #2
 8002aac:	6313      	str	r3, [r2, #48]	; 0x30
 8002aae:	4b1b      	ldr	r3, [pc, #108]	; (8002b1c <MX_GPIO_Init+0xc0>)
 8002ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ab2:	f003 0302 	and.w	r3, r3, #2
 8002ab6:	60bb      	str	r3, [r7, #8]
 8002ab8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002aba:	4b18      	ldr	r3, [pc, #96]	; (8002b1c <MX_GPIO_Init+0xc0>)
 8002abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002abe:	4a17      	ldr	r2, [pc, #92]	; (8002b1c <MX_GPIO_Init+0xc0>)
 8002ac0:	f043 0308 	orr.w	r3, r3, #8
 8002ac4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ac6:	4b15      	ldr	r3, [pc, #84]	; (8002b1c <MX_GPIO_Init+0xc0>)
 8002ac8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aca:	f003 0308 	and.w	r3, r3, #8
 8002ace:	607b      	str	r3, [r7, #4]
 8002ad0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ad2:	4b12      	ldr	r3, [pc, #72]	; (8002b1c <MX_GPIO_Init+0xc0>)
 8002ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ad6:	4a11      	ldr	r2, [pc, #68]	; (8002b1c <MX_GPIO_Init+0xc0>)
 8002ad8:	f043 0301 	orr.w	r3, r3, #1
 8002adc:	6313      	str	r3, [r2, #48]	; 0x30
 8002ade:	4b0f      	ldr	r3, [pc, #60]	; (8002b1c <MX_GPIO_Init+0xc0>)
 8002ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ae2:	f003 0301 	and.w	r3, r3, #1
 8002ae6:	603b      	str	r3, [r7, #0]
 8002ae8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, M11_Pin|M12_Pin|LD2_Pin|M21_Pin
 8002aea:	2200      	movs	r2, #0
 8002aec:	f44f 6178 	mov.w	r1, #3968	; 0xf80
 8002af0:	480b      	ldr	r0, [pc, #44]	; (8002b20 <MX_GPIO_Init+0xc4>)
 8002af2:	f002 fb7b 	bl	80051ec <HAL_GPIO_WritePin>
                          |M22_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = M11_Pin|M12_Pin|LD2_Pin|M21_Pin
 8002af6:	f44f 6378 	mov.w	r3, #3968	; 0xf80
 8002afa:	617b      	str	r3, [r7, #20]
                          |M22_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002afc:	2301      	movs	r3, #1
 8002afe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b00:	2300      	movs	r3, #0
 8002b02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b04:	2300      	movs	r3, #0
 8002b06:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b08:	f107 0314 	add.w	r3, r7, #20
 8002b0c:	4619      	mov	r1, r3
 8002b0e:	4804      	ldr	r0, [pc, #16]	; (8002b20 <MX_GPIO_Init+0xc4>)
 8002b10:	f002 f9c0 	bl	8004e94 <HAL_GPIO_Init>

}
 8002b14:	bf00      	nop
 8002b16:	3728      	adds	r7, #40	; 0x28
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd80      	pop	{r7, pc}
 8002b1c:	40023800 	.word	0x40023800
 8002b20:	40020400 	.word	0x40020400

08002b24 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */


PUTCHAR_PROTOTYPE {
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b082      	sub	sp, #8
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	4603      	mov	r3, r0
 8002b2c:	71fb      	strb	r3, [r7, #7]
    HAL_UART_Transmit(&huart3, &ch, 1, 500);
 8002b2e:	1df9      	adds	r1, r7, #7
 8002b30:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8002b34:	2201      	movs	r2, #1
 8002b36:	4804      	ldr	r0, [pc, #16]	; (8002b48 <__io_putchar+0x24>)
 8002b38:	f005 ffc4 	bl	8008ac4 <HAL_UART_Transmit>
    return ch;
 8002b3c:	79fb      	ldrb	r3, [r7, #7]
}
 8002b3e:	4618      	mov	r0, r3
 8002b40:	3708      	adds	r7, #8
 8002b42:	46bd      	mov	sp, r7
 8002b44:	bd80      	pop	{r7, pc}
 8002b46:	bf00      	nop
 8002b48:	2000be24 	.word	0x2000be24

08002b4c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002b50:	f000 fdfb 	bl	800374a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002b54:	f000 f812 	bl	8002b7c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002b58:	f7ff ff80 	bl	8002a5c <MX_GPIO_Init>
  MX_DMA_Init();
 8002b5c:	f7ff f944 	bl	8001de8 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8002b60:	f000 fcca 	bl	80034f8 <MX_USART3_UART_Init>
  MX_TIM1_Init();
 8002b64:	f000 fbd4 	bl	8003310 <MX_TIM1_Init>
  MX_CAN1_Init();
 8002b68:	f7fe fe58 	bl	800181c <MX_CAN1_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in freertos.c) */
 8002b6c:	f00a ff80 	bl	800da70 <osKernelInitialize>
  MX_FREERTOS_Init();
 8002b70:	f7ff fafa 	bl	8002168 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8002b74:	f00a ffb0 	bl	800dad8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002b78:	e7fe      	b.n	8002b78 <main+0x2c>
	...

08002b7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002b7c:	b580      	push	{r7, lr}
 8002b7e:	b094      	sub	sp, #80	; 0x50
 8002b80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002b82:	f107 031c 	add.w	r3, r7, #28
 8002b86:	2234      	movs	r2, #52	; 0x34
 8002b88:	2100      	movs	r1, #0
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	f01d ff82 	bl	8020a94 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002b90:	f107 0308 	add.w	r3, r7, #8
 8002b94:	2200      	movs	r2, #0
 8002b96:	601a      	str	r2, [r3, #0]
 8002b98:	605a      	str	r2, [r3, #4]
 8002b9a:	609a      	str	r2, [r3, #8]
 8002b9c:	60da      	str	r2, [r3, #12]
 8002b9e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ba0:	4b2c      	ldr	r3, [pc, #176]	; (8002c54 <SystemClock_Config+0xd8>)
 8002ba2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ba4:	4a2b      	ldr	r2, [pc, #172]	; (8002c54 <SystemClock_Config+0xd8>)
 8002ba6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002baa:	6413      	str	r3, [r2, #64]	; 0x40
 8002bac:	4b29      	ldr	r3, [pc, #164]	; (8002c54 <SystemClock_Config+0xd8>)
 8002bae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bb4:	607b      	str	r3, [r7, #4]
 8002bb6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002bb8:	4b27      	ldr	r3, [pc, #156]	; (8002c58 <SystemClock_Config+0xdc>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002bc0:	4a25      	ldr	r2, [pc, #148]	; (8002c58 <SystemClock_Config+0xdc>)
 8002bc2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002bc6:	6013      	str	r3, [r2, #0]
 8002bc8:	4b23      	ldr	r3, [pc, #140]	; (8002c58 <SystemClock_Config+0xdc>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002bd0:	603b      	str	r3, [r7, #0]
 8002bd2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002bd4:	2301      	movs	r3, #1
 8002bd6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002bd8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002bdc:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002bde:	2302      	movs	r3, #2
 8002be0:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002be2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002be6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002be8:	2304      	movs	r3, #4
 8002bea:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8002bec:	2360      	movs	r3, #96	; 0x60
 8002bee:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002bf0:	2302      	movs	r3, #2
 8002bf2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8002bf4:	2304      	movs	r3, #4
 8002bf6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002bf8:	2302      	movs	r3, #2
 8002bfa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002bfc:	f107 031c 	add.w	r3, r7, #28
 8002c00:	4618      	mov	r0, r3
 8002c02:	f003 fe2f 	bl	8006864 <HAL_RCC_OscConfig>
 8002c06:	4603      	mov	r3, r0
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d001      	beq.n	8002c10 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002c0c:	f000 f835 	bl	8002c7a <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002c10:	f003 fdd8 	bl	80067c4 <HAL_PWREx_EnableOverDrive>
 8002c14:	4603      	mov	r3, r0
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d001      	beq.n	8002c1e <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8002c1a:	f000 f82e 	bl	8002c7a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002c1e:	230f      	movs	r3, #15
 8002c20:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002c22:	2302      	movs	r3, #2
 8002c24:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002c26:	2300      	movs	r3, #0
 8002c28:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002c2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c2e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002c30:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002c34:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8002c36:	f107 0308 	add.w	r3, r7, #8
 8002c3a:	2103      	movs	r1, #3
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	f004 f8bf 	bl	8006dc0 <HAL_RCC_ClockConfig>
 8002c42:	4603      	mov	r3, r0
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d001      	beq.n	8002c4c <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8002c48:	f000 f817 	bl	8002c7a <Error_Handler>
  }
}
 8002c4c:	bf00      	nop
 8002c4e:	3750      	adds	r7, #80	; 0x50
 8002c50:	46bd      	mov	sp, r7
 8002c52:	bd80      	pop	{r7, pc}
 8002c54:	40023800 	.word	0x40023800
 8002c58:	40007000 	.word	0x40007000

08002c5c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b082      	sub	sp, #8
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c6c:	d101      	bne.n	8002c72 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002c6e:	f000 fd79 	bl	8003764 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002c72:	bf00      	nop
 8002c74:	3708      	adds	r7, #8
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}

08002c7a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c7a:	b480      	push	{r7}
 8002c7c:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002c7e:	b672      	cpsid	i
}
 8002c80:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002c82:	e7fe      	b.n	8002c82 <Error_Handler+0x8>

08002c84 <microros_allocate>:
void vPortFreeMicroROS( void *pv );
void *pvPortReallocMicroROS( void *pv, size_t xWantedSize );
size_t getBlockSize( void *pv );
void *pvPortCallocMicroROS( size_t num, size_t xWantedSize );

void * microros_allocate(size_t size, void * state){
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b082      	sub	sp, #8
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	6078      	str	r0, [r7, #4]
 8002c8c:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Alloc %d (prev: %d B)\n",size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 8002c8e:	4b0c      	ldr	r3, [pc, #48]	; (8002cc0 <microros_allocate+0x3c>)
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	461a      	mov	r2, r3
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	4413      	add	r3, r2
 8002c98:	461a      	mov	r2, r3
 8002c9a:	4b09      	ldr	r3, [pc, #36]	; (8002cc0 <microros_allocate+0x3c>)
 8002c9c:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 8002c9e:	4b09      	ldr	r3, [pc, #36]	; (8002cc4 <microros_allocate+0x40>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	461a      	mov	r2, r3
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	4413      	add	r3, r2
 8002ca8:	461a      	mov	r2, r3
 8002caa:	4b06      	ldr	r3, [pc, #24]	; (8002cc4 <microros_allocate+0x40>)
 8002cac:	601a      	str	r2, [r3, #0]
  return pvPortMallocMicroROS(size);
 8002cae:	6878      	ldr	r0, [r7, #4]
 8002cb0:	f7fe fe46 	bl	8001940 <pvPortMallocMicroROS>
 8002cb4:	4603      	mov	r3, r0
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	3708      	adds	r7, #8
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	2000bd7c 	.word	0x2000bd7c
 8002cc4:	2000bd80 	.word	0x2000bd80

08002cc8 <microros_deallocate>:

void microros_deallocate(void * pointer, void * state){
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b082      	sub	sp, #8
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]
 8002cd0:	6039      	str	r1, [r7, #0]
  (void) state;
  // printf("-- Free %d (prev: %d B)\n",getBlockSize(pointer), xPortGetFreeHeapSize());
  if (NULL != pointer){
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d00c      	beq.n	8002cf2 <microros_deallocate+0x2a>
    usedMemory -= getBlockSize(pointer);
 8002cd8:	6878      	ldr	r0, [r7, #4]
 8002cda:	f7fe ff59 	bl	8001b90 <getBlockSize>
 8002cde:	4603      	mov	r3, r0
 8002ce0:	4a06      	ldr	r2, [pc, #24]	; (8002cfc <microros_deallocate+0x34>)
 8002ce2:	6812      	ldr	r2, [r2, #0]
 8002ce4:	1ad3      	subs	r3, r2, r3
 8002ce6:	461a      	mov	r2, r3
 8002ce8:	4b04      	ldr	r3, [pc, #16]	; (8002cfc <microros_deallocate+0x34>)
 8002cea:	601a      	str	r2, [r3, #0]
    vPortFreeMicroROS(pointer);
 8002cec:	6878      	ldr	r0, [r7, #4]
 8002cee:	f7fe fef1 	bl	8001ad4 <vPortFreeMicroROS>
  }
}
 8002cf2:	bf00      	nop
 8002cf4:	3708      	adds	r7, #8
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bd80      	pop	{r7, pc}
 8002cfa:	bf00      	nop
 8002cfc:	2000bd80 	.word	0x2000bd80

08002d00 <microros_reallocate>:

void * microros_reallocate(void * pointer, size_t size, void * state){
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b084      	sub	sp, #16
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	60f8      	str	r0, [r7, #12]
 8002d08:	60b9      	str	r1, [r7, #8]
 8002d0a:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Realloc %d -> %d (prev: %d B)\n",getBlockSize(pointer),size, xPortGetFreeHeapSize());
  absoluteUsedMemory += size;
 8002d0c:	4b15      	ldr	r3, [pc, #84]	; (8002d64 <microros_reallocate+0x64>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	461a      	mov	r2, r3
 8002d12:	68bb      	ldr	r3, [r7, #8]
 8002d14:	4413      	add	r3, r2
 8002d16:	461a      	mov	r2, r3
 8002d18:	4b12      	ldr	r3, [pc, #72]	; (8002d64 <microros_reallocate+0x64>)
 8002d1a:	601a      	str	r2, [r3, #0]
  usedMemory += size;
 8002d1c:	4b12      	ldr	r3, [pc, #72]	; (8002d68 <microros_reallocate+0x68>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	461a      	mov	r2, r3
 8002d22:	68bb      	ldr	r3, [r7, #8]
 8002d24:	4413      	add	r3, r2
 8002d26:	461a      	mov	r2, r3
 8002d28:	4b0f      	ldr	r3, [pc, #60]	; (8002d68 <microros_reallocate+0x68>)
 8002d2a:	601a      	str	r2, [r3, #0]
  if (NULL == pointer){
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d104      	bne.n	8002d3c <microros_reallocate+0x3c>
    return pvPortMallocMicroROS(size);
 8002d32:	68b8      	ldr	r0, [r7, #8]
 8002d34:	f7fe fe04 	bl	8001940 <pvPortMallocMicroROS>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	e00e      	b.n	8002d5a <microros_reallocate+0x5a>
  } else {
    usedMemory -= getBlockSize(pointer);
 8002d3c:	68f8      	ldr	r0, [r7, #12]
 8002d3e:	f7fe ff27 	bl	8001b90 <getBlockSize>
 8002d42:	4603      	mov	r3, r0
 8002d44:	4a08      	ldr	r2, [pc, #32]	; (8002d68 <microros_reallocate+0x68>)
 8002d46:	6812      	ldr	r2, [r2, #0]
 8002d48:	1ad3      	subs	r3, r2, r3
 8002d4a:	461a      	mov	r2, r3
 8002d4c:	4b06      	ldr	r3, [pc, #24]	; (8002d68 <microros_reallocate+0x68>)
 8002d4e:	601a      	str	r2, [r3, #0]
    return pvPortReallocMicroROS(pointer,size);
 8002d50:	68b9      	ldr	r1, [r7, #8]
 8002d52:	68f8      	ldr	r0, [r7, #12]
 8002d54:	f7fe ff3a 	bl	8001bcc <pvPortReallocMicroROS>
 8002d58:	4603      	mov	r3, r0
  }
}
 8002d5a:	4618      	mov	r0, r3
 8002d5c:	3710      	adds	r7, #16
 8002d5e:	46bd      	mov	sp, r7
 8002d60:	bd80      	pop	{r7, pc}
 8002d62:	bf00      	nop
 8002d64:	2000bd7c 	.word	0x2000bd7c
 8002d68:	2000bd80 	.word	0x2000bd80

08002d6c <microros_zero_allocate>:

void * microros_zero_allocate(size_t number_of_elements, size_t size_of_element, void * state){
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	b084      	sub	sp, #16
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	60f8      	str	r0, [r7, #12]
 8002d74:	60b9      	str	r1, [r7, #8]
 8002d76:	607a      	str	r2, [r7, #4]
  (void) state;
  // printf("-- Calloc %d x %d = %d -> (prev: %d B)\n",number_of_elements,size_of_element, number_of_elements*size_of_element, xPortGetFreeHeapSize());
  absoluteUsedMemory += number_of_elements*size_of_element;
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	68ba      	ldr	r2, [r7, #8]
 8002d7c:	fb02 f303 	mul.w	r3, r2, r3
 8002d80:	4a0c      	ldr	r2, [pc, #48]	; (8002db4 <microros_zero_allocate+0x48>)
 8002d82:	6812      	ldr	r2, [r2, #0]
 8002d84:	4413      	add	r3, r2
 8002d86:	461a      	mov	r2, r3
 8002d88:	4b0a      	ldr	r3, [pc, #40]	; (8002db4 <microros_zero_allocate+0x48>)
 8002d8a:	601a      	str	r2, [r3, #0]
  usedMemory += number_of_elements*size_of_element;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	68ba      	ldr	r2, [r7, #8]
 8002d90:	fb02 f303 	mul.w	r3, r2, r3
 8002d94:	4a08      	ldr	r2, [pc, #32]	; (8002db8 <microros_zero_allocate+0x4c>)
 8002d96:	6812      	ldr	r2, [r2, #0]
 8002d98:	4413      	add	r3, r2
 8002d9a:	461a      	mov	r2, r3
 8002d9c:	4b06      	ldr	r3, [pc, #24]	; (8002db8 <microros_zero_allocate+0x4c>)
 8002d9e:	601a      	str	r2, [r3, #0]
  return pvPortCallocMicroROS(number_of_elements,size_of_element);
 8002da0:	68b9      	ldr	r1, [r7, #8]
 8002da2:	68f8      	ldr	r0, [r7, #12]
 8002da4:	f7fe ff3f 	bl	8001c26 <pvPortCallocMicroROS>
 8002da8:	4603      	mov	r3, r0
 8002daa:	4618      	mov	r0, r3
 8002dac:	3710      	adds	r7, #16
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bd80      	pop	{r7, pc}
 8002db2:	bf00      	nop
 8002db4:	2000bd7c 	.word	0x2000bd7c
 8002db8:	2000bd80 	.word	0x2000bd80
 8002dbc:	00000000 	.word	0x00000000

08002dc0 <UTILS_NanosecondsToTimespec>:
#define NANOSECONDS_PER_SECOND     ( 1000000000LL )                                /**< Nanoseconds per second. */
#define NANOSECONDS_PER_TICK       ( NANOSECONDS_PER_SECOND / configTICK_RATE_HZ ) /**< Nanoseconds per FreeRTOS tick. */

void UTILS_NanosecondsToTimespec( int64_t llSource,
                                  struct timespec * const pxDestination )
{
 8002dc0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002dc4:	b086      	sub	sp, #24
 8002dc6:	af00      	add	r7, sp, #0
 8002dc8:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8002dcc:	607a      	str	r2, [r7, #4]
    long lCarrySec = 0;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	617b      	str	r3, [r7, #20]

    /* Convert to timespec. */
    pxDestination->tv_sec = ( time_t ) ( llSource / NANOSECONDS_PER_SECOND );
 8002dd2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002dd6:	a320      	add	r3, pc, #128	; (adr r3, 8002e58 <UTILS_NanosecondsToTimespec+0x98>)
 8002dd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ddc:	f7fd fc54 	bl	8000688 <__aeabi_ldivmod>
 8002de0:	4602      	mov	r2, r0
 8002de2:	460b      	mov	r3, r1
 8002de4:	6879      	ldr	r1, [r7, #4]
 8002de6:	e9c1 2300 	strd	r2, r3, [r1]
    pxDestination->tv_nsec = ( long ) ( llSource % NANOSECONDS_PER_SECOND );
 8002dea:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002dee:	a31a      	add	r3, pc, #104	; (adr r3, 8002e58 <UTILS_NanosecondsToTimespec+0x98>)
 8002df0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002df4:	f7fd fc48 	bl	8000688 <__aeabi_ldivmod>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	609a      	str	r2, [r3, #8]

    /* Subtract from tv_sec if tv_nsec < 0. */
    if( pxDestination->tv_nsec < 0L )
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	689b      	ldr	r3, [r3, #8]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	da20      	bge.n	8002e46 <UTILS_NanosecondsToTimespec+0x86>
    {
        /* Compute the number of seconds to carry. */
        lCarrySec = ( pxDestination->tv_nsec / ( long ) NANOSECONDS_PER_SECOND ) + 1L;
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	4a11      	ldr	r2, [pc, #68]	; (8002e50 <UTILS_NanosecondsToTimespec+0x90>)
 8002e0a:	fb82 1203 	smull	r1, r2, r2, r3
 8002e0e:	1712      	asrs	r2, r2, #28
 8002e10:	17db      	asrs	r3, r3, #31
 8002e12:	1ad3      	subs	r3, r2, r3
 8002e14:	3301      	adds	r3, #1
 8002e16:	617b      	str	r3, [r7, #20]

        pxDestination->tv_sec -= ( time_t ) ( lCarrySec );
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e1e:	6979      	ldr	r1, [r7, #20]
 8002e20:	17c8      	asrs	r0, r1, #31
 8002e22:	460c      	mov	r4, r1
 8002e24:	4605      	mov	r5, r0
 8002e26:	ebb2 0804 	subs.w	r8, r2, r4
 8002e2a:	eb63 0905 	sbc.w	r9, r3, r5
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	e9c3 8900 	strd	r8, r9, [r3]
        pxDestination->tv_nsec += lCarrySec * ( long ) NANOSECONDS_PER_SECOND;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	689a      	ldr	r2, [r3, #8]
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	4906      	ldr	r1, [pc, #24]	; (8002e54 <UTILS_NanosecondsToTimespec+0x94>)
 8002e3c:	fb01 f303 	mul.w	r3, r1, r3
 8002e40:	441a      	add	r2, r3
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	609a      	str	r2, [r3, #8]
    }
}
 8002e46:	bf00      	nop
 8002e48:	3718      	adds	r7, #24
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002e50:	44b82fa1 	.word	0x44b82fa1
 8002e54:	3b9aca00 	.word	0x3b9aca00
 8002e58:	3b9aca00 	.word	0x3b9aca00
 8002e5c:	00000000 	.word	0x00000000

08002e60 <clock_gettime>:

int clock_gettime( int clock_id,
                   struct timespec * tp )
{
 8002e60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e64:	b08e      	sub	sp, #56	; 0x38
 8002e66:	af00      	add	r7, sp, #0
 8002e68:	6278      	str	r0, [r7, #36]	; 0x24
 8002e6a:	6239      	str	r1, [r7, #32]
    TimeOut_t xCurrentTime = { 0 };
 8002e6c:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8002e70:	2300      	movs	r3, #0
 8002e72:	6013      	str	r3, [r2, #0]
 8002e74:	6053      	str	r3, [r2, #4]

    /* Intermediate variable used to convert TimeOut_t to struct timespec.
     * Also used to detect overflow issues. It must be unsigned because the
     * behavior of signed integer overflow is undefined. */
    uint64_t ullTickCount = 0ULL;
 8002e76:	f04f 0200 	mov.w	r2, #0
 8002e7a:	f04f 0300 	mov.w	r3, #0
 8002e7e:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    /* Silence warnings about unused parameters. */
    ( void ) clock_id;

    /* Get the current tick count and overflow count. vTaskSetTimeOutState()
     * is used to get these values because they are both static in tasks.c. */
    vTaskSetTimeOutState( &xCurrentTime );
 8002e82:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002e86:	4618      	mov	r0, r3
 8002e88:	f00c fa00 	bl	800f28c <vTaskSetTimeOutState>

    /* Adjust the tick count for the number of times a TickType_t has overflowed.
     * portMAX_DELAY should be the maximum value of a TickType_t. */
    ullTickCount = ( uint64_t ) ( xCurrentTime.xOverflowCount ) << ( sizeof( TickType_t ) * 8 );
 8002e8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002e8e:	17da      	asrs	r2, r3, #31
 8002e90:	61bb      	str	r3, [r7, #24]
 8002e92:	61fa      	str	r2, [r7, #28]
 8002e94:	f04f 0200 	mov.w	r2, #0
 8002e98:	f04f 0300 	mov.w	r3, #0
 8002e9c:	69b9      	ldr	r1, [r7, #24]
 8002e9e:	000b      	movs	r3, r1
 8002ea0:	2200      	movs	r2, #0
 8002ea2:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

    /* Add the current tick count. */
    ullTickCount += xCurrentTime.xTimeOnEntering;
 8002ea6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ea8:	2200      	movs	r2, #0
 8002eaa:	461c      	mov	r4, r3
 8002eac:	4615      	mov	r5, r2
 8002eae:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002eb2:	1911      	adds	r1, r2, r4
 8002eb4:	60b9      	str	r1, [r7, #8]
 8002eb6:	416b      	adcs	r3, r5
 8002eb8:	60fb      	str	r3, [r7, #12]
 8002eba:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8002ebe:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30

    /* Convert ullTickCount to timespec. */
    UTILS_NanosecondsToTimespec( ( int64_t ) ullTickCount * NANOSECONDS_PER_TICK, tp );
 8002ec2:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8002ec6:	4602      	mov	r2, r0
 8002ec8:	460b      	mov	r3, r1
 8002eca:	f04f 0400 	mov.w	r4, #0
 8002ece:	f04f 0500 	mov.w	r5, #0
 8002ed2:	015d      	lsls	r5, r3, #5
 8002ed4:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 8002ed8:	0154      	lsls	r4, r2, #5
 8002eda:	4622      	mov	r2, r4
 8002edc:	462b      	mov	r3, r5
 8002ede:	ebb2 0800 	subs.w	r8, r2, r0
 8002ee2:	eb63 0901 	sbc.w	r9, r3, r1
 8002ee6:	f04f 0200 	mov.w	r2, #0
 8002eea:	f04f 0300 	mov.w	r3, #0
 8002eee:	ea4f 2349 	mov.w	r3, r9, lsl #9
 8002ef2:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 8002ef6:	ea4f 2248 	mov.w	r2, r8, lsl #9
 8002efa:	4690      	mov	r8, r2
 8002efc:	4699      	mov	r9, r3
 8002efe:	eb18 0a00 	adds.w	sl, r8, r0
 8002f02:	eb49 0b01 	adc.w	fp, r9, r1
 8002f06:	f04f 0200 	mov.w	r2, #0
 8002f0a:	f04f 0300 	mov.w	r3, #0
 8002f0e:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002f12:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002f16:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002f1a:	ebb2 040a 	subs.w	r4, r2, sl
 8002f1e:	603c      	str	r4, [r7, #0]
 8002f20:	eb63 030b 	sbc.w	r3, r3, fp
 8002f24:	607b      	str	r3, [r7, #4]
 8002f26:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002f2a:	4623      	mov	r3, r4
 8002f2c:	181b      	adds	r3, r3, r0
 8002f2e:	613b      	str	r3, [r7, #16]
 8002f30:	462b      	mov	r3, r5
 8002f32:	eb41 0303 	adc.w	r3, r1, r3
 8002f36:	617b      	str	r3, [r7, #20]
 8002f38:	6a3a      	ldr	r2, [r7, #32]
 8002f3a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002f3e:	f7ff ff3f 	bl	8002dc0 <UTILS_NanosecondsToTimespec>

    return 0;
 8002f42:	2300      	movs	r3, #0
 8002f44:	4618      	mov	r0, r3
 8002f46:	3738      	adds	r7, #56	; 0x38
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08002f50 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b082      	sub	sp, #8
 8002f54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002f56:	4b11      	ldr	r3, [pc, #68]	; (8002f9c <HAL_MspInit+0x4c>)
 8002f58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f5a:	4a10      	ldr	r2, [pc, #64]	; (8002f9c <HAL_MspInit+0x4c>)
 8002f5c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f60:	6413      	str	r3, [r2, #64]	; 0x40
 8002f62:	4b0e      	ldr	r3, [pc, #56]	; (8002f9c <HAL_MspInit+0x4c>)
 8002f64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f66:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f6a:	607b      	str	r3, [r7, #4]
 8002f6c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f6e:	4b0b      	ldr	r3, [pc, #44]	; (8002f9c <HAL_MspInit+0x4c>)
 8002f70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f72:	4a0a      	ldr	r2, [pc, #40]	; (8002f9c <HAL_MspInit+0x4c>)
 8002f74:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f78:	6453      	str	r3, [r2, #68]	; 0x44
 8002f7a:	4b08      	ldr	r3, [pc, #32]	; (8002f9c <HAL_MspInit+0x4c>)
 8002f7c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f7e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f82:	603b      	str	r3, [r7, #0]
 8002f84:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002f86:	2200      	movs	r2, #0
 8002f88:	210f      	movs	r1, #15
 8002f8a:	f06f 0001 	mvn.w	r0, #1
 8002f8e:	f001 fb41 	bl	8004614 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002f92:	bf00      	nop
 8002f94:	3708      	adds	r7, #8
 8002f96:	46bd      	mov	sp, r7
 8002f98:	bd80      	pop	{r7, pc}
 8002f9a:	bf00      	nop
 8002f9c:	40023800 	.word	0x40023800

08002fa0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b08e      	sub	sp, #56	; 0x38
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002fa8:	2300      	movs	r3, #0
 8002faa:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002fac:	2300      	movs	r3, #0
 8002fae:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8002fb0:	4b34      	ldr	r3, [pc, #208]	; (8003084 <HAL_InitTick+0xe4>)
 8002fb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fb4:	4a33      	ldr	r2, [pc, #204]	; (8003084 <HAL_InitTick+0xe4>)
 8002fb6:	f043 0301 	orr.w	r3, r3, #1
 8002fba:	6413      	str	r3, [r2, #64]	; 0x40
 8002fbc:	4b31      	ldr	r3, [pc, #196]	; (8003084 <HAL_InitTick+0xe4>)
 8002fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fc0:	f003 0301 	and.w	r3, r3, #1
 8002fc4:	60fb      	str	r3, [r7, #12]
 8002fc6:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002fc8:	f107 0210 	add.w	r2, r7, #16
 8002fcc:	f107 0314 	add.w	r3, r7, #20
 8002fd0:	4611      	mov	r1, r2
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	f004 f91a 	bl	800720c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002fd8:	6a3b      	ldr	r3, [r7, #32]
 8002fda:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002fdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d103      	bne.n	8002fea <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002fe2:	f004 f8eb 	bl	80071bc <HAL_RCC_GetPCLK1Freq>
 8002fe6:	6378      	str	r0, [r7, #52]	; 0x34
 8002fe8:	e004      	b.n	8002ff4 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002fea:	f004 f8e7 	bl	80071bc <HAL_RCC_GetPCLK1Freq>
 8002fee:	4603      	mov	r3, r0
 8002ff0:	005b      	lsls	r3, r3, #1
 8002ff2:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002ff4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ff6:	4a24      	ldr	r2, [pc, #144]	; (8003088 <HAL_InitTick+0xe8>)
 8002ff8:	fba2 2303 	umull	r2, r3, r2, r3
 8002ffc:	0c9b      	lsrs	r3, r3, #18
 8002ffe:	3b01      	subs	r3, #1
 8003000:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8003002:	4b22      	ldr	r3, [pc, #136]	; (800308c <HAL_InitTick+0xec>)
 8003004:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003008:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 800300a:	4b20      	ldr	r3, [pc, #128]	; (800308c <HAL_InitTick+0xec>)
 800300c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003010:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8003012:	4a1e      	ldr	r2, [pc, #120]	; (800308c <HAL_InitTick+0xec>)
 8003014:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003016:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8003018:	4b1c      	ldr	r3, [pc, #112]	; (800308c <HAL_InitTick+0xec>)
 800301a:	2200      	movs	r2, #0
 800301c:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800301e:	4b1b      	ldr	r3, [pc, #108]	; (800308c <HAL_InitTick+0xec>)
 8003020:	2200      	movs	r2, #0
 8003022:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003024:	4b19      	ldr	r3, [pc, #100]	; (800308c <HAL_InitTick+0xec>)
 8003026:	2200      	movs	r2, #0
 8003028:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 800302a:	4818      	ldr	r0, [pc, #96]	; (800308c <HAL_InitTick+0xec>)
 800302c:	f004 fd48 	bl	8007ac0 <HAL_TIM_Base_Init>
 8003030:	4603      	mov	r3, r0
 8003032:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8003036:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800303a:	2b00      	cmp	r3, #0
 800303c:	d11b      	bne.n	8003076 <HAL_InitTick+0xd6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 800303e:	4813      	ldr	r0, [pc, #76]	; (800308c <HAL_InitTick+0xec>)
 8003040:	f004 fda0 	bl	8007b84 <HAL_TIM_Base_Start_IT>
 8003044:	4603      	mov	r3, r0
 8003046:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 800304a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800304e:	2b00      	cmp	r3, #0
 8003050:	d111      	bne.n	8003076 <HAL_InitTick+0xd6>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003052:	201c      	movs	r0, #28
 8003054:	f001 fafa 	bl	800464c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	2b0f      	cmp	r3, #15
 800305c:	d808      	bhi.n	8003070 <HAL_InitTick+0xd0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 800305e:	2200      	movs	r2, #0
 8003060:	6879      	ldr	r1, [r7, #4]
 8003062:	201c      	movs	r0, #28
 8003064:	f001 fad6 	bl	8004614 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003068:	4a09      	ldr	r2, [pc, #36]	; (8003090 <HAL_InitTick+0xf0>)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	6013      	str	r3, [r2, #0]
 800306e:	e002      	b.n	8003076 <HAL_InitTick+0xd6>
      }
      else
      {
        status = HAL_ERROR;
 8003070:	2301      	movs	r3, #1
 8003072:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8003076:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 800307a:	4618      	mov	r0, r3
 800307c:	3738      	adds	r7, #56	; 0x38
 800307e:	46bd      	mov	sp, r7
 8003080:	bd80      	pop	{r7, pc}
 8003082:	bf00      	nop
 8003084:	40023800 	.word	0x40023800
 8003088:	431bde83 	.word	0x431bde83
 800308c:	2000bd84 	.word	0x2000bd84
 8003090:	2000000c 	.word	0x2000000c

08003094 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003094:	b480      	push	{r7}
 8003096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003098:	e7fe      	b.n	8003098 <NMI_Handler+0x4>

0800309a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800309a:	b480      	push	{r7}
 800309c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800309e:	e7fe      	b.n	800309e <HardFault_Handler+0x4>

080030a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80030a0:	b480      	push	{r7}
 80030a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80030a4:	e7fe      	b.n	80030a4 <MemManage_Handler+0x4>

080030a6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80030a6:	b480      	push	{r7}
 80030a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80030aa:	e7fe      	b.n	80030aa <BusFault_Handler+0x4>

080030ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80030ac:	b480      	push	{r7}
 80030ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80030b0:	e7fe      	b.n	80030b0 <UsageFault_Handler+0x4>

080030b2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80030b2:	b480      	push	{r7}
 80030b4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80030b6:	bf00      	nop
 80030b8:	46bd      	mov	sp, r7
 80030ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030be:	4770      	bx	lr

080030c0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 80030c4:	4802      	ldr	r0, [pc, #8]	; (80030d0 <DMA1_Stream1_IRQHandler+0x10>)
 80030c6:	f001 fc6f 	bl	80049a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 80030ca:	bf00      	nop
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	bf00      	nop
 80030d0:	2000beac 	.word	0x2000beac

080030d4 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_tx);
 80030d8:	4802      	ldr	r0, [pc, #8]	; (80030e4 <DMA1_Stream3_IRQHandler+0x10>)
 80030da:	f001 fc65 	bl	80049a8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 80030de:	bf00      	nop
 80030e0:	bd80      	pop	{r7, pc}
 80030e2:	bf00      	nop
 80030e4:	2000bf0c 	.word	0x2000bf0c

080030e8 <CAN1_TX_IRQHandler>:

/**
  * @brief This function handles CAN1 TX interrupts.
  */
void CAN1_TX_IRQHandler(void)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 80030ec:	4802      	ldr	r0, [pc, #8]	; (80030f8 <CAN1_TX_IRQHandler+0x10>)
 80030ee:	f000 ffe6 	bl	80040be <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 80030f2:	bf00      	nop
 80030f4:	bd80      	pop	{r7, pc}
 80030f6:	bf00      	nop
 80030f8:	20002e0c 	.word	0x20002e0c

080030fc <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003100:	4802      	ldr	r0, [pc, #8]	; (800310c <CAN1_RX0_IRQHandler+0x10>)
 8003102:	f000 ffdc 	bl	80040be <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8003106:	bf00      	nop
 8003108:	bd80      	pop	{r7, pc}
 800310a:	bf00      	nop
 800310c:	20002e0c 	.word	0x20002e0c

08003110 <CAN1_RX1_IRQHandler>:

/**
  * @brief This function handles CAN1 RX1 interrupt.
  */
void CAN1_RX1_IRQHandler(void)
{
 8003110:	b580      	push	{r7, lr}
 8003112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX1_IRQn 0 */

  /* USER CODE END CAN1_RX1_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003114:	4802      	ldr	r0, [pc, #8]	; (8003120 <CAN1_RX1_IRQHandler+0x10>)
 8003116:	f000 ffd2 	bl	80040be <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX1_IRQn 1 */

  /* USER CODE END CAN1_RX1_IRQn 1 */
}
 800311a:	bf00      	nop
 800311c:	bd80      	pop	{r7, pc}
 800311e:	bf00      	nop
 8003120:	20002e0c 	.word	0x20002e0c

08003124 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003124:	b580      	push	{r7, lr}
 8003126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003128:	4802      	ldr	r0, [pc, #8]	; (8003134 <TIM2_IRQHandler+0x10>)
 800312a:	f004 fdfa 	bl	8007d22 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800312e:	bf00      	nop
 8003130:	bd80      	pop	{r7, pc}
 8003132:	bf00      	nop
 8003134:	2000bd84 	.word	0x2000bd84

08003138 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003138:	b580      	push	{r7, lr}
 800313a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 800313c:	4802      	ldr	r0, [pc, #8]	; (8003148 <USART3_IRQHandler+0x10>)
 800313e:	f005 fe97 	bl	8008e70 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8003142:	bf00      	nop
 8003144:	bd80      	pop	{r7, pc}
 8003146:	bf00      	nop
 8003148:	2000be24 	.word	0x2000be24

0800314c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 800314c:	b580      	push	{r7, lr}
 800314e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003150:	4802      	ldr	r0, [pc, #8]	; (800315c <OTG_FS_IRQHandler+0x10>)
 8003152:	f002 f9c4 	bl	80054de <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8003156:	bf00      	nop
 8003158:	bd80      	pop	{r7, pc}
 800315a:	bf00      	nop
 800315c:	20011d98 	.word	0x20011d98

08003160 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003160:	b480      	push	{r7}
 8003162:	af00      	add	r7, sp, #0
  return 1;
 8003164:	2301      	movs	r3, #1
}
 8003166:	4618      	mov	r0, r3
 8003168:	46bd      	mov	sp, r7
 800316a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316e:	4770      	bx	lr

08003170 <_kill>:

int _kill(int pid, int sig)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b082      	sub	sp, #8
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
 8003178:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800317a:	f01d fd23 	bl	8020bc4 <__errno>
 800317e:	4603      	mov	r3, r0
 8003180:	2216      	movs	r2, #22
 8003182:	601a      	str	r2, [r3, #0]
  return -1;
 8003184:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003188:	4618      	mov	r0, r3
 800318a:	3708      	adds	r7, #8
 800318c:	46bd      	mov	sp, r7
 800318e:	bd80      	pop	{r7, pc}

08003190 <_exit>:

void _exit (int status)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	b082      	sub	sp, #8
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003198:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800319c:	6878      	ldr	r0, [r7, #4]
 800319e:	f7ff ffe7 	bl	8003170 <_kill>
  while (1) {}    /* Make sure we hang here */
 80031a2:	e7fe      	b.n	80031a2 <_exit+0x12>

080031a4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b086      	sub	sp, #24
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	60f8      	str	r0, [r7, #12]
 80031ac:	60b9      	str	r1, [r7, #8]
 80031ae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031b0:	2300      	movs	r3, #0
 80031b2:	617b      	str	r3, [r7, #20]
 80031b4:	e00a      	b.n	80031cc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80031b6:	f3af 8000 	nop.w
 80031ba:	4601      	mov	r1, r0
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	1c5a      	adds	r2, r3, #1
 80031c0:	60ba      	str	r2, [r7, #8]
 80031c2:	b2ca      	uxtb	r2, r1
 80031c4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031c6:	697b      	ldr	r3, [r7, #20]
 80031c8:	3301      	adds	r3, #1
 80031ca:	617b      	str	r3, [r7, #20]
 80031cc:	697a      	ldr	r2, [r7, #20]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	429a      	cmp	r2, r3
 80031d2:	dbf0      	blt.n	80031b6 <_read+0x12>
  }

  return len;
 80031d4:	687b      	ldr	r3, [r7, #4]
}
 80031d6:	4618      	mov	r0, r3
 80031d8:	3718      	adds	r7, #24
 80031da:	46bd      	mov	sp, r7
 80031dc:	bd80      	pop	{r7, pc}

080031de <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80031de:	b580      	push	{r7, lr}
 80031e0:	b086      	sub	sp, #24
 80031e2:	af00      	add	r7, sp, #0
 80031e4:	60f8      	str	r0, [r7, #12]
 80031e6:	60b9      	str	r1, [r7, #8]
 80031e8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031ea:	2300      	movs	r3, #0
 80031ec:	617b      	str	r3, [r7, #20]
 80031ee:	e009      	b.n	8003204 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80031f0:	68bb      	ldr	r3, [r7, #8]
 80031f2:	1c5a      	adds	r2, r3, #1
 80031f4:	60ba      	str	r2, [r7, #8]
 80031f6:	781b      	ldrb	r3, [r3, #0]
 80031f8:	4618      	mov	r0, r3
 80031fa:	f7ff fc93 	bl	8002b24 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80031fe:	697b      	ldr	r3, [r7, #20]
 8003200:	3301      	adds	r3, #1
 8003202:	617b      	str	r3, [r7, #20]
 8003204:	697a      	ldr	r2, [r7, #20]
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	429a      	cmp	r2, r3
 800320a:	dbf1      	blt.n	80031f0 <_write+0x12>
  }
  return len;
 800320c:	687b      	ldr	r3, [r7, #4]
}
 800320e:	4618      	mov	r0, r3
 8003210:	3718      	adds	r7, #24
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}

08003216 <_close>:

int _close(int file)
{
 8003216:	b480      	push	{r7}
 8003218:	b083      	sub	sp, #12
 800321a:	af00      	add	r7, sp, #0
 800321c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800321e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8003222:	4618      	mov	r0, r3
 8003224:	370c      	adds	r7, #12
 8003226:	46bd      	mov	sp, r7
 8003228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322c:	4770      	bx	lr

0800322e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800322e:	b480      	push	{r7}
 8003230:	b083      	sub	sp, #12
 8003232:	af00      	add	r7, sp, #0
 8003234:	6078      	str	r0, [r7, #4]
 8003236:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800323e:	605a      	str	r2, [r3, #4]
  return 0;
 8003240:	2300      	movs	r3, #0
}
 8003242:	4618      	mov	r0, r3
 8003244:	370c      	adds	r7, #12
 8003246:	46bd      	mov	sp, r7
 8003248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800324c:	4770      	bx	lr

0800324e <_isatty>:

int _isatty(int file)
{
 800324e:	b480      	push	{r7}
 8003250:	b083      	sub	sp, #12
 8003252:	af00      	add	r7, sp, #0
 8003254:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003256:	2301      	movs	r3, #1
}
 8003258:	4618      	mov	r0, r3
 800325a:	370c      	adds	r7, #12
 800325c:	46bd      	mov	sp, r7
 800325e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003262:	4770      	bx	lr

08003264 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003264:	b480      	push	{r7}
 8003266:	b085      	sub	sp, #20
 8003268:	af00      	add	r7, sp, #0
 800326a:	60f8      	str	r0, [r7, #12]
 800326c:	60b9      	str	r1, [r7, #8]
 800326e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003270:	2300      	movs	r3, #0
}
 8003272:	4618      	mov	r0, r3
 8003274:	3714      	adds	r7, #20
 8003276:	46bd      	mov	sp, r7
 8003278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327c:	4770      	bx	lr
	...

08003280 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003280:	b580      	push	{r7, lr}
 8003282:	b086      	sub	sp, #24
 8003284:	af00      	add	r7, sp, #0
 8003286:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003288:	4a14      	ldr	r2, [pc, #80]	; (80032dc <_sbrk+0x5c>)
 800328a:	4b15      	ldr	r3, [pc, #84]	; (80032e0 <_sbrk+0x60>)
 800328c:	1ad3      	subs	r3, r2, r3
 800328e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003290:	697b      	ldr	r3, [r7, #20]
 8003292:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003294:	4b13      	ldr	r3, [pc, #76]	; (80032e4 <_sbrk+0x64>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	2b00      	cmp	r3, #0
 800329a:	d102      	bne.n	80032a2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800329c:	4b11      	ldr	r3, [pc, #68]	; (80032e4 <_sbrk+0x64>)
 800329e:	4a12      	ldr	r2, [pc, #72]	; (80032e8 <_sbrk+0x68>)
 80032a0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80032a2:	4b10      	ldr	r3, [pc, #64]	; (80032e4 <_sbrk+0x64>)
 80032a4:	681a      	ldr	r2, [r3, #0]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	4413      	add	r3, r2
 80032aa:	693a      	ldr	r2, [r7, #16]
 80032ac:	429a      	cmp	r2, r3
 80032ae:	d207      	bcs.n	80032c0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80032b0:	f01d fc88 	bl	8020bc4 <__errno>
 80032b4:	4603      	mov	r3, r0
 80032b6:	220c      	movs	r2, #12
 80032b8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80032ba:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80032be:	e009      	b.n	80032d4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80032c0:	4b08      	ldr	r3, [pc, #32]	; (80032e4 <_sbrk+0x64>)
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80032c6:	4b07      	ldr	r3, [pc, #28]	; (80032e4 <_sbrk+0x64>)
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	4413      	add	r3, r2
 80032ce:	4a05      	ldr	r2, [pc, #20]	; (80032e4 <_sbrk+0x64>)
 80032d0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80032d2:	68fb      	ldr	r3, [r7, #12]
}
 80032d4:	4618      	mov	r0, r3
 80032d6:	3718      	adds	r7, #24
 80032d8:	46bd      	mov	sp, r7
 80032da:	bd80      	pop	{r7, pc}
 80032dc:	20080000 	.word	0x20080000
 80032e0:	00000400 	.word	0x00000400
 80032e4:	2000bdd4 	.word	0x2000bdd4
 80032e8:	20017110 	.word	0x20017110

080032ec <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80032ec:	b480      	push	{r7}
 80032ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80032f0:	4b06      	ldr	r3, [pc, #24]	; (800330c <SystemInit+0x20>)
 80032f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032f6:	4a05      	ldr	r2, [pc, #20]	; (800330c <SystemInit+0x20>)
 80032f8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80032fc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003300:	bf00      	nop
 8003302:	46bd      	mov	sp, r7
 8003304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003308:	4770      	bx	lr
 800330a:	bf00      	nop
 800330c:	e000ed00 	.word	0xe000ed00

08003310 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b096      	sub	sp, #88	; 0x58
 8003314:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003316:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800331a:	2200      	movs	r2, #0
 800331c:	601a      	str	r2, [r3, #0]
 800331e:	605a      	str	r2, [r3, #4]
 8003320:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003322:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003326:	2200      	movs	r2, #0
 8003328:	601a      	str	r2, [r3, #0]
 800332a:	605a      	str	r2, [r3, #4]
 800332c:	609a      	str	r2, [r3, #8]
 800332e:	60da      	str	r2, [r3, #12]
 8003330:	611a      	str	r2, [r3, #16]
 8003332:	615a      	str	r2, [r3, #20]
 8003334:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8003336:	1d3b      	adds	r3, r7, #4
 8003338:	222c      	movs	r2, #44	; 0x2c
 800333a:	2100      	movs	r1, #0
 800333c:	4618      	mov	r0, r3
 800333e:	f01d fba9 	bl	8020a94 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8003342:	4b3f      	ldr	r3, [pc, #252]	; (8003440 <MX_TIM1_Init+0x130>)
 8003344:	4a3f      	ldr	r2, [pc, #252]	; (8003444 <MX_TIM1_Init+0x134>)
 8003346:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1;
 8003348:	4b3d      	ldr	r3, [pc, #244]	; (8003440 <MX_TIM1_Init+0x130>)
 800334a:	2201      	movs	r2, #1
 800334c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800334e:	4b3c      	ldr	r3, [pc, #240]	; (8003440 <MX_TIM1_Init+0x130>)
 8003350:	2200      	movs	r2, #0
 8003352:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 500;
 8003354:	4b3a      	ldr	r3, [pc, #232]	; (8003440 <MX_TIM1_Init+0x130>)
 8003356:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 800335a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800335c:	4b38      	ldr	r3, [pc, #224]	; (8003440 <MX_TIM1_Init+0x130>)
 800335e:	2200      	movs	r2, #0
 8003360:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8003362:	4b37      	ldr	r3, [pc, #220]	; (8003440 <MX_TIM1_Init+0x130>)
 8003364:	2200      	movs	r2, #0
 8003366:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003368:	4b35      	ldr	r3, [pc, #212]	; (8003440 <MX_TIM1_Init+0x130>)
 800336a:	2200      	movs	r2, #0
 800336c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800336e:	4834      	ldr	r0, [pc, #208]	; (8003440 <MX_TIM1_Init+0x130>)
 8003370:	f004 fc80 	bl	8007c74 <HAL_TIM_PWM_Init>
 8003374:	4603      	mov	r3, r0
 8003376:	2b00      	cmp	r3, #0
 8003378:	d001      	beq.n	800337e <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800337a:	f7ff fc7e 	bl	8002c7a <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800337e:	2300      	movs	r3, #0
 8003380:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003382:	2300      	movs	r3, #0
 8003384:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003386:	2300      	movs	r3, #0
 8003388:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800338a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800338e:	4619      	mov	r1, r3
 8003390:	482b      	ldr	r0, [pc, #172]	; (8003440 <MX_TIM1_Init+0x130>)
 8003392:	f005 fa1f 	bl	80087d4 <HAL_TIMEx_MasterConfigSynchronization>
 8003396:	4603      	mov	r3, r0
 8003398:	2b00      	cmp	r3, #0
 800339a:	d001      	beq.n	80033a0 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800339c:	f7ff fc6d 	bl	8002c7a <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80033a0:	2360      	movs	r3, #96	; 0x60
 80033a2:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 80033a4:	2300      	movs	r3, #0
 80033a6:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80033a8:	2300      	movs	r3, #0
 80033aa:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80033ac:	2300      	movs	r3, #0
 80033ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80033b0:	2300      	movs	r3, #0
 80033b2:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80033b4:	2300      	movs	r3, #0
 80033b6:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80033b8:	2300      	movs	r3, #0
 80033ba:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80033bc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80033c0:	2200      	movs	r2, #0
 80033c2:	4619      	mov	r1, r3
 80033c4:	481e      	ldr	r0, [pc, #120]	; (8003440 <MX_TIM1_Init+0x130>)
 80033c6:	f004 fdcb 	bl	8007f60 <HAL_TIM_PWM_ConfigChannel>
 80033ca:	4603      	mov	r3, r0
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d001      	beq.n	80033d4 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 80033d0:	f7ff fc53 	bl	8002c7a <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80033d4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80033d8:	2204      	movs	r2, #4
 80033da:	4619      	mov	r1, r3
 80033dc:	4818      	ldr	r0, [pc, #96]	; (8003440 <MX_TIM1_Init+0x130>)
 80033de:	f004 fdbf 	bl	8007f60 <HAL_TIM_PWM_ConfigChannel>
 80033e2:	4603      	mov	r3, r0
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d001      	beq.n	80033ec <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 80033e8:	f7ff fc47 	bl	8002c7a <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80033ec:	2300      	movs	r3, #0
 80033ee:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80033f0:	2300      	movs	r3, #0
 80033f2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80033f4:	2300      	movs	r3, #0
 80033f6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80033f8:	2300      	movs	r3, #0
 80033fa:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80033fc:	2300      	movs	r3, #0
 80033fe:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8003400:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003404:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8003406:	2300      	movs	r3, #0
 8003408:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800340a:	2300      	movs	r3, #0
 800340c:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 800340e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003412:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8003414:	2300      	movs	r3, #0
 8003416:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8003418:	2300      	movs	r3, #0
 800341a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800341c:	1d3b      	adds	r3, r7, #4
 800341e:	4619      	mov	r1, r3
 8003420:	4807      	ldr	r0, [pc, #28]	; (8003440 <MX_TIM1_Init+0x130>)
 8003422:	f005 fa65 	bl	80088f0 <HAL_TIMEx_ConfigBreakDeadTime>
 8003426:	4603      	mov	r3, r0
 8003428:	2b00      	cmp	r3, #0
 800342a:	d001      	beq.n	8003430 <MX_TIM1_Init+0x120>
  {
    Error_Handler();
 800342c:	f7ff fc25 	bl	8002c7a <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8003430:	4803      	ldr	r0, [pc, #12]	; (8003440 <MX_TIM1_Init+0x130>)
 8003432:	f000 f829 	bl	8003488 <HAL_TIM_MspPostInit>

}
 8003436:	bf00      	nop
 8003438:	3758      	adds	r7, #88	; 0x58
 800343a:	46bd      	mov	sp, r7
 800343c:	bd80      	pop	{r7, pc}
 800343e:	bf00      	nop
 8003440:	2000bdd8 	.word	0x2000bdd8
 8003444:	40010000 	.word	0x40010000

08003448 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8003448:	b480      	push	{r7}
 800344a:	b085      	sub	sp, #20
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	4a0a      	ldr	r2, [pc, #40]	; (8003480 <HAL_TIM_PWM_MspInit+0x38>)
 8003456:	4293      	cmp	r3, r2
 8003458:	d10b      	bne.n	8003472 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800345a:	4b0a      	ldr	r3, [pc, #40]	; (8003484 <HAL_TIM_PWM_MspInit+0x3c>)
 800345c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800345e:	4a09      	ldr	r2, [pc, #36]	; (8003484 <HAL_TIM_PWM_MspInit+0x3c>)
 8003460:	f043 0301 	orr.w	r3, r3, #1
 8003464:	6453      	str	r3, [r2, #68]	; 0x44
 8003466:	4b07      	ldr	r3, [pc, #28]	; (8003484 <HAL_TIM_PWM_MspInit+0x3c>)
 8003468:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800346a:	f003 0301 	and.w	r3, r3, #1
 800346e:	60fb      	str	r3, [r7, #12]
 8003470:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8003472:	bf00      	nop
 8003474:	3714      	adds	r7, #20
 8003476:	46bd      	mov	sp, r7
 8003478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347c:	4770      	bx	lr
 800347e:	bf00      	nop
 8003480:	40010000 	.word	0x40010000
 8003484:	40023800 	.word	0x40023800

08003488 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b088      	sub	sp, #32
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003490:	f107 030c 	add.w	r3, r7, #12
 8003494:	2200      	movs	r2, #0
 8003496:	601a      	str	r2, [r3, #0]
 8003498:	605a      	str	r2, [r3, #4]
 800349a:	609a      	str	r2, [r3, #8]
 800349c:	60da      	str	r2, [r3, #12]
 800349e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a11      	ldr	r2, [pc, #68]	; (80034ec <HAL_TIM_MspPostInit+0x64>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d11c      	bne.n	80034e4 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80034aa:	4b11      	ldr	r3, [pc, #68]	; (80034f0 <HAL_TIM_MspPostInit+0x68>)
 80034ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034ae:	4a10      	ldr	r2, [pc, #64]	; (80034f0 <HAL_TIM_MspPostInit+0x68>)
 80034b0:	f043 0310 	orr.w	r3, r3, #16
 80034b4:	6313      	str	r3, [r2, #48]	; 0x30
 80034b6:	4b0e      	ldr	r3, [pc, #56]	; (80034f0 <HAL_TIM_MspPostInit+0x68>)
 80034b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034ba:	f003 0310 	and.w	r3, r3, #16
 80034be:	60bb      	str	r3, [r7, #8]
 80034c0:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 80034c2:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 80034c6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034c8:	2302      	movs	r3, #2
 80034ca:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034cc:	2300      	movs	r3, #0
 80034ce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034d0:	2300      	movs	r3, #0
 80034d2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80034d4:	2301      	movs	r3, #1
 80034d6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80034d8:	f107 030c 	add.w	r3, r7, #12
 80034dc:	4619      	mov	r1, r3
 80034de:	4805      	ldr	r0, [pc, #20]	; (80034f4 <HAL_TIM_MspPostInit+0x6c>)
 80034e0:	f001 fcd8 	bl	8004e94 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80034e4:	bf00      	nop
 80034e6:	3720      	adds	r7, #32
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bd80      	pop	{r7, pc}
 80034ec:	40010000 	.word	0x40010000
 80034f0:	40023800 	.word	0x40023800
 80034f4:	40021000 	.word	0x40021000

080034f8 <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_tx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80034fc:	4b14      	ldr	r3, [pc, #80]	; (8003550 <MX_USART3_UART_Init+0x58>)
 80034fe:	4a15      	ldr	r2, [pc, #84]	; (8003554 <MX_USART3_UART_Init+0x5c>)
 8003500:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8003502:	4b13      	ldr	r3, [pc, #76]	; (8003550 <MX_USART3_UART_Init+0x58>)
 8003504:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8003508:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800350a:	4b11      	ldr	r3, [pc, #68]	; (8003550 <MX_USART3_UART_Init+0x58>)
 800350c:	2200      	movs	r2, #0
 800350e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003510:	4b0f      	ldr	r3, [pc, #60]	; (8003550 <MX_USART3_UART_Init+0x58>)
 8003512:	2200      	movs	r2, #0
 8003514:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003516:	4b0e      	ldr	r3, [pc, #56]	; (8003550 <MX_USART3_UART_Init+0x58>)
 8003518:	2200      	movs	r2, #0
 800351a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800351c:	4b0c      	ldr	r3, [pc, #48]	; (8003550 <MX_USART3_UART_Init+0x58>)
 800351e:	220c      	movs	r2, #12
 8003520:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003522:	4b0b      	ldr	r3, [pc, #44]	; (8003550 <MX_USART3_UART_Init+0x58>)
 8003524:	2200      	movs	r2, #0
 8003526:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003528:	4b09      	ldr	r3, [pc, #36]	; (8003550 <MX_USART3_UART_Init+0x58>)
 800352a:	2200      	movs	r2, #0
 800352c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800352e:	4b08      	ldr	r3, [pc, #32]	; (8003550 <MX_USART3_UART_Init+0x58>)
 8003530:	2200      	movs	r2, #0
 8003532:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003534:	4b06      	ldr	r3, [pc, #24]	; (8003550 <MX_USART3_UART_Init+0x58>)
 8003536:	2200      	movs	r2, #0
 8003538:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800353a:	4805      	ldr	r0, [pc, #20]	; (8003550 <MX_USART3_UART_Init+0x58>)
 800353c:	f005 fa74 	bl	8008a28 <HAL_UART_Init>
 8003540:	4603      	mov	r3, r0
 8003542:	2b00      	cmp	r3, #0
 8003544:	d001      	beq.n	800354a <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8003546:	f7ff fb98 	bl	8002c7a <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800354a:	bf00      	nop
 800354c:	bd80      	pop	{r7, pc}
 800354e:	bf00      	nop
 8003550:	2000be24 	.word	0x2000be24
 8003554:	40004800 	.word	0x40004800

08003558 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b0ae      	sub	sp, #184	; 0xb8
 800355c:	af00      	add	r7, sp, #0
 800355e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003560:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8003564:	2200      	movs	r2, #0
 8003566:	601a      	str	r2, [r3, #0]
 8003568:	605a      	str	r2, [r3, #4]
 800356a:	609a      	str	r2, [r3, #8]
 800356c:	60da      	str	r2, [r3, #12]
 800356e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003570:	f107 0314 	add.w	r3, r7, #20
 8003574:	2290      	movs	r2, #144	; 0x90
 8003576:	2100      	movs	r1, #0
 8003578:	4618      	mov	r0, r3
 800357a:	f01d fa8b 	bl	8020a94 <memset>
  if(uartHandle->Instance==USART3)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	4a56      	ldr	r2, [pc, #344]	; (80036dc <HAL_UART_MspInit+0x184>)
 8003584:	4293      	cmp	r3, r2
 8003586:	f040 80a4 	bne.w	80036d2 <HAL_UART_MspInit+0x17a>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 800358a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800358e:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8003590:	2300      	movs	r3, #0
 8003592:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003594:	f107 0314 	add.w	r3, r7, #20
 8003598:	4618      	mov	r0, r3
 800359a:	f003 fe69 	bl	8007270 <HAL_RCCEx_PeriphCLKConfig>
 800359e:	4603      	mov	r3, r0
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d001      	beq.n	80035a8 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 80035a4:	f7ff fb69 	bl	8002c7a <Error_Handler>
    }

    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80035a8:	4b4d      	ldr	r3, [pc, #308]	; (80036e0 <HAL_UART_MspInit+0x188>)
 80035aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ac:	4a4c      	ldr	r2, [pc, #304]	; (80036e0 <HAL_UART_MspInit+0x188>)
 80035ae:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80035b2:	6413      	str	r3, [r2, #64]	; 0x40
 80035b4:	4b4a      	ldr	r3, [pc, #296]	; (80036e0 <HAL_UART_MspInit+0x188>)
 80035b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035b8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80035bc:	613b      	str	r3, [r7, #16]
 80035be:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80035c0:	4b47      	ldr	r3, [pc, #284]	; (80036e0 <HAL_UART_MspInit+0x188>)
 80035c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035c4:	4a46      	ldr	r2, [pc, #280]	; (80036e0 <HAL_UART_MspInit+0x188>)
 80035c6:	f043 0308 	orr.w	r3, r3, #8
 80035ca:	6313      	str	r3, [r2, #48]	; 0x30
 80035cc:	4b44      	ldr	r3, [pc, #272]	; (80036e0 <HAL_UART_MspInit+0x188>)
 80035ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035d0:	f003 0308 	and.w	r3, r3, #8
 80035d4:	60fb      	str	r3, [r7, #12]
 80035d6:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80035d8:	f44f 7340 	mov.w	r3, #768	; 0x300
 80035dc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80035e0:	2302      	movs	r3, #2
 80035e2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80035e6:	2300      	movs	r3, #0
 80035e8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80035ec:	2303      	movs	r3, #3
 80035ee:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80035f2:	2307      	movs	r3, #7
 80035f4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80035f8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80035fc:	4619      	mov	r1, r3
 80035fe:	4839      	ldr	r0, [pc, #228]	; (80036e4 <HAL_UART_MspInit+0x18c>)
 8003600:	f001 fc48 	bl	8004e94 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 8003604:	4b38      	ldr	r3, [pc, #224]	; (80036e8 <HAL_UART_MspInit+0x190>)
 8003606:	4a39      	ldr	r2, [pc, #228]	; (80036ec <HAL_UART_MspInit+0x194>)
 8003608:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 800360a:	4b37      	ldr	r3, [pc, #220]	; (80036e8 <HAL_UART_MspInit+0x190>)
 800360c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003610:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003612:	4b35      	ldr	r3, [pc, #212]	; (80036e8 <HAL_UART_MspInit+0x190>)
 8003614:	2200      	movs	r2, #0
 8003616:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003618:	4b33      	ldr	r3, [pc, #204]	; (80036e8 <HAL_UART_MspInit+0x190>)
 800361a:	2200      	movs	r2, #0
 800361c:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 800361e:	4b32      	ldr	r3, [pc, #200]	; (80036e8 <HAL_UART_MspInit+0x190>)
 8003620:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003624:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003626:	4b30      	ldr	r3, [pc, #192]	; (80036e8 <HAL_UART_MspInit+0x190>)
 8003628:	2200      	movs	r2, #0
 800362a:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800362c:	4b2e      	ldr	r3, [pc, #184]	; (80036e8 <HAL_UART_MspInit+0x190>)
 800362e:	2200      	movs	r2, #0
 8003630:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_CIRCULAR;
 8003632:	4b2d      	ldr	r3, [pc, #180]	; (80036e8 <HAL_UART_MspInit+0x190>)
 8003634:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003638:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800363a:	4b2b      	ldr	r3, [pc, #172]	; (80036e8 <HAL_UART_MspInit+0x190>)
 800363c:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 8003640:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003642:	4b29      	ldr	r3, [pc, #164]	; (80036e8 <HAL_UART_MspInit+0x190>)
 8003644:	2200      	movs	r2, #0
 8003646:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 8003648:	4827      	ldr	r0, [pc, #156]	; (80036e8 <HAL_UART_MspInit+0x190>)
 800364a:	f001 f80d 	bl	8004668 <HAL_DMA_Init>
 800364e:	4603      	mov	r3, r0
 8003650:	2b00      	cmp	r3, #0
 8003652:	d001      	beq.n	8003658 <HAL_UART_MspInit+0x100>
    {
      Error_Handler();
 8003654:	f7ff fb11 	bl	8002c7a <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	4a23      	ldr	r2, [pc, #140]	; (80036e8 <HAL_UART_MspInit+0x190>)
 800365c:	675a      	str	r2, [r3, #116]	; 0x74
 800365e:	4a22      	ldr	r2, [pc, #136]	; (80036e8 <HAL_UART_MspInit+0x190>)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3_TX Init */
    hdma_usart3_tx.Instance = DMA1_Stream3;
 8003664:	4b22      	ldr	r3, [pc, #136]	; (80036f0 <HAL_UART_MspInit+0x198>)
 8003666:	4a23      	ldr	r2, [pc, #140]	; (80036f4 <HAL_UART_MspInit+0x19c>)
 8003668:	601a      	str	r2, [r3, #0]
    hdma_usart3_tx.Init.Channel = DMA_CHANNEL_4;
 800366a:	4b21      	ldr	r3, [pc, #132]	; (80036f0 <HAL_UART_MspInit+0x198>)
 800366c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003670:	605a      	str	r2, [r3, #4]
    hdma_usart3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003672:	4b1f      	ldr	r3, [pc, #124]	; (80036f0 <HAL_UART_MspInit+0x198>)
 8003674:	2240      	movs	r2, #64	; 0x40
 8003676:	609a      	str	r2, [r3, #8]
    hdma_usart3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003678:	4b1d      	ldr	r3, [pc, #116]	; (80036f0 <HAL_UART_MspInit+0x198>)
 800367a:	2200      	movs	r2, #0
 800367c:	60da      	str	r2, [r3, #12]
    hdma_usart3_tx.Init.MemInc = DMA_MINC_ENABLE;
 800367e:	4b1c      	ldr	r3, [pc, #112]	; (80036f0 <HAL_UART_MspInit+0x198>)
 8003680:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003684:	611a      	str	r2, [r3, #16]
    hdma_usart3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003686:	4b1a      	ldr	r3, [pc, #104]	; (80036f0 <HAL_UART_MspInit+0x198>)
 8003688:	2200      	movs	r2, #0
 800368a:	615a      	str	r2, [r3, #20]
    hdma_usart3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800368c:	4b18      	ldr	r3, [pc, #96]	; (80036f0 <HAL_UART_MspInit+0x198>)
 800368e:	2200      	movs	r2, #0
 8003690:	619a      	str	r2, [r3, #24]
    hdma_usart3_tx.Init.Mode = DMA_NORMAL;
 8003692:	4b17      	ldr	r3, [pc, #92]	; (80036f0 <HAL_UART_MspInit+0x198>)
 8003694:	2200      	movs	r2, #0
 8003696:	61da      	str	r2, [r3, #28]
    hdma_usart3_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003698:	4b15      	ldr	r3, [pc, #84]	; (80036f0 <HAL_UART_MspInit+0x198>)
 800369a:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800369e:	621a      	str	r2, [r3, #32]
    hdma_usart3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80036a0:	4b13      	ldr	r3, [pc, #76]	; (80036f0 <HAL_UART_MspInit+0x198>)
 80036a2:	2200      	movs	r2, #0
 80036a4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_tx) != HAL_OK)
 80036a6:	4812      	ldr	r0, [pc, #72]	; (80036f0 <HAL_UART_MspInit+0x198>)
 80036a8:	f000 ffde 	bl	8004668 <HAL_DMA_Init>
 80036ac:	4603      	mov	r3, r0
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d001      	beq.n	80036b6 <HAL_UART_MspInit+0x15e>
    {
      Error_Handler();
 80036b2:	f7ff fae2 	bl	8002c7a <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart3_tx);
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	4a0d      	ldr	r2, [pc, #52]	; (80036f0 <HAL_UART_MspInit+0x198>)
 80036ba:	671a      	str	r2, [r3, #112]	; 0x70
 80036bc:	4a0c      	ldr	r2, [pc, #48]	; (80036f0 <HAL_UART_MspInit+0x198>)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 80036c2:	2200      	movs	r2, #0
 80036c4:	2105      	movs	r1, #5
 80036c6:	2027      	movs	r0, #39	; 0x27
 80036c8:	f000 ffa4 	bl	8004614 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80036cc:	2027      	movs	r0, #39	; 0x27
 80036ce:	f000 ffbd 	bl	800464c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80036d2:	bf00      	nop
 80036d4:	37b8      	adds	r7, #184	; 0xb8
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}
 80036da:	bf00      	nop
 80036dc:	40004800 	.word	0x40004800
 80036e0:	40023800 	.word	0x40023800
 80036e4:	40020c00 	.word	0x40020c00
 80036e8:	2000beac 	.word	0x2000beac
 80036ec:	40026028 	.word	0x40026028
 80036f0:	2000bf0c 	.word	0x2000bf0c
 80036f4:	40026058 	.word	0x40026058

080036f8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80036f8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003730 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80036fc:	480d      	ldr	r0, [pc, #52]	; (8003734 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80036fe:	490e      	ldr	r1, [pc, #56]	; (8003738 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8003700:	4a0e      	ldr	r2, [pc, #56]	; (800373c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003702:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003704:	e002      	b.n	800370c <LoopCopyDataInit>

08003706 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003706:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003708:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800370a:	3304      	adds	r3, #4

0800370c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800370c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800370e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003710:	d3f9      	bcc.n	8003706 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003712:	4a0b      	ldr	r2, [pc, #44]	; (8003740 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8003714:	4c0b      	ldr	r4, [pc, #44]	; (8003744 <LoopFillZerobss+0x26>)
  movs r3, #0
 8003716:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003718:	e001      	b.n	800371e <LoopFillZerobss>

0800371a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800371a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800371c:	3204      	adds	r2, #4

0800371e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800371e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003720:	d3fb      	bcc.n	800371a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003722:	f7ff fde3 	bl	80032ec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003726:	f01d fa53 	bl	8020bd0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800372a:	f7ff fa0f 	bl	8002b4c <main>
  bx  lr    
 800372e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003730:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8003734:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003738:	20000b10 	.word	0x20000b10
  ldr r2, =_sidata
 800373c:	08025d00 	.word	0x08025d00
  ldr r2, =_sbss
 8003740:	20000b10 	.word	0x20000b10
  ldr r4, =_ebss
 8003744:	20017110 	.word	0x20017110

08003748 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003748:	e7fe      	b.n	8003748 <ADC_IRQHandler>

0800374a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800374a:	b580      	push	{r7, lr}
 800374c:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800374e:	2003      	movs	r0, #3
 8003750:	f000 ff55 	bl	80045fe <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003754:	200f      	movs	r0, #15
 8003756:	f7ff fc23 	bl	8002fa0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800375a:	f7ff fbf9 	bl	8002f50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800375e:	2300      	movs	r3, #0
}
 8003760:	4618      	mov	r0, r3
 8003762:	bd80      	pop	{r7, pc}

08003764 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003764:	b480      	push	{r7}
 8003766:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003768:	4b06      	ldr	r3, [pc, #24]	; (8003784 <HAL_IncTick+0x20>)
 800376a:	781b      	ldrb	r3, [r3, #0]
 800376c:	461a      	mov	r2, r3
 800376e:	4b06      	ldr	r3, [pc, #24]	; (8003788 <HAL_IncTick+0x24>)
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	4413      	add	r3, r2
 8003774:	4a04      	ldr	r2, [pc, #16]	; (8003788 <HAL_IncTick+0x24>)
 8003776:	6013      	str	r3, [r2, #0]
}
 8003778:	bf00      	nop
 800377a:	46bd      	mov	sp, r7
 800377c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003780:	4770      	bx	lr
 8003782:	bf00      	nop
 8003784:	20000010 	.word	0x20000010
 8003788:	2000bf6c 	.word	0x2000bf6c

0800378c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800378c:	b480      	push	{r7}
 800378e:	af00      	add	r7, sp, #0
  return uwTick;
 8003790:	4b03      	ldr	r3, [pc, #12]	; (80037a0 <HAL_GetTick+0x14>)
 8003792:	681b      	ldr	r3, [r3, #0]
}
 8003794:	4618      	mov	r0, r3
 8003796:	46bd      	mov	sp, r7
 8003798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379c:	4770      	bx	lr
 800379e:	bf00      	nop
 80037a0:	2000bf6c 	.word	0x2000bf6c

080037a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80037a4:	b580      	push	{r7, lr}
 80037a6:	b084      	sub	sp, #16
 80037a8:	af00      	add	r7, sp, #0
 80037aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80037ac:	f7ff ffee 	bl	800378c <HAL_GetTick>
 80037b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80037bc:	d005      	beq.n	80037ca <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80037be:	4b0a      	ldr	r3, [pc, #40]	; (80037e8 <HAL_Delay+0x44>)
 80037c0:	781b      	ldrb	r3, [r3, #0]
 80037c2:	461a      	mov	r2, r3
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	4413      	add	r3, r2
 80037c8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80037ca:	bf00      	nop
 80037cc:	f7ff ffde 	bl	800378c <HAL_GetTick>
 80037d0:	4602      	mov	r2, r0
 80037d2:	68bb      	ldr	r3, [r7, #8]
 80037d4:	1ad3      	subs	r3, r2, r3
 80037d6:	68fa      	ldr	r2, [r7, #12]
 80037d8:	429a      	cmp	r2, r3
 80037da:	d8f7      	bhi.n	80037cc <HAL_Delay+0x28>
  {
  }
}
 80037dc:	bf00      	nop
 80037de:	bf00      	nop
 80037e0:	3710      	adds	r7, #16
 80037e2:	46bd      	mov	sp, r7
 80037e4:	bd80      	pop	{r7, pc}
 80037e6:	bf00      	nop
 80037e8:	20000010 	.word	0x20000010

080037ec <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b084      	sub	sp, #16
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d101      	bne.n	80037fe <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80037fa:	2301      	movs	r3, #1
 80037fc:	e0ed      	b.n	80039da <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003804:	b2db      	uxtb	r3, r3
 8003806:	2b00      	cmp	r3, #0
 8003808:	d102      	bne.n	8003810 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800380a:	6878      	ldr	r0, [r7, #4]
 800380c:	f7fe f83c 	bl	8001888 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	681a      	ldr	r2, [r3, #0]
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	f042 0201 	orr.w	r2, r2, #1
 800381e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003820:	f7ff ffb4 	bl	800378c <HAL_GetTick>
 8003824:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003826:	e012      	b.n	800384e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003828:	f7ff ffb0 	bl	800378c <HAL_GetTick>
 800382c:	4602      	mov	r2, r0
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	1ad3      	subs	r3, r2, r3
 8003832:	2b0a      	cmp	r3, #10
 8003834:	d90b      	bls.n	800384e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800383a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2205      	movs	r2, #5
 8003846:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800384a:	2301      	movs	r3, #1
 800384c:	e0c5      	b.n	80039da <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	f003 0301 	and.w	r3, r3, #1
 8003858:	2b00      	cmp	r3, #0
 800385a:	d0e5      	beq.n	8003828 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	681a      	ldr	r2, [r3, #0]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f022 0202 	bic.w	r2, r2, #2
 800386a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800386c:	f7ff ff8e 	bl	800378c <HAL_GetTick>
 8003870:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003872:	e012      	b.n	800389a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003874:	f7ff ff8a 	bl	800378c <HAL_GetTick>
 8003878:	4602      	mov	r2, r0
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	1ad3      	subs	r3, r2, r3
 800387e:	2b0a      	cmp	r3, #10
 8003880:	d90b      	bls.n	800389a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003886:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2205      	movs	r2, #5
 8003892:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	e09f      	b.n	80039da <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	f003 0302 	and.w	r3, r3, #2
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d1e5      	bne.n	8003874 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	7e1b      	ldrb	r3, [r3, #24]
 80038ac:	2b01      	cmp	r3, #1
 80038ae:	d108      	bne.n	80038c2 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	681a      	ldr	r2, [r3, #0]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80038be:	601a      	str	r2, [r3, #0]
 80038c0:	e007      	b.n	80038d2 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	681a      	ldr	r2, [r3, #0]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80038d0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	7e5b      	ldrb	r3, [r3, #25]
 80038d6:	2b01      	cmp	r3, #1
 80038d8:	d108      	bne.n	80038ec <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	681a      	ldr	r2, [r3, #0]
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80038e8:	601a      	str	r2, [r3, #0]
 80038ea:	e007      	b.n	80038fc <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80038fa:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	7e9b      	ldrb	r3, [r3, #26]
 8003900:	2b01      	cmp	r3, #1
 8003902:	d108      	bne.n	8003916 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	681a      	ldr	r2, [r3, #0]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f042 0220 	orr.w	r2, r2, #32
 8003912:	601a      	str	r2, [r3, #0]
 8003914:	e007      	b.n	8003926 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	681a      	ldr	r2, [r3, #0]
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	f022 0220 	bic.w	r2, r2, #32
 8003924:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	7edb      	ldrb	r3, [r3, #27]
 800392a:	2b01      	cmp	r3, #1
 800392c:	d108      	bne.n	8003940 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	681a      	ldr	r2, [r3, #0]
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f022 0210 	bic.w	r2, r2, #16
 800393c:	601a      	str	r2, [r3, #0]
 800393e:	e007      	b.n	8003950 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	681a      	ldr	r2, [r3, #0]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f042 0210 	orr.w	r2, r2, #16
 800394e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	7f1b      	ldrb	r3, [r3, #28]
 8003954:	2b01      	cmp	r3, #1
 8003956:	d108      	bne.n	800396a <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	681a      	ldr	r2, [r3, #0]
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f042 0208 	orr.w	r2, r2, #8
 8003966:	601a      	str	r2, [r3, #0]
 8003968:	e007      	b.n	800397a <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	681a      	ldr	r2, [r3, #0]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	f022 0208 	bic.w	r2, r2, #8
 8003978:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	7f5b      	ldrb	r3, [r3, #29]
 800397e:	2b01      	cmp	r3, #1
 8003980:	d108      	bne.n	8003994 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	681a      	ldr	r2, [r3, #0]
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f042 0204 	orr.w	r2, r2, #4
 8003990:	601a      	str	r2, [r3, #0]
 8003992:	e007      	b.n	80039a4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	681a      	ldr	r2, [r3, #0]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f022 0204 	bic.w	r2, r2, #4
 80039a2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	689a      	ldr	r2, [r3, #8]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	68db      	ldr	r3, [r3, #12]
 80039ac:	431a      	orrs	r2, r3
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	691b      	ldr	r3, [r3, #16]
 80039b2:	431a      	orrs	r2, r3
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	695b      	ldr	r3, [r3, #20]
 80039b8:	ea42 0103 	orr.w	r1, r2, r3
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	685b      	ldr	r3, [r3, #4]
 80039c0:	1e5a      	subs	r2, r3, #1
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	430a      	orrs	r2, r1
 80039c8:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2200      	movs	r2, #0
 80039ce:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	2201      	movs	r2, #1
 80039d4:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80039d8:	2300      	movs	r3, #0
}
 80039da:	4618      	mov	r0, r3
 80039dc:	3710      	adds	r7, #16
 80039de:	46bd      	mov	sp, r7
 80039e0:	bd80      	pop	{r7, pc}
	...

080039e4 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80039e4:	b480      	push	{r7}
 80039e6:	b087      	sub	sp, #28
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
 80039ec:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80039fa:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80039fc:	7cfb      	ldrb	r3, [r7, #19]
 80039fe:	2b01      	cmp	r3, #1
 8003a00:	d003      	beq.n	8003a0a <HAL_CAN_ConfigFilter+0x26>
 8003a02:	7cfb      	ldrb	r3, [r7, #19]
 8003a04:	2b02      	cmp	r3, #2
 8003a06:	f040 80c7 	bne.w	8003b98 <HAL_CAN_ConfigFilter+0x1b4>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));

#if defined(CAN3)
    /* Check the CAN instance */
    if (hcan->Instance == CAN3)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4a69      	ldr	r2, [pc, #420]	; (8003bb4 <HAL_CAN_ConfigFilter+0x1d0>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d001      	beq.n	8003a18 <HAL_CAN_ConfigFilter+0x34>
    }
    else
    {
      /* CAN1 and CAN2 are dual instances with 28 common filters banks */
      /* Select master instance to access the filter banks */
      can_ip = CAN1;
 8003a14:	4b68      	ldr	r3, [pc, #416]	; (8003bb8 <HAL_CAN_ConfigFilter+0x1d4>)
 8003a16:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003a18:	697b      	ldr	r3, [r7, #20]
 8003a1a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003a1e:	f043 0201 	orr.w	r2, r3, #1
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#if defined(CAN3)
    /* Check the CAN instance */
    if (can_ip == CAN1)
 8003a28:	697b      	ldr	r3, [r7, #20]
 8003a2a:	4a63      	ldr	r2, [pc, #396]	; (8003bb8 <HAL_CAN_ConfigFilter+0x1d4>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d111      	bne.n	8003a54 <HAL_CAN_ConfigFilter+0x70>
    {
      /* Select the start filter number of CAN2 slave instance */
      CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003a36:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003a3a:	697b      	ldr	r3, [r7, #20]
 8003a3c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8003a40:	697b      	ldr	r3, [r7, #20]
 8003a42:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a4a:	021b      	lsls	r3, r3, #8
 8003a4c:	431a      	orrs	r2, r3
 8003a4e:	697b      	ldr	r3, [r7, #20]
 8003a50:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	695b      	ldr	r3, [r3, #20]
 8003a58:	f003 031f 	and.w	r3, r3, #31
 8003a5c:	2201      	movs	r2, #1
 8003a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003a62:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8003a64:	697b      	ldr	r3, [r7, #20]
 8003a66:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	43db      	mvns	r3, r3
 8003a6e:	401a      	ands	r2, r3
 8003a70:	697b      	ldr	r3, [r7, #20]
 8003a72:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	69db      	ldr	r3, [r3, #28]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d123      	bne.n	8003ac6 <HAL_CAN_ConfigFilter+0xe2>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8003a7e:	697b      	ldr	r3, [r7, #20]
 8003a80:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	43db      	mvns	r3, r3
 8003a88:	401a      	ands	r2, r3
 8003a8a:	697b      	ldr	r3, [r7, #20]
 8003a8c:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	68db      	ldr	r3, [r3, #12]
 8003a94:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	685b      	ldr	r3, [r3, #4]
 8003a9a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003a9c:	683a      	ldr	r2, [r7, #0]
 8003a9e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8003aa0:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003aa2:	697b      	ldr	r3, [r7, #20]
 8003aa4:	3248      	adds	r2, #72	; 0x48
 8003aa6:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	689b      	ldr	r3, [r3, #8]
 8003aae:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8003ab0:	683b      	ldr	r3, [r7, #0]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003aba:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003abc:	6979      	ldr	r1, [r7, #20]
 8003abe:	3348      	adds	r3, #72	; 0x48
 8003ac0:	00db      	lsls	r3, r3, #3
 8003ac2:	440b      	add	r3, r1
 8003ac4:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8003ac6:	683b      	ldr	r3, [r7, #0]
 8003ac8:	69db      	ldr	r3, [r3, #28]
 8003aca:	2b01      	cmp	r3, #1
 8003acc:	d122      	bne.n	8003b14 <HAL_CAN_ConfigFilter+0x130>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	431a      	orrs	r2, r3
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003ade:	683b      	ldr	r3, [r7, #0]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003aea:	683a      	ldr	r2, [r7, #0]
 8003aec:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8003aee:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8003af0:	697b      	ldr	r3, [r7, #20]
 8003af2:	3248      	adds	r2, #72	; 0x48
 8003af4:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	689b      	ldr	r3, [r3, #8]
 8003afc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	68db      	ldr	r3, [r3, #12]
 8003b02:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8003b08:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8003b0a:	6979      	ldr	r1, [r7, #20]
 8003b0c:	3348      	adds	r3, #72	; 0x48
 8003b0e:	00db      	lsls	r3, r3, #3
 8003b10:	440b      	add	r3, r1
 8003b12:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	699b      	ldr	r3, [r3, #24]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d109      	bne.n	8003b30 <HAL_CAN_ConfigFilter+0x14c>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	43db      	mvns	r3, r3
 8003b26:	401a      	ands	r2, r3
 8003b28:	697b      	ldr	r3, [r7, #20]
 8003b2a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8003b2e:	e007      	b.n	8003b40 <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8003b30:	697b      	ldr	r3, [r7, #20]
 8003b32:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	431a      	orrs	r2, r3
 8003b3a:	697b      	ldr	r3, [r7, #20]
 8003b3c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8003b40:	683b      	ldr	r3, [r7, #0]
 8003b42:	691b      	ldr	r3, [r3, #16]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d109      	bne.n	8003b5c <HAL_CAN_ConfigFilter+0x178>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8003b48:	697b      	ldr	r3, [r7, #20]
 8003b4a:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	43db      	mvns	r3, r3
 8003b52:	401a      	ands	r2, r3
 8003b54:	697b      	ldr	r3, [r7, #20]
 8003b56:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8003b5a:	e007      	b.n	8003b6c <HAL_CAN_ConfigFilter+0x188>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8003b5c:	697b      	ldr	r3, [r7, #20]
 8003b5e:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	431a      	orrs	r2, r3
 8003b66:	697b      	ldr	r3, [r7, #20]
 8003b68:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8003b6c:	683b      	ldr	r3, [r7, #0]
 8003b6e:	6a1b      	ldr	r3, [r3, #32]
 8003b70:	2b01      	cmp	r3, #1
 8003b72:	d107      	bne.n	8003b84 <HAL_CAN_ConfigFilter+0x1a0>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8003b74:	697b      	ldr	r3, [r7, #20]
 8003b76:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	431a      	orrs	r2, r3
 8003b7e:	697b      	ldr	r3, [r7, #20]
 8003b80:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8003b84:	697b      	ldr	r3, [r7, #20]
 8003b86:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8003b8a:	f023 0201 	bic.w	r2, r3, #1
 8003b8e:	697b      	ldr	r3, [r7, #20]
 8003b90:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8003b94:	2300      	movs	r3, #0
 8003b96:	e006      	b.n	8003ba6 <HAL_CAN_ConfigFilter+0x1c2>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b9c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003ba4:	2301      	movs	r3, #1
  }
}
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	371c      	adds	r7, #28
 8003baa:	46bd      	mov	sp, r7
 8003bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb0:	4770      	bx	lr
 8003bb2:	bf00      	nop
 8003bb4:	40003400 	.word	0x40003400
 8003bb8:	40006400 	.word	0x40006400

08003bbc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8003bbc:	b580      	push	{r7, lr}
 8003bbe:	b084      	sub	sp, #16
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003bca:	b2db      	uxtb	r3, r3
 8003bcc:	2b01      	cmp	r3, #1
 8003bce:	d12e      	bne.n	8003c2e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2202      	movs	r2, #2
 8003bd4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	681a      	ldr	r2, [r3, #0]
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f022 0201 	bic.w	r2, r2, #1
 8003be6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003be8:	f7ff fdd0 	bl	800378c <HAL_GetTick>
 8003bec:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003bee:	e012      	b.n	8003c16 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003bf0:	f7ff fdcc 	bl	800378c <HAL_GetTick>
 8003bf4:	4602      	mov	r2, r0
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	1ad3      	subs	r3, r2, r3
 8003bfa:	2b0a      	cmp	r3, #10
 8003bfc:	d90b      	bls.n	8003c16 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c02:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2205      	movs	r2, #5
 8003c0e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8003c12:	2301      	movs	r3, #1
 8003c14:	e012      	b.n	8003c3c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	f003 0301 	and.w	r3, r3, #1
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d1e5      	bne.n	8003bf0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2200      	movs	r2, #0
 8003c28:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8003c2a:	2300      	movs	r3, #0
 8003c2c:	e006      	b.n	8003c3c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c32:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003c3a:	2301      	movs	r3, #1
  }
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	3710      	adds	r7, #16
 8003c40:	46bd      	mov	sp, r7
 8003c42:	bd80      	pop	{r7, pc}

08003c44 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8003c44:	b480      	push	{r7}
 8003c46:	b089      	sub	sp, #36	; 0x24
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	60f8      	str	r0, [r7, #12]
 8003c4c:	60b9      	str	r1, [r7, #8]
 8003c4e:	607a      	str	r2, [r7, #4]
 8003c50:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003c58:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	689b      	ldr	r3, [r3, #8]
 8003c60:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8003c62:	7ffb      	ldrb	r3, [r7, #31]
 8003c64:	2b01      	cmp	r3, #1
 8003c66:	d003      	beq.n	8003c70 <HAL_CAN_AddTxMessage+0x2c>
 8003c68:	7ffb      	ldrb	r3, [r7, #31]
 8003c6a:	2b02      	cmp	r3, #2
 8003c6c:	f040 80ad 	bne.w	8003dca <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003c70:	69bb      	ldr	r3, [r7, #24]
 8003c72:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d10a      	bne.n	8003c90 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003c7a:	69bb      	ldr	r3, [r7, #24]
 8003c7c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d105      	bne.n	8003c90 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8003c84:	69bb      	ldr	r3, [r7, #24]
 8003c86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	f000 8095 	beq.w	8003dba <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8003c90:	69bb      	ldr	r3, [r7, #24]
 8003c92:	0e1b      	lsrs	r3, r3, #24
 8003c94:	f003 0303 	and.w	r3, r3, #3
 8003c98:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8003c9a:	2201      	movs	r2, #1
 8003c9c:	697b      	ldr	r3, [r7, #20]
 8003c9e:	409a      	lsls	r2, r3
 8003ca0:	683b      	ldr	r3, [r7, #0]
 8003ca2:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8003ca4:	68bb      	ldr	r3, [r7, #8]
 8003ca6:	689b      	ldr	r3, [r3, #8]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d10d      	bne.n	8003cc8 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8003cb6:	68f9      	ldr	r1, [r7, #12]
 8003cb8:	6809      	ldr	r1, [r1, #0]
 8003cba:	431a      	orrs	r2, r3
 8003cbc:	697b      	ldr	r3, [r7, #20]
 8003cbe:	3318      	adds	r3, #24
 8003cc0:	011b      	lsls	r3, r3, #4
 8003cc2:	440b      	add	r3, r1
 8003cc4:	601a      	str	r2, [r3, #0]
 8003cc6:	e00f      	b.n	8003ce8 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003cc8:	68bb      	ldr	r3, [r7, #8]
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003cd2:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8003cd4:	68bb      	ldr	r3, [r7, #8]
 8003cd6:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003cd8:	68f9      	ldr	r1, [r7, #12]
 8003cda:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8003cdc:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	3318      	adds	r3, #24
 8003ce2:	011b      	lsls	r3, r3, #4
 8003ce4:	440b      	add	r3, r1
 8003ce6:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	6819      	ldr	r1, [r3, #0]
 8003cec:	68bb      	ldr	r3, [r7, #8]
 8003cee:	691a      	ldr	r2, [r3, #16]
 8003cf0:	697b      	ldr	r3, [r7, #20]
 8003cf2:	3318      	adds	r3, #24
 8003cf4:	011b      	lsls	r3, r3, #4
 8003cf6:	440b      	add	r3, r1
 8003cf8:	3304      	adds	r3, #4
 8003cfa:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	7d1b      	ldrb	r3, [r3, #20]
 8003d00:	2b01      	cmp	r3, #1
 8003d02:	d111      	bne.n	8003d28 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681a      	ldr	r2, [r3, #0]
 8003d08:	697b      	ldr	r3, [r7, #20]
 8003d0a:	3318      	adds	r3, #24
 8003d0c:	011b      	lsls	r3, r3, #4
 8003d0e:	4413      	add	r3, r2
 8003d10:	3304      	adds	r3, #4
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	68fa      	ldr	r2, [r7, #12]
 8003d16:	6811      	ldr	r1, [r2, #0]
 8003d18:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003d1c:	697b      	ldr	r3, [r7, #20]
 8003d1e:	3318      	adds	r3, #24
 8003d20:	011b      	lsls	r3, r3, #4
 8003d22:	440b      	add	r3, r1
 8003d24:	3304      	adds	r3, #4
 8003d26:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	3307      	adds	r3, #7
 8003d2c:	781b      	ldrb	r3, [r3, #0]
 8003d2e:	061a      	lsls	r2, r3, #24
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	3306      	adds	r3, #6
 8003d34:	781b      	ldrb	r3, [r3, #0]
 8003d36:	041b      	lsls	r3, r3, #16
 8003d38:	431a      	orrs	r2, r3
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	3305      	adds	r3, #5
 8003d3e:	781b      	ldrb	r3, [r3, #0]
 8003d40:	021b      	lsls	r3, r3, #8
 8003d42:	4313      	orrs	r3, r2
 8003d44:	687a      	ldr	r2, [r7, #4]
 8003d46:	3204      	adds	r2, #4
 8003d48:	7812      	ldrb	r2, [r2, #0]
 8003d4a:	4610      	mov	r0, r2
 8003d4c:	68fa      	ldr	r2, [r7, #12]
 8003d4e:	6811      	ldr	r1, [r2, #0]
 8003d50:	ea43 0200 	orr.w	r2, r3, r0
 8003d54:	697b      	ldr	r3, [r7, #20]
 8003d56:	011b      	lsls	r3, r3, #4
 8003d58:	440b      	add	r3, r1
 8003d5a:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8003d5e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	3303      	adds	r3, #3
 8003d64:	781b      	ldrb	r3, [r3, #0]
 8003d66:	061a      	lsls	r2, r3, #24
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	3302      	adds	r3, #2
 8003d6c:	781b      	ldrb	r3, [r3, #0]
 8003d6e:	041b      	lsls	r3, r3, #16
 8003d70:	431a      	orrs	r2, r3
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	3301      	adds	r3, #1
 8003d76:	781b      	ldrb	r3, [r3, #0]
 8003d78:	021b      	lsls	r3, r3, #8
 8003d7a:	4313      	orrs	r3, r2
 8003d7c:	687a      	ldr	r2, [r7, #4]
 8003d7e:	7812      	ldrb	r2, [r2, #0]
 8003d80:	4610      	mov	r0, r2
 8003d82:	68fa      	ldr	r2, [r7, #12]
 8003d84:	6811      	ldr	r1, [r2, #0]
 8003d86:	ea43 0200 	orr.w	r2, r3, r0
 8003d8a:	697b      	ldr	r3, [r7, #20]
 8003d8c:	011b      	lsls	r3, r3, #4
 8003d8e:	440b      	add	r3, r1
 8003d90:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8003d94:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681a      	ldr	r2, [r3, #0]
 8003d9a:	697b      	ldr	r3, [r7, #20]
 8003d9c:	3318      	adds	r3, #24
 8003d9e:	011b      	lsls	r3, r3, #4
 8003da0:	4413      	add	r3, r2
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	68fa      	ldr	r2, [r7, #12]
 8003da6:	6811      	ldr	r1, [r2, #0]
 8003da8:	f043 0201 	orr.w	r2, r3, #1
 8003dac:	697b      	ldr	r3, [r7, #20]
 8003dae:	3318      	adds	r3, #24
 8003db0:	011b      	lsls	r3, r3, #4
 8003db2:	440b      	add	r3, r1
 8003db4:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8003db6:	2300      	movs	r3, #0
 8003db8:	e00e      	b.n	8003dd8 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dbe:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e006      	b.n	8003dd8 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dce:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003dd6:	2301      	movs	r3, #1
  }
}
 8003dd8:	4618      	mov	r0, r3
 8003dda:	3724      	adds	r7, #36	; 0x24
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de2:	4770      	bx	lr

08003de4 <HAL_CAN_GetTxMailboxesFreeLevel>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval Number of free Tx Mailboxes.
  */
uint32_t HAL_CAN_GetTxMailboxesFreeLevel(const CAN_HandleTypeDef *hcan)
{
 8003de4:	b480      	push	{r7}
 8003de6:	b085      	sub	sp, #20
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
  uint32_t freelevel = 0U;
 8003dec:	2300      	movs	r3, #0
 8003dee:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003df6:	72fb      	strb	r3, [r7, #11]

  if ((state == HAL_CAN_STATE_READY) ||
 8003df8:	7afb      	ldrb	r3, [r7, #11]
 8003dfa:	2b01      	cmp	r3, #1
 8003dfc:	d002      	beq.n	8003e04 <HAL_CAN_GetTxMailboxesFreeLevel+0x20>
 8003dfe:	7afb      	ldrb	r3, [r7, #11]
 8003e00:	2b02      	cmp	r3, #2
 8003e02:	d11d      	bne.n	8003e40 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check Tx Mailbox 0 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME0) != 0U)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	689b      	ldr	r3, [r3, #8]
 8003e0a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d002      	beq.n	8003e18 <HAL_CAN_GetTxMailboxesFreeLevel+0x34>
    {
      freelevel++;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	3301      	adds	r3, #1
 8003e16:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 1 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME1) != 0U)
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	689b      	ldr	r3, [r3, #8]
 8003e1e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d002      	beq.n	8003e2c <HAL_CAN_GetTxMailboxesFreeLevel+0x48>
    {
      freelevel++;
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	3301      	adds	r3, #1
 8003e2a:	60fb      	str	r3, [r7, #12]
    }

    /* Check Tx Mailbox 2 status */
    if ((hcan->Instance->TSR & CAN_TSR_TME2) != 0U)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	689b      	ldr	r3, [r3, #8]
 8003e32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d002      	beq.n	8003e40 <HAL_CAN_GetTxMailboxesFreeLevel+0x5c>
    {
      freelevel++;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	3301      	adds	r3, #1
 8003e3e:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Tx Mailboxes free level */
  return freelevel;
 8003e40:	68fb      	ldr	r3, [r7, #12]
}
 8003e42:	4618      	mov	r0, r3
 8003e44:	3714      	adds	r7, #20
 8003e46:	46bd      	mov	sp, r7
 8003e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4c:	4770      	bx	lr

08003e4e <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8003e4e:	b480      	push	{r7}
 8003e50:	b087      	sub	sp, #28
 8003e52:	af00      	add	r7, sp, #0
 8003e54:	60f8      	str	r0, [r7, #12]
 8003e56:	60b9      	str	r1, [r7, #8]
 8003e58:	607a      	str	r2, [r7, #4]
 8003e5a:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003e62:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8003e64:	7dfb      	ldrb	r3, [r7, #23]
 8003e66:	2b01      	cmp	r3, #1
 8003e68:	d003      	beq.n	8003e72 <HAL_CAN_GetRxMessage+0x24>
 8003e6a:	7dfb      	ldrb	r3, [r7, #23]
 8003e6c:	2b02      	cmp	r3, #2
 8003e6e:	f040 80f3 	bne.w	8004058 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8003e72:	68bb      	ldr	r3, [r7, #8]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d10e      	bne.n	8003e96 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	68db      	ldr	r3, [r3, #12]
 8003e7e:	f003 0303 	and.w	r3, r3, #3
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	d116      	bne.n	8003eb4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e8a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003e92:	2301      	movs	r3, #1
 8003e94:	e0e7      	b.n	8004066 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	691b      	ldr	r3, [r3, #16]
 8003e9c:	f003 0303 	and.w	r3, r3, #3
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d107      	bne.n	8003eb4 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ea8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	e0d8      	b.n	8004066 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8003eb4:	68fb      	ldr	r3, [r7, #12]
 8003eb6:	681a      	ldr	r2, [r3, #0]
 8003eb8:	68bb      	ldr	r3, [r7, #8]
 8003eba:	331b      	adds	r3, #27
 8003ebc:	011b      	lsls	r3, r3, #4
 8003ebe:	4413      	add	r3, r2
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f003 0204 	and.w	r2, r3, #4
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	689b      	ldr	r3, [r3, #8]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d10c      	bne.n	8003eec <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	681a      	ldr	r2, [r3, #0]
 8003ed6:	68bb      	ldr	r3, [r7, #8]
 8003ed8:	331b      	adds	r3, #27
 8003eda:	011b      	lsls	r3, r3, #4
 8003edc:	4413      	add	r3, r2
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	0d5b      	lsrs	r3, r3, #21
 8003ee2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	601a      	str	r2, [r3, #0]
 8003eea:	e00b      	b.n	8003f04 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681a      	ldr	r2, [r3, #0]
 8003ef0:	68bb      	ldr	r3, [r7, #8]
 8003ef2:	331b      	adds	r3, #27
 8003ef4:	011b      	lsls	r3, r3, #4
 8003ef6:	4413      	add	r3, r2
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	08db      	lsrs	r3, r3, #3
 8003efc:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8003f04:	68fb      	ldr	r3, [r7, #12]
 8003f06:	681a      	ldr	r2, [r3, #0]
 8003f08:	68bb      	ldr	r3, [r7, #8]
 8003f0a:	331b      	adds	r3, #27
 8003f0c:	011b      	lsls	r3, r3, #4
 8003f0e:	4413      	add	r3, r2
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f003 0202 	and.w	r2, r3, #2
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681a      	ldr	r2, [r3, #0]
 8003f1e:	68bb      	ldr	r3, [r7, #8]
 8003f20:	331b      	adds	r3, #27
 8003f22:	011b      	lsls	r3, r3, #4
 8003f24:	4413      	add	r3, r2
 8003f26:	3304      	adds	r3, #4
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f003 020f 	and.w	r2, r3, #15
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	681a      	ldr	r2, [r3, #0]
 8003f36:	68bb      	ldr	r3, [r7, #8]
 8003f38:	331b      	adds	r3, #27
 8003f3a:	011b      	lsls	r3, r3, #4
 8003f3c:	4413      	add	r3, r2
 8003f3e:	3304      	adds	r3, #4
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	0a1b      	lsrs	r3, r3, #8
 8003f44:	b2da      	uxtb	r2, r3
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681a      	ldr	r2, [r3, #0]
 8003f4e:	68bb      	ldr	r3, [r7, #8]
 8003f50:	331b      	adds	r3, #27
 8003f52:	011b      	lsls	r3, r3, #4
 8003f54:	4413      	add	r3, r2
 8003f56:	3304      	adds	r3, #4
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	0c1b      	lsrs	r3, r3, #16
 8003f5c:	b29a      	uxth	r2, r3
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	681a      	ldr	r2, [r3, #0]
 8003f66:	68bb      	ldr	r3, [r7, #8]
 8003f68:	011b      	lsls	r3, r3, #4
 8003f6a:	4413      	add	r3, r2
 8003f6c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	b2da      	uxtb	r2, r3
 8003f74:	683b      	ldr	r3, [r7, #0]
 8003f76:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	681a      	ldr	r2, [r3, #0]
 8003f7c:	68bb      	ldr	r3, [r7, #8]
 8003f7e:	011b      	lsls	r3, r3, #4
 8003f80:	4413      	add	r3, r2
 8003f82:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	0a1a      	lsrs	r2, r3, #8
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	3301      	adds	r3, #1
 8003f8e:	b2d2      	uxtb	r2, r2
 8003f90:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	681a      	ldr	r2, [r3, #0]
 8003f96:	68bb      	ldr	r3, [r7, #8]
 8003f98:	011b      	lsls	r3, r3, #4
 8003f9a:	4413      	add	r3, r2
 8003f9c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	0c1a      	lsrs	r2, r3, #16
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	3302      	adds	r3, #2
 8003fa8:	b2d2      	uxtb	r2, r2
 8003faa:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	681a      	ldr	r2, [r3, #0]
 8003fb0:	68bb      	ldr	r3, [r7, #8]
 8003fb2:	011b      	lsls	r3, r3, #4
 8003fb4:	4413      	add	r3, r2
 8003fb6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	0e1a      	lsrs	r2, r3, #24
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	3303      	adds	r3, #3
 8003fc2:	b2d2      	uxtb	r2, r2
 8003fc4:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681a      	ldr	r2, [r3, #0]
 8003fca:	68bb      	ldr	r3, [r7, #8]
 8003fcc:	011b      	lsls	r3, r3, #4
 8003fce:	4413      	add	r3, r2
 8003fd0:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003fd4:	681a      	ldr	r2, [r3, #0]
 8003fd6:	683b      	ldr	r3, [r7, #0]
 8003fd8:	3304      	adds	r3, #4
 8003fda:	b2d2      	uxtb	r2, r2
 8003fdc:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681a      	ldr	r2, [r3, #0]
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	011b      	lsls	r3, r3, #4
 8003fe6:	4413      	add	r3, r2
 8003fe8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	0a1a      	lsrs	r2, r3, #8
 8003ff0:	683b      	ldr	r3, [r7, #0]
 8003ff2:	3305      	adds	r3, #5
 8003ff4:	b2d2      	uxtb	r2, r2
 8003ff6:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	681a      	ldr	r2, [r3, #0]
 8003ffc:	68bb      	ldr	r3, [r7, #8]
 8003ffe:	011b      	lsls	r3, r3, #4
 8004000:	4413      	add	r3, r2
 8004002:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	0c1a      	lsrs	r2, r3, #16
 800400a:	683b      	ldr	r3, [r7, #0]
 800400c:	3306      	adds	r3, #6
 800400e:	b2d2      	uxtb	r2, r2
 8004010:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681a      	ldr	r2, [r3, #0]
 8004016:	68bb      	ldr	r3, [r7, #8]
 8004018:	011b      	lsls	r3, r3, #4
 800401a:	4413      	add	r3, r2
 800401c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	0e1a      	lsrs	r2, r3, #24
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	3307      	adds	r3, #7
 8004028:	b2d2      	uxtb	r2, r2
 800402a:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800402c:	68bb      	ldr	r3, [r7, #8]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d108      	bne.n	8004044 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	68da      	ldr	r2, [r3, #12]
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	f042 0220 	orr.w	r2, r2, #32
 8004040:	60da      	str	r2, [r3, #12]
 8004042:	e007      	b.n	8004054 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	691a      	ldr	r2, [r3, #16]
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f042 0220 	orr.w	r2, r2, #32
 8004052:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8004054:	2300      	movs	r3, #0
 8004056:	e006      	b.n	8004066 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800405c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004064:	2301      	movs	r3, #1
  }
}
 8004066:	4618      	mov	r0, r3
 8004068:	371c      	adds	r7, #28
 800406a:	46bd      	mov	sp, r7
 800406c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004070:	4770      	bx	lr

08004072 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8004072:	b480      	push	{r7}
 8004074:	b085      	sub	sp, #20
 8004076:	af00      	add	r7, sp, #0
 8004078:	6078      	str	r0, [r7, #4]
 800407a:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004082:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8004084:	7bfb      	ldrb	r3, [r7, #15]
 8004086:	2b01      	cmp	r3, #1
 8004088:	d002      	beq.n	8004090 <HAL_CAN_ActivateNotification+0x1e>
 800408a:	7bfb      	ldrb	r3, [r7, #15]
 800408c:	2b02      	cmp	r3, #2
 800408e:	d109      	bne.n	80040a4 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	6959      	ldr	r1, [r3, #20]
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	683a      	ldr	r2, [r7, #0]
 800409c:	430a      	orrs	r2, r1
 800409e:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80040a0:	2300      	movs	r3, #0
 80040a2:	e006      	b.n	80040b2 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040a8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80040b0:	2301      	movs	r3, #1
  }
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	3714      	adds	r7, #20
 80040b6:	46bd      	mov	sp, r7
 80040b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040bc:	4770      	bx	lr

080040be <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80040be:	b580      	push	{r7, lr}
 80040c0:	b08a      	sub	sp, #40	; 0x28
 80040c2:	af00      	add	r7, sp, #0
 80040c4:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80040c6:	2300      	movs	r3, #0
 80040c8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	695b      	ldr	r3, [r3, #20]
 80040d0:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	685b      	ldr	r3, [r3, #4]
 80040d8:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	689b      	ldr	r3, [r3, #8]
 80040e0:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	68db      	ldr	r3, [r3, #12]
 80040e8:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	691b      	ldr	r3, [r3, #16]
 80040f0:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	699b      	ldr	r3, [r3, #24]
 80040f8:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80040fa:	6a3b      	ldr	r3, [r7, #32]
 80040fc:	f003 0301 	and.w	r3, r3, #1
 8004100:	2b00      	cmp	r3, #0
 8004102:	d07c      	beq.n	80041fe <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8004104:	69bb      	ldr	r3, [r7, #24]
 8004106:	f003 0301 	and.w	r3, r3, #1
 800410a:	2b00      	cmp	r3, #0
 800410c:	d023      	beq.n	8004156 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	2201      	movs	r2, #1
 8004114:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8004116:	69bb      	ldr	r3, [r7, #24]
 8004118:	f003 0302 	and.w	r3, r3, #2
 800411c:	2b00      	cmp	r3, #0
 800411e:	d003      	beq.n	8004128 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8004120:	6878      	ldr	r0, [r7, #4]
 8004122:	f7fd ff31 	bl	8001f88 <HAL_CAN_TxMailbox0CompleteCallback>
 8004126:	e016      	b.n	8004156 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8004128:	69bb      	ldr	r3, [r7, #24]
 800412a:	f003 0304 	and.w	r3, r3, #4
 800412e:	2b00      	cmp	r3, #0
 8004130:	d004      	beq.n	800413c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8004132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004134:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004138:	627b      	str	r3, [r7, #36]	; 0x24
 800413a:	e00c      	b.n	8004156 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800413c:	69bb      	ldr	r3, [r7, #24]
 800413e:	f003 0308 	and.w	r3, r3, #8
 8004142:	2b00      	cmp	r3, #0
 8004144:	d004      	beq.n	8004150 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8004146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004148:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800414c:	627b      	str	r3, [r7, #36]	; 0x24
 800414e:	e002      	b.n	8004156 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8004150:	6878      	ldr	r0, [r7, #4]
 8004152:	f7fd ff23 	bl	8001f9c <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8004156:	69bb      	ldr	r3, [r7, #24]
 8004158:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800415c:	2b00      	cmp	r3, #0
 800415e:	d024      	beq.n	80041aa <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004168:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800416a:	69bb      	ldr	r3, [r7, #24]
 800416c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004170:	2b00      	cmp	r3, #0
 8004172:	d003      	beq.n	800417c <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8004174:	6878      	ldr	r0, [r7, #4]
 8004176:	f7fd ff1b 	bl	8001fb0 <HAL_CAN_TxMailbox1CompleteCallback>
 800417a:	e016      	b.n	80041aa <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800417c:	69bb      	ldr	r3, [r7, #24]
 800417e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004182:	2b00      	cmp	r3, #0
 8004184:	d004      	beq.n	8004190 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8004186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004188:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800418c:	627b      	str	r3, [r7, #36]	; 0x24
 800418e:	e00c      	b.n	80041aa <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8004190:	69bb      	ldr	r3, [r7, #24]
 8004192:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004196:	2b00      	cmp	r3, #0
 8004198:	d004      	beq.n	80041a4 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800419a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800419c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80041a0:	627b      	str	r3, [r7, #36]	; 0x24
 80041a2:	e002      	b.n	80041aa <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80041a4:	6878      	ldr	r0, [r7, #4]
 80041a6:	f7fd ff0d 	bl	8001fc4 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80041aa:	69bb      	ldr	r3, [r7, #24]
 80041ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d024      	beq.n	80041fe <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80041bc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80041be:	69bb      	ldr	r3, [r7, #24]
 80041c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d003      	beq.n	80041d0 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80041c8:	6878      	ldr	r0, [r7, #4]
 80041ca:	f7fd ff05 	bl	8001fd8 <HAL_CAN_TxMailbox2CompleteCallback>
 80041ce:	e016      	b.n	80041fe <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80041d0:	69bb      	ldr	r3, [r7, #24]
 80041d2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d004      	beq.n	80041e4 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80041da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041dc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80041e0:	627b      	str	r3, [r7, #36]	; 0x24
 80041e2:	e00c      	b.n	80041fe <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80041e4:	69bb      	ldr	r3, [r7, #24]
 80041e6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d004      	beq.n	80041f8 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80041ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041f4:	627b      	str	r3, [r7, #36]	; 0x24
 80041f6:	e002      	b.n	80041fe <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80041f8:	6878      	ldr	r0, [r7, #4]
 80041fa:	f7fd fef7 	bl	8001fec <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80041fe:	6a3b      	ldr	r3, [r7, #32]
 8004200:	f003 0308 	and.w	r3, r3, #8
 8004204:	2b00      	cmp	r3, #0
 8004206:	d00c      	beq.n	8004222 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8004208:	697b      	ldr	r3, [r7, #20]
 800420a:	f003 0310 	and.w	r3, r3, #16
 800420e:	2b00      	cmp	r3, #0
 8004210:	d007      	beq.n	8004222 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8004212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004214:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004218:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	2210      	movs	r2, #16
 8004220:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8004222:	6a3b      	ldr	r3, [r7, #32]
 8004224:	f003 0304 	and.w	r3, r3, #4
 8004228:	2b00      	cmp	r3, #0
 800422a:	d00b      	beq.n	8004244 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800422c:	697b      	ldr	r3, [r7, #20]
 800422e:	f003 0308 	and.w	r3, r3, #8
 8004232:	2b00      	cmp	r3, #0
 8004234:	d006      	beq.n	8004244 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	2208      	movs	r2, #8
 800423c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800423e:	6878      	ldr	r0, [r7, #4]
 8004240:	f000 f8f4 	bl	800442c <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8004244:	6a3b      	ldr	r3, [r7, #32]
 8004246:	f003 0302 	and.w	r3, r3, #2
 800424a:	2b00      	cmp	r3, #0
 800424c:	d009      	beq.n	8004262 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	68db      	ldr	r3, [r3, #12]
 8004254:	f003 0303 	and.w	r3, r3, #3
 8004258:	2b00      	cmp	r3, #0
 800425a:	d002      	beq.n	8004262 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800425c:	6878      	ldr	r0, [r7, #4]
 800425e:	f7fd fecf 	bl	8002000 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8004262:	6a3b      	ldr	r3, [r7, #32]
 8004264:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004268:	2b00      	cmp	r3, #0
 800426a:	d00c      	beq.n	8004286 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800426c:	693b      	ldr	r3, [r7, #16]
 800426e:	f003 0310 	and.w	r3, r3, #16
 8004272:	2b00      	cmp	r3, #0
 8004274:	d007      	beq.n	8004286 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8004276:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004278:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800427c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	2210      	movs	r2, #16
 8004284:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8004286:	6a3b      	ldr	r3, [r7, #32]
 8004288:	f003 0320 	and.w	r3, r3, #32
 800428c:	2b00      	cmp	r3, #0
 800428e:	d00b      	beq.n	80042a8 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8004290:	693b      	ldr	r3, [r7, #16]
 8004292:	f003 0308 	and.w	r3, r3, #8
 8004296:	2b00      	cmp	r3, #0
 8004298:	d006      	beq.n	80042a8 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	2208      	movs	r2, #8
 80042a0:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80042a2:	6878      	ldr	r0, [r7, #4]
 80042a4:	f000 f8d6 	bl	8004454 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80042a8:	6a3b      	ldr	r3, [r7, #32]
 80042aa:	f003 0310 	and.w	r3, r3, #16
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d009      	beq.n	80042c6 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	691b      	ldr	r3, [r3, #16]
 80042b8:	f003 0303 	and.w	r3, r3, #3
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d002      	beq.n	80042c6 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80042c0:	6878      	ldr	r0, [r7, #4]
 80042c2:	f000 f8bd 	bl	8004440 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80042c6:	6a3b      	ldr	r3, [r7, #32]
 80042c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d00b      	beq.n	80042e8 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80042d0:	69fb      	ldr	r3, [r7, #28]
 80042d2:	f003 0310 	and.w	r3, r3, #16
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d006      	beq.n	80042e8 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	2210      	movs	r2, #16
 80042e0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80042e2:	6878      	ldr	r0, [r7, #4]
 80042e4:	f000 f8c0 	bl	8004468 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80042e8:	6a3b      	ldr	r3, [r7, #32]
 80042ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d00b      	beq.n	800430a <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80042f2:	69fb      	ldr	r3, [r7, #28]
 80042f4:	f003 0308 	and.w	r3, r3, #8
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d006      	beq.n	800430a <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	2208      	movs	r2, #8
 8004302:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8004304:	6878      	ldr	r0, [r7, #4]
 8004306:	f000 f8b9 	bl	800447c <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 800430a:	6a3b      	ldr	r3, [r7, #32]
 800430c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004310:	2b00      	cmp	r3, #0
 8004312:	d07b      	beq.n	800440c <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8004314:	69fb      	ldr	r3, [r7, #28]
 8004316:	f003 0304 	and.w	r3, r3, #4
 800431a:	2b00      	cmp	r3, #0
 800431c:	d072      	beq.n	8004404 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800431e:	6a3b      	ldr	r3, [r7, #32]
 8004320:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004324:	2b00      	cmp	r3, #0
 8004326:	d008      	beq.n	800433a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800432e:	2b00      	cmp	r3, #0
 8004330:	d003      	beq.n	800433a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8004332:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004334:	f043 0301 	orr.w	r3, r3, #1
 8004338:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800433a:	6a3b      	ldr	r3, [r7, #32]
 800433c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004340:	2b00      	cmp	r3, #0
 8004342:	d008      	beq.n	8004356 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800434a:	2b00      	cmp	r3, #0
 800434c:	d003      	beq.n	8004356 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800434e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004350:	f043 0302 	orr.w	r3, r3, #2
 8004354:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004356:	6a3b      	ldr	r3, [r7, #32]
 8004358:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800435c:	2b00      	cmp	r3, #0
 800435e:	d008      	beq.n	8004372 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8004366:	2b00      	cmp	r3, #0
 8004368:	d003      	beq.n	8004372 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800436a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800436c:	f043 0304 	orr.w	r3, r3, #4
 8004370:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004372:	6a3b      	ldr	r3, [r7, #32]
 8004374:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004378:	2b00      	cmp	r3, #0
 800437a:	d043      	beq.n	8004404 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8004382:	2b00      	cmp	r3, #0
 8004384:	d03e      	beq.n	8004404 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800438c:	2b60      	cmp	r3, #96	; 0x60
 800438e:	d02b      	beq.n	80043e8 <HAL_CAN_IRQHandler+0x32a>
 8004390:	2b60      	cmp	r3, #96	; 0x60
 8004392:	d82e      	bhi.n	80043f2 <HAL_CAN_IRQHandler+0x334>
 8004394:	2b50      	cmp	r3, #80	; 0x50
 8004396:	d022      	beq.n	80043de <HAL_CAN_IRQHandler+0x320>
 8004398:	2b50      	cmp	r3, #80	; 0x50
 800439a:	d82a      	bhi.n	80043f2 <HAL_CAN_IRQHandler+0x334>
 800439c:	2b40      	cmp	r3, #64	; 0x40
 800439e:	d019      	beq.n	80043d4 <HAL_CAN_IRQHandler+0x316>
 80043a0:	2b40      	cmp	r3, #64	; 0x40
 80043a2:	d826      	bhi.n	80043f2 <HAL_CAN_IRQHandler+0x334>
 80043a4:	2b30      	cmp	r3, #48	; 0x30
 80043a6:	d010      	beq.n	80043ca <HAL_CAN_IRQHandler+0x30c>
 80043a8:	2b30      	cmp	r3, #48	; 0x30
 80043aa:	d822      	bhi.n	80043f2 <HAL_CAN_IRQHandler+0x334>
 80043ac:	2b10      	cmp	r3, #16
 80043ae:	d002      	beq.n	80043b6 <HAL_CAN_IRQHandler+0x2f8>
 80043b0:	2b20      	cmp	r3, #32
 80043b2:	d005      	beq.n	80043c0 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80043b4:	e01d      	b.n	80043f2 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80043b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043b8:	f043 0308 	orr.w	r3, r3, #8
 80043bc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80043be:	e019      	b.n	80043f4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80043c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043c2:	f043 0310 	orr.w	r3, r3, #16
 80043c6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80043c8:	e014      	b.n	80043f4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80043ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043cc:	f043 0320 	orr.w	r3, r3, #32
 80043d0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80043d2:	e00f      	b.n	80043f4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80043d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80043da:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80043dc:	e00a      	b.n	80043f4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80043de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043e0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80043e4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80043e6:	e005      	b.n	80043f4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80043e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043ee:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80043f0:	e000      	b.n	80043f4 <HAL_CAN_IRQHandler+0x336>
            break;
 80043f2:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	699a      	ldr	r2, [r3, #24]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8004402:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	2204      	movs	r2, #4
 800440a:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800440c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800440e:	2b00      	cmp	r3, #0
 8004410:	d008      	beq.n	8004424 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004418:	431a      	orrs	r2, r3
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800441e:	6878      	ldr	r0, [r7, #4]
 8004420:	f000 f836 	bl	8004490 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004424:	bf00      	nop
 8004426:	3728      	adds	r7, #40	; 0x28
 8004428:	46bd      	mov	sp, r7
 800442a:	bd80      	pop	{r7, pc}

0800442c <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 800442c:	b480      	push	{r7}
 800442e:	b083      	sub	sp, #12
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8004434:	bf00      	nop
 8004436:	370c      	adds	r7, #12
 8004438:	46bd      	mov	sp, r7
 800443a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443e:	4770      	bx	lr

08004440 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8004440:	b480      	push	{r7}
 8004442:	b083      	sub	sp, #12
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8004448:	bf00      	nop
 800444a:	370c      	adds	r7, #12
 800444c:	46bd      	mov	sp, r7
 800444e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004452:	4770      	bx	lr

08004454 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8004454:	b480      	push	{r7}
 8004456:	b083      	sub	sp, #12
 8004458:	af00      	add	r7, sp, #0
 800445a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 800445c:	bf00      	nop
 800445e:	370c      	adds	r7, #12
 8004460:	46bd      	mov	sp, r7
 8004462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004466:	4770      	bx	lr

08004468 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8004468:	b480      	push	{r7}
 800446a:	b083      	sub	sp, #12
 800446c:	af00      	add	r7, sp, #0
 800446e:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8004470:	bf00      	nop
 8004472:	370c      	adds	r7, #12
 8004474:	46bd      	mov	sp, r7
 8004476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447a:	4770      	bx	lr

0800447c <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 800447c:	b480      	push	{r7}
 800447e:	b083      	sub	sp, #12
 8004480:	af00      	add	r7, sp, #0
 8004482:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8004484:	bf00      	nop
 8004486:	370c      	adds	r7, #12
 8004488:	46bd      	mov	sp, r7
 800448a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448e:	4770      	bx	lr

08004490 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8004490:	b480      	push	{r7}
 8004492:	b083      	sub	sp, #12
 8004494:	af00      	add	r7, sp, #0
 8004496:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8004498:	bf00      	nop
 800449a:	370c      	adds	r7, #12
 800449c:	46bd      	mov	sp, r7
 800449e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a2:	4770      	bx	lr

080044a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80044a4:	b480      	push	{r7}
 80044a6:	b085      	sub	sp, #20
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	f003 0307 	and.w	r3, r3, #7
 80044b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80044b4:	4b0b      	ldr	r3, [pc, #44]	; (80044e4 <__NVIC_SetPriorityGrouping+0x40>)
 80044b6:	68db      	ldr	r3, [r3, #12]
 80044b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80044ba:	68ba      	ldr	r2, [r7, #8]
 80044bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80044c0:	4013      	ands	r3, r2
 80044c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80044c8:	68bb      	ldr	r3, [r7, #8]
 80044ca:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80044cc:	4b06      	ldr	r3, [pc, #24]	; (80044e8 <__NVIC_SetPriorityGrouping+0x44>)
 80044ce:	4313      	orrs	r3, r2
 80044d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80044d2:	4a04      	ldr	r2, [pc, #16]	; (80044e4 <__NVIC_SetPriorityGrouping+0x40>)
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	60d3      	str	r3, [r2, #12]
}
 80044d8:	bf00      	nop
 80044da:	3714      	adds	r7, #20
 80044dc:	46bd      	mov	sp, r7
 80044de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e2:	4770      	bx	lr
 80044e4:	e000ed00 	.word	0xe000ed00
 80044e8:	05fa0000 	.word	0x05fa0000

080044ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80044ec:	b480      	push	{r7}
 80044ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80044f0:	4b04      	ldr	r3, [pc, #16]	; (8004504 <__NVIC_GetPriorityGrouping+0x18>)
 80044f2:	68db      	ldr	r3, [r3, #12]
 80044f4:	0a1b      	lsrs	r3, r3, #8
 80044f6:	f003 0307 	and.w	r3, r3, #7
}
 80044fa:	4618      	mov	r0, r3
 80044fc:	46bd      	mov	sp, r7
 80044fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004502:	4770      	bx	lr
 8004504:	e000ed00 	.word	0xe000ed00

08004508 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004508:	b480      	push	{r7}
 800450a:	b083      	sub	sp, #12
 800450c:	af00      	add	r7, sp, #0
 800450e:	4603      	mov	r3, r0
 8004510:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004512:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004516:	2b00      	cmp	r3, #0
 8004518:	db0b      	blt.n	8004532 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800451a:	79fb      	ldrb	r3, [r7, #7]
 800451c:	f003 021f 	and.w	r2, r3, #31
 8004520:	4907      	ldr	r1, [pc, #28]	; (8004540 <__NVIC_EnableIRQ+0x38>)
 8004522:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004526:	095b      	lsrs	r3, r3, #5
 8004528:	2001      	movs	r0, #1
 800452a:	fa00 f202 	lsl.w	r2, r0, r2
 800452e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004532:	bf00      	nop
 8004534:	370c      	adds	r7, #12
 8004536:	46bd      	mov	sp, r7
 8004538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800453c:	4770      	bx	lr
 800453e:	bf00      	nop
 8004540:	e000e100 	.word	0xe000e100

08004544 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004544:	b480      	push	{r7}
 8004546:	b083      	sub	sp, #12
 8004548:	af00      	add	r7, sp, #0
 800454a:	4603      	mov	r3, r0
 800454c:	6039      	str	r1, [r7, #0]
 800454e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004550:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004554:	2b00      	cmp	r3, #0
 8004556:	db0a      	blt.n	800456e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	b2da      	uxtb	r2, r3
 800455c:	490c      	ldr	r1, [pc, #48]	; (8004590 <__NVIC_SetPriority+0x4c>)
 800455e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004562:	0112      	lsls	r2, r2, #4
 8004564:	b2d2      	uxtb	r2, r2
 8004566:	440b      	add	r3, r1
 8004568:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800456c:	e00a      	b.n	8004584 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	b2da      	uxtb	r2, r3
 8004572:	4908      	ldr	r1, [pc, #32]	; (8004594 <__NVIC_SetPriority+0x50>)
 8004574:	79fb      	ldrb	r3, [r7, #7]
 8004576:	f003 030f 	and.w	r3, r3, #15
 800457a:	3b04      	subs	r3, #4
 800457c:	0112      	lsls	r2, r2, #4
 800457e:	b2d2      	uxtb	r2, r2
 8004580:	440b      	add	r3, r1
 8004582:	761a      	strb	r2, [r3, #24]
}
 8004584:	bf00      	nop
 8004586:	370c      	adds	r7, #12
 8004588:	46bd      	mov	sp, r7
 800458a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458e:	4770      	bx	lr
 8004590:	e000e100 	.word	0xe000e100
 8004594:	e000ed00 	.word	0xe000ed00

08004598 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004598:	b480      	push	{r7}
 800459a:	b089      	sub	sp, #36	; 0x24
 800459c:	af00      	add	r7, sp, #0
 800459e:	60f8      	str	r0, [r7, #12]
 80045a0:	60b9      	str	r1, [r7, #8]
 80045a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	f003 0307 	and.w	r3, r3, #7
 80045aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80045ac:	69fb      	ldr	r3, [r7, #28]
 80045ae:	f1c3 0307 	rsb	r3, r3, #7
 80045b2:	2b04      	cmp	r3, #4
 80045b4:	bf28      	it	cs
 80045b6:	2304      	movcs	r3, #4
 80045b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80045ba:	69fb      	ldr	r3, [r7, #28]
 80045bc:	3304      	adds	r3, #4
 80045be:	2b06      	cmp	r3, #6
 80045c0:	d902      	bls.n	80045c8 <NVIC_EncodePriority+0x30>
 80045c2:	69fb      	ldr	r3, [r7, #28]
 80045c4:	3b03      	subs	r3, #3
 80045c6:	e000      	b.n	80045ca <NVIC_EncodePriority+0x32>
 80045c8:	2300      	movs	r3, #0
 80045ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80045cc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80045d0:	69bb      	ldr	r3, [r7, #24]
 80045d2:	fa02 f303 	lsl.w	r3, r2, r3
 80045d6:	43da      	mvns	r2, r3
 80045d8:	68bb      	ldr	r3, [r7, #8]
 80045da:	401a      	ands	r2, r3
 80045dc:	697b      	ldr	r3, [r7, #20]
 80045de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80045e0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80045e4:	697b      	ldr	r3, [r7, #20]
 80045e6:	fa01 f303 	lsl.w	r3, r1, r3
 80045ea:	43d9      	mvns	r1, r3
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80045f0:	4313      	orrs	r3, r2
         );
}
 80045f2:	4618      	mov	r0, r3
 80045f4:	3724      	adds	r7, #36	; 0x24
 80045f6:	46bd      	mov	sp, r7
 80045f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fc:	4770      	bx	lr

080045fe <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80045fe:	b580      	push	{r7, lr}
 8004600:	b082      	sub	sp, #8
 8004602:	af00      	add	r7, sp, #0
 8004604:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004606:	6878      	ldr	r0, [r7, #4]
 8004608:	f7ff ff4c 	bl	80044a4 <__NVIC_SetPriorityGrouping>
}
 800460c:	bf00      	nop
 800460e:	3708      	adds	r7, #8
 8004610:	46bd      	mov	sp, r7
 8004612:	bd80      	pop	{r7, pc}

08004614 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004614:	b580      	push	{r7, lr}
 8004616:	b086      	sub	sp, #24
 8004618:	af00      	add	r7, sp, #0
 800461a:	4603      	mov	r3, r0
 800461c:	60b9      	str	r1, [r7, #8]
 800461e:	607a      	str	r2, [r7, #4]
 8004620:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004622:	2300      	movs	r3, #0
 8004624:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004626:	f7ff ff61 	bl	80044ec <__NVIC_GetPriorityGrouping>
 800462a:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800462c:	687a      	ldr	r2, [r7, #4]
 800462e:	68b9      	ldr	r1, [r7, #8]
 8004630:	6978      	ldr	r0, [r7, #20]
 8004632:	f7ff ffb1 	bl	8004598 <NVIC_EncodePriority>
 8004636:	4602      	mov	r2, r0
 8004638:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800463c:	4611      	mov	r1, r2
 800463e:	4618      	mov	r0, r3
 8004640:	f7ff ff80 	bl	8004544 <__NVIC_SetPriority>
}
 8004644:	bf00      	nop
 8004646:	3718      	adds	r7, #24
 8004648:	46bd      	mov	sp, r7
 800464a:	bd80      	pop	{r7, pc}

0800464c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b082      	sub	sp, #8
 8004650:	af00      	add	r7, sp, #0
 8004652:	4603      	mov	r3, r0
 8004654:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004656:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800465a:	4618      	mov	r0, r3
 800465c:	f7ff ff54 	bl	8004508 <__NVIC_EnableIRQ>
}
 8004660:	bf00      	nop
 8004662:	3708      	adds	r7, #8
 8004664:	46bd      	mov	sp, r7
 8004666:	bd80      	pop	{r7, pc}

08004668 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004668:	b580      	push	{r7, lr}
 800466a:	b086      	sub	sp, #24
 800466c:	af00      	add	r7, sp, #0
 800466e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004670:	2300      	movs	r3, #0
 8004672:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004674:	f7ff f88a 	bl	800378c <HAL_GetTick>
 8004678:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2b00      	cmp	r3, #0
 800467e:	d101      	bne.n	8004684 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004680:	2301      	movs	r3, #1
 8004682:	e099      	b.n	80047b8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2202      	movs	r2, #2
 8004688:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2200      	movs	r2, #0
 8004690:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	681a      	ldr	r2, [r3, #0]
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	f022 0201 	bic.w	r2, r2, #1
 80046a2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80046a4:	e00f      	b.n	80046c6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80046a6:	f7ff f871 	bl	800378c <HAL_GetTick>
 80046aa:	4602      	mov	r2, r0
 80046ac:	693b      	ldr	r3, [r7, #16]
 80046ae:	1ad3      	subs	r3, r2, r3
 80046b0:	2b05      	cmp	r3, #5
 80046b2:	d908      	bls.n	80046c6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2220      	movs	r2, #32
 80046b8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2203      	movs	r2, #3
 80046be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80046c2:	2303      	movs	r3, #3
 80046c4:	e078      	b.n	80047b8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f003 0301 	and.w	r3, r3, #1
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d1e8      	bne.n	80046a6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80046dc:	697a      	ldr	r2, [r7, #20]
 80046de:	4b38      	ldr	r3, [pc, #224]	; (80047c0 <HAL_DMA_Init+0x158>)
 80046e0:	4013      	ands	r3, r2
 80046e2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	685a      	ldr	r2, [r3, #4]
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	689b      	ldr	r3, [r3, #8]
 80046ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80046f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	691b      	ldr	r3, [r3, #16]
 80046f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80046fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	699b      	ldr	r3, [r3, #24]
 8004704:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800470a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	6a1b      	ldr	r3, [r3, #32]
 8004710:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004712:	697a      	ldr	r2, [r7, #20]
 8004714:	4313      	orrs	r3, r2
 8004716:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800471c:	2b04      	cmp	r3, #4
 800471e:	d107      	bne.n	8004730 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004728:	4313      	orrs	r3, r2
 800472a:	697a      	ldr	r2, [r7, #20]
 800472c:	4313      	orrs	r3, r2
 800472e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	697a      	ldr	r2, [r7, #20]
 8004736:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	695b      	ldr	r3, [r3, #20]
 800473e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004740:	697b      	ldr	r3, [r7, #20]
 8004742:	f023 0307 	bic.w	r3, r3, #7
 8004746:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800474c:	697a      	ldr	r2, [r7, #20]
 800474e:	4313      	orrs	r3, r2
 8004750:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004756:	2b04      	cmp	r3, #4
 8004758:	d117      	bne.n	800478a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800475e:	697a      	ldr	r2, [r7, #20]
 8004760:	4313      	orrs	r3, r2
 8004762:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004768:	2b00      	cmp	r3, #0
 800476a:	d00e      	beq.n	800478a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800476c:	6878      	ldr	r0, [r7, #4]
 800476e:	f000 fb15 	bl	8004d9c <DMA_CheckFifoParam>
 8004772:	4603      	mov	r3, r0
 8004774:	2b00      	cmp	r3, #0
 8004776:	d008      	beq.n	800478a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2240      	movs	r2, #64	; 0x40
 800477c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2201      	movs	r2, #1
 8004782:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004786:	2301      	movs	r3, #1
 8004788:	e016      	b.n	80047b8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	697a      	ldr	r2, [r7, #20]
 8004790:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004792:	6878      	ldr	r0, [r7, #4]
 8004794:	f000 facc 	bl	8004d30 <DMA_CalcBaseAndBitshift>
 8004798:	4603      	mov	r3, r0
 800479a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80047a0:	223f      	movs	r2, #63	; 0x3f
 80047a2:	409a      	lsls	r2, r3
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2200      	movs	r2, #0
 80047ac:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	2201      	movs	r2, #1
 80047b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80047b6:	2300      	movs	r3, #0
}
 80047b8:	4618      	mov	r0, r3
 80047ba:	3718      	adds	r7, #24
 80047bc:	46bd      	mov	sp, r7
 80047be:	bd80      	pop	{r7, pc}
 80047c0:	e010803f 	.word	0xe010803f

080047c4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b086      	sub	sp, #24
 80047c8:	af00      	add	r7, sp, #0
 80047ca:	60f8      	str	r0, [r7, #12]
 80047cc:	60b9      	str	r1, [r7, #8]
 80047ce:	607a      	str	r2, [r7, #4]
 80047d0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80047d2:	2300      	movs	r3, #0
 80047d4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80047da:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80047e2:	2b01      	cmp	r3, #1
 80047e4:	d101      	bne.n	80047ea <HAL_DMA_Start_IT+0x26>
 80047e6:	2302      	movs	r3, #2
 80047e8:	e048      	b.n	800487c <HAL_DMA_Start_IT+0xb8>
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	2201      	movs	r2, #1
 80047ee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80047f8:	b2db      	uxtb	r3, r3
 80047fa:	2b01      	cmp	r3, #1
 80047fc:	d137      	bne.n	800486e <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	2202      	movs	r2, #2
 8004802:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	2200      	movs	r2, #0
 800480a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	687a      	ldr	r2, [r7, #4]
 8004810:	68b9      	ldr	r1, [r7, #8]
 8004812:	68f8      	ldr	r0, [r7, #12]
 8004814:	f000 fa5e 	bl	8004cd4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800481c:	223f      	movs	r2, #63	; 0x3f
 800481e:	409a      	lsls	r2, r3
 8004820:	693b      	ldr	r3, [r7, #16]
 8004822:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f042 0216 	orr.w	r2, r2, #22
 8004832:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	695a      	ldr	r2, [r3, #20]
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004842:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004848:	2b00      	cmp	r3, #0
 800484a:	d007      	beq.n	800485c <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	681a      	ldr	r2, [r3, #0]
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f042 0208 	orr.w	r2, r2, #8
 800485a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	681a      	ldr	r2, [r3, #0]
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f042 0201 	orr.w	r2, r2, #1
 800486a:	601a      	str	r2, [r3, #0]
 800486c:	e005      	b.n	800487a <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	2200      	movs	r2, #0
 8004872:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004876:	2302      	movs	r3, #2
 8004878:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800487a:	7dfb      	ldrb	r3, [r7, #23]
}
 800487c:	4618      	mov	r0, r3
 800487e:	3718      	adds	r7, #24
 8004880:	46bd      	mov	sp, r7
 8004882:	bd80      	pop	{r7, pc}

08004884 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b084      	sub	sp, #16
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004890:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004892:	f7fe ff7b 	bl	800378c <HAL_GetTick>
 8004896:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800489e:	b2db      	uxtb	r3, r3
 80048a0:	2b02      	cmp	r3, #2
 80048a2:	d008      	beq.n	80048b6 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2280      	movs	r2, #128	; 0x80
 80048a8:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2200      	movs	r2, #0
 80048ae:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80048b2:	2301      	movs	r3, #1
 80048b4:	e052      	b.n	800495c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	681a      	ldr	r2, [r3, #0]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f022 0216 	bic.w	r2, r2, #22
 80048c4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	695a      	ldr	r2, [r3, #20]
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80048d4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d103      	bne.n	80048e6 <HAL_DMA_Abort+0x62>
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d007      	beq.n	80048f6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	681a      	ldr	r2, [r3, #0]
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	f022 0208 	bic.w	r2, r2, #8
 80048f4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	681a      	ldr	r2, [r3, #0]
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f022 0201 	bic.w	r2, r2, #1
 8004904:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004906:	e013      	b.n	8004930 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004908:	f7fe ff40 	bl	800378c <HAL_GetTick>
 800490c:	4602      	mov	r2, r0
 800490e:	68bb      	ldr	r3, [r7, #8]
 8004910:	1ad3      	subs	r3, r2, r3
 8004912:	2b05      	cmp	r3, #5
 8004914:	d90c      	bls.n	8004930 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2220      	movs	r2, #32
 800491a:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2203      	movs	r2, #3
 8004920:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	2200      	movs	r2, #0
 8004928:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 800492c:	2303      	movs	r3, #3
 800492e:	e015      	b.n	800495c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f003 0301 	and.w	r3, r3, #1
 800493a:	2b00      	cmp	r3, #0
 800493c:	d1e4      	bne.n	8004908 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004942:	223f      	movs	r2, #63	; 0x3f
 8004944:	409a      	lsls	r2, r3
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	2201      	movs	r2, #1
 800494e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	2200      	movs	r2, #0
 8004956:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
  }
  return HAL_OK;
 800495a:	2300      	movs	r3, #0
}
 800495c:	4618      	mov	r0, r3
 800495e:	3710      	adds	r7, #16
 8004960:	46bd      	mov	sp, r7
 8004962:	bd80      	pop	{r7, pc}

08004964 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004964:	b480      	push	{r7}
 8004966:	b083      	sub	sp, #12
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004972:	b2db      	uxtb	r3, r3
 8004974:	2b02      	cmp	r3, #2
 8004976:	d004      	beq.n	8004982 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	2280      	movs	r2, #128	; 0x80
 800497c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800497e:	2301      	movs	r3, #1
 8004980:	e00c      	b.n	800499c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2205      	movs	r2, #5
 8004986:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	681a      	ldr	r2, [r3, #0]
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f022 0201 	bic.w	r2, r2, #1
 8004998:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800499a:	2300      	movs	r3, #0
}
 800499c:	4618      	mov	r0, r3
 800499e:	370c      	adds	r7, #12
 80049a0:	46bd      	mov	sp, r7
 80049a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a6:	4770      	bx	lr

080049a8 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b086      	sub	sp, #24
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 80049b0:	2300      	movs	r3, #0
 80049b2:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 80049b4:	4b8e      	ldr	r3, [pc, #568]	; (8004bf0 <HAL_DMA_IRQHandler+0x248>)
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4a8e      	ldr	r2, [pc, #568]	; (8004bf4 <HAL_DMA_IRQHandler+0x24c>)
 80049ba:	fba2 2303 	umull	r2, r3, r2, r3
 80049be:	0a9b      	lsrs	r3, r3, #10
 80049c0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049c6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80049c8:	693b      	ldr	r3, [r7, #16]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80049d2:	2208      	movs	r2, #8
 80049d4:	409a      	lsls	r2, r3
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	4013      	ands	r3, r2
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d01a      	beq.n	8004a14 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	f003 0304 	and.w	r3, r3, #4
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d013      	beq.n	8004a14 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	681a      	ldr	r2, [r3, #0]
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	f022 0204 	bic.w	r2, r2, #4
 80049fa:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a00:	2208      	movs	r2, #8
 8004a02:	409a      	lsls	r2, r3
 8004a04:	693b      	ldr	r3, [r7, #16]
 8004a06:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a0c:	f043 0201 	orr.w	r2, r3, #1
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a18:	2201      	movs	r2, #1
 8004a1a:	409a      	lsls	r2, r3
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	4013      	ands	r3, r2
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d012      	beq.n	8004a4a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	695b      	ldr	r3, [r3, #20]
 8004a2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d00b      	beq.n	8004a4a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a36:	2201      	movs	r2, #1
 8004a38:	409a      	lsls	r2, r3
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a42:	f043 0202 	orr.w	r2, r3, #2
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a4e:	2204      	movs	r2, #4
 8004a50:	409a      	lsls	r2, r3
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	4013      	ands	r3, r2
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d012      	beq.n	8004a80 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f003 0302 	and.w	r3, r3, #2
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d00b      	beq.n	8004a80 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a6c:	2204      	movs	r2, #4
 8004a6e:	409a      	lsls	r2, r3
 8004a70:	693b      	ldr	r3, [r7, #16]
 8004a72:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a78:	f043 0204 	orr.w	r2, r3, #4
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004a84:	2210      	movs	r2, #16
 8004a86:	409a      	lsls	r2, r3
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	4013      	ands	r3, r2
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d043      	beq.n	8004b18 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f003 0308 	and.w	r3, r3, #8
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d03c      	beq.n	8004b18 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004aa2:	2210      	movs	r2, #16
 8004aa4:	409a      	lsls	r2, r3
 8004aa6:	693b      	ldr	r3, [r7, #16]
 8004aa8:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004ab4:	2b00      	cmp	r3, #0
 8004ab6:	d018      	beq.n	8004aea <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d108      	bne.n	8004ad8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d024      	beq.n	8004b18 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ad2:	6878      	ldr	r0, [r7, #4]
 8004ad4:	4798      	blx	r3
 8004ad6:	e01f      	b.n	8004b18 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d01b      	beq.n	8004b18 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004ae4:	6878      	ldr	r0, [r7, #4]
 8004ae6:	4798      	blx	r3
 8004ae8:	e016      	b.n	8004b18 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d107      	bne.n	8004b08 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	681a      	ldr	r2, [r3, #0]
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f022 0208 	bic.w	r2, r2, #8
 8004b06:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d003      	beq.n	8004b18 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b14:	6878      	ldr	r0, [r7, #4]
 8004b16:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b1c:	2220      	movs	r2, #32
 8004b1e:	409a      	lsls	r2, r3
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	4013      	ands	r3, r2
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	f000 808f 	beq.w	8004c48 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f003 0310 	and.w	r3, r3, #16
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	f000 8087 	beq.w	8004c48 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b3e:	2220      	movs	r2, #32
 8004b40:	409a      	lsls	r2, r3
 8004b42:	693b      	ldr	r3, [r7, #16]
 8004b44:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004b4c:	b2db      	uxtb	r3, r3
 8004b4e:	2b05      	cmp	r3, #5
 8004b50:	d136      	bne.n	8004bc0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	681a      	ldr	r2, [r3, #0]
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f022 0216 	bic.w	r2, r2, #22
 8004b60:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	695a      	ldr	r2, [r3, #20]
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004b70:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d103      	bne.n	8004b82 <HAL_DMA_IRQHandler+0x1da>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d007      	beq.n	8004b92 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	681a      	ldr	r2, [r3, #0]
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f022 0208 	bic.w	r2, r2, #8
 8004b90:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004b96:	223f      	movs	r2, #63	; 0x3f
 8004b98:	409a      	lsls	r2, r3
 8004b9a:	693b      	ldr	r3, [r7, #16]
 8004b9c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	2201      	movs	r2, #1
 8004ba2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	2200      	movs	r2, #0
 8004baa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d07e      	beq.n	8004cb4 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004bba:	6878      	ldr	r0, [r7, #4]
 8004bbc:	4798      	blx	r3
        }
        return;
 8004bbe:	e079      	b.n	8004cb4 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d01d      	beq.n	8004c0a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d10d      	bne.n	8004bf8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d031      	beq.n	8004c48 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004be8:	6878      	ldr	r0, [r7, #4]
 8004bea:	4798      	blx	r3
 8004bec:	e02c      	b.n	8004c48 <HAL_DMA_IRQHandler+0x2a0>
 8004bee:	bf00      	nop
 8004bf0:	20000008 	.word	0x20000008
 8004bf4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004bfc:	2b00      	cmp	r3, #0
 8004bfe:	d023      	beq.n	8004c48 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c04:	6878      	ldr	r0, [r7, #4]
 8004c06:	4798      	blx	r3
 8004c08:	e01e      	b.n	8004c48 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d10f      	bne.n	8004c38 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	681a      	ldr	r2, [r3, #0]
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	f022 0210 	bic.w	r2, r2, #16
 8004c26:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2201      	movs	r2, #1
 8004c2c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2200      	movs	r2, #0
 8004c34:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d003      	beq.n	8004c48 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004c44:	6878      	ldr	r0, [r7, #4]
 8004c46:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d032      	beq.n	8004cb6 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c54:	f003 0301 	and.w	r3, r3, #1
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d022      	beq.n	8004ca2 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2205      	movs	r2, #5
 8004c60:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	681a      	ldr	r2, [r3, #0]
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f022 0201 	bic.w	r2, r2, #1
 8004c72:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004c74:	68bb      	ldr	r3, [r7, #8]
 8004c76:	3301      	adds	r3, #1
 8004c78:	60bb      	str	r3, [r7, #8]
 8004c7a:	697a      	ldr	r2, [r7, #20]
 8004c7c:	429a      	cmp	r2, r3
 8004c7e:	d307      	bcc.n	8004c90 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	f003 0301 	and.w	r3, r3, #1
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d1f2      	bne.n	8004c74 <HAL_DMA_IRQHandler+0x2cc>
 8004c8e:	e000      	b.n	8004c92 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004c90:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2201      	movs	r2, #1
 8004c96:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d005      	beq.n	8004cb6 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004cae:	6878      	ldr	r0, [r7, #4]
 8004cb0:	4798      	blx	r3
 8004cb2:	e000      	b.n	8004cb6 <HAL_DMA_IRQHandler+0x30e>
        return;
 8004cb4:	bf00      	nop
    }
  }
}
 8004cb6:	3718      	adds	r7, #24
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	bd80      	pop	{r7, pc}

08004cbc <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8004cbc:	b480      	push	{r7}
 8004cbe:	b083      	sub	sp, #12
 8004cc0:	af00      	add	r7, sp, #0
 8004cc2:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8004cc8:	4618      	mov	r0, r3
 8004cca:	370c      	adds	r7, #12
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd2:	4770      	bx	lr

08004cd4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b085      	sub	sp, #20
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	60f8      	str	r0, [r7, #12]
 8004cdc:	60b9      	str	r1, [r7, #8]
 8004cde:	607a      	str	r2, [r7, #4]
 8004ce0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	681a      	ldr	r2, [r3, #0]
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004cf0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	683a      	ldr	r2, [r7, #0]
 8004cf8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	689b      	ldr	r3, [r3, #8]
 8004cfe:	2b40      	cmp	r3, #64	; 0x40
 8004d00:	d108      	bne.n	8004d14 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	687a      	ldr	r2, [r7, #4]
 8004d08:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	68ba      	ldr	r2, [r7, #8]
 8004d10:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004d12:	e007      	b.n	8004d24 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	68ba      	ldr	r2, [r7, #8]
 8004d1a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	687a      	ldr	r2, [r7, #4]
 8004d22:	60da      	str	r2, [r3, #12]
}
 8004d24:	bf00      	nop
 8004d26:	3714      	adds	r7, #20
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2e:	4770      	bx	lr

08004d30 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004d30:	b480      	push	{r7}
 8004d32:	b085      	sub	sp, #20
 8004d34:	af00      	add	r7, sp, #0
 8004d36:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	b2db      	uxtb	r3, r3
 8004d3e:	3b10      	subs	r3, #16
 8004d40:	4a13      	ldr	r2, [pc, #76]	; (8004d90 <DMA_CalcBaseAndBitshift+0x60>)
 8004d42:	fba2 2303 	umull	r2, r3, r2, r3
 8004d46:	091b      	lsrs	r3, r3, #4
 8004d48:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004d4a:	4a12      	ldr	r2, [pc, #72]	; (8004d94 <DMA_CalcBaseAndBitshift+0x64>)
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	4413      	add	r3, r2
 8004d50:	781b      	ldrb	r3, [r3, #0]
 8004d52:	461a      	mov	r2, r3
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	2b03      	cmp	r3, #3
 8004d5c:	d908      	bls.n	8004d70 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	461a      	mov	r2, r3
 8004d64:	4b0c      	ldr	r3, [pc, #48]	; (8004d98 <DMA_CalcBaseAndBitshift+0x68>)
 8004d66:	4013      	ands	r3, r2
 8004d68:	1d1a      	adds	r2, r3, #4
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	659a      	str	r2, [r3, #88]	; 0x58
 8004d6e:	e006      	b.n	8004d7e <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	461a      	mov	r2, r3
 8004d76:	4b08      	ldr	r3, [pc, #32]	; (8004d98 <DMA_CalcBaseAndBitshift+0x68>)
 8004d78:	4013      	ands	r3, r2
 8004d7a:	687a      	ldr	r2, [r7, #4]
 8004d7c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004d82:	4618      	mov	r0, r3
 8004d84:	3714      	adds	r7, #20
 8004d86:	46bd      	mov	sp, r7
 8004d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d8c:	4770      	bx	lr
 8004d8e:	bf00      	nop
 8004d90:	aaaaaaab 	.word	0xaaaaaaab
 8004d94:	08024368 	.word	0x08024368
 8004d98:	fffffc00 	.word	0xfffffc00

08004d9c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004d9c:	b480      	push	{r7}
 8004d9e:	b085      	sub	sp, #20
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004da4:	2300      	movs	r3, #0
 8004da6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dac:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	699b      	ldr	r3, [r3, #24]
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d11f      	bne.n	8004df6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004db6:	68bb      	ldr	r3, [r7, #8]
 8004db8:	2b03      	cmp	r3, #3
 8004dba:	d856      	bhi.n	8004e6a <DMA_CheckFifoParam+0xce>
 8004dbc:	a201      	add	r2, pc, #4	; (adr r2, 8004dc4 <DMA_CheckFifoParam+0x28>)
 8004dbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dc2:	bf00      	nop
 8004dc4:	08004dd5 	.word	0x08004dd5
 8004dc8:	08004de7 	.word	0x08004de7
 8004dcc:	08004dd5 	.word	0x08004dd5
 8004dd0:	08004e6b 	.word	0x08004e6b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dd8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d046      	beq.n	8004e6e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004de0:	2301      	movs	r3, #1
 8004de2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004de4:	e043      	b.n	8004e6e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dea:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004dee:	d140      	bne.n	8004e72 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004df0:	2301      	movs	r3, #1
 8004df2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004df4:	e03d      	b.n	8004e72 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	699b      	ldr	r3, [r3, #24]
 8004dfa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004dfe:	d121      	bne.n	8004e44 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004e00:	68bb      	ldr	r3, [r7, #8]
 8004e02:	2b03      	cmp	r3, #3
 8004e04:	d837      	bhi.n	8004e76 <DMA_CheckFifoParam+0xda>
 8004e06:	a201      	add	r2, pc, #4	; (adr r2, 8004e0c <DMA_CheckFifoParam+0x70>)
 8004e08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e0c:	08004e1d 	.word	0x08004e1d
 8004e10:	08004e23 	.word	0x08004e23
 8004e14:	08004e1d 	.word	0x08004e1d
 8004e18:	08004e35 	.word	0x08004e35
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004e1c:	2301      	movs	r3, #1
 8004e1e:	73fb      	strb	r3, [r7, #15]
      break;
 8004e20:	e030      	b.n	8004e84 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e26:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d025      	beq.n	8004e7a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004e2e:	2301      	movs	r3, #1
 8004e30:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004e32:	e022      	b.n	8004e7a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e38:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8004e3c:	d11f      	bne.n	8004e7e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004e3e:	2301      	movs	r3, #1
 8004e40:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004e42:	e01c      	b.n	8004e7e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004e44:	68bb      	ldr	r3, [r7, #8]
 8004e46:	2b02      	cmp	r3, #2
 8004e48:	d903      	bls.n	8004e52 <DMA_CheckFifoParam+0xb6>
 8004e4a:	68bb      	ldr	r3, [r7, #8]
 8004e4c:	2b03      	cmp	r3, #3
 8004e4e:	d003      	beq.n	8004e58 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004e50:	e018      	b.n	8004e84 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004e52:	2301      	movs	r3, #1
 8004e54:	73fb      	strb	r3, [r7, #15]
      break;
 8004e56:	e015      	b.n	8004e84 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004e5c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d00e      	beq.n	8004e82 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004e64:	2301      	movs	r3, #1
 8004e66:	73fb      	strb	r3, [r7, #15]
      break;
 8004e68:	e00b      	b.n	8004e82 <DMA_CheckFifoParam+0xe6>
      break;
 8004e6a:	bf00      	nop
 8004e6c:	e00a      	b.n	8004e84 <DMA_CheckFifoParam+0xe8>
      break;
 8004e6e:	bf00      	nop
 8004e70:	e008      	b.n	8004e84 <DMA_CheckFifoParam+0xe8>
      break;
 8004e72:	bf00      	nop
 8004e74:	e006      	b.n	8004e84 <DMA_CheckFifoParam+0xe8>
      break;
 8004e76:	bf00      	nop
 8004e78:	e004      	b.n	8004e84 <DMA_CheckFifoParam+0xe8>
      break;
 8004e7a:	bf00      	nop
 8004e7c:	e002      	b.n	8004e84 <DMA_CheckFifoParam+0xe8>
      break;   
 8004e7e:	bf00      	nop
 8004e80:	e000      	b.n	8004e84 <DMA_CheckFifoParam+0xe8>
      break;
 8004e82:	bf00      	nop
    }
  } 
  
  return status; 
 8004e84:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e86:	4618      	mov	r0, r3
 8004e88:	3714      	adds	r7, #20
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e90:	4770      	bx	lr
 8004e92:	bf00      	nop

08004e94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b089      	sub	sp, #36	; 0x24
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
 8004e9c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8004eaa:	2300      	movs	r3, #0
 8004eac:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8004eae:	2300      	movs	r3, #0
 8004eb0:	61fb      	str	r3, [r7, #28]
 8004eb2:	e175      	b.n	80051a0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8004eb4:	2201      	movs	r2, #1
 8004eb6:	69fb      	ldr	r3, [r7, #28]
 8004eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8004ebc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	697a      	ldr	r2, [r7, #20]
 8004ec4:	4013      	ands	r3, r2
 8004ec6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004ec8:	693a      	ldr	r2, [r7, #16]
 8004eca:	697b      	ldr	r3, [r7, #20]
 8004ecc:	429a      	cmp	r2, r3
 8004ece:	f040 8164 	bne.w	800519a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	685b      	ldr	r3, [r3, #4]
 8004ed6:	f003 0303 	and.w	r3, r3, #3
 8004eda:	2b01      	cmp	r3, #1
 8004edc:	d005      	beq.n	8004eea <HAL_GPIO_Init+0x56>
 8004ede:	683b      	ldr	r3, [r7, #0]
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	f003 0303 	and.w	r3, r3, #3
 8004ee6:	2b02      	cmp	r3, #2
 8004ee8:	d130      	bne.n	8004f4c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	689b      	ldr	r3, [r3, #8]
 8004eee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8004ef0:	69fb      	ldr	r3, [r7, #28]
 8004ef2:	005b      	lsls	r3, r3, #1
 8004ef4:	2203      	movs	r2, #3
 8004ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8004efa:	43db      	mvns	r3, r3
 8004efc:	69ba      	ldr	r2, [r7, #24]
 8004efe:	4013      	ands	r3, r2
 8004f00:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8004f02:	683b      	ldr	r3, [r7, #0]
 8004f04:	68da      	ldr	r2, [r3, #12]
 8004f06:	69fb      	ldr	r3, [r7, #28]
 8004f08:	005b      	lsls	r3, r3, #1
 8004f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8004f0e:	69ba      	ldr	r2, [r7, #24]
 8004f10:	4313      	orrs	r3, r2
 8004f12:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	69ba      	ldr	r2, [r7, #24]
 8004f18:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	685b      	ldr	r3, [r3, #4]
 8004f1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004f20:	2201      	movs	r2, #1
 8004f22:	69fb      	ldr	r3, [r7, #28]
 8004f24:	fa02 f303 	lsl.w	r3, r2, r3
 8004f28:	43db      	mvns	r3, r3
 8004f2a:	69ba      	ldr	r2, [r7, #24]
 8004f2c:	4013      	ands	r3, r2
 8004f2e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004f30:	683b      	ldr	r3, [r7, #0]
 8004f32:	685b      	ldr	r3, [r3, #4]
 8004f34:	091b      	lsrs	r3, r3, #4
 8004f36:	f003 0201 	and.w	r2, r3, #1
 8004f3a:	69fb      	ldr	r3, [r7, #28]
 8004f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8004f40:	69ba      	ldr	r2, [r7, #24]
 8004f42:	4313      	orrs	r3, r2
 8004f44:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	69ba      	ldr	r2, [r7, #24]
 8004f4a:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	f003 0303 	and.w	r3, r3, #3
 8004f54:	2b03      	cmp	r3, #3
 8004f56:	d017      	beq.n	8004f88 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	68db      	ldr	r3, [r3, #12]
 8004f5c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8004f5e:	69fb      	ldr	r3, [r7, #28]
 8004f60:	005b      	lsls	r3, r3, #1
 8004f62:	2203      	movs	r2, #3
 8004f64:	fa02 f303 	lsl.w	r3, r2, r3
 8004f68:	43db      	mvns	r3, r3
 8004f6a:	69ba      	ldr	r2, [r7, #24]
 8004f6c:	4013      	ands	r3, r2
 8004f6e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	689a      	ldr	r2, [r3, #8]
 8004f74:	69fb      	ldr	r3, [r7, #28]
 8004f76:	005b      	lsls	r3, r3, #1
 8004f78:	fa02 f303 	lsl.w	r3, r2, r3
 8004f7c:	69ba      	ldr	r2, [r7, #24]
 8004f7e:	4313      	orrs	r3, r2
 8004f80:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	69ba      	ldr	r2, [r7, #24]
 8004f86:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	685b      	ldr	r3, [r3, #4]
 8004f8c:	f003 0303 	and.w	r3, r3, #3
 8004f90:	2b02      	cmp	r3, #2
 8004f92:	d123      	bne.n	8004fdc <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8004f94:	69fb      	ldr	r3, [r7, #28]
 8004f96:	08da      	lsrs	r2, r3, #3
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	3208      	adds	r2, #8
 8004f9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004fa0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8004fa2:	69fb      	ldr	r3, [r7, #28]
 8004fa4:	f003 0307 	and.w	r3, r3, #7
 8004fa8:	009b      	lsls	r3, r3, #2
 8004faa:	220f      	movs	r2, #15
 8004fac:	fa02 f303 	lsl.w	r3, r2, r3
 8004fb0:	43db      	mvns	r3, r3
 8004fb2:	69ba      	ldr	r2, [r7, #24]
 8004fb4:	4013      	ands	r3, r2
 8004fb6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	691a      	ldr	r2, [r3, #16]
 8004fbc:	69fb      	ldr	r3, [r7, #28]
 8004fbe:	f003 0307 	and.w	r3, r3, #7
 8004fc2:	009b      	lsls	r3, r3, #2
 8004fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8004fc8:	69ba      	ldr	r2, [r7, #24]
 8004fca:	4313      	orrs	r3, r2
 8004fcc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8004fce:	69fb      	ldr	r3, [r7, #28]
 8004fd0:	08da      	lsrs	r2, r3, #3
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	3208      	adds	r2, #8
 8004fd6:	69b9      	ldr	r1, [r7, #24]
 8004fd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8004fe2:	69fb      	ldr	r3, [r7, #28]
 8004fe4:	005b      	lsls	r3, r3, #1
 8004fe6:	2203      	movs	r2, #3
 8004fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8004fec:	43db      	mvns	r3, r3
 8004fee:	69ba      	ldr	r2, [r7, #24]
 8004ff0:	4013      	ands	r3, r2
 8004ff2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8004ff4:	683b      	ldr	r3, [r7, #0]
 8004ff6:	685b      	ldr	r3, [r3, #4]
 8004ff8:	f003 0203 	and.w	r2, r3, #3
 8004ffc:	69fb      	ldr	r3, [r7, #28]
 8004ffe:	005b      	lsls	r3, r3, #1
 8005000:	fa02 f303 	lsl.w	r3, r2, r3
 8005004:	69ba      	ldr	r2, [r7, #24]
 8005006:	4313      	orrs	r3, r2
 8005008:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	69ba      	ldr	r2, [r7, #24]
 800500e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	685b      	ldr	r3, [r3, #4]
 8005014:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005018:	2b00      	cmp	r3, #0
 800501a:	f000 80be 	beq.w	800519a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800501e:	4b66      	ldr	r3, [pc, #408]	; (80051b8 <HAL_GPIO_Init+0x324>)
 8005020:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005022:	4a65      	ldr	r2, [pc, #404]	; (80051b8 <HAL_GPIO_Init+0x324>)
 8005024:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005028:	6453      	str	r3, [r2, #68]	; 0x44
 800502a:	4b63      	ldr	r3, [pc, #396]	; (80051b8 <HAL_GPIO_Init+0x324>)
 800502c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800502e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005032:	60fb      	str	r3, [r7, #12]
 8005034:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8005036:	4a61      	ldr	r2, [pc, #388]	; (80051bc <HAL_GPIO_Init+0x328>)
 8005038:	69fb      	ldr	r3, [r7, #28]
 800503a:	089b      	lsrs	r3, r3, #2
 800503c:	3302      	adds	r3, #2
 800503e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005042:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8005044:	69fb      	ldr	r3, [r7, #28]
 8005046:	f003 0303 	and.w	r3, r3, #3
 800504a:	009b      	lsls	r3, r3, #2
 800504c:	220f      	movs	r2, #15
 800504e:	fa02 f303 	lsl.w	r3, r2, r3
 8005052:	43db      	mvns	r3, r3
 8005054:	69ba      	ldr	r2, [r7, #24]
 8005056:	4013      	ands	r3, r2
 8005058:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	4a58      	ldr	r2, [pc, #352]	; (80051c0 <HAL_GPIO_Init+0x32c>)
 800505e:	4293      	cmp	r3, r2
 8005060:	d037      	beq.n	80050d2 <HAL_GPIO_Init+0x23e>
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	4a57      	ldr	r2, [pc, #348]	; (80051c4 <HAL_GPIO_Init+0x330>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d031      	beq.n	80050ce <HAL_GPIO_Init+0x23a>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	4a56      	ldr	r2, [pc, #344]	; (80051c8 <HAL_GPIO_Init+0x334>)
 800506e:	4293      	cmp	r3, r2
 8005070:	d02b      	beq.n	80050ca <HAL_GPIO_Init+0x236>
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	4a55      	ldr	r2, [pc, #340]	; (80051cc <HAL_GPIO_Init+0x338>)
 8005076:	4293      	cmp	r3, r2
 8005078:	d025      	beq.n	80050c6 <HAL_GPIO_Init+0x232>
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	4a54      	ldr	r2, [pc, #336]	; (80051d0 <HAL_GPIO_Init+0x33c>)
 800507e:	4293      	cmp	r3, r2
 8005080:	d01f      	beq.n	80050c2 <HAL_GPIO_Init+0x22e>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	4a53      	ldr	r2, [pc, #332]	; (80051d4 <HAL_GPIO_Init+0x340>)
 8005086:	4293      	cmp	r3, r2
 8005088:	d019      	beq.n	80050be <HAL_GPIO_Init+0x22a>
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	4a52      	ldr	r2, [pc, #328]	; (80051d8 <HAL_GPIO_Init+0x344>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d013      	beq.n	80050ba <HAL_GPIO_Init+0x226>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	4a51      	ldr	r2, [pc, #324]	; (80051dc <HAL_GPIO_Init+0x348>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d00d      	beq.n	80050b6 <HAL_GPIO_Init+0x222>
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	4a50      	ldr	r2, [pc, #320]	; (80051e0 <HAL_GPIO_Init+0x34c>)
 800509e:	4293      	cmp	r3, r2
 80050a0:	d007      	beq.n	80050b2 <HAL_GPIO_Init+0x21e>
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	4a4f      	ldr	r2, [pc, #316]	; (80051e4 <HAL_GPIO_Init+0x350>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d101      	bne.n	80050ae <HAL_GPIO_Init+0x21a>
 80050aa:	2309      	movs	r3, #9
 80050ac:	e012      	b.n	80050d4 <HAL_GPIO_Init+0x240>
 80050ae:	230a      	movs	r3, #10
 80050b0:	e010      	b.n	80050d4 <HAL_GPIO_Init+0x240>
 80050b2:	2308      	movs	r3, #8
 80050b4:	e00e      	b.n	80050d4 <HAL_GPIO_Init+0x240>
 80050b6:	2307      	movs	r3, #7
 80050b8:	e00c      	b.n	80050d4 <HAL_GPIO_Init+0x240>
 80050ba:	2306      	movs	r3, #6
 80050bc:	e00a      	b.n	80050d4 <HAL_GPIO_Init+0x240>
 80050be:	2305      	movs	r3, #5
 80050c0:	e008      	b.n	80050d4 <HAL_GPIO_Init+0x240>
 80050c2:	2304      	movs	r3, #4
 80050c4:	e006      	b.n	80050d4 <HAL_GPIO_Init+0x240>
 80050c6:	2303      	movs	r3, #3
 80050c8:	e004      	b.n	80050d4 <HAL_GPIO_Init+0x240>
 80050ca:	2302      	movs	r3, #2
 80050cc:	e002      	b.n	80050d4 <HAL_GPIO_Init+0x240>
 80050ce:	2301      	movs	r3, #1
 80050d0:	e000      	b.n	80050d4 <HAL_GPIO_Init+0x240>
 80050d2:	2300      	movs	r3, #0
 80050d4:	69fa      	ldr	r2, [r7, #28]
 80050d6:	f002 0203 	and.w	r2, r2, #3
 80050da:	0092      	lsls	r2, r2, #2
 80050dc:	4093      	lsls	r3, r2
 80050de:	69ba      	ldr	r2, [r7, #24]
 80050e0:	4313      	orrs	r3, r2
 80050e2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 80050e4:	4935      	ldr	r1, [pc, #212]	; (80051bc <HAL_GPIO_Init+0x328>)
 80050e6:	69fb      	ldr	r3, [r7, #28]
 80050e8:	089b      	lsrs	r3, r3, #2
 80050ea:	3302      	adds	r3, #2
 80050ec:	69ba      	ldr	r2, [r7, #24]
 80050ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80050f2:	4b3d      	ldr	r3, [pc, #244]	; (80051e8 <HAL_GPIO_Init+0x354>)
 80050f4:	689b      	ldr	r3, [r3, #8]
 80050f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80050f8:	693b      	ldr	r3, [r7, #16]
 80050fa:	43db      	mvns	r3, r3
 80050fc:	69ba      	ldr	r2, [r7, #24]
 80050fe:	4013      	ands	r3, r2
 8005100:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800510a:	2b00      	cmp	r3, #0
 800510c:	d003      	beq.n	8005116 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800510e:	69ba      	ldr	r2, [r7, #24]
 8005110:	693b      	ldr	r3, [r7, #16]
 8005112:	4313      	orrs	r3, r2
 8005114:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005116:	4a34      	ldr	r2, [pc, #208]	; (80051e8 <HAL_GPIO_Init+0x354>)
 8005118:	69bb      	ldr	r3, [r7, #24]
 800511a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800511c:	4b32      	ldr	r3, [pc, #200]	; (80051e8 <HAL_GPIO_Init+0x354>)
 800511e:	68db      	ldr	r3, [r3, #12]
 8005120:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005122:	693b      	ldr	r3, [r7, #16]
 8005124:	43db      	mvns	r3, r3
 8005126:	69ba      	ldr	r2, [r7, #24]
 8005128:	4013      	ands	r3, r2
 800512a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	685b      	ldr	r3, [r3, #4]
 8005130:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005134:	2b00      	cmp	r3, #0
 8005136:	d003      	beq.n	8005140 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8005138:	69ba      	ldr	r2, [r7, #24]
 800513a:	693b      	ldr	r3, [r7, #16]
 800513c:	4313      	orrs	r3, r2
 800513e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005140:	4a29      	ldr	r2, [pc, #164]	; (80051e8 <HAL_GPIO_Init+0x354>)
 8005142:	69bb      	ldr	r3, [r7, #24]
 8005144:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005146:	4b28      	ldr	r3, [pc, #160]	; (80051e8 <HAL_GPIO_Init+0x354>)
 8005148:	685b      	ldr	r3, [r3, #4]
 800514a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800514c:	693b      	ldr	r3, [r7, #16]
 800514e:	43db      	mvns	r3, r3
 8005150:	69ba      	ldr	r2, [r7, #24]
 8005152:	4013      	ands	r3, r2
 8005154:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	685b      	ldr	r3, [r3, #4]
 800515a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800515e:	2b00      	cmp	r3, #0
 8005160:	d003      	beq.n	800516a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8005162:	69ba      	ldr	r2, [r7, #24]
 8005164:	693b      	ldr	r3, [r7, #16]
 8005166:	4313      	orrs	r3, r2
 8005168:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800516a:	4a1f      	ldr	r2, [pc, #124]	; (80051e8 <HAL_GPIO_Init+0x354>)
 800516c:	69bb      	ldr	r3, [r7, #24]
 800516e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005170:	4b1d      	ldr	r3, [pc, #116]	; (80051e8 <HAL_GPIO_Init+0x354>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005176:	693b      	ldr	r3, [r7, #16]
 8005178:	43db      	mvns	r3, r3
 800517a:	69ba      	ldr	r2, [r7, #24]
 800517c:	4013      	ands	r3, r2
 800517e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	685b      	ldr	r3, [r3, #4]
 8005184:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005188:	2b00      	cmp	r3, #0
 800518a:	d003      	beq.n	8005194 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800518c:	69ba      	ldr	r2, [r7, #24]
 800518e:	693b      	ldr	r3, [r7, #16]
 8005190:	4313      	orrs	r3, r2
 8005192:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005194:	4a14      	ldr	r2, [pc, #80]	; (80051e8 <HAL_GPIO_Init+0x354>)
 8005196:	69bb      	ldr	r3, [r7, #24]
 8005198:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 800519a:	69fb      	ldr	r3, [r7, #28]
 800519c:	3301      	adds	r3, #1
 800519e:	61fb      	str	r3, [r7, #28]
 80051a0:	69fb      	ldr	r3, [r7, #28]
 80051a2:	2b0f      	cmp	r3, #15
 80051a4:	f67f ae86 	bls.w	8004eb4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80051a8:	bf00      	nop
 80051aa:	bf00      	nop
 80051ac:	3724      	adds	r7, #36	; 0x24
 80051ae:	46bd      	mov	sp, r7
 80051b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b4:	4770      	bx	lr
 80051b6:	bf00      	nop
 80051b8:	40023800 	.word	0x40023800
 80051bc:	40013800 	.word	0x40013800
 80051c0:	40020000 	.word	0x40020000
 80051c4:	40020400 	.word	0x40020400
 80051c8:	40020800 	.word	0x40020800
 80051cc:	40020c00 	.word	0x40020c00
 80051d0:	40021000 	.word	0x40021000
 80051d4:	40021400 	.word	0x40021400
 80051d8:	40021800 	.word	0x40021800
 80051dc:	40021c00 	.word	0x40021c00
 80051e0:	40022000 	.word	0x40022000
 80051e4:	40022400 	.word	0x40022400
 80051e8:	40013c00 	.word	0x40013c00

080051ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80051ec:	b480      	push	{r7}
 80051ee:	b083      	sub	sp, #12
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
 80051f4:	460b      	mov	r3, r1
 80051f6:	807b      	strh	r3, [r7, #2]
 80051f8:	4613      	mov	r3, r2
 80051fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80051fc:	787b      	ldrb	r3, [r7, #1]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d003      	beq.n	800520a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005202:	887a      	ldrh	r2, [r7, #2]
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8005208:	e003      	b.n	8005212 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800520a:	887b      	ldrh	r3, [r7, #2]
 800520c:	041a      	lsls	r2, r3, #16
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	619a      	str	r2, [r3, #24]
}
 8005212:	bf00      	nop
 8005214:	370c      	adds	r7, #12
 8005216:	46bd      	mov	sp, r7
 8005218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521c:	4770      	bx	lr

0800521e <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800521e:	b480      	push	{r7}
 8005220:	b085      	sub	sp, #20
 8005222:	af00      	add	r7, sp, #0
 8005224:	6078      	str	r0, [r7, #4]
 8005226:	460b      	mov	r3, r1
 8005228:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	695b      	ldr	r3, [r3, #20]
 800522e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8005230:	887a      	ldrh	r2, [r7, #2]
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	4013      	ands	r3, r2
 8005236:	041a      	lsls	r2, r3, #16
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	43d9      	mvns	r1, r3
 800523c:	887b      	ldrh	r3, [r7, #2]
 800523e:	400b      	ands	r3, r1
 8005240:	431a      	orrs	r2, r3
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	619a      	str	r2, [r3, #24]
}
 8005246:	bf00      	nop
 8005248:	3714      	adds	r7, #20
 800524a:	46bd      	mov	sp, r7
 800524c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005250:	4770      	bx	lr

08005252 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8005252:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005254:	b08f      	sub	sp, #60	; 0x3c
 8005256:	af0a      	add	r7, sp, #40	; 0x28
 8005258:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2b00      	cmp	r3, #0
 800525e:	d101      	bne.n	8005264 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8005260:	2301      	movs	r3, #1
 8005262:	e116      	b.n	8005492 <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800526a:	687b      	ldr	r3, [r7, #4]
 800526c:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8005270:	b2db      	uxtb	r3, r3
 8005272:	2b00      	cmp	r3, #0
 8005274:	d106      	bne.n	8005284 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2200      	movs	r2, #0
 800527a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800527e:	6878      	ldr	r0, [r7, #4]
 8005280:	f00b fbde 	bl	8010a40 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2203      	movs	r2, #3
 8005288:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800528c:	68bb      	ldr	r3, [r7, #8]
 800528e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005290:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005294:	2b00      	cmp	r3, #0
 8005296:	d102      	bne.n	800529e <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2200      	movs	r2, #0
 800529c:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	4618      	mov	r0, r3
 80052a4:	f005 f8ef 	bl	800a486 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	603b      	str	r3, [r7, #0]
 80052ae:	687e      	ldr	r6, [r7, #4]
 80052b0:	466d      	mov	r5, sp
 80052b2:	f106 0410 	add.w	r4, r6, #16
 80052b6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80052b8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80052ba:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80052bc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80052be:	e894 0003 	ldmia.w	r4, {r0, r1}
 80052c2:	e885 0003 	stmia.w	r5, {r0, r1}
 80052c6:	1d33      	adds	r3, r6, #4
 80052c8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80052ca:	6838      	ldr	r0, [r7, #0]
 80052cc:	f004 ffd0 	bl	800a270 <USB_CoreInit>
 80052d0:	4603      	mov	r3, r0
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d005      	beq.n	80052e2 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	2202      	movs	r2, #2
 80052da:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80052de:	2301      	movs	r3, #1
 80052e0:	e0d7      	b.n	8005492 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	2100      	movs	r1, #0
 80052e8:	4618      	mov	r0, r3
 80052ea:	f005 f8dd 	bl	800a4a8 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80052ee:	2300      	movs	r3, #0
 80052f0:	73fb      	strb	r3, [r7, #15]
 80052f2:	e04a      	b.n	800538a <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80052f4:	7bfa      	ldrb	r2, [r7, #15]
 80052f6:	6879      	ldr	r1, [r7, #4]
 80052f8:	4613      	mov	r3, r2
 80052fa:	00db      	lsls	r3, r3, #3
 80052fc:	4413      	add	r3, r2
 80052fe:	009b      	lsls	r3, r3, #2
 8005300:	440b      	add	r3, r1
 8005302:	333d      	adds	r3, #61	; 0x3d
 8005304:	2201      	movs	r2, #1
 8005306:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005308:	7bfa      	ldrb	r2, [r7, #15]
 800530a:	6879      	ldr	r1, [r7, #4]
 800530c:	4613      	mov	r3, r2
 800530e:	00db      	lsls	r3, r3, #3
 8005310:	4413      	add	r3, r2
 8005312:	009b      	lsls	r3, r3, #2
 8005314:	440b      	add	r3, r1
 8005316:	333c      	adds	r3, #60	; 0x3c
 8005318:	7bfa      	ldrb	r2, [r7, #15]
 800531a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800531c:	7bfa      	ldrb	r2, [r7, #15]
 800531e:	7bfb      	ldrb	r3, [r7, #15]
 8005320:	b298      	uxth	r0, r3
 8005322:	6879      	ldr	r1, [r7, #4]
 8005324:	4613      	mov	r3, r2
 8005326:	00db      	lsls	r3, r3, #3
 8005328:	4413      	add	r3, r2
 800532a:	009b      	lsls	r3, r3, #2
 800532c:	440b      	add	r3, r1
 800532e:	3344      	adds	r3, #68	; 0x44
 8005330:	4602      	mov	r2, r0
 8005332:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8005334:	7bfa      	ldrb	r2, [r7, #15]
 8005336:	6879      	ldr	r1, [r7, #4]
 8005338:	4613      	mov	r3, r2
 800533a:	00db      	lsls	r3, r3, #3
 800533c:	4413      	add	r3, r2
 800533e:	009b      	lsls	r3, r3, #2
 8005340:	440b      	add	r3, r1
 8005342:	3340      	adds	r3, #64	; 0x40
 8005344:	2200      	movs	r2, #0
 8005346:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005348:	7bfa      	ldrb	r2, [r7, #15]
 800534a:	6879      	ldr	r1, [r7, #4]
 800534c:	4613      	mov	r3, r2
 800534e:	00db      	lsls	r3, r3, #3
 8005350:	4413      	add	r3, r2
 8005352:	009b      	lsls	r3, r3, #2
 8005354:	440b      	add	r3, r1
 8005356:	3348      	adds	r3, #72	; 0x48
 8005358:	2200      	movs	r2, #0
 800535a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800535c:	7bfa      	ldrb	r2, [r7, #15]
 800535e:	6879      	ldr	r1, [r7, #4]
 8005360:	4613      	mov	r3, r2
 8005362:	00db      	lsls	r3, r3, #3
 8005364:	4413      	add	r3, r2
 8005366:	009b      	lsls	r3, r3, #2
 8005368:	440b      	add	r3, r1
 800536a:	334c      	adds	r3, #76	; 0x4c
 800536c:	2200      	movs	r2, #0
 800536e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8005370:	7bfa      	ldrb	r2, [r7, #15]
 8005372:	6879      	ldr	r1, [r7, #4]
 8005374:	4613      	mov	r3, r2
 8005376:	00db      	lsls	r3, r3, #3
 8005378:	4413      	add	r3, r2
 800537a:	009b      	lsls	r3, r3, #2
 800537c:	440b      	add	r3, r1
 800537e:	3354      	adds	r3, #84	; 0x54
 8005380:	2200      	movs	r2, #0
 8005382:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005384:	7bfb      	ldrb	r3, [r7, #15]
 8005386:	3301      	adds	r3, #1
 8005388:	73fb      	strb	r3, [r7, #15]
 800538a:	7bfa      	ldrb	r2, [r7, #15]
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	429a      	cmp	r2, r3
 8005392:	d3af      	bcc.n	80052f4 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005394:	2300      	movs	r3, #0
 8005396:	73fb      	strb	r3, [r7, #15]
 8005398:	e044      	b.n	8005424 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800539a:	7bfa      	ldrb	r2, [r7, #15]
 800539c:	6879      	ldr	r1, [r7, #4]
 800539e:	4613      	mov	r3, r2
 80053a0:	00db      	lsls	r3, r3, #3
 80053a2:	4413      	add	r3, r2
 80053a4:	009b      	lsls	r3, r3, #2
 80053a6:	440b      	add	r3, r1
 80053a8:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80053ac:	2200      	movs	r2, #0
 80053ae:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80053b0:	7bfa      	ldrb	r2, [r7, #15]
 80053b2:	6879      	ldr	r1, [r7, #4]
 80053b4:	4613      	mov	r3, r2
 80053b6:	00db      	lsls	r3, r3, #3
 80053b8:	4413      	add	r3, r2
 80053ba:	009b      	lsls	r3, r3, #2
 80053bc:	440b      	add	r3, r1
 80053be:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80053c2:	7bfa      	ldrb	r2, [r7, #15]
 80053c4:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80053c6:	7bfa      	ldrb	r2, [r7, #15]
 80053c8:	6879      	ldr	r1, [r7, #4]
 80053ca:	4613      	mov	r3, r2
 80053cc:	00db      	lsls	r3, r3, #3
 80053ce:	4413      	add	r3, r2
 80053d0:	009b      	lsls	r3, r3, #2
 80053d2:	440b      	add	r3, r1
 80053d4:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80053d8:	2200      	movs	r2, #0
 80053da:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80053dc:	7bfa      	ldrb	r2, [r7, #15]
 80053de:	6879      	ldr	r1, [r7, #4]
 80053e0:	4613      	mov	r3, r2
 80053e2:	00db      	lsls	r3, r3, #3
 80053e4:	4413      	add	r3, r2
 80053e6:	009b      	lsls	r3, r3, #2
 80053e8:	440b      	add	r3, r1
 80053ea:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80053ee:	2200      	movs	r2, #0
 80053f0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80053f2:	7bfa      	ldrb	r2, [r7, #15]
 80053f4:	6879      	ldr	r1, [r7, #4]
 80053f6:	4613      	mov	r3, r2
 80053f8:	00db      	lsls	r3, r3, #3
 80053fa:	4413      	add	r3, r2
 80053fc:	009b      	lsls	r3, r3, #2
 80053fe:	440b      	add	r3, r1
 8005400:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8005404:	2200      	movs	r2, #0
 8005406:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005408:	7bfa      	ldrb	r2, [r7, #15]
 800540a:	6879      	ldr	r1, [r7, #4]
 800540c:	4613      	mov	r3, r2
 800540e:	00db      	lsls	r3, r3, #3
 8005410:	4413      	add	r3, r2
 8005412:	009b      	lsls	r3, r3, #2
 8005414:	440b      	add	r3, r1
 8005416:	f503 7325 	add.w	r3, r3, #660	; 0x294
 800541a:	2200      	movs	r2, #0
 800541c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800541e:	7bfb      	ldrb	r3, [r7, #15]
 8005420:	3301      	adds	r3, #1
 8005422:	73fb      	strb	r3, [r7, #15]
 8005424:	7bfa      	ldrb	r2, [r7, #15]
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	685b      	ldr	r3, [r3, #4]
 800542a:	429a      	cmp	r2, r3
 800542c:	d3b5      	bcc.n	800539a <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	603b      	str	r3, [r7, #0]
 8005434:	687e      	ldr	r6, [r7, #4]
 8005436:	466d      	mov	r5, sp
 8005438:	f106 0410 	add.w	r4, r6, #16
 800543c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800543e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005440:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005442:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005444:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005448:	e885 0003 	stmia.w	r5, {r0, r1}
 800544c:	1d33      	adds	r3, r6, #4
 800544e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005450:	6838      	ldr	r0, [r7, #0]
 8005452:	f005 f875 	bl	800a540 <USB_DevInit>
 8005456:	4603      	mov	r3, r0
 8005458:	2b00      	cmp	r3, #0
 800545a:	d005      	beq.n	8005468 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2202      	movs	r2, #2
 8005460:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8005464:	2301      	movs	r3, #1
 8005466:	e014      	b.n	8005492 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	2200      	movs	r2, #0
 800546c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	2201      	movs	r2, #1
 8005474:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800547c:	2b01      	cmp	r3, #1
 800547e:	d102      	bne.n	8005486 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8005480:	6878      	ldr	r0, [r7, #4]
 8005482:	f001 f97b 	bl	800677c <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	4618      	mov	r0, r3
 800548c:	f006 f9c3 	bl	800b816 <USB_DevDisconnect>

  return HAL_OK;
 8005490:	2300      	movs	r3, #0
}
 8005492:	4618      	mov	r0, r3
 8005494:	3714      	adds	r7, #20
 8005496:	46bd      	mov	sp, r7
 8005498:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800549a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800549a:	b580      	push	{r7, lr}
 800549c:	b082      	sub	sp, #8
 800549e:	af00      	add	r7, sp, #0
 80054a0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80054a8:	2b01      	cmp	r3, #1
 80054aa:	d101      	bne.n	80054b0 <HAL_PCD_Start+0x16>
 80054ac:	2302      	movs	r3, #2
 80054ae:	e012      	b.n	80054d6 <HAL_PCD_Start+0x3c>
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	2201      	movs	r2, #1
 80054b4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  __HAL_PCD_ENABLE(hpcd);
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	4618      	mov	r0, r3
 80054be:	f004 ffd1 	bl	800a464 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	4618      	mov	r0, r3
 80054c8:	f006 f984 	bl	800b7d4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2200      	movs	r2, #0
 80054d0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80054d4:	2300      	movs	r3, #0
}
 80054d6:	4618      	mov	r0, r3
 80054d8:	3708      	adds	r7, #8
 80054da:	46bd      	mov	sp, r7
 80054dc:	bd80      	pop	{r7, pc}

080054de <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80054de:	b590      	push	{r4, r7, lr}
 80054e0:	b08d      	sub	sp, #52	; 0x34
 80054e2:	af00      	add	r7, sp, #0
 80054e4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054ec:	6a3b      	ldr	r3, [r7, #32]
 80054ee:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	4618      	mov	r0, r3
 80054f6:	f006 fa42 	bl	800b97e <USB_GetMode>
 80054fa:	4603      	mov	r3, r0
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	f040 84b7 	bne.w	8005e70 <HAL_PCD_IRQHandler+0x992>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	4618      	mov	r0, r3
 8005508:	f006 f9a6 	bl	800b858 <USB_ReadInterrupts>
 800550c:	4603      	mov	r3, r0
 800550e:	2b00      	cmp	r3, #0
 8005510:	f000 84ad 	beq.w	8005e6e <HAL_PCD_IRQHandler+0x990>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8005514:	69fb      	ldr	r3, [r7, #28]
 8005516:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800551a:	689b      	ldr	r3, [r3, #8]
 800551c:	0a1b      	lsrs	r3, r3, #8
 800551e:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	4618      	mov	r0, r3
 800552e:	f006 f993 	bl	800b858 <USB_ReadInterrupts>
 8005532:	4603      	mov	r3, r0
 8005534:	f003 0302 	and.w	r3, r3, #2
 8005538:	2b02      	cmp	r3, #2
 800553a:	d107      	bne.n	800554c <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	695a      	ldr	r2, [r3, #20]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f002 0202 	and.w	r2, r2, #2
 800554a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4618      	mov	r0, r3
 8005552:	f006 f981 	bl	800b858 <USB_ReadInterrupts>
 8005556:	4603      	mov	r3, r0
 8005558:	f003 0310 	and.w	r3, r3, #16
 800555c:	2b10      	cmp	r3, #16
 800555e:	d161      	bne.n	8005624 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	699a      	ldr	r2, [r3, #24]
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	681b      	ldr	r3, [r3, #0]
 800556a:	f022 0210 	bic.w	r2, r2, #16
 800556e:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8005570:	6a3b      	ldr	r3, [r7, #32]
 8005572:	6a1b      	ldr	r3, [r3, #32]
 8005574:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8005576:	69bb      	ldr	r3, [r7, #24]
 8005578:	f003 020f 	and.w	r2, r3, #15
 800557c:	4613      	mov	r3, r2
 800557e:	00db      	lsls	r3, r3, #3
 8005580:	4413      	add	r3, r2
 8005582:	009b      	lsls	r3, r3, #2
 8005584:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005588:	687a      	ldr	r2, [r7, #4]
 800558a:	4413      	add	r3, r2
 800558c:	3304      	adds	r3, #4
 800558e:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005590:	69bb      	ldr	r3, [r7, #24]
 8005592:	0c5b      	lsrs	r3, r3, #17
 8005594:	f003 030f 	and.w	r3, r3, #15
 8005598:	2b02      	cmp	r3, #2
 800559a:	d124      	bne.n	80055e6 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 800559c:	69ba      	ldr	r2, [r7, #24]
 800559e:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80055a2:	4013      	ands	r3, r2
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d035      	beq.n	8005614 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80055a8:	697b      	ldr	r3, [r7, #20]
 80055aa:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80055ac:	69bb      	ldr	r3, [r7, #24]
 80055ae:	091b      	lsrs	r3, r3, #4
 80055b0:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80055b2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80055b6:	b29b      	uxth	r3, r3
 80055b8:	461a      	mov	r2, r3
 80055ba:	6a38      	ldr	r0, [r7, #32]
 80055bc:	f005 ffb8 	bl	800b530 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80055c0:	697b      	ldr	r3, [r7, #20]
 80055c2:	691a      	ldr	r2, [r3, #16]
 80055c4:	69bb      	ldr	r3, [r7, #24]
 80055c6:	091b      	lsrs	r3, r3, #4
 80055c8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80055cc:	441a      	add	r2, r3
 80055ce:	697b      	ldr	r3, [r7, #20]
 80055d0:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80055d2:	697b      	ldr	r3, [r7, #20]
 80055d4:	6a1a      	ldr	r2, [r3, #32]
 80055d6:	69bb      	ldr	r3, [r7, #24]
 80055d8:	091b      	lsrs	r3, r3, #4
 80055da:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80055de:	441a      	add	r2, r3
 80055e0:	697b      	ldr	r3, [r7, #20]
 80055e2:	621a      	str	r2, [r3, #32]
 80055e4:	e016      	b.n	8005614 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80055e6:	69bb      	ldr	r3, [r7, #24]
 80055e8:	0c5b      	lsrs	r3, r3, #17
 80055ea:	f003 030f 	and.w	r3, r3, #15
 80055ee:	2b06      	cmp	r3, #6
 80055f0:	d110      	bne.n	8005614 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80055f8:	2208      	movs	r2, #8
 80055fa:	4619      	mov	r1, r3
 80055fc:	6a38      	ldr	r0, [r7, #32]
 80055fe:	f005 ff97 	bl	800b530 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005602:	697b      	ldr	r3, [r7, #20]
 8005604:	6a1a      	ldr	r2, [r3, #32]
 8005606:	69bb      	ldr	r3, [r7, #24]
 8005608:	091b      	lsrs	r3, r3, #4
 800560a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800560e:	441a      	add	r2, r3
 8005610:	697b      	ldr	r3, [r7, #20]
 8005612:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	699a      	ldr	r2, [r3, #24]
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f042 0210 	orr.w	r2, r2, #16
 8005622:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	4618      	mov	r0, r3
 800562a:	f006 f915 	bl	800b858 <USB_ReadInterrupts>
 800562e:	4603      	mov	r3, r0
 8005630:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005634:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005638:	f040 80a7 	bne.w	800578a <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 800563c:	2300      	movs	r3, #0
 800563e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	4618      	mov	r0, r3
 8005646:	f006 f91a 	bl	800b87e <USB_ReadDevAllOutEpInterrupt>
 800564a:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 800564c:	e099      	b.n	8005782 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 800564e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005650:	f003 0301 	and.w	r3, r3, #1
 8005654:	2b00      	cmp	r3, #0
 8005656:	f000 808e 	beq.w	8005776 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005660:	b2d2      	uxtb	r2, r2
 8005662:	4611      	mov	r1, r2
 8005664:	4618      	mov	r0, r3
 8005666:	f006 f93e 	bl	800b8e6 <USB_ReadDevOutEPInterrupt>
 800566a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 800566c:	693b      	ldr	r3, [r7, #16]
 800566e:	f003 0301 	and.w	r3, r3, #1
 8005672:	2b00      	cmp	r3, #0
 8005674:	d00c      	beq.n	8005690 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8005676:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005678:	015a      	lsls	r2, r3, #5
 800567a:	69fb      	ldr	r3, [r7, #28]
 800567c:	4413      	add	r3, r2
 800567e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005682:	461a      	mov	r2, r3
 8005684:	2301      	movs	r3, #1
 8005686:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8005688:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800568a:	6878      	ldr	r0, [r7, #4]
 800568c:	f000 fef0 	bl	8006470 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005690:	693b      	ldr	r3, [r7, #16]
 8005692:	f003 0308 	and.w	r3, r3, #8
 8005696:	2b00      	cmp	r3, #0
 8005698:	d00c      	beq.n	80056b4 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800569a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800569c:	015a      	lsls	r2, r3, #5
 800569e:	69fb      	ldr	r3, [r7, #28]
 80056a0:	4413      	add	r3, r2
 80056a2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056a6:	461a      	mov	r2, r3
 80056a8:	2308      	movs	r3, #8
 80056aa:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80056ac:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80056ae:	6878      	ldr	r0, [r7, #4]
 80056b0:	f000 ffc6 	bl	8006640 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80056b4:	693b      	ldr	r3, [r7, #16]
 80056b6:	f003 0310 	and.w	r3, r3, #16
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d008      	beq.n	80056d0 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80056be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056c0:	015a      	lsls	r2, r3, #5
 80056c2:	69fb      	ldr	r3, [r7, #28]
 80056c4:	4413      	add	r3, r2
 80056c6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80056ca:	461a      	mov	r2, r3
 80056cc:	2310      	movs	r3, #16
 80056ce:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80056d0:	693b      	ldr	r3, [r7, #16]
 80056d2:	f003 0302 	and.w	r3, r3, #2
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d030      	beq.n	800573c <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80056da:	6a3b      	ldr	r3, [r7, #32]
 80056dc:	695b      	ldr	r3, [r3, #20]
 80056de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80056e2:	2b80      	cmp	r3, #128	; 0x80
 80056e4:	d109      	bne.n	80056fa <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80056e6:	69fb      	ldr	r3, [r7, #28]
 80056e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80056ec:	685b      	ldr	r3, [r3, #4]
 80056ee:	69fa      	ldr	r2, [r7, #28]
 80056f0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80056f4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80056f8:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80056fa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056fc:	4613      	mov	r3, r2
 80056fe:	00db      	lsls	r3, r3, #3
 8005700:	4413      	add	r3, r2
 8005702:	009b      	lsls	r3, r3, #2
 8005704:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005708:	687a      	ldr	r2, [r7, #4]
 800570a:	4413      	add	r3, r2
 800570c:	3304      	adds	r3, #4
 800570e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005710:	697b      	ldr	r3, [r7, #20]
 8005712:	78db      	ldrb	r3, [r3, #3]
 8005714:	2b01      	cmp	r3, #1
 8005716:	d108      	bne.n	800572a <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	2200      	movs	r2, #0
 800571c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 800571e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005720:	b2db      	uxtb	r3, r3
 8005722:	4619      	mov	r1, r3
 8005724:	6878      	ldr	r0, [r7, #4]
 8005726:	f00b faaf 	bl	8010c88 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800572a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800572c:	015a      	lsls	r2, r3, #5
 800572e:	69fb      	ldr	r3, [r7, #28]
 8005730:	4413      	add	r3, r2
 8005732:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005736:	461a      	mov	r2, r3
 8005738:	2302      	movs	r3, #2
 800573a:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800573c:	693b      	ldr	r3, [r7, #16]
 800573e:	f003 0320 	and.w	r3, r3, #32
 8005742:	2b00      	cmp	r3, #0
 8005744:	d008      	beq.n	8005758 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005748:	015a      	lsls	r2, r3, #5
 800574a:	69fb      	ldr	r3, [r7, #28]
 800574c:	4413      	add	r3, r2
 800574e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005752:	461a      	mov	r2, r3
 8005754:	2320      	movs	r3, #32
 8005756:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8005758:	693b      	ldr	r3, [r7, #16]
 800575a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800575e:	2b00      	cmp	r3, #0
 8005760:	d009      	beq.n	8005776 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8005762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005764:	015a      	lsls	r2, r3, #5
 8005766:	69fb      	ldr	r3, [r7, #28]
 8005768:	4413      	add	r3, r2
 800576a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800576e:	461a      	mov	r2, r3
 8005770:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8005774:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8005776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005778:	3301      	adds	r3, #1
 800577a:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800577c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800577e:	085b      	lsrs	r3, r3, #1
 8005780:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8005782:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005784:	2b00      	cmp	r3, #0
 8005786:	f47f af62 	bne.w	800564e <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	4618      	mov	r0, r3
 8005790:	f006 f862 	bl	800b858 <USB_ReadInterrupts>
 8005794:	4603      	mov	r3, r0
 8005796:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800579a:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800579e:	f040 80db 	bne.w	8005958 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	4618      	mov	r0, r3
 80057a8:	f006 f883 	bl	800b8b2 <USB_ReadDevAllInEpInterrupt>
 80057ac:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80057ae:	2300      	movs	r3, #0
 80057b0:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80057b2:	e0cd      	b.n	8005950 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80057b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057b6:	f003 0301 	and.w	r3, r3, #1
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	f000 80c2 	beq.w	8005944 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80057c6:	b2d2      	uxtb	r2, r2
 80057c8:	4611      	mov	r1, r2
 80057ca:	4618      	mov	r0, r3
 80057cc:	f006 f8a9 	bl	800b922 <USB_ReadDevInEPInterrupt>
 80057d0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80057d2:	693b      	ldr	r3, [r7, #16]
 80057d4:	f003 0301 	and.w	r3, r3, #1
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d057      	beq.n	800588c <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80057dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057de:	f003 030f 	and.w	r3, r3, #15
 80057e2:	2201      	movs	r2, #1
 80057e4:	fa02 f303 	lsl.w	r3, r2, r3
 80057e8:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80057ea:	69fb      	ldr	r3, [r7, #28]
 80057ec:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80057f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	43db      	mvns	r3, r3
 80057f6:	69f9      	ldr	r1, [r7, #28]
 80057f8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80057fc:	4013      	ands	r3, r2
 80057fe:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005800:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005802:	015a      	lsls	r2, r3, #5
 8005804:	69fb      	ldr	r3, [r7, #28]
 8005806:	4413      	add	r3, r2
 8005808:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800580c:	461a      	mov	r2, r3
 800580e:	2301      	movs	r3, #1
 8005810:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	691b      	ldr	r3, [r3, #16]
 8005816:	2b01      	cmp	r3, #1
 8005818:	d132      	bne.n	8005880 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800581a:	6879      	ldr	r1, [r7, #4]
 800581c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800581e:	4613      	mov	r3, r2
 8005820:	00db      	lsls	r3, r3, #3
 8005822:	4413      	add	r3, r2
 8005824:	009b      	lsls	r3, r3, #2
 8005826:	440b      	add	r3, r1
 8005828:	334c      	adds	r3, #76	; 0x4c
 800582a:	6819      	ldr	r1, [r3, #0]
 800582c:	6878      	ldr	r0, [r7, #4]
 800582e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005830:	4613      	mov	r3, r2
 8005832:	00db      	lsls	r3, r3, #3
 8005834:	4413      	add	r3, r2
 8005836:	009b      	lsls	r3, r3, #2
 8005838:	4403      	add	r3, r0
 800583a:	3348      	adds	r3, #72	; 0x48
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	4419      	add	r1, r3
 8005840:	6878      	ldr	r0, [r7, #4]
 8005842:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005844:	4613      	mov	r3, r2
 8005846:	00db      	lsls	r3, r3, #3
 8005848:	4413      	add	r3, r2
 800584a:	009b      	lsls	r3, r3, #2
 800584c:	4403      	add	r3, r0
 800584e:	334c      	adds	r3, #76	; 0x4c
 8005850:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8005852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005854:	2b00      	cmp	r3, #0
 8005856:	d113      	bne.n	8005880 <HAL_PCD_IRQHandler+0x3a2>
 8005858:	6879      	ldr	r1, [r7, #4]
 800585a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800585c:	4613      	mov	r3, r2
 800585e:	00db      	lsls	r3, r3, #3
 8005860:	4413      	add	r3, r2
 8005862:	009b      	lsls	r3, r3, #2
 8005864:	440b      	add	r3, r1
 8005866:	3354      	adds	r3, #84	; 0x54
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d108      	bne.n	8005880 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	6818      	ldr	r0, [r3, #0]
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005878:	461a      	mov	r2, r3
 800587a:	2101      	movs	r1, #1
 800587c:	f006 f8b2 	bl	800b9e4 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8005880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005882:	b2db      	uxtb	r3, r3
 8005884:	4619      	mov	r1, r3
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f00b f979 	bl	8010b7e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 800588c:	693b      	ldr	r3, [r7, #16]
 800588e:	f003 0308 	and.w	r3, r3, #8
 8005892:	2b00      	cmp	r3, #0
 8005894:	d008      	beq.n	80058a8 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8005896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005898:	015a      	lsls	r2, r3, #5
 800589a:	69fb      	ldr	r3, [r7, #28]
 800589c:	4413      	add	r3, r2
 800589e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80058a2:	461a      	mov	r2, r3
 80058a4:	2308      	movs	r3, #8
 80058a6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80058a8:	693b      	ldr	r3, [r7, #16]
 80058aa:	f003 0310 	and.w	r3, r3, #16
 80058ae:	2b00      	cmp	r3, #0
 80058b0:	d008      	beq.n	80058c4 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80058b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058b4:	015a      	lsls	r2, r3, #5
 80058b6:	69fb      	ldr	r3, [r7, #28]
 80058b8:	4413      	add	r3, r2
 80058ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80058be:	461a      	mov	r2, r3
 80058c0:	2310      	movs	r3, #16
 80058c2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80058c4:	693b      	ldr	r3, [r7, #16]
 80058c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d008      	beq.n	80058e0 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80058ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058d0:	015a      	lsls	r2, r3, #5
 80058d2:	69fb      	ldr	r3, [r7, #28]
 80058d4:	4413      	add	r3, r2
 80058d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80058da:	461a      	mov	r2, r3
 80058dc:	2340      	movs	r3, #64	; 0x40
 80058de:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80058e0:	693b      	ldr	r3, [r7, #16]
 80058e2:	f003 0302 	and.w	r3, r3, #2
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d023      	beq.n	8005932 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80058ea:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80058ec:	6a38      	ldr	r0, [r7, #32]
 80058ee:	f004 ff85 	bl	800a7fc <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80058f2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80058f4:	4613      	mov	r3, r2
 80058f6:	00db      	lsls	r3, r3, #3
 80058f8:	4413      	add	r3, r2
 80058fa:	009b      	lsls	r3, r3, #2
 80058fc:	3338      	adds	r3, #56	; 0x38
 80058fe:	687a      	ldr	r2, [r7, #4]
 8005900:	4413      	add	r3, r2
 8005902:	3304      	adds	r3, #4
 8005904:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005906:	697b      	ldr	r3, [r7, #20]
 8005908:	78db      	ldrb	r3, [r3, #3]
 800590a:	2b01      	cmp	r3, #1
 800590c:	d108      	bne.n	8005920 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800590e:	697b      	ldr	r3, [r7, #20]
 8005910:	2200      	movs	r2, #0
 8005912:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005916:	b2db      	uxtb	r3, r3
 8005918:	4619      	mov	r1, r3
 800591a:	6878      	ldr	r0, [r7, #4]
 800591c:	f00b f9c6 	bl	8010cac <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005922:	015a      	lsls	r2, r3, #5
 8005924:	69fb      	ldr	r3, [r7, #28]
 8005926:	4413      	add	r3, r2
 8005928:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800592c:	461a      	mov	r2, r3
 800592e:	2302      	movs	r3, #2
 8005930:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8005932:	693b      	ldr	r3, [r7, #16]
 8005934:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005938:	2b00      	cmp	r3, #0
 800593a:	d003      	beq.n	8005944 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800593c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800593e:	6878      	ldr	r0, [r7, #4]
 8005940:	f000 fd08 	bl	8006354 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8005944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005946:	3301      	adds	r3, #1
 8005948:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800594a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800594c:	085b      	lsrs	r3, r3, #1
 800594e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8005950:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005952:	2b00      	cmp	r3, #0
 8005954:	f47f af2e 	bne.w	80057b4 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	4618      	mov	r0, r3
 800595e:	f005 ff7b 	bl	800b858 <USB_ReadInterrupts>
 8005962:	4603      	mov	r3, r0
 8005964:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005968:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800596c:	d122      	bne.n	80059b4 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800596e:	69fb      	ldr	r3, [r7, #28]
 8005970:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005974:	685b      	ldr	r3, [r3, #4]
 8005976:	69fa      	ldr	r2, [r7, #28]
 8005978:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800597c:	f023 0301 	bic.w	r3, r3, #1
 8005980:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8005988:	2b01      	cmp	r3, #1
 800598a:	d108      	bne.n	800599e <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2200      	movs	r2, #0
 8005990:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005994:	2100      	movs	r1, #0
 8005996:	6878      	ldr	r0, [r7, #4]
 8005998:	f00b fb40 	bl	801101c <HAL_PCDEx_LPM_Callback>
 800599c:	e002      	b.n	80059a4 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800599e:	6878      	ldr	r0, [r7, #4]
 80059a0:	f00b f964 	bl	8010c6c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	695a      	ldr	r2, [r3, #20]
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80059b2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	4618      	mov	r0, r3
 80059ba:	f005 ff4d 	bl	800b858 <USB_ReadInterrupts>
 80059be:	4603      	mov	r3, r0
 80059c0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80059c4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80059c8:	d112      	bne.n	80059f0 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80059ca:	69fb      	ldr	r3, [r7, #28]
 80059cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80059d0:	689b      	ldr	r3, [r3, #8]
 80059d2:	f003 0301 	and.w	r3, r3, #1
 80059d6:	2b01      	cmp	r3, #1
 80059d8:	d102      	bne.n	80059e0 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80059da:	6878      	ldr	r0, [r7, #4]
 80059dc:	f00b f920 	bl	8010c20 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	695a      	ldr	r2, [r3, #20]
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80059ee:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	4618      	mov	r0, r3
 80059f6:	f005 ff2f 	bl	800b858 <USB_ReadInterrupts>
 80059fa:	4603      	mov	r3, r0
 80059fc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005a00:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005a04:	d121      	bne.n	8005a4a <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8005a06:	687b      	ldr	r3, [r7, #4]
 8005a08:	681b      	ldr	r3, [r3, #0]
 8005a0a:	695a      	ldr	r2, [r3, #20]
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8005a14:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d111      	bne.n	8005a44 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2201      	movs	r2, #1
 8005a24:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005a2e:	089b      	lsrs	r3, r3, #2
 8005a30:	f003 020f 	and.w	r2, r3, #15
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8005a3a:	2101      	movs	r1, #1
 8005a3c:	6878      	ldr	r0, [r7, #4]
 8005a3e:	f00b faed 	bl	801101c <HAL_PCDEx_LPM_Callback>
 8005a42:	e002      	b.n	8005a4a <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8005a44:	6878      	ldr	r0, [r7, #4]
 8005a46:	f00b f8eb 	bl	8010c20 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	4618      	mov	r0, r3
 8005a50:	f005 ff02 	bl	800b858 <USB_ReadInterrupts>
 8005a54:	4603      	mov	r3, r0
 8005a56:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005a5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a5e:	f040 80b7 	bne.w	8005bd0 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8005a62:	69fb      	ldr	r3, [r7, #28]
 8005a64:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005a68:	685b      	ldr	r3, [r3, #4]
 8005a6a:	69fa      	ldr	r2, [r7, #28]
 8005a6c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005a70:	f023 0301 	bic.w	r3, r3, #1
 8005a74:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	2110      	movs	r1, #16
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	f004 febd 	bl	800a7fc <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005a82:	2300      	movs	r3, #0
 8005a84:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005a86:	e046      	b.n	8005b16 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8005a88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a8a:	015a      	lsls	r2, r3, #5
 8005a8c:	69fb      	ldr	r3, [r7, #28]
 8005a8e:	4413      	add	r3, r2
 8005a90:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005a94:	461a      	mov	r2, r3
 8005a96:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005a9a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8005a9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a9e:	015a      	lsls	r2, r3, #5
 8005aa0:	69fb      	ldr	r3, [r7, #28]
 8005aa2:	4413      	add	r3, r2
 8005aa4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005aac:	0151      	lsls	r1, r2, #5
 8005aae:	69fa      	ldr	r2, [r7, #28]
 8005ab0:	440a      	add	r2, r1
 8005ab2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8005ab6:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005aba:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8005abc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005abe:	015a      	lsls	r2, r3, #5
 8005ac0:	69fb      	ldr	r3, [r7, #28]
 8005ac2:	4413      	add	r3, r2
 8005ac4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005ac8:	461a      	mov	r2, r3
 8005aca:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8005ace:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8005ad0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ad2:	015a      	lsls	r2, r3, #5
 8005ad4:	69fb      	ldr	r3, [r7, #28]
 8005ad6:	4413      	add	r3, r2
 8005ad8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005ae0:	0151      	lsls	r1, r2, #5
 8005ae2:	69fa      	ldr	r2, [r7, #28]
 8005ae4:	440a      	add	r2, r1
 8005ae6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005aea:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005aee:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8005af0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005af2:	015a      	lsls	r2, r3, #5
 8005af4:	69fb      	ldr	r3, [r7, #28]
 8005af6:	4413      	add	r3, r2
 8005af8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b00:	0151      	lsls	r1, r2, #5
 8005b02:	69fa      	ldr	r2, [r7, #28]
 8005b04:	440a      	add	r2, r1
 8005b06:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8005b0a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8005b0e:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005b10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b12:	3301      	adds	r3, #1
 8005b14:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	685b      	ldr	r3, [r3, #4]
 8005b1a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b1c:	429a      	cmp	r2, r3
 8005b1e:	d3b3      	bcc.n	8005a88 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8005b20:	69fb      	ldr	r3, [r7, #28]
 8005b22:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b26:	69db      	ldr	r3, [r3, #28]
 8005b28:	69fa      	ldr	r2, [r7, #28]
 8005b2a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005b2e:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8005b32:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d016      	beq.n	8005b6a <HAL_PCD_IRQHandler+0x68c>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005b3c:	69fb      	ldr	r3, [r7, #28]
 8005b3e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b42:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005b46:	69fa      	ldr	r2, [r7, #28]
 8005b48:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005b4c:	f043 030b 	orr.w	r3, r3, #11
 8005b50:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005b54:	69fb      	ldr	r3, [r7, #28]
 8005b56:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b5a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b5c:	69fa      	ldr	r2, [r7, #28]
 8005b5e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005b62:	f043 030b 	orr.w	r3, r3, #11
 8005b66:	6453      	str	r3, [r2, #68]	; 0x44
 8005b68:	e015      	b.n	8005b96 <HAL_PCD_IRQHandler+0x6b8>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005b6a:	69fb      	ldr	r3, [r7, #28]
 8005b6c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b70:	695a      	ldr	r2, [r3, #20]
 8005b72:	69fb      	ldr	r3, [r7, #28]
 8005b74:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b78:	4619      	mov	r1, r3
 8005b7a:	f242 032b 	movw	r3, #8235	; 0x202b
 8005b7e:	4313      	orrs	r3, r2
 8005b80:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8005b82:	69fb      	ldr	r3, [r7, #28]
 8005b84:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b88:	691b      	ldr	r3, [r3, #16]
 8005b8a:	69fa      	ldr	r2, [r7, #28]
 8005b8c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005b90:	f043 030b 	orr.w	r3, r3, #11
 8005b94:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8005b96:	69fb      	ldr	r3, [r7, #28]
 8005b98:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	69fa      	ldr	r2, [r7, #28]
 8005ba0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005ba4:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005ba8:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6818      	ldr	r0, [r3, #0]
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	691b      	ldr	r3, [r3, #16]
 8005bb2:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8005bba:	461a      	mov	r2, r3
 8005bbc:	f005 ff12 	bl	800b9e4 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	695a      	ldr	r2, [r3, #20]
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8005bce:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	4618      	mov	r0, r3
 8005bd6:	f005 fe3f 	bl	800b858 <USB_ReadInterrupts>
 8005bda:	4603      	mov	r3, r0
 8005bdc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005be0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005be4:	d124      	bne.n	8005c30 <HAL_PCD_IRQHandler+0x752>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	4618      	mov	r0, r3
 8005bec:	f005 fed6 	bl	800b99c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	f004 fe7e 	bl	800a8f6 <USB_GetDevSpeed>
 8005bfa:	4603      	mov	r3, r0
 8005bfc:	461a      	mov	r2, r3
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681c      	ldr	r4, [r3, #0]
 8005c06:	f001 facd 	bl	80071a4 <HAL_RCC_GetHCLKFreq>
 8005c0a:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8005c10:	b2db      	uxtb	r3, r3
 8005c12:	461a      	mov	r2, r3
 8005c14:	4620      	mov	r0, r4
 8005c16:	f004 fb83 	bl	800a320 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8005c1a:	6878      	ldr	r0, [r7, #4]
 8005c1c:	f00a ffd7 	bl	8010bce <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	695a      	ldr	r2, [r3, #20]
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8005c2e:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	4618      	mov	r0, r3
 8005c36:	f005 fe0f 	bl	800b858 <USB_ReadInterrupts>
 8005c3a:	4603      	mov	r3, r0
 8005c3c:	f003 0308 	and.w	r3, r3, #8
 8005c40:	2b08      	cmp	r3, #8
 8005c42:	d10a      	bne.n	8005c5a <HAL_PCD_IRQHandler+0x77c>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8005c44:	6878      	ldr	r0, [r7, #4]
 8005c46:	f00a ffb4 	bl	8010bb2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	695a      	ldr	r2, [r3, #20]
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	f002 0208 	and.w	r2, r2, #8
 8005c58:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	4618      	mov	r0, r3
 8005c60:	f005 fdfa 	bl	800b858 <USB_ReadInterrupts>
 8005c64:	4603      	mov	r3, r0
 8005c66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005c6a:	2b80      	cmp	r3, #128	; 0x80
 8005c6c:	d122      	bne.n	8005cb4 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8005c6e:	6a3b      	ldr	r3, [r7, #32]
 8005c70:	699b      	ldr	r3, [r3, #24]
 8005c72:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005c76:	6a3b      	ldr	r3, [r7, #32]
 8005c78:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005c7a:	2301      	movs	r3, #1
 8005c7c:	627b      	str	r3, [r7, #36]	; 0x24
 8005c7e:	e014      	b.n	8005caa <HAL_PCD_IRQHandler+0x7cc>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8005c80:	6879      	ldr	r1, [r7, #4]
 8005c82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005c84:	4613      	mov	r3, r2
 8005c86:	00db      	lsls	r3, r3, #3
 8005c88:	4413      	add	r3, r2
 8005c8a:	009b      	lsls	r3, r3, #2
 8005c8c:	440b      	add	r3, r1
 8005c8e:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8005c92:	781b      	ldrb	r3, [r3, #0]
 8005c94:	2b01      	cmp	r3, #1
 8005c96:	d105      	bne.n	8005ca4 <HAL_PCD_IRQHandler+0x7c6>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8005c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c9a:	b2db      	uxtb	r3, r3
 8005c9c:	4619      	mov	r1, r3
 8005c9e:	6878      	ldr	r0, [r7, #4]
 8005ca0:	f000 fb27 	bl	80062f2 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005ca4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ca6:	3301      	adds	r3, #1
 8005ca8:	627b      	str	r3, [r7, #36]	; 0x24
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	685b      	ldr	r3, [r3, #4]
 8005cae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005cb0:	429a      	cmp	r2, r3
 8005cb2:	d3e5      	bcc.n	8005c80 <HAL_PCD_IRQHandler+0x7a2>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4618      	mov	r0, r3
 8005cba:	f005 fdcd 	bl	800b858 <USB_ReadInterrupts>
 8005cbe:	4603      	mov	r3, r0
 8005cc0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005cc4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005cc8:	d13b      	bne.n	8005d42 <HAL_PCD_IRQHandler+0x864>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005cca:	2301      	movs	r3, #1
 8005ccc:	627b      	str	r3, [r7, #36]	; 0x24
 8005cce:	e02b      	b.n	8005d28 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8005cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cd2:	015a      	lsls	r2, r3, #5
 8005cd4:	69fb      	ldr	r3, [r7, #28]
 8005cd6:	4413      	add	r3, r2
 8005cd8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005ce0:	6879      	ldr	r1, [r7, #4]
 8005ce2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005ce4:	4613      	mov	r3, r2
 8005ce6:	00db      	lsls	r3, r3, #3
 8005ce8:	4413      	add	r3, r2
 8005cea:	009b      	lsls	r3, r3, #2
 8005cec:	440b      	add	r3, r1
 8005cee:	3340      	adds	r3, #64	; 0x40
 8005cf0:	781b      	ldrb	r3, [r3, #0]
 8005cf2:	2b01      	cmp	r3, #1
 8005cf4:	d115      	bne.n	8005d22 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8005cf6:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	da12      	bge.n	8005d22 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8005cfc:	6879      	ldr	r1, [r7, #4]
 8005cfe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d00:	4613      	mov	r3, r2
 8005d02:	00db      	lsls	r3, r3, #3
 8005d04:	4413      	add	r3, r2
 8005d06:	009b      	lsls	r3, r3, #2
 8005d08:	440b      	add	r3, r1
 8005d0a:	333f      	adds	r3, #63	; 0x3f
 8005d0c:	2201      	movs	r2, #1
 8005d0e:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8005d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d12:	b2db      	uxtb	r3, r3
 8005d14:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8005d18:	b2db      	uxtb	r3, r3
 8005d1a:	4619      	mov	r1, r3
 8005d1c:	6878      	ldr	r0, [r7, #4]
 8005d1e:	f000 fae8 	bl	80062f2 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d24:	3301      	adds	r3, #1
 8005d26:	627b      	str	r3, [r7, #36]	; 0x24
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	685b      	ldr	r3, [r3, #4]
 8005d2c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d2e:	429a      	cmp	r2, r3
 8005d30:	d3ce      	bcc.n	8005cd0 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	695a      	ldr	r2, [r3, #20]
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8005d40:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	4618      	mov	r0, r3
 8005d48:	f005 fd86 	bl	800b858 <USB_ReadInterrupts>
 8005d4c:	4603      	mov	r3, r0
 8005d4e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005d52:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005d56:	d155      	bne.n	8005e04 <HAL_PCD_IRQHandler+0x926>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005d58:	2301      	movs	r3, #1
 8005d5a:	627b      	str	r3, [r7, #36]	; 0x24
 8005d5c:	e045      	b.n	8005dea <HAL_PCD_IRQHandler+0x90c>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8005d5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d60:	015a      	lsls	r2, r3, #5
 8005d62:	69fb      	ldr	r3, [r7, #28]
 8005d64:	4413      	add	r3, r2
 8005d66:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005d6e:	6879      	ldr	r1, [r7, #4]
 8005d70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005d72:	4613      	mov	r3, r2
 8005d74:	00db      	lsls	r3, r3, #3
 8005d76:	4413      	add	r3, r2
 8005d78:	009b      	lsls	r3, r3, #2
 8005d7a:	440b      	add	r3, r1
 8005d7c:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8005d80:	781b      	ldrb	r3, [r3, #0]
 8005d82:	2b01      	cmp	r3, #1
 8005d84:	d12e      	bne.n	8005de4 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005d86:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	da2b      	bge.n	8005de4 <HAL_PCD_IRQHandler+0x906>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8005d8c:	69bb      	ldr	r3, [r7, #24]
 8005d8e:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8005d98:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8005d9c:	429a      	cmp	r2, r3
 8005d9e:	d121      	bne.n	8005de4 <HAL_PCD_IRQHandler+0x906>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8005da0:	6879      	ldr	r1, [r7, #4]
 8005da2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005da4:	4613      	mov	r3, r2
 8005da6:	00db      	lsls	r3, r3, #3
 8005da8:	4413      	add	r3, r2
 8005daa:	009b      	lsls	r3, r3, #2
 8005dac:	440b      	add	r3, r1
 8005dae:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8005db2:	2201      	movs	r2, #1
 8005db4:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8005db6:	6a3b      	ldr	r3, [r7, #32]
 8005db8:	699b      	ldr	r3, [r3, #24]
 8005dba:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8005dbe:	6a3b      	ldr	r3, [r7, #32]
 8005dc0:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8005dc2:	6a3b      	ldr	r3, [r7, #32]
 8005dc4:	695b      	ldr	r3, [r3, #20]
 8005dc6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d10a      	bne.n	8005de4 <HAL_PCD_IRQHandler+0x906>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8005dce:	69fb      	ldr	r3, [r7, #28]
 8005dd0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8005dd4:	685b      	ldr	r3, [r3, #4]
 8005dd6:	69fa      	ldr	r2, [r7, #28]
 8005dd8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8005ddc:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005de0:	6053      	str	r3, [r2, #4]
            break;
 8005de2:	e007      	b.n	8005df4 <HAL_PCD_IRQHandler+0x916>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005de4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005de6:	3301      	adds	r3, #1
 8005de8:	627b      	str	r3, [r7, #36]	; 0x24
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	685b      	ldr	r3, [r3, #4]
 8005dee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005df0:	429a      	cmp	r2, r3
 8005df2:	d3b4      	bcc.n	8005d5e <HAL_PCD_IRQHandler+0x880>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	681b      	ldr	r3, [r3, #0]
 8005df8:	695a      	ldr	r2, [r3, #20]
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8005e02:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	4618      	mov	r0, r3
 8005e0a:	f005 fd25 	bl	800b858 <USB_ReadInterrupts>
 8005e0e:	4603      	mov	r3, r0
 8005e10:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8005e14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e18:	d10a      	bne.n	8005e30 <HAL_PCD_IRQHandler+0x952>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005e1a:	6878      	ldr	r0, [r7, #4]
 8005e1c:	f00a ff58 	bl	8010cd0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	695a      	ldr	r2, [r3, #20]
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8005e2e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	4618      	mov	r0, r3
 8005e36:	f005 fd0f 	bl	800b858 <USB_ReadInterrupts>
 8005e3a:	4603      	mov	r3, r0
 8005e3c:	f003 0304 	and.w	r3, r3, #4
 8005e40:	2b04      	cmp	r3, #4
 8005e42:	d115      	bne.n	8005e70 <HAL_PCD_IRQHandler+0x992>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	685b      	ldr	r3, [r3, #4]
 8005e4a:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8005e4c:	69bb      	ldr	r3, [r7, #24]
 8005e4e:	f003 0304 	and.w	r3, r3, #4
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d002      	beq.n	8005e5c <HAL_PCD_IRQHandler+0x97e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005e56:	6878      	ldr	r0, [r7, #4]
 8005e58:	f00a ff48 	bl	8010cec <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	6859      	ldr	r1, [r3, #4]
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	69ba      	ldr	r2, [r7, #24]
 8005e68:	430a      	orrs	r2, r1
 8005e6a:	605a      	str	r2, [r3, #4]
 8005e6c:	e000      	b.n	8005e70 <HAL_PCD_IRQHandler+0x992>
      return;
 8005e6e:	bf00      	nop
    }
  }
}
 8005e70:	3734      	adds	r7, #52	; 0x34
 8005e72:	46bd      	mov	sp, r7
 8005e74:	bd90      	pop	{r4, r7, pc}

08005e76 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005e76:	b580      	push	{r7, lr}
 8005e78:	b082      	sub	sp, #8
 8005e7a:	af00      	add	r7, sp, #0
 8005e7c:	6078      	str	r0, [r7, #4]
 8005e7e:	460b      	mov	r3, r1
 8005e80:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8005e88:	2b01      	cmp	r3, #1
 8005e8a:	d101      	bne.n	8005e90 <HAL_PCD_SetAddress+0x1a>
 8005e8c:	2302      	movs	r3, #2
 8005e8e:	e013      	b.n	8005eb8 <HAL_PCD_SetAddress+0x42>
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	2201      	movs	r2, #1
 8005e94:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	78fa      	ldrb	r2, [r7, #3]
 8005e9c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	78fa      	ldrb	r2, [r7, #3]
 8005ea6:	4611      	mov	r1, r2
 8005ea8:	4618      	mov	r0, r3
 8005eaa:	f005 fc6d 	bl	800b788 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8005eb6:	2300      	movs	r3, #0
}
 8005eb8:	4618      	mov	r0, r3
 8005eba:	3708      	adds	r7, #8
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	bd80      	pop	{r7, pc}

08005ec0 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8005ec0:	b580      	push	{r7, lr}
 8005ec2:	b084      	sub	sp, #16
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
 8005ec8:	4608      	mov	r0, r1
 8005eca:	4611      	mov	r1, r2
 8005ecc:	461a      	mov	r2, r3
 8005ece:	4603      	mov	r3, r0
 8005ed0:	70fb      	strb	r3, [r7, #3]
 8005ed2:	460b      	mov	r3, r1
 8005ed4:	803b      	strh	r3, [r7, #0]
 8005ed6:	4613      	mov	r3, r2
 8005ed8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8005eda:	2300      	movs	r3, #0
 8005edc:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005ede:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	da0f      	bge.n	8005f06 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005ee6:	78fb      	ldrb	r3, [r7, #3]
 8005ee8:	f003 020f 	and.w	r2, r3, #15
 8005eec:	4613      	mov	r3, r2
 8005eee:	00db      	lsls	r3, r3, #3
 8005ef0:	4413      	add	r3, r2
 8005ef2:	009b      	lsls	r3, r3, #2
 8005ef4:	3338      	adds	r3, #56	; 0x38
 8005ef6:	687a      	ldr	r2, [r7, #4]
 8005ef8:	4413      	add	r3, r2
 8005efa:	3304      	adds	r3, #4
 8005efc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	2201      	movs	r2, #1
 8005f02:	705a      	strb	r2, [r3, #1]
 8005f04:	e00f      	b.n	8005f26 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005f06:	78fb      	ldrb	r3, [r7, #3]
 8005f08:	f003 020f 	and.w	r2, r3, #15
 8005f0c:	4613      	mov	r3, r2
 8005f0e:	00db      	lsls	r3, r3, #3
 8005f10:	4413      	add	r3, r2
 8005f12:	009b      	lsls	r3, r3, #2
 8005f14:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005f18:	687a      	ldr	r2, [r7, #4]
 8005f1a:	4413      	add	r3, r2
 8005f1c:	3304      	adds	r3, #4
 8005f1e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005f20:	68fb      	ldr	r3, [r7, #12]
 8005f22:	2200      	movs	r2, #0
 8005f24:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005f26:	78fb      	ldrb	r3, [r7, #3]
 8005f28:	f003 030f 	and.w	r3, r3, #15
 8005f2c:	b2da      	uxtb	r2, r3
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8005f32:	883a      	ldrh	r2, [r7, #0]
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	78ba      	ldrb	r2, [r7, #2]
 8005f3c:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	785b      	ldrb	r3, [r3, #1]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d004      	beq.n	8005f50 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005f46:	68fb      	ldr	r3, [r7, #12]
 8005f48:	781b      	ldrb	r3, [r3, #0]
 8005f4a:	b29a      	uxth	r2, r3
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005f50:	78bb      	ldrb	r3, [r7, #2]
 8005f52:	2b02      	cmp	r3, #2
 8005f54:	d102      	bne.n	8005f5c <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	2200      	movs	r2, #0
 8005f5a:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8005f62:	2b01      	cmp	r3, #1
 8005f64:	d101      	bne.n	8005f6a <HAL_PCD_EP_Open+0xaa>
 8005f66:	2302      	movs	r3, #2
 8005f68:	e00e      	b.n	8005f88 <HAL_PCD_EP_Open+0xc8>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	2201      	movs	r2, #1
 8005f6e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	68f9      	ldr	r1, [r7, #12]
 8005f78:	4618      	mov	r0, r3
 8005f7a:	f004 fce1 	bl	800a940 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2200      	movs	r2, #0
 8005f82:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8005f86:	7afb      	ldrb	r3, [r7, #11]
}
 8005f88:	4618      	mov	r0, r3
 8005f8a:	3710      	adds	r7, #16
 8005f8c:	46bd      	mov	sp, r7
 8005f8e:	bd80      	pop	{r7, pc}

08005f90 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005f90:	b580      	push	{r7, lr}
 8005f92:	b084      	sub	sp, #16
 8005f94:	af00      	add	r7, sp, #0
 8005f96:	6078      	str	r0, [r7, #4]
 8005f98:	460b      	mov	r3, r1
 8005f9a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005f9c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	da0f      	bge.n	8005fc4 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005fa4:	78fb      	ldrb	r3, [r7, #3]
 8005fa6:	f003 020f 	and.w	r2, r3, #15
 8005faa:	4613      	mov	r3, r2
 8005fac:	00db      	lsls	r3, r3, #3
 8005fae:	4413      	add	r3, r2
 8005fb0:	009b      	lsls	r3, r3, #2
 8005fb2:	3338      	adds	r3, #56	; 0x38
 8005fb4:	687a      	ldr	r2, [r7, #4]
 8005fb6:	4413      	add	r3, r2
 8005fb8:	3304      	adds	r3, #4
 8005fba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	2201      	movs	r2, #1
 8005fc0:	705a      	strb	r2, [r3, #1]
 8005fc2:	e00f      	b.n	8005fe4 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005fc4:	78fb      	ldrb	r3, [r7, #3]
 8005fc6:	f003 020f 	and.w	r2, r3, #15
 8005fca:	4613      	mov	r3, r2
 8005fcc:	00db      	lsls	r3, r3, #3
 8005fce:	4413      	add	r3, r2
 8005fd0:	009b      	lsls	r3, r3, #2
 8005fd2:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8005fd6:	687a      	ldr	r2, [r7, #4]
 8005fd8:	4413      	add	r3, r2
 8005fda:	3304      	adds	r3, #4
 8005fdc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	2200      	movs	r2, #0
 8005fe2:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8005fe4:	78fb      	ldrb	r3, [r7, #3]
 8005fe6:	f003 030f 	and.w	r3, r3, #15
 8005fea:	b2da      	uxtb	r2, r3
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8005ff6:	2b01      	cmp	r3, #1
 8005ff8:	d101      	bne.n	8005ffe <HAL_PCD_EP_Close+0x6e>
 8005ffa:	2302      	movs	r3, #2
 8005ffc:	e00e      	b.n	800601c <HAL_PCD_EP_Close+0x8c>
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2201      	movs	r2, #1
 8006002:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	68f9      	ldr	r1, [r7, #12]
 800600c:	4618      	mov	r0, r3
 800600e:	f004 fd1f 	bl	800aa50 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2200      	movs	r2, #0
 8006016:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 800601a:	2300      	movs	r3, #0
}
 800601c:	4618      	mov	r0, r3
 800601e:	3710      	adds	r7, #16
 8006020:	46bd      	mov	sp, r7
 8006022:	bd80      	pop	{r7, pc}

08006024 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8006024:	b580      	push	{r7, lr}
 8006026:	b086      	sub	sp, #24
 8006028:	af00      	add	r7, sp, #0
 800602a:	60f8      	str	r0, [r7, #12]
 800602c:	607a      	str	r2, [r7, #4]
 800602e:	603b      	str	r3, [r7, #0]
 8006030:	460b      	mov	r3, r1
 8006032:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006034:	7afb      	ldrb	r3, [r7, #11]
 8006036:	f003 020f 	and.w	r2, r3, #15
 800603a:	4613      	mov	r3, r2
 800603c:	00db      	lsls	r3, r3, #3
 800603e:	4413      	add	r3, r2
 8006040:	009b      	lsls	r3, r3, #2
 8006042:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006046:	68fa      	ldr	r2, [r7, #12]
 8006048:	4413      	add	r3, r2
 800604a:	3304      	adds	r3, #4
 800604c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800604e:	697b      	ldr	r3, [r7, #20]
 8006050:	687a      	ldr	r2, [r7, #4]
 8006052:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8006054:	697b      	ldr	r3, [r7, #20]
 8006056:	683a      	ldr	r2, [r7, #0]
 8006058:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800605a:	697b      	ldr	r3, [r7, #20]
 800605c:	2200      	movs	r2, #0
 800605e:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8006060:	697b      	ldr	r3, [r7, #20]
 8006062:	2200      	movs	r2, #0
 8006064:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8006066:	7afb      	ldrb	r3, [r7, #11]
 8006068:	f003 030f 	and.w	r3, r3, #15
 800606c:	b2da      	uxtb	r2, r3
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	691b      	ldr	r3, [r3, #16]
 8006076:	2b01      	cmp	r3, #1
 8006078:	d102      	bne.n	8006080 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800607a:	687a      	ldr	r2, [r7, #4]
 800607c:	697b      	ldr	r3, [r7, #20]
 800607e:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006080:	7afb      	ldrb	r3, [r7, #11]
 8006082:	f003 030f 	and.w	r3, r3, #15
 8006086:	2b00      	cmp	r3, #0
 8006088:	d109      	bne.n	800609e <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	6818      	ldr	r0, [r3, #0]
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	691b      	ldr	r3, [r3, #16]
 8006092:	b2db      	uxtb	r3, r3
 8006094:	461a      	mov	r2, r3
 8006096:	6979      	ldr	r1, [r7, #20]
 8006098:	f005 f806 	bl	800b0a8 <USB_EP0StartXfer>
 800609c:	e008      	b.n	80060b0 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	6818      	ldr	r0, [r3, #0]
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	691b      	ldr	r3, [r3, #16]
 80060a6:	b2db      	uxtb	r3, r3
 80060a8:	461a      	mov	r2, r3
 80060aa:	6979      	ldr	r1, [r7, #20]
 80060ac:	f004 fdac 	bl	800ac08 <USB_EPStartXfer>
  }

  return HAL_OK;
 80060b0:	2300      	movs	r3, #0
}
 80060b2:	4618      	mov	r0, r3
 80060b4:	3718      	adds	r7, #24
 80060b6:	46bd      	mov	sp, r7
 80060b8:	bd80      	pop	{r7, pc}

080060ba <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80060ba:	b480      	push	{r7}
 80060bc:	b083      	sub	sp, #12
 80060be:	af00      	add	r7, sp, #0
 80060c0:	6078      	str	r0, [r7, #4]
 80060c2:	460b      	mov	r3, r1
 80060c4:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80060c6:	78fb      	ldrb	r3, [r7, #3]
 80060c8:	f003 020f 	and.w	r2, r3, #15
 80060cc:	6879      	ldr	r1, [r7, #4]
 80060ce:	4613      	mov	r3, r2
 80060d0:	00db      	lsls	r3, r3, #3
 80060d2:	4413      	add	r3, r2
 80060d4:	009b      	lsls	r3, r3, #2
 80060d6:	440b      	add	r3, r1
 80060d8:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 80060dc:	681b      	ldr	r3, [r3, #0]
}
 80060de:	4618      	mov	r0, r3
 80060e0:	370c      	adds	r7, #12
 80060e2:	46bd      	mov	sp, r7
 80060e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e8:	4770      	bx	lr

080060ea <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80060ea:	b580      	push	{r7, lr}
 80060ec:	b086      	sub	sp, #24
 80060ee:	af00      	add	r7, sp, #0
 80060f0:	60f8      	str	r0, [r7, #12]
 80060f2:	607a      	str	r2, [r7, #4]
 80060f4:	603b      	str	r3, [r7, #0]
 80060f6:	460b      	mov	r3, r1
 80060f8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80060fa:	7afb      	ldrb	r3, [r7, #11]
 80060fc:	f003 020f 	and.w	r2, r3, #15
 8006100:	4613      	mov	r3, r2
 8006102:	00db      	lsls	r3, r3, #3
 8006104:	4413      	add	r3, r2
 8006106:	009b      	lsls	r3, r3, #2
 8006108:	3338      	adds	r3, #56	; 0x38
 800610a:	68fa      	ldr	r2, [r7, #12]
 800610c:	4413      	add	r3, r2
 800610e:	3304      	adds	r3, #4
 8006110:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8006112:	697b      	ldr	r3, [r7, #20]
 8006114:	687a      	ldr	r2, [r7, #4]
 8006116:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8006118:	697b      	ldr	r3, [r7, #20]
 800611a:	683a      	ldr	r2, [r7, #0]
 800611c:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800611e:	697b      	ldr	r3, [r7, #20]
 8006120:	2200      	movs	r2, #0
 8006122:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8006124:	697b      	ldr	r3, [r7, #20]
 8006126:	2201      	movs	r2, #1
 8006128:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800612a:	7afb      	ldrb	r3, [r7, #11]
 800612c:	f003 030f 	and.w	r3, r3, #15
 8006130:	b2da      	uxtb	r2, r3
 8006132:	697b      	ldr	r3, [r7, #20]
 8006134:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	691b      	ldr	r3, [r3, #16]
 800613a:	2b01      	cmp	r3, #1
 800613c:	d102      	bne.n	8006144 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800613e:	687a      	ldr	r2, [r7, #4]
 8006140:	697b      	ldr	r3, [r7, #20]
 8006142:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006144:	7afb      	ldrb	r3, [r7, #11]
 8006146:	f003 030f 	and.w	r3, r3, #15
 800614a:	2b00      	cmp	r3, #0
 800614c:	d109      	bne.n	8006162 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	6818      	ldr	r0, [r3, #0]
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	691b      	ldr	r3, [r3, #16]
 8006156:	b2db      	uxtb	r3, r3
 8006158:	461a      	mov	r2, r3
 800615a:	6979      	ldr	r1, [r7, #20]
 800615c:	f004 ffa4 	bl	800b0a8 <USB_EP0StartXfer>
 8006160:	e008      	b.n	8006174 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	6818      	ldr	r0, [r3, #0]
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	691b      	ldr	r3, [r3, #16]
 800616a:	b2db      	uxtb	r3, r3
 800616c:	461a      	mov	r2, r3
 800616e:	6979      	ldr	r1, [r7, #20]
 8006170:	f004 fd4a 	bl	800ac08 <USB_EPStartXfer>
  }

  return HAL_OK;
 8006174:	2300      	movs	r3, #0
}
 8006176:	4618      	mov	r0, r3
 8006178:	3718      	adds	r7, #24
 800617a:	46bd      	mov	sp, r7
 800617c:	bd80      	pop	{r7, pc}

0800617e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800617e:	b580      	push	{r7, lr}
 8006180:	b084      	sub	sp, #16
 8006182:	af00      	add	r7, sp, #0
 8006184:	6078      	str	r0, [r7, #4]
 8006186:	460b      	mov	r3, r1
 8006188:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800618a:	78fb      	ldrb	r3, [r7, #3]
 800618c:	f003 020f 	and.w	r2, r3, #15
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	685b      	ldr	r3, [r3, #4]
 8006194:	429a      	cmp	r2, r3
 8006196:	d901      	bls.n	800619c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8006198:	2301      	movs	r3, #1
 800619a:	e050      	b.n	800623e <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800619c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	da0f      	bge.n	80061c4 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80061a4:	78fb      	ldrb	r3, [r7, #3]
 80061a6:	f003 020f 	and.w	r2, r3, #15
 80061aa:	4613      	mov	r3, r2
 80061ac:	00db      	lsls	r3, r3, #3
 80061ae:	4413      	add	r3, r2
 80061b0:	009b      	lsls	r3, r3, #2
 80061b2:	3338      	adds	r3, #56	; 0x38
 80061b4:	687a      	ldr	r2, [r7, #4]
 80061b6:	4413      	add	r3, r2
 80061b8:	3304      	adds	r3, #4
 80061ba:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	2201      	movs	r2, #1
 80061c0:	705a      	strb	r2, [r3, #1]
 80061c2:	e00d      	b.n	80061e0 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80061c4:	78fa      	ldrb	r2, [r7, #3]
 80061c6:	4613      	mov	r3, r2
 80061c8:	00db      	lsls	r3, r3, #3
 80061ca:	4413      	add	r3, r2
 80061cc:	009b      	lsls	r3, r3, #2
 80061ce:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80061d2:	687a      	ldr	r2, [r7, #4]
 80061d4:	4413      	add	r3, r2
 80061d6:	3304      	adds	r3, #4
 80061d8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	2200      	movs	r2, #0
 80061de:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	2201      	movs	r2, #1
 80061e4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80061e6:	78fb      	ldrb	r3, [r7, #3]
 80061e8:	f003 030f 	and.w	r3, r3, #15
 80061ec:	b2da      	uxtb	r2, r3
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80061f8:	2b01      	cmp	r3, #1
 80061fa:	d101      	bne.n	8006200 <HAL_PCD_EP_SetStall+0x82>
 80061fc:	2302      	movs	r3, #2
 80061fe:	e01e      	b.n	800623e <HAL_PCD_EP_SetStall+0xc0>
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2201      	movs	r2, #1
 8006204:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	68f9      	ldr	r1, [r7, #12]
 800620e:	4618      	mov	r0, r3
 8006210:	f005 f9e6 	bl	800b5e0 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8006214:	78fb      	ldrb	r3, [r7, #3]
 8006216:	f003 030f 	and.w	r3, r3, #15
 800621a:	2b00      	cmp	r3, #0
 800621c:	d10a      	bne.n	8006234 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	6818      	ldr	r0, [r3, #0]
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	691b      	ldr	r3, [r3, #16]
 8006226:	b2d9      	uxtb	r1, r3
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800622e:	461a      	mov	r2, r3
 8006230:	f005 fbd8 	bl	800b9e4 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2200      	movs	r2, #0
 8006238:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 800623c:	2300      	movs	r3, #0
}
 800623e:	4618      	mov	r0, r3
 8006240:	3710      	adds	r7, #16
 8006242:	46bd      	mov	sp, r7
 8006244:	bd80      	pop	{r7, pc}

08006246 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8006246:	b580      	push	{r7, lr}
 8006248:	b084      	sub	sp, #16
 800624a:	af00      	add	r7, sp, #0
 800624c:	6078      	str	r0, [r7, #4]
 800624e:	460b      	mov	r3, r1
 8006250:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8006252:	78fb      	ldrb	r3, [r7, #3]
 8006254:	f003 020f 	and.w	r2, r3, #15
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	685b      	ldr	r3, [r3, #4]
 800625c:	429a      	cmp	r2, r3
 800625e:	d901      	bls.n	8006264 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8006260:	2301      	movs	r3, #1
 8006262:	e042      	b.n	80062ea <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8006264:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006268:	2b00      	cmp	r3, #0
 800626a:	da0f      	bge.n	800628c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800626c:	78fb      	ldrb	r3, [r7, #3]
 800626e:	f003 020f 	and.w	r2, r3, #15
 8006272:	4613      	mov	r3, r2
 8006274:	00db      	lsls	r3, r3, #3
 8006276:	4413      	add	r3, r2
 8006278:	009b      	lsls	r3, r3, #2
 800627a:	3338      	adds	r3, #56	; 0x38
 800627c:	687a      	ldr	r2, [r7, #4]
 800627e:	4413      	add	r3, r2
 8006280:	3304      	adds	r3, #4
 8006282:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	2201      	movs	r2, #1
 8006288:	705a      	strb	r2, [r3, #1]
 800628a:	e00f      	b.n	80062ac <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800628c:	78fb      	ldrb	r3, [r7, #3]
 800628e:	f003 020f 	and.w	r2, r3, #15
 8006292:	4613      	mov	r3, r2
 8006294:	00db      	lsls	r3, r3, #3
 8006296:	4413      	add	r3, r2
 8006298:	009b      	lsls	r3, r3, #2
 800629a:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800629e:	687a      	ldr	r2, [r7, #4]
 80062a0:	4413      	add	r3, r2
 80062a2:	3304      	adds	r3, #4
 80062a4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	2200      	movs	r2, #0
 80062aa:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	2200      	movs	r2, #0
 80062b0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80062b2:	78fb      	ldrb	r3, [r7, #3]
 80062b4:	f003 030f 	and.w	r3, r3, #15
 80062b8:	b2da      	uxtb	r2, r3
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80062c4:	2b01      	cmp	r3, #1
 80062c6:	d101      	bne.n	80062cc <HAL_PCD_EP_ClrStall+0x86>
 80062c8:	2302      	movs	r3, #2
 80062ca:	e00e      	b.n	80062ea <HAL_PCD_EP_ClrStall+0xa4>
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	2201      	movs	r2, #1
 80062d0:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	68f9      	ldr	r1, [r7, #12]
 80062da:	4618      	mov	r0, r3
 80062dc:	f005 f9ee 	bl	800b6bc <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2200      	movs	r2, #0
 80062e4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80062e8:	2300      	movs	r3, #0
}
 80062ea:	4618      	mov	r0, r3
 80062ec:	3710      	adds	r7, #16
 80062ee:	46bd      	mov	sp, r7
 80062f0:	bd80      	pop	{r7, pc}

080062f2 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80062f2:	b580      	push	{r7, lr}
 80062f4:	b084      	sub	sp, #16
 80062f6:	af00      	add	r7, sp, #0
 80062f8:	6078      	str	r0, [r7, #4]
 80062fa:	460b      	mov	r3, r1
 80062fc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80062fe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8006302:	2b00      	cmp	r3, #0
 8006304:	da0c      	bge.n	8006320 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8006306:	78fb      	ldrb	r3, [r7, #3]
 8006308:	f003 020f 	and.w	r2, r3, #15
 800630c:	4613      	mov	r3, r2
 800630e:	00db      	lsls	r3, r3, #3
 8006310:	4413      	add	r3, r2
 8006312:	009b      	lsls	r3, r3, #2
 8006314:	3338      	adds	r3, #56	; 0x38
 8006316:	687a      	ldr	r2, [r7, #4]
 8006318:	4413      	add	r3, r2
 800631a:	3304      	adds	r3, #4
 800631c:	60fb      	str	r3, [r7, #12]
 800631e:	e00c      	b.n	800633a <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8006320:	78fb      	ldrb	r3, [r7, #3]
 8006322:	f003 020f 	and.w	r2, r3, #15
 8006326:	4613      	mov	r3, r2
 8006328:	00db      	lsls	r3, r3, #3
 800632a:	4413      	add	r3, r2
 800632c:	009b      	lsls	r3, r3, #2
 800632e:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8006332:	687a      	ldr	r2, [r7, #4]
 8006334:	4413      	add	r3, r2
 8006336:	3304      	adds	r3, #4
 8006338:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	68f9      	ldr	r1, [r7, #12]
 8006340:	4618      	mov	r0, r3
 8006342:	f005 f80d 	bl	800b360 <USB_EPStopXfer>
 8006346:	4603      	mov	r3, r0
 8006348:	72fb      	strb	r3, [r7, #11]

  return ret;
 800634a:	7afb      	ldrb	r3, [r7, #11]
}
 800634c:	4618      	mov	r0, r3
 800634e:	3710      	adds	r7, #16
 8006350:	46bd      	mov	sp, r7
 8006352:	bd80      	pop	{r7, pc}

08006354 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006354:	b580      	push	{r7, lr}
 8006356:	b08a      	sub	sp, #40	; 0x28
 8006358:	af02      	add	r7, sp, #8
 800635a:	6078      	str	r0, [r7, #4]
 800635c:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006364:	697b      	ldr	r3, [r7, #20]
 8006366:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8006368:	683a      	ldr	r2, [r7, #0]
 800636a:	4613      	mov	r3, r2
 800636c:	00db      	lsls	r3, r3, #3
 800636e:	4413      	add	r3, r2
 8006370:	009b      	lsls	r3, r3, #2
 8006372:	3338      	adds	r3, #56	; 0x38
 8006374:	687a      	ldr	r2, [r7, #4]
 8006376:	4413      	add	r3, r2
 8006378:	3304      	adds	r3, #4
 800637a:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	6a1a      	ldr	r2, [r3, #32]
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	699b      	ldr	r3, [r3, #24]
 8006384:	429a      	cmp	r2, r3
 8006386:	d901      	bls.n	800638c <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8006388:	2301      	movs	r3, #1
 800638a:	e06c      	b.n	8006466 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	699a      	ldr	r2, [r3, #24]
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	6a1b      	ldr	r3, [r3, #32]
 8006394:	1ad3      	subs	r3, r2, r3
 8006396:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	68db      	ldr	r3, [r3, #12]
 800639c:	69fa      	ldr	r2, [r7, #28]
 800639e:	429a      	cmp	r2, r3
 80063a0:	d902      	bls.n	80063a8 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	68db      	ldr	r3, [r3, #12]
 80063a6:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 80063a8:	69fb      	ldr	r3, [r7, #28]
 80063aa:	3303      	adds	r3, #3
 80063ac:	089b      	lsrs	r3, r3, #2
 80063ae:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80063b0:	e02b      	b.n	800640a <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80063b2:	68fb      	ldr	r3, [r7, #12]
 80063b4:	699a      	ldr	r2, [r3, #24]
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	6a1b      	ldr	r3, [r3, #32]
 80063ba:	1ad3      	subs	r3, r2, r3
 80063bc:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	68db      	ldr	r3, [r3, #12]
 80063c2:	69fa      	ldr	r2, [r7, #28]
 80063c4:	429a      	cmp	r2, r3
 80063c6:	d902      	bls.n	80063ce <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	68db      	ldr	r3, [r3, #12]
 80063cc:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80063ce:	69fb      	ldr	r3, [r7, #28]
 80063d0:	3303      	adds	r3, #3
 80063d2:	089b      	lsrs	r3, r3, #2
 80063d4:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	6919      	ldr	r1, [r3, #16]
 80063da:	683b      	ldr	r3, [r7, #0]
 80063dc:	b2da      	uxtb	r2, r3
 80063de:	69fb      	ldr	r3, [r7, #28]
 80063e0:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80063e6:	b2db      	uxtb	r3, r3
 80063e8:	9300      	str	r3, [sp, #0]
 80063ea:	4603      	mov	r3, r0
 80063ec:	6978      	ldr	r0, [r7, #20]
 80063ee:	f005 f861 	bl	800b4b4 <USB_WritePacket>

    ep->xfer_buff  += len;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	691a      	ldr	r2, [r3, #16]
 80063f6:	69fb      	ldr	r3, [r7, #28]
 80063f8:	441a      	add	r2, r3
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	6a1a      	ldr	r2, [r3, #32]
 8006402:	69fb      	ldr	r3, [r7, #28]
 8006404:	441a      	add	r2, r3
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800640a:	683b      	ldr	r3, [r7, #0]
 800640c:	015a      	lsls	r2, r3, #5
 800640e:	693b      	ldr	r3, [r7, #16]
 8006410:	4413      	add	r3, r2
 8006412:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8006416:	699b      	ldr	r3, [r3, #24]
 8006418:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800641a:	69ba      	ldr	r2, [r7, #24]
 800641c:	429a      	cmp	r2, r3
 800641e:	d809      	bhi.n	8006434 <PCD_WriteEmptyTxFifo+0xe0>
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	6a1a      	ldr	r2, [r3, #32]
 8006424:	68fb      	ldr	r3, [r7, #12]
 8006426:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8006428:	429a      	cmp	r2, r3
 800642a:	d203      	bcs.n	8006434 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	699b      	ldr	r3, [r3, #24]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d1be      	bne.n	80063b2 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	699a      	ldr	r2, [r3, #24]
 8006438:	68fb      	ldr	r3, [r7, #12]
 800643a:	6a1b      	ldr	r3, [r3, #32]
 800643c:	429a      	cmp	r2, r3
 800643e:	d811      	bhi.n	8006464 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8006440:	683b      	ldr	r3, [r7, #0]
 8006442:	f003 030f 	and.w	r3, r3, #15
 8006446:	2201      	movs	r2, #1
 8006448:	fa02 f303 	lsl.w	r3, r2, r3
 800644c:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800644e:	693b      	ldr	r3, [r7, #16]
 8006450:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8006454:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006456:	68bb      	ldr	r3, [r7, #8]
 8006458:	43db      	mvns	r3, r3
 800645a:	6939      	ldr	r1, [r7, #16]
 800645c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8006460:	4013      	ands	r3, r2
 8006462:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8006464:	2300      	movs	r3, #0
}
 8006466:	4618      	mov	r0, r3
 8006468:	3720      	adds	r7, #32
 800646a:	46bd      	mov	sp, r7
 800646c:	bd80      	pop	{r7, pc}
	...

08006470 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006470:	b580      	push	{r7, lr}
 8006472:	b088      	sub	sp, #32
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]
 8006478:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006480:	69fb      	ldr	r3, [r7, #28]
 8006482:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006484:	69fb      	ldr	r3, [r7, #28]
 8006486:	333c      	adds	r3, #60	; 0x3c
 8006488:	3304      	adds	r3, #4
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	015a      	lsls	r2, r3, #5
 8006492:	69bb      	ldr	r3, [r7, #24]
 8006494:	4413      	add	r3, r2
 8006496:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800649a:	689b      	ldr	r3, [r3, #8]
 800649c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	691b      	ldr	r3, [r3, #16]
 80064a2:	2b01      	cmp	r3, #1
 80064a4:	d17b      	bne.n	800659e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 80064a6:	693b      	ldr	r3, [r7, #16]
 80064a8:	f003 0308 	and.w	r3, r3, #8
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d015      	beq.n	80064dc <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80064b0:	697b      	ldr	r3, [r7, #20]
 80064b2:	4a61      	ldr	r2, [pc, #388]	; (8006638 <PCD_EP_OutXfrComplete_int+0x1c8>)
 80064b4:	4293      	cmp	r3, r2
 80064b6:	f240 80b9 	bls.w	800662c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80064ba:	693b      	ldr	r3, [r7, #16]
 80064bc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	f000 80b3 	beq.w	800662c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80064c6:	683b      	ldr	r3, [r7, #0]
 80064c8:	015a      	lsls	r2, r3, #5
 80064ca:	69bb      	ldr	r3, [r7, #24]
 80064cc:	4413      	add	r3, r2
 80064ce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80064d2:	461a      	mov	r2, r3
 80064d4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80064d8:	6093      	str	r3, [r2, #8]
 80064da:	e0a7      	b.n	800662c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80064dc:	693b      	ldr	r3, [r7, #16]
 80064de:	f003 0320 	and.w	r3, r3, #32
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d009      	beq.n	80064fa <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	015a      	lsls	r2, r3, #5
 80064ea:	69bb      	ldr	r3, [r7, #24]
 80064ec:	4413      	add	r3, r2
 80064ee:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80064f2:	461a      	mov	r2, r3
 80064f4:	2320      	movs	r3, #32
 80064f6:	6093      	str	r3, [r2, #8]
 80064f8:	e098      	b.n	800662c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80064fa:	693b      	ldr	r3, [r7, #16]
 80064fc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8006500:	2b00      	cmp	r3, #0
 8006502:	f040 8093 	bne.w	800662c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006506:	697b      	ldr	r3, [r7, #20]
 8006508:	4a4b      	ldr	r2, [pc, #300]	; (8006638 <PCD_EP_OutXfrComplete_int+0x1c8>)
 800650a:	4293      	cmp	r3, r2
 800650c:	d90f      	bls.n	800652e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800650e:	693b      	ldr	r3, [r7, #16]
 8006510:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006514:	2b00      	cmp	r3, #0
 8006516:	d00a      	beq.n	800652e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006518:	683b      	ldr	r3, [r7, #0]
 800651a:	015a      	lsls	r2, r3, #5
 800651c:	69bb      	ldr	r3, [r7, #24]
 800651e:	4413      	add	r3, r2
 8006520:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006524:	461a      	mov	r2, r3
 8006526:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800652a:	6093      	str	r3, [r2, #8]
 800652c:	e07e      	b.n	800662c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800652e:	683a      	ldr	r2, [r7, #0]
 8006530:	4613      	mov	r3, r2
 8006532:	00db      	lsls	r3, r3, #3
 8006534:	4413      	add	r3, r2
 8006536:	009b      	lsls	r3, r3, #2
 8006538:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800653c:	687a      	ldr	r2, [r7, #4]
 800653e:	4413      	add	r3, r2
 8006540:	3304      	adds	r3, #4
 8006542:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	69da      	ldr	r2, [r3, #28]
 8006548:	683b      	ldr	r3, [r7, #0]
 800654a:	0159      	lsls	r1, r3, #5
 800654c:	69bb      	ldr	r3, [r7, #24]
 800654e:	440b      	add	r3, r1
 8006550:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8006554:	691b      	ldr	r3, [r3, #16]
 8006556:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800655a:	1ad2      	subs	r2, r2, r3
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8006560:	683b      	ldr	r3, [r7, #0]
 8006562:	2b00      	cmp	r3, #0
 8006564:	d114      	bne.n	8006590 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8006566:	68fb      	ldr	r3, [r7, #12]
 8006568:	699b      	ldr	r3, [r3, #24]
 800656a:	2b00      	cmp	r3, #0
 800656c:	d109      	bne.n	8006582 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6818      	ldr	r0, [r3, #0]
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8006578:	461a      	mov	r2, r3
 800657a:	2101      	movs	r1, #1
 800657c:	f005 fa32 	bl	800b9e4 <USB_EP0_OutStart>
 8006580:	e006      	b.n	8006590 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	691a      	ldr	r2, [r3, #16]
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	6a1b      	ldr	r3, [r3, #32]
 800658a:	441a      	add	r2, r3
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	b2db      	uxtb	r3, r3
 8006594:	4619      	mov	r1, r3
 8006596:	6878      	ldr	r0, [r7, #4]
 8006598:	f00a fad6 	bl	8010b48 <HAL_PCD_DataOutStageCallback>
 800659c:	e046      	b.n	800662c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800659e:	697b      	ldr	r3, [r7, #20]
 80065a0:	4a26      	ldr	r2, [pc, #152]	; (800663c <PCD_EP_OutXfrComplete_int+0x1cc>)
 80065a2:	4293      	cmp	r3, r2
 80065a4:	d124      	bne.n	80065f0 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80065a6:	693b      	ldr	r3, [r7, #16]
 80065a8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80065ac:	2b00      	cmp	r3, #0
 80065ae:	d00a      	beq.n	80065c6 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	015a      	lsls	r2, r3, #5
 80065b4:	69bb      	ldr	r3, [r7, #24]
 80065b6:	4413      	add	r3, r2
 80065b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065bc:	461a      	mov	r2, r3
 80065be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80065c2:	6093      	str	r3, [r2, #8]
 80065c4:	e032      	b.n	800662c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80065c6:	693b      	ldr	r3, [r7, #16]
 80065c8:	f003 0320 	and.w	r3, r3, #32
 80065cc:	2b00      	cmp	r3, #0
 80065ce:	d008      	beq.n	80065e2 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80065d0:	683b      	ldr	r3, [r7, #0]
 80065d2:	015a      	lsls	r2, r3, #5
 80065d4:	69bb      	ldr	r3, [r7, #24]
 80065d6:	4413      	add	r3, r2
 80065d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80065dc:	461a      	mov	r2, r3
 80065de:	2320      	movs	r3, #32
 80065e0:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80065e2:	683b      	ldr	r3, [r7, #0]
 80065e4:	b2db      	uxtb	r3, r3
 80065e6:	4619      	mov	r1, r3
 80065e8:	6878      	ldr	r0, [r7, #4]
 80065ea:	f00a faad 	bl	8010b48 <HAL_PCD_DataOutStageCallback>
 80065ee:	e01d      	b.n	800662c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80065f0:	683b      	ldr	r3, [r7, #0]
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d114      	bne.n	8006620 <PCD_EP_OutXfrComplete_int+0x1b0>
 80065f6:	6879      	ldr	r1, [r7, #4]
 80065f8:	683a      	ldr	r2, [r7, #0]
 80065fa:	4613      	mov	r3, r2
 80065fc:	00db      	lsls	r3, r3, #3
 80065fe:	4413      	add	r3, r2
 8006600:	009b      	lsls	r3, r3, #2
 8006602:	440b      	add	r3, r1
 8006604:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	2b00      	cmp	r3, #0
 800660c:	d108      	bne.n	8006620 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	6818      	ldr	r0, [r3, #0]
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8006618:	461a      	mov	r2, r3
 800661a:	2100      	movs	r1, #0
 800661c:	f005 f9e2 	bl	800b9e4 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8006620:	683b      	ldr	r3, [r7, #0]
 8006622:	b2db      	uxtb	r3, r3
 8006624:	4619      	mov	r1, r3
 8006626:	6878      	ldr	r0, [r7, #4]
 8006628:	f00a fa8e 	bl	8010b48 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 800662c:	2300      	movs	r3, #0
}
 800662e:	4618      	mov	r0, r3
 8006630:	3720      	adds	r7, #32
 8006632:	46bd      	mov	sp, r7
 8006634:	bd80      	pop	{r7, pc}
 8006636:	bf00      	nop
 8006638:	4f54300a 	.word	0x4f54300a
 800663c:	4f54310a 	.word	0x4f54310a

08006640 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8006640:	b580      	push	{r7, lr}
 8006642:	b086      	sub	sp, #24
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
 8006648:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006650:	697b      	ldr	r3, [r7, #20]
 8006652:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8006654:	697b      	ldr	r3, [r7, #20]
 8006656:	333c      	adds	r3, #60	; 0x3c
 8006658:	3304      	adds	r3, #4
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800665e:	683b      	ldr	r3, [r7, #0]
 8006660:	015a      	lsls	r2, r3, #5
 8006662:	693b      	ldr	r3, [r7, #16]
 8006664:	4413      	add	r3, r2
 8006666:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800666a:	689b      	ldr	r3, [r3, #8]
 800666c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	4a15      	ldr	r2, [pc, #84]	; (80066c8 <PCD_EP_OutSetupPacket_int+0x88>)
 8006672:	4293      	cmp	r3, r2
 8006674:	d90e      	bls.n	8006694 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006676:	68bb      	ldr	r3, [r7, #8]
 8006678:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800667c:	2b00      	cmp	r3, #0
 800667e:	d009      	beq.n	8006694 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8006680:	683b      	ldr	r3, [r7, #0]
 8006682:	015a      	lsls	r2, r3, #5
 8006684:	693b      	ldr	r3, [r7, #16]
 8006686:	4413      	add	r3, r2
 8006688:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800668c:	461a      	mov	r2, r3
 800668e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006692:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006694:	6878      	ldr	r0, [r7, #4]
 8006696:	f00a fa45 	bl	8010b24 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	4a0a      	ldr	r2, [pc, #40]	; (80066c8 <PCD_EP_OutSetupPacket_int+0x88>)
 800669e:	4293      	cmp	r3, r2
 80066a0:	d90c      	bls.n	80066bc <PCD_EP_OutSetupPacket_int+0x7c>
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	691b      	ldr	r3, [r3, #16]
 80066a6:	2b01      	cmp	r3, #1
 80066a8:	d108      	bne.n	80066bc <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6818      	ldr	r0, [r3, #0]
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 80066b4:	461a      	mov	r2, r3
 80066b6:	2101      	movs	r1, #1
 80066b8:	f005 f994 	bl	800b9e4 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80066bc:	2300      	movs	r3, #0
}
 80066be:	4618      	mov	r0, r3
 80066c0:	3718      	adds	r7, #24
 80066c2:	46bd      	mov	sp, r7
 80066c4:	bd80      	pop	{r7, pc}
 80066c6:	bf00      	nop
 80066c8:	4f54300a 	.word	0x4f54300a

080066cc <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80066cc:	b480      	push	{r7}
 80066ce:	b085      	sub	sp, #20
 80066d0:	af00      	add	r7, sp, #0
 80066d2:	6078      	str	r0, [r7, #4]
 80066d4:	460b      	mov	r3, r1
 80066d6:	70fb      	strb	r3, [r7, #3]
 80066d8:	4613      	mov	r3, r2
 80066da:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066e2:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80066e4:	78fb      	ldrb	r3, [r7, #3]
 80066e6:	2b00      	cmp	r3, #0
 80066e8:	d107      	bne.n	80066fa <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80066ea:	883b      	ldrh	r3, [r7, #0]
 80066ec:	0419      	lsls	r1, r3, #16
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	68ba      	ldr	r2, [r7, #8]
 80066f4:	430a      	orrs	r2, r1
 80066f6:	629a      	str	r2, [r3, #40]	; 0x28
 80066f8:	e028      	b.n	800674c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006700:	0c1b      	lsrs	r3, r3, #16
 8006702:	68ba      	ldr	r2, [r7, #8]
 8006704:	4413      	add	r3, r2
 8006706:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006708:	2300      	movs	r3, #0
 800670a:	73fb      	strb	r3, [r7, #15]
 800670c:	e00d      	b.n	800672a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681a      	ldr	r2, [r3, #0]
 8006712:	7bfb      	ldrb	r3, [r7, #15]
 8006714:	3340      	adds	r3, #64	; 0x40
 8006716:	009b      	lsls	r3, r3, #2
 8006718:	4413      	add	r3, r2
 800671a:	685b      	ldr	r3, [r3, #4]
 800671c:	0c1b      	lsrs	r3, r3, #16
 800671e:	68ba      	ldr	r2, [r7, #8]
 8006720:	4413      	add	r3, r2
 8006722:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006724:	7bfb      	ldrb	r3, [r7, #15]
 8006726:	3301      	adds	r3, #1
 8006728:	73fb      	strb	r3, [r7, #15]
 800672a:	7bfa      	ldrb	r2, [r7, #15]
 800672c:	78fb      	ldrb	r3, [r7, #3]
 800672e:	3b01      	subs	r3, #1
 8006730:	429a      	cmp	r2, r3
 8006732:	d3ec      	bcc.n	800670e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006734:	883b      	ldrh	r3, [r7, #0]
 8006736:	0418      	lsls	r0, r3, #16
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	6819      	ldr	r1, [r3, #0]
 800673c:	78fb      	ldrb	r3, [r7, #3]
 800673e:	3b01      	subs	r3, #1
 8006740:	68ba      	ldr	r2, [r7, #8]
 8006742:	4302      	orrs	r2, r0
 8006744:	3340      	adds	r3, #64	; 0x40
 8006746:	009b      	lsls	r3, r3, #2
 8006748:	440b      	add	r3, r1
 800674a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800674c:	2300      	movs	r3, #0
}
 800674e:	4618      	mov	r0, r3
 8006750:	3714      	adds	r7, #20
 8006752:	46bd      	mov	sp, r7
 8006754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006758:	4770      	bx	lr

0800675a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800675a:	b480      	push	{r7}
 800675c:	b083      	sub	sp, #12
 800675e:	af00      	add	r7, sp, #0
 8006760:	6078      	str	r0, [r7, #4]
 8006762:	460b      	mov	r3, r1
 8006764:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	681b      	ldr	r3, [r3, #0]
 800676a:	887a      	ldrh	r2, [r7, #2]
 800676c:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800676e:	2300      	movs	r3, #0
}
 8006770:	4618      	mov	r0, r3
 8006772:	370c      	adds	r7, #12
 8006774:	46bd      	mov	sp, r7
 8006776:	f85d 7b04 	ldr.w	r7, [sp], #4
 800677a:	4770      	bx	lr

0800677c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800677c:	b480      	push	{r7}
 800677e:	b085      	sub	sp, #20
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2201      	movs	r2, #1
 800678e:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	2200      	movs	r2, #0
 8006796:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	699b      	ldr	r3, [r3, #24]
 800679e:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80067aa:	4b05      	ldr	r3, [pc, #20]	; (80067c0 <HAL_PCDEx_ActivateLPM+0x44>)
 80067ac:	4313      	orrs	r3, r2
 80067ae:	68fa      	ldr	r2, [r7, #12]
 80067b0:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80067b2:	2300      	movs	r3, #0
}
 80067b4:	4618      	mov	r0, r3
 80067b6:	3714      	adds	r7, #20
 80067b8:	46bd      	mov	sp, r7
 80067ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067be:	4770      	bx	lr
 80067c0:	10000003 	.word	0x10000003

080067c4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b082      	sub	sp, #8
 80067c8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 80067ca:	2300      	movs	r3, #0
 80067cc:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 80067ce:	4b23      	ldr	r3, [pc, #140]	; (800685c <HAL_PWREx_EnableOverDrive+0x98>)
 80067d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067d2:	4a22      	ldr	r2, [pc, #136]	; (800685c <HAL_PWREx_EnableOverDrive+0x98>)
 80067d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80067d8:	6413      	str	r3, [r2, #64]	; 0x40
 80067da:	4b20      	ldr	r3, [pc, #128]	; (800685c <HAL_PWREx_EnableOverDrive+0x98>)
 80067dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80067de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80067e2:	603b      	str	r3, [r7, #0]
 80067e4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80067e6:	4b1e      	ldr	r3, [pc, #120]	; (8006860 <HAL_PWREx_EnableOverDrive+0x9c>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	4a1d      	ldr	r2, [pc, #116]	; (8006860 <HAL_PWREx_EnableOverDrive+0x9c>)
 80067ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80067f0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80067f2:	f7fc ffcb 	bl	800378c <HAL_GetTick>
 80067f6:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80067f8:	e009      	b.n	800680e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80067fa:	f7fc ffc7 	bl	800378c <HAL_GetTick>
 80067fe:	4602      	mov	r2, r0
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	1ad3      	subs	r3, r2, r3
 8006804:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006808:	d901      	bls.n	800680e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800680a:	2303      	movs	r3, #3
 800680c:	e022      	b.n	8006854 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800680e:	4b14      	ldr	r3, [pc, #80]	; (8006860 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006810:	685b      	ldr	r3, [r3, #4]
 8006812:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006816:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800681a:	d1ee      	bne.n	80067fa <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800681c:	4b10      	ldr	r3, [pc, #64]	; (8006860 <HAL_PWREx_EnableOverDrive+0x9c>)
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	4a0f      	ldr	r2, [pc, #60]	; (8006860 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006822:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006826:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006828:	f7fc ffb0 	bl	800378c <HAL_GetTick>
 800682c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800682e:	e009      	b.n	8006844 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8006830:	f7fc ffac 	bl	800378c <HAL_GetTick>
 8006834:	4602      	mov	r2, r0
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	1ad3      	subs	r3, r2, r3
 800683a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800683e:	d901      	bls.n	8006844 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8006840:	2303      	movs	r3, #3
 8006842:	e007      	b.n	8006854 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8006844:	4b06      	ldr	r3, [pc, #24]	; (8006860 <HAL_PWREx_EnableOverDrive+0x9c>)
 8006846:	685b      	ldr	r3, [r3, #4]
 8006848:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800684c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8006850:	d1ee      	bne.n	8006830 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8006852:	2300      	movs	r3, #0
}
 8006854:	4618      	mov	r0, r3
 8006856:	3708      	adds	r7, #8
 8006858:	46bd      	mov	sp, r7
 800685a:	bd80      	pop	{r7, pc}
 800685c:	40023800 	.word	0x40023800
 8006860:	40007000 	.word	0x40007000

08006864 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006864:	b580      	push	{r7, lr}
 8006866:	b086      	sub	sp, #24
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800686c:	2300      	movs	r3, #0
 800686e:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d101      	bne.n	800687a <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8006876:	2301      	movs	r3, #1
 8006878:	e29b      	b.n	8006db2 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f003 0301 	and.w	r3, r3, #1
 8006882:	2b00      	cmp	r3, #0
 8006884:	f000 8087 	beq.w	8006996 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006888:	4b96      	ldr	r3, [pc, #600]	; (8006ae4 <HAL_RCC_OscConfig+0x280>)
 800688a:	689b      	ldr	r3, [r3, #8]
 800688c:	f003 030c 	and.w	r3, r3, #12
 8006890:	2b04      	cmp	r3, #4
 8006892:	d00c      	beq.n	80068ae <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006894:	4b93      	ldr	r3, [pc, #588]	; (8006ae4 <HAL_RCC_OscConfig+0x280>)
 8006896:	689b      	ldr	r3, [r3, #8]
 8006898:	f003 030c 	and.w	r3, r3, #12
 800689c:	2b08      	cmp	r3, #8
 800689e:	d112      	bne.n	80068c6 <HAL_RCC_OscConfig+0x62>
 80068a0:	4b90      	ldr	r3, [pc, #576]	; (8006ae4 <HAL_RCC_OscConfig+0x280>)
 80068a2:	685b      	ldr	r3, [r3, #4]
 80068a4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80068a8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80068ac:	d10b      	bne.n	80068c6 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80068ae:	4b8d      	ldr	r3, [pc, #564]	; (8006ae4 <HAL_RCC_OscConfig+0x280>)
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d06c      	beq.n	8006994 <HAL_RCC_OscConfig+0x130>
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	685b      	ldr	r3, [r3, #4]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d168      	bne.n	8006994 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80068c2:	2301      	movs	r3, #1
 80068c4:	e275      	b.n	8006db2 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	685b      	ldr	r3, [r3, #4]
 80068ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80068ce:	d106      	bne.n	80068de <HAL_RCC_OscConfig+0x7a>
 80068d0:	4b84      	ldr	r3, [pc, #528]	; (8006ae4 <HAL_RCC_OscConfig+0x280>)
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	4a83      	ldr	r2, [pc, #524]	; (8006ae4 <HAL_RCC_OscConfig+0x280>)
 80068d6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80068da:	6013      	str	r3, [r2, #0]
 80068dc:	e02e      	b.n	800693c <HAL_RCC_OscConfig+0xd8>
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	685b      	ldr	r3, [r3, #4]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d10c      	bne.n	8006900 <HAL_RCC_OscConfig+0x9c>
 80068e6:	4b7f      	ldr	r3, [pc, #508]	; (8006ae4 <HAL_RCC_OscConfig+0x280>)
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	4a7e      	ldr	r2, [pc, #504]	; (8006ae4 <HAL_RCC_OscConfig+0x280>)
 80068ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80068f0:	6013      	str	r3, [r2, #0]
 80068f2:	4b7c      	ldr	r3, [pc, #496]	; (8006ae4 <HAL_RCC_OscConfig+0x280>)
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	4a7b      	ldr	r2, [pc, #492]	; (8006ae4 <HAL_RCC_OscConfig+0x280>)
 80068f8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80068fc:	6013      	str	r3, [r2, #0]
 80068fe:	e01d      	b.n	800693c <HAL_RCC_OscConfig+0xd8>
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	685b      	ldr	r3, [r3, #4]
 8006904:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006908:	d10c      	bne.n	8006924 <HAL_RCC_OscConfig+0xc0>
 800690a:	4b76      	ldr	r3, [pc, #472]	; (8006ae4 <HAL_RCC_OscConfig+0x280>)
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	4a75      	ldr	r2, [pc, #468]	; (8006ae4 <HAL_RCC_OscConfig+0x280>)
 8006910:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006914:	6013      	str	r3, [r2, #0]
 8006916:	4b73      	ldr	r3, [pc, #460]	; (8006ae4 <HAL_RCC_OscConfig+0x280>)
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	4a72      	ldr	r2, [pc, #456]	; (8006ae4 <HAL_RCC_OscConfig+0x280>)
 800691c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006920:	6013      	str	r3, [r2, #0]
 8006922:	e00b      	b.n	800693c <HAL_RCC_OscConfig+0xd8>
 8006924:	4b6f      	ldr	r3, [pc, #444]	; (8006ae4 <HAL_RCC_OscConfig+0x280>)
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	4a6e      	ldr	r2, [pc, #440]	; (8006ae4 <HAL_RCC_OscConfig+0x280>)
 800692a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800692e:	6013      	str	r3, [r2, #0]
 8006930:	4b6c      	ldr	r3, [pc, #432]	; (8006ae4 <HAL_RCC_OscConfig+0x280>)
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	4a6b      	ldr	r2, [pc, #428]	; (8006ae4 <HAL_RCC_OscConfig+0x280>)
 8006936:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800693a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	685b      	ldr	r3, [r3, #4]
 8006940:	2b00      	cmp	r3, #0
 8006942:	d013      	beq.n	800696c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006944:	f7fc ff22 	bl	800378c <HAL_GetTick>
 8006948:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800694a:	e008      	b.n	800695e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800694c:	f7fc ff1e 	bl	800378c <HAL_GetTick>
 8006950:	4602      	mov	r2, r0
 8006952:	693b      	ldr	r3, [r7, #16]
 8006954:	1ad3      	subs	r3, r2, r3
 8006956:	2b64      	cmp	r3, #100	; 0x64
 8006958:	d901      	bls.n	800695e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800695a:	2303      	movs	r3, #3
 800695c:	e229      	b.n	8006db2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800695e:	4b61      	ldr	r3, [pc, #388]	; (8006ae4 <HAL_RCC_OscConfig+0x280>)
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006966:	2b00      	cmp	r3, #0
 8006968:	d0f0      	beq.n	800694c <HAL_RCC_OscConfig+0xe8>
 800696a:	e014      	b.n	8006996 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800696c:	f7fc ff0e 	bl	800378c <HAL_GetTick>
 8006970:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006972:	e008      	b.n	8006986 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006974:	f7fc ff0a 	bl	800378c <HAL_GetTick>
 8006978:	4602      	mov	r2, r0
 800697a:	693b      	ldr	r3, [r7, #16]
 800697c:	1ad3      	subs	r3, r2, r3
 800697e:	2b64      	cmp	r3, #100	; 0x64
 8006980:	d901      	bls.n	8006986 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8006982:	2303      	movs	r3, #3
 8006984:	e215      	b.n	8006db2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006986:	4b57      	ldr	r3, [pc, #348]	; (8006ae4 <HAL_RCC_OscConfig+0x280>)
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800698e:	2b00      	cmp	r3, #0
 8006990:	d1f0      	bne.n	8006974 <HAL_RCC_OscConfig+0x110>
 8006992:	e000      	b.n	8006996 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006994:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	f003 0302 	and.w	r3, r3, #2
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d069      	beq.n	8006a76 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80069a2:	4b50      	ldr	r3, [pc, #320]	; (8006ae4 <HAL_RCC_OscConfig+0x280>)
 80069a4:	689b      	ldr	r3, [r3, #8]
 80069a6:	f003 030c 	and.w	r3, r3, #12
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d00b      	beq.n	80069c6 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80069ae:	4b4d      	ldr	r3, [pc, #308]	; (8006ae4 <HAL_RCC_OscConfig+0x280>)
 80069b0:	689b      	ldr	r3, [r3, #8]
 80069b2:	f003 030c 	and.w	r3, r3, #12
 80069b6:	2b08      	cmp	r3, #8
 80069b8:	d11c      	bne.n	80069f4 <HAL_RCC_OscConfig+0x190>
 80069ba:	4b4a      	ldr	r3, [pc, #296]	; (8006ae4 <HAL_RCC_OscConfig+0x280>)
 80069bc:	685b      	ldr	r3, [r3, #4]
 80069be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d116      	bne.n	80069f4 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80069c6:	4b47      	ldr	r3, [pc, #284]	; (8006ae4 <HAL_RCC_OscConfig+0x280>)
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	f003 0302 	and.w	r3, r3, #2
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d005      	beq.n	80069de <HAL_RCC_OscConfig+0x17a>
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	68db      	ldr	r3, [r3, #12]
 80069d6:	2b01      	cmp	r3, #1
 80069d8:	d001      	beq.n	80069de <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80069da:	2301      	movs	r3, #1
 80069dc:	e1e9      	b.n	8006db2 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80069de:	4b41      	ldr	r3, [pc, #260]	; (8006ae4 <HAL_RCC_OscConfig+0x280>)
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	691b      	ldr	r3, [r3, #16]
 80069ea:	00db      	lsls	r3, r3, #3
 80069ec:	493d      	ldr	r1, [pc, #244]	; (8006ae4 <HAL_RCC_OscConfig+0x280>)
 80069ee:	4313      	orrs	r3, r2
 80069f0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80069f2:	e040      	b.n	8006a76 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	68db      	ldr	r3, [r3, #12]
 80069f8:	2b00      	cmp	r3, #0
 80069fa:	d023      	beq.n	8006a44 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80069fc:	4b39      	ldr	r3, [pc, #228]	; (8006ae4 <HAL_RCC_OscConfig+0x280>)
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	4a38      	ldr	r2, [pc, #224]	; (8006ae4 <HAL_RCC_OscConfig+0x280>)
 8006a02:	f043 0301 	orr.w	r3, r3, #1
 8006a06:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a08:	f7fc fec0 	bl	800378c <HAL_GetTick>
 8006a0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a0e:	e008      	b.n	8006a22 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006a10:	f7fc febc 	bl	800378c <HAL_GetTick>
 8006a14:	4602      	mov	r2, r0
 8006a16:	693b      	ldr	r3, [r7, #16]
 8006a18:	1ad3      	subs	r3, r2, r3
 8006a1a:	2b02      	cmp	r3, #2
 8006a1c:	d901      	bls.n	8006a22 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8006a1e:	2303      	movs	r3, #3
 8006a20:	e1c7      	b.n	8006db2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006a22:	4b30      	ldr	r3, [pc, #192]	; (8006ae4 <HAL_RCC_OscConfig+0x280>)
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f003 0302 	and.w	r3, r3, #2
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d0f0      	beq.n	8006a10 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006a2e:	4b2d      	ldr	r3, [pc, #180]	; (8006ae4 <HAL_RCC_OscConfig+0x280>)
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	691b      	ldr	r3, [r3, #16]
 8006a3a:	00db      	lsls	r3, r3, #3
 8006a3c:	4929      	ldr	r1, [pc, #164]	; (8006ae4 <HAL_RCC_OscConfig+0x280>)
 8006a3e:	4313      	orrs	r3, r2
 8006a40:	600b      	str	r3, [r1, #0]
 8006a42:	e018      	b.n	8006a76 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006a44:	4b27      	ldr	r3, [pc, #156]	; (8006ae4 <HAL_RCC_OscConfig+0x280>)
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	4a26      	ldr	r2, [pc, #152]	; (8006ae4 <HAL_RCC_OscConfig+0x280>)
 8006a4a:	f023 0301 	bic.w	r3, r3, #1
 8006a4e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006a50:	f7fc fe9c 	bl	800378c <HAL_GetTick>
 8006a54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006a56:	e008      	b.n	8006a6a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006a58:	f7fc fe98 	bl	800378c <HAL_GetTick>
 8006a5c:	4602      	mov	r2, r0
 8006a5e:	693b      	ldr	r3, [r7, #16]
 8006a60:	1ad3      	subs	r3, r2, r3
 8006a62:	2b02      	cmp	r3, #2
 8006a64:	d901      	bls.n	8006a6a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8006a66:	2303      	movs	r3, #3
 8006a68:	e1a3      	b.n	8006db2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006a6a:	4b1e      	ldr	r3, [pc, #120]	; (8006ae4 <HAL_RCC_OscConfig+0x280>)
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	f003 0302 	and.w	r3, r3, #2
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d1f0      	bne.n	8006a58 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	f003 0308 	and.w	r3, r3, #8
 8006a7e:	2b00      	cmp	r3, #0
 8006a80:	d038      	beq.n	8006af4 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	695b      	ldr	r3, [r3, #20]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d019      	beq.n	8006abe <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006a8a:	4b16      	ldr	r3, [pc, #88]	; (8006ae4 <HAL_RCC_OscConfig+0x280>)
 8006a8c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006a8e:	4a15      	ldr	r2, [pc, #84]	; (8006ae4 <HAL_RCC_OscConfig+0x280>)
 8006a90:	f043 0301 	orr.w	r3, r3, #1
 8006a94:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006a96:	f7fc fe79 	bl	800378c <HAL_GetTick>
 8006a9a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006a9c:	e008      	b.n	8006ab0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006a9e:	f7fc fe75 	bl	800378c <HAL_GetTick>
 8006aa2:	4602      	mov	r2, r0
 8006aa4:	693b      	ldr	r3, [r7, #16]
 8006aa6:	1ad3      	subs	r3, r2, r3
 8006aa8:	2b02      	cmp	r3, #2
 8006aaa:	d901      	bls.n	8006ab0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8006aac:	2303      	movs	r3, #3
 8006aae:	e180      	b.n	8006db2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006ab0:	4b0c      	ldr	r3, [pc, #48]	; (8006ae4 <HAL_RCC_OscConfig+0x280>)
 8006ab2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006ab4:	f003 0302 	and.w	r3, r3, #2
 8006ab8:	2b00      	cmp	r3, #0
 8006aba:	d0f0      	beq.n	8006a9e <HAL_RCC_OscConfig+0x23a>
 8006abc:	e01a      	b.n	8006af4 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006abe:	4b09      	ldr	r3, [pc, #36]	; (8006ae4 <HAL_RCC_OscConfig+0x280>)
 8006ac0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006ac2:	4a08      	ldr	r2, [pc, #32]	; (8006ae4 <HAL_RCC_OscConfig+0x280>)
 8006ac4:	f023 0301 	bic.w	r3, r3, #1
 8006ac8:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006aca:	f7fc fe5f 	bl	800378c <HAL_GetTick>
 8006ace:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006ad0:	e00a      	b.n	8006ae8 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006ad2:	f7fc fe5b 	bl	800378c <HAL_GetTick>
 8006ad6:	4602      	mov	r2, r0
 8006ad8:	693b      	ldr	r3, [r7, #16]
 8006ada:	1ad3      	subs	r3, r2, r3
 8006adc:	2b02      	cmp	r3, #2
 8006ade:	d903      	bls.n	8006ae8 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8006ae0:	2303      	movs	r3, #3
 8006ae2:	e166      	b.n	8006db2 <HAL_RCC_OscConfig+0x54e>
 8006ae4:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006ae8:	4b92      	ldr	r3, [pc, #584]	; (8006d34 <HAL_RCC_OscConfig+0x4d0>)
 8006aea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006aec:	f003 0302 	and.w	r3, r3, #2
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d1ee      	bne.n	8006ad2 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f003 0304 	and.w	r3, r3, #4
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	f000 80a4 	beq.w	8006c4a <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006b02:	4b8c      	ldr	r3, [pc, #560]	; (8006d34 <HAL_RCC_OscConfig+0x4d0>)
 8006b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d10d      	bne.n	8006b2a <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8006b0e:	4b89      	ldr	r3, [pc, #548]	; (8006d34 <HAL_RCC_OscConfig+0x4d0>)
 8006b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b12:	4a88      	ldr	r2, [pc, #544]	; (8006d34 <HAL_RCC_OscConfig+0x4d0>)
 8006b14:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b18:	6413      	str	r3, [r2, #64]	; 0x40
 8006b1a:	4b86      	ldr	r3, [pc, #536]	; (8006d34 <HAL_RCC_OscConfig+0x4d0>)
 8006b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b22:	60bb      	str	r3, [r7, #8]
 8006b24:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006b26:	2301      	movs	r3, #1
 8006b28:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006b2a:	4b83      	ldr	r3, [pc, #524]	; (8006d38 <HAL_RCC_OscConfig+0x4d4>)
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d118      	bne.n	8006b68 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8006b36:	4b80      	ldr	r3, [pc, #512]	; (8006d38 <HAL_RCC_OscConfig+0x4d4>)
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	4a7f      	ldr	r2, [pc, #508]	; (8006d38 <HAL_RCC_OscConfig+0x4d4>)
 8006b3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006b40:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006b42:	f7fc fe23 	bl	800378c <HAL_GetTick>
 8006b46:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006b48:	e008      	b.n	8006b5c <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006b4a:	f7fc fe1f 	bl	800378c <HAL_GetTick>
 8006b4e:	4602      	mov	r2, r0
 8006b50:	693b      	ldr	r3, [r7, #16]
 8006b52:	1ad3      	subs	r3, r2, r3
 8006b54:	2b64      	cmp	r3, #100	; 0x64
 8006b56:	d901      	bls.n	8006b5c <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8006b58:	2303      	movs	r3, #3
 8006b5a:	e12a      	b.n	8006db2 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006b5c:	4b76      	ldr	r3, [pc, #472]	; (8006d38 <HAL_RCC_OscConfig+0x4d4>)
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b64:	2b00      	cmp	r3, #0
 8006b66:	d0f0      	beq.n	8006b4a <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	689b      	ldr	r3, [r3, #8]
 8006b6c:	2b01      	cmp	r3, #1
 8006b6e:	d106      	bne.n	8006b7e <HAL_RCC_OscConfig+0x31a>
 8006b70:	4b70      	ldr	r3, [pc, #448]	; (8006d34 <HAL_RCC_OscConfig+0x4d0>)
 8006b72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b74:	4a6f      	ldr	r2, [pc, #444]	; (8006d34 <HAL_RCC_OscConfig+0x4d0>)
 8006b76:	f043 0301 	orr.w	r3, r3, #1
 8006b7a:	6713      	str	r3, [r2, #112]	; 0x70
 8006b7c:	e02d      	b.n	8006bda <HAL_RCC_OscConfig+0x376>
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	689b      	ldr	r3, [r3, #8]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d10c      	bne.n	8006ba0 <HAL_RCC_OscConfig+0x33c>
 8006b86:	4b6b      	ldr	r3, [pc, #428]	; (8006d34 <HAL_RCC_OscConfig+0x4d0>)
 8006b88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b8a:	4a6a      	ldr	r2, [pc, #424]	; (8006d34 <HAL_RCC_OscConfig+0x4d0>)
 8006b8c:	f023 0301 	bic.w	r3, r3, #1
 8006b90:	6713      	str	r3, [r2, #112]	; 0x70
 8006b92:	4b68      	ldr	r3, [pc, #416]	; (8006d34 <HAL_RCC_OscConfig+0x4d0>)
 8006b94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006b96:	4a67      	ldr	r2, [pc, #412]	; (8006d34 <HAL_RCC_OscConfig+0x4d0>)
 8006b98:	f023 0304 	bic.w	r3, r3, #4
 8006b9c:	6713      	str	r3, [r2, #112]	; 0x70
 8006b9e:	e01c      	b.n	8006bda <HAL_RCC_OscConfig+0x376>
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	689b      	ldr	r3, [r3, #8]
 8006ba4:	2b05      	cmp	r3, #5
 8006ba6:	d10c      	bne.n	8006bc2 <HAL_RCC_OscConfig+0x35e>
 8006ba8:	4b62      	ldr	r3, [pc, #392]	; (8006d34 <HAL_RCC_OscConfig+0x4d0>)
 8006baa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bac:	4a61      	ldr	r2, [pc, #388]	; (8006d34 <HAL_RCC_OscConfig+0x4d0>)
 8006bae:	f043 0304 	orr.w	r3, r3, #4
 8006bb2:	6713      	str	r3, [r2, #112]	; 0x70
 8006bb4:	4b5f      	ldr	r3, [pc, #380]	; (8006d34 <HAL_RCC_OscConfig+0x4d0>)
 8006bb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bb8:	4a5e      	ldr	r2, [pc, #376]	; (8006d34 <HAL_RCC_OscConfig+0x4d0>)
 8006bba:	f043 0301 	orr.w	r3, r3, #1
 8006bbe:	6713      	str	r3, [r2, #112]	; 0x70
 8006bc0:	e00b      	b.n	8006bda <HAL_RCC_OscConfig+0x376>
 8006bc2:	4b5c      	ldr	r3, [pc, #368]	; (8006d34 <HAL_RCC_OscConfig+0x4d0>)
 8006bc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bc6:	4a5b      	ldr	r2, [pc, #364]	; (8006d34 <HAL_RCC_OscConfig+0x4d0>)
 8006bc8:	f023 0301 	bic.w	r3, r3, #1
 8006bcc:	6713      	str	r3, [r2, #112]	; 0x70
 8006bce:	4b59      	ldr	r3, [pc, #356]	; (8006d34 <HAL_RCC_OscConfig+0x4d0>)
 8006bd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006bd2:	4a58      	ldr	r2, [pc, #352]	; (8006d34 <HAL_RCC_OscConfig+0x4d0>)
 8006bd4:	f023 0304 	bic.w	r3, r3, #4
 8006bd8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	689b      	ldr	r3, [r3, #8]
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d015      	beq.n	8006c0e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006be2:	f7fc fdd3 	bl	800378c <HAL_GetTick>
 8006be6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006be8:	e00a      	b.n	8006c00 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006bea:	f7fc fdcf 	bl	800378c <HAL_GetTick>
 8006bee:	4602      	mov	r2, r0
 8006bf0:	693b      	ldr	r3, [r7, #16]
 8006bf2:	1ad3      	subs	r3, r2, r3
 8006bf4:	f241 3288 	movw	r2, #5000	; 0x1388
 8006bf8:	4293      	cmp	r3, r2
 8006bfa:	d901      	bls.n	8006c00 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8006bfc:	2303      	movs	r3, #3
 8006bfe:	e0d8      	b.n	8006db2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006c00:	4b4c      	ldr	r3, [pc, #304]	; (8006d34 <HAL_RCC_OscConfig+0x4d0>)
 8006c02:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c04:	f003 0302 	and.w	r3, r3, #2
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d0ee      	beq.n	8006bea <HAL_RCC_OscConfig+0x386>
 8006c0c:	e014      	b.n	8006c38 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006c0e:	f7fc fdbd 	bl	800378c <HAL_GetTick>
 8006c12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006c14:	e00a      	b.n	8006c2c <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c16:	f7fc fdb9 	bl	800378c <HAL_GetTick>
 8006c1a:	4602      	mov	r2, r0
 8006c1c:	693b      	ldr	r3, [r7, #16]
 8006c1e:	1ad3      	subs	r3, r2, r3
 8006c20:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c24:	4293      	cmp	r3, r2
 8006c26:	d901      	bls.n	8006c2c <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8006c28:	2303      	movs	r3, #3
 8006c2a:	e0c2      	b.n	8006db2 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006c2c:	4b41      	ldr	r3, [pc, #260]	; (8006d34 <HAL_RCC_OscConfig+0x4d0>)
 8006c2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c30:	f003 0302 	and.w	r3, r3, #2
 8006c34:	2b00      	cmp	r3, #0
 8006c36:	d1ee      	bne.n	8006c16 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006c38:	7dfb      	ldrb	r3, [r7, #23]
 8006c3a:	2b01      	cmp	r3, #1
 8006c3c:	d105      	bne.n	8006c4a <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006c3e:	4b3d      	ldr	r3, [pc, #244]	; (8006d34 <HAL_RCC_OscConfig+0x4d0>)
 8006c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c42:	4a3c      	ldr	r2, [pc, #240]	; (8006d34 <HAL_RCC_OscConfig+0x4d0>)
 8006c44:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006c48:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	699b      	ldr	r3, [r3, #24]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	f000 80ae 	beq.w	8006db0 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006c54:	4b37      	ldr	r3, [pc, #220]	; (8006d34 <HAL_RCC_OscConfig+0x4d0>)
 8006c56:	689b      	ldr	r3, [r3, #8]
 8006c58:	f003 030c 	and.w	r3, r3, #12
 8006c5c:	2b08      	cmp	r3, #8
 8006c5e:	d06d      	beq.n	8006d3c <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	699b      	ldr	r3, [r3, #24]
 8006c64:	2b02      	cmp	r3, #2
 8006c66:	d14b      	bne.n	8006d00 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006c68:	4b32      	ldr	r3, [pc, #200]	; (8006d34 <HAL_RCC_OscConfig+0x4d0>)
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	4a31      	ldr	r2, [pc, #196]	; (8006d34 <HAL_RCC_OscConfig+0x4d0>)
 8006c6e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006c72:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c74:	f7fc fd8a 	bl	800378c <HAL_GetTick>
 8006c78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c7a:	e008      	b.n	8006c8e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006c7c:	f7fc fd86 	bl	800378c <HAL_GetTick>
 8006c80:	4602      	mov	r2, r0
 8006c82:	693b      	ldr	r3, [r7, #16]
 8006c84:	1ad3      	subs	r3, r2, r3
 8006c86:	2b02      	cmp	r3, #2
 8006c88:	d901      	bls.n	8006c8e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8006c8a:	2303      	movs	r3, #3
 8006c8c:	e091      	b.n	8006db2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006c8e:	4b29      	ldr	r3, [pc, #164]	; (8006d34 <HAL_RCC_OscConfig+0x4d0>)
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d1f0      	bne.n	8006c7c <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	69da      	ldr	r2, [r3, #28]
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	6a1b      	ldr	r3, [r3, #32]
 8006ca2:	431a      	orrs	r2, r3
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ca8:	019b      	lsls	r3, r3, #6
 8006caa:	431a      	orrs	r2, r3
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cb0:	085b      	lsrs	r3, r3, #1
 8006cb2:	3b01      	subs	r3, #1
 8006cb4:	041b      	lsls	r3, r3, #16
 8006cb6:	431a      	orrs	r2, r3
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006cbc:	061b      	lsls	r3, r3, #24
 8006cbe:	431a      	orrs	r2, r3
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006cc4:	071b      	lsls	r3, r3, #28
 8006cc6:	491b      	ldr	r1, [pc, #108]	; (8006d34 <HAL_RCC_OscConfig+0x4d0>)
 8006cc8:	4313      	orrs	r3, r2
 8006cca:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006ccc:	4b19      	ldr	r3, [pc, #100]	; (8006d34 <HAL_RCC_OscConfig+0x4d0>)
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	4a18      	ldr	r2, [pc, #96]	; (8006d34 <HAL_RCC_OscConfig+0x4d0>)
 8006cd2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006cd6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006cd8:	f7fc fd58 	bl	800378c <HAL_GetTick>
 8006cdc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006cde:	e008      	b.n	8006cf2 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006ce0:	f7fc fd54 	bl	800378c <HAL_GetTick>
 8006ce4:	4602      	mov	r2, r0
 8006ce6:	693b      	ldr	r3, [r7, #16]
 8006ce8:	1ad3      	subs	r3, r2, r3
 8006cea:	2b02      	cmp	r3, #2
 8006cec:	d901      	bls.n	8006cf2 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8006cee:	2303      	movs	r3, #3
 8006cf0:	e05f      	b.n	8006db2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006cf2:	4b10      	ldr	r3, [pc, #64]	; (8006d34 <HAL_RCC_OscConfig+0x4d0>)
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006cfa:	2b00      	cmp	r3, #0
 8006cfc:	d0f0      	beq.n	8006ce0 <HAL_RCC_OscConfig+0x47c>
 8006cfe:	e057      	b.n	8006db0 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006d00:	4b0c      	ldr	r3, [pc, #48]	; (8006d34 <HAL_RCC_OscConfig+0x4d0>)
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	4a0b      	ldr	r2, [pc, #44]	; (8006d34 <HAL_RCC_OscConfig+0x4d0>)
 8006d06:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006d0a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006d0c:	f7fc fd3e 	bl	800378c <HAL_GetTick>
 8006d10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006d12:	e008      	b.n	8006d26 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006d14:	f7fc fd3a 	bl	800378c <HAL_GetTick>
 8006d18:	4602      	mov	r2, r0
 8006d1a:	693b      	ldr	r3, [r7, #16]
 8006d1c:	1ad3      	subs	r3, r2, r3
 8006d1e:	2b02      	cmp	r3, #2
 8006d20:	d901      	bls.n	8006d26 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8006d22:	2303      	movs	r3, #3
 8006d24:	e045      	b.n	8006db2 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006d26:	4b03      	ldr	r3, [pc, #12]	; (8006d34 <HAL_RCC_OscConfig+0x4d0>)
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d1f0      	bne.n	8006d14 <HAL_RCC_OscConfig+0x4b0>
 8006d32:	e03d      	b.n	8006db0 <HAL_RCC_OscConfig+0x54c>
 8006d34:	40023800 	.word	0x40023800
 8006d38:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8006d3c:	4b1f      	ldr	r3, [pc, #124]	; (8006dbc <HAL_RCC_OscConfig+0x558>)
 8006d3e:	685b      	ldr	r3, [r3, #4]
 8006d40:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	699b      	ldr	r3, [r3, #24]
 8006d46:	2b01      	cmp	r3, #1
 8006d48:	d030      	beq.n	8006dac <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006d54:	429a      	cmp	r2, r3
 8006d56:	d129      	bne.n	8006dac <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006d62:	429a      	cmp	r2, r3
 8006d64:	d122      	bne.n	8006dac <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006d66:	68fa      	ldr	r2, [r7, #12]
 8006d68:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006d6c:	4013      	ands	r3, r2
 8006d6e:	687a      	ldr	r2, [r7, #4]
 8006d70:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8006d72:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006d74:	4293      	cmp	r3, r2
 8006d76:	d119      	bne.n	8006dac <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d82:	085b      	lsrs	r3, r3, #1
 8006d84:	3b01      	subs	r3, #1
 8006d86:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006d88:	429a      	cmp	r2, r3
 8006d8a:	d10f      	bne.n	8006dac <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d96:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8006d98:	429a      	cmp	r2, r3
 8006d9a:	d107      	bne.n	8006dac <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006da6:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006da8:	429a      	cmp	r2, r3
 8006daa:	d001      	beq.n	8006db0 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8006dac:	2301      	movs	r3, #1
 8006dae:	e000      	b.n	8006db2 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8006db0:	2300      	movs	r3, #0
}
 8006db2:	4618      	mov	r0, r3
 8006db4:	3718      	adds	r7, #24
 8006db6:	46bd      	mov	sp, r7
 8006db8:	bd80      	pop	{r7, pc}
 8006dba:	bf00      	nop
 8006dbc:	40023800 	.word	0x40023800

08006dc0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b084      	sub	sp, #16
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
 8006dc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8006dca:	2300      	movs	r3, #0
 8006dcc:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d101      	bne.n	8006dd8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006dd4:	2301      	movs	r3, #1
 8006dd6:	e0d0      	b.n	8006f7a <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006dd8:	4b6a      	ldr	r3, [pc, #424]	; (8006f84 <HAL_RCC_ClockConfig+0x1c4>)
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	f003 030f 	and.w	r3, r3, #15
 8006de0:	683a      	ldr	r2, [r7, #0]
 8006de2:	429a      	cmp	r2, r3
 8006de4:	d910      	bls.n	8006e08 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006de6:	4b67      	ldr	r3, [pc, #412]	; (8006f84 <HAL_RCC_ClockConfig+0x1c4>)
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	f023 020f 	bic.w	r2, r3, #15
 8006dee:	4965      	ldr	r1, [pc, #404]	; (8006f84 <HAL_RCC_ClockConfig+0x1c4>)
 8006df0:	683b      	ldr	r3, [r7, #0]
 8006df2:	4313      	orrs	r3, r2
 8006df4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006df6:	4b63      	ldr	r3, [pc, #396]	; (8006f84 <HAL_RCC_ClockConfig+0x1c4>)
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	f003 030f 	and.w	r3, r3, #15
 8006dfe:	683a      	ldr	r2, [r7, #0]
 8006e00:	429a      	cmp	r2, r3
 8006e02:	d001      	beq.n	8006e08 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006e04:	2301      	movs	r3, #1
 8006e06:	e0b8      	b.n	8006f7a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	f003 0302 	and.w	r3, r3, #2
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d020      	beq.n	8006e56 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	f003 0304 	and.w	r3, r3, #4
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d005      	beq.n	8006e2c <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006e20:	4b59      	ldr	r3, [pc, #356]	; (8006f88 <HAL_RCC_ClockConfig+0x1c8>)
 8006e22:	689b      	ldr	r3, [r3, #8]
 8006e24:	4a58      	ldr	r2, [pc, #352]	; (8006f88 <HAL_RCC_ClockConfig+0x1c8>)
 8006e26:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006e2a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	681b      	ldr	r3, [r3, #0]
 8006e30:	f003 0308 	and.w	r3, r3, #8
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d005      	beq.n	8006e44 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006e38:	4b53      	ldr	r3, [pc, #332]	; (8006f88 <HAL_RCC_ClockConfig+0x1c8>)
 8006e3a:	689b      	ldr	r3, [r3, #8]
 8006e3c:	4a52      	ldr	r2, [pc, #328]	; (8006f88 <HAL_RCC_ClockConfig+0x1c8>)
 8006e3e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006e42:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006e44:	4b50      	ldr	r3, [pc, #320]	; (8006f88 <HAL_RCC_ClockConfig+0x1c8>)
 8006e46:	689b      	ldr	r3, [r3, #8]
 8006e48:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	689b      	ldr	r3, [r3, #8]
 8006e50:	494d      	ldr	r1, [pc, #308]	; (8006f88 <HAL_RCC_ClockConfig+0x1c8>)
 8006e52:	4313      	orrs	r3, r2
 8006e54:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	f003 0301 	and.w	r3, r3, #1
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d040      	beq.n	8006ee4 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	685b      	ldr	r3, [r3, #4]
 8006e66:	2b01      	cmp	r3, #1
 8006e68:	d107      	bne.n	8006e7a <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006e6a:	4b47      	ldr	r3, [pc, #284]	; (8006f88 <HAL_RCC_ClockConfig+0x1c8>)
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d115      	bne.n	8006ea2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006e76:	2301      	movs	r3, #1
 8006e78:	e07f      	b.n	8006f7a <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	685b      	ldr	r3, [r3, #4]
 8006e7e:	2b02      	cmp	r3, #2
 8006e80:	d107      	bne.n	8006e92 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006e82:	4b41      	ldr	r3, [pc, #260]	; (8006f88 <HAL_RCC_ClockConfig+0x1c8>)
 8006e84:	681b      	ldr	r3, [r3, #0]
 8006e86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d109      	bne.n	8006ea2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006e8e:	2301      	movs	r3, #1
 8006e90:	e073      	b.n	8006f7a <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006e92:	4b3d      	ldr	r3, [pc, #244]	; (8006f88 <HAL_RCC_ClockConfig+0x1c8>)
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	f003 0302 	and.w	r3, r3, #2
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d101      	bne.n	8006ea2 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8006e9e:	2301      	movs	r3, #1
 8006ea0:	e06b      	b.n	8006f7a <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006ea2:	4b39      	ldr	r3, [pc, #228]	; (8006f88 <HAL_RCC_ClockConfig+0x1c8>)
 8006ea4:	689b      	ldr	r3, [r3, #8]
 8006ea6:	f023 0203 	bic.w	r2, r3, #3
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	685b      	ldr	r3, [r3, #4]
 8006eae:	4936      	ldr	r1, [pc, #216]	; (8006f88 <HAL_RCC_ClockConfig+0x1c8>)
 8006eb0:	4313      	orrs	r3, r2
 8006eb2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006eb4:	f7fc fc6a 	bl	800378c <HAL_GetTick>
 8006eb8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006eba:	e00a      	b.n	8006ed2 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006ebc:	f7fc fc66 	bl	800378c <HAL_GetTick>
 8006ec0:	4602      	mov	r2, r0
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	1ad3      	subs	r3, r2, r3
 8006ec6:	f241 3288 	movw	r2, #5000	; 0x1388
 8006eca:	4293      	cmp	r3, r2
 8006ecc:	d901      	bls.n	8006ed2 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8006ece:	2303      	movs	r3, #3
 8006ed0:	e053      	b.n	8006f7a <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006ed2:	4b2d      	ldr	r3, [pc, #180]	; (8006f88 <HAL_RCC_ClockConfig+0x1c8>)
 8006ed4:	689b      	ldr	r3, [r3, #8]
 8006ed6:	f003 020c 	and.w	r2, r3, #12
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	685b      	ldr	r3, [r3, #4]
 8006ede:	009b      	lsls	r3, r3, #2
 8006ee0:	429a      	cmp	r2, r3
 8006ee2:	d1eb      	bne.n	8006ebc <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006ee4:	4b27      	ldr	r3, [pc, #156]	; (8006f84 <HAL_RCC_ClockConfig+0x1c4>)
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f003 030f 	and.w	r3, r3, #15
 8006eec:	683a      	ldr	r2, [r7, #0]
 8006eee:	429a      	cmp	r2, r3
 8006ef0:	d210      	bcs.n	8006f14 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ef2:	4b24      	ldr	r3, [pc, #144]	; (8006f84 <HAL_RCC_ClockConfig+0x1c4>)
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	f023 020f 	bic.w	r2, r3, #15
 8006efa:	4922      	ldr	r1, [pc, #136]	; (8006f84 <HAL_RCC_ClockConfig+0x1c4>)
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	4313      	orrs	r3, r2
 8006f00:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006f02:	4b20      	ldr	r3, [pc, #128]	; (8006f84 <HAL_RCC_ClockConfig+0x1c4>)
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	f003 030f 	and.w	r3, r3, #15
 8006f0a:	683a      	ldr	r2, [r7, #0]
 8006f0c:	429a      	cmp	r2, r3
 8006f0e:	d001      	beq.n	8006f14 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8006f10:	2301      	movs	r3, #1
 8006f12:	e032      	b.n	8006f7a <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	f003 0304 	and.w	r3, r3, #4
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d008      	beq.n	8006f32 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006f20:	4b19      	ldr	r3, [pc, #100]	; (8006f88 <HAL_RCC_ClockConfig+0x1c8>)
 8006f22:	689b      	ldr	r3, [r3, #8]
 8006f24:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	68db      	ldr	r3, [r3, #12]
 8006f2c:	4916      	ldr	r1, [pc, #88]	; (8006f88 <HAL_RCC_ClockConfig+0x1c8>)
 8006f2e:	4313      	orrs	r3, r2
 8006f30:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	f003 0308 	and.w	r3, r3, #8
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	d009      	beq.n	8006f52 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8006f3e:	4b12      	ldr	r3, [pc, #72]	; (8006f88 <HAL_RCC_ClockConfig+0x1c8>)
 8006f40:	689b      	ldr	r3, [r3, #8]
 8006f42:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	691b      	ldr	r3, [r3, #16]
 8006f4a:	00db      	lsls	r3, r3, #3
 8006f4c:	490e      	ldr	r1, [pc, #56]	; (8006f88 <HAL_RCC_ClockConfig+0x1c8>)
 8006f4e:	4313      	orrs	r3, r2
 8006f50:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8006f52:	f000 f821 	bl	8006f98 <HAL_RCC_GetSysClockFreq>
 8006f56:	4602      	mov	r2, r0
 8006f58:	4b0b      	ldr	r3, [pc, #44]	; (8006f88 <HAL_RCC_ClockConfig+0x1c8>)
 8006f5a:	689b      	ldr	r3, [r3, #8]
 8006f5c:	091b      	lsrs	r3, r3, #4
 8006f5e:	f003 030f 	and.w	r3, r3, #15
 8006f62:	490a      	ldr	r1, [pc, #40]	; (8006f8c <HAL_RCC_ClockConfig+0x1cc>)
 8006f64:	5ccb      	ldrb	r3, [r1, r3]
 8006f66:	fa22 f303 	lsr.w	r3, r2, r3
 8006f6a:	4a09      	ldr	r2, [pc, #36]	; (8006f90 <HAL_RCC_ClockConfig+0x1d0>)
 8006f6c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8006f6e:	4b09      	ldr	r3, [pc, #36]	; (8006f94 <HAL_RCC_ClockConfig+0x1d4>)
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	4618      	mov	r0, r3
 8006f74:	f7fc f814 	bl	8002fa0 <HAL_InitTick>

  return HAL_OK;
 8006f78:	2300      	movs	r3, #0
}
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	3710      	adds	r7, #16
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	bd80      	pop	{r7, pc}
 8006f82:	bf00      	nop
 8006f84:	40023c00 	.word	0x40023c00
 8006f88:	40023800 	.word	0x40023800
 8006f8c:	08024350 	.word	0x08024350
 8006f90:	20000008 	.word	0x20000008
 8006f94:	2000000c 	.word	0x2000000c

08006f98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006f98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006f9c:	b094      	sub	sp, #80	; 0x50
 8006f9e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8006fa0:	2300      	movs	r3, #0
 8006fa2:	647b      	str	r3, [r7, #68]	; 0x44
 8006fa4:	2300      	movs	r3, #0
 8006fa6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006fa8:	2300      	movs	r3, #0
 8006faa:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8006fac:	2300      	movs	r3, #0
 8006fae:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006fb0:	4b79      	ldr	r3, [pc, #484]	; (8007198 <HAL_RCC_GetSysClockFreq+0x200>)
 8006fb2:	689b      	ldr	r3, [r3, #8]
 8006fb4:	f003 030c 	and.w	r3, r3, #12
 8006fb8:	2b08      	cmp	r3, #8
 8006fba:	d00d      	beq.n	8006fd8 <HAL_RCC_GetSysClockFreq+0x40>
 8006fbc:	2b08      	cmp	r3, #8
 8006fbe:	f200 80e1 	bhi.w	8007184 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d002      	beq.n	8006fcc <HAL_RCC_GetSysClockFreq+0x34>
 8006fc6:	2b04      	cmp	r3, #4
 8006fc8:	d003      	beq.n	8006fd2 <HAL_RCC_GetSysClockFreq+0x3a>
 8006fca:	e0db      	b.n	8007184 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006fcc:	4b73      	ldr	r3, [pc, #460]	; (800719c <HAL_RCC_GetSysClockFreq+0x204>)
 8006fce:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006fd0:	e0db      	b.n	800718a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006fd2:	4b73      	ldr	r3, [pc, #460]	; (80071a0 <HAL_RCC_GetSysClockFreq+0x208>)
 8006fd4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006fd6:	e0d8      	b.n	800718a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006fd8:	4b6f      	ldr	r3, [pc, #444]	; (8007198 <HAL_RCC_GetSysClockFreq+0x200>)
 8006fda:	685b      	ldr	r3, [r3, #4]
 8006fdc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006fe0:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8006fe2:	4b6d      	ldr	r3, [pc, #436]	; (8007198 <HAL_RCC_GetSysClockFreq+0x200>)
 8006fe4:	685b      	ldr	r3, [r3, #4]
 8006fe6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	d063      	beq.n	80070b6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006fee:	4b6a      	ldr	r3, [pc, #424]	; (8007198 <HAL_RCC_GetSysClockFreq+0x200>)
 8006ff0:	685b      	ldr	r3, [r3, #4]
 8006ff2:	099b      	lsrs	r3, r3, #6
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	63bb      	str	r3, [r7, #56]	; 0x38
 8006ff8:	63fa      	str	r2, [r7, #60]	; 0x3c
 8006ffa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ffc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007000:	633b      	str	r3, [r7, #48]	; 0x30
 8007002:	2300      	movs	r3, #0
 8007004:	637b      	str	r3, [r7, #52]	; 0x34
 8007006:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800700a:	4622      	mov	r2, r4
 800700c:	462b      	mov	r3, r5
 800700e:	f04f 0000 	mov.w	r0, #0
 8007012:	f04f 0100 	mov.w	r1, #0
 8007016:	0159      	lsls	r1, r3, #5
 8007018:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800701c:	0150      	lsls	r0, r2, #5
 800701e:	4602      	mov	r2, r0
 8007020:	460b      	mov	r3, r1
 8007022:	4621      	mov	r1, r4
 8007024:	1a51      	subs	r1, r2, r1
 8007026:	6139      	str	r1, [r7, #16]
 8007028:	4629      	mov	r1, r5
 800702a:	eb63 0301 	sbc.w	r3, r3, r1
 800702e:	617b      	str	r3, [r7, #20]
 8007030:	f04f 0200 	mov.w	r2, #0
 8007034:	f04f 0300 	mov.w	r3, #0
 8007038:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800703c:	4659      	mov	r1, fp
 800703e:	018b      	lsls	r3, r1, #6
 8007040:	4651      	mov	r1, sl
 8007042:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007046:	4651      	mov	r1, sl
 8007048:	018a      	lsls	r2, r1, #6
 800704a:	4651      	mov	r1, sl
 800704c:	ebb2 0801 	subs.w	r8, r2, r1
 8007050:	4659      	mov	r1, fp
 8007052:	eb63 0901 	sbc.w	r9, r3, r1
 8007056:	f04f 0200 	mov.w	r2, #0
 800705a:	f04f 0300 	mov.w	r3, #0
 800705e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007062:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007066:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800706a:	4690      	mov	r8, r2
 800706c:	4699      	mov	r9, r3
 800706e:	4623      	mov	r3, r4
 8007070:	eb18 0303 	adds.w	r3, r8, r3
 8007074:	60bb      	str	r3, [r7, #8]
 8007076:	462b      	mov	r3, r5
 8007078:	eb49 0303 	adc.w	r3, r9, r3
 800707c:	60fb      	str	r3, [r7, #12]
 800707e:	f04f 0200 	mov.w	r2, #0
 8007082:	f04f 0300 	mov.w	r3, #0
 8007086:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800708a:	4629      	mov	r1, r5
 800708c:	024b      	lsls	r3, r1, #9
 800708e:	4621      	mov	r1, r4
 8007090:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007094:	4621      	mov	r1, r4
 8007096:	024a      	lsls	r2, r1, #9
 8007098:	4610      	mov	r0, r2
 800709a:	4619      	mov	r1, r3
 800709c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800709e:	2200      	movs	r2, #0
 80070a0:	62bb      	str	r3, [r7, #40]	; 0x28
 80070a2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80070a4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80070a8:	f7f9 fb3e 	bl	8000728 <__aeabi_uldivmod>
 80070ac:	4602      	mov	r2, r0
 80070ae:	460b      	mov	r3, r1
 80070b0:	4613      	mov	r3, r2
 80070b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80070b4:	e058      	b.n	8007168 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80070b6:	4b38      	ldr	r3, [pc, #224]	; (8007198 <HAL_RCC_GetSysClockFreq+0x200>)
 80070b8:	685b      	ldr	r3, [r3, #4]
 80070ba:	099b      	lsrs	r3, r3, #6
 80070bc:	2200      	movs	r2, #0
 80070be:	4618      	mov	r0, r3
 80070c0:	4611      	mov	r1, r2
 80070c2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80070c6:	623b      	str	r3, [r7, #32]
 80070c8:	2300      	movs	r3, #0
 80070ca:	627b      	str	r3, [r7, #36]	; 0x24
 80070cc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80070d0:	4642      	mov	r2, r8
 80070d2:	464b      	mov	r3, r9
 80070d4:	f04f 0000 	mov.w	r0, #0
 80070d8:	f04f 0100 	mov.w	r1, #0
 80070dc:	0159      	lsls	r1, r3, #5
 80070de:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80070e2:	0150      	lsls	r0, r2, #5
 80070e4:	4602      	mov	r2, r0
 80070e6:	460b      	mov	r3, r1
 80070e8:	4641      	mov	r1, r8
 80070ea:	ebb2 0a01 	subs.w	sl, r2, r1
 80070ee:	4649      	mov	r1, r9
 80070f0:	eb63 0b01 	sbc.w	fp, r3, r1
 80070f4:	f04f 0200 	mov.w	r2, #0
 80070f8:	f04f 0300 	mov.w	r3, #0
 80070fc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007100:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007104:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8007108:	ebb2 040a 	subs.w	r4, r2, sl
 800710c:	eb63 050b 	sbc.w	r5, r3, fp
 8007110:	f04f 0200 	mov.w	r2, #0
 8007114:	f04f 0300 	mov.w	r3, #0
 8007118:	00eb      	lsls	r3, r5, #3
 800711a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800711e:	00e2      	lsls	r2, r4, #3
 8007120:	4614      	mov	r4, r2
 8007122:	461d      	mov	r5, r3
 8007124:	4643      	mov	r3, r8
 8007126:	18e3      	adds	r3, r4, r3
 8007128:	603b      	str	r3, [r7, #0]
 800712a:	464b      	mov	r3, r9
 800712c:	eb45 0303 	adc.w	r3, r5, r3
 8007130:	607b      	str	r3, [r7, #4]
 8007132:	f04f 0200 	mov.w	r2, #0
 8007136:	f04f 0300 	mov.w	r3, #0
 800713a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800713e:	4629      	mov	r1, r5
 8007140:	028b      	lsls	r3, r1, #10
 8007142:	4621      	mov	r1, r4
 8007144:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007148:	4621      	mov	r1, r4
 800714a:	028a      	lsls	r2, r1, #10
 800714c:	4610      	mov	r0, r2
 800714e:	4619      	mov	r1, r3
 8007150:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007152:	2200      	movs	r2, #0
 8007154:	61bb      	str	r3, [r7, #24]
 8007156:	61fa      	str	r2, [r7, #28]
 8007158:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800715c:	f7f9 fae4 	bl	8000728 <__aeabi_uldivmod>
 8007160:	4602      	mov	r2, r0
 8007162:	460b      	mov	r3, r1
 8007164:	4613      	mov	r3, r2
 8007166:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8007168:	4b0b      	ldr	r3, [pc, #44]	; (8007198 <HAL_RCC_GetSysClockFreq+0x200>)
 800716a:	685b      	ldr	r3, [r3, #4]
 800716c:	0c1b      	lsrs	r3, r3, #16
 800716e:	f003 0303 	and.w	r3, r3, #3
 8007172:	3301      	adds	r3, #1
 8007174:	005b      	lsls	r3, r3, #1
 8007176:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 8007178:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800717a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800717c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007180:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007182:	e002      	b.n	800718a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007184:	4b05      	ldr	r3, [pc, #20]	; (800719c <HAL_RCC_GetSysClockFreq+0x204>)
 8007186:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8007188:	bf00      	nop
    }
  }
  return sysclockfreq;
 800718a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800718c:	4618      	mov	r0, r3
 800718e:	3750      	adds	r7, #80	; 0x50
 8007190:	46bd      	mov	sp, r7
 8007192:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007196:	bf00      	nop
 8007198:	40023800 	.word	0x40023800
 800719c:	00f42400 	.word	0x00f42400
 80071a0:	007a1200 	.word	0x007a1200

080071a4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80071a4:	b480      	push	{r7}
 80071a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80071a8:	4b03      	ldr	r3, [pc, #12]	; (80071b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80071aa:	681b      	ldr	r3, [r3, #0]
}
 80071ac:	4618      	mov	r0, r3
 80071ae:	46bd      	mov	sp, r7
 80071b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b4:	4770      	bx	lr
 80071b6:	bf00      	nop
 80071b8:	20000008 	.word	0x20000008

080071bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80071c0:	f7ff fff0 	bl	80071a4 <HAL_RCC_GetHCLKFreq>
 80071c4:	4602      	mov	r2, r0
 80071c6:	4b05      	ldr	r3, [pc, #20]	; (80071dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80071c8:	689b      	ldr	r3, [r3, #8]
 80071ca:	0a9b      	lsrs	r3, r3, #10
 80071cc:	f003 0307 	and.w	r3, r3, #7
 80071d0:	4903      	ldr	r1, [pc, #12]	; (80071e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80071d2:	5ccb      	ldrb	r3, [r1, r3]
 80071d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80071d8:	4618      	mov	r0, r3
 80071da:	bd80      	pop	{r7, pc}
 80071dc:	40023800 	.word	0x40023800
 80071e0:	08024360 	.word	0x08024360

080071e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80071e4:	b580      	push	{r7, lr}
 80071e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80071e8:	f7ff ffdc 	bl	80071a4 <HAL_RCC_GetHCLKFreq>
 80071ec:	4602      	mov	r2, r0
 80071ee:	4b05      	ldr	r3, [pc, #20]	; (8007204 <HAL_RCC_GetPCLK2Freq+0x20>)
 80071f0:	689b      	ldr	r3, [r3, #8]
 80071f2:	0b5b      	lsrs	r3, r3, #13
 80071f4:	f003 0307 	and.w	r3, r3, #7
 80071f8:	4903      	ldr	r1, [pc, #12]	; (8007208 <HAL_RCC_GetPCLK2Freq+0x24>)
 80071fa:	5ccb      	ldrb	r3, [r1, r3]
 80071fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007200:	4618      	mov	r0, r3
 8007202:	bd80      	pop	{r7, pc}
 8007204:	40023800 	.word	0x40023800
 8007208:	08024360 	.word	0x08024360

0800720c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800720c:	b480      	push	{r7}
 800720e:	b083      	sub	sp, #12
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
 8007214:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	220f      	movs	r2, #15
 800721a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800721c:	4b12      	ldr	r3, [pc, #72]	; (8007268 <HAL_RCC_GetClockConfig+0x5c>)
 800721e:	689b      	ldr	r3, [r3, #8]
 8007220:	f003 0203 	and.w	r2, r3, #3
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8007228:	4b0f      	ldr	r3, [pc, #60]	; (8007268 <HAL_RCC_GetClockConfig+0x5c>)
 800722a:	689b      	ldr	r3, [r3, #8]
 800722c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8007234:	4b0c      	ldr	r3, [pc, #48]	; (8007268 <HAL_RCC_GetClockConfig+0x5c>)
 8007236:	689b      	ldr	r3, [r3, #8]
 8007238:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8007240:	4b09      	ldr	r3, [pc, #36]	; (8007268 <HAL_RCC_GetClockConfig+0x5c>)
 8007242:	689b      	ldr	r3, [r3, #8]
 8007244:	08db      	lsrs	r3, r3, #3
 8007246:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800724e:	4b07      	ldr	r3, [pc, #28]	; (800726c <HAL_RCC_GetClockConfig+0x60>)
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	f003 020f 	and.w	r2, r3, #15
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	601a      	str	r2, [r3, #0]
}
 800725a:	bf00      	nop
 800725c:	370c      	adds	r7, #12
 800725e:	46bd      	mov	sp, r7
 8007260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007264:	4770      	bx	lr
 8007266:	bf00      	nop
 8007268:	40023800 	.word	0x40023800
 800726c:	40023c00 	.word	0x40023c00

08007270 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007270:	b580      	push	{r7, lr}
 8007272:	b088      	sub	sp, #32
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8007278:	2300      	movs	r3, #0
 800727a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800727c:	2300      	movs	r3, #0
 800727e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8007280:	2300      	movs	r3, #0
 8007282:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8007284:	2300      	movs	r3, #0
 8007286:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8007288:	2300      	movs	r3, #0
 800728a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	f003 0301 	and.w	r3, r3, #1
 8007294:	2b00      	cmp	r3, #0
 8007296:	d012      	beq.n	80072be <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007298:	4b69      	ldr	r3, [pc, #420]	; (8007440 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800729a:	689b      	ldr	r3, [r3, #8]
 800729c:	4a68      	ldr	r2, [pc, #416]	; (8007440 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800729e:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80072a2:	6093      	str	r3, [r2, #8]
 80072a4:	4b66      	ldr	r3, [pc, #408]	; (8007440 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80072a6:	689a      	ldr	r2, [r3, #8]
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072ac:	4964      	ldr	r1, [pc, #400]	; (8007440 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80072ae:	4313      	orrs	r3, r2
 80072b0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80072b6:	2b00      	cmp	r3, #0
 80072b8:	d101      	bne.n	80072be <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80072ba:	2301      	movs	r3, #1
 80072bc:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80072be:	687b      	ldr	r3, [r7, #4]
 80072c0:	681b      	ldr	r3, [r3, #0]
 80072c2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d017      	beq.n	80072fa <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80072ca:	4b5d      	ldr	r3, [pc, #372]	; (8007440 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80072cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80072d0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072d8:	4959      	ldr	r1, [pc, #356]	; (8007440 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80072da:	4313      	orrs	r3, r2
 80072dc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072e4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80072e8:	d101      	bne.n	80072ee <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 80072ea:	2301      	movs	r3, #1
 80072ec:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d101      	bne.n	80072fa <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 80072f6:	2301      	movs	r3, #1
 80072f8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007302:	2b00      	cmp	r3, #0
 8007304:	d017      	beq.n	8007336 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8007306:	4b4e      	ldr	r3, [pc, #312]	; (8007440 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007308:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800730c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007314:	494a      	ldr	r1, [pc, #296]	; (8007440 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007316:	4313      	orrs	r3, r2
 8007318:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007320:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8007324:	d101      	bne.n	800732a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8007326:	2301      	movs	r3, #1
 8007328:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800732e:	2b00      	cmp	r3, #0
 8007330:	d101      	bne.n	8007336 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8007332:	2301      	movs	r3, #1
 8007334:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800733e:	2b00      	cmp	r3, #0
 8007340:	d001      	beq.n	8007346 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8007342:	2301      	movs	r3, #1
 8007344:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	f003 0320 	and.w	r3, r3, #32
 800734e:	2b00      	cmp	r3, #0
 8007350:	f000 808b 	beq.w	800746a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8007354:	4b3a      	ldr	r3, [pc, #232]	; (8007440 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007356:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007358:	4a39      	ldr	r2, [pc, #228]	; (8007440 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800735a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800735e:	6413      	str	r3, [r2, #64]	; 0x40
 8007360:	4b37      	ldr	r3, [pc, #220]	; (8007440 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007362:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007364:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007368:	60bb      	str	r3, [r7, #8]
 800736a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800736c:	4b35      	ldr	r3, [pc, #212]	; (8007444 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	4a34      	ldr	r2, [pc, #208]	; (8007444 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007372:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007376:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007378:	f7fc fa08 	bl	800378c <HAL_GetTick>
 800737c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800737e:	e008      	b.n	8007392 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007380:	f7fc fa04 	bl	800378c <HAL_GetTick>
 8007384:	4602      	mov	r2, r0
 8007386:	697b      	ldr	r3, [r7, #20]
 8007388:	1ad3      	subs	r3, r2, r3
 800738a:	2b64      	cmp	r3, #100	; 0x64
 800738c:	d901      	bls.n	8007392 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800738e:	2303      	movs	r3, #3
 8007390:	e38f      	b.n	8007ab2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8007392:	4b2c      	ldr	r3, [pc, #176]	; (8007444 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800739a:	2b00      	cmp	r3, #0
 800739c:	d0f0      	beq.n	8007380 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800739e:	4b28      	ldr	r3, [pc, #160]	; (8007440 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80073a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80073a6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80073a8:	693b      	ldr	r3, [r7, #16]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d035      	beq.n	800741a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80073b6:	693a      	ldr	r2, [r7, #16]
 80073b8:	429a      	cmp	r2, r3
 80073ba:	d02e      	beq.n	800741a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80073bc:	4b20      	ldr	r3, [pc, #128]	; (8007440 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80073be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80073c4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80073c6:	4b1e      	ldr	r3, [pc, #120]	; (8007440 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80073c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073ca:	4a1d      	ldr	r2, [pc, #116]	; (8007440 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80073cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80073d0:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 80073d2:	4b1b      	ldr	r3, [pc, #108]	; (8007440 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80073d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073d6:	4a1a      	ldr	r2, [pc, #104]	; (8007440 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80073d8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80073dc:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 80073de:	4a18      	ldr	r2, [pc, #96]	; (8007440 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80073e0:	693b      	ldr	r3, [r7, #16]
 80073e2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80073e4:	4b16      	ldr	r3, [pc, #88]	; (8007440 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80073e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80073e8:	f003 0301 	and.w	r3, r3, #1
 80073ec:	2b01      	cmp	r3, #1
 80073ee:	d114      	bne.n	800741a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80073f0:	f7fc f9cc 	bl	800378c <HAL_GetTick>
 80073f4:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80073f6:	e00a      	b.n	800740e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80073f8:	f7fc f9c8 	bl	800378c <HAL_GetTick>
 80073fc:	4602      	mov	r2, r0
 80073fe:	697b      	ldr	r3, [r7, #20]
 8007400:	1ad3      	subs	r3, r2, r3
 8007402:	f241 3288 	movw	r2, #5000	; 0x1388
 8007406:	4293      	cmp	r3, r2
 8007408:	d901      	bls.n	800740e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800740a:	2303      	movs	r3, #3
 800740c:	e351      	b.n	8007ab2 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800740e:	4b0c      	ldr	r3, [pc, #48]	; (8007440 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8007410:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007412:	f003 0302 	and.w	r3, r3, #2
 8007416:	2b00      	cmp	r3, #0
 8007418:	d0ee      	beq.n	80073f8 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800741e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007422:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007426:	d111      	bne.n	800744c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8007428:	4b05      	ldr	r3, [pc, #20]	; (8007440 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800742a:	689b      	ldr	r3, [r3, #8]
 800742c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007434:	4b04      	ldr	r3, [pc, #16]	; (8007448 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8007436:	400b      	ands	r3, r1
 8007438:	4901      	ldr	r1, [pc, #4]	; (8007440 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800743a:	4313      	orrs	r3, r2
 800743c:	608b      	str	r3, [r1, #8]
 800743e:	e00b      	b.n	8007458 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8007440:	40023800 	.word	0x40023800
 8007444:	40007000 	.word	0x40007000
 8007448:	0ffffcff 	.word	0x0ffffcff
 800744c:	4bac      	ldr	r3, [pc, #688]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800744e:	689b      	ldr	r3, [r3, #8]
 8007450:	4aab      	ldr	r2, [pc, #684]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007452:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8007456:	6093      	str	r3, [r2, #8]
 8007458:	4ba9      	ldr	r3, [pc, #676]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800745a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007460:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007464:	49a6      	ldr	r1, [pc, #664]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007466:	4313      	orrs	r3, r2
 8007468:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f003 0310 	and.w	r3, r3, #16
 8007472:	2b00      	cmp	r3, #0
 8007474:	d010      	beq.n	8007498 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8007476:	4ba2      	ldr	r3, [pc, #648]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007478:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800747c:	4aa0      	ldr	r2, [pc, #640]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800747e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007482:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8007486:	4b9e      	ldr	r3, [pc, #632]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007488:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800748c:	687b      	ldr	r3, [r7, #4]
 800748e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007490:	499b      	ldr	r1, [pc, #620]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007492:	4313      	orrs	r3, r2
 8007494:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	d00a      	beq.n	80074ba <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80074a4:	4b96      	ldr	r3, [pc, #600]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80074a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074aa:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80074b2:	4993      	ldr	r1, [pc, #588]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80074b4:	4313      	orrs	r3, r2
 80074b6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d00a      	beq.n	80074dc <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80074c6:	4b8e      	ldr	r3, [pc, #568]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80074c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074cc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80074d4:	498a      	ldr	r1, [pc, #552]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80074d6:	4313      	orrs	r3, r2
 80074d8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	681b      	ldr	r3, [r3, #0]
 80074e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d00a      	beq.n	80074fe <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80074e8:	4b85      	ldr	r3, [pc, #532]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80074ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80074ee:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80074f6:	4982      	ldr	r1, [pc, #520]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80074f8:	4313      	orrs	r3, r2
 80074fa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	681b      	ldr	r3, [r3, #0]
 8007502:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007506:	2b00      	cmp	r3, #0
 8007508:	d00a      	beq.n	8007520 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800750a:	4b7d      	ldr	r3, [pc, #500]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800750c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007510:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007518:	4979      	ldr	r1, [pc, #484]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800751a:	4313      	orrs	r3, r2
 800751c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007528:	2b00      	cmp	r3, #0
 800752a:	d00a      	beq.n	8007542 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800752c:	4b74      	ldr	r3, [pc, #464]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800752e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007532:	f023 0203 	bic.w	r2, r3, #3
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800753a:	4971      	ldr	r1, [pc, #452]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800753c:	4313      	orrs	r3, r2
 800753e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800754a:	2b00      	cmp	r3, #0
 800754c:	d00a      	beq.n	8007564 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800754e:	4b6c      	ldr	r3, [pc, #432]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007550:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007554:	f023 020c 	bic.w	r2, r3, #12
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800755c:	4968      	ldr	r1, [pc, #416]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800755e:	4313      	orrs	r3, r2
 8007560:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800756c:	2b00      	cmp	r3, #0
 800756e:	d00a      	beq.n	8007586 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007570:	4b63      	ldr	r3, [pc, #396]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007572:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007576:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800757e:	4960      	ldr	r1, [pc, #384]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007580:	4313      	orrs	r3, r2
 8007582:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800758e:	2b00      	cmp	r3, #0
 8007590:	d00a      	beq.n	80075a8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007592:	4b5b      	ldr	r3, [pc, #364]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007594:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007598:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800759c:	687b      	ldr	r3, [r7, #4]
 800759e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80075a0:	4957      	ldr	r1, [pc, #348]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80075a2:	4313      	orrs	r3, r2
 80075a4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d00a      	beq.n	80075ca <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80075b4:	4b52      	ldr	r3, [pc, #328]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80075b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80075ba:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075c2:	494f      	ldr	r1, [pc, #316]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80075c4:	4313      	orrs	r3, r2
 80075c6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d00a      	beq.n	80075ec <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80075d6:	4b4a      	ldr	r3, [pc, #296]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80075d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80075dc:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80075e4:	4946      	ldr	r1, [pc, #280]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80075e6:	4313      	orrs	r3, r2
 80075e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d00a      	beq.n	800760e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80075f8:	4b41      	ldr	r3, [pc, #260]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80075fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80075fe:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007606:	493e      	ldr	r1, [pc, #248]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007608:	4313      	orrs	r3, r2
 800760a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007616:	2b00      	cmp	r3, #0
 8007618:	d00a      	beq.n	8007630 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800761a:	4b39      	ldr	r3, [pc, #228]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800761c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007620:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007628:	4935      	ldr	r1, [pc, #212]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800762a:	4313      	orrs	r3, r2
 800762c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007638:	2b00      	cmp	r3, #0
 800763a:	d00a      	beq.n	8007652 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800763c:	4b30      	ldr	r3, [pc, #192]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800763e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007642:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800764a:	492d      	ldr	r1, [pc, #180]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800764c:	4313      	orrs	r3, r2
 800764e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800765a:	2b00      	cmp	r3, #0
 800765c:	d011      	beq.n	8007682 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800765e:	4b28      	ldr	r3, [pc, #160]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8007660:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007664:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800766c:	4924      	ldr	r1, [pc, #144]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800766e:	4313      	orrs	r3, r2
 8007670:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007678:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800767c:	d101      	bne.n	8007682 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800767e:	2301      	movs	r3, #1
 8007680:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	f003 0308 	and.w	r3, r3, #8
 800768a:	2b00      	cmp	r3, #0
 800768c:	d001      	beq.n	8007692 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800768e:	2301      	movs	r3, #1
 8007690:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800769a:	2b00      	cmp	r3, #0
 800769c:	d00a      	beq.n	80076b4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800769e:	4b18      	ldr	r3, [pc, #96]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80076a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80076a4:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80076ac:	4914      	ldr	r1, [pc, #80]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80076ae:	4313      	orrs	r3, r2
 80076b0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d00b      	beq.n	80076d8 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80076c0:	4b0f      	ldr	r3, [pc, #60]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80076c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80076c6:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80076d0:	490b      	ldr	r1, [pc, #44]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80076d2:	4313      	orrs	r3, r2
 80076d4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d00f      	beq.n	8007704 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80076e4:	4b06      	ldr	r3, [pc, #24]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80076e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80076ea:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80076f4:	4902      	ldr	r1, [pc, #8]	; (8007700 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80076f6:	4313      	orrs	r3, r2
 80076f8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80076fc:	e002      	b.n	8007704 <HAL_RCCEx_PeriphCLKConfig+0x494>
 80076fe:	bf00      	nop
 8007700:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800770c:	2b00      	cmp	r3, #0
 800770e:	d00b      	beq.n	8007728 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8007710:	4b8a      	ldr	r3, [pc, #552]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007712:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007716:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007720:	4986      	ldr	r1, [pc, #536]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007722:	4313      	orrs	r3, r2
 8007724:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007730:	2b00      	cmp	r3, #0
 8007732:	d00b      	beq.n	800774c <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8007734:	4b81      	ldr	r3, [pc, #516]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007736:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800773a:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007744:	497d      	ldr	r1, [pc, #500]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007746:	4313      	orrs	r3, r2
 8007748:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800774c:	69fb      	ldr	r3, [r7, #28]
 800774e:	2b01      	cmp	r3, #1
 8007750:	d006      	beq.n	8007760 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800775a:	2b00      	cmp	r3, #0
 800775c:	f000 80d6 	beq.w	800790c <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007760:	4b76      	ldr	r3, [pc, #472]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	4a75      	ldr	r2, [pc, #468]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007766:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800776a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800776c:	f7fc f80e 	bl	800378c <HAL_GetTick>
 8007770:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007772:	e008      	b.n	8007786 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8007774:	f7fc f80a 	bl	800378c <HAL_GetTick>
 8007778:	4602      	mov	r2, r0
 800777a:	697b      	ldr	r3, [r7, #20]
 800777c:	1ad3      	subs	r3, r2, r3
 800777e:	2b64      	cmp	r3, #100	; 0x64
 8007780:	d901      	bls.n	8007786 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007782:	2303      	movs	r3, #3
 8007784:	e195      	b.n	8007ab2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007786:	4b6d      	ldr	r3, [pc, #436]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800778e:	2b00      	cmp	r3, #0
 8007790:	d1f0      	bne.n	8007774 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f003 0301 	and.w	r3, r3, #1
 800779a:	2b00      	cmp	r3, #0
 800779c:	d021      	beq.n	80077e2 <HAL_RCCEx_PeriphCLKConfig+0x572>
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d11d      	bne.n	80077e2 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80077a6:	4b65      	ldr	r3, [pc, #404]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80077a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80077ac:	0c1b      	lsrs	r3, r3, #16
 80077ae:	f003 0303 	and.w	r3, r3, #3
 80077b2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80077b4:	4b61      	ldr	r3, [pc, #388]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80077b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80077ba:	0e1b      	lsrs	r3, r3, #24
 80077bc:	f003 030f 	and.w	r3, r3, #15
 80077c0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	685b      	ldr	r3, [r3, #4]
 80077c6:	019a      	lsls	r2, r3, #6
 80077c8:	693b      	ldr	r3, [r7, #16]
 80077ca:	041b      	lsls	r3, r3, #16
 80077cc:	431a      	orrs	r2, r3
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	061b      	lsls	r3, r3, #24
 80077d2:	431a      	orrs	r2, r3
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	689b      	ldr	r3, [r3, #8]
 80077d8:	071b      	lsls	r3, r3, #28
 80077da:	4958      	ldr	r1, [pc, #352]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80077dc:	4313      	orrs	r3, r2
 80077de:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d004      	beq.n	80077f8 <HAL_RCCEx_PeriphCLKConfig+0x588>
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80077f2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80077f6:	d00a      	beq.n	800780e <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8007800:	2b00      	cmp	r3, #0
 8007802:	d02e      	beq.n	8007862 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007808:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800780c:	d129      	bne.n	8007862 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800780e:	4b4b      	ldr	r3, [pc, #300]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007810:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007814:	0c1b      	lsrs	r3, r3, #16
 8007816:	f003 0303 	and.w	r3, r3, #3
 800781a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800781c:	4b47      	ldr	r3, [pc, #284]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800781e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007822:	0f1b      	lsrs	r3, r3, #28
 8007824:	f003 0307 	and.w	r3, r3, #7
 8007828:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	685b      	ldr	r3, [r3, #4]
 800782e:	019a      	lsls	r2, r3, #6
 8007830:	693b      	ldr	r3, [r7, #16]
 8007832:	041b      	lsls	r3, r3, #16
 8007834:	431a      	orrs	r2, r3
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	68db      	ldr	r3, [r3, #12]
 800783a:	061b      	lsls	r3, r3, #24
 800783c:	431a      	orrs	r2, r3
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	071b      	lsls	r3, r3, #28
 8007842:	493e      	ldr	r1, [pc, #248]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007844:	4313      	orrs	r3, r2
 8007846:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800784a:	4b3c      	ldr	r3, [pc, #240]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800784c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007850:	f023 021f 	bic.w	r2, r3, #31
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007858:	3b01      	subs	r3, #1
 800785a:	4938      	ldr	r1, [pc, #224]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800785c:	4313      	orrs	r3, r2
 800785e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800786a:	2b00      	cmp	r3, #0
 800786c:	d01d      	beq.n	80078aa <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800786e:	4b33      	ldr	r3, [pc, #204]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007870:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007874:	0e1b      	lsrs	r3, r3, #24
 8007876:	f003 030f 	and.w	r3, r3, #15
 800787a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800787c:	4b2f      	ldr	r3, [pc, #188]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800787e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007882:	0f1b      	lsrs	r3, r3, #28
 8007884:	f003 0307 	and.w	r3, r3, #7
 8007888:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	685b      	ldr	r3, [r3, #4]
 800788e:	019a      	lsls	r2, r3, #6
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	691b      	ldr	r3, [r3, #16]
 8007894:	041b      	lsls	r3, r3, #16
 8007896:	431a      	orrs	r2, r3
 8007898:	693b      	ldr	r3, [r7, #16]
 800789a:	061b      	lsls	r3, r3, #24
 800789c:	431a      	orrs	r2, r3
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	071b      	lsls	r3, r3, #28
 80078a2:	4926      	ldr	r1, [pc, #152]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80078a4:	4313      	orrs	r3, r2
 80078a6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80078b2:	2b00      	cmp	r3, #0
 80078b4:	d011      	beq.n	80078da <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	685b      	ldr	r3, [r3, #4]
 80078ba:	019a      	lsls	r2, r3, #6
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	691b      	ldr	r3, [r3, #16]
 80078c0:	041b      	lsls	r3, r3, #16
 80078c2:	431a      	orrs	r2, r3
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	68db      	ldr	r3, [r3, #12]
 80078c8:	061b      	lsls	r3, r3, #24
 80078ca:	431a      	orrs	r2, r3
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	689b      	ldr	r3, [r3, #8]
 80078d0:	071b      	lsls	r3, r3, #28
 80078d2:	491a      	ldr	r1, [pc, #104]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80078d4:	4313      	orrs	r3, r2
 80078d6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80078da:	4b18      	ldr	r3, [pc, #96]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	4a17      	ldr	r2, [pc, #92]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80078e0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80078e4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80078e6:	f7fb ff51 	bl	800378c <HAL_GetTick>
 80078ea:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80078ec:	e008      	b.n	8007900 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80078ee:	f7fb ff4d 	bl	800378c <HAL_GetTick>
 80078f2:	4602      	mov	r2, r0
 80078f4:	697b      	ldr	r3, [r7, #20]
 80078f6:	1ad3      	subs	r3, r2, r3
 80078f8:	2b64      	cmp	r3, #100	; 0x64
 80078fa:	d901      	bls.n	8007900 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80078fc:	2303      	movs	r3, #3
 80078fe:	e0d8      	b.n	8007ab2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007900:	4b0e      	ldr	r3, [pc, #56]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007908:	2b00      	cmp	r3, #0
 800790a:	d0f0      	beq.n	80078ee <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800790c:	69bb      	ldr	r3, [r7, #24]
 800790e:	2b01      	cmp	r3, #1
 8007910:	f040 80ce 	bne.w	8007ab0 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8007914:	4b09      	ldr	r3, [pc, #36]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	4a08      	ldr	r2, [pc, #32]	; (800793c <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800791a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800791e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007920:	f7fb ff34 	bl	800378c <HAL_GetTick>
 8007924:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007926:	e00b      	b.n	8007940 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007928:	f7fb ff30 	bl	800378c <HAL_GetTick>
 800792c:	4602      	mov	r2, r0
 800792e:	697b      	ldr	r3, [r7, #20]
 8007930:	1ad3      	subs	r3, r2, r3
 8007932:	2b64      	cmp	r3, #100	; 0x64
 8007934:	d904      	bls.n	8007940 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007936:	2303      	movs	r3, #3
 8007938:	e0bb      	b.n	8007ab2 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800793a:	bf00      	nop
 800793c:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8007940:	4b5e      	ldr	r3, [pc, #376]	; (8007abc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007948:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800794c:	d0ec      	beq.n	8007928 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007956:	2b00      	cmp	r3, #0
 8007958:	d003      	beq.n	8007962 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800795e:	2b00      	cmp	r3, #0
 8007960:	d009      	beq.n	8007976 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	681b      	ldr	r3, [r3, #0]
 8007966:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800796a:	2b00      	cmp	r3, #0
 800796c:	d02e      	beq.n	80079cc <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007972:	2b00      	cmp	r3, #0
 8007974:	d12a      	bne.n	80079cc <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007976:	4b51      	ldr	r3, [pc, #324]	; (8007abc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007978:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800797c:	0c1b      	lsrs	r3, r3, #16
 800797e:	f003 0303 	and.w	r3, r3, #3
 8007982:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8007984:	4b4d      	ldr	r3, [pc, #308]	; (8007abc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007986:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800798a:	0f1b      	lsrs	r3, r3, #28
 800798c:	f003 0307 	and.w	r3, r3, #7
 8007990:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	695b      	ldr	r3, [r3, #20]
 8007996:	019a      	lsls	r2, r3, #6
 8007998:	693b      	ldr	r3, [r7, #16]
 800799a:	041b      	lsls	r3, r3, #16
 800799c:	431a      	orrs	r2, r3
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	699b      	ldr	r3, [r3, #24]
 80079a2:	061b      	lsls	r3, r3, #24
 80079a4:	431a      	orrs	r2, r3
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	071b      	lsls	r3, r3, #28
 80079aa:	4944      	ldr	r1, [pc, #272]	; (8007abc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80079ac:	4313      	orrs	r3, r2
 80079ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80079b2:	4b42      	ldr	r3, [pc, #264]	; (8007abc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80079b4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80079b8:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079c0:	3b01      	subs	r3, #1
 80079c2:	021b      	lsls	r3, r3, #8
 80079c4:	493d      	ldr	r1, [pc, #244]	; (8007abc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80079c6:	4313      	orrs	r3, r2
 80079c8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d022      	beq.n	8007a1e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80079dc:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80079e0:	d11d      	bne.n	8007a1e <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80079e2:	4b36      	ldr	r3, [pc, #216]	; (8007abc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80079e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80079e8:	0e1b      	lsrs	r3, r3, #24
 80079ea:	f003 030f 	and.w	r3, r3, #15
 80079ee:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80079f0:	4b32      	ldr	r3, [pc, #200]	; (8007abc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80079f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80079f6:	0f1b      	lsrs	r3, r3, #28
 80079f8:	f003 0307 	and.w	r3, r3, #7
 80079fc:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	695b      	ldr	r3, [r3, #20]
 8007a02:	019a      	lsls	r2, r3, #6
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	6a1b      	ldr	r3, [r3, #32]
 8007a08:	041b      	lsls	r3, r3, #16
 8007a0a:	431a      	orrs	r2, r3
 8007a0c:	693b      	ldr	r3, [r7, #16]
 8007a0e:	061b      	lsls	r3, r3, #24
 8007a10:	431a      	orrs	r2, r3
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	071b      	lsls	r3, r3, #28
 8007a16:	4929      	ldr	r1, [pc, #164]	; (8007abc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007a18:	4313      	orrs	r3, r2
 8007a1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	f003 0308 	and.w	r3, r3, #8
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d028      	beq.n	8007a7c <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8007a2a:	4b24      	ldr	r3, [pc, #144]	; (8007abc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007a2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a30:	0e1b      	lsrs	r3, r3, #24
 8007a32:	f003 030f 	and.w	r3, r3, #15
 8007a36:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8007a38:	4b20      	ldr	r3, [pc, #128]	; (8007abc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007a3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007a3e:	0c1b      	lsrs	r3, r3, #16
 8007a40:	f003 0303 	and.w	r3, r3, #3
 8007a44:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	695b      	ldr	r3, [r3, #20]
 8007a4a:	019a      	lsls	r2, r3, #6
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	041b      	lsls	r3, r3, #16
 8007a50:	431a      	orrs	r2, r3
 8007a52:	693b      	ldr	r3, [r7, #16]
 8007a54:	061b      	lsls	r3, r3, #24
 8007a56:	431a      	orrs	r2, r3
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	69db      	ldr	r3, [r3, #28]
 8007a5c:	071b      	lsls	r3, r3, #28
 8007a5e:	4917      	ldr	r1, [pc, #92]	; (8007abc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007a60:	4313      	orrs	r3, r2
 8007a62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8007a66:	4b15      	ldr	r3, [pc, #84]	; (8007abc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007a68:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007a6c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a74:	4911      	ldr	r1, [pc, #68]	; (8007abc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007a76:	4313      	orrs	r3, r2
 8007a78:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8007a7c:	4b0f      	ldr	r3, [pc, #60]	; (8007abc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	4a0e      	ldr	r2, [pc, #56]	; (8007abc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007a82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007a86:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007a88:	f7fb fe80 	bl	800378c <HAL_GetTick>
 8007a8c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007a8e:	e008      	b.n	8007aa2 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8007a90:	f7fb fe7c 	bl	800378c <HAL_GetTick>
 8007a94:	4602      	mov	r2, r0
 8007a96:	697b      	ldr	r3, [r7, #20]
 8007a98:	1ad3      	subs	r3, r2, r3
 8007a9a:	2b64      	cmp	r3, #100	; 0x64
 8007a9c:	d901      	bls.n	8007aa2 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8007a9e:	2303      	movs	r3, #3
 8007aa0:	e007      	b.n	8007ab2 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8007aa2:	4b06      	ldr	r3, [pc, #24]	; (8007abc <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007aaa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8007aae:	d1ef      	bne.n	8007a90 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8007ab0:	2300      	movs	r3, #0
}
 8007ab2:	4618      	mov	r0, r3
 8007ab4:	3720      	adds	r7, #32
 8007ab6:	46bd      	mov	sp, r7
 8007ab8:	bd80      	pop	{r7, pc}
 8007aba:	bf00      	nop
 8007abc:	40023800 	.word	0x40023800

08007ac0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007ac0:	b580      	push	{r7, lr}
 8007ac2:	b082      	sub	sp, #8
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d101      	bne.n	8007ad2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007ace:	2301      	movs	r3, #1
 8007ad0:	e049      	b.n	8007b66 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ad8:	b2db      	uxtb	r3, r3
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d106      	bne.n	8007aec <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007ae6:	6878      	ldr	r0, [r7, #4]
 8007ae8:	f000 f841 	bl	8007b6e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	2202      	movs	r2, #2
 8007af0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681a      	ldr	r2, [r3, #0]
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	3304      	adds	r3, #4
 8007afc:	4619      	mov	r1, r3
 8007afe:	4610      	mov	r0, r2
 8007b00:	f000 fb6a 	bl	80081d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	2201      	movs	r2, #1
 8007b08:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2201      	movs	r2, #1
 8007b10:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2201      	movs	r2, #1
 8007b18:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	2201      	movs	r2, #1
 8007b20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	2201      	movs	r2, #1
 8007b28:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	2201      	movs	r2, #1
 8007b30:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	2201      	movs	r2, #1
 8007b38:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	2201      	movs	r2, #1
 8007b40:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	2201      	movs	r2, #1
 8007b48:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	2201      	movs	r2, #1
 8007b50:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	2201      	movs	r2, #1
 8007b58:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	2201      	movs	r2, #1
 8007b60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007b64:	2300      	movs	r3, #0
}
 8007b66:	4618      	mov	r0, r3
 8007b68:	3708      	adds	r7, #8
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	bd80      	pop	{r7, pc}

08007b6e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007b6e:	b480      	push	{r7}
 8007b70:	b083      	sub	sp, #12
 8007b72:	af00      	add	r7, sp, #0
 8007b74:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8007b76:	bf00      	nop
 8007b78:	370c      	adds	r7, #12
 8007b7a:	46bd      	mov	sp, r7
 8007b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b80:	4770      	bx	lr
	...

08007b84 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007b84:	b480      	push	{r7}
 8007b86:	b085      	sub	sp, #20
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b92:	b2db      	uxtb	r3, r3
 8007b94:	2b01      	cmp	r3, #1
 8007b96:	d001      	beq.n	8007b9c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8007b98:	2301      	movs	r3, #1
 8007b9a:	e054      	b.n	8007c46 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2202      	movs	r2, #2
 8007ba0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	68da      	ldr	r2, [r3, #12]
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	f042 0201 	orr.w	r2, r2, #1
 8007bb2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	4a26      	ldr	r2, [pc, #152]	; (8007c54 <HAL_TIM_Base_Start_IT+0xd0>)
 8007bba:	4293      	cmp	r3, r2
 8007bbc:	d022      	beq.n	8007c04 <HAL_TIM_Base_Start_IT+0x80>
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007bc6:	d01d      	beq.n	8007c04 <HAL_TIM_Base_Start_IT+0x80>
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	4a22      	ldr	r2, [pc, #136]	; (8007c58 <HAL_TIM_Base_Start_IT+0xd4>)
 8007bce:	4293      	cmp	r3, r2
 8007bd0:	d018      	beq.n	8007c04 <HAL_TIM_Base_Start_IT+0x80>
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	4a21      	ldr	r2, [pc, #132]	; (8007c5c <HAL_TIM_Base_Start_IT+0xd8>)
 8007bd8:	4293      	cmp	r3, r2
 8007bda:	d013      	beq.n	8007c04 <HAL_TIM_Base_Start_IT+0x80>
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	4a1f      	ldr	r2, [pc, #124]	; (8007c60 <HAL_TIM_Base_Start_IT+0xdc>)
 8007be2:	4293      	cmp	r3, r2
 8007be4:	d00e      	beq.n	8007c04 <HAL_TIM_Base_Start_IT+0x80>
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	4a1e      	ldr	r2, [pc, #120]	; (8007c64 <HAL_TIM_Base_Start_IT+0xe0>)
 8007bec:	4293      	cmp	r3, r2
 8007bee:	d009      	beq.n	8007c04 <HAL_TIM_Base_Start_IT+0x80>
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	4a1c      	ldr	r2, [pc, #112]	; (8007c68 <HAL_TIM_Base_Start_IT+0xe4>)
 8007bf6:	4293      	cmp	r3, r2
 8007bf8:	d004      	beq.n	8007c04 <HAL_TIM_Base_Start_IT+0x80>
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	681b      	ldr	r3, [r3, #0]
 8007bfe:	4a1b      	ldr	r2, [pc, #108]	; (8007c6c <HAL_TIM_Base_Start_IT+0xe8>)
 8007c00:	4293      	cmp	r3, r2
 8007c02:	d115      	bne.n	8007c30 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	689a      	ldr	r2, [r3, #8]
 8007c0a:	4b19      	ldr	r3, [pc, #100]	; (8007c70 <HAL_TIM_Base_Start_IT+0xec>)
 8007c0c:	4013      	ands	r3, r2
 8007c0e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	2b06      	cmp	r3, #6
 8007c14:	d015      	beq.n	8007c42 <HAL_TIM_Base_Start_IT+0xbe>
 8007c16:	68fb      	ldr	r3, [r7, #12]
 8007c18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007c1c:	d011      	beq.n	8007c42 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	681a      	ldr	r2, [r3, #0]
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f042 0201 	orr.w	r2, r2, #1
 8007c2c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c2e:	e008      	b.n	8007c42 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	681a      	ldr	r2, [r3, #0]
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f042 0201 	orr.w	r2, r2, #1
 8007c3e:	601a      	str	r2, [r3, #0]
 8007c40:	e000      	b.n	8007c44 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007c42:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007c44:	2300      	movs	r3, #0
}
 8007c46:	4618      	mov	r0, r3
 8007c48:	3714      	adds	r7, #20
 8007c4a:	46bd      	mov	sp, r7
 8007c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c50:	4770      	bx	lr
 8007c52:	bf00      	nop
 8007c54:	40010000 	.word	0x40010000
 8007c58:	40000400 	.word	0x40000400
 8007c5c:	40000800 	.word	0x40000800
 8007c60:	40000c00 	.word	0x40000c00
 8007c64:	40010400 	.word	0x40010400
 8007c68:	40014000 	.word	0x40014000
 8007c6c:	40001800 	.word	0x40001800
 8007c70:	00010007 	.word	0x00010007

08007c74 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007c74:	b580      	push	{r7, lr}
 8007c76:	b082      	sub	sp, #8
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007c7c:	687b      	ldr	r3, [r7, #4]
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d101      	bne.n	8007c86 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007c82:	2301      	movs	r3, #1
 8007c84:	e049      	b.n	8007d1a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007c8c:	b2db      	uxtb	r3, r3
 8007c8e:	2b00      	cmp	r3, #0
 8007c90:	d106      	bne.n	8007ca0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	2200      	movs	r2, #0
 8007c96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007c9a:	6878      	ldr	r0, [r7, #4]
 8007c9c:	f7fb fbd4 	bl	8003448 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	2202      	movs	r2, #2
 8007ca4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007ca8:	687b      	ldr	r3, [r7, #4]
 8007caa:	681a      	ldr	r2, [r3, #0]
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	3304      	adds	r3, #4
 8007cb0:	4619      	mov	r1, r3
 8007cb2:	4610      	mov	r0, r2
 8007cb4:	f000 fa90 	bl	80081d8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2201      	movs	r2, #1
 8007cbc:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	2201      	movs	r2, #1
 8007cc4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	2201      	movs	r2, #1
 8007ccc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2201      	movs	r2, #1
 8007cd4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2201      	movs	r2, #1
 8007cdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2201      	movs	r2, #1
 8007ce4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	2201      	movs	r2, #1
 8007cec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	2201      	movs	r2, #1
 8007cf4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	2201      	movs	r2, #1
 8007cfc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	2201      	movs	r2, #1
 8007d04:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	2201      	movs	r2, #1
 8007d0c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2201      	movs	r2, #1
 8007d14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007d18:	2300      	movs	r3, #0
}
 8007d1a:	4618      	mov	r0, r3
 8007d1c:	3708      	adds	r7, #8
 8007d1e:	46bd      	mov	sp, r7
 8007d20:	bd80      	pop	{r7, pc}

08007d22 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007d22:	b580      	push	{r7, lr}
 8007d24:	b082      	sub	sp, #8
 8007d26:	af00      	add	r7, sp, #0
 8007d28:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	691b      	ldr	r3, [r3, #16]
 8007d30:	f003 0302 	and.w	r3, r3, #2
 8007d34:	2b02      	cmp	r3, #2
 8007d36:	d122      	bne.n	8007d7e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	68db      	ldr	r3, [r3, #12]
 8007d3e:	f003 0302 	and.w	r3, r3, #2
 8007d42:	2b02      	cmp	r3, #2
 8007d44:	d11b      	bne.n	8007d7e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	f06f 0202 	mvn.w	r2, #2
 8007d4e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2201      	movs	r2, #1
 8007d54:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	699b      	ldr	r3, [r3, #24]
 8007d5c:	f003 0303 	and.w	r3, r3, #3
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d003      	beq.n	8007d6c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007d64:	6878      	ldr	r0, [r7, #4]
 8007d66:	f000 fa19 	bl	800819c <HAL_TIM_IC_CaptureCallback>
 8007d6a:	e005      	b.n	8007d78 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007d6c:	6878      	ldr	r0, [r7, #4]
 8007d6e:	f000 fa0b 	bl	8008188 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007d72:	6878      	ldr	r0, [r7, #4]
 8007d74:	f000 fa1c 	bl	80081b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	691b      	ldr	r3, [r3, #16]
 8007d84:	f003 0304 	and.w	r3, r3, #4
 8007d88:	2b04      	cmp	r3, #4
 8007d8a:	d122      	bne.n	8007dd2 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	681b      	ldr	r3, [r3, #0]
 8007d90:	68db      	ldr	r3, [r3, #12]
 8007d92:	f003 0304 	and.w	r3, r3, #4
 8007d96:	2b04      	cmp	r3, #4
 8007d98:	d11b      	bne.n	8007dd2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	f06f 0204 	mvn.w	r2, #4
 8007da2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2202      	movs	r2, #2
 8007da8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	699b      	ldr	r3, [r3, #24]
 8007db0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d003      	beq.n	8007dc0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007db8:	6878      	ldr	r0, [r7, #4]
 8007dba:	f000 f9ef 	bl	800819c <HAL_TIM_IC_CaptureCallback>
 8007dbe:	e005      	b.n	8007dcc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007dc0:	6878      	ldr	r0, [r7, #4]
 8007dc2:	f000 f9e1 	bl	8008188 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007dc6:	6878      	ldr	r0, [r7, #4]
 8007dc8:	f000 f9f2 	bl	80081b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	2200      	movs	r2, #0
 8007dd0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	691b      	ldr	r3, [r3, #16]
 8007dd8:	f003 0308 	and.w	r3, r3, #8
 8007ddc:	2b08      	cmp	r3, #8
 8007dde:	d122      	bne.n	8007e26 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	681b      	ldr	r3, [r3, #0]
 8007de4:	68db      	ldr	r3, [r3, #12]
 8007de6:	f003 0308 	and.w	r3, r3, #8
 8007dea:	2b08      	cmp	r3, #8
 8007dec:	d11b      	bne.n	8007e26 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	f06f 0208 	mvn.w	r2, #8
 8007df6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	2204      	movs	r2, #4
 8007dfc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	69db      	ldr	r3, [r3, #28]
 8007e04:	f003 0303 	and.w	r3, r3, #3
 8007e08:	2b00      	cmp	r3, #0
 8007e0a:	d003      	beq.n	8007e14 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007e0c:	6878      	ldr	r0, [r7, #4]
 8007e0e:	f000 f9c5 	bl	800819c <HAL_TIM_IC_CaptureCallback>
 8007e12:	e005      	b.n	8007e20 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007e14:	6878      	ldr	r0, [r7, #4]
 8007e16:	f000 f9b7 	bl	8008188 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007e1a:	6878      	ldr	r0, [r7, #4]
 8007e1c:	f000 f9c8 	bl	80081b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	2200      	movs	r2, #0
 8007e24:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	691b      	ldr	r3, [r3, #16]
 8007e2c:	f003 0310 	and.w	r3, r3, #16
 8007e30:	2b10      	cmp	r3, #16
 8007e32:	d122      	bne.n	8007e7a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	68db      	ldr	r3, [r3, #12]
 8007e3a:	f003 0310 	and.w	r3, r3, #16
 8007e3e:	2b10      	cmp	r3, #16
 8007e40:	d11b      	bne.n	8007e7a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	f06f 0210 	mvn.w	r2, #16
 8007e4a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2208      	movs	r2, #8
 8007e50:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	69db      	ldr	r3, [r3, #28]
 8007e58:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d003      	beq.n	8007e68 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007e60:	6878      	ldr	r0, [r7, #4]
 8007e62:	f000 f99b 	bl	800819c <HAL_TIM_IC_CaptureCallback>
 8007e66:	e005      	b.n	8007e74 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007e68:	6878      	ldr	r0, [r7, #4]
 8007e6a:	f000 f98d 	bl	8008188 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007e6e:	6878      	ldr	r0, [r7, #4]
 8007e70:	f000 f99e 	bl	80081b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	2200      	movs	r2, #0
 8007e78:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	691b      	ldr	r3, [r3, #16]
 8007e80:	f003 0301 	and.w	r3, r3, #1
 8007e84:	2b01      	cmp	r3, #1
 8007e86:	d10e      	bne.n	8007ea6 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	68db      	ldr	r3, [r3, #12]
 8007e8e:	f003 0301 	and.w	r3, r3, #1
 8007e92:	2b01      	cmp	r3, #1
 8007e94:	d107      	bne.n	8007ea6 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	f06f 0201 	mvn.w	r2, #1
 8007e9e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007ea0:	6878      	ldr	r0, [r7, #4]
 8007ea2:	f7fa fedb 	bl	8002c5c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	691b      	ldr	r3, [r3, #16]
 8007eac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007eb0:	2b80      	cmp	r3, #128	; 0x80
 8007eb2:	d10e      	bne.n	8007ed2 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	68db      	ldr	r3, [r3, #12]
 8007eba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007ebe:	2b80      	cmp	r3, #128	; 0x80
 8007ec0:	d107      	bne.n	8007ed2 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007eca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007ecc:	6878      	ldr	r0, [r7, #4]
 8007ece:	f000 fd97 	bl	8008a00 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	691b      	ldr	r3, [r3, #16]
 8007ed8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007edc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007ee0:	d10e      	bne.n	8007f00 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	681b      	ldr	r3, [r3, #0]
 8007ee6:	68db      	ldr	r3, [r3, #12]
 8007ee8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007eec:	2b80      	cmp	r3, #128	; 0x80
 8007eee:	d107      	bne.n	8007f00 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007ef8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007efa:	6878      	ldr	r0, [r7, #4]
 8007efc:	f000 fd8a 	bl	8008a14 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	691b      	ldr	r3, [r3, #16]
 8007f06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f0a:	2b40      	cmp	r3, #64	; 0x40
 8007f0c:	d10e      	bne.n	8007f2c <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	68db      	ldr	r3, [r3, #12]
 8007f14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f18:	2b40      	cmp	r3, #64	; 0x40
 8007f1a:	d107      	bne.n	8007f2c <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007f24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007f26:	6878      	ldr	r0, [r7, #4]
 8007f28:	f000 f94c 	bl	80081c4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	691b      	ldr	r3, [r3, #16]
 8007f32:	f003 0320 	and.w	r3, r3, #32
 8007f36:	2b20      	cmp	r3, #32
 8007f38:	d10e      	bne.n	8007f58 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	68db      	ldr	r3, [r3, #12]
 8007f40:	f003 0320 	and.w	r3, r3, #32
 8007f44:	2b20      	cmp	r3, #32
 8007f46:	d107      	bne.n	8007f58 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	f06f 0220 	mvn.w	r2, #32
 8007f50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007f52:	6878      	ldr	r0, [r7, #4]
 8007f54:	f000 fd4a 	bl	80089ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007f58:	bf00      	nop
 8007f5a:	3708      	adds	r7, #8
 8007f5c:	46bd      	mov	sp, r7
 8007f5e:	bd80      	pop	{r7, pc}

08007f60 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007f60:	b580      	push	{r7, lr}
 8007f62:	b086      	sub	sp, #24
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	60f8      	str	r0, [r7, #12]
 8007f68:	60b9      	str	r1, [r7, #8]
 8007f6a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007f6c:	2300      	movs	r3, #0
 8007f6e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007f76:	2b01      	cmp	r3, #1
 8007f78:	d101      	bne.n	8007f7e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007f7a:	2302      	movs	r3, #2
 8007f7c:	e0ff      	b.n	800817e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	2201      	movs	r2, #1
 8007f82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	2b14      	cmp	r3, #20
 8007f8a:	f200 80f0 	bhi.w	800816e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8007f8e:	a201      	add	r2, pc, #4	; (adr r2, 8007f94 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007f90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f94:	08007fe9 	.word	0x08007fe9
 8007f98:	0800816f 	.word	0x0800816f
 8007f9c:	0800816f 	.word	0x0800816f
 8007fa0:	0800816f 	.word	0x0800816f
 8007fa4:	08008029 	.word	0x08008029
 8007fa8:	0800816f 	.word	0x0800816f
 8007fac:	0800816f 	.word	0x0800816f
 8007fb0:	0800816f 	.word	0x0800816f
 8007fb4:	0800806b 	.word	0x0800806b
 8007fb8:	0800816f 	.word	0x0800816f
 8007fbc:	0800816f 	.word	0x0800816f
 8007fc0:	0800816f 	.word	0x0800816f
 8007fc4:	080080ab 	.word	0x080080ab
 8007fc8:	0800816f 	.word	0x0800816f
 8007fcc:	0800816f 	.word	0x0800816f
 8007fd0:	0800816f 	.word	0x0800816f
 8007fd4:	080080ed 	.word	0x080080ed
 8007fd8:	0800816f 	.word	0x0800816f
 8007fdc:	0800816f 	.word	0x0800816f
 8007fe0:	0800816f 	.word	0x0800816f
 8007fe4:	0800812d 	.word	0x0800812d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	681b      	ldr	r3, [r3, #0]
 8007fec:	68b9      	ldr	r1, [r7, #8]
 8007fee:	4618      	mov	r0, r3
 8007ff0:	f000 f992 	bl	8008318 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	699a      	ldr	r2, [r3, #24]
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	f042 0208 	orr.w	r2, r2, #8
 8008002:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	699a      	ldr	r2, [r3, #24]
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	f022 0204 	bic.w	r2, r2, #4
 8008012:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8008014:	68fb      	ldr	r3, [r7, #12]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	6999      	ldr	r1, [r3, #24]
 800801a:	68bb      	ldr	r3, [r7, #8]
 800801c:	691a      	ldr	r2, [r3, #16]
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	430a      	orrs	r2, r1
 8008024:	619a      	str	r2, [r3, #24]
      break;
 8008026:	e0a5      	b.n	8008174 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	68b9      	ldr	r1, [r7, #8]
 800802e:	4618      	mov	r0, r3
 8008030:	f000 f9e4 	bl	80083fc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	699a      	ldr	r2, [r3, #24]
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008042:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008044:	68fb      	ldr	r3, [r7, #12]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	699a      	ldr	r2, [r3, #24]
 800804a:	68fb      	ldr	r3, [r7, #12]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008052:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	6999      	ldr	r1, [r3, #24]
 800805a:	68bb      	ldr	r3, [r7, #8]
 800805c:	691b      	ldr	r3, [r3, #16]
 800805e:	021a      	lsls	r2, r3, #8
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	681b      	ldr	r3, [r3, #0]
 8008064:	430a      	orrs	r2, r1
 8008066:	619a      	str	r2, [r3, #24]
      break;
 8008068:	e084      	b.n	8008174 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	68b9      	ldr	r1, [r7, #8]
 8008070:	4618      	mov	r0, r3
 8008072:	f000 fa3b 	bl	80084ec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	69da      	ldr	r2, [r3, #28]
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	f042 0208 	orr.w	r2, r2, #8
 8008084:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	69da      	ldr	r2, [r3, #28]
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	f022 0204 	bic.w	r2, r2, #4
 8008094:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	69d9      	ldr	r1, [r3, #28]
 800809c:	68bb      	ldr	r3, [r7, #8]
 800809e:	691a      	ldr	r2, [r3, #16]
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	430a      	orrs	r2, r1
 80080a6:	61da      	str	r2, [r3, #28]
      break;
 80080a8:	e064      	b.n	8008174 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	68b9      	ldr	r1, [r7, #8]
 80080b0:	4618      	mov	r0, r3
 80080b2:	f000 fa91 	bl	80085d8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	69da      	ldr	r2, [r3, #28]
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	681b      	ldr	r3, [r3, #0]
 80080c0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80080c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	69da      	ldr	r2, [r3, #28]
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80080d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	69d9      	ldr	r1, [r3, #28]
 80080dc:	68bb      	ldr	r3, [r7, #8]
 80080de:	691b      	ldr	r3, [r3, #16]
 80080e0:	021a      	lsls	r2, r3, #8
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	430a      	orrs	r2, r1
 80080e8:	61da      	str	r2, [r3, #28]
      break;
 80080ea:	e043      	b.n	8008174 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80080ec:	68fb      	ldr	r3, [r7, #12]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	68b9      	ldr	r1, [r7, #8]
 80080f2:	4618      	mov	r0, r3
 80080f4:	f000 fac8 	bl	8008688 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	681b      	ldr	r3, [r3, #0]
 8008102:	f042 0208 	orr.w	r2, r2, #8
 8008106:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800810e:	68fb      	ldr	r3, [r7, #12]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	f022 0204 	bic.w	r2, r2, #4
 8008116:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800811e:	68bb      	ldr	r3, [r7, #8]
 8008120:	691a      	ldr	r2, [r3, #16]
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	430a      	orrs	r2, r1
 8008128:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800812a:	e023      	b.n	8008174 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800812c:	68fb      	ldr	r3, [r7, #12]
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	68b9      	ldr	r1, [r7, #8]
 8008132:	4618      	mov	r0, r3
 8008134:	f000 fafa 	bl	800872c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008146:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800814e:	68fb      	ldr	r3, [r7, #12]
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008156:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800815e:	68bb      	ldr	r3, [r7, #8]
 8008160:	691b      	ldr	r3, [r3, #16]
 8008162:	021a      	lsls	r2, r3, #8
 8008164:	68fb      	ldr	r3, [r7, #12]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	430a      	orrs	r2, r1
 800816a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800816c:	e002      	b.n	8008174 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800816e:	2301      	movs	r3, #1
 8008170:	75fb      	strb	r3, [r7, #23]
      break;
 8008172:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	2200      	movs	r2, #0
 8008178:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800817c:	7dfb      	ldrb	r3, [r7, #23]
}
 800817e:	4618      	mov	r0, r3
 8008180:	3718      	adds	r7, #24
 8008182:	46bd      	mov	sp, r7
 8008184:	bd80      	pop	{r7, pc}
 8008186:	bf00      	nop

08008188 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8008188:	b480      	push	{r7}
 800818a:	b083      	sub	sp, #12
 800818c:	af00      	add	r7, sp, #0
 800818e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008190:	bf00      	nop
 8008192:	370c      	adds	r7, #12
 8008194:	46bd      	mov	sp, r7
 8008196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800819a:	4770      	bx	lr

0800819c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800819c:	b480      	push	{r7}
 800819e:	b083      	sub	sp, #12
 80081a0:	af00      	add	r7, sp, #0
 80081a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80081a4:	bf00      	nop
 80081a6:	370c      	adds	r7, #12
 80081a8:	46bd      	mov	sp, r7
 80081aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ae:	4770      	bx	lr

080081b0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80081b0:	b480      	push	{r7}
 80081b2:	b083      	sub	sp, #12
 80081b4:	af00      	add	r7, sp, #0
 80081b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80081b8:	bf00      	nop
 80081ba:	370c      	adds	r7, #12
 80081bc:	46bd      	mov	sp, r7
 80081be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c2:	4770      	bx	lr

080081c4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80081c4:	b480      	push	{r7}
 80081c6:	b083      	sub	sp, #12
 80081c8:	af00      	add	r7, sp, #0
 80081ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80081cc:	bf00      	nop
 80081ce:	370c      	adds	r7, #12
 80081d0:	46bd      	mov	sp, r7
 80081d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d6:	4770      	bx	lr

080081d8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80081d8:	b480      	push	{r7}
 80081da:	b085      	sub	sp, #20
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]
 80081e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	4a40      	ldr	r2, [pc, #256]	; (80082ec <TIM_Base_SetConfig+0x114>)
 80081ec:	4293      	cmp	r3, r2
 80081ee:	d013      	beq.n	8008218 <TIM_Base_SetConfig+0x40>
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80081f6:	d00f      	beq.n	8008218 <TIM_Base_SetConfig+0x40>
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	4a3d      	ldr	r2, [pc, #244]	; (80082f0 <TIM_Base_SetConfig+0x118>)
 80081fc:	4293      	cmp	r3, r2
 80081fe:	d00b      	beq.n	8008218 <TIM_Base_SetConfig+0x40>
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	4a3c      	ldr	r2, [pc, #240]	; (80082f4 <TIM_Base_SetConfig+0x11c>)
 8008204:	4293      	cmp	r3, r2
 8008206:	d007      	beq.n	8008218 <TIM_Base_SetConfig+0x40>
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	4a3b      	ldr	r2, [pc, #236]	; (80082f8 <TIM_Base_SetConfig+0x120>)
 800820c:	4293      	cmp	r3, r2
 800820e:	d003      	beq.n	8008218 <TIM_Base_SetConfig+0x40>
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	4a3a      	ldr	r2, [pc, #232]	; (80082fc <TIM_Base_SetConfig+0x124>)
 8008214:	4293      	cmp	r3, r2
 8008216:	d108      	bne.n	800822a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800821e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008220:	683b      	ldr	r3, [r7, #0]
 8008222:	685b      	ldr	r3, [r3, #4]
 8008224:	68fa      	ldr	r2, [r7, #12]
 8008226:	4313      	orrs	r3, r2
 8008228:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	4a2f      	ldr	r2, [pc, #188]	; (80082ec <TIM_Base_SetConfig+0x114>)
 800822e:	4293      	cmp	r3, r2
 8008230:	d02b      	beq.n	800828a <TIM_Base_SetConfig+0xb2>
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008238:	d027      	beq.n	800828a <TIM_Base_SetConfig+0xb2>
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	4a2c      	ldr	r2, [pc, #176]	; (80082f0 <TIM_Base_SetConfig+0x118>)
 800823e:	4293      	cmp	r3, r2
 8008240:	d023      	beq.n	800828a <TIM_Base_SetConfig+0xb2>
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	4a2b      	ldr	r2, [pc, #172]	; (80082f4 <TIM_Base_SetConfig+0x11c>)
 8008246:	4293      	cmp	r3, r2
 8008248:	d01f      	beq.n	800828a <TIM_Base_SetConfig+0xb2>
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	4a2a      	ldr	r2, [pc, #168]	; (80082f8 <TIM_Base_SetConfig+0x120>)
 800824e:	4293      	cmp	r3, r2
 8008250:	d01b      	beq.n	800828a <TIM_Base_SetConfig+0xb2>
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	4a29      	ldr	r2, [pc, #164]	; (80082fc <TIM_Base_SetConfig+0x124>)
 8008256:	4293      	cmp	r3, r2
 8008258:	d017      	beq.n	800828a <TIM_Base_SetConfig+0xb2>
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	4a28      	ldr	r2, [pc, #160]	; (8008300 <TIM_Base_SetConfig+0x128>)
 800825e:	4293      	cmp	r3, r2
 8008260:	d013      	beq.n	800828a <TIM_Base_SetConfig+0xb2>
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	4a27      	ldr	r2, [pc, #156]	; (8008304 <TIM_Base_SetConfig+0x12c>)
 8008266:	4293      	cmp	r3, r2
 8008268:	d00f      	beq.n	800828a <TIM_Base_SetConfig+0xb2>
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	4a26      	ldr	r2, [pc, #152]	; (8008308 <TIM_Base_SetConfig+0x130>)
 800826e:	4293      	cmp	r3, r2
 8008270:	d00b      	beq.n	800828a <TIM_Base_SetConfig+0xb2>
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	4a25      	ldr	r2, [pc, #148]	; (800830c <TIM_Base_SetConfig+0x134>)
 8008276:	4293      	cmp	r3, r2
 8008278:	d007      	beq.n	800828a <TIM_Base_SetConfig+0xb2>
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	4a24      	ldr	r2, [pc, #144]	; (8008310 <TIM_Base_SetConfig+0x138>)
 800827e:	4293      	cmp	r3, r2
 8008280:	d003      	beq.n	800828a <TIM_Base_SetConfig+0xb2>
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	4a23      	ldr	r2, [pc, #140]	; (8008314 <TIM_Base_SetConfig+0x13c>)
 8008286:	4293      	cmp	r3, r2
 8008288:	d108      	bne.n	800829c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008290:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8008292:	683b      	ldr	r3, [r7, #0]
 8008294:	68db      	ldr	r3, [r3, #12]
 8008296:	68fa      	ldr	r2, [r7, #12]
 8008298:	4313      	orrs	r3, r2
 800829a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80082a2:	683b      	ldr	r3, [r7, #0]
 80082a4:	695b      	ldr	r3, [r3, #20]
 80082a6:	4313      	orrs	r3, r2
 80082a8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	68fa      	ldr	r2, [r7, #12]
 80082ae:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80082b0:	683b      	ldr	r3, [r7, #0]
 80082b2:	689a      	ldr	r2, [r3, #8]
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80082b8:	683b      	ldr	r3, [r7, #0]
 80082ba:	681a      	ldr	r2, [r3, #0]
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	4a0a      	ldr	r2, [pc, #40]	; (80082ec <TIM_Base_SetConfig+0x114>)
 80082c4:	4293      	cmp	r3, r2
 80082c6:	d003      	beq.n	80082d0 <TIM_Base_SetConfig+0xf8>
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	4a0c      	ldr	r2, [pc, #48]	; (80082fc <TIM_Base_SetConfig+0x124>)
 80082cc:	4293      	cmp	r3, r2
 80082ce:	d103      	bne.n	80082d8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80082d0:	683b      	ldr	r3, [r7, #0]
 80082d2:	691a      	ldr	r2, [r3, #16]
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	2201      	movs	r2, #1
 80082dc:	615a      	str	r2, [r3, #20]
}
 80082de:	bf00      	nop
 80082e0:	3714      	adds	r7, #20
 80082e2:	46bd      	mov	sp, r7
 80082e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082e8:	4770      	bx	lr
 80082ea:	bf00      	nop
 80082ec:	40010000 	.word	0x40010000
 80082f0:	40000400 	.word	0x40000400
 80082f4:	40000800 	.word	0x40000800
 80082f8:	40000c00 	.word	0x40000c00
 80082fc:	40010400 	.word	0x40010400
 8008300:	40014000 	.word	0x40014000
 8008304:	40014400 	.word	0x40014400
 8008308:	40014800 	.word	0x40014800
 800830c:	40001800 	.word	0x40001800
 8008310:	40001c00 	.word	0x40001c00
 8008314:	40002000 	.word	0x40002000

08008318 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008318:	b480      	push	{r7}
 800831a:	b087      	sub	sp, #28
 800831c:	af00      	add	r7, sp, #0
 800831e:	6078      	str	r0, [r7, #4]
 8008320:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	6a1b      	ldr	r3, [r3, #32]
 8008326:	f023 0201 	bic.w	r2, r3, #1
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	6a1b      	ldr	r3, [r3, #32]
 8008332:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	685b      	ldr	r3, [r3, #4]
 8008338:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	699b      	ldr	r3, [r3, #24]
 800833e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008340:	68fa      	ldr	r2, [r7, #12]
 8008342:	4b2b      	ldr	r3, [pc, #172]	; (80083f0 <TIM_OC1_SetConfig+0xd8>)
 8008344:	4013      	ands	r3, r2
 8008346:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	f023 0303 	bic.w	r3, r3, #3
 800834e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008350:	683b      	ldr	r3, [r7, #0]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	68fa      	ldr	r2, [r7, #12]
 8008356:	4313      	orrs	r3, r2
 8008358:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800835a:	697b      	ldr	r3, [r7, #20]
 800835c:	f023 0302 	bic.w	r3, r3, #2
 8008360:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8008362:	683b      	ldr	r3, [r7, #0]
 8008364:	689b      	ldr	r3, [r3, #8]
 8008366:	697a      	ldr	r2, [r7, #20]
 8008368:	4313      	orrs	r3, r2
 800836a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	4a21      	ldr	r2, [pc, #132]	; (80083f4 <TIM_OC1_SetConfig+0xdc>)
 8008370:	4293      	cmp	r3, r2
 8008372:	d003      	beq.n	800837c <TIM_OC1_SetConfig+0x64>
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	4a20      	ldr	r2, [pc, #128]	; (80083f8 <TIM_OC1_SetConfig+0xe0>)
 8008378:	4293      	cmp	r3, r2
 800837a:	d10c      	bne.n	8008396 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800837c:	697b      	ldr	r3, [r7, #20]
 800837e:	f023 0308 	bic.w	r3, r3, #8
 8008382:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8008384:	683b      	ldr	r3, [r7, #0]
 8008386:	68db      	ldr	r3, [r3, #12]
 8008388:	697a      	ldr	r2, [r7, #20]
 800838a:	4313      	orrs	r3, r2
 800838c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800838e:	697b      	ldr	r3, [r7, #20]
 8008390:	f023 0304 	bic.w	r3, r3, #4
 8008394:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	4a16      	ldr	r2, [pc, #88]	; (80083f4 <TIM_OC1_SetConfig+0xdc>)
 800839a:	4293      	cmp	r3, r2
 800839c:	d003      	beq.n	80083a6 <TIM_OC1_SetConfig+0x8e>
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	4a15      	ldr	r2, [pc, #84]	; (80083f8 <TIM_OC1_SetConfig+0xe0>)
 80083a2:	4293      	cmp	r3, r2
 80083a4:	d111      	bne.n	80083ca <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80083a6:	693b      	ldr	r3, [r7, #16]
 80083a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80083ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80083ae:	693b      	ldr	r3, [r7, #16]
 80083b0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80083b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80083b6:	683b      	ldr	r3, [r7, #0]
 80083b8:	695b      	ldr	r3, [r3, #20]
 80083ba:	693a      	ldr	r2, [r7, #16]
 80083bc:	4313      	orrs	r3, r2
 80083be:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80083c0:	683b      	ldr	r3, [r7, #0]
 80083c2:	699b      	ldr	r3, [r3, #24]
 80083c4:	693a      	ldr	r2, [r7, #16]
 80083c6:	4313      	orrs	r3, r2
 80083c8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	693a      	ldr	r2, [r7, #16]
 80083ce:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	68fa      	ldr	r2, [r7, #12]
 80083d4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80083d6:	683b      	ldr	r3, [r7, #0]
 80083d8:	685a      	ldr	r2, [r3, #4]
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	697a      	ldr	r2, [r7, #20]
 80083e2:	621a      	str	r2, [r3, #32]
}
 80083e4:	bf00      	nop
 80083e6:	371c      	adds	r7, #28
 80083e8:	46bd      	mov	sp, r7
 80083ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ee:	4770      	bx	lr
 80083f0:	fffeff8f 	.word	0xfffeff8f
 80083f4:	40010000 	.word	0x40010000
 80083f8:	40010400 	.word	0x40010400

080083fc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80083fc:	b480      	push	{r7}
 80083fe:	b087      	sub	sp, #28
 8008400:	af00      	add	r7, sp, #0
 8008402:	6078      	str	r0, [r7, #4]
 8008404:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	6a1b      	ldr	r3, [r3, #32]
 800840a:	f023 0210 	bic.w	r2, r3, #16
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	6a1b      	ldr	r3, [r3, #32]
 8008416:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	685b      	ldr	r3, [r3, #4]
 800841c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	699b      	ldr	r3, [r3, #24]
 8008422:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008424:	68fa      	ldr	r2, [r7, #12]
 8008426:	4b2e      	ldr	r3, [pc, #184]	; (80084e0 <TIM_OC2_SetConfig+0xe4>)
 8008428:	4013      	ands	r3, r2
 800842a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008432:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008434:	683b      	ldr	r3, [r7, #0]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	021b      	lsls	r3, r3, #8
 800843a:	68fa      	ldr	r2, [r7, #12]
 800843c:	4313      	orrs	r3, r2
 800843e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008440:	697b      	ldr	r3, [r7, #20]
 8008442:	f023 0320 	bic.w	r3, r3, #32
 8008446:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008448:	683b      	ldr	r3, [r7, #0]
 800844a:	689b      	ldr	r3, [r3, #8]
 800844c:	011b      	lsls	r3, r3, #4
 800844e:	697a      	ldr	r2, [r7, #20]
 8008450:	4313      	orrs	r3, r2
 8008452:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	4a23      	ldr	r2, [pc, #140]	; (80084e4 <TIM_OC2_SetConfig+0xe8>)
 8008458:	4293      	cmp	r3, r2
 800845a:	d003      	beq.n	8008464 <TIM_OC2_SetConfig+0x68>
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	4a22      	ldr	r2, [pc, #136]	; (80084e8 <TIM_OC2_SetConfig+0xec>)
 8008460:	4293      	cmp	r3, r2
 8008462:	d10d      	bne.n	8008480 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008464:	697b      	ldr	r3, [r7, #20]
 8008466:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800846a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800846c:	683b      	ldr	r3, [r7, #0]
 800846e:	68db      	ldr	r3, [r3, #12]
 8008470:	011b      	lsls	r3, r3, #4
 8008472:	697a      	ldr	r2, [r7, #20]
 8008474:	4313      	orrs	r3, r2
 8008476:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8008478:	697b      	ldr	r3, [r7, #20]
 800847a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800847e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	4a18      	ldr	r2, [pc, #96]	; (80084e4 <TIM_OC2_SetConfig+0xe8>)
 8008484:	4293      	cmp	r3, r2
 8008486:	d003      	beq.n	8008490 <TIM_OC2_SetConfig+0x94>
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	4a17      	ldr	r2, [pc, #92]	; (80084e8 <TIM_OC2_SetConfig+0xec>)
 800848c:	4293      	cmp	r3, r2
 800848e:	d113      	bne.n	80084b8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008490:	693b      	ldr	r3, [r7, #16]
 8008492:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008496:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008498:	693b      	ldr	r3, [r7, #16]
 800849a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800849e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80084a0:	683b      	ldr	r3, [r7, #0]
 80084a2:	695b      	ldr	r3, [r3, #20]
 80084a4:	009b      	lsls	r3, r3, #2
 80084a6:	693a      	ldr	r2, [r7, #16]
 80084a8:	4313      	orrs	r3, r2
 80084aa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80084ac:	683b      	ldr	r3, [r7, #0]
 80084ae:	699b      	ldr	r3, [r3, #24]
 80084b0:	009b      	lsls	r3, r3, #2
 80084b2:	693a      	ldr	r2, [r7, #16]
 80084b4:	4313      	orrs	r3, r2
 80084b6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	693a      	ldr	r2, [r7, #16]
 80084bc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	68fa      	ldr	r2, [r7, #12]
 80084c2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80084c4:	683b      	ldr	r3, [r7, #0]
 80084c6:	685a      	ldr	r2, [r3, #4]
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	697a      	ldr	r2, [r7, #20]
 80084d0:	621a      	str	r2, [r3, #32]
}
 80084d2:	bf00      	nop
 80084d4:	371c      	adds	r7, #28
 80084d6:	46bd      	mov	sp, r7
 80084d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084dc:	4770      	bx	lr
 80084de:	bf00      	nop
 80084e0:	feff8fff 	.word	0xfeff8fff
 80084e4:	40010000 	.word	0x40010000
 80084e8:	40010400 	.word	0x40010400

080084ec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80084ec:	b480      	push	{r7}
 80084ee:	b087      	sub	sp, #28
 80084f0:	af00      	add	r7, sp, #0
 80084f2:	6078      	str	r0, [r7, #4]
 80084f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	6a1b      	ldr	r3, [r3, #32]
 80084fa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	6a1b      	ldr	r3, [r3, #32]
 8008506:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	685b      	ldr	r3, [r3, #4]
 800850c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	69db      	ldr	r3, [r3, #28]
 8008512:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008514:	68fa      	ldr	r2, [r7, #12]
 8008516:	4b2d      	ldr	r3, [pc, #180]	; (80085cc <TIM_OC3_SetConfig+0xe0>)
 8008518:	4013      	ands	r3, r2
 800851a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	f023 0303 	bic.w	r3, r3, #3
 8008522:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008524:	683b      	ldr	r3, [r7, #0]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	68fa      	ldr	r2, [r7, #12]
 800852a:	4313      	orrs	r3, r2
 800852c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800852e:	697b      	ldr	r3, [r7, #20]
 8008530:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008534:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008536:	683b      	ldr	r3, [r7, #0]
 8008538:	689b      	ldr	r3, [r3, #8]
 800853a:	021b      	lsls	r3, r3, #8
 800853c:	697a      	ldr	r2, [r7, #20]
 800853e:	4313      	orrs	r3, r2
 8008540:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	4a22      	ldr	r2, [pc, #136]	; (80085d0 <TIM_OC3_SetConfig+0xe4>)
 8008546:	4293      	cmp	r3, r2
 8008548:	d003      	beq.n	8008552 <TIM_OC3_SetConfig+0x66>
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	4a21      	ldr	r2, [pc, #132]	; (80085d4 <TIM_OC3_SetConfig+0xe8>)
 800854e:	4293      	cmp	r3, r2
 8008550:	d10d      	bne.n	800856e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008552:	697b      	ldr	r3, [r7, #20]
 8008554:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008558:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800855a:	683b      	ldr	r3, [r7, #0]
 800855c:	68db      	ldr	r3, [r3, #12]
 800855e:	021b      	lsls	r3, r3, #8
 8008560:	697a      	ldr	r2, [r7, #20]
 8008562:	4313      	orrs	r3, r2
 8008564:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008566:	697b      	ldr	r3, [r7, #20]
 8008568:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800856c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	4a17      	ldr	r2, [pc, #92]	; (80085d0 <TIM_OC3_SetConfig+0xe4>)
 8008572:	4293      	cmp	r3, r2
 8008574:	d003      	beq.n	800857e <TIM_OC3_SetConfig+0x92>
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	4a16      	ldr	r2, [pc, #88]	; (80085d4 <TIM_OC3_SetConfig+0xe8>)
 800857a:	4293      	cmp	r3, r2
 800857c:	d113      	bne.n	80085a6 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800857e:	693b      	ldr	r3, [r7, #16]
 8008580:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008584:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008586:	693b      	ldr	r3, [r7, #16]
 8008588:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800858c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800858e:	683b      	ldr	r3, [r7, #0]
 8008590:	695b      	ldr	r3, [r3, #20]
 8008592:	011b      	lsls	r3, r3, #4
 8008594:	693a      	ldr	r2, [r7, #16]
 8008596:	4313      	orrs	r3, r2
 8008598:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800859a:	683b      	ldr	r3, [r7, #0]
 800859c:	699b      	ldr	r3, [r3, #24]
 800859e:	011b      	lsls	r3, r3, #4
 80085a0:	693a      	ldr	r2, [r7, #16]
 80085a2:	4313      	orrs	r3, r2
 80085a4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	693a      	ldr	r2, [r7, #16]
 80085aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80085ac:	687b      	ldr	r3, [r7, #4]
 80085ae:	68fa      	ldr	r2, [r7, #12]
 80085b0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80085b2:	683b      	ldr	r3, [r7, #0]
 80085b4:	685a      	ldr	r2, [r3, #4]
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	697a      	ldr	r2, [r7, #20]
 80085be:	621a      	str	r2, [r3, #32]
}
 80085c0:	bf00      	nop
 80085c2:	371c      	adds	r7, #28
 80085c4:	46bd      	mov	sp, r7
 80085c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ca:	4770      	bx	lr
 80085cc:	fffeff8f 	.word	0xfffeff8f
 80085d0:	40010000 	.word	0x40010000
 80085d4:	40010400 	.word	0x40010400

080085d8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80085d8:	b480      	push	{r7}
 80085da:	b087      	sub	sp, #28
 80085dc:	af00      	add	r7, sp, #0
 80085de:	6078      	str	r0, [r7, #4]
 80085e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	6a1b      	ldr	r3, [r3, #32]
 80085e6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	6a1b      	ldr	r3, [r3, #32]
 80085f2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	685b      	ldr	r3, [r3, #4]
 80085f8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	69db      	ldr	r3, [r3, #28]
 80085fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008600:	68fa      	ldr	r2, [r7, #12]
 8008602:	4b1e      	ldr	r3, [pc, #120]	; (800867c <TIM_OC4_SetConfig+0xa4>)
 8008604:	4013      	ands	r3, r2
 8008606:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800860e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008610:	683b      	ldr	r3, [r7, #0]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	021b      	lsls	r3, r3, #8
 8008616:	68fa      	ldr	r2, [r7, #12]
 8008618:	4313      	orrs	r3, r2
 800861a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800861c:	693b      	ldr	r3, [r7, #16]
 800861e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008622:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008624:	683b      	ldr	r3, [r7, #0]
 8008626:	689b      	ldr	r3, [r3, #8]
 8008628:	031b      	lsls	r3, r3, #12
 800862a:	693a      	ldr	r2, [r7, #16]
 800862c:	4313      	orrs	r3, r2
 800862e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	4a13      	ldr	r2, [pc, #76]	; (8008680 <TIM_OC4_SetConfig+0xa8>)
 8008634:	4293      	cmp	r3, r2
 8008636:	d003      	beq.n	8008640 <TIM_OC4_SetConfig+0x68>
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	4a12      	ldr	r2, [pc, #72]	; (8008684 <TIM_OC4_SetConfig+0xac>)
 800863c:	4293      	cmp	r3, r2
 800863e:	d109      	bne.n	8008654 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008640:	697b      	ldr	r3, [r7, #20]
 8008642:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008646:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008648:	683b      	ldr	r3, [r7, #0]
 800864a:	695b      	ldr	r3, [r3, #20]
 800864c:	019b      	lsls	r3, r3, #6
 800864e:	697a      	ldr	r2, [r7, #20]
 8008650:	4313      	orrs	r3, r2
 8008652:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	697a      	ldr	r2, [r7, #20]
 8008658:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	68fa      	ldr	r2, [r7, #12]
 800865e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008660:	683b      	ldr	r3, [r7, #0]
 8008662:	685a      	ldr	r2, [r3, #4]
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	693a      	ldr	r2, [r7, #16]
 800866c:	621a      	str	r2, [r3, #32]
}
 800866e:	bf00      	nop
 8008670:	371c      	adds	r7, #28
 8008672:	46bd      	mov	sp, r7
 8008674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008678:	4770      	bx	lr
 800867a:	bf00      	nop
 800867c:	feff8fff 	.word	0xfeff8fff
 8008680:	40010000 	.word	0x40010000
 8008684:	40010400 	.word	0x40010400

08008688 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8008688:	b480      	push	{r7}
 800868a:	b087      	sub	sp, #28
 800868c:	af00      	add	r7, sp, #0
 800868e:	6078      	str	r0, [r7, #4]
 8008690:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	6a1b      	ldr	r3, [r3, #32]
 8008696:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	6a1b      	ldr	r3, [r3, #32]
 80086a2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	685b      	ldr	r3, [r3, #4]
 80086a8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80086ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80086b0:	68fa      	ldr	r2, [r7, #12]
 80086b2:	4b1b      	ldr	r3, [pc, #108]	; (8008720 <TIM_OC5_SetConfig+0x98>)
 80086b4:	4013      	ands	r3, r2
 80086b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80086b8:	683b      	ldr	r3, [r7, #0]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	68fa      	ldr	r2, [r7, #12]
 80086be:	4313      	orrs	r3, r2
 80086c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80086c2:	693b      	ldr	r3, [r7, #16]
 80086c4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 80086c8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80086ca:	683b      	ldr	r3, [r7, #0]
 80086cc:	689b      	ldr	r3, [r3, #8]
 80086ce:	041b      	lsls	r3, r3, #16
 80086d0:	693a      	ldr	r2, [r7, #16]
 80086d2:	4313      	orrs	r3, r2
 80086d4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	4a12      	ldr	r2, [pc, #72]	; (8008724 <TIM_OC5_SetConfig+0x9c>)
 80086da:	4293      	cmp	r3, r2
 80086dc:	d003      	beq.n	80086e6 <TIM_OC5_SetConfig+0x5e>
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	4a11      	ldr	r2, [pc, #68]	; (8008728 <TIM_OC5_SetConfig+0xa0>)
 80086e2:	4293      	cmp	r3, r2
 80086e4:	d109      	bne.n	80086fa <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80086e6:	697b      	ldr	r3, [r7, #20]
 80086e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80086ec:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80086ee:	683b      	ldr	r3, [r7, #0]
 80086f0:	695b      	ldr	r3, [r3, #20]
 80086f2:	021b      	lsls	r3, r3, #8
 80086f4:	697a      	ldr	r2, [r7, #20]
 80086f6:	4313      	orrs	r3, r2
 80086f8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	697a      	ldr	r2, [r7, #20]
 80086fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	68fa      	ldr	r2, [r7, #12]
 8008704:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8008706:	683b      	ldr	r3, [r7, #0]
 8008708:	685a      	ldr	r2, [r3, #4]
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	693a      	ldr	r2, [r7, #16]
 8008712:	621a      	str	r2, [r3, #32]
}
 8008714:	bf00      	nop
 8008716:	371c      	adds	r7, #28
 8008718:	46bd      	mov	sp, r7
 800871a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800871e:	4770      	bx	lr
 8008720:	fffeff8f 	.word	0xfffeff8f
 8008724:	40010000 	.word	0x40010000
 8008728:	40010400 	.word	0x40010400

0800872c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800872c:	b480      	push	{r7}
 800872e:	b087      	sub	sp, #28
 8008730:	af00      	add	r7, sp, #0
 8008732:	6078      	str	r0, [r7, #4]
 8008734:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	6a1b      	ldr	r3, [r3, #32]
 800873a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	6a1b      	ldr	r3, [r3, #32]
 8008746:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	685b      	ldr	r3, [r3, #4]
 800874c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008752:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8008754:	68fa      	ldr	r2, [r7, #12]
 8008756:	4b1c      	ldr	r3, [pc, #112]	; (80087c8 <TIM_OC6_SetConfig+0x9c>)
 8008758:	4013      	ands	r3, r2
 800875a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800875c:	683b      	ldr	r3, [r7, #0]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	021b      	lsls	r3, r3, #8
 8008762:	68fa      	ldr	r2, [r7, #12]
 8008764:	4313      	orrs	r3, r2
 8008766:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8008768:	693b      	ldr	r3, [r7, #16]
 800876a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800876e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8008770:	683b      	ldr	r3, [r7, #0]
 8008772:	689b      	ldr	r3, [r3, #8]
 8008774:	051b      	lsls	r3, r3, #20
 8008776:	693a      	ldr	r2, [r7, #16]
 8008778:	4313      	orrs	r3, r2
 800877a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	4a13      	ldr	r2, [pc, #76]	; (80087cc <TIM_OC6_SetConfig+0xa0>)
 8008780:	4293      	cmp	r3, r2
 8008782:	d003      	beq.n	800878c <TIM_OC6_SetConfig+0x60>
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	4a12      	ldr	r2, [pc, #72]	; (80087d0 <TIM_OC6_SetConfig+0xa4>)
 8008788:	4293      	cmp	r3, r2
 800878a:	d109      	bne.n	80087a0 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800878c:	697b      	ldr	r3, [r7, #20]
 800878e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008792:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008794:	683b      	ldr	r3, [r7, #0]
 8008796:	695b      	ldr	r3, [r3, #20]
 8008798:	029b      	lsls	r3, r3, #10
 800879a:	697a      	ldr	r2, [r7, #20]
 800879c:	4313      	orrs	r3, r2
 800879e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	697a      	ldr	r2, [r7, #20]
 80087a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	68fa      	ldr	r2, [r7, #12]
 80087aa:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80087ac:	683b      	ldr	r3, [r7, #0]
 80087ae:	685a      	ldr	r2, [r3, #4]
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	693a      	ldr	r2, [r7, #16]
 80087b8:	621a      	str	r2, [r3, #32]
}
 80087ba:	bf00      	nop
 80087bc:	371c      	adds	r7, #28
 80087be:	46bd      	mov	sp, r7
 80087c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c4:	4770      	bx	lr
 80087c6:	bf00      	nop
 80087c8:	feff8fff 	.word	0xfeff8fff
 80087cc:	40010000 	.word	0x40010000
 80087d0:	40010400 	.word	0x40010400

080087d4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80087d4:	b480      	push	{r7}
 80087d6:	b085      	sub	sp, #20
 80087d8:	af00      	add	r7, sp, #0
 80087da:	6078      	str	r0, [r7, #4]
 80087dc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80087e4:	2b01      	cmp	r3, #1
 80087e6:	d101      	bne.n	80087ec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80087e8:	2302      	movs	r3, #2
 80087ea:	e06d      	b.n	80088c8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2201      	movs	r2, #1
 80087f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	2202      	movs	r2, #2
 80087f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	685b      	ldr	r3, [r3, #4]
 8008802:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	689b      	ldr	r3, [r3, #8]
 800880a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	4a30      	ldr	r2, [pc, #192]	; (80088d4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008812:	4293      	cmp	r3, r2
 8008814:	d004      	beq.n	8008820 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	681b      	ldr	r3, [r3, #0]
 800881a:	4a2f      	ldr	r2, [pc, #188]	; (80088d8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800881c:	4293      	cmp	r3, r2
 800881e:	d108      	bne.n	8008832 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008826:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008828:	683b      	ldr	r3, [r7, #0]
 800882a:	685b      	ldr	r3, [r3, #4]
 800882c:	68fa      	ldr	r2, [r7, #12]
 800882e:	4313      	orrs	r3, r2
 8008830:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008838:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800883a:	683b      	ldr	r3, [r7, #0]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	68fa      	ldr	r2, [r7, #12]
 8008840:	4313      	orrs	r3, r2
 8008842:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	68fa      	ldr	r2, [r7, #12]
 800884a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	4a20      	ldr	r2, [pc, #128]	; (80088d4 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008852:	4293      	cmp	r3, r2
 8008854:	d022      	beq.n	800889c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800885e:	d01d      	beq.n	800889c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	4a1d      	ldr	r2, [pc, #116]	; (80088dc <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008866:	4293      	cmp	r3, r2
 8008868:	d018      	beq.n	800889c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	4a1c      	ldr	r2, [pc, #112]	; (80088e0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008870:	4293      	cmp	r3, r2
 8008872:	d013      	beq.n	800889c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	4a1a      	ldr	r2, [pc, #104]	; (80088e4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800887a:	4293      	cmp	r3, r2
 800887c:	d00e      	beq.n	800889c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	681b      	ldr	r3, [r3, #0]
 8008882:	4a15      	ldr	r2, [pc, #84]	; (80088d8 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008884:	4293      	cmp	r3, r2
 8008886:	d009      	beq.n	800889c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	4a16      	ldr	r2, [pc, #88]	; (80088e8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800888e:	4293      	cmp	r3, r2
 8008890:	d004      	beq.n	800889c <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	4a15      	ldr	r2, [pc, #84]	; (80088ec <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8008898:	4293      	cmp	r3, r2
 800889a:	d10c      	bne.n	80088b6 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800889c:	68bb      	ldr	r3, [r7, #8]
 800889e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80088a2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80088a4:	683b      	ldr	r3, [r7, #0]
 80088a6:	689b      	ldr	r3, [r3, #8]
 80088a8:	68ba      	ldr	r2, [r7, #8]
 80088aa:	4313      	orrs	r3, r2
 80088ac:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	68ba      	ldr	r2, [r7, #8]
 80088b4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	2201      	movs	r2, #1
 80088ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	2200      	movs	r2, #0
 80088c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80088c6:	2300      	movs	r3, #0
}
 80088c8:	4618      	mov	r0, r3
 80088ca:	3714      	adds	r7, #20
 80088cc:	46bd      	mov	sp, r7
 80088ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d2:	4770      	bx	lr
 80088d4:	40010000 	.word	0x40010000
 80088d8:	40010400 	.word	0x40010400
 80088dc:	40000400 	.word	0x40000400
 80088e0:	40000800 	.word	0x40000800
 80088e4:	40000c00 	.word	0x40000c00
 80088e8:	40014000 	.word	0x40014000
 80088ec:	40001800 	.word	0x40001800

080088f0 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80088f0:	b480      	push	{r7}
 80088f2:	b085      	sub	sp, #20
 80088f4:	af00      	add	r7, sp, #0
 80088f6:	6078      	str	r0, [r7, #4]
 80088f8:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80088fa:	2300      	movs	r3, #0
 80088fc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008904:	2b01      	cmp	r3, #1
 8008906:	d101      	bne.n	800890c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8008908:	2302      	movs	r3, #2
 800890a:	e065      	b.n	80089d8 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	2201      	movs	r2, #1
 8008910:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800891a:	683b      	ldr	r3, [r7, #0]
 800891c:	68db      	ldr	r3, [r3, #12]
 800891e:	4313      	orrs	r3, r2
 8008920:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8008928:	683b      	ldr	r3, [r7, #0]
 800892a:	689b      	ldr	r3, [r3, #8]
 800892c:	4313      	orrs	r3, r2
 800892e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8008936:	683b      	ldr	r3, [r7, #0]
 8008938:	685b      	ldr	r3, [r3, #4]
 800893a:	4313      	orrs	r3, r2
 800893c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008944:	683b      	ldr	r3, [r7, #0]
 8008946:	681b      	ldr	r3, [r3, #0]
 8008948:	4313      	orrs	r3, r2
 800894a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008952:	683b      	ldr	r3, [r7, #0]
 8008954:	691b      	ldr	r3, [r3, #16]
 8008956:	4313      	orrs	r3, r2
 8008958:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8008960:	683b      	ldr	r3, [r7, #0]
 8008962:	695b      	ldr	r3, [r3, #20]
 8008964:	4313      	orrs	r3, r2
 8008966:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800896e:	683b      	ldr	r3, [r7, #0]
 8008970:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008972:	4313      	orrs	r3, r2
 8008974:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 800897c:	683b      	ldr	r3, [r7, #0]
 800897e:	699b      	ldr	r3, [r3, #24]
 8008980:	041b      	lsls	r3, r3, #16
 8008982:	4313      	orrs	r3, r2
 8008984:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	4a16      	ldr	r2, [pc, #88]	; (80089e4 <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 800898c:	4293      	cmp	r3, r2
 800898e:	d004      	beq.n	800899a <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	4a14      	ldr	r2, [pc, #80]	; (80089e8 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 8008996:	4293      	cmp	r3, r2
 8008998:	d115      	bne.n	80089c6 <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800899a:	68fb      	ldr	r3, [r7, #12]
 800899c:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 80089a0:	683b      	ldr	r3, [r7, #0]
 80089a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089a4:	051b      	lsls	r3, r3, #20
 80089a6:	4313      	orrs	r3, r2
 80089a8:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80089b0:	683b      	ldr	r3, [r7, #0]
 80089b2:	69db      	ldr	r3, [r3, #28]
 80089b4:	4313      	orrs	r3, r2
 80089b6:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80089be:	683b      	ldr	r3, [r7, #0]
 80089c0:	6a1b      	ldr	r3, [r3, #32]
 80089c2:	4313      	orrs	r3, r2
 80089c4:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	681b      	ldr	r3, [r3, #0]
 80089ca:	68fa      	ldr	r2, [r7, #12]
 80089cc:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	2200      	movs	r2, #0
 80089d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80089d6:	2300      	movs	r3, #0
}
 80089d8:	4618      	mov	r0, r3
 80089da:	3714      	adds	r7, #20
 80089dc:	46bd      	mov	sp, r7
 80089de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e2:	4770      	bx	lr
 80089e4:	40010000 	.word	0x40010000
 80089e8:	40010400 	.word	0x40010400

080089ec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80089ec:	b480      	push	{r7}
 80089ee:	b083      	sub	sp, #12
 80089f0:	af00      	add	r7, sp, #0
 80089f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80089f4:	bf00      	nop
 80089f6:	370c      	adds	r7, #12
 80089f8:	46bd      	mov	sp, r7
 80089fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089fe:	4770      	bx	lr

08008a00 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008a00:	b480      	push	{r7}
 8008a02:	b083      	sub	sp, #12
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008a08:	bf00      	nop
 8008a0a:	370c      	adds	r7, #12
 8008a0c:	46bd      	mov	sp, r7
 8008a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a12:	4770      	bx	lr

08008a14 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008a14:	b480      	push	{r7}
 8008a16:	b083      	sub	sp, #12
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008a1c:	bf00      	nop
 8008a1e:	370c      	adds	r7, #12
 8008a20:	46bd      	mov	sp, r7
 8008a22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a26:	4770      	bx	lr

08008a28 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008a28:	b580      	push	{r7, lr}
 8008a2a:	b082      	sub	sp, #8
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	2b00      	cmp	r3, #0
 8008a34:	d101      	bne.n	8008a3a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008a36:	2301      	movs	r3, #1
 8008a38:	e040      	b.n	8008abc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	d106      	bne.n	8008a50 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	2200      	movs	r2, #0
 8008a46:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008a4a:	6878      	ldr	r0, [r7, #4]
 8008a4c:	f7fa fd84 	bl	8003558 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	2224      	movs	r2, #36	; 0x24
 8008a54:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	681a      	ldr	r2, [r3, #0]
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	f022 0201 	bic.w	r2, r2, #1
 8008a64:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008a66:	6878      	ldr	r0, [r7, #4]
 8008a68:	f000 fd32 	bl	80094d0 <UART_SetConfig>
 8008a6c:	4603      	mov	r3, r0
 8008a6e:	2b01      	cmp	r3, #1
 8008a70:	d101      	bne.n	8008a76 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8008a72:	2301      	movs	r3, #1
 8008a74:	e022      	b.n	8008abc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d002      	beq.n	8008a84 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8008a7e:	6878      	ldr	r0, [r7, #4]
 8008a80:	f000 ff8a 	bl	8009998 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	685a      	ldr	r2, [r3, #4]
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008a92:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	689a      	ldr	r2, [r3, #8]
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008aa2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	681a      	ldr	r2, [r3, #0]
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	f042 0201 	orr.w	r2, r2, #1
 8008ab2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008ab4:	6878      	ldr	r0, [r7, #4]
 8008ab6:	f001 f811 	bl	8009adc <UART_CheckIdleState>
 8008aba:	4603      	mov	r3, r0
}
 8008abc:	4618      	mov	r0, r3
 8008abe:	3708      	adds	r7, #8
 8008ac0:	46bd      	mov	sp, r7
 8008ac2:	bd80      	pop	{r7, pc}

08008ac4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008ac4:	b580      	push	{r7, lr}
 8008ac6:	b08a      	sub	sp, #40	; 0x28
 8008ac8:	af02      	add	r7, sp, #8
 8008aca:	60f8      	str	r0, [r7, #12]
 8008acc:	60b9      	str	r1, [r7, #8]
 8008ace:	603b      	str	r3, [r7, #0]
 8008ad0:	4613      	mov	r3, r2
 8008ad2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008ad8:	2b20      	cmp	r3, #32
 8008ada:	d171      	bne.n	8008bc0 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8008adc:	68bb      	ldr	r3, [r7, #8]
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d002      	beq.n	8008ae8 <HAL_UART_Transmit+0x24>
 8008ae2:	88fb      	ldrh	r3, [r7, #6]
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d101      	bne.n	8008aec <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8008ae8:	2301      	movs	r3, #1
 8008aea:	e06a      	b.n	8008bc2 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	2200      	movs	r2, #0
 8008af0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	2221      	movs	r2, #33	; 0x21
 8008af8:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008afa:	f7fa fe47 	bl	800378c <HAL_GetTick>
 8008afe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008b00:	68fb      	ldr	r3, [r7, #12]
 8008b02:	88fa      	ldrh	r2, [r7, #6]
 8008b04:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8008b08:	68fb      	ldr	r3, [r7, #12]
 8008b0a:	88fa      	ldrh	r2, [r7, #6]
 8008b0c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	689b      	ldr	r3, [r3, #8]
 8008b14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008b18:	d108      	bne.n	8008b2c <HAL_UART_Transmit+0x68>
 8008b1a:	68fb      	ldr	r3, [r7, #12]
 8008b1c:	691b      	ldr	r3, [r3, #16]
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d104      	bne.n	8008b2c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8008b22:	2300      	movs	r3, #0
 8008b24:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008b26:	68bb      	ldr	r3, [r7, #8]
 8008b28:	61bb      	str	r3, [r7, #24]
 8008b2a:	e003      	b.n	8008b34 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8008b2c:	68bb      	ldr	r3, [r7, #8]
 8008b2e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008b30:	2300      	movs	r3, #0
 8008b32:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008b34:	e02c      	b.n	8008b90 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008b36:	683b      	ldr	r3, [r7, #0]
 8008b38:	9300      	str	r3, [sp, #0]
 8008b3a:	697b      	ldr	r3, [r7, #20]
 8008b3c:	2200      	movs	r2, #0
 8008b3e:	2180      	movs	r1, #128	; 0x80
 8008b40:	68f8      	ldr	r0, [r7, #12]
 8008b42:	f001 f818 	bl	8009b76 <UART_WaitOnFlagUntilTimeout>
 8008b46:	4603      	mov	r3, r0
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d001      	beq.n	8008b50 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8008b4c:	2303      	movs	r3, #3
 8008b4e:	e038      	b.n	8008bc2 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8008b50:	69fb      	ldr	r3, [r7, #28]
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d10b      	bne.n	8008b6e <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008b56:	69bb      	ldr	r3, [r7, #24]
 8008b58:	881b      	ldrh	r3, [r3, #0]
 8008b5a:	461a      	mov	r2, r3
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008b64:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8008b66:	69bb      	ldr	r3, [r7, #24]
 8008b68:	3302      	adds	r3, #2
 8008b6a:	61bb      	str	r3, [r7, #24]
 8008b6c:	e007      	b.n	8008b7e <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008b6e:	69fb      	ldr	r3, [r7, #28]
 8008b70:	781a      	ldrb	r2, [r3, #0]
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8008b78:	69fb      	ldr	r3, [r7, #28]
 8008b7a:	3301      	adds	r3, #1
 8008b7c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008b84:	b29b      	uxth	r3, r3
 8008b86:	3b01      	subs	r3, #1
 8008b88:	b29a      	uxth	r2, r3
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8008b90:	68fb      	ldr	r3, [r7, #12]
 8008b92:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008b96:	b29b      	uxth	r3, r3
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d1cc      	bne.n	8008b36 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008b9c:	683b      	ldr	r3, [r7, #0]
 8008b9e:	9300      	str	r3, [sp, #0]
 8008ba0:	697b      	ldr	r3, [r7, #20]
 8008ba2:	2200      	movs	r2, #0
 8008ba4:	2140      	movs	r1, #64	; 0x40
 8008ba6:	68f8      	ldr	r0, [r7, #12]
 8008ba8:	f000 ffe5 	bl	8009b76 <UART_WaitOnFlagUntilTimeout>
 8008bac:	4603      	mov	r3, r0
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d001      	beq.n	8008bb6 <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8008bb2:	2303      	movs	r3, #3
 8008bb4:	e005      	b.n	8008bc2 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008bb6:	68fb      	ldr	r3, [r7, #12]
 8008bb8:	2220      	movs	r2, #32
 8008bba:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8008bbc:	2300      	movs	r3, #0
 8008bbe:	e000      	b.n	8008bc2 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8008bc0:	2302      	movs	r3, #2
  }
}
 8008bc2:	4618      	mov	r0, r3
 8008bc4:	3720      	adds	r7, #32
 8008bc6:	46bd      	mov	sp, r7
 8008bc8:	bd80      	pop	{r7, pc}
	...

08008bcc <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008bcc:	b580      	push	{r7, lr}
 8008bce:	b08a      	sub	sp, #40	; 0x28
 8008bd0:	af00      	add	r7, sp, #0
 8008bd2:	60f8      	str	r0, [r7, #12]
 8008bd4:	60b9      	str	r1, [r7, #8]
 8008bd6:	4613      	mov	r3, r2
 8008bd8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008bda:	68fb      	ldr	r3, [r7, #12]
 8008bdc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008bde:	2b20      	cmp	r3, #32
 8008be0:	d165      	bne.n	8008cae <HAL_UART_Transmit_DMA+0xe2>
  {
    if ((pData == NULL) || (Size == 0U))
 8008be2:	68bb      	ldr	r3, [r7, #8]
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d002      	beq.n	8008bee <HAL_UART_Transmit_DMA+0x22>
 8008be8:	88fb      	ldrh	r3, [r7, #6]
 8008bea:	2b00      	cmp	r3, #0
 8008bec:	d101      	bne.n	8008bf2 <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 8008bee:	2301      	movs	r3, #1
 8008bf0:	e05e      	b.n	8008cb0 <HAL_UART_Transmit_DMA+0xe4>
    }

    huart->pTxBuffPtr  = pData;
 8008bf2:	68fb      	ldr	r3, [r7, #12]
 8008bf4:	68ba      	ldr	r2, [r7, #8]
 8008bf6:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	88fa      	ldrh	r2, [r7, #6]
 8008bfc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	88fa      	ldrh	r2, [r7, #6]
 8008c04:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	2200      	movs	r2, #0
 8008c0c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	2221      	movs	r2, #33	; 0x21
 8008c14:	67da      	str	r2, [r3, #124]	; 0x7c

    if (huart->hdmatx != NULL)
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d027      	beq.n	8008c6e <HAL_UART_Transmit_DMA+0xa2>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c22:	4a25      	ldr	r2, [pc, #148]	; (8008cb8 <HAL_UART_Transmit_DMA+0xec>)
 8008c24:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c2a:	4a24      	ldr	r2, [pc, #144]	; (8008cbc <HAL_UART_Transmit_DMA+0xf0>)
 8008c2c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c32:	4a23      	ldr	r2, [pc, #140]	; (8008cc0 <HAL_UART_Transmit_DMA+0xf4>)
 8008c34:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008c3a:	2200      	movs	r2, #0
 8008c3c:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8008c3e:	68fb      	ldr	r3, [r7, #12]
 8008c40:	6f18      	ldr	r0, [r3, #112]	; 0x70
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008c46:	4619      	mov	r1, r3
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	681b      	ldr	r3, [r3, #0]
 8008c4c:	3328      	adds	r3, #40	; 0x28
 8008c4e:	461a      	mov	r2, r3
 8008c50:	88fb      	ldrh	r3, [r7, #6]
 8008c52:	f7fb fdb7 	bl	80047c4 <HAL_DMA_Start_IT>
 8008c56:	4603      	mov	r3, r0
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d008      	beq.n	8008c6e <HAL_UART_Transmit_DMA+0xa2>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	2210      	movs	r2, #16
 8008c60:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 8008c64:	68fb      	ldr	r3, [r7, #12]
 8008c66:	2220      	movs	r2, #32
 8008c68:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_ERROR;
 8008c6a:	2301      	movs	r3, #1
 8008c6c:	e020      	b.n	8008cb0 <HAL_UART_Transmit_DMA+0xe4>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	2240      	movs	r2, #64	; 0x40
 8008c74:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	681b      	ldr	r3, [r3, #0]
 8008c7a:	3308      	adds	r3, #8
 8008c7c:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c7e:	697b      	ldr	r3, [r7, #20]
 8008c80:	e853 3f00 	ldrex	r3, [r3]
 8008c84:	613b      	str	r3, [r7, #16]
   return(result);
 8008c86:	693b      	ldr	r3, [r7, #16]
 8008c88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008c8c:	627b      	str	r3, [r7, #36]	; 0x24
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	3308      	adds	r3, #8
 8008c94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c96:	623a      	str	r2, [r7, #32]
 8008c98:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c9a:	69f9      	ldr	r1, [r7, #28]
 8008c9c:	6a3a      	ldr	r2, [r7, #32]
 8008c9e:	e841 2300 	strex	r3, r2, [r1]
 8008ca2:	61bb      	str	r3, [r7, #24]
   return(result);
 8008ca4:	69bb      	ldr	r3, [r7, #24]
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d1e5      	bne.n	8008c76 <HAL_UART_Transmit_DMA+0xaa>

    return HAL_OK;
 8008caa:	2300      	movs	r3, #0
 8008cac:	e000      	b.n	8008cb0 <HAL_UART_Transmit_DMA+0xe4>
  }
  else
  {
    return HAL_BUSY;
 8008cae:	2302      	movs	r3, #2
  }
}
 8008cb0:	4618      	mov	r0, r3
 8008cb2:	3728      	adds	r7, #40	; 0x28
 8008cb4:	46bd      	mov	sp, r7
 8008cb6:	bd80      	pop	{r7, pc}
 8008cb8:	08009f59 	.word	0x08009f59
 8008cbc:	08009fef 	.word	0x08009fef
 8008cc0:	0800a171 	.word	0x0800a171

08008cc4 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008cc4:	b580      	push	{r7, lr}
 8008cc6:	b08a      	sub	sp, #40	; 0x28
 8008cc8:	af00      	add	r7, sp, #0
 8008cca:	60f8      	str	r0, [r7, #12]
 8008ccc:	60b9      	str	r1, [r7, #8]
 8008cce:	4613      	mov	r3, r2
 8008cd0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008cd8:	2b20      	cmp	r3, #32
 8008cda:	d132      	bne.n	8008d42 <HAL_UART_Receive_DMA+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8008cdc:	68bb      	ldr	r3, [r7, #8]
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d002      	beq.n	8008ce8 <HAL_UART_Receive_DMA+0x24>
 8008ce2:	88fb      	ldrh	r3, [r7, #6]
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d101      	bne.n	8008cec <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8008ce8:	2301      	movs	r3, #1
 8008cea:	e02b      	b.n	8008d44 <HAL_UART_Receive_DMA+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	2200      	movs	r2, #0
 8008cf0:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	685b      	ldr	r3, [r3, #4]
 8008cf8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d018      	beq.n	8008d32 <HAL_UART_Receive_DMA+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d06:	697b      	ldr	r3, [r7, #20]
 8008d08:	e853 3f00 	ldrex	r3, [r3]
 8008d0c:	613b      	str	r3, [r7, #16]
   return(result);
 8008d0e:	693b      	ldr	r3, [r7, #16]
 8008d10:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008d14:	627b      	str	r3, [r7, #36]	; 0x24
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	461a      	mov	r2, r3
 8008d1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d1e:	623b      	str	r3, [r7, #32]
 8008d20:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d22:	69f9      	ldr	r1, [r7, #28]
 8008d24:	6a3a      	ldr	r2, [r7, #32]
 8008d26:	e841 2300 	strex	r3, r2, [r1]
 8008d2a:	61bb      	str	r3, [r7, #24]
   return(result);
 8008d2c:	69bb      	ldr	r3, [r7, #24]
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d1e6      	bne.n	8008d00 <HAL_UART_Receive_DMA+0x3c>
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8008d32:	88fb      	ldrh	r3, [r7, #6]
 8008d34:	461a      	mov	r2, r3
 8008d36:	68b9      	ldr	r1, [r7, #8]
 8008d38:	68f8      	ldr	r0, [r7, #12]
 8008d3a:	f000 ffe3 	bl	8009d04 <UART_Start_Receive_DMA>
 8008d3e:	4603      	mov	r3, r0
 8008d40:	e000      	b.n	8008d44 <HAL_UART_Receive_DMA+0x80>
  }
  else
  {
    return HAL_BUSY;
 8008d42:	2302      	movs	r3, #2
  }
}
 8008d44:	4618      	mov	r0, r3
 8008d46:	3728      	adds	r7, #40	; 0x28
 8008d48:	46bd      	mov	sp, r7
 8008d4a:	bd80      	pop	{r7, pc}

08008d4c <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8008d4c:	b580      	push	{r7, lr}
 8008d4e:	b090      	sub	sp, #64	; 0x40
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008d58:	63fb      	str	r3, [r7, #60]	; 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8008d60:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	681b      	ldr	r3, [r3, #0]
 8008d66:	689b      	ldr	r3, [r3, #8]
 8008d68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d6c:	2b80      	cmp	r3, #128	; 0x80
 8008d6e:	d139      	bne.n	8008de4 <HAL_UART_DMAStop+0x98>
 8008d70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d72:	2b21      	cmp	r3, #33	; 0x21
 8008d74:	d136      	bne.n	8008de4 <HAL_UART_DMAStop+0x98>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	3308      	adds	r3, #8
 8008d7c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d7e:	6a3b      	ldr	r3, [r7, #32]
 8008d80:	e853 3f00 	ldrex	r3, [r3]
 8008d84:	61fb      	str	r3, [r7, #28]
   return(result);
 8008d86:	69fb      	ldr	r3, [r7, #28]
 8008d88:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008d8c:	637b      	str	r3, [r7, #52]	; 0x34
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	3308      	adds	r3, #8
 8008d94:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008d96:	62fa      	str	r2, [r7, #44]	; 0x2c
 8008d98:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d9a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008d9c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8008d9e:	e841 2300 	strex	r3, r2, [r1]
 8008da2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008da4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d1e5      	bne.n	8008d76 <HAL_UART_DMAStop+0x2a>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d015      	beq.n	8008dde <HAL_UART_DMAStop+0x92>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008db6:	4618      	mov	r0, r3
 8008db8:	f7fb fd64 	bl	8004884 <HAL_DMA_Abort>
 8008dbc:	4603      	mov	r3, r0
 8008dbe:	2b00      	cmp	r3, #0
 8008dc0:	d00d      	beq.n	8008dde <HAL_UART_DMAStop+0x92>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008dc6:	4618      	mov	r0, r3
 8008dc8:	f7fb ff78 	bl	8004cbc <HAL_DMA_GetError>
 8008dcc:	4603      	mov	r3, r0
 8008dce:	2b20      	cmp	r3, #32
 8008dd0:	d105      	bne.n	8008dde <HAL_UART_DMAStop+0x92>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	2210      	movs	r2, #16
 8008dd6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8008dda:	2303      	movs	r3, #3
 8008ddc:	e044      	b.n	8008e68 <HAL_UART_DMAStop+0x11c>
        }
      }
    }

    UART_EndTxTransfer(huart);
 8008dde:	6878      	ldr	r0, [r7, #4]
 8008de0:	f001 f830 	bl	8009e44 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	689b      	ldr	r3, [r3, #8]
 8008dea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008dee:	2b40      	cmp	r3, #64	; 0x40
 8008df0:	d139      	bne.n	8008e66 <HAL_UART_DMAStop+0x11a>
 8008df2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008df4:	2b22      	cmp	r3, #34	; 0x22
 8008df6:	d136      	bne.n	8008e66 <HAL_UART_DMAStop+0x11a>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008df8:	687b      	ldr	r3, [r7, #4]
 8008dfa:	681b      	ldr	r3, [r3, #0]
 8008dfc:	3308      	adds	r3, #8
 8008dfe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	e853 3f00 	ldrex	r3, [r3]
 8008e06:	60bb      	str	r3, [r7, #8]
   return(result);
 8008e08:	68bb      	ldr	r3, [r7, #8]
 8008e0a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008e0e:	633b      	str	r3, [r7, #48]	; 0x30
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	681b      	ldr	r3, [r3, #0]
 8008e14:	3308      	adds	r3, #8
 8008e16:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008e18:	61ba      	str	r2, [r7, #24]
 8008e1a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e1c:	6979      	ldr	r1, [r7, #20]
 8008e1e:	69ba      	ldr	r2, [r7, #24]
 8008e20:	e841 2300 	strex	r3, r2, [r1]
 8008e24:	613b      	str	r3, [r7, #16]
   return(result);
 8008e26:	693b      	ldr	r3, [r7, #16]
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d1e5      	bne.n	8008df8 <HAL_UART_DMAStop+0xac>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	d015      	beq.n	8008e60 <HAL_UART_DMAStop+0x114>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008e38:	4618      	mov	r0, r3
 8008e3a:	f7fb fd23 	bl	8004884 <HAL_DMA_Abort>
 8008e3e:	4603      	mov	r3, r0
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d00d      	beq.n	8008e60 <HAL_UART_DMAStop+0x114>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008e48:	4618      	mov	r0, r3
 8008e4a:	f7fb ff37 	bl	8004cbc <HAL_DMA_GetError>
 8008e4e:	4603      	mov	r3, r0
 8008e50:	2b20      	cmp	r3, #32
 8008e52:	d105      	bne.n	8008e60 <HAL_UART_DMAStop+0x114>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	2210      	movs	r2, #16
 8008e58:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8008e5c:	2303      	movs	r3, #3
 8008e5e:	e003      	b.n	8008e68 <HAL_UART_DMAStop+0x11c>
        }
      }
    }

    UART_EndRxTransfer(huart);
 8008e60:	6878      	ldr	r0, [r7, #4]
 8008e62:	f001 f815 	bl	8009e90 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8008e66:	2300      	movs	r3, #0
}
 8008e68:	4618      	mov	r0, r3
 8008e6a:	3740      	adds	r7, #64	; 0x40
 8008e6c:	46bd      	mov	sp, r7
 8008e6e:	bd80      	pop	{r7, pc}

08008e70 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008e70:	b580      	push	{r7, lr}
 8008e72:	b0ba      	sub	sp, #232	; 0xe8
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	69db      	ldr	r3, [r3, #28]
 8008e7e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	681b      	ldr	r3, [r3, #0]
 8008e88:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	689b      	ldr	r3, [r3, #8]
 8008e92:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008e96:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8008e9a:	f640 030f 	movw	r3, #2063	; 0x80f
 8008e9e:	4013      	ands	r3, r2
 8008ea0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8008ea4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008ea8:	2b00      	cmp	r3, #0
 8008eaa:	d115      	bne.n	8008ed8 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8008eac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008eb0:	f003 0320 	and.w	r3, r3, #32
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d00f      	beq.n	8008ed8 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008eb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008ebc:	f003 0320 	and.w	r3, r3, #32
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d009      	beq.n	8008ed8 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	f000 82ac 	beq.w	8009426 <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8008ed2:	6878      	ldr	r0, [r7, #4]
 8008ed4:	4798      	blx	r3
      }
      return;
 8008ed6:	e2a6      	b.n	8009426 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8008ed8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	f000 8117 	beq.w	8009110 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8008ee2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008ee6:	f003 0301 	and.w	r3, r3, #1
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	d106      	bne.n	8008efc <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8008eee:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8008ef2:	4b85      	ldr	r3, [pc, #532]	; (8009108 <HAL_UART_IRQHandler+0x298>)
 8008ef4:	4013      	ands	r3, r2
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	f000 810a 	beq.w	8009110 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008efc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008f00:	f003 0301 	and.w	r3, r3, #1
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d011      	beq.n	8008f2c <HAL_UART_IRQHandler+0xbc>
 8008f08:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008f0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008f10:	2b00      	cmp	r3, #0
 8008f12:	d00b      	beq.n	8008f2c <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	2201      	movs	r2, #1
 8008f1a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008f22:	f043 0201 	orr.w	r2, r3, #1
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008f2c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008f30:	f003 0302 	and.w	r3, r3, #2
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d011      	beq.n	8008f5c <HAL_UART_IRQHandler+0xec>
 8008f38:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008f3c:	f003 0301 	and.w	r3, r3, #1
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	d00b      	beq.n	8008f5c <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	2202      	movs	r2, #2
 8008f4a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008f52:	f043 0204 	orr.w	r2, r3, #4
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008f5c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008f60:	f003 0304 	and.w	r3, r3, #4
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d011      	beq.n	8008f8c <HAL_UART_IRQHandler+0x11c>
 8008f68:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008f6c:	f003 0301 	and.w	r3, r3, #1
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d00b      	beq.n	8008f8c <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008f74:	687b      	ldr	r3, [r7, #4]
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	2204      	movs	r2, #4
 8008f7a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008f82:	f043 0202 	orr.w	r2, r3, #2
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008f8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008f90:	f003 0308 	and.w	r3, r3, #8
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d017      	beq.n	8008fc8 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008f98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008f9c:	f003 0320 	and.w	r3, r3, #32
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	d105      	bne.n	8008fb0 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008fa4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008fa8:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d00b      	beq.n	8008fc8 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	2208      	movs	r2, #8
 8008fb6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008fbe:	f043 0208 	orr.w	r2, r3, #8
 8008fc2:	687b      	ldr	r3, [r7, #4]
 8008fc4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008fc8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008fcc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d012      	beq.n	8008ffa <HAL_UART_IRQHandler+0x18a>
 8008fd4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008fd8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8008fdc:	2b00      	cmp	r3, #0
 8008fde:	d00c      	beq.n	8008ffa <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008fe8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008ff0:	f043 0220 	orr.w	r2, r3, #32
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009000:	2b00      	cmp	r3, #0
 8009002:	f000 8212 	beq.w	800942a <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8009006:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800900a:	f003 0320 	and.w	r3, r3, #32
 800900e:	2b00      	cmp	r3, #0
 8009010:	d00d      	beq.n	800902e <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8009012:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009016:	f003 0320 	and.w	r3, r3, #32
 800901a:	2b00      	cmp	r3, #0
 800901c:	d007      	beq.n	800902e <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009022:	2b00      	cmp	r3, #0
 8009024:	d003      	beq.n	800902e <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800902a:	6878      	ldr	r0, [r7, #4]
 800902c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800902e:	687b      	ldr	r3, [r7, #4]
 8009030:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009034:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	689b      	ldr	r3, [r3, #8]
 800903e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009042:	2b40      	cmp	r3, #64	; 0x40
 8009044:	d005      	beq.n	8009052 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009046:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800904a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800904e:	2b00      	cmp	r3, #0
 8009050:	d04f      	beq.n	80090f2 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009052:	6878      	ldr	r0, [r7, #4]
 8009054:	f000 ff1c 	bl	8009e90 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009058:	687b      	ldr	r3, [r7, #4]
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	689b      	ldr	r3, [r3, #8]
 800905e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009062:	2b40      	cmp	r3, #64	; 0x40
 8009064:	d141      	bne.n	80090ea <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	3308      	adds	r3, #8
 800906c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009070:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8009074:	e853 3f00 	ldrex	r3, [r3]
 8009078:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800907c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8009080:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009084:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	3308      	adds	r3, #8
 800908e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8009092:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8009096:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800909a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800909e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80090a2:	e841 2300 	strex	r3, r2, [r1]
 80090a6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80090aa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d1d9      	bne.n	8009066 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d013      	beq.n	80090e2 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80090be:	4a13      	ldr	r2, [pc, #76]	; (800910c <HAL_UART_IRQHandler+0x29c>)
 80090c0:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80090c6:	4618      	mov	r0, r3
 80090c8:	f7fb fc4c 	bl	8004964 <HAL_DMA_Abort_IT>
 80090cc:	4603      	mov	r3, r0
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d017      	beq.n	8009102 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80090d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80090d8:	687a      	ldr	r2, [r7, #4]
 80090da:	6f52      	ldr	r2, [r2, #116]	; 0x74
 80090dc:	4610      	mov	r0, r2
 80090de:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80090e0:	e00f      	b.n	8009102 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80090e2:	6878      	ldr	r0, [r7, #4]
 80090e4:	f000 f9d4 	bl	8009490 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80090e8:	e00b      	b.n	8009102 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80090ea:	6878      	ldr	r0, [r7, #4]
 80090ec:	f000 f9d0 	bl	8009490 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80090f0:	e007      	b.n	8009102 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80090f2:	6878      	ldr	r0, [r7, #4]
 80090f4:	f000 f9cc 	bl	8009490 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	2200      	movs	r2, #0
 80090fc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8009100:	e193      	b.n	800942a <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009102:	bf00      	nop
    return;
 8009104:	e191      	b.n	800942a <HAL_UART_IRQHandler+0x5ba>
 8009106:	bf00      	nop
 8009108:	04000120 	.word	0x04000120
 800910c:	0800a1ef 	.word	0x0800a1ef

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009114:	2b01      	cmp	r3, #1
 8009116:	f040 814c 	bne.w	80093b2 <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800911a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800911e:	f003 0310 	and.w	r3, r3, #16
 8009122:	2b00      	cmp	r3, #0
 8009124:	f000 8145 	beq.w	80093b2 <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009128:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800912c:	f003 0310 	and.w	r3, r3, #16
 8009130:	2b00      	cmp	r3, #0
 8009132:	f000 813e 	beq.w	80093b2 <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	2210      	movs	r2, #16
 800913c:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	689b      	ldr	r3, [r3, #8]
 8009144:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009148:	2b40      	cmp	r3, #64	; 0x40
 800914a:	f040 80b6 	bne.w	80092ba <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	685b      	ldr	r3, [r3, #4]
 8009156:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800915a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800915e:	2b00      	cmp	r3, #0
 8009160:	f000 8165 	beq.w	800942e <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009164:	687b      	ldr	r3, [r7, #4]
 8009166:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800916a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800916e:	429a      	cmp	r2, r3
 8009170:	f080 815d 	bcs.w	800942e <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009174:	687b      	ldr	r3, [r7, #4]
 8009176:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800917a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009182:	69db      	ldr	r3, [r3, #28]
 8009184:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009188:	f000 8086 	beq.w	8009298 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009194:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8009198:	e853 3f00 	ldrex	r3, [r3]
 800919c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80091a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80091a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80091a8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	681b      	ldr	r3, [r3, #0]
 80091b0:	461a      	mov	r2, r3
 80091b2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80091b6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80091ba:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091be:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80091c2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80091c6:	e841 2300 	strex	r3, r2, [r1]
 80091ca:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80091ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d1da      	bne.n	800918c <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	3308      	adds	r3, #8
 80091dc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091de:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80091e0:	e853 3f00 	ldrex	r3, [r3]
 80091e4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 80091e6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80091e8:	f023 0301 	bic.w	r3, r3, #1
 80091ec:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	681b      	ldr	r3, [r3, #0]
 80091f4:	3308      	adds	r3, #8
 80091f6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80091fa:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80091fe:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009200:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8009202:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8009206:	e841 2300 	strex	r3, r2, [r1]
 800920a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800920c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800920e:	2b00      	cmp	r3, #0
 8009210:	d1e1      	bne.n	80091d6 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	3308      	adds	r3, #8
 8009218:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800921a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800921c:	e853 3f00 	ldrex	r3, [r3]
 8009220:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8009222:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009224:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009228:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	3308      	adds	r3, #8
 8009232:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8009236:	66fa      	str	r2, [r7, #108]	; 0x6c
 8009238:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800923a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800923c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800923e:	e841 2300 	strex	r3, r2, [r1]
 8009242:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8009244:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009246:	2b00      	cmp	r3, #0
 8009248:	d1e3      	bne.n	8009212 <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	2220      	movs	r2, #32
 800924e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	2200      	movs	r2, #0
 8009256:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	681b      	ldr	r3, [r3, #0]
 800925c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800925e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009260:	e853 3f00 	ldrex	r3, [r3]
 8009264:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8009266:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009268:	f023 0310 	bic.w	r3, r3, #16
 800926c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	681b      	ldr	r3, [r3, #0]
 8009274:	461a      	mov	r2, r3
 8009276:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800927a:	65bb      	str	r3, [r7, #88]	; 0x58
 800927c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800927e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009280:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009282:	e841 2300 	strex	r3, r2, [r1]
 8009286:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8009288:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800928a:	2b00      	cmp	r3, #0
 800928c:	d1e4      	bne.n	8009258 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800928e:	687b      	ldr	r3, [r7, #4]
 8009290:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009292:	4618      	mov	r0, r3
 8009294:	f7fb faf6 	bl	8004884 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	2202      	movs	r2, #2
 800929c:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80092aa:	b29b      	uxth	r3, r3
 80092ac:	1ad3      	subs	r3, r2, r3
 80092ae:	b29b      	uxth	r3, r3
 80092b0:	4619      	mov	r1, r3
 80092b2:	6878      	ldr	r0, [r7, #4]
 80092b4:	f000 f8f6 	bl	80094a4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80092b8:	e0b9      	b.n	800942e <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80092c6:	b29b      	uxth	r3, r3
 80092c8:	1ad3      	subs	r3, r2, r3
 80092ca:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80092d4:	b29b      	uxth	r3, r3
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	f000 80ab 	beq.w	8009432 <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 80092dc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	f000 80a6 	beq.w	8009432 <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092ee:	e853 3f00 	ldrex	r3, [r3]
 80092f2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80092f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80092f6:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80092fa:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	461a      	mov	r2, r3
 8009304:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8009308:	647b      	str	r3, [r7, #68]	; 0x44
 800930a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800930c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800930e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009310:	e841 2300 	strex	r3, r2, [r1]
 8009314:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8009316:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009318:	2b00      	cmp	r3, #0
 800931a:	d1e4      	bne.n	80092e6 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	3308      	adds	r3, #8
 8009322:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009326:	e853 3f00 	ldrex	r3, [r3]
 800932a:	623b      	str	r3, [r7, #32]
   return(result);
 800932c:	6a3b      	ldr	r3, [r7, #32]
 800932e:	f023 0301 	bic.w	r3, r3, #1
 8009332:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	3308      	adds	r3, #8
 800933c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8009340:	633a      	str	r2, [r7, #48]	; 0x30
 8009342:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009344:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009346:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009348:	e841 2300 	strex	r3, r2, [r1]
 800934c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800934e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009350:	2b00      	cmp	r3, #0
 8009352:	d1e3      	bne.n	800931c <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	2220      	movs	r2, #32
 8009358:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	2200      	movs	r2, #0
 8009360:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	2200      	movs	r2, #0
 8009366:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800936e:	693b      	ldr	r3, [r7, #16]
 8009370:	e853 3f00 	ldrex	r3, [r3]
 8009374:	60fb      	str	r3, [r7, #12]
   return(result);
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	f023 0310 	bic.w	r3, r3, #16
 800937c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	461a      	mov	r2, r3
 8009386:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800938a:	61fb      	str	r3, [r7, #28]
 800938c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800938e:	69b9      	ldr	r1, [r7, #24]
 8009390:	69fa      	ldr	r2, [r7, #28]
 8009392:	e841 2300 	strex	r3, r2, [r1]
 8009396:	617b      	str	r3, [r7, #20]
   return(result);
 8009398:	697b      	ldr	r3, [r7, #20]
 800939a:	2b00      	cmp	r3, #0
 800939c:	d1e4      	bne.n	8009368 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	2202      	movs	r2, #2
 80093a2:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80093a4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80093a8:	4619      	mov	r1, r3
 80093aa:	6878      	ldr	r0, [r7, #4]
 80093ac:	f000 f87a 	bl	80094a4 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80093b0:	e03f      	b.n	8009432 <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80093b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80093b6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d00e      	beq.n	80093dc <HAL_UART_IRQHandler+0x56c>
 80093be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80093c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d008      	beq.n	80093dc <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80093d2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80093d4:	6878      	ldr	r0, [r7, #4]
 80093d6:	f000 f871 	bl	80094bc <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80093da:	e02d      	b.n	8009438 <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80093dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80093e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d00e      	beq.n	8009406 <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80093e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80093ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d008      	beq.n	8009406 <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d01c      	beq.n	8009436 <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009400:	6878      	ldr	r0, [r7, #4]
 8009402:	4798      	blx	r3
    }
    return;
 8009404:	e017      	b.n	8009436 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009406:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800940a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800940e:	2b00      	cmp	r3, #0
 8009410:	d012      	beq.n	8009438 <HAL_UART_IRQHandler+0x5c8>
 8009412:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8009416:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800941a:	2b00      	cmp	r3, #0
 800941c:	d00c      	beq.n	8009438 <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 800941e:	6878      	ldr	r0, [r7, #4]
 8009420:	f000 fefb 	bl	800a21a <UART_EndTransmit_IT>
    return;
 8009424:	e008      	b.n	8009438 <HAL_UART_IRQHandler+0x5c8>
      return;
 8009426:	bf00      	nop
 8009428:	e006      	b.n	8009438 <HAL_UART_IRQHandler+0x5c8>
    return;
 800942a:	bf00      	nop
 800942c:	e004      	b.n	8009438 <HAL_UART_IRQHandler+0x5c8>
      return;
 800942e:	bf00      	nop
 8009430:	e002      	b.n	8009438 <HAL_UART_IRQHandler+0x5c8>
      return;
 8009432:	bf00      	nop
 8009434:	e000      	b.n	8009438 <HAL_UART_IRQHandler+0x5c8>
    return;
 8009436:	bf00      	nop
  }

}
 8009438:	37e8      	adds	r7, #232	; 0xe8
 800943a:	46bd      	mov	sp, r7
 800943c:	bd80      	pop	{r7, pc}
 800943e:	bf00      	nop

08009440 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009440:	b480      	push	{r7}
 8009442:	b083      	sub	sp, #12
 8009444:	af00      	add	r7, sp, #0
 8009446:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009448:	bf00      	nop
 800944a:	370c      	adds	r7, #12
 800944c:	46bd      	mov	sp, r7
 800944e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009452:	4770      	bx	lr

08009454 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8009454:	b480      	push	{r7}
 8009456:	b083      	sub	sp, #12
 8009458:	af00      	add	r7, sp, #0
 800945a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800945c:	bf00      	nop
 800945e:	370c      	adds	r7, #12
 8009460:	46bd      	mov	sp, r7
 8009462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009466:	4770      	bx	lr

08009468 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8009468:	b480      	push	{r7}
 800946a:	b083      	sub	sp, #12
 800946c:	af00      	add	r7, sp, #0
 800946e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8009470:	bf00      	nop
 8009472:	370c      	adds	r7, #12
 8009474:	46bd      	mov	sp, r7
 8009476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800947a:	4770      	bx	lr

0800947c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800947c:	b480      	push	{r7}
 800947e:	b083      	sub	sp, #12
 8009480:	af00      	add	r7, sp, #0
 8009482:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8009484:	bf00      	nop
 8009486:	370c      	adds	r7, #12
 8009488:	46bd      	mov	sp, r7
 800948a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800948e:	4770      	bx	lr

08009490 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8009490:	b480      	push	{r7}
 8009492:	b083      	sub	sp, #12
 8009494:	af00      	add	r7, sp, #0
 8009496:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8009498:	bf00      	nop
 800949a:	370c      	adds	r7, #12
 800949c:	46bd      	mov	sp, r7
 800949e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a2:	4770      	bx	lr

080094a4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80094a4:	b480      	push	{r7}
 80094a6:	b083      	sub	sp, #12
 80094a8:	af00      	add	r7, sp, #0
 80094aa:	6078      	str	r0, [r7, #4]
 80094ac:	460b      	mov	r3, r1
 80094ae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80094b0:	bf00      	nop
 80094b2:	370c      	adds	r7, #12
 80094b4:	46bd      	mov	sp, r7
 80094b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ba:	4770      	bx	lr

080094bc <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80094bc:	b480      	push	{r7}
 80094be:	b083      	sub	sp, #12
 80094c0:	af00      	add	r7, sp, #0
 80094c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 80094c4:	bf00      	nop
 80094c6:	370c      	adds	r7, #12
 80094c8:	46bd      	mov	sp, r7
 80094ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094ce:	4770      	bx	lr

080094d0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80094d0:	b580      	push	{r7, lr}
 80094d2:	b088      	sub	sp, #32
 80094d4:	af00      	add	r7, sp, #0
 80094d6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80094d8:	2300      	movs	r3, #0
 80094da:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80094dc:	687b      	ldr	r3, [r7, #4]
 80094de:	689a      	ldr	r2, [r3, #8]
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	691b      	ldr	r3, [r3, #16]
 80094e4:	431a      	orrs	r2, r3
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	695b      	ldr	r3, [r3, #20]
 80094ea:	431a      	orrs	r2, r3
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	69db      	ldr	r3, [r3, #28]
 80094f0:	4313      	orrs	r3, r2
 80094f2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	681a      	ldr	r2, [r3, #0]
 80094fa:	4ba6      	ldr	r3, [pc, #664]	; (8009794 <UART_SetConfig+0x2c4>)
 80094fc:	4013      	ands	r3, r2
 80094fe:	687a      	ldr	r2, [r7, #4]
 8009500:	6812      	ldr	r2, [r2, #0]
 8009502:	6979      	ldr	r1, [r7, #20]
 8009504:	430b      	orrs	r3, r1
 8009506:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	685b      	ldr	r3, [r3, #4]
 800950e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	68da      	ldr	r2, [r3, #12]
 8009516:	687b      	ldr	r3, [r7, #4]
 8009518:	681b      	ldr	r3, [r3, #0]
 800951a:	430a      	orrs	r2, r1
 800951c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	699b      	ldr	r3, [r3, #24]
 8009522:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	6a1b      	ldr	r3, [r3, #32]
 8009528:	697a      	ldr	r2, [r7, #20]
 800952a:	4313      	orrs	r3, r2
 800952c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800952e:	687b      	ldr	r3, [r7, #4]
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	689b      	ldr	r3, [r3, #8]
 8009534:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	697a      	ldr	r2, [r7, #20]
 800953e:	430a      	orrs	r2, r1
 8009540:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	4a94      	ldr	r2, [pc, #592]	; (8009798 <UART_SetConfig+0x2c8>)
 8009548:	4293      	cmp	r3, r2
 800954a:	d120      	bne.n	800958e <UART_SetConfig+0xbe>
 800954c:	4b93      	ldr	r3, [pc, #588]	; (800979c <UART_SetConfig+0x2cc>)
 800954e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009552:	f003 0303 	and.w	r3, r3, #3
 8009556:	2b03      	cmp	r3, #3
 8009558:	d816      	bhi.n	8009588 <UART_SetConfig+0xb8>
 800955a:	a201      	add	r2, pc, #4	; (adr r2, 8009560 <UART_SetConfig+0x90>)
 800955c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009560:	08009571 	.word	0x08009571
 8009564:	0800957d 	.word	0x0800957d
 8009568:	08009577 	.word	0x08009577
 800956c:	08009583 	.word	0x08009583
 8009570:	2301      	movs	r3, #1
 8009572:	77fb      	strb	r3, [r7, #31]
 8009574:	e150      	b.n	8009818 <UART_SetConfig+0x348>
 8009576:	2302      	movs	r3, #2
 8009578:	77fb      	strb	r3, [r7, #31]
 800957a:	e14d      	b.n	8009818 <UART_SetConfig+0x348>
 800957c:	2304      	movs	r3, #4
 800957e:	77fb      	strb	r3, [r7, #31]
 8009580:	e14a      	b.n	8009818 <UART_SetConfig+0x348>
 8009582:	2308      	movs	r3, #8
 8009584:	77fb      	strb	r3, [r7, #31]
 8009586:	e147      	b.n	8009818 <UART_SetConfig+0x348>
 8009588:	2310      	movs	r3, #16
 800958a:	77fb      	strb	r3, [r7, #31]
 800958c:	e144      	b.n	8009818 <UART_SetConfig+0x348>
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	4a83      	ldr	r2, [pc, #524]	; (80097a0 <UART_SetConfig+0x2d0>)
 8009594:	4293      	cmp	r3, r2
 8009596:	d132      	bne.n	80095fe <UART_SetConfig+0x12e>
 8009598:	4b80      	ldr	r3, [pc, #512]	; (800979c <UART_SetConfig+0x2cc>)
 800959a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800959e:	f003 030c 	and.w	r3, r3, #12
 80095a2:	2b0c      	cmp	r3, #12
 80095a4:	d828      	bhi.n	80095f8 <UART_SetConfig+0x128>
 80095a6:	a201      	add	r2, pc, #4	; (adr r2, 80095ac <UART_SetConfig+0xdc>)
 80095a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80095ac:	080095e1 	.word	0x080095e1
 80095b0:	080095f9 	.word	0x080095f9
 80095b4:	080095f9 	.word	0x080095f9
 80095b8:	080095f9 	.word	0x080095f9
 80095bc:	080095ed 	.word	0x080095ed
 80095c0:	080095f9 	.word	0x080095f9
 80095c4:	080095f9 	.word	0x080095f9
 80095c8:	080095f9 	.word	0x080095f9
 80095cc:	080095e7 	.word	0x080095e7
 80095d0:	080095f9 	.word	0x080095f9
 80095d4:	080095f9 	.word	0x080095f9
 80095d8:	080095f9 	.word	0x080095f9
 80095dc:	080095f3 	.word	0x080095f3
 80095e0:	2300      	movs	r3, #0
 80095e2:	77fb      	strb	r3, [r7, #31]
 80095e4:	e118      	b.n	8009818 <UART_SetConfig+0x348>
 80095e6:	2302      	movs	r3, #2
 80095e8:	77fb      	strb	r3, [r7, #31]
 80095ea:	e115      	b.n	8009818 <UART_SetConfig+0x348>
 80095ec:	2304      	movs	r3, #4
 80095ee:	77fb      	strb	r3, [r7, #31]
 80095f0:	e112      	b.n	8009818 <UART_SetConfig+0x348>
 80095f2:	2308      	movs	r3, #8
 80095f4:	77fb      	strb	r3, [r7, #31]
 80095f6:	e10f      	b.n	8009818 <UART_SetConfig+0x348>
 80095f8:	2310      	movs	r3, #16
 80095fa:	77fb      	strb	r3, [r7, #31]
 80095fc:	e10c      	b.n	8009818 <UART_SetConfig+0x348>
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	4a68      	ldr	r2, [pc, #416]	; (80097a4 <UART_SetConfig+0x2d4>)
 8009604:	4293      	cmp	r3, r2
 8009606:	d120      	bne.n	800964a <UART_SetConfig+0x17a>
 8009608:	4b64      	ldr	r3, [pc, #400]	; (800979c <UART_SetConfig+0x2cc>)
 800960a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800960e:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8009612:	2b30      	cmp	r3, #48	; 0x30
 8009614:	d013      	beq.n	800963e <UART_SetConfig+0x16e>
 8009616:	2b30      	cmp	r3, #48	; 0x30
 8009618:	d814      	bhi.n	8009644 <UART_SetConfig+0x174>
 800961a:	2b20      	cmp	r3, #32
 800961c:	d009      	beq.n	8009632 <UART_SetConfig+0x162>
 800961e:	2b20      	cmp	r3, #32
 8009620:	d810      	bhi.n	8009644 <UART_SetConfig+0x174>
 8009622:	2b00      	cmp	r3, #0
 8009624:	d002      	beq.n	800962c <UART_SetConfig+0x15c>
 8009626:	2b10      	cmp	r3, #16
 8009628:	d006      	beq.n	8009638 <UART_SetConfig+0x168>
 800962a:	e00b      	b.n	8009644 <UART_SetConfig+0x174>
 800962c:	2300      	movs	r3, #0
 800962e:	77fb      	strb	r3, [r7, #31]
 8009630:	e0f2      	b.n	8009818 <UART_SetConfig+0x348>
 8009632:	2302      	movs	r3, #2
 8009634:	77fb      	strb	r3, [r7, #31]
 8009636:	e0ef      	b.n	8009818 <UART_SetConfig+0x348>
 8009638:	2304      	movs	r3, #4
 800963a:	77fb      	strb	r3, [r7, #31]
 800963c:	e0ec      	b.n	8009818 <UART_SetConfig+0x348>
 800963e:	2308      	movs	r3, #8
 8009640:	77fb      	strb	r3, [r7, #31]
 8009642:	e0e9      	b.n	8009818 <UART_SetConfig+0x348>
 8009644:	2310      	movs	r3, #16
 8009646:	77fb      	strb	r3, [r7, #31]
 8009648:	e0e6      	b.n	8009818 <UART_SetConfig+0x348>
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	4a56      	ldr	r2, [pc, #344]	; (80097a8 <UART_SetConfig+0x2d8>)
 8009650:	4293      	cmp	r3, r2
 8009652:	d120      	bne.n	8009696 <UART_SetConfig+0x1c6>
 8009654:	4b51      	ldr	r3, [pc, #324]	; (800979c <UART_SetConfig+0x2cc>)
 8009656:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800965a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800965e:	2bc0      	cmp	r3, #192	; 0xc0
 8009660:	d013      	beq.n	800968a <UART_SetConfig+0x1ba>
 8009662:	2bc0      	cmp	r3, #192	; 0xc0
 8009664:	d814      	bhi.n	8009690 <UART_SetConfig+0x1c0>
 8009666:	2b80      	cmp	r3, #128	; 0x80
 8009668:	d009      	beq.n	800967e <UART_SetConfig+0x1ae>
 800966a:	2b80      	cmp	r3, #128	; 0x80
 800966c:	d810      	bhi.n	8009690 <UART_SetConfig+0x1c0>
 800966e:	2b00      	cmp	r3, #0
 8009670:	d002      	beq.n	8009678 <UART_SetConfig+0x1a8>
 8009672:	2b40      	cmp	r3, #64	; 0x40
 8009674:	d006      	beq.n	8009684 <UART_SetConfig+0x1b4>
 8009676:	e00b      	b.n	8009690 <UART_SetConfig+0x1c0>
 8009678:	2300      	movs	r3, #0
 800967a:	77fb      	strb	r3, [r7, #31]
 800967c:	e0cc      	b.n	8009818 <UART_SetConfig+0x348>
 800967e:	2302      	movs	r3, #2
 8009680:	77fb      	strb	r3, [r7, #31]
 8009682:	e0c9      	b.n	8009818 <UART_SetConfig+0x348>
 8009684:	2304      	movs	r3, #4
 8009686:	77fb      	strb	r3, [r7, #31]
 8009688:	e0c6      	b.n	8009818 <UART_SetConfig+0x348>
 800968a:	2308      	movs	r3, #8
 800968c:	77fb      	strb	r3, [r7, #31]
 800968e:	e0c3      	b.n	8009818 <UART_SetConfig+0x348>
 8009690:	2310      	movs	r3, #16
 8009692:	77fb      	strb	r3, [r7, #31]
 8009694:	e0c0      	b.n	8009818 <UART_SetConfig+0x348>
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	4a44      	ldr	r2, [pc, #272]	; (80097ac <UART_SetConfig+0x2dc>)
 800969c:	4293      	cmp	r3, r2
 800969e:	d125      	bne.n	80096ec <UART_SetConfig+0x21c>
 80096a0:	4b3e      	ldr	r3, [pc, #248]	; (800979c <UART_SetConfig+0x2cc>)
 80096a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80096a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80096aa:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80096ae:	d017      	beq.n	80096e0 <UART_SetConfig+0x210>
 80096b0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80096b4:	d817      	bhi.n	80096e6 <UART_SetConfig+0x216>
 80096b6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80096ba:	d00b      	beq.n	80096d4 <UART_SetConfig+0x204>
 80096bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80096c0:	d811      	bhi.n	80096e6 <UART_SetConfig+0x216>
 80096c2:	2b00      	cmp	r3, #0
 80096c4:	d003      	beq.n	80096ce <UART_SetConfig+0x1fe>
 80096c6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80096ca:	d006      	beq.n	80096da <UART_SetConfig+0x20a>
 80096cc:	e00b      	b.n	80096e6 <UART_SetConfig+0x216>
 80096ce:	2300      	movs	r3, #0
 80096d0:	77fb      	strb	r3, [r7, #31]
 80096d2:	e0a1      	b.n	8009818 <UART_SetConfig+0x348>
 80096d4:	2302      	movs	r3, #2
 80096d6:	77fb      	strb	r3, [r7, #31]
 80096d8:	e09e      	b.n	8009818 <UART_SetConfig+0x348>
 80096da:	2304      	movs	r3, #4
 80096dc:	77fb      	strb	r3, [r7, #31]
 80096de:	e09b      	b.n	8009818 <UART_SetConfig+0x348>
 80096e0:	2308      	movs	r3, #8
 80096e2:	77fb      	strb	r3, [r7, #31]
 80096e4:	e098      	b.n	8009818 <UART_SetConfig+0x348>
 80096e6:	2310      	movs	r3, #16
 80096e8:	77fb      	strb	r3, [r7, #31]
 80096ea:	e095      	b.n	8009818 <UART_SetConfig+0x348>
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	4a2f      	ldr	r2, [pc, #188]	; (80097b0 <UART_SetConfig+0x2e0>)
 80096f2:	4293      	cmp	r3, r2
 80096f4:	d125      	bne.n	8009742 <UART_SetConfig+0x272>
 80096f6:	4b29      	ldr	r3, [pc, #164]	; (800979c <UART_SetConfig+0x2cc>)
 80096f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80096fc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8009700:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8009704:	d017      	beq.n	8009736 <UART_SetConfig+0x266>
 8009706:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800970a:	d817      	bhi.n	800973c <UART_SetConfig+0x26c>
 800970c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009710:	d00b      	beq.n	800972a <UART_SetConfig+0x25a>
 8009712:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009716:	d811      	bhi.n	800973c <UART_SetConfig+0x26c>
 8009718:	2b00      	cmp	r3, #0
 800971a:	d003      	beq.n	8009724 <UART_SetConfig+0x254>
 800971c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009720:	d006      	beq.n	8009730 <UART_SetConfig+0x260>
 8009722:	e00b      	b.n	800973c <UART_SetConfig+0x26c>
 8009724:	2301      	movs	r3, #1
 8009726:	77fb      	strb	r3, [r7, #31]
 8009728:	e076      	b.n	8009818 <UART_SetConfig+0x348>
 800972a:	2302      	movs	r3, #2
 800972c:	77fb      	strb	r3, [r7, #31]
 800972e:	e073      	b.n	8009818 <UART_SetConfig+0x348>
 8009730:	2304      	movs	r3, #4
 8009732:	77fb      	strb	r3, [r7, #31]
 8009734:	e070      	b.n	8009818 <UART_SetConfig+0x348>
 8009736:	2308      	movs	r3, #8
 8009738:	77fb      	strb	r3, [r7, #31]
 800973a:	e06d      	b.n	8009818 <UART_SetConfig+0x348>
 800973c:	2310      	movs	r3, #16
 800973e:	77fb      	strb	r3, [r7, #31]
 8009740:	e06a      	b.n	8009818 <UART_SetConfig+0x348>
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	4a1b      	ldr	r2, [pc, #108]	; (80097b4 <UART_SetConfig+0x2e4>)
 8009748:	4293      	cmp	r3, r2
 800974a:	d138      	bne.n	80097be <UART_SetConfig+0x2ee>
 800974c:	4b13      	ldr	r3, [pc, #76]	; (800979c <UART_SetConfig+0x2cc>)
 800974e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009752:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8009756:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800975a:	d017      	beq.n	800978c <UART_SetConfig+0x2bc>
 800975c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8009760:	d82a      	bhi.n	80097b8 <UART_SetConfig+0x2e8>
 8009762:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009766:	d00b      	beq.n	8009780 <UART_SetConfig+0x2b0>
 8009768:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800976c:	d824      	bhi.n	80097b8 <UART_SetConfig+0x2e8>
 800976e:	2b00      	cmp	r3, #0
 8009770:	d003      	beq.n	800977a <UART_SetConfig+0x2aa>
 8009772:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009776:	d006      	beq.n	8009786 <UART_SetConfig+0x2b6>
 8009778:	e01e      	b.n	80097b8 <UART_SetConfig+0x2e8>
 800977a:	2300      	movs	r3, #0
 800977c:	77fb      	strb	r3, [r7, #31]
 800977e:	e04b      	b.n	8009818 <UART_SetConfig+0x348>
 8009780:	2302      	movs	r3, #2
 8009782:	77fb      	strb	r3, [r7, #31]
 8009784:	e048      	b.n	8009818 <UART_SetConfig+0x348>
 8009786:	2304      	movs	r3, #4
 8009788:	77fb      	strb	r3, [r7, #31]
 800978a:	e045      	b.n	8009818 <UART_SetConfig+0x348>
 800978c:	2308      	movs	r3, #8
 800978e:	77fb      	strb	r3, [r7, #31]
 8009790:	e042      	b.n	8009818 <UART_SetConfig+0x348>
 8009792:	bf00      	nop
 8009794:	efff69f3 	.word	0xefff69f3
 8009798:	40011000 	.word	0x40011000
 800979c:	40023800 	.word	0x40023800
 80097a0:	40004400 	.word	0x40004400
 80097a4:	40004800 	.word	0x40004800
 80097a8:	40004c00 	.word	0x40004c00
 80097ac:	40005000 	.word	0x40005000
 80097b0:	40011400 	.word	0x40011400
 80097b4:	40007800 	.word	0x40007800
 80097b8:	2310      	movs	r3, #16
 80097ba:	77fb      	strb	r3, [r7, #31]
 80097bc:	e02c      	b.n	8009818 <UART_SetConfig+0x348>
 80097be:	687b      	ldr	r3, [r7, #4]
 80097c0:	681b      	ldr	r3, [r3, #0]
 80097c2:	4a72      	ldr	r2, [pc, #456]	; (800998c <UART_SetConfig+0x4bc>)
 80097c4:	4293      	cmp	r3, r2
 80097c6:	d125      	bne.n	8009814 <UART_SetConfig+0x344>
 80097c8:	4b71      	ldr	r3, [pc, #452]	; (8009990 <UART_SetConfig+0x4c0>)
 80097ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80097ce:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80097d2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80097d6:	d017      	beq.n	8009808 <UART_SetConfig+0x338>
 80097d8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80097dc:	d817      	bhi.n	800980e <UART_SetConfig+0x33e>
 80097de:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80097e2:	d00b      	beq.n	80097fc <UART_SetConfig+0x32c>
 80097e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80097e8:	d811      	bhi.n	800980e <UART_SetConfig+0x33e>
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d003      	beq.n	80097f6 <UART_SetConfig+0x326>
 80097ee:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80097f2:	d006      	beq.n	8009802 <UART_SetConfig+0x332>
 80097f4:	e00b      	b.n	800980e <UART_SetConfig+0x33e>
 80097f6:	2300      	movs	r3, #0
 80097f8:	77fb      	strb	r3, [r7, #31]
 80097fa:	e00d      	b.n	8009818 <UART_SetConfig+0x348>
 80097fc:	2302      	movs	r3, #2
 80097fe:	77fb      	strb	r3, [r7, #31]
 8009800:	e00a      	b.n	8009818 <UART_SetConfig+0x348>
 8009802:	2304      	movs	r3, #4
 8009804:	77fb      	strb	r3, [r7, #31]
 8009806:	e007      	b.n	8009818 <UART_SetConfig+0x348>
 8009808:	2308      	movs	r3, #8
 800980a:	77fb      	strb	r3, [r7, #31]
 800980c:	e004      	b.n	8009818 <UART_SetConfig+0x348>
 800980e:	2310      	movs	r3, #16
 8009810:	77fb      	strb	r3, [r7, #31]
 8009812:	e001      	b.n	8009818 <UART_SetConfig+0x348>
 8009814:	2310      	movs	r3, #16
 8009816:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	69db      	ldr	r3, [r3, #28]
 800981c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009820:	d15b      	bne.n	80098da <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8009822:	7ffb      	ldrb	r3, [r7, #31]
 8009824:	2b08      	cmp	r3, #8
 8009826:	d828      	bhi.n	800987a <UART_SetConfig+0x3aa>
 8009828:	a201      	add	r2, pc, #4	; (adr r2, 8009830 <UART_SetConfig+0x360>)
 800982a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800982e:	bf00      	nop
 8009830:	08009855 	.word	0x08009855
 8009834:	0800985d 	.word	0x0800985d
 8009838:	08009865 	.word	0x08009865
 800983c:	0800987b 	.word	0x0800987b
 8009840:	0800986b 	.word	0x0800986b
 8009844:	0800987b 	.word	0x0800987b
 8009848:	0800987b 	.word	0x0800987b
 800984c:	0800987b 	.word	0x0800987b
 8009850:	08009873 	.word	0x08009873
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009854:	f7fd fcb2 	bl	80071bc <HAL_RCC_GetPCLK1Freq>
 8009858:	61b8      	str	r0, [r7, #24]
        break;
 800985a:	e013      	b.n	8009884 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800985c:	f7fd fcc2 	bl	80071e4 <HAL_RCC_GetPCLK2Freq>
 8009860:	61b8      	str	r0, [r7, #24]
        break;
 8009862:	e00f      	b.n	8009884 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009864:	4b4b      	ldr	r3, [pc, #300]	; (8009994 <UART_SetConfig+0x4c4>)
 8009866:	61bb      	str	r3, [r7, #24]
        break;
 8009868:	e00c      	b.n	8009884 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800986a:	f7fd fb95 	bl	8006f98 <HAL_RCC_GetSysClockFreq>
 800986e:	61b8      	str	r0, [r7, #24]
        break;
 8009870:	e008      	b.n	8009884 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009872:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009876:	61bb      	str	r3, [r7, #24]
        break;
 8009878:	e004      	b.n	8009884 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800987a:	2300      	movs	r3, #0
 800987c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800987e:	2301      	movs	r3, #1
 8009880:	77bb      	strb	r3, [r7, #30]
        break;
 8009882:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8009884:	69bb      	ldr	r3, [r7, #24]
 8009886:	2b00      	cmp	r3, #0
 8009888:	d074      	beq.n	8009974 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800988a:	69bb      	ldr	r3, [r7, #24]
 800988c:	005a      	lsls	r2, r3, #1
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	685b      	ldr	r3, [r3, #4]
 8009892:	085b      	lsrs	r3, r3, #1
 8009894:	441a      	add	r2, r3
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	685b      	ldr	r3, [r3, #4]
 800989a:	fbb2 f3f3 	udiv	r3, r2, r3
 800989e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80098a0:	693b      	ldr	r3, [r7, #16]
 80098a2:	2b0f      	cmp	r3, #15
 80098a4:	d916      	bls.n	80098d4 <UART_SetConfig+0x404>
 80098a6:	693b      	ldr	r3, [r7, #16]
 80098a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80098ac:	d212      	bcs.n	80098d4 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80098ae:	693b      	ldr	r3, [r7, #16]
 80098b0:	b29b      	uxth	r3, r3
 80098b2:	f023 030f 	bic.w	r3, r3, #15
 80098b6:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80098b8:	693b      	ldr	r3, [r7, #16]
 80098ba:	085b      	lsrs	r3, r3, #1
 80098bc:	b29b      	uxth	r3, r3
 80098be:	f003 0307 	and.w	r3, r3, #7
 80098c2:	b29a      	uxth	r2, r3
 80098c4:	89fb      	ldrh	r3, [r7, #14]
 80098c6:	4313      	orrs	r3, r2
 80098c8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	89fa      	ldrh	r2, [r7, #14]
 80098d0:	60da      	str	r2, [r3, #12]
 80098d2:	e04f      	b.n	8009974 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80098d4:	2301      	movs	r3, #1
 80098d6:	77bb      	strb	r3, [r7, #30]
 80098d8:	e04c      	b.n	8009974 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80098da:	7ffb      	ldrb	r3, [r7, #31]
 80098dc:	2b08      	cmp	r3, #8
 80098de:	d828      	bhi.n	8009932 <UART_SetConfig+0x462>
 80098e0:	a201      	add	r2, pc, #4	; (adr r2, 80098e8 <UART_SetConfig+0x418>)
 80098e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80098e6:	bf00      	nop
 80098e8:	0800990d 	.word	0x0800990d
 80098ec:	08009915 	.word	0x08009915
 80098f0:	0800991d 	.word	0x0800991d
 80098f4:	08009933 	.word	0x08009933
 80098f8:	08009923 	.word	0x08009923
 80098fc:	08009933 	.word	0x08009933
 8009900:	08009933 	.word	0x08009933
 8009904:	08009933 	.word	0x08009933
 8009908:	0800992b 	.word	0x0800992b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800990c:	f7fd fc56 	bl	80071bc <HAL_RCC_GetPCLK1Freq>
 8009910:	61b8      	str	r0, [r7, #24]
        break;
 8009912:	e013      	b.n	800993c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009914:	f7fd fc66 	bl	80071e4 <HAL_RCC_GetPCLK2Freq>
 8009918:	61b8      	str	r0, [r7, #24]
        break;
 800991a:	e00f      	b.n	800993c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800991c:	4b1d      	ldr	r3, [pc, #116]	; (8009994 <UART_SetConfig+0x4c4>)
 800991e:	61bb      	str	r3, [r7, #24]
        break;
 8009920:	e00c      	b.n	800993c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009922:	f7fd fb39 	bl	8006f98 <HAL_RCC_GetSysClockFreq>
 8009926:	61b8      	str	r0, [r7, #24]
        break;
 8009928:	e008      	b.n	800993c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800992a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800992e:	61bb      	str	r3, [r7, #24]
        break;
 8009930:	e004      	b.n	800993c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8009932:	2300      	movs	r3, #0
 8009934:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8009936:	2301      	movs	r3, #1
 8009938:	77bb      	strb	r3, [r7, #30]
        break;
 800993a:	bf00      	nop
    }

    if (pclk != 0U)
 800993c:	69bb      	ldr	r3, [r7, #24]
 800993e:	2b00      	cmp	r3, #0
 8009940:	d018      	beq.n	8009974 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	685b      	ldr	r3, [r3, #4]
 8009946:	085a      	lsrs	r2, r3, #1
 8009948:	69bb      	ldr	r3, [r7, #24]
 800994a:	441a      	add	r2, r3
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	685b      	ldr	r3, [r3, #4]
 8009950:	fbb2 f3f3 	udiv	r3, r2, r3
 8009954:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009956:	693b      	ldr	r3, [r7, #16]
 8009958:	2b0f      	cmp	r3, #15
 800995a:	d909      	bls.n	8009970 <UART_SetConfig+0x4a0>
 800995c:	693b      	ldr	r3, [r7, #16]
 800995e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009962:	d205      	bcs.n	8009970 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009964:	693b      	ldr	r3, [r7, #16]
 8009966:	b29a      	uxth	r2, r3
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	60da      	str	r2, [r3, #12]
 800996e:	e001      	b.n	8009974 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8009970:	2301      	movs	r3, #1
 8009972:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	2200      	movs	r2, #0
 8009978:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	2200      	movs	r2, #0
 800997e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8009980:	7fbb      	ldrb	r3, [r7, #30]
}
 8009982:	4618      	mov	r0, r3
 8009984:	3720      	adds	r7, #32
 8009986:	46bd      	mov	sp, r7
 8009988:	bd80      	pop	{r7, pc}
 800998a:	bf00      	nop
 800998c:	40007c00 	.word	0x40007c00
 8009990:	40023800 	.word	0x40023800
 8009994:	00f42400 	.word	0x00f42400

08009998 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009998:	b480      	push	{r7}
 800999a:	b083      	sub	sp, #12
 800999c:	af00      	add	r7, sp, #0
 800999e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099a4:	f003 0301 	and.w	r3, r3, #1
 80099a8:	2b00      	cmp	r3, #0
 80099aa:	d00a      	beq.n	80099c2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	685b      	ldr	r3, [r3, #4]
 80099b2:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	430a      	orrs	r2, r1
 80099c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099c6:	f003 0302 	and.w	r3, r3, #2
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d00a      	beq.n	80099e4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	681b      	ldr	r3, [r3, #0]
 80099d2:	685b      	ldr	r3, [r3, #4]
 80099d4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	430a      	orrs	r2, r1
 80099e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80099e8:	f003 0304 	and.w	r3, r3, #4
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d00a      	beq.n	8009a06 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	681b      	ldr	r3, [r3, #0]
 80099f4:	685b      	ldr	r3, [r3, #4]
 80099f6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	430a      	orrs	r2, r1
 8009a04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a0a:	f003 0308 	and.w	r3, r3, #8
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d00a      	beq.n	8009a28 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	681b      	ldr	r3, [r3, #0]
 8009a16:	685b      	ldr	r3, [r3, #4]
 8009a18:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	681b      	ldr	r3, [r3, #0]
 8009a24:	430a      	orrs	r2, r1
 8009a26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a2c:	f003 0310 	and.w	r3, r3, #16
 8009a30:	2b00      	cmp	r3, #0
 8009a32:	d00a      	beq.n	8009a4a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	689b      	ldr	r3, [r3, #8]
 8009a3a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8009a3e:	687b      	ldr	r3, [r7, #4]
 8009a40:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	430a      	orrs	r2, r1
 8009a48:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a4e:	f003 0320 	and.w	r3, r3, #32
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	d00a      	beq.n	8009a6c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	689b      	ldr	r3, [r3, #8]
 8009a5c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	430a      	orrs	r2, r1
 8009a6a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a74:	2b00      	cmp	r3, #0
 8009a76:	d01a      	beq.n	8009aae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	685b      	ldr	r3, [r3, #4]
 8009a7e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	430a      	orrs	r2, r1
 8009a8c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a92:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8009a96:	d10a      	bne.n	8009aae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009a98:	687b      	ldr	r3, [r7, #4]
 8009a9a:	681b      	ldr	r3, [r3, #0]
 8009a9c:	685b      	ldr	r3, [r3, #4]
 8009a9e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	430a      	orrs	r2, r1
 8009aac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ab2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d00a      	beq.n	8009ad0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009aba:	687b      	ldr	r3, [r7, #4]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	685b      	ldr	r3, [r3, #4]
 8009ac0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	430a      	orrs	r2, r1
 8009ace:	605a      	str	r2, [r3, #4]
  }
}
 8009ad0:	bf00      	nop
 8009ad2:	370c      	adds	r7, #12
 8009ad4:	46bd      	mov	sp, r7
 8009ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ada:	4770      	bx	lr

08009adc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009adc:	b580      	push	{r7, lr}
 8009ade:	b086      	sub	sp, #24
 8009ae0:	af02      	add	r7, sp, #8
 8009ae2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	2200      	movs	r2, #0
 8009ae8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009aec:	f7f9 fe4e 	bl	800378c <HAL_GetTick>
 8009af0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	f003 0308 	and.w	r3, r3, #8
 8009afc:	2b08      	cmp	r3, #8
 8009afe:	d10e      	bne.n	8009b1e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009b00:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009b04:	9300      	str	r3, [sp, #0]
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	2200      	movs	r2, #0
 8009b0a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009b0e:	6878      	ldr	r0, [r7, #4]
 8009b10:	f000 f831 	bl	8009b76 <UART_WaitOnFlagUntilTimeout>
 8009b14:	4603      	mov	r3, r0
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d001      	beq.n	8009b1e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009b1a:	2303      	movs	r3, #3
 8009b1c:	e027      	b.n	8009b6e <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009b1e:	687b      	ldr	r3, [r7, #4]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	f003 0304 	and.w	r3, r3, #4
 8009b28:	2b04      	cmp	r3, #4
 8009b2a:	d10e      	bne.n	8009b4a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009b2c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8009b30:	9300      	str	r3, [sp, #0]
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	2200      	movs	r2, #0
 8009b36:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009b3a:	6878      	ldr	r0, [r7, #4]
 8009b3c:	f000 f81b 	bl	8009b76 <UART_WaitOnFlagUntilTimeout>
 8009b40:	4603      	mov	r3, r0
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d001      	beq.n	8009b4a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009b46:	2303      	movs	r3, #3
 8009b48:	e011      	b.n	8009b6e <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009b4a:	687b      	ldr	r3, [r7, #4]
 8009b4c:	2220      	movs	r2, #32
 8009b4e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	2220      	movs	r2, #32
 8009b54:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	2200      	movs	r2, #0
 8009b5c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	2200      	movs	r2, #0
 8009b62:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	2200      	movs	r2, #0
 8009b68:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 8009b6c:	2300      	movs	r3, #0
}
 8009b6e:	4618      	mov	r0, r3
 8009b70:	3710      	adds	r7, #16
 8009b72:	46bd      	mov	sp, r7
 8009b74:	bd80      	pop	{r7, pc}

08009b76 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009b76:	b580      	push	{r7, lr}
 8009b78:	b09c      	sub	sp, #112	; 0x70
 8009b7a:	af00      	add	r7, sp, #0
 8009b7c:	60f8      	str	r0, [r7, #12]
 8009b7e:	60b9      	str	r1, [r7, #8]
 8009b80:	603b      	str	r3, [r7, #0]
 8009b82:	4613      	mov	r3, r2
 8009b84:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009b86:	e0a7      	b.n	8009cd8 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009b88:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009b8a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009b8e:	f000 80a3 	beq.w	8009cd8 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009b92:	f7f9 fdfb 	bl	800378c <HAL_GetTick>
 8009b96:	4602      	mov	r2, r0
 8009b98:	683b      	ldr	r3, [r7, #0]
 8009b9a:	1ad3      	subs	r3, r2, r3
 8009b9c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8009b9e:	429a      	cmp	r2, r3
 8009ba0:	d302      	bcc.n	8009ba8 <UART_WaitOnFlagUntilTimeout+0x32>
 8009ba2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d13f      	bne.n	8009c28 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	681b      	ldr	r3, [r3, #0]
 8009bac:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8009bb0:	e853 3f00 	ldrex	r3, [r3]
 8009bb4:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8009bb6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009bb8:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009bbc:	667b      	str	r3, [r7, #100]	; 0x64
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	461a      	mov	r2, r3
 8009bc4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8009bc6:	65fb      	str	r3, [r7, #92]	; 0x5c
 8009bc8:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bca:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009bcc:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8009bce:	e841 2300 	strex	r3, r2, [r1]
 8009bd2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8009bd4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d1e6      	bne.n	8009ba8 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009bda:	68fb      	ldr	r3, [r7, #12]
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	3308      	adds	r3, #8
 8009be0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009be2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009be4:	e853 3f00 	ldrex	r3, [r3]
 8009be8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009bea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009bec:	f023 0301 	bic.w	r3, r3, #1
 8009bf0:	663b      	str	r3, [r7, #96]	; 0x60
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	3308      	adds	r3, #8
 8009bf8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8009bfa:	64ba      	str	r2, [r7, #72]	; 0x48
 8009bfc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bfe:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009c00:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009c02:	e841 2300 	strex	r3, r2, [r1]
 8009c06:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8009c08:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d1e5      	bne.n	8009bda <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8009c0e:	68fb      	ldr	r3, [r7, #12]
 8009c10:	2220      	movs	r2, #32
 8009c12:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	2220      	movs	r2, #32
 8009c18:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	2200      	movs	r2, #0
 8009c20:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8009c24:	2303      	movs	r3, #3
 8009c26:	e068      	b.n	8009cfa <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009c28:	68fb      	ldr	r3, [r7, #12]
 8009c2a:	681b      	ldr	r3, [r3, #0]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	f003 0304 	and.w	r3, r3, #4
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d050      	beq.n	8009cd8 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	69db      	ldr	r3, [r3, #28]
 8009c3c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009c40:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009c44:	d148      	bne.n	8009cd8 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009c46:	68fb      	ldr	r3, [r7, #12]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8009c4e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	681b      	ldr	r3, [r3, #0]
 8009c54:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c58:	e853 3f00 	ldrex	r3, [r3]
 8009c5c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009c5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c60:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8009c64:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	461a      	mov	r2, r3
 8009c6c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8009c6e:	637b      	str	r3, [r7, #52]	; 0x34
 8009c70:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c72:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009c74:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009c76:	e841 2300 	strex	r3, r2, [r1]
 8009c7a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009c7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d1e6      	bne.n	8009c50 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	3308      	adds	r3, #8
 8009c88:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c8a:	697b      	ldr	r3, [r7, #20]
 8009c8c:	e853 3f00 	ldrex	r3, [r3]
 8009c90:	613b      	str	r3, [r7, #16]
   return(result);
 8009c92:	693b      	ldr	r3, [r7, #16]
 8009c94:	f023 0301 	bic.w	r3, r3, #1
 8009c98:	66bb      	str	r3, [r7, #104]	; 0x68
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	3308      	adds	r3, #8
 8009ca0:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8009ca2:	623a      	str	r2, [r7, #32]
 8009ca4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ca6:	69f9      	ldr	r1, [r7, #28]
 8009ca8:	6a3a      	ldr	r2, [r7, #32]
 8009caa:	e841 2300 	strex	r3, r2, [r1]
 8009cae:	61bb      	str	r3, [r7, #24]
   return(result);
 8009cb0:	69bb      	ldr	r3, [r7, #24]
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d1e5      	bne.n	8009c82 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	2220      	movs	r2, #32
 8009cba:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	2220      	movs	r2, #32
 8009cc0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	2220      	movs	r2, #32
 8009cc8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	2200      	movs	r2, #0
 8009cd0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8009cd4:	2303      	movs	r3, #3
 8009cd6:	e010      	b.n	8009cfa <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	69da      	ldr	r2, [r3, #28]
 8009cde:	68bb      	ldr	r3, [r7, #8]
 8009ce0:	4013      	ands	r3, r2
 8009ce2:	68ba      	ldr	r2, [r7, #8]
 8009ce4:	429a      	cmp	r2, r3
 8009ce6:	bf0c      	ite	eq
 8009ce8:	2301      	moveq	r3, #1
 8009cea:	2300      	movne	r3, #0
 8009cec:	b2db      	uxtb	r3, r3
 8009cee:	461a      	mov	r2, r3
 8009cf0:	79fb      	ldrb	r3, [r7, #7]
 8009cf2:	429a      	cmp	r2, r3
 8009cf4:	f43f af48 	beq.w	8009b88 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009cf8:	2300      	movs	r3, #0
}
 8009cfa:	4618      	mov	r0, r3
 8009cfc:	3770      	adds	r7, #112	; 0x70
 8009cfe:	46bd      	mov	sp, r7
 8009d00:	bd80      	pop	{r7, pc}
	...

08009d04 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009d04:	b580      	push	{r7, lr}
 8009d06:	b096      	sub	sp, #88	; 0x58
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	60f8      	str	r0, [r7, #12]
 8009d0c:	60b9      	str	r1, [r7, #8]
 8009d0e:	4613      	mov	r3, r2
 8009d10:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	68ba      	ldr	r2, [r7, #8]
 8009d16:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	88fa      	ldrh	r2, [r7, #6]
 8009d1c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009d20:	68fb      	ldr	r3, [r7, #12]
 8009d22:	2200      	movs	r2, #0
 8009d24:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	2222      	movs	r2, #34	; 0x22
 8009d2c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  if (huart->hdmarx != NULL)
 8009d30:	68fb      	ldr	r3, [r7, #12]
 8009d32:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d028      	beq.n	8009d8a <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009d3c:	4a3e      	ldr	r2, [pc, #248]	; (8009e38 <UART_Start_Receive_DMA+0x134>)
 8009d3e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009d44:	4a3d      	ldr	r2, [pc, #244]	; (8009e3c <UART_Start_Receive_DMA+0x138>)
 8009d46:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009d4c:	4a3c      	ldr	r2, [pc, #240]	; (8009e40 <UART_Start_Receive_DMA+0x13c>)
 8009d4e:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009d54:	2200      	movs	r2, #0
 8009d56:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	6f58      	ldr	r0, [r3, #116]	; 0x74
 8009d5c:	68fb      	ldr	r3, [r7, #12]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	3324      	adds	r3, #36	; 0x24
 8009d62:	4619      	mov	r1, r3
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009d68:	461a      	mov	r2, r3
 8009d6a:	88fb      	ldrh	r3, [r7, #6]
 8009d6c:	f7fa fd2a 	bl	80047c4 <HAL_DMA_Start_IT>
 8009d70:	4603      	mov	r3, r0
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d009      	beq.n	8009d8a <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	2210      	movs	r2, #16
 8009d7a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009d7e:	68fb      	ldr	r3, [r7, #12]
 8009d80:	2220      	movs	r2, #32
 8009d82:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      return HAL_ERROR;
 8009d86:	2301      	movs	r3, #1
 8009d88:	e051      	b.n	8009e2e <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8009d8a:	68fb      	ldr	r3, [r7, #12]
 8009d8c:	691b      	ldr	r3, [r3, #16]
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d018      	beq.n	8009dc4 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009d92:	68fb      	ldr	r3, [r7, #12]
 8009d94:	681b      	ldr	r3, [r3, #0]
 8009d96:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d98:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009d9a:	e853 3f00 	ldrex	r3, [r3]
 8009d9e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009da0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009da2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009da6:	657b      	str	r3, [r7, #84]	; 0x54
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	681b      	ldr	r3, [r3, #0]
 8009dac:	461a      	mov	r2, r3
 8009dae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8009db0:	64bb      	str	r3, [r7, #72]	; 0x48
 8009db2:	647a      	str	r2, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009db4:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009db6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009db8:	e841 2300 	strex	r3, r2, [r1]
 8009dbc:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8009dbe:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d1e6      	bne.n	8009d92 <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	3308      	adds	r3, #8
 8009dca:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009dce:	e853 3f00 	ldrex	r3, [r3]
 8009dd2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dd6:	f043 0301 	orr.w	r3, r3, #1
 8009dda:	653b      	str	r3, [r7, #80]	; 0x50
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	3308      	adds	r3, #8
 8009de2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8009de4:	637a      	str	r2, [r7, #52]	; 0x34
 8009de6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009de8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009dea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009dec:	e841 2300 	strex	r3, r2, [r1]
 8009df0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8009df2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d1e5      	bne.n	8009dc4 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009df8:	68fb      	ldr	r3, [r7, #12]
 8009dfa:	681b      	ldr	r3, [r3, #0]
 8009dfc:	3308      	adds	r3, #8
 8009dfe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e00:	697b      	ldr	r3, [r7, #20]
 8009e02:	e853 3f00 	ldrex	r3, [r3]
 8009e06:	613b      	str	r3, [r7, #16]
   return(result);
 8009e08:	693b      	ldr	r3, [r7, #16]
 8009e0a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009e0e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009e10:	68fb      	ldr	r3, [r7, #12]
 8009e12:	681b      	ldr	r3, [r3, #0]
 8009e14:	3308      	adds	r3, #8
 8009e16:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8009e18:	623a      	str	r2, [r7, #32]
 8009e1a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e1c:	69f9      	ldr	r1, [r7, #28]
 8009e1e:	6a3a      	ldr	r2, [r7, #32]
 8009e20:	e841 2300 	strex	r3, r2, [r1]
 8009e24:	61bb      	str	r3, [r7, #24]
   return(result);
 8009e26:	69bb      	ldr	r3, [r7, #24]
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d1e5      	bne.n	8009df8 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 8009e2c:	2300      	movs	r3, #0
}
 8009e2e:	4618      	mov	r0, r3
 8009e30:	3758      	adds	r7, #88	; 0x58
 8009e32:	46bd      	mov	sp, r7
 8009e34:	bd80      	pop	{r7, pc}
 8009e36:	bf00      	nop
 8009e38:	0800a00b 	.word	0x0800a00b
 8009e3c:	0800a133 	.word	0x0800a133
 8009e40:	0800a171 	.word	0x0800a171

08009e44 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009e44:	b480      	push	{r7}
 8009e46:	b089      	sub	sp, #36	; 0x24
 8009e48:	af00      	add	r7, sp, #0
 8009e4a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	681b      	ldr	r3, [r3, #0]
 8009e50:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	e853 3f00 	ldrex	r3, [r3]
 8009e58:	60bb      	str	r3, [r7, #8]
   return(result);
 8009e5a:	68bb      	ldr	r3, [r7, #8]
 8009e5c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8009e60:	61fb      	str	r3, [r7, #28]
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	461a      	mov	r2, r3
 8009e68:	69fb      	ldr	r3, [r7, #28]
 8009e6a:	61bb      	str	r3, [r7, #24]
 8009e6c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e6e:	6979      	ldr	r1, [r7, #20]
 8009e70:	69ba      	ldr	r2, [r7, #24]
 8009e72:	e841 2300 	strex	r3, r2, [r1]
 8009e76:	613b      	str	r3, [r7, #16]
   return(result);
 8009e78:	693b      	ldr	r3, [r7, #16]
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d1e6      	bne.n	8009e4c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	2220      	movs	r2, #32
 8009e82:	67da      	str	r2, [r3, #124]	; 0x7c
}
 8009e84:	bf00      	nop
 8009e86:	3724      	adds	r7, #36	; 0x24
 8009e88:	46bd      	mov	sp, r7
 8009e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e8e:	4770      	bx	lr

08009e90 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009e90:	b480      	push	{r7}
 8009e92:	b095      	sub	sp, #84	; 0x54
 8009e94:	af00      	add	r7, sp, #0
 8009e96:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e9e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009ea0:	e853 3f00 	ldrex	r3, [r3]
 8009ea4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8009ea6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009ea8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8009eac:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	461a      	mov	r2, r3
 8009eb4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009eb6:	643b      	str	r3, [r7, #64]	; 0x40
 8009eb8:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eba:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009ebc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8009ebe:	e841 2300 	strex	r3, r2, [r1]
 8009ec2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8009ec4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d1e6      	bne.n	8009e98 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	3308      	adds	r3, #8
 8009ed0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009ed2:	6a3b      	ldr	r3, [r7, #32]
 8009ed4:	e853 3f00 	ldrex	r3, [r3]
 8009ed8:	61fb      	str	r3, [r7, #28]
   return(result);
 8009eda:	69fb      	ldr	r3, [r7, #28]
 8009edc:	f023 0301 	bic.w	r3, r3, #1
 8009ee0:	64bb      	str	r3, [r7, #72]	; 0x48
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	681b      	ldr	r3, [r3, #0]
 8009ee6:	3308      	adds	r3, #8
 8009ee8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009eea:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009eec:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009eee:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009ef0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8009ef2:	e841 2300 	strex	r3, r2, [r1]
 8009ef6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009ef8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d1e5      	bne.n	8009eca <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8009f02:	2b01      	cmp	r3, #1
 8009f04:	d118      	bne.n	8009f38 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	e853 3f00 	ldrex	r3, [r3]
 8009f12:	60bb      	str	r3, [r7, #8]
   return(result);
 8009f14:	68bb      	ldr	r3, [r7, #8]
 8009f16:	f023 0310 	bic.w	r3, r3, #16
 8009f1a:	647b      	str	r3, [r7, #68]	; 0x44
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	461a      	mov	r2, r3
 8009f22:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009f24:	61bb      	str	r3, [r7, #24]
 8009f26:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f28:	6979      	ldr	r1, [r7, #20]
 8009f2a:	69ba      	ldr	r2, [r7, #24]
 8009f2c:	e841 2300 	strex	r3, r2, [r1]
 8009f30:	613b      	str	r3, [r7, #16]
   return(result);
 8009f32:	693b      	ldr	r3, [r7, #16]
 8009f34:	2b00      	cmp	r3, #0
 8009f36:	d1e6      	bne.n	8009f06 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	2220      	movs	r2, #32
 8009f3c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	2200      	movs	r2, #0
 8009f44:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009f46:	687b      	ldr	r3, [r7, #4]
 8009f48:	2200      	movs	r2, #0
 8009f4a:	669a      	str	r2, [r3, #104]	; 0x68
}
 8009f4c:	bf00      	nop
 8009f4e:	3754      	adds	r7, #84	; 0x54
 8009f50:	46bd      	mov	sp, r7
 8009f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f56:	4770      	bx	lr

08009f58 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009f58:	b580      	push	{r7, lr}
 8009f5a:	b090      	sub	sp, #64	; 0x40
 8009f5c:	af00      	add	r7, sp, #0
 8009f5e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009f64:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	69db      	ldr	r3, [r3, #28]
 8009f6a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009f6e:	d037      	beq.n	8009fe0 <UART_DMATransmitCplt+0x88>
  {
    huart->TxXferCount = 0U;
 8009f70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f72:	2200      	movs	r2, #0
 8009f74:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009f78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	3308      	adds	r3, #8
 8009f7e:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009f82:	e853 3f00 	ldrex	r3, [r3]
 8009f86:	623b      	str	r3, [r7, #32]
   return(result);
 8009f88:	6a3b      	ldr	r3, [r7, #32]
 8009f8a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009f8e:	63bb      	str	r3, [r7, #56]	; 0x38
 8009f90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	3308      	adds	r3, #8
 8009f96:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009f98:	633a      	str	r2, [r7, #48]	; 0x30
 8009f9a:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f9c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009f9e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009fa0:	e841 2300 	strex	r3, r2, [r1]
 8009fa4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8009fa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009fa8:	2b00      	cmp	r3, #0
 8009faa:	d1e5      	bne.n	8009f78 <UART_DMATransmitCplt+0x20>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8009fac:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fb2:	693b      	ldr	r3, [r7, #16]
 8009fb4:	e853 3f00 	ldrex	r3, [r3]
 8009fb8:	60fb      	str	r3, [r7, #12]
   return(result);
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009fc0:	637b      	str	r3, [r7, #52]	; 0x34
 8009fc2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	461a      	mov	r2, r3
 8009fc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009fca:	61fb      	str	r3, [r7, #28]
 8009fcc:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fce:	69b9      	ldr	r1, [r7, #24]
 8009fd0:	69fa      	ldr	r2, [r7, #28]
 8009fd2:	e841 2300 	strex	r3, r2, [r1]
 8009fd6:	617b      	str	r3, [r7, #20]
   return(result);
 8009fd8:	697b      	ldr	r3, [r7, #20]
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d1e6      	bne.n	8009fac <UART_DMATransmitCplt+0x54>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009fde:	e002      	b.n	8009fe6 <UART_DMATransmitCplt+0x8e>
    HAL_UART_TxCpltCallback(huart);
 8009fe0:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8009fe2:	f7ff fa2d 	bl	8009440 <HAL_UART_TxCpltCallback>
}
 8009fe6:	bf00      	nop
 8009fe8:	3740      	adds	r7, #64	; 0x40
 8009fea:	46bd      	mov	sp, r7
 8009fec:	bd80      	pop	{r7, pc}

08009fee <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009fee:	b580      	push	{r7, lr}
 8009ff0:	b084      	sub	sp, #16
 8009ff2:	af00      	add	r7, sp, #0
 8009ff4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009ffa:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8009ffc:	68f8      	ldr	r0, [r7, #12]
 8009ffe:	f7ff fa29 	bl	8009454 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a002:	bf00      	nop
 800a004:	3710      	adds	r7, #16
 800a006:	46bd      	mov	sp, r7
 800a008:	bd80      	pop	{r7, pc}

0800a00a <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a00a:	b580      	push	{r7, lr}
 800a00c:	b09c      	sub	sp, #112	; 0x70
 800a00e:	af00      	add	r7, sp, #0
 800a010:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a016:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800a018:	687b      	ldr	r3, [r7, #4]
 800a01a:	69db      	ldr	r3, [r3, #28]
 800a01c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a020:	d071      	beq.n	800a106 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 800a022:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a024:	2200      	movs	r2, #0
 800a026:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a02a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a030:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a032:	e853 3f00 	ldrex	r3, [r3]
 800a036:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800a038:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a03a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a03e:	66bb      	str	r3, [r7, #104]	; 0x68
 800a040:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	461a      	mov	r2, r3
 800a046:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a048:	65bb      	str	r3, [r7, #88]	; 0x58
 800a04a:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a04c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800a04e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800a050:	e841 2300 	strex	r3, r2, [r1]
 800a054:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800a056:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800a058:	2b00      	cmp	r3, #0
 800a05a:	d1e6      	bne.n	800a02a <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a05c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	3308      	adds	r3, #8
 800a062:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a064:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a066:	e853 3f00 	ldrex	r3, [r3]
 800a06a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800a06c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a06e:	f023 0301 	bic.w	r3, r3, #1
 800a072:	667b      	str	r3, [r7, #100]	; 0x64
 800a074:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	3308      	adds	r3, #8
 800a07a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800a07c:	647a      	str	r2, [r7, #68]	; 0x44
 800a07e:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a080:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800a082:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800a084:	e841 2300 	strex	r3, r2, [r1]
 800a088:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800a08a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d1e5      	bne.n	800a05c <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a090:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	3308      	adds	r3, #8
 800a096:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a09a:	e853 3f00 	ldrex	r3, [r3]
 800a09e:	623b      	str	r3, [r7, #32]
   return(result);
 800a0a0:	6a3b      	ldr	r3, [r7, #32]
 800a0a2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a0a6:	663b      	str	r3, [r7, #96]	; 0x60
 800a0a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	3308      	adds	r3, #8
 800a0ae:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800a0b0:	633a      	str	r2, [r7, #48]	; 0x30
 800a0b2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0b4:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a0b6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a0b8:	e841 2300 	strex	r3, r2, [r1]
 800a0bc:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800a0be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d1e5      	bne.n	800a090 <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a0c4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a0c6:	2220      	movs	r2, #32
 800a0c8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a0cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a0ce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a0d0:	2b01      	cmp	r3, #1
 800a0d2:	d118      	bne.n	800a106 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a0d4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0da:	693b      	ldr	r3, [r7, #16]
 800a0dc:	e853 3f00 	ldrex	r3, [r3]
 800a0e0:	60fb      	str	r3, [r7, #12]
   return(result);
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	f023 0310 	bic.w	r3, r3, #16
 800a0e8:	65fb      	str	r3, [r7, #92]	; 0x5c
 800a0ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a0ec:	681b      	ldr	r3, [r3, #0]
 800a0ee:	461a      	mov	r2, r3
 800a0f0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a0f2:	61fb      	str	r3, [r7, #28]
 800a0f4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0f6:	69b9      	ldr	r1, [r7, #24]
 800a0f8:	69fa      	ldr	r2, [r7, #28]
 800a0fa:	e841 2300 	strex	r3, r2, [r1]
 800a0fe:	617b      	str	r3, [r7, #20]
   return(result);
 800a100:	697b      	ldr	r3, [r7, #20]
 800a102:	2b00      	cmp	r3, #0
 800a104:	d1e6      	bne.n	800a0d4 <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a106:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a108:	2200      	movs	r2, #0
 800a10a:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a10c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a10e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a110:	2b01      	cmp	r3, #1
 800a112:	d107      	bne.n	800a124 <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a114:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a116:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800a11a:	4619      	mov	r1, r3
 800a11c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800a11e:	f7ff f9c1 	bl	80094a4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a122:	e002      	b.n	800a12a <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 800a124:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800a126:	f7ff f99f 	bl	8009468 <HAL_UART_RxCpltCallback>
}
 800a12a:	bf00      	nop
 800a12c:	3770      	adds	r7, #112	; 0x70
 800a12e:	46bd      	mov	sp, r7
 800a130:	bd80      	pop	{r7, pc}

0800a132 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a132:	b580      	push	{r7, lr}
 800a134:	b084      	sub	sp, #16
 800a136:	af00      	add	r7, sp, #0
 800a138:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a13e:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800a140:	68fb      	ldr	r3, [r7, #12]
 800a142:	2201      	movs	r2, #1
 800a144:	665a      	str	r2, [r3, #100]	; 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a14a:	2b01      	cmp	r3, #1
 800a14c:	d109      	bne.n	800a162 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800a154:	085b      	lsrs	r3, r3, #1
 800a156:	b29b      	uxth	r3, r3
 800a158:	4619      	mov	r1, r3
 800a15a:	68f8      	ldr	r0, [r7, #12]
 800a15c:	f7ff f9a2 	bl	80094a4 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a160:	e002      	b.n	800a168 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800a162:	68f8      	ldr	r0, [r7, #12]
 800a164:	f7ff f98a 	bl	800947c <HAL_UART_RxHalfCpltCallback>
}
 800a168:	bf00      	nop
 800a16a:	3710      	adds	r7, #16
 800a16c:	46bd      	mov	sp, r7
 800a16e:	bd80      	pop	{r7, pc}

0800a170 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a170:	b580      	push	{r7, lr}
 800a172:	b086      	sub	sp, #24
 800a174:	af00      	add	r7, sp, #0
 800a176:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a17c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800a17e:	697b      	ldr	r3, [r7, #20]
 800a180:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800a182:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800a184:	697b      	ldr	r3, [r7, #20]
 800a186:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a18a:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800a18c:	697b      	ldr	r3, [r7, #20]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	689b      	ldr	r3, [r3, #8]
 800a192:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a196:	2b80      	cmp	r3, #128	; 0x80
 800a198:	d109      	bne.n	800a1ae <UART_DMAError+0x3e>
 800a19a:	693b      	ldr	r3, [r7, #16]
 800a19c:	2b21      	cmp	r3, #33	; 0x21
 800a19e:	d106      	bne.n	800a1ae <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800a1a0:	697b      	ldr	r3, [r7, #20]
 800a1a2:	2200      	movs	r2, #0
 800a1a4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 800a1a8:	6978      	ldr	r0, [r7, #20]
 800a1aa:	f7ff fe4b 	bl	8009e44 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800a1ae:	697b      	ldr	r3, [r7, #20]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	689b      	ldr	r3, [r3, #8]
 800a1b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a1b8:	2b40      	cmp	r3, #64	; 0x40
 800a1ba:	d109      	bne.n	800a1d0 <UART_DMAError+0x60>
 800a1bc:	68fb      	ldr	r3, [r7, #12]
 800a1be:	2b22      	cmp	r3, #34	; 0x22
 800a1c0:	d106      	bne.n	800a1d0 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800a1c2:	697b      	ldr	r3, [r7, #20]
 800a1c4:	2200      	movs	r2, #0
 800a1c6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 800a1ca:	6978      	ldr	r0, [r7, #20]
 800a1cc:	f7ff fe60 	bl	8009e90 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a1d0:	697b      	ldr	r3, [r7, #20]
 800a1d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a1d6:	f043 0210 	orr.w	r2, r3, #16
 800a1da:	697b      	ldr	r3, [r7, #20]
 800a1dc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a1e0:	6978      	ldr	r0, [r7, #20]
 800a1e2:	f7ff f955 	bl	8009490 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a1e6:	bf00      	nop
 800a1e8:	3718      	adds	r7, #24
 800a1ea:	46bd      	mov	sp, r7
 800a1ec:	bd80      	pop	{r7, pc}

0800a1ee <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a1ee:	b580      	push	{r7, lr}
 800a1f0:	b084      	sub	sp, #16
 800a1f2:	af00      	add	r7, sp, #0
 800a1f4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1fa:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	2200      	movs	r2, #0
 800a200:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800a204:	68fb      	ldr	r3, [r7, #12]
 800a206:	2200      	movs	r2, #0
 800a208:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a20c:	68f8      	ldr	r0, [r7, #12]
 800a20e:	f7ff f93f 	bl	8009490 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a212:	bf00      	nop
 800a214:	3710      	adds	r7, #16
 800a216:	46bd      	mov	sp, r7
 800a218:	bd80      	pop	{r7, pc}

0800a21a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a21a:	b580      	push	{r7, lr}
 800a21c:	b088      	sub	sp, #32
 800a21e:	af00      	add	r7, sp, #0
 800a220:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	681b      	ldr	r3, [r3, #0]
 800a226:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	e853 3f00 	ldrex	r3, [r3]
 800a22e:	60bb      	str	r3, [r7, #8]
   return(result);
 800a230:	68bb      	ldr	r3, [r7, #8]
 800a232:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a236:	61fb      	str	r3, [r7, #28]
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	461a      	mov	r2, r3
 800a23e:	69fb      	ldr	r3, [r7, #28]
 800a240:	61bb      	str	r3, [r7, #24]
 800a242:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a244:	6979      	ldr	r1, [r7, #20]
 800a246:	69ba      	ldr	r2, [r7, #24]
 800a248:	e841 2300 	strex	r3, r2, [r1]
 800a24c:	613b      	str	r3, [r7, #16]
   return(result);
 800a24e:	693b      	ldr	r3, [r7, #16]
 800a250:	2b00      	cmp	r3, #0
 800a252:	d1e6      	bne.n	800a222 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	2220      	movs	r2, #32
 800a258:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	2200      	movs	r2, #0
 800a25e:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a260:	6878      	ldr	r0, [r7, #4]
 800a262:	f7ff f8ed 	bl	8009440 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a266:	bf00      	nop
 800a268:	3720      	adds	r7, #32
 800a26a:	46bd      	mov	sp, r7
 800a26c:	bd80      	pop	{r7, pc}
	...

0800a270 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a270:	b084      	sub	sp, #16
 800a272:	b580      	push	{r7, lr}
 800a274:	b084      	sub	sp, #16
 800a276:	af00      	add	r7, sp, #0
 800a278:	6078      	str	r0, [r7, #4]
 800a27a:	f107 001c 	add.w	r0, r7, #28
 800a27e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a282:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a284:	2b01      	cmp	r3, #1
 800a286:	d120      	bne.n	800a2ca <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a28c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	68da      	ldr	r2, [r3, #12]
 800a298:	4b20      	ldr	r3, [pc, #128]	; (800a31c <USB_CoreInit+0xac>)
 800a29a:	4013      	ands	r3, r2
 800a29c:	687a      	ldr	r2, [r7, #4]
 800a29e:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	68db      	ldr	r3, [r3, #12]
 800a2a4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a2ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a2ae:	2b01      	cmp	r3, #1
 800a2b0:	d105      	bne.n	800a2be <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	68db      	ldr	r3, [r3, #12]
 800a2b6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a2be:	6878      	ldr	r0, [r7, #4]
 800a2c0:	f001 fbee 	bl	800baa0 <USB_CoreReset>
 800a2c4:	4603      	mov	r3, r0
 800a2c6:	73fb      	strb	r3, [r7, #15]
 800a2c8:	e010      	b.n	800a2ec <USB_CoreInit+0x7c>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	68db      	ldr	r3, [r3, #12]
 800a2ce:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800a2d6:	6878      	ldr	r0, [r7, #4]
 800a2d8:	f001 fbe2 	bl	800baa0 <USB_CoreReset>
 800a2dc:	4603      	mov	r3, r0
 800a2de:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2e4:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 800a2ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2ee:	2b01      	cmp	r3, #1
 800a2f0:	d10b      	bne.n	800a30a <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	689b      	ldr	r3, [r3, #8]
 800a2f6:	f043 0206 	orr.w	r2, r3, #6
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	689b      	ldr	r3, [r3, #8]
 800a302:	f043 0220 	orr.w	r2, r3, #32
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a30a:	7bfb      	ldrb	r3, [r7, #15]
}
 800a30c:	4618      	mov	r0, r3
 800a30e:	3710      	adds	r7, #16
 800a310:	46bd      	mov	sp, r7
 800a312:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a316:	b004      	add	sp, #16
 800a318:	4770      	bx	lr
 800a31a:	bf00      	nop
 800a31c:	ffbdffbf 	.word	0xffbdffbf

0800a320 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800a320:	b480      	push	{r7}
 800a322:	b087      	sub	sp, #28
 800a324:	af00      	add	r7, sp, #0
 800a326:	60f8      	str	r0, [r7, #12]
 800a328:	60b9      	str	r1, [r7, #8]
 800a32a:	4613      	mov	r3, r2
 800a32c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800a32e:	79fb      	ldrb	r3, [r7, #7]
 800a330:	2b02      	cmp	r3, #2
 800a332:	d165      	bne.n	800a400 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800a334:	68bb      	ldr	r3, [r7, #8]
 800a336:	4a41      	ldr	r2, [pc, #260]	; (800a43c <USB_SetTurnaroundTime+0x11c>)
 800a338:	4293      	cmp	r3, r2
 800a33a:	d906      	bls.n	800a34a <USB_SetTurnaroundTime+0x2a>
 800a33c:	68bb      	ldr	r3, [r7, #8]
 800a33e:	4a40      	ldr	r2, [pc, #256]	; (800a440 <USB_SetTurnaroundTime+0x120>)
 800a340:	4293      	cmp	r3, r2
 800a342:	d202      	bcs.n	800a34a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800a344:	230f      	movs	r3, #15
 800a346:	617b      	str	r3, [r7, #20]
 800a348:	e062      	b.n	800a410 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800a34a:	68bb      	ldr	r3, [r7, #8]
 800a34c:	4a3c      	ldr	r2, [pc, #240]	; (800a440 <USB_SetTurnaroundTime+0x120>)
 800a34e:	4293      	cmp	r3, r2
 800a350:	d306      	bcc.n	800a360 <USB_SetTurnaroundTime+0x40>
 800a352:	68bb      	ldr	r3, [r7, #8]
 800a354:	4a3b      	ldr	r2, [pc, #236]	; (800a444 <USB_SetTurnaroundTime+0x124>)
 800a356:	4293      	cmp	r3, r2
 800a358:	d202      	bcs.n	800a360 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800a35a:	230e      	movs	r3, #14
 800a35c:	617b      	str	r3, [r7, #20]
 800a35e:	e057      	b.n	800a410 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800a360:	68bb      	ldr	r3, [r7, #8]
 800a362:	4a38      	ldr	r2, [pc, #224]	; (800a444 <USB_SetTurnaroundTime+0x124>)
 800a364:	4293      	cmp	r3, r2
 800a366:	d306      	bcc.n	800a376 <USB_SetTurnaroundTime+0x56>
 800a368:	68bb      	ldr	r3, [r7, #8]
 800a36a:	4a37      	ldr	r2, [pc, #220]	; (800a448 <USB_SetTurnaroundTime+0x128>)
 800a36c:	4293      	cmp	r3, r2
 800a36e:	d202      	bcs.n	800a376 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800a370:	230d      	movs	r3, #13
 800a372:	617b      	str	r3, [r7, #20]
 800a374:	e04c      	b.n	800a410 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800a376:	68bb      	ldr	r3, [r7, #8]
 800a378:	4a33      	ldr	r2, [pc, #204]	; (800a448 <USB_SetTurnaroundTime+0x128>)
 800a37a:	4293      	cmp	r3, r2
 800a37c:	d306      	bcc.n	800a38c <USB_SetTurnaroundTime+0x6c>
 800a37e:	68bb      	ldr	r3, [r7, #8]
 800a380:	4a32      	ldr	r2, [pc, #200]	; (800a44c <USB_SetTurnaroundTime+0x12c>)
 800a382:	4293      	cmp	r3, r2
 800a384:	d802      	bhi.n	800a38c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800a386:	230c      	movs	r3, #12
 800a388:	617b      	str	r3, [r7, #20]
 800a38a:	e041      	b.n	800a410 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800a38c:	68bb      	ldr	r3, [r7, #8]
 800a38e:	4a2f      	ldr	r2, [pc, #188]	; (800a44c <USB_SetTurnaroundTime+0x12c>)
 800a390:	4293      	cmp	r3, r2
 800a392:	d906      	bls.n	800a3a2 <USB_SetTurnaroundTime+0x82>
 800a394:	68bb      	ldr	r3, [r7, #8]
 800a396:	4a2e      	ldr	r2, [pc, #184]	; (800a450 <USB_SetTurnaroundTime+0x130>)
 800a398:	4293      	cmp	r3, r2
 800a39a:	d802      	bhi.n	800a3a2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800a39c:	230b      	movs	r3, #11
 800a39e:	617b      	str	r3, [r7, #20]
 800a3a0:	e036      	b.n	800a410 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800a3a2:	68bb      	ldr	r3, [r7, #8]
 800a3a4:	4a2a      	ldr	r2, [pc, #168]	; (800a450 <USB_SetTurnaroundTime+0x130>)
 800a3a6:	4293      	cmp	r3, r2
 800a3a8:	d906      	bls.n	800a3b8 <USB_SetTurnaroundTime+0x98>
 800a3aa:	68bb      	ldr	r3, [r7, #8]
 800a3ac:	4a29      	ldr	r2, [pc, #164]	; (800a454 <USB_SetTurnaroundTime+0x134>)
 800a3ae:	4293      	cmp	r3, r2
 800a3b0:	d802      	bhi.n	800a3b8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800a3b2:	230a      	movs	r3, #10
 800a3b4:	617b      	str	r3, [r7, #20]
 800a3b6:	e02b      	b.n	800a410 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800a3b8:	68bb      	ldr	r3, [r7, #8]
 800a3ba:	4a26      	ldr	r2, [pc, #152]	; (800a454 <USB_SetTurnaroundTime+0x134>)
 800a3bc:	4293      	cmp	r3, r2
 800a3be:	d906      	bls.n	800a3ce <USB_SetTurnaroundTime+0xae>
 800a3c0:	68bb      	ldr	r3, [r7, #8]
 800a3c2:	4a25      	ldr	r2, [pc, #148]	; (800a458 <USB_SetTurnaroundTime+0x138>)
 800a3c4:	4293      	cmp	r3, r2
 800a3c6:	d202      	bcs.n	800a3ce <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800a3c8:	2309      	movs	r3, #9
 800a3ca:	617b      	str	r3, [r7, #20]
 800a3cc:	e020      	b.n	800a410 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800a3ce:	68bb      	ldr	r3, [r7, #8]
 800a3d0:	4a21      	ldr	r2, [pc, #132]	; (800a458 <USB_SetTurnaroundTime+0x138>)
 800a3d2:	4293      	cmp	r3, r2
 800a3d4:	d306      	bcc.n	800a3e4 <USB_SetTurnaroundTime+0xc4>
 800a3d6:	68bb      	ldr	r3, [r7, #8]
 800a3d8:	4a20      	ldr	r2, [pc, #128]	; (800a45c <USB_SetTurnaroundTime+0x13c>)
 800a3da:	4293      	cmp	r3, r2
 800a3dc:	d802      	bhi.n	800a3e4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800a3de:	2308      	movs	r3, #8
 800a3e0:	617b      	str	r3, [r7, #20]
 800a3e2:	e015      	b.n	800a410 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800a3e4:	68bb      	ldr	r3, [r7, #8]
 800a3e6:	4a1d      	ldr	r2, [pc, #116]	; (800a45c <USB_SetTurnaroundTime+0x13c>)
 800a3e8:	4293      	cmp	r3, r2
 800a3ea:	d906      	bls.n	800a3fa <USB_SetTurnaroundTime+0xda>
 800a3ec:	68bb      	ldr	r3, [r7, #8]
 800a3ee:	4a1c      	ldr	r2, [pc, #112]	; (800a460 <USB_SetTurnaroundTime+0x140>)
 800a3f0:	4293      	cmp	r3, r2
 800a3f2:	d202      	bcs.n	800a3fa <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800a3f4:	2307      	movs	r3, #7
 800a3f6:	617b      	str	r3, [r7, #20]
 800a3f8:	e00a      	b.n	800a410 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800a3fa:	2306      	movs	r3, #6
 800a3fc:	617b      	str	r3, [r7, #20]
 800a3fe:	e007      	b.n	800a410 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800a400:	79fb      	ldrb	r3, [r7, #7]
 800a402:	2b00      	cmp	r3, #0
 800a404:	d102      	bne.n	800a40c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800a406:	2309      	movs	r3, #9
 800a408:	617b      	str	r3, [r7, #20]
 800a40a:	e001      	b.n	800a410 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800a40c:	2309      	movs	r3, #9
 800a40e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800a410:	68fb      	ldr	r3, [r7, #12]
 800a412:	68db      	ldr	r3, [r3, #12]
 800a414:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800a41c:	68fb      	ldr	r3, [r7, #12]
 800a41e:	68da      	ldr	r2, [r3, #12]
 800a420:	697b      	ldr	r3, [r7, #20]
 800a422:	029b      	lsls	r3, r3, #10
 800a424:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800a428:	431a      	orrs	r2, r3
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a42e:	2300      	movs	r3, #0
}
 800a430:	4618      	mov	r0, r3
 800a432:	371c      	adds	r7, #28
 800a434:	46bd      	mov	sp, r7
 800a436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a43a:	4770      	bx	lr
 800a43c:	00d8acbf 	.word	0x00d8acbf
 800a440:	00e4e1c0 	.word	0x00e4e1c0
 800a444:	00f42400 	.word	0x00f42400
 800a448:	01067380 	.word	0x01067380
 800a44c:	011a499f 	.word	0x011a499f
 800a450:	01312cff 	.word	0x01312cff
 800a454:	014ca43f 	.word	0x014ca43f
 800a458:	016e3600 	.word	0x016e3600
 800a45c:	01a6ab1f 	.word	0x01a6ab1f
 800a460:	01e84800 	.word	0x01e84800

0800a464 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a464:	b480      	push	{r7}
 800a466:	b083      	sub	sp, #12
 800a468:	af00      	add	r7, sp, #0
 800a46a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	689b      	ldr	r3, [r3, #8]
 800a470:	f043 0201 	orr.w	r2, r3, #1
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a478:	2300      	movs	r3, #0
}
 800a47a:	4618      	mov	r0, r3
 800a47c:	370c      	adds	r7, #12
 800a47e:	46bd      	mov	sp, r7
 800a480:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a484:	4770      	bx	lr

0800a486 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a486:	b480      	push	{r7}
 800a488:	b083      	sub	sp, #12
 800a48a:	af00      	add	r7, sp, #0
 800a48c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	689b      	ldr	r3, [r3, #8]
 800a492:	f023 0201 	bic.w	r2, r3, #1
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a49a:	2300      	movs	r3, #0
}
 800a49c:	4618      	mov	r0, r3
 800a49e:	370c      	adds	r7, #12
 800a4a0:	46bd      	mov	sp, r7
 800a4a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a6:	4770      	bx	lr

0800a4a8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a4a8:	b580      	push	{r7, lr}
 800a4aa:	b084      	sub	sp, #16
 800a4ac:	af00      	add	r7, sp, #0
 800a4ae:	6078      	str	r0, [r7, #4]
 800a4b0:	460b      	mov	r3, r1
 800a4b2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800a4b4:	2300      	movs	r3, #0
 800a4b6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	68db      	ldr	r3, [r3, #12]
 800a4bc:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a4c4:	78fb      	ldrb	r3, [r7, #3]
 800a4c6:	2b01      	cmp	r3, #1
 800a4c8:	d115      	bne.n	800a4f6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	68db      	ldr	r3, [r3, #12]
 800a4ce:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800a4d6:	2001      	movs	r0, #1
 800a4d8:	f7f9 f964 	bl	80037a4 <HAL_Delay>
      ms++;
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	3301      	adds	r3, #1
 800a4e0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800a4e2:	6878      	ldr	r0, [r7, #4]
 800a4e4:	f001 fa4b 	bl	800b97e <USB_GetMode>
 800a4e8:	4603      	mov	r3, r0
 800a4ea:	2b01      	cmp	r3, #1
 800a4ec:	d01e      	beq.n	800a52c <USB_SetCurrentMode+0x84>
 800a4ee:	68fb      	ldr	r3, [r7, #12]
 800a4f0:	2b31      	cmp	r3, #49	; 0x31
 800a4f2:	d9f0      	bls.n	800a4d6 <USB_SetCurrentMode+0x2e>
 800a4f4:	e01a      	b.n	800a52c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800a4f6:	78fb      	ldrb	r3, [r7, #3]
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d115      	bne.n	800a528 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	68db      	ldr	r3, [r3, #12]
 800a500:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800a508:	2001      	movs	r0, #1
 800a50a:	f7f9 f94b 	bl	80037a4 <HAL_Delay>
      ms++;
 800a50e:	68fb      	ldr	r3, [r7, #12]
 800a510:	3301      	adds	r3, #1
 800a512:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 800a514:	6878      	ldr	r0, [r7, #4]
 800a516:	f001 fa32 	bl	800b97e <USB_GetMode>
 800a51a:	4603      	mov	r3, r0
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	d005      	beq.n	800a52c <USB_SetCurrentMode+0x84>
 800a520:	68fb      	ldr	r3, [r7, #12]
 800a522:	2b31      	cmp	r3, #49	; 0x31
 800a524:	d9f0      	bls.n	800a508 <USB_SetCurrentMode+0x60>
 800a526:	e001      	b.n	800a52c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800a528:	2301      	movs	r3, #1
 800a52a:	e005      	b.n	800a538 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	2b32      	cmp	r3, #50	; 0x32
 800a530:	d101      	bne.n	800a536 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800a532:	2301      	movs	r3, #1
 800a534:	e000      	b.n	800a538 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800a536:	2300      	movs	r3, #0
}
 800a538:	4618      	mov	r0, r3
 800a53a:	3710      	adds	r7, #16
 800a53c:	46bd      	mov	sp, r7
 800a53e:	bd80      	pop	{r7, pc}

0800a540 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a540:	b084      	sub	sp, #16
 800a542:	b580      	push	{r7, lr}
 800a544:	b086      	sub	sp, #24
 800a546:	af00      	add	r7, sp, #0
 800a548:	6078      	str	r0, [r7, #4]
 800a54a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800a54e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a552:	2300      	movs	r3, #0
 800a554:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a55a:	2300      	movs	r3, #0
 800a55c:	613b      	str	r3, [r7, #16]
 800a55e:	e009      	b.n	800a574 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a560:	687a      	ldr	r2, [r7, #4]
 800a562:	693b      	ldr	r3, [r7, #16]
 800a564:	3340      	adds	r3, #64	; 0x40
 800a566:	009b      	lsls	r3, r3, #2
 800a568:	4413      	add	r3, r2
 800a56a:	2200      	movs	r2, #0
 800a56c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a56e:	693b      	ldr	r3, [r7, #16]
 800a570:	3301      	adds	r3, #1
 800a572:	613b      	str	r3, [r7, #16]
 800a574:	693b      	ldr	r3, [r7, #16]
 800a576:	2b0e      	cmp	r3, #14
 800a578:	d9f2      	bls.n	800a560 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a57a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d11c      	bne.n	800a5ba <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a580:	68fb      	ldr	r3, [r7, #12]
 800a582:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a586:	685b      	ldr	r3, [r3, #4]
 800a588:	68fa      	ldr	r2, [r7, #12]
 800a58a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a58e:	f043 0302 	orr.w	r3, r3, #2
 800a592:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a598:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	601a      	str	r2, [r3, #0]
 800a5b8:	e005      	b.n	800a5c6 <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a5be:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a5cc:	461a      	mov	r2, r3
 800a5ce:	2300      	movs	r3, #0
 800a5d0:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a5d8:	4619      	mov	r1, r3
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a5e0:	461a      	mov	r2, r3
 800a5e2:	680b      	ldr	r3, [r1, #0]
 800a5e4:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a5e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5e8:	2b01      	cmp	r3, #1
 800a5ea:	d10c      	bne.n	800a606 <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800a5ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d104      	bne.n	800a5fc <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800a5f2:	2100      	movs	r1, #0
 800a5f4:	6878      	ldr	r0, [r7, #4]
 800a5f6:	f000 f965 	bl	800a8c4 <USB_SetDevSpeed>
 800a5fa:	e008      	b.n	800a60e <USB_DevInit+0xce>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800a5fc:	2101      	movs	r1, #1
 800a5fe:	6878      	ldr	r0, [r7, #4]
 800a600:	f000 f960 	bl	800a8c4 <USB_SetDevSpeed>
 800a604:	e003      	b.n	800a60e <USB_DevInit+0xce>
  }
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a606:	2103      	movs	r1, #3
 800a608:	6878      	ldr	r0, [r7, #4]
 800a60a:	f000 f95b 	bl	800a8c4 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a60e:	2110      	movs	r1, #16
 800a610:	6878      	ldr	r0, [r7, #4]
 800a612:	f000 f8f3 	bl	800a7fc <USB_FlushTxFifo>
 800a616:	4603      	mov	r3, r0
 800a618:	2b00      	cmp	r3, #0
 800a61a:	d001      	beq.n	800a620 <USB_DevInit+0xe0>
  {
    ret = HAL_ERROR;
 800a61c:	2301      	movs	r3, #1
 800a61e:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a620:	6878      	ldr	r0, [r7, #4]
 800a622:	f000 f91f 	bl	800a864 <USB_FlushRxFifo>
 800a626:	4603      	mov	r3, r0
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d001      	beq.n	800a630 <USB_DevInit+0xf0>
  {
    ret = HAL_ERROR;
 800a62c:	2301      	movs	r3, #1
 800a62e:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a630:	68fb      	ldr	r3, [r7, #12]
 800a632:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a636:	461a      	mov	r2, r3
 800a638:	2300      	movs	r3, #0
 800a63a:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a63c:	68fb      	ldr	r3, [r7, #12]
 800a63e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a642:	461a      	mov	r2, r3
 800a644:	2300      	movs	r3, #0
 800a646:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a648:	68fb      	ldr	r3, [r7, #12]
 800a64a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a64e:	461a      	mov	r2, r3
 800a650:	2300      	movs	r3, #0
 800a652:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a654:	2300      	movs	r3, #0
 800a656:	613b      	str	r3, [r7, #16]
 800a658:	e043      	b.n	800a6e2 <USB_DevInit+0x1a2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a65a:	693b      	ldr	r3, [r7, #16]
 800a65c:	015a      	lsls	r2, r3, #5
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	4413      	add	r3, r2
 800a662:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a66c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a670:	d118      	bne.n	800a6a4 <USB_DevInit+0x164>
    {
      if (i == 0U)
 800a672:	693b      	ldr	r3, [r7, #16]
 800a674:	2b00      	cmp	r3, #0
 800a676:	d10a      	bne.n	800a68e <USB_DevInit+0x14e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a678:	693b      	ldr	r3, [r7, #16]
 800a67a:	015a      	lsls	r2, r3, #5
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	4413      	add	r3, r2
 800a680:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a684:	461a      	mov	r2, r3
 800a686:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a68a:	6013      	str	r3, [r2, #0]
 800a68c:	e013      	b.n	800a6b6 <USB_DevInit+0x176>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a68e:	693b      	ldr	r3, [r7, #16]
 800a690:	015a      	lsls	r2, r3, #5
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	4413      	add	r3, r2
 800a696:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a69a:	461a      	mov	r2, r3
 800a69c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a6a0:	6013      	str	r3, [r2, #0]
 800a6a2:	e008      	b.n	800a6b6 <USB_DevInit+0x176>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a6a4:	693b      	ldr	r3, [r7, #16]
 800a6a6:	015a      	lsls	r2, r3, #5
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	4413      	add	r3, r2
 800a6ac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a6b0:	461a      	mov	r2, r3
 800a6b2:	2300      	movs	r3, #0
 800a6b4:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a6b6:	693b      	ldr	r3, [r7, #16]
 800a6b8:	015a      	lsls	r2, r3, #5
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	4413      	add	r3, r2
 800a6be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a6c2:	461a      	mov	r2, r3
 800a6c4:	2300      	movs	r3, #0
 800a6c6:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a6c8:	693b      	ldr	r3, [r7, #16]
 800a6ca:	015a      	lsls	r2, r3, #5
 800a6cc:	68fb      	ldr	r3, [r7, #12]
 800a6ce:	4413      	add	r3, r2
 800a6d0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a6d4:	461a      	mov	r2, r3
 800a6d6:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800a6da:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a6dc:	693b      	ldr	r3, [r7, #16]
 800a6de:	3301      	adds	r3, #1
 800a6e0:	613b      	str	r3, [r7, #16]
 800a6e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a6e4:	693a      	ldr	r2, [r7, #16]
 800a6e6:	429a      	cmp	r2, r3
 800a6e8:	d3b7      	bcc.n	800a65a <USB_DevInit+0x11a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a6ea:	2300      	movs	r3, #0
 800a6ec:	613b      	str	r3, [r7, #16]
 800a6ee:	e043      	b.n	800a778 <USB_DevInit+0x238>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a6f0:	693b      	ldr	r3, [r7, #16]
 800a6f2:	015a      	lsls	r2, r3, #5
 800a6f4:	68fb      	ldr	r3, [r7, #12]
 800a6f6:	4413      	add	r3, r2
 800a6f8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a702:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a706:	d118      	bne.n	800a73a <USB_DevInit+0x1fa>
    {
      if (i == 0U)
 800a708:	693b      	ldr	r3, [r7, #16]
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d10a      	bne.n	800a724 <USB_DevInit+0x1e4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a70e:	693b      	ldr	r3, [r7, #16]
 800a710:	015a      	lsls	r2, r3, #5
 800a712:	68fb      	ldr	r3, [r7, #12]
 800a714:	4413      	add	r3, r2
 800a716:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a71a:	461a      	mov	r2, r3
 800a71c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a720:	6013      	str	r3, [r2, #0]
 800a722:	e013      	b.n	800a74c <USB_DevInit+0x20c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a724:	693b      	ldr	r3, [r7, #16]
 800a726:	015a      	lsls	r2, r3, #5
 800a728:	68fb      	ldr	r3, [r7, #12]
 800a72a:	4413      	add	r3, r2
 800a72c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a730:	461a      	mov	r2, r3
 800a732:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a736:	6013      	str	r3, [r2, #0]
 800a738:	e008      	b.n	800a74c <USB_DevInit+0x20c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a73a:	693b      	ldr	r3, [r7, #16]
 800a73c:	015a      	lsls	r2, r3, #5
 800a73e:	68fb      	ldr	r3, [r7, #12]
 800a740:	4413      	add	r3, r2
 800a742:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a746:	461a      	mov	r2, r3
 800a748:	2300      	movs	r3, #0
 800a74a:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a74c:	693b      	ldr	r3, [r7, #16]
 800a74e:	015a      	lsls	r2, r3, #5
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	4413      	add	r3, r2
 800a754:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a758:	461a      	mov	r2, r3
 800a75a:	2300      	movs	r3, #0
 800a75c:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a75e:	693b      	ldr	r3, [r7, #16]
 800a760:	015a      	lsls	r2, r3, #5
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	4413      	add	r3, r2
 800a766:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a76a:	461a      	mov	r2, r3
 800a76c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800a770:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a772:	693b      	ldr	r3, [r7, #16]
 800a774:	3301      	adds	r3, #1
 800a776:	613b      	str	r3, [r7, #16]
 800a778:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a77a:	693a      	ldr	r2, [r7, #16]
 800a77c:	429a      	cmp	r2, r3
 800a77e:	d3b7      	bcc.n	800a6f0 <USB_DevInit+0x1b0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a786:	691b      	ldr	r3, [r3, #16]
 800a788:	68fa      	ldr	r2, [r7, #12]
 800a78a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a78e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a792:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	2200      	movs	r2, #0
 800a798:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a79a:	687b      	ldr	r3, [r7, #4]
 800a79c:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800a7a0:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a7a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d105      	bne.n	800a7b4 <USB_DevInit+0x274>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	699b      	ldr	r3, [r3, #24]
 800a7ac:	f043 0210 	orr.w	r2, r3, #16
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	699a      	ldr	r2, [r3, #24]
 800a7b8:	4b0e      	ldr	r3, [pc, #56]	; (800a7f4 <USB_DevInit+0x2b4>)
 800a7ba:	4313      	orrs	r3, r2
 800a7bc:	687a      	ldr	r2, [r7, #4]
 800a7be:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a7c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d005      	beq.n	800a7d2 <USB_DevInit+0x292>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	699b      	ldr	r3, [r3, #24]
 800a7ca:	f043 0208 	orr.w	r2, r3, #8
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a7d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a7d4:	2b01      	cmp	r3, #1
 800a7d6:	d105      	bne.n	800a7e4 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	699a      	ldr	r2, [r3, #24]
 800a7dc:	4b06      	ldr	r3, [pc, #24]	; (800a7f8 <USB_DevInit+0x2b8>)
 800a7de:	4313      	orrs	r3, r2
 800a7e0:	687a      	ldr	r2, [r7, #4]
 800a7e2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a7e4:	7dfb      	ldrb	r3, [r7, #23]
}
 800a7e6:	4618      	mov	r0, r3
 800a7e8:	3718      	adds	r7, #24
 800a7ea:	46bd      	mov	sp, r7
 800a7ec:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a7f0:	b004      	add	sp, #16
 800a7f2:	4770      	bx	lr
 800a7f4:	803c3800 	.word	0x803c3800
 800a7f8:	40000004 	.word	0x40000004

0800a7fc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a7fc:	b480      	push	{r7}
 800a7fe:	b085      	sub	sp, #20
 800a800:	af00      	add	r7, sp, #0
 800a802:	6078      	str	r0, [r7, #4]
 800a804:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800a806:	2300      	movs	r3, #0
 800a808:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	3301      	adds	r3, #1
 800a80e:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	4a13      	ldr	r2, [pc, #76]	; (800a860 <USB_FlushTxFifo+0x64>)
 800a814:	4293      	cmp	r3, r2
 800a816:	d901      	bls.n	800a81c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800a818:	2303      	movs	r3, #3
 800a81a:	e01b      	b.n	800a854 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	691b      	ldr	r3, [r3, #16]
 800a820:	2b00      	cmp	r3, #0
 800a822:	daf2      	bge.n	800a80a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800a824:	2300      	movs	r3, #0
 800a826:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a828:	683b      	ldr	r3, [r7, #0]
 800a82a:	019b      	lsls	r3, r3, #6
 800a82c:	f043 0220 	orr.w	r2, r3, #32
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	3301      	adds	r3, #1
 800a838:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	4a08      	ldr	r2, [pc, #32]	; (800a860 <USB_FlushTxFifo+0x64>)
 800a83e:	4293      	cmp	r3, r2
 800a840:	d901      	bls.n	800a846 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800a842:	2303      	movs	r3, #3
 800a844:	e006      	b.n	800a854 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	691b      	ldr	r3, [r3, #16]
 800a84a:	f003 0320 	and.w	r3, r3, #32
 800a84e:	2b20      	cmp	r3, #32
 800a850:	d0f0      	beq.n	800a834 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800a852:	2300      	movs	r3, #0
}
 800a854:	4618      	mov	r0, r3
 800a856:	3714      	adds	r7, #20
 800a858:	46bd      	mov	sp, r7
 800a85a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a85e:	4770      	bx	lr
 800a860:	00030d40 	.word	0x00030d40

0800a864 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a864:	b480      	push	{r7}
 800a866:	b085      	sub	sp, #20
 800a868:	af00      	add	r7, sp, #0
 800a86a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a86c:	2300      	movs	r3, #0
 800a86e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	3301      	adds	r3, #1
 800a874:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	4a11      	ldr	r2, [pc, #68]	; (800a8c0 <USB_FlushRxFifo+0x5c>)
 800a87a:	4293      	cmp	r3, r2
 800a87c:	d901      	bls.n	800a882 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800a87e:	2303      	movs	r3, #3
 800a880:	e018      	b.n	800a8b4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a882:	687b      	ldr	r3, [r7, #4]
 800a884:	691b      	ldr	r3, [r3, #16]
 800a886:	2b00      	cmp	r3, #0
 800a888:	daf2      	bge.n	800a870 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800a88a:	2300      	movs	r3, #0
 800a88c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	2210      	movs	r2, #16
 800a892:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	3301      	adds	r3, #1
 800a898:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800a89a:	68fb      	ldr	r3, [r7, #12]
 800a89c:	4a08      	ldr	r2, [pc, #32]	; (800a8c0 <USB_FlushRxFifo+0x5c>)
 800a89e:	4293      	cmp	r3, r2
 800a8a0:	d901      	bls.n	800a8a6 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800a8a2:	2303      	movs	r3, #3
 800a8a4:	e006      	b.n	800a8b4 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	691b      	ldr	r3, [r3, #16]
 800a8aa:	f003 0310 	and.w	r3, r3, #16
 800a8ae:	2b10      	cmp	r3, #16
 800a8b0:	d0f0      	beq.n	800a894 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800a8b2:	2300      	movs	r3, #0
}
 800a8b4:	4618      	mov	r0, r3
 800a8b6:	3714      	adds	r7, #20
 800a8b8:	46bd      	mov	sp, r7
 800a8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8be:	4770      	bx	lr
 800a8c0:	00030d40 	.word	0x00030d40

0800a8c4 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a8c4:	b480      	push	{r7}
 800a8c6:	b085      	sub	sp, #20
 800a8c8:	af00      	add	r7, sp, #0
 800a8ca:	6078      	str	r0, [r7, #4]
 800a8cc:	460b      	mov	r3, r1
 800a8ce:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a8da:	681a      	ldr	r2, [r3, #0]
 800a8dc:	78fb      	ldrb	r3, [r7, #3]
 800a8de:	68f9      	ldr	r1, [r7, #12]
 800a8e0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a8e4:	4313      	orrs	r3, r2
 800a8e6:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a8e8:	2300      	movs	r3, #0
}
 800a8ea:	4618      	mov	r0, r3
 800a8ec:	3714      	adds	r7, #20
 800a8ee:	46bd      	mov	sp, r7
 800a8f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8f4:	4770      	bx	lr

0800a8f6 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800a8f6:	b480      	push	{r7}
 800a8f8:	b087      	sub	sp, #28
 800a8fa:	af00      	add	r7, sp, #0
 800a8fc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800a902:	693b      	ldr	r3, [r7, #16]
 800a904:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a908:	689b      	ldr	r3, [r3, #8]
 800a90a:	f003 0306 	and.w	r3, r3, #6
 800a90e:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800a910:	68fb      	ldr	r3, [r7, #12]
 800a912:	2b00      	cmp	r3, #0
 800a914:	d102      	bne.n	800a91c <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800a916:	2300      	movs	r3, #0
 800a918:	75fb      	strb	r3, [r7, #23]
 800a91a:	e00a      	b.n	800a932 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800a91c:	68fb      	ldr	r3, [r7, #12]
 800a91e:	2b02      	cmp	r3, #2
 800a920:	d002      	beq.n	800a928 <USB_GetDevSpeed+0x32>
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	2b06      	cmp	r3, #6
 800a926:	d102      	bne.n	800a92e <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800a928:	2302      	movs	r3, #2
 800a92a:	75fb      	strb	r3, [r7, #23]
 800a92c:	e001      	b.n	800a932 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800a92e:	230f      	movs	r3, #15
 800a930:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800a932:	7dfb      	ldrb	r3, [r7, #23]
}
 800a934:	4618      	mov	r0, r3
 800a936:	371c      	adds	r7, #28
 800a938:	46bd      	mov	sp, r7
 800a93a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a93e:	4770      	bx	lr

0800a940 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a940:	b480      	push	{r7}
 800a942:	b085      	sub	sp, #20
 800a944:	af00      	add	r7, sp, #0
 800a946:	6078      	str	r0, [r7, #4]
 800a948:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a94e:	683b      	ldr	r3, [r7, #0]
 800a950:	781b      	ldrb	r3, [r3, #0]
 800a952:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a954:	683b      	ldr	r3, [r7, #0]
 800a956:	785b      	ldrb	r3, [r3, #1]
 800a958:	2b01      	cmp	r3, #1
 800a95a:	d139      	bne.n	800a9d0 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a962:	69da      	ldr	r2, [r3, #28]
 800a964:	683b      	ldr	r3, [r7, #0]
 800a966:	781b      	ldrb	r3, [r3, #0]
 800a968:	f003 030f 	and.w	r3, r3, #15
 800a96c:	2101      	movs	r1, #1
 800a96e:	fa01 f303 	lsl.w	r3, r1, r3
 800a972:	b29b      	uxth	r3, r3
 800a974:	68f9      	ldr	r1, [r7, #12]
 800a976:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a97a:	4313      	orrs	r3, r2
 800a97c:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800a97e:	68bb      	ldr	r3, [r7, #8]
 800a980:	015a      	lsls	r2, r3, #5
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	4413      	add	r3, r2
 800a986:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a990:	2b00      	cmp	r3, #0
 800a992:	d153      	bne.n	800aa3c <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a994:	68bb      	ldr	r3, [r7, #8]
 800a996:	015a      	lsls	r2, r3, #5
 800a998:	68fb      	ldr	r3, [r7, #12]
 800a99a:	4413      	add	r3, r2
 800a99c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a9a0:	681a      	ldr	r2, [r3, #0]
 800a9a2:	683b      	ldr	r3, [r7, #0]
 800a9a4:	68db      	ldr	r3, [r3, #12]
 800a9a6:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a9aa:	683b      	ldr	r3, [r7, #0]
 800a9ac:	791b      	ldrb	r3, [r3, #4]
 800a9ae:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a9b0:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a9b2:	68bb      	ldr	r3, [r7, #8]
 800a9b4:	059b      	lsls	r3, r3, #22
 800a9b6:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a9b8:	431a      	orrs	r2, r3
 800a9ba:	68bb      	ldr	r3, [r7, #8]
 800a9bc:	0159      	lsls	r1, r3, #5
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	440b      	add	r3, r1
 800a9c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a9c6:	4619      	mov	r1, r3
 800a9c8:	4b20      	ldr	r3, [pc, #128]	; (800aa4c <USB_ActivateEndpoint+0x10c>)
 800a9ca:	4313      	orrs	r3, r2
 800a9cc:	600b      	str	r3, [r1, #0]
 800a9ce:	e035      	b.n	800aa3c <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a9d6:	69da      	ldr	r2, [r3, #28]
 800a9d8:	683b      	ldr	r3, [r7, #0]
 800a9da:	781b      	ldrb	r3, [r3, #0]
 800a9dc:	f003 030f 	and.w	r3, r3, #15
 800a9e0:	2101      	movs	r1, #1
 800a9e2:	fa01 f303 	lsl.w	r3, r1, r3
 800a9e6:	041b      	lsls	r3, r3, #16
 800a9e8:	68f9      	ldr	r1, [r7, #12]
 800a9ea:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a9ee:	4313      	orrs	r3, r2
 800a9f0:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800a9f2:	68bb      	ldr	r3, [r7, #8]
 800a9f4:	015a      	lsls	r2, r3, #5
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	4413      	add	r3, r2
 800a9fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d119      	bne.n	800aa3c <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800aa08:	68bb      	ldr	r3, [r7, #8]
 800aa0a:	015a      	lsls	r2, r3, #5
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	4413      	add	r3, r2
 800aa10:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aa14:	681a      	ldr	r2, [r3, #0]
 800aa16:	683b      	ldr	r3, [r7, #0]
 800aa18:	68db      	ldr	r3, [r3, #12]
 800aa1a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800aa1e:	683b      	ldr	r3, [r7, #0]
 800aa20:	791b      	ldrb	r3, [r3, #4]
 800aa22:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800aa24:	430b      	orrs	r3, r1
 800aa26:	431a      	orrs	r2, r3
 800aa28:	68bb      	ldr	r3, [r7, #8]
 800aa2a:	0159      	lsls	r1, r3, #5
 800aa2c:	68fb      	ldr	r3, [r7, #12]
 800aa2e:	440b      	add	r3, r1
 800aa30:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aa34:	4619      	mov	r1, r3
 800aa36:	4b05      	ldr	r3, [pc, #20]	; (800aa4c <USB_ActivateEndpoint+0x10c>)
 800aa38:	4313      	orrs	r3, r2
 800aa3a:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800aa3c:	2300      	movs	r3, #0
}
 800aa3e:	4618      	mov	r0, r3
 800aa40:	3714      	adds	r7, #20
 800aa42:	46bd      	mov	sp, r7
 800aa44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa48:	4770      	bx	lr
 800aa4a:	bf00      	nop
 800aa4c:	10008000 	.word	0x10008000

0800aa50 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800aa50:	b480      	push	{r7}
 800aa52:	b085      	sub	sp, #20
 800aa54:	af00      	add	r7, sp, #0
 800aa56:	6078      	str	r0, [r7, #4]
 800aa58:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800aa5e:	683b      	ldr	r3, [r7, #0]
 800aa60:	781b      	ldrb	r3, [r3, #0]
 800aa62:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800aa64:	683b      	ldr	r3, [r7, #0]
 800aa66:	785b      	ldrb	r3, [r3, #1]
 800aa68:	2b01      	cmp	r3, #1
 800aa6a:	d161      	bne.n	800ab30 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800aa6c:	68bb      	ldr	r3, [r7, #8]
 800aa6e:	015a      	lsls	r2, r3, #5
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	4413      	add	r3, r2
 800aa74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800aa7e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800aa82:	d11f      	bne.n	800aac4 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800aa84:	68bb      	ldr	r3, [r7, #8]
 800aa86:	015a      	lsls	r2, r3, #5
 800aa88:	68fb      	ldr	r3, [r7, #12]
 800aa8a:	4413      	add	r3, r2
 800aa8c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	68ba      	ldr	r2, [r7, #8]
 800aa94:	0151      	lsls	r1, r2, #5
 800aa96:	68fa      	ldr	r2, [r7, #12]
 800aa98:	440a      	add	r2, r1
 800aa9a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aa9e:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800aaa2:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800aaa4:	68bb      	ldr	r3, [r7, #8]
 800aaa6:	015a      	lsls	r2, r3, #5
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	4413      	add	r3, r2
 800aaac:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	68ba      	ldr	r2, [r7, #8]
 800aab4:	0151      	lsls	r1, r2, #5
 800aab6:	68fa      	ldr	r2, [r7, #12]
 800aab8:	440a      	add	r2, r1
 800aaba:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aabe:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800aac2:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aaca:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800aacc:	683b      	ldr	r3, [r7, #0]
 800aace:	781b      	ldrb	r3, [r3, #0]
 800aad0:	f003 030f 	and.w	r3, r3, #15
 800aad4:	2101      	movs	r1, #1
 800aad6:	fa01 f303 	lsl.w	r3, r1, r3
 800aada:	b29b      	uxth	r3, r3
 800aadc:	43db      	mvns	r3, r3
 800aade:	68f9      	ldr	r1, [r7, #12]
 800aae0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800aae4:	4013      	ands	r3, r2
 800aae6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aaee:	69da      	ldr	r2, [r3, #28]
 800aaf0:	683b      	ldr	r3, [r7, #0]
 800aaf2:	781b      	ldrb	r3, [r3, #0]
 800aaf4:	f003 030f 	and.w	r3, r3, #15
 800aaf8:	2101      	movs	r1, #1
 800aafa:	fa01 f303 	lsl.w	r3, r1, r3
 800aafe:	b29b      	uxth	r3, r3
 800ab00:	43db      	mvns	r3, r3
 800ab02:	68f9      	ldr	r1, [r7, #12]
 800ab04:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ab08:	4013      	ands	r3, r2
 800ab0a:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800ab0c:	68bb      	ldr	r3, [r7, #8]
 800ab0e:	015a      	lsls	r2, r3, #5
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	4413      	add	r3, r2
 800ab14:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ab18:	681a      	ldr	r2, [r3, #0]
 800ab1a:	68bb      	ldr	r3, [r7, #8]
 800ab1c:	0159      	lsls	r1, r3, #5
 800ab1e:	68fb      	ldr	r3, [r7, #12]
 800ab20:	440b      	add	r3, r1
 800ab22:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ab26:	4619      	mov	r1, r3
 800ab28:	4b35      	ldr	r3, [pc, #212]	; (800ac00 <USB_DeactivateEndpoint+0x1b0>)
 800ab2a:	4013      	ands	r3, r2
 800ab2c:	600b      	str	r3, [r1, #0]
 800ab2e:	e060      	b.n	800abf2 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ab30:	68bb      	ldr	r3, [r7, #8]
 800ab32:	015a      	lsls	r2, r3, #5
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	4413      	add	r3, r2
 800ab38:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ab42:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ab46:	d11f      	bne.n	800ab88 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800ab48:	68bb      	ldr	r3, [r7, #8]
 800ab4a:	015a      	lsls	r2, r3, #5
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	4413      	add	r3, r2
 800ab50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ab54:	681b      	ldr	r3, [r3, #0]
 800ab56:	68ba      	ldr	r2, [r7, #8]
 800ab58:	0151      	lsls	r1, r2, #5
 800ab5a:	68fa      	ldr	r2, [r7, #12]
 800ab5c:	440a      	add	r2, r1
 800ab5e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ab62:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800ab66:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800ab68:	68bb      	ldr	r3, [r7, #8]
 800ab6a:	015a      	lsls	r2, r3, #5
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	4413      	add	r3, r2
 800ab70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	68ba      	ldr	r2, [r7, #8]
 800ab78:	0151      	lsls	r1, r2, #5
 800ab7a:	68fa      	ldr	r2, [r7, #12]
 800ab7c:	440a      	add	r2, r1
 800ab7e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ab82:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800ab86:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ab8e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ab90:	683b      	ldr	r3, [r7, #0]
 800ab92:	781b      	ldrb	r3, [r3, #0]
 800ab94:	f003 030f 	and.w	r3, r3, #15
 800ab98:	2101      	movs	r1, #1
 800ab9a:	fa01 f303 	lsl.w	r3, r1, r3
 800ab9e:	041b      	lsls	r3, r3, #16
 800aba0:	43db      	mvns	r3, r3
 800aba2:	68f9      	ldr	r1, [r7, #12]
 800aba4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800aba8:	4013      	ands	r3, r2
 800abaa:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800abb2:	69da      	ldr	r2, [r3, #28]
 800abb4:	683b      	ldr	r3, [r7, #0]
 800abb6:	781b      	ldrb	r3, [r3, #0]
 800abb8:	f003 030f 	and.w	r3, r3, #15
 800abbc:	2101      	movs	r1, #1
 800abbe:	fa01 f303 	lsl.w	r3, r1, r3
 800abc2:	041b      	lsls	r3, r3, #16
 800abc4:	43db      	mvns	r3, r3
 800abc6:	68f9      	ldr	r1, [r7, #12]
 800abc8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800abcc:	4013      	ands	r3, r2
 800abce:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800abd0:	68bb      	ldr	r3, [r7, #8]
 800abd2:	015a      	lsls	r2, r3, #5
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	4413      	add	r3, r2
 800abd8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800abdc:	681a      	ldr	r2, [r3, #0]
 800abde:	68bb      	ldr	r3, [r7, #8]
 800abe0:	0159      	lsls	r1, r3, #5
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	440b      	add	r3, r1
 800abe6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800abea:	4619      	mov	r1, r3
 800abec:	4b05      	ldr	r3, [pc, #20]	; (800ac04 <USB_DeactivateEndpoint+0x1b4>)
 800abee:	4013      	ands	r3, r2
 800abf0:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800abf2:	2300      	movs	r3, #0
}
 800abf4:	4618      	mov	r0, r3
 800abf6:	3714      	adds	r7, #20
 800abf8:	46bd      	mov	sp, r7
 800abfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abfe:	4770      	bx	lr
 800ac00:	ec337800 	.word	0xec337800
 800ac04:	eff37800 	.word	0xeff37800

0800ac08 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800ac08:	b580      	push	{r7, lr}
 800ac0a:	b08a      	sub	sp, #40	; 0x28
 800ac0c:	af02      	add	r7, sp, #8
 800ac0e:	60f8      	str	r0, [r7, #12]
 800ac10:	60b9      	str	r1, [r7, #8]
 800ac12:	4613      	mov	r3, r2
 800ac14:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800ac1a:	68bb      	ldr	r3, [r7, #8]
 800ac1c:	781b      	ldrb	r3, [r3, #0]
 800ac1e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ac20:	68bb      	ldr	r3, [r7, #8]
 800ac22:	785b      	ldrb	r3, [r3, #1]
 800ac24:	2b01      	cmp	r3, #1
 800ac26:	f040 8163 	bne.w	800aef0 <USB_EPStartXfer+0x2e8>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800ac2a:	68bb      	ldr	r3, [r7, #8]
 800ac2c:	699b      	ldr	r3, [r3, #24]
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d132      	bne.n	800ac98 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ac32:	69bb      	ldr	r3, [r7, #24]
 800ac34:	015a      	lsls	r2, r3, #5
 800ac36:	69fb      	ldr	r3, [r7, #28]
 800ac38:	4413      	add	r3, r2
 800ac3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ac3e:	691a      	ldr	r2, [r3, #16]
 800ac40:	69bb      	ldr	r3, [r7, #24]
 800ac42:	0159      	lsls	r1, r3, #5
 800ac44:	69fb      	ldr	r3, [r7, #28]
 800ac46:	440b      	add	r3, r1
 800ac48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ac4c:	4619      	mov	r1, r3
 800ac4e:	4ba5      	ldr	r3, [pc, #660]	; (800aee4 <USB_EPStartXfer+0x2dc>)
 800ac50:	4013      	ands	r3, r2
 800ac52:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ac54:	69bb      	ldr	r3, [r7, #24]
 800ac56:	015a      	lsls	r2, r3, #5
 800ac58:	69fb      	ldr	r3, [r7, #28]
 800ac5a:	4413      	add	r3, r2
 800ac5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ac60:	691b      	ldr	r3, [r3, #16]
 800ac62:	69ba      	ldr	r2, [r7, #24]
 800ac64:	0151      	lsls	r1, r2, #5
 800ac66:	69fa      	ldr	r2, [r7, #28]
 800ac68:	440a      	add	r2, r1
 800ac6a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ac6e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ac72:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ac74:	69bb      	ldr	r3, [r7, #24]
 800ac76:	015a      	lsls	r2, r3, #5
 800ac78:	69fb      	ldr	r3, [r7, #28]
 800ac7a:	4413      	add	r3, r2
 800ac7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ac80:	691a      	ldr	r2, [r3, #16]
 800ac82:	69bb      	ldr	r3, [r7, #24]
 800ac84:	0159      	lsls	r1, r3, #5
 800ac86:	69fb      	ldr	r3, [r7, #28]
 800ac88:	440b      	add	r3, r1
 800ac8a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ac8e:	4619      	mov	r1, r3
 800ac90:	4b95      	ldr	r3, [pc, #596]	; (800aee8 <USB_EPStartXfer+0x2e0>)
 800ac92:	4013      	ands	r3, r2
 800ac94:	610b      	str	r3, [r1, #16]
 800ac96:	e074      	b.n	800ad82 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ac98:	69bb      	ldr	r3, [r7, #24]
 800ac9a:	015a      	lsls	r2, r3, #5
 800ac9c:	69fb      	ldr	r3, [r7, #28]
 800ac9e:	4413      	add	r3, r2
 800aca0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aca4:	691a      	ldr	r2, [r3, #16]
 800aca6:	69bb      	ldr	r3, [r7, #24]
 800aca8:	0159      	lsls	r1, r3, #5
 800acaa:	69fb      	ldr	r3, [r7, #28]
 800acac:	440b      	add	r3, r1
 800acae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800acb2:	4619      	mov	r1, r3
 800acb4:	4b8c      	ldr	r3, [pc, #560]	; (800aee8 <USB_EPStartXfer+0x2e0>)
 800acb6:	4013      	ands	r3, r2
 800acb8:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800acba:	69bb      	ldr	r3, [r7, #24]
 800acbc:	015a      	lsls	r2, r3, #5
 800acbe:	69fb      	ldr	r3, [r7, #28]
 800acc0:	4413      	add	r3, r2
 800acc2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800acc6:	691a      	ldr	r2, [r3, #16]
 800acc8:	69bb      	ldr	r3, [r7, #24]
 800acca:	0159      	lsls	r1, r3, #5
 800accc:	69fb      	ldr	r3, [r7, #28]
 800acce:	440b      	add	r3, r1
 800acd0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800acd4:	4619      	mov	r1, r3
 800acd6:	4b83      	ldr	r3, [pc, #524]	; (800aee4 <USB_EPStartXfer+0x2dc>)
 800acd8:	4013      	ands	r3, r2
 800acda:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800acdc:	69bb      	ldr	r3, [r7, #24]
 800acde:	015a      	lsls	r2, r3, #5
 800ace0:	69fb      	ldr	r3, [r7, #28]
 800ace2:	4413      	add	r3, r2
 800ace4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ace8:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800acea:	68bb      	ldr	r3, [r7, #8]
 800acec:	6999      	ldr	r1, [r3, #24]
 800acee:	68bb      	ldr	r3, [r7, #8]
 800acf0:	68db      	ldr	r3, [r3, #12]
 800acf2:	440b      	add	r3, r1
 800acf4:	1e59      	subs	r1, r3, #1
 800acf6:	68bb      	ldr	r3, [r7, #8]
 800acf8:	68db      	ldr	r3, [r3, #12]
 800acfa:	fbb1 f3f3 	udiv	r3, r1, r3
 800acfe:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 800ad00:	4b7a      	ldr	r3, [pc, #488]	; (800aeec <USB_EPStartXfer+0x2e4>)
 800ad02:	400b      	ands	r3, r1
 800ad04:	69b9      	ldr	r1, [r7, #24]
 800ad06:	0148      	lsls	r0, r1, #5
 800ad08:	69f9      	ldr	r1, [r7, #28]
 800ad0a:	4401      	add	r1, r0
 800ad0c:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800ad10:	4313      	orrs	r3, r2
 800ad12:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800ad14:	69bb      	ldr	r3, [r7, #24]
 800ad16:	015a      	lsls	r2, r3, #5
 800ad18:	69fb      	ldr	r3, [r7, #28]
 800ad1a:	4413      	add	r3, r2
 800ad1c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad20:	691a      	ldr	r2, [r3, #16]
 800ad22:	68bb      	ldr	r3, [r7, #8]
 800ad24:	699b      	ldr	r3, [r3, #24]
 800ad26:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ad2a:	69b9      	ldr	r1, [r7, #24]
 800ad2c:	0148      	lsls	r0, r1, #5
 800ad2e:	69f9      	ldr	r1, [r7, #28]
 800ad30:	4401      	add	r1, r0
 800ad32:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800ad36:	4313      	orrs	r3, r2
 800ad38:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800ad3a:	68bb      	ldr	r3, [r7, #8]
 800ad3c:	791b      	ldrb	r3, [r3, #4]
 800ad3e:	2b01      	cmp	r3, #1
 800ad40:	d11f      	bne.n	800ad82 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800ad42:	69bb      	ldr	r3, [r7, #24]
 800ad44:	015a      	lsls	r2, r3, #5
 800ad46:	69fb      	ldr	r3, [r7, #28]
 800ad48:	4413      	add	r3, r2
 800ad4a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad4e:	691b      	ldr	r3, [r3, #16]
 800ad50:	69ba      	ldr	r2, [r7, #24]
 800ad52:	0151      	lsls	r1, r2, #5
 800ad54:	69fa      	ldr	r2, [r7, #28]
 800ad56:	440a      	add	r2, r1
 800ad58:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ad5c:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800ad60:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800ad62:	69bb      	ldr	r3, [r7, #24]
 800ad64:	015a      	lsls	r2, r3, #5
 800ad66:	69fb      	ldr	r3, [r7, #28]
 800ad68:	4413      	add	r3, r2
 800ad6a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad6e:	691b      	ldr	r3, [r3, #16]
 800ad70:	69ba      	ldr	r2, [r7, #24]
 800ad72:	0151      	lsls	r1, r2, #5
 800ad74:	69fa      	ldr	r2, [r7, #28]
 800ad76:	440a      	add	r2, r1
 800ad78:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ad7c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ad80:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800ad82:	79fb      	ldrb	r3, [r7, #7]
 800ad84:	2b01      	cmp	r3, #1
 800ad86:	d14b      	bne.n	800ae20 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800ad88:	68bb      	ldr	r3, [r7, #8]
 800ad8a:	695b      	ldr	r3, [r3, #20]
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	d009      	beq.n	800ada4 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800ad90:	69bb      	ldr	r3, [r7, #24]
 800ad92:	015a      	lsls	r2, r3, #5
 800ad94:	69fb      	ldr	r3, [r7, #28]
 800ad96:	4413      	add	r3, r2
 800ad98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ad9c:	461a      	mov	r2, r3
 800ad9e:	68bb      	ldr	r3, [r7, #8]
 800ada0:	695b      	ldr	r3, [r3, #20]
 800ada2:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800ada4:	68bb      	ldr	r3, [r7, #8]
 800ada6:	791b      	ldrb	r3, [r3, #4]
 800ada8:	2b01      	cmp	r3, #1
 800adaa:	d128      	bne.n	800adfe <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800adac:	69fb      	ldr	r3, [r7, #28]
 800adae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800adb2:	689b      	ldr	r3, [r3, #8]
 800adb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800adb8:	2b00      	cmp	r3, #0
 800adba:	d110      	bne.n	800adde <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800adbc:	69bb      	ldr	r3, [r7, #24]
 800adbe:	015a      	lsls	r2, r3, #5
 800adc0:	69fb      	ldr	r3, [r7, #28]
 800adc2:	4413      	add	r3, r2
 800adc4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	69ba      	ldr	r2, [r7, #24]
 800adcc:	0151      	lsls	r1, r2, #5
 800adce:	69fa      	ldr	r2, [r7, #28]
 800add0:	440a      	add	r2, r1
 800add2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800add6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800adda:	6013      	str	r3, [r2, #0]
 800addc:	e00f      	b.n	800adfe <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800adde:	69bb      	ldr	r3, [r7, #24]
 800ade0:	015a      	lsls	r2, r3, #5
 800ade2:	69fb      	ldr	r3, [r7, #28]
 800ade4:	4413      	add	r3, r2
 800ade6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	69ba      	ldr	r2, [r7, #24]
 800adee:	0151      	lsls	r1, r2, #5
 800adf0:	69fa      	ldr	r2, [r7, #28]
 800adf2:	440a      	add	r2, r1
 800adf4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800adf8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800adfc:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800adfe:	69bb      	ldr	r3, [r7, #24]
 800ae00:	015a      	lsls	r2, r3, #5
 800ae02:	69fb      	ldr	r3, [r7, #28]
 800ae04:	4413      	add	r3, r2
 800ae06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	69ba      	ldr	r2, [r7, #24]
 800ae0e:	0151      	lsls	r1, r2, #5
 800ae10:	69fa      	ldr	r2, [r7, #28]
 800ae12:	440a      	add	r2, r1
 800ae14:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ae18:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ae1c:	6013      	str	r3, [r2, #0]
 800ae1e:	e137      	b.n	800b090 <USB_EPStartXfer+0x488>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ae20:	69bb      	ldr	r3, [r7, #24]
 800ae22:	015a      	lsls	r2, r3, #5
 800ae24:	69fb      	ldr	r3, [r7, #28]
 800ae26:	4413      	add	r3, r2
 800ae28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	69ba      	ldr	r2, [r7, #24]
 800ae30:	0151      	lsls	r1, r2, #5
 800ae32:	69fa      	ldr	r2, [r7, #28]
 800ae34:	440a      	add	r2, r1
 800ae36:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ae3a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ae3e:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ae40:	68bb      	ldr	r3, [r7, #8]
 800ae42:	791b      	ldrb	r3, [r3, #4]
 800ae44:	2b01      	cmp	r3, #1
 800ae46:	d015      	beq.n	800ae74 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800ae48:	68bb      	ldr	r3, [r7, #8]
 800ae4a:	699b      	ldr	r3, [r3, #24]
 800ae4c:	2b00      	cmp	r3, #0
 800ae4e:	f000 811f 	beq.w	800b090 <USB_EPStartXfer+0x488>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800ae52:	69fb      	ldr	r3, [r7, #28]
 800ae54:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ae58:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ae5a:	68bb      	ldr	r3, [r7, #8]
 800ae5c:	781b      	ldrb	r3, [r3, #0]
 800ae5e:	f003 030f 	and.w	r3, r3, #15
 800ae62:	2101      	movs	r1, #1
 800ae64:	fa01 f303 	lsl.w	r3, r1, r3
 800ae68:	69f9      	ldr	r1, [r7, #28]
 800ae6a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ae6e:	4313      	orrs	r3, r2
 800ae70:	634b      	str	r3, [r1, #52]	; 0x34
 800ae72:	e10d      	b.n	800b090 <USB_EPStartXfer+0x488>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ae74:	69fb      	ldr	r3, [r7, #28]
 800ae76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ae7a:	689b      	ldr	r3, [r3, #8]
 800ae7c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ae80:	2b00      	cmp	r3, #0
 800ae82:	d110      	bne.n	800aea6 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800ae84:	69bb      	ldr	r3, [r7, #24]
 800ae86:	015a      	lsls	r2, r3, #5
 800ae88:	69fb      	ldr	r3, [r7, #28]
 800ae8a:	4413      	add	r3, r2
 800ae8c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	69ba      	ldr	r2, [r7, #24]
 800ae94:	0151      	lsls	r1, r2, #5
 800ae96:	69fa      	ldr	r2, [r7, #28]
 800ae98:	440a      	add	r2, r1
 800ae9a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ae9e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800aea2:	6013      	str	r3, [r2, #0]
 800aea4:	e00f      	b.n	800aec6 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800aea6:	69bb      	ldr	r3, [r7, #24]
 800aea8:	015a      	lsls	r2, r3, #5
 800aeaa:	69fb      	ldr	r3, [r7, #28]
 800aeac:	4413      	add	r3, r2
 800aeae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	69ba      	ldr	r2, [r7, #24]
 800aeb6:	0151      	lsls	r1, r2, #5
 800aeb8:	69fa      	ldr	r2, [r7, #28]
 800aeba:	440a      	add	r2, r1
 800aebc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aec0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800aec4:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800aec6:	68bb      	ldr	r3, [r7, #8]
 800aec8:	6919      	ldr	r1, [r3, #16]
 800aeca:	68bb      	ldr	r3, [r7, #8]
 800aecc:	781a      	ldrb	r2, [r3, #0]
 800aece:	68bb      	ldr	r3, [r7, #8]
 800aed0:	699b      	ldr	r3, [r3, #24]
 800aed2:	b298      	uxth	r0, r3
 800aed4:	79fb      	ldrb	r3, [r7, #7]
 800aed6:	9300      	str	r3, [sp, #0]
 800aed8:	4603      	mov	r3, r0
 800aeda:	68f8      	ldr	r0, [r7, #12]
 800aedc:	f000 faea 	bl	800b4b4 <USB_WritePacket>
 800aee0:	e0d6      	b.n	800b090 <USB_EPStartXfer+0x488>
 800aee2:	bf00      	nop
 800aee4:	e007ffff 	.word	0xe007ffff
 800aee8:	fff80000 	.word	0xfff80000
 800aeec:	1ff80000 	.word	0x1ff80000
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800aef0:	69bb      	ldr	r3, [r7, #24]
 800aef2:	015a      	lsls	r2, r3, #5
 800aef4:	69fb      	ldr	r3, [r7, #28]
 800aef6:	4413      	add	r3, r2
 800aef8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800aefc:	691a      	ldr	r2, [r3, #16]
 800aefe:	69bb      	ldr	r3, [r7, #24]
 800af00:	0159      	lsls	r1, r3, #5
 800af02:	69fb      	ldr	r3, [r7, #28]
 800af04:	440b      	add	r3, r1
 800af06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af0a:	4619      	mov	r1, r3
 800af0c:	4b63      	ldr	r3, [pc, #396]	; (800b09c <USB_EPStartXfer+0x494>)
 800af0e:	4013      	ands	r3, r2
 800af10:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800af12:	69bb      	ldr	r3, [r7, #24]
 800af14:	015a      	lsls	r2, r3, #5
 800af16:	69fb      	ldr	r3, [r7, #28]
 800af18:	4413      	add	r3, r2
 800af1a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af1e:	691a      	ldr	r2, [r3, #16]
 800af20:	69bb      	ldr	r3, [r7, #24]
 800af22:	0159      	lsls	r1, r3, #5
 800af24:	69fb      	ldr	r3, [r7, #28]
 800af26:	440b      	add	r3, r1
 800af28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af2c:	4619      	mov	r1, r3
 800af2e:	4b5c      	ldr	r3, [pc, #368]	; (800b0a0 <USB_EPStartXfer+0x498>)
 800af30:	4013      	ands	r3, r2
 800af32:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len == 0U)
 800af34:	68bb      	ldr	r3, [r7, #8]
 800af36:	699b      	ldr	r3, [r3, #24]
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d123      	bne.n	800af84 <USB_EPStartXfer+0x37c>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800af3c:	69bb      	ldr	r3, [r7, #24]
 800af3e:	015a      	lsls	r2, r3, #5
 800af40:	69fb      	ldr	r3, [r7, #28]
 800af42:	4413      	add	r3, r2
 800af44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af48:	691a      	ldr	r2, [r3, #16]
 800af4a:	68bb      	ldr	r3, [r7, #8]
 800af4c:	68db      	ldr	r3, [r3, #12]
 800af4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800af52:	69b9      	ldr	r1, [r7, #24]
 800af54:	0148      	lsls	r0, r1, #5
 800af56:	69f9      	ldr	r1, [r7, #28]
 800af58:	4401      	add	r1, r0
 800af5a:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800af5e:	4313      	orrs	r3, r2
 800af60:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800af62:	69bb      	ldr	r3, [r7, #24]
 800af64:	015a      	lsls	r2, r3, #5
 800af66:	69fb      	ldr	r3, [r7, #28]
 800af68:	4413      	add	r3, r2
 800af6a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af6e:	691b      	ldr	r3, [r3, #16]
 800af70:	69ba      	ldr	r2, [r7, #24]
 800af72:	0151      	lsls	r1, r2, #5
 800af74:	69fa      	ldr	r2, [r7, #28]
 800af76:	440a      	add	r2, r1
 800af78:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800af7c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800af80:	6113      	str	r3, [r2, #16]
 800af82:	e037      	b.n	800aff4 <USB_EPStartXfer+0x3ec>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800af84:	68bb      	ldr	r3, [r7, #8]
 800af86:	699a      	ldr	r2, [r3, #24]
 800af88:	68bb      	ldr	r3, [r7, #8]
 800af8a:	68db      	ldr	r3, [r3, #12]
 800af8c:	4413      	add	r3, r2
 800af8e:	1e5a      	subs	r2, r3, #1
 800af90:	68bb      	ldr	r3, [r7, #8]
 800af92:	68db      	ldr	r3, [r3, #12]
 800af94:	fbb2 f3f3 	udiv	r3, r2, r3
 800af98:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 800af9a:	68bb      	ldr	r3, [r7, #8]
 800af9c:	68db      	ldr	r3, [r3, #12]
 800af9e:	8afa      	ldrh	r2, [r7, #22]
 800afa0:	fb03 f202 	mul.w	r2, r3, r2
 800afa4:	68bb      	ldr	r3, [r7, #8]
 800afa6:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800afa8:	69bb      	ldr	r3, [r7, #24]
 800afaa:	015a      	lsls	r2, r3, #5
 800afac:	69fb      	ldr	r3, [r7, #28]
 800afae:	4413      	add	r3, r2
 800afb0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800afb4:	691a      	ldr	r2, [r3, #16]
 800afb6:	8afb      	ldrh	r3, [r7, #22]
 800afb8:	04d9      	lsls	r1, r3, #19
 800afba:	4b3a      	ldr	r3, [pc, #232]	; (800b0a4 <USB_EPStartXfer+0x49c>)
 800afbc:	400b      	ands	r3, r1
 800afbe:	69b9      	ldr	r1, [r7, #24]
 800afc0:	0148      	lsls	r0, r1, #5
 800afc2:	69f9      	ldr	r1, [r7, #28]
 800afc4:	4401      	add	r1, r0
 800afc6:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800afca:	4313      	orrs	r3, r2
 800afcc:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800afce:	69bb      	ldr	r3, [r7, #24]
 800afd0:	015a      	lsls	r2, r3, #5
 800afd2:	69fb      	ldr	r3, [r7, #28]
 800afd4:	4413      	add	r3, r2
 800afd6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800afda:	691a      	ldr	r2, [r3, #16]
 800afdc:	68bb      	ldr	r3, [r7, #8]
 800afde:	69db      	ldr	r3, [r3, #28]
 800afe0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800afe4:	69b9      	ldr	r1, [r7, #24]
 800afe6:	0148      	lsls	r0, r1, #5
 800afe8:	69f9      	ldr	r1, [r7, #28]
 800afea:	4401      	add	r1, r0
 800afec:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800aff0:	4313      	orrs	r3, r2
 800aff2:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800aff4:	79fb      	ldrb	r3, [r7, #7]
 800aff6:	2b01      	cmp	r3, #1
 800aff8:	d10d      	bne.n	800b016 <USB_EPStartXfer+0x40e>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800affa:	68bb      	ldr	r3, [r7, #8]
 800affc:	691b      	ldr	r3, [r3, #16]
 800affe:	2b00      	cmp	r3, #0
 800b000:	d009      	beq.n	800b016 <USB_EPStartXfer+0x40e>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800b002:	68bb      	ldr	r3, [r7, #8]
 800b004:	6919      	ldr	r1, [r3, #16]
 800b006:	69bb      	ldr	r3, [r7, #24]
 800b008:	015a      	lsls	r2, r3, #5
 800b00a:	69fb      	ldr	r3, [r7, #28]
 800b00c:	4413      	add	r3, r2
 800b00e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b012:	460a      	mov	r2, r1
 800b014:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800b016:	68bb      	ldr	r3, [r7, #8]
 800b018:	791b      	ldrb	r3, [r3, #4]
 800b01a:	2b01      	cmp	r3, #1
 800b01c:	d128      	bne.n	800b070 <USB_EPStartXfer+0x468>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800b01e:	69fb      	ldr	r3, [r7, #28]
 800b020:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b024:	689b      	ldr	r3, [r3, #8]
 800b026:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d110      	bne.n	800b050 <USB_EPStartXfer+0x448>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800b02e:	69bb      	ldr	r3, [r7, #24]
 800b030:	015a      	lsls	r2, r3, #5
 800b032:	69fb      	ldr	r3, [r7, #28]
 800b034:	4413      	add	r3, r2
 800b036:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	69ba      	ldr	r2, [r7, #24]
 800b03e:	0151      	lsls	r1, r2, #5
 800b040:	69fa      	ldr	r2, [r7, #28]
 800b042:	440a      	add	r2, r1
 800b044:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b048:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800b04c:	6013      	str	r3, [r2, #0]
 800b04e:	e00f      	b.n	800b070 <USB_EPStartXfer+0x468>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800b050:	69bb      	ldr	r3, [r7, #24]
 800b052:	015a      	lsls	r2, r3, #5
 800b054:	69fb      	ldr	r3, [r7, #28]
 800b056:	4413      	add	r3, r2
 800b058:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	69ba      	ldr	r2, [r7, #24]
 800b060:	0151      	lsls	r1, r2, #5
 800b062:	69fa      	ldr	r2, [r7, #28]
 800b064:	440a      	add	r2, r1
 800b066:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b06a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b06e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b070:	69bb      	ldr	r3, [r7, #24]
 800b072:	015a      	lsls	r2, r3, #5
 800b074:	69fb      	ldr	r3, [r7, #28]
 800b076:	4413      	add	r3, r2
 800b078:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	69ba      	ldr	r2, [r7, #24]
 800b080:	0151      	lsls	r1, r2, #5
 800b082:	69fa      	ldr	r2, [r7, #28]
 800b084:	440a      	add	r2, r1
 800b086:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b08a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b08e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b090:	2300      	movs	r3, #0
}
 800b092:	4618      	mov	r0, r3
 800b094:	3720      	adds	r7, #32
 800b096:	46bd      	mov	sp, r7
 800b098:	bd80      	pop	{r7, pc}
 800b09a:	bf00      	nop
 800b09c:	fff80000 	.word	0xfff80000
 800b0a0:	e007ffff 	.word	0xe007ffff
 800b0a4:	1ff80000 	.word	0x1ff80000

0800b0a8 <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800b0a8:	b480      	push	{r7}
 800b0aa:	b087      	sub	sp, #28
 800b0ac:	af00      	add	r7, sp, #0
 800b0ae:	60f8      	str	r0, [r7, #12]
 800b0b0:	60b9      	str	r1, [r7, #8]
 800b0b2:	4613      	mov	r3, r2
 800b0b4:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800b0ba:	68bb      	ldr	r3, [r7, #8]
 800b0bc:	781b      	ldrb	r3, [r3, #0]
 800b0be:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b0c0:	68bb      	ldr	r3, [r7, #8]
 800b0c2:	785b      	ldrb	r3, [r3, #1]
 800b0c4:	2b01      	cmp	r3, #1
 800b0c6:	f040 80ce 	bne.w	800b266 <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800b0ca:	68bb      	ldr	r3, [r7, #8]
 800b0cc:	699b      	ldr	r3, [r3, #24]
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d132      	bne.n	800b138 <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b0d2:	693b      	ldr	r3, [r7, #16]
 800b0d4:	015a      	lsls	r2, r3, #5
 800b0d6:	697b      	ldr	r3, [r7, #20]
 800b0d8:	4413      	add	r3, r2
 800b0da:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b0de:	691a      	ldr	r2, [r3, #16]
 800b0e0:	693b      	ldr	r3, [r7, #16]
 800b0e2:	0159      	lsls	r1, r3, #5
 800b0e4:	697b      	ldr	r3, [r7, #20]
 800b0e6:	440b      	add	r3, r1
 800b0e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b0ec:	4619      	mov	r1, r3
 800b0ee:	4b9a      	ldr	r3, [pc, #616]	; (800b358 <USB_EP0StartXfer+0x2b0>)
 800b0f0:	4013      	ands	r3, r2
 800b0f2:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b0f4:	693b      	ldr	r3, [r7, #16]
 800b0f6:	015a      	lsls	r2, r3, #5
 800b0f8:	697b      	ldr	r3, [r7, #20]
 800b0fa:	4413      	add	r3, r2
 800b0fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b100:	691b      	ldr	r3, [r3, #16]
 800b102:	693a      	ldr	r2, [r7, #16]
 800b104:	0151      	lsls	r1, r2, #5
 800b106:	697a      	ldr	r2, [r7, #20]
 800b108:	440a      	add	r2, r1
 800b10a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b10e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b112:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b114:	693b      	ldr	r3, [r7, #16]
 800b116:	015a      	lsls	r2, r3, #5
 800b118:	697b      	ldr	r3, [r7, #20]
 800b11a:	4413      	add	r3, r2
 800b11c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b120:	691a      	ldr	r2, [r3, #16]
 800b122:	693b      	ldr	r3, [r7, #16]
 800b124:	0159      	lsls	r1, r3, #5
 800b126:	697b      	ldr	r3, [r7, #20]
 800b128:	440b      	add	r3, r1
 800b12a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b12e:	4619      	mov	r1, r3
 800b130:	4b8a      	ldr	r3, [pc, #552]	; (800b35c <USB_EP0StartXfer+0x2b4>)
 800b132:	4013      	ands	r3, r2
 800b134:	610b      	str	r3, [r1, #16]
 800b136:	e04e      	b.n	800b1d6 <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800b138:	693b      	ldr	r3, [r7, #16]
 800b13a:	015a      	lsls	r2, r3, #5
 800b13c:	697b      	ldr	r3, [r7, #20]
 800b13e:	4413      	add	r3, r2
 800b140:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b144:	691a      	ldr	r2, [r3, #16]
 800b146:	693b      	ldr	r3, [r7, #16]
 800b148:	0159      	lsls	r1, r3, #5
 800b14a:	697b      	ldr	r3, [r7, #20]
 800b14c:	440b      	add	r3, r1
 800b14e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b152:	4619      	mov	r1, r3
 800b154:	4b81      	ldr	r3, [pc, #516]	; (800b35c <USB_EP0StartXfer+0x2b4>)
 800b156:	4013      	ands	r3, r2
 800b158:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800b15a:	693b      	ldr	r3, [r7, #16]
 800b15c:	015a      	lsls	r2, r3, #5
 800b15e:	697b      	ldr	r3, [r7, #20]
 800b160:	4413      	add	r3, r2
 800b162:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b166:	691a      	ldr	r2, [r3, #16]
 800b168:	693b      	ldr	r3, [r7, #16]
 800b16a:	0159      	lsls	r1, r3, #5
 800b16c:	697b      	ldr	r3, [r7, #20]
 800b16e:	440b      	add	r3, r1
 800b170:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b174:	4619      	mov	r1, r3
 800b176:	4b78      	ldr	r3, [pc, #480]	; (800b358 <USB_EP0StartXfer+0x2b0>)
 800b178:	4013      	ands	r3, r2
 800b17a:	610b      	str	r3, [r1, #16]

      if (ep->xfer_len > ep->maxpacket)
 800b17c:	68bb      	ldr	r3, [r7, #8]
 800b17e:	699a      	ldr	r2, [r3, #24]
 800b180:	68bb      	ldr	r3, [r7, #8]
 800b182:	68db      	ldr	r3, [r3, #12]
 800b184:	429a      	cmp	r2, r3
 800b186:	d903      	bls.n	800b190 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800b188:	68bb      	ldr	r3, [r7, #8]
 800b18a:	68da      	ldr	r2, [r3, #12]
 800b18c:	68bb      	ldr	r3, [r7, #8]
 800b18e:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800b190:	693b      	ldr	r3, [r7, #16]
 800b192:	015a      	lsls	r2, r3, #5
 800b194:	697b      	ldr	r3, [r7, #20]
 800b196:	4413      	add	r3, r2
 800b198:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b19c:	691b      	ldr	r3, [r3, #16]
 800b19e:	693a      	ldr	r2, [r7, #16]
 800b1a0:	0151      	lsls	r1, r2, #5
 800b1a2:	697a      	ldr	r2, [r7, #20]
 800b1a4:	440a      	add	r2, r1
 800b1a6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b1aa:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b1ae:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800b1b0:	693b      	ldr	r3, [r7, #16]
 800b1b2:	015a      	lsls	r2, r3, #5
 800b1b4:	697b      	ldr	r3, [r7, #20]
 800b1b6:	4413      	add	r3, r2
 800b1b8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b1bc:	691a      	ldr	r2, [r3, #16]
 800b1be:	68bb      	ldr	r3, [r7, #8]
 800b1c0:	699b      	ldr	r3, [r3, #24]
 800b1c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b1c6:	6939      	ldr	r1, [r7, #16]
 800b1c8:	0148      	lsls	r0, r1, #5
 800b1ca:	6979      	ldr	r1, [r7, #20]
 800b1cc:	4401      	add	r1, r0
 800b1ce:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800b1d2:	4313      	orrs	r3, r2
 800b1d4:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800b1d6:	79fb      	ldrb	r3, [r7, #7]
 800b1d8:	2b01      	cmp	r3, #1
 800b1da:	d11e      	bne.n	800b21a <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800b1dc:	68bb      	ldr	r3, [r7, #8]
 800b1de:	695b      	ldr	r3, [r3, #20]
 800b1e0:	2b00      	cmp	r3, #0
 800b1e2:	d009      	beq.n	800b1f8 <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800b1e4:	693b      	ldr	r3, [r7, #16]
 800b1e6:	015a      	lsls	r2, r3, #5
 800b1e8:	697b      	ldr	r3, [r7, #20]
 800b1ea:	4413      	add	r3, r2
 800b1ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b1f0:	461a      	mov	r2, r3
 800b1f2:	68bb      	ldr	r3, [r7, #8]
 800b1f4:	695b      	ldr	r3, [r3, #20]
 800b1f6:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b1f8:	693b      	ldr	r3, [r7, #16]
 800b1fa:	015a      	lsls	r2, r3, #5
 800b1fc:	697b      	ldr	r3, [r7, #20]
 800b1fe:	4413      	add	r3, r2
 800b200:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	693a      	ldr	r2, [r7, #16]
 800b208:	0151      	lsls	r1, r2, #5
 800b20a:	697a      	ldr	r2, [r7, #20]
 800b20c:	440a      	add	r2, r1
 800b20e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b212:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b216:	6013      	str	r3, [r2, #0]
 800b218:	e097      	b.n	800b34a <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800b21a:	693b      	ldr	r3, [r7, #16]
 800b21c:	015a      	lsls	r2, r3, #5
 800b21e:	697b      	ldr	r3, [r7, #20]
 800b220:	4413      	add	r3, r2
 800b222:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	693a      	ldr	r2, [r7, #16]
 800b22a:	0151      	lsls	r1, r2, #5
 800b22c:	697a      	ldr	r2, [r7, #20]
 800b22e:	440a      	add	r2, r1
 800b230:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b234:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b238:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800b23a:	68bb      	ldr	r3, [r7, #8]
 800b23c:	699b      	ldr	r3, [r3, #24]
 800b23e:	2b00      	cmp	r3, #0
 800b240:	f000 8083 	beq.w	800b34a <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800b244:	697b      	ldr	r3, [r7, #20]
 800b246:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b24a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800b24c:	68bb      	ldr	r3, [r7, #8]
 800b24e:	781b      	ldrb	r3, [r3, #0]
 800b250:	f003 030f 	and.w	r3, r3, #15
 800b254:	2101      	movs	r1, #1
 800b256:	fa01 f303 	lsl.w	r3, r1, r3
 800b25a:	6979      	ldr	r1, [r7, #20]
 800b25c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b260:	4313      	orrs	r3, r2
 800b262:	634b      	str	r3, [r1, #52]	; 0x34
 800b264:	e071      	b.n	800b34a <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800b266:	693b      	ldr	r3, [r7, #16]
 800b268:	015a      	lsls	r2, r3, #5
 800b26a:	697b      	ldr	r3, [r7, #20]
 800b26c:	4413      	add	r3, r2
 800b26e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b272:	691a      	ldr	r2, [r3, #16]
 800b274:	693b      	ldr	r3, [r7, #16]
 800b276:	0159      	lsls	r1, r3, #5
 800b278:	697b      	ldr	r3, [r7, #20]
 800b27a:	440b      	add	r3, r1
 800b27c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b280:	4619      	mov	r1, r3
 800b282:	4b36      	ldr	r3, [pc, #216]	; (800b35c <USB_EP0StartXfer+0x2b4>)
 800b284:	4013      	ands	r3, r2
 800b286:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800b288:	693b      	ldr	r3, [r7, #16]
 800b28a:	015a      	lsls	r2, r3, #5
 800b28c:	697b      	ldr	r3, [r7, #20]
 800b28e:	4413      	add	r3, r2
 800b290:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b294:	691a      	ldr	r2, [r3, #16]
 800b296:	693b      	ldr	r3, [r7, #16]
 800b298:	0159      	lsls	r1, r3, #5
 800b29a:	697b      	ldr	r3, [r7, #20]
 800b29c:	440b      	add	r3, r1
 800b29e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b2a2:	4619      	mov	r1, r3
 800b2a4:	4b2c      	ldr	r3, [pc, #176]	; (800b358 <USB_EP0StartXfer+0x2b0>)
 800b2a6:	4013      	ands	r3, r2
 800b2a8:	610b      	str	r3, [r1, #16]

    if (ep->xfer_len > 0U)
 800b2aa:	68bb      	ldr	r3, [r7, #8]
 800b2ac:	699b      	ldr	r3, [r3, #24]
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d003      	beq.n	800b2ba <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 800b2b2:	68bb      	ldr	r3, [r7, #8]
 800b2b4:	68da      	ldr	r2, [r3, #12]
 800b2b6:	68bb      	ldr	r3, [r7, #8]
 800b2b8:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 800b2ba:	68bb      	ldr	r3, [r7, #8]
 800b2bc:	68da      	ldr	r2, [r3, #12]
 800b2be:	68bb      	ldr	r3, [r7, #8]
 800b2c0:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b2c2:	693b      	ldr	r3, [r7, #16]
 800b2c4:	015a      	lsls	r2, r3, #5
 800b2c6:	697b      	ldr	r3, [r7, #20]
 800b2c8:	4413      	add	r3, r2
 800b2ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b2ce:	691b      	ldr	r3, [r3, #16]
 800b2d0:	693a      	ldr	r2, [r7, #16]
 800b2d2:	0151      	lsls	r1, r2, #5
 800b2d4:	697a      	ldr	r2, [r7, #20]
 800b2d6:	440a      	add	r2, r1
 800b2d8:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b2dc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b2e0:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800b2e2:	693b      	ldr	r3, [r7, #16]
 800b2e4:	015a      	lsls	r2, r3, #5
 800b2e6:	697b      	ldr	r3, [r7, #20]
 800b2e8:	4413      	add	r3, r2
 800b2ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b2ee:	691a      	ldr	r2, [r3, #16]
 800b2f0:	68bb      	ldr	r3, [r7, #8]
 800b2f2:	69db      	ldr	r3, [r3, #28]
 800b2f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b2f8:	6939      	ldr	r1, [r7, #16]
 800b2fa:	0148      	lsls	r0, r1, #5
 800b2fc:	6979      	ldr	r1, [r7, #20]
 800b2fe:	4401      	add	r1, r0
 800b300:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800b304:	4313      	orrs	r3, r2
 800b306:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800b308:	79fb      	ldrb	r3, [r7, #7]
 800b30a:	2b01      	cmp	r3, #1
 800b30c:	d10d      	bne.n	800b32a <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800b30e:	68bb      	ldr	r3, [r7, #8]
 800b310:	691b      	ldr	r3, [r3, #16]
 800b312:	2b00      	cmp	r3, #0
 800b314:	d009      	beq.n	800b32a <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800b316:	68bb      	ldr	r3, [r7, #8]
 800b318:	6919      	ldr	r1, [r3, #16]
 800b31a:	693b      	ldr	r3, [r7, #16]
 800b31c:	015a      	lsls	r2, r3, #5
 800b31e:	697b      	ldr	r3, [r7, #20]
 800b320:	4413      	add	r3, r2
 800b322:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b326:	460a      	mov	r2, r1
 800b328:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b32a:	693b      	ldr	r3, [r7, #16]
 800b32c:	015a      	lsls	r2, r3, #5
 800b32e:	697b      	ldr	r3, [r7, #20]
 800b330:	4413      	add	r3, r2
 800b332:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	693a      	ldr	r2, [r7, #16]
 800b33a:	0151      	lsls	r1, r2, #5
 800b33c:	697a      	ldr	r2, [r7, #20]
 800b33e:	440a      	add	r2, r1
 800b340:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b344:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b348:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b34a:	2300      	movs	r3, #0
}
 800b34c:	4618      	mov	r0, r3
 800b34e:	371c      	adds	r7, #28
 800b350:	46bd      	mov	sp, r7
 800b352:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b356:	4770      	bx	lr
 800b358:	e007ffff 	.word	0xe007ffff
 800b35c:	fff80000 	.word	0xfff80000

0800b360 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b360:	b480      	push	{r7}
 800b362:	b087      	sub	sp, #28
 800b364:	af00      	add	r7, sp, #0
 800b366:	6078      	str	r0, [r7, #4]
 800b368:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800b36a:	2300      	movs	r3, #0
 800b36c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800b36e:	2300      	movs	r3, #0
 800b370:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800b376:	683b      	ldr	r3, [r7, #0]
 800b378:	785b      	ldrb	r3, [r3, #1]
 800b37a:	2b01      	cmp	r3, #1
 800b37c:	d14a      	bne.n	800b414 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800b37e:	683b      	ldr	r3, [r7, #0]
 800b380:	781b      	ldrb	r3, [r3, #0]
 800b382:	015a      	lsls	r2, r3, #5
 800b384:	693b      	ldr	r3, [r7, #16]
 800b386:	4413      	add	r3, r2
 800b388:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b38c:	681b      	ldr	r3, [r3, #0]
 800b38e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b392:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b396:	f040 8086 	bne.w	800b4a6 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800b39a:	683b      	ldr	r3, [r7, #0]
 800b39c:	781b      	ldrb	r3, [r3, #0]
 800b39e:	015a      	lsls	r2, r3, #5
 800b3a0:	693b      	ldr	r3, [r7, #16]
 800b3a2:	4413      	add	r3, r2
 800b3a4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b3a8:	681b      	ldr	r3, [r3, #0]
 800b3aa:	683a      	ldr	r2, [r7, #0]
 800b3ac:	7812      	ldrb	r2, [r2, #0]
 800b3ae:	0151      	lsls	r1, r2, #5
 800b3b0:	693a      	ldr	r2, [r7, #16]
 800b3b2:	440a      	add	r2, r1
 800b3b4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b3b8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800b3bc:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800b3be:	683b      	ldr	r3, [r7, #0]
 800b3c0:	781b      	ldrb	r3, [r3, #0]
 800b3c2:	015a      	lsls	r2, r3, #5
 800b3c4:	693b      	ldr	r3, [r7, #16]
 800b3c6:	4413      	add	r3, r2
 800b3c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	683a      	ldr	r2, [r7, #0]
 800b3d0:	7812      	ldrb	r2, [r2, #0]
 800b3d2:	0151      	lsls	r1, r2, #5
 800b3d4:	693a      	ldr	r2, [r7, #16]
 800b3d6:	440a      	add	r2, r1
 800b3d8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b3dc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b3e0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	3301      	adds	r3, #1
 800b3e6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	f242 7210 	movw	r2, #10000	; 0x2710
 800b3ee:	4293      	cmp	r3, r2
 800b3f0:	d902      	bls.n	800b3f8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800b3f2:	2301      	movs	r3, #1
 800b3f4:	75fb      	strb	r3, [r7, #23]
          break;
 800b3f6:	e056      	b.n	800b4a6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800b3f8:	683b      	ldr	r3, [r7, #0]
 800b3fa:	781b      	ldrb	r3, [r3, #0]
 800b3fc:	015a      	lsls	r2, r3, #5
 800b3fe:	693b      	ldr	r3, [r7, #16]
 800b400:	4413      	add	r3, r2
 800b402:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b406:	681b      	ldr	r3, [r3, #0]
 800b408:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b40c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b410:	d0e7      	beq.n	800b3e2 <USB_EPStopXfer+0x82>
 800b412:	e048      	b.n	800b4a6 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b414:	683b      	ldr	r3, [r7, #0]
 800b416:	781b      	ldrb	r3, [r3, #0]
 800b418:	015a      	lsls	r2, r3, #5
 800b41a:	693b      	ldr	r3, [r7, #16]
 800b41c:	4413      	add	r3, r2
 800b41e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b428:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b42c:	d13b      	bne.n	800b4a6 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800b42e:	683b      	ldr	r3, [r7, #0]
 800b430:	781b      	ldrb	r3, [r3, #0]
 800b432:	015a      	lsls	r2, r3, #5
 800b434:	693b      	ldr	r3, [r7, #16]
 800b436:	4413      	add	r3, r2
 800b438:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b43c:	681b      	ldr	r3, [r3, #0]
 800b43e:	683a      	ldr	r2, [r7, #0]
 800b440:	7812      	ldrb	r2, [r2, #0]
 800b442:	0151      	lsls	r1, r2, #5
 800b444:	693a      	ldr	r2, [r7, #16]
 800b446:	440a      	add	r2, r1
 800b448:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b44c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800b450:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800b452:	683b      	ldr	r3, [r7, #0]
 800b454:	781b      	ldrb	r3, [r3, #0]
 800b456:	015a      	lsls	r2, r3, #5
 800b458:	693b      	ldr	r3, [r7, #16]
 800b45a:	4413      	add	r3, r2
 800b45c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	683a      	ldr	r2, [r7, #0]
 800b464:	7812      	ldrb	r2, [r2, #0]
 800b466:	0151      	lsls	r1, r2, #5
 800b468:	693a      	ldr	r2, [r7, #16]
 800b46a:	440a      	add	r2, r1
 800b46c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b470:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800b474:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	3301      	adds	r3, #1
 800b47a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	f242 7210 	movw	r2, #10000	; 0x2710
 800b482:	4293      	cmp	r3, r2
 800b484:	d902      	bls.n	800b48c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800b486:	2301      	movs	r3, #1
 800b488:	75fb      	strb	r3, [r7, #23]
          break;
 800b48a:	e00c      	b.n	800b4a6 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800b48c:	683b      	ldr	r3, [r7, #0]
 800b48e:	781b      	ldrb	r3, [r3, #0]
 800b490:	015a      	lsls	r2, r3, #5
 800b492:	693b      	ldr	r3, [r7, #16]
 800b494:	4413      	add	r3, r2
 800b496:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b4a0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b4a4:	d0e7      	beq.n	800b476 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800b4a6:	7dfb      	ldrb	r3, [r7, #23]
}
 800b4a8:	4618      	mov	r0, r3
 800b4aa:	371c      	adds	r7, #28
 800b4ac:	46bd      	mov	sp, r7
 800b4ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4b2:	4770      	bx	lr

0800b4b4 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800b4b4:	b480      	push	{r7}
 800b4b6:	b089      	sub	sp, #36	; 0x24
 800b4b8:	af00      	add	r7, sp, #0
 800b4ba:	60f8      	str	r0, [r7, #12]
 800b4bc:	60b9      	str	r1, [r7, #8]
 800b4be:	4611      	mov	r1, r2
 800b4c0:	461a      	mov	r2, r3
 800b4c2:	460b      	mov	r3, r1
 800b4c4:	71fb      	strb	r3, [r7, #7]
 800b4c6:	4613      	mov	r3, r2
 800b4c8:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800b4ce:	68bb      	ldr	r3, [r7, #8]
 800b4d0:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800b4d2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b4d6:	2b00      	cmp	r3, #0
 800b4d8:	d123      	bne.n	800b522 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800b4da:	88bb      	ldrh	r3, [r7, #4]
 800b4dc:	3303      	adds	r3, #3
 800b4de:	089b      	lsrs	r3, r3, #2
 800b4e0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800b4e2:	2300      	movs	r3, #0
 800b4e4:	61bb      	str	r3, [r7, #24]
 800b4e6:	e018      	b.n	800b51a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800b4e8:	79fb      	ldrb	r3, [r7, #7]
 800b4ea:	031a      	lsls	r2, r3, #12
 800b4ec:	697b      	ldr	r3, [r7, #20]
 800b4ee:	4413      	add	r3, r2
 800b4f0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b4f4:	461a      	mov	r2, r3
 800b4f6:	69fb      	ldr	r3, [r7, #28]
 800b4f8:	681b      	ldr	r3, [r3, #0]
 800b4fa:	6013      	str	r3, [r2, #0]
      pSrc++;
 800b4fc:	69fb      	ldr	r3, [r7, #28]
 800b4fe:	3301      	adds	r3, #1
 800b500:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b502:	69fb      	ldr	r3, [r7, #28]
 800b504:	3301      	adds	r3, #1
 800b506:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b508:	69fb      	ldr	r3, [r7, #28]
 800b50a:	3301      	adds	r3, #1
 800b50c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800b50e:	69fb      	ldr	r3, [r7, #28]
 800b510:	3301      	adds	r3, #1
 800b512:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800b514:	69bb      	ldr	r3, [r7, #24]
 800b516:	3301      	adds	r3, #1
 800b518:	61bb      	str	r3, [r7, #24]
 800b51a:	69ba      	ldr	r2, [r7, #24]
 800b51c:	693b      	ldr	r3, [r7, #16]
 800b51e:	429a      	cmp	r2, r3
 800b520:	d3e2      	bcc.n	800b4e8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800b522:	2300      	movs	r3, #0
}
 800b524:	4618      	mov	r0, r3
 800b526:	3724      	adds	r7, #36	; 0x24
 800b528:	46bd      	mov	sp, r7
 800b52a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b52e:	4770      	bx	lr

0800b530 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800b530:	b480      	push	{r7}
 800b532:	b08b      	sub	sp, #44	; 0x2c
 800b534:	af00      	add	r7, sp, #0
 800b536:	60f8      	str	r0, [r7, #12]
 800b538:	60b9      	str	r1, [r7, #8]
 800b53a:	4613      	mov	r3, r2
 800b53c:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800b542:	68bb      	ldr	r3, [r7, #8]
 800b544:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800b546:	88fb      	ldrh	r3, [r7, #6]
 800b548:	089b      	lsrs	r3, r3, #2
 800b54a:	b29b      	uxth	r3, r3
 800b54c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800b54e:	88fb      	ldrh	r3, [r7, #6]
 800b550:	f003 0303 	and.w	r3, r3, #3
 800b554:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800b556:	2300      	movs	r3, #0
 800b558:	623b      	str	r3, [r7, #32]
 800b55a:	e014      	b.n	800b586 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800b55c:	69bb      	ldr	r3, [r7, #24]
 800b55e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b562:	681a      	ldr	r2, [r3, #0]
 800b564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b566:	601a      	str	r2, [r3, #0]
    pDest++;
 800b568:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b56a:	3301      	adds	r3, #1
 800b56c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800b56e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b570:	3301      	adds	r3, #1
 800b572:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800b574:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b576:	3301      	adds	r3, #1
 800b578:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800b57a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b57c:	3301      	adds	r3, #1
 800b57e:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800b580:	6a3b      	ldr	r3, [r7, #32]
 800b582:	3301      	adds	r3, #1
 800b584:	623b      	str	r3, [r7, #32]
 800b586:	6a3a      	ldr	r2, [r7, #32]
 800b588:	697b      	ldr	r3, [r7, #20]
 800b58a:	429a      	cmp	r2, r3
 800b58c:	d3e6      	bcc.n	800b55c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800b58e:	8bfb      	ldrh	r3, [r7, #30]
 800b590:	2b00      	cmp	r3, #0
 800b592:	d01e      	beq.n	800b5d2 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800b594:	2300      	movs	r3, #0
 800b596:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800b598:	69bb      	ldr	r3, [r7, #24]
 800b59a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b59e:	461a      	mov	r2, r3
 800b5a0:	f107 0310 	add.w	r3, r7, #16
 800b5a4:	6812      	ldr	r2, [r2, #0]
 800b5a6:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800b5a8:	693a      	ldr	r2, [r7, #16]
 800b5aa:	6a3b      	ldr	r3, [r7, #32]
 800b5ac:	b2db      	uxtb	r3, r3
 800b5ae:	00db      	lsls	r3, r3, #3
 800b5b0:	fa22 f303 	lsr.w	r3, r2, r3
 800b5b4:	b2da      	uxtb	r2, r3
 800b5b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5b8:	701a      	strb	r2, [r3, #0]
      i++;
 800b5ba:	6a3b      	ldr	r3, [r7, #32]
 800b5bc:	3301      	adds	r3, #1
 800b5be:	623b      	str	r3, [r7, #32]
      pDest++;
 800b5c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b5c2:	3301      	adds	r3, #1
 800b5c4:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 800b5c6:	8bfb      	ldrh	r3, [r7, #30]
 800b5c8:	3b01      	subs	r3, #1
 800b5ca:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800b5cc:	8bfb      	ldrh	r3, [r7, #30]
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d1ea      	bne.n	800b5a8 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800b5d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800b5d4:	4618      	mov	r0, r3
 800b5d6:	372c      	adds	r7, #44	; 0x2c
 800b5d8:	46bd      	mov	sp, r7
 800b5da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5de:	4770      	bx	lr

0800b5e0 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b5e0:	b480      	push	{r7}
 800b5e2:	b085      	sub	sp, #20
 800b5e4:	af00      	add	r7, sp, #0
 800b5e6:	6078      	str	r0, [r7, #4]
 800b5e8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b5ee:	683b      	ldr	r3, [r7, #0]
 800b5f0:	781b      	ldrb	r3, [r3, #0]
 800b5f2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b5f4:	683b      	ldr	r3, [r7, #0]
 800b5f6:	785b      	ldrb	r3, [r3, #1]
 800b5f8:	2b01      	cmp	r3, #1
 800b5fa:	d12c      	bne.n	800b656 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b5fc:	68bb      	ldr	r3, [r7, #8]
 800b5fe:	015a      	lsls	r2, r3, #5
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	4413      	add	r3, r2
 800b604:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	db12      	blt.n	800b634 <USB_EPSetStall+0x54>
 800b60e:	68bb      	ldr	r3, [r7, #8]
 800b610:	2b00      	cmp	r3, #0
 800b612:	d00f      	beq.n	800b634 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800b614:	68bb      	ldr	r3, [r7, #8]
 800b616:	015a      	lsls	r2, r3, #5
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	4413      	add	r3, r2
 800b61c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b620:	681b      	ldr	r3, [r3, #0]
 800b622:	68ba      	ldr	r2, [r7, #8]
 800b624:	0151      	lsls	r1, r2, #5
 800b626:	68fa      	ldr	r2, [r7, #12]
 800b628:	440a      	add	r2, r1
 800b62a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b62e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b632:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800b634:	68bb      	ldr	r3, [r7, #8]
 800b636:	015a      	lsls	r2, r3, #5
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	4413      	add	r3, r2
 800b63c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b640:	681b      	ldr	r3, [r3, #0]
 800b642:	68ba      	ldr	r2, [r7, #8]
 800b644:	0151      	lsls	r1, r2, #5
 800b646:	68fa      	ldr	r2, [r7, #12]
 800b648:	440a      	add	r2, r1
 800b64a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b64e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b652:	6013      	str	r3, [r2, #0]
 800b654:	e02b      	b.n	800b6ae <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b656:	68bb      	ldr	r3, [r7, #8]
 800b658:	015a      	lsls	r2, r3, #5
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	4413      	add	r3, r2
 800b65e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	2b00      	cmp	r3, #0
 800b666:	db12      	blt.n	800b68e <USB_EPSetStall+0xae>
 800b668:	68bb      	ldr	r3, [r7, #8]
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d00f      	beq.n	800b68e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800b66e:	68bb      	ldr	r3, [r7, #8]
 800b670:	015a      	lsls	r2, r3, #5
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	4413      	add	r3, r2
 800b676:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	68ba      	ldr	r2, [r7, #8]
 800b67e:	0151      	lsls	r1, r2, #5
 800b680:	68fa      	ldr	r2, [r7, #12]
 800b682:	440a      	add	r2, r1
 800b684:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b688:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b68c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800b68e:	68bb      	ldr	r3, [r7, #8]
 800b690:	015a      	lsls	r2, r3, #5
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	4413      	add	r3, r2
 800b696:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	68ba      	ldr	r2, [r7, #8]
 800b69e:	0151      	lsls	r1, r2, #5
 800b6a0:	68fa      	ldr	r2, [r7, #12]
 800b6a2:	440a      	add	r2, r1
 800b6a4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b6a8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b6ac:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b6ae:	2300      	movs	r3, #0
}
 800b6b0:	4618      	mov	r0, r3
 800b6b2:	3714      	adds	r7, #20
 800b6b4:	46bd      	mov	sp, r7
 800b6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6ba:	4770      	bx	lr

0800b6bc <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b6bc:	b480      	push	{r7}
 800b6be:	b085      	sub	sp, #20
 800b6c0:	af00      	add	r7, sp, #0
 800b6c2:	6078      	str	r0, [r7, #4]
 800b6c4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b6ca:	683b      	ldr	r3, [r7, #0]
 800b6cc:	781b      	ldrb	r3, [r3, #0]
 800b6ce:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b6d0:	683b      	ldr	r3, [r7, #0]
 800b6d2:	785b      	ldrb	r3, [r3, #1]
 800b6d4:	2b01      	cmp	r3, #1
 800b6d6:	d128      	bne.n	800b72a <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800b6d8:	68bb      	ldr	r3, [r7, #8]
 800b6da:	015a      	lsls	r2, r3, #5
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	4413      	add	r3, r2
 800b6e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	68ba      	ldr	r2, [r7, #8]
 800b6e8:	0151      	lsls	r1, r2, #5
 800b6ea:	68fa      	ldr	r2, [r7, #12]
 800b6ec:	440a      	add	r2, r1
 800b6ee:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b6f2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b6f6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b6f8:	683b      	ldr	r3, [r7, #0]
 800b6fa:	791b      	ldrb	r3, [r3, #4]
 800b6fc:	2b03      	cmp	r3, #3
 800b6fe:	d003      	beq.n	800b708 <USB_EPClearStall+0x4c>
 800b700:	683b      	ldr	r3, [r7, #0]
 800b702:	791b      	ldrb	r3, [r3, #4]
 800b704:	2b02      	cmp	r3, #2
 800b706:	d138      	bne.n	800b77a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b708:	68bb      	ldr	r3, [r7, #8]
 800b70a:	015a      	lsls	r2, r3, #5
 800b70c:	68fb      	ldr	r3, [r7, #12]
 800b70e:	4413      	add	r3, r2
 800b710:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b714:	681b      	ldr	r3, [r3, #0]
 800b716:	68ba      	ldr	r2, [r7, #8]
 800b718:	0151      	lsls	r1, r2, #5
 800b71a:	68fa      	ldr	r2, [r7, #12]
 800b71c:	440a      	add	r2, r1
 800b71e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b722:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b726:	6013      	str	r3, [r2, #0]
 800b728:	e027      	b.n	800b77a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800b72a:	68bb      	ldr	r3, [r7, #8]
 800b72c:	015a      	lsls	r2, r3, #5
 800b72e:	68fb      	ldr	r3, [r7, #12]
 800b730:	4413      	add	r3, r2
 800b732:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	68ba      	ldr	r2, [r7, #8]
 800b73a:	0151      	lsls	r1, r2, #5
 800b73c:	68fa      	ldr	r2, [r7, #12]
 800b73e:	440a      	add	r2, r1
 800b740:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b744:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b748:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b74a:	683b      	ldr	r3, [r7, #0]
 800b74c:	791b      	ldrb	r3, [r3, #4]
 800b74e:	2b03      	cmp	r3, #3
 800b750:	d003      	beq.n	800b75a <USB_EPClearStall+0x9e>
 800b752:	683b      	ldr	r3, [r7, #0]
 800b754:	791b      	ldrb	r3, [r3, #4]
 800b756:	2b02      	cmp	r3, #2
 800b758:	d10f      	bne.n	800b77a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b75a:	68bb      	ldr	r3, [r7, #8]
 800b75c:	015a      	lsls	r2, r3, #5
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	4413      	add	r3, r2
 800b762:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	68ba      	ldr	r2, [r7, #8]
 800b76a:	0151      	lsls	r1, r2, #5
 800b76c:	68fa      	ldr	r2, [r7, #12]
 800b76e:	440a      	add	r2, r1
 800b770:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b774:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b778:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800b77a:	2300      	movs	r3, #0
}
 800b77c:	4618      	mov	r0, r3
 800b77e:	3714      	adds	r7, #20
 800b780:	46bd      	mov	sp, r7
 800b782:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b786:	4770      	bx	lr

0800b788 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800b788:	b480      	push	{r7}
 800b78a:	b085      	sub	sp, #20
 800b78c:	af00      	add	r7, sp, #0
 800b78e:	6078      	str	r0, [r7, #4]
 800b790:	460b      	mov	r3, r1
 800b792:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800b798:	68fb      	ldr	r3, [r7, #12]
 800b79a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b79e:	681b      	ldr	r3, [r3, #0]
 800b7a0:	68fa      	ldr	r2, [r7, #12]
 800b7a2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b7a6:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800b7aa:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b7b2:	681a      	ldr	r2, [r3, #0]
 800b7b4:	78fb      	ldrb	r3, [r7, #3]
 800b7b6:	011b      	lsls	r3, r3, #4
 800b7b8:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800b7bc:	68f9      	ldr	r1, [r7, #12]
 800b7be:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b7c2:	4313      	orrs	r3, r2
 800b7c4:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800b7c6:	2300      	movs	r3, #0
}
 800b7c8:	4618      	mov	r0, r3
 800b7ca:	3714      	adds	r7, #20
 800b7cc:	46bd      	mov	sp, r7
 800b7ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7d2:	4770      	bx	lr

0800b7d4 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800b7d4:	b480      	push	{r7}
 800b7d6:	b085      	sub	sp, #20
 800b7d8:	af00      	add	r7, sp, #0
 800b7da:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	68fa      	ldr	r2, [r7, #12]
 800b7ea:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b7ee:	f023 0303 	bic.w	r3, r3, #3
 800b7f2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800b7f4:	68fb      	ldr	r3, [r7, #12]
 800b7f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b7fa:	685b      	ldr	r3, [r3, #4]
 800b7fc:	68fa      	ldr	r2, [r7, #12]
 800b7fe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b802:	f023 0302 	bic.w	r3, r3, #2
 800b806:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b808:	2300      	movs	r3, #0
}
 800b80a:	4618      	mov	r0, r3
 800b80c:	3714      	adds	r7, #20
 800b80e:	46bd      	mov	sp, r7
 800b810:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b814:	4770      	bx	lr

0800b816 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800b816:	b480      	push	{r7}
 800b818:	b085      	sub	sp, #20
 800b81a:	af00      	add	r7, sp, #0
 800b81c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800b822:	68fb      	ldr	r3, [r7, #12]
 800b824:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b828:	681b      	ldr	r3, [r3, #0]
 800b82a:	68fa      	ldr	r2, [r7, #12]
 800b82c:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b830:	f023 0303 	bic.w	r3, r3, #3
 800b834:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b83c:	685b      	ldr	r3, [r3, #4]
 800b83e:	68fa      	ldr	r2, [r7, #12]
 800b840:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b844:	f043 0302 	orr.w	r3, r3, #2
 800b848:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b84a:	2300      	movs	r3, #0
}
 800b84c:	4618      	mov	r0, r3
 800b84e:	3714      	adds	r7, #20
 800b850:	46bd      	mov	sp, r7
 800b852:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b856:	4770      	bx	lr

0800b858 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800b858:	b480      	push	{r7}
 800b85a:	b085      	sub	sp, #20
 800b85c:	af00      	add	r7, sp, #0
 800b85e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	695b      	ldr	r3, [r3, #20]
 800b864:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	699b      	ldr	r3, [r3, #24]
 800b86a:	68fa      	ldr	r2, [r7, #12]
 800b86c:	4013      	ands	r3, r2
 800b86e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800b870:	68fb      	ldr	r3, [r7, #12]
}
 800b872:	4618      	mov	r0, r3
 800b874:	3714      	adds	r7, #20
 800b876:	46bd      	mov	sp, r7
 800b878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b87c:	4770      	bx	lr

0800b87e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b87e:	b480      	push	{r7}
 800b880:	b085      	sub	sp, #20
 800b882:	af00      	add	r7, sp, #0
 800b884:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b88a:	68fb      	ldr	r3, [r7, #12]
 800b88c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b890:	699b      	ldr	r3, [r3, #24]
 800b892:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b89a:	69db      	ldr	r3, [r3, #28]
 800b89c:	68ba      	ldr	r2, [r7, #8]
 800b89e:	4013      	ands	r3, r2
 800b8a0:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800b8a2:	68bb      	ldr	r3, [r7, #8]
 800b8a4:	0c1b      	lsrs	r3, r3, #16
}
 800b8a6:	4618      	mov	r0, r3
 800b8a8:	3714      	adds	r7, #20
 800b8aa:	46bd      	mov	sp, r7
 800b8ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8b0:	4770      	bx	lr

0800b8b2 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b8b2:	b480      	push	{r7}
 800b8b4:	b085      	sub	sp, #20
 800b8b6:	af00      	add	r7, sp, #0
 800b8b8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b8c4:	699b      	ldr	r3, [r3, #24]
 800b8c6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b8ce:	69db      	ldr	r3, [r3, #28]
 800b8d0:	68ba      	ldr	r2, [r7, #8]
 800b8d2:	4013      	ands	r3, r2
 800b8d4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800b8d6:	68bb      	ldr	r3, [r7, #8]
 800b8d8:	b29b      	uxth	r3, r3
}
 800b8da:	4618      	mov	r0, r3
 800b8dc:	3714      	adds	r7, #20
 800b8de:	46bd      	mov	sp, r7
 800b8e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8e4:	4770      	bx	lr

0800b8e6 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b8e6:	b480      	push	{r7}
 800b8e8:	b085      	sub	sp, #20
 800b8ea:	af00      	add	r7, sp, #0
 800b8ec:	6078      	str	r0, [r7, #4]
 800b8ee:	460b      	mov	r3, r1
 800b8f0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800b8f6:	78fb      	ldrb	r3, [r7, #3]
 800b8f8:	015a      	lsls	r2, r3, #5
 800b8fa:	68fb      	ldr	r3, [r7, #12]
 800b8fc:	4413      	add	r3, r2
 800b8fe:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b902:	689b      	ldr	r3, [r3, #8]
 800b904:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800b906:	68fb      	ldr	r3, [r7, #12]
 800b908:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b90c:	695b      	ldr	r3, [r3, #20]
 800b90e:	68ba      	ldr	r2, [r7, #8]
 800b910:	4013      	ands	r3, r2
 800b912:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b914:	68bb      	ldr	r3, [r7, #8]
}
 800b916:	4618      	mov	r0, r3
 800b918:	3714      	adds	r7, #20
 800b91a:	46bd      	mov	sp, r7
 800b91c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b920:	4770      	bx	lr

0800b922 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b922:	b480      	push	{r7}
 800b924:	b087      	sub	sp, #28
 800b926:	af00      	add	r7, sp, #0
 800b928:	6078      	str	r0, [r7, #4]
 800b92a:	460b      	mov	r3, r1
 800b92c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b92e:	687b      	ldr	r3, [r7, #4]
 800b930:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800b932:	697b      	ldr	r3, [r7, #20]
 800b934:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b938:	691b      	ldr	r3, [r3, #16]
 800b93a:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800b93c:	697b      	ldr	r3, [r7, #20]
 800b93e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b942:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b944:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800b946:	78fb      	ldrb	r3, [r7, #3]
 800b948:	f003 030f 	and.w	r3, r3, #15
 800b94c:	68fa      	ldr	r2, [r7, #12]
 800b94e:	fa22 f303 	lsr.w	r3, r2, r3
 800b952:	01db      	lsls	r3, r3, #7
 800b954:	b2db      	uxtb	r3, r3
 800b956:	693a      	ldr	r2, [r7, #16]
 800b958:	4313      	orrs	r3, r2
 800b95a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800b95c:	78fb      	ldrb	r3, [r7, #3]
 800b95e:	015a      	lsls	r2, r3, #5
 800b960:	697b      	ldr	r3, [r7, #20]
 800b962:	4413      	add	r3, r2
 800b964:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b968:	689b      	ldr	r3, [r3, #8]
 800b96a:	693a      	ldr	r2, [r7, #16]
 800b96c:	4013      	ands	r3, r2
 800b96e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b970:	68bb      	ldr	r3, [r7, #8]
}
 800b972:	4618      	mov	r0, r3
 800b974:	371c      	adds	r7, #28
 800b976:	46bd      	mov	sp, r7
 800b978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b97c:	4770      	bx	lr

0800b97e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800b97e:	b480      	push	{r7}
 800b980:	b083      	sub	sp, #12
 800b982:	af00      	add	r7, sp, #0
 800b984:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	695b      	ldr	r3, [r3, #20]
 800b98a:	f003 0301 	and.w	r3, r3, #1
}
 800b98e:	4618      	mov	r0, r3
 800b990:	370c      	adds	r7, #12
 800b992:	46bd      	mov	sp, r7
 800b994:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b998:	4770      	bx	lr
	...

0800b99c <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800b99c:	b480      	push	{r7}
 800b99e:	b085      	sub	sp, #20
 800b9a0:	af00      	add	r7, sp, #0
 800b9a2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800b9a8:	68fb      	ldr	r3, [r7, #12]
 800b9aa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b9ae:	681a      	ldr	r2, [r3, #0]
 800b9b0:	68fb      	ldr	r3, [r7, #12]
 800b9b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b9b6:	4619      	mov	r1, r3
 800b9b8:	4b09      	ldr	r3, [pc, #36]	; (800b9e0 <USB_ActivateSetup+0x44>)
 800b9ba:	4013      	ands	r3, r2
 800b9bc:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b9c4:	685b      	ldr	r3, [r3, #4]
 800b9c6:	68fa      	ldr	r2, [r7, #12]
 800b9c8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b9cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b9d0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b9d2:	2300      	movs	r3, #0
}
 800b9d4:	4618      	mov	r0, r3
 800b9d6:	3714      	adds	r7, #20
 800b9d8:	46bd      	mov	sp, r7
 800b9da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9de:	4770      	bx	lr
 800b9e0:	fffff800 	.word	0xfffff800

0800b9e4 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800b9e4:	b480      	push	{r7}
 800b9e6:	b087      	sub	sp, #28
 800b9e8:	af00      	add	r7, sp, #0
 800b9ea:	60f8      	str	r0, [r7, #12]
 800b9ec:	460b      	mov	r3, r1
 800b9ee:	607a      	str	r2, [r7, #4]
 800b9f0:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800b9f6:	68fb      	ldr	r3, [r7, #12]
 800b9f8:	333c      	adds	r3, #60	; 0x3c
 800b9fa:	3304      	adds	r3, #4
 800b9fc:	681b      	ldr	r3, [r3, #0]
 800b9fe:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800ba00:	693b      	ldr	r3, [r7, #16]
 800ba02:	4a26      	ldr	r2, [pc, #152]	; (800ba9c <USB_EP0_OutStart+0xb8>)
 800ba04:	4293      	cmp	r3, r2
 800ba06:	d90a      	bls.n	800ba1e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800ba08:	697b      	ldr	r3, [r7, #20]
 800ba0a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba0e:	681b      	ldr	r3, [r3, #0]
 800ba10:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800ba14:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800ba18:	d101      	bne.n	800ba1e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800ba1a:	2300      	movs	r3, #0
 800ba1c:	e037      	b.n	800ba8e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800ba1e:	697b      	ldr	r3, [r7, #20]
 800ba20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba24:	461a      	mov	r2, r3
 800ba26:	2300      	movs	r3, #0
 800ba28:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ba2a:	697b      	ldr	r3, [r7, #20]
 800ba2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba30:	691b      	ldr	r3, [r3, #16]
 800ba32:	697a      	ldr	r2, [r7, #20]
 800ba34:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ba38:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ba3c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800ba3e:	697b      	ldr	r3, [r7, #20]
 800ba40:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba44:	691b      	ldr	r3, [r3, #16]
 800ba46:	697a      	ldr	r2, [r7, #20]
 800ba48:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ba4c:	f043 0318 	orr.w	r3, r3, #24
 800ba50:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800ba52:	697b      	ldr	r3, [r7, #20]
 800ba54:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba58:	691b      	ldr	r3, [r3, #16]
 800ba5a:	697a      	ldr	r2, [r7, #20]
 800ba5c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ba60:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800ba64:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800ba66:	7afb      	ldrb	r3, [r7, #11]
 800ba68:	2b01      	cmp	r3, #1
 800ba6a:	d10f      	bne.n	800ba8c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800ba6c:	697b      	ldr	r3, [r7, #20]
 800ba6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba72:	461a      	mov	r2, r3
 800ba74:	687b      	ldr	r3, [r7, #4]
 800ba76:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800ba78:	697b      	ldr	r3, [r7, #20]
 800ba7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	697a      	ldr	r2, [r7, #20]
 800ba82:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ba86:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800ba8a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ba8c:	2300      	movs	r3, #0
}
 800ba8e:	4618      	mov	r0, r3
 800ba90:	371c      	adds	r7, #28
 800ba92:	46bd      	mov	sp, r7
 800ba94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba98:	4770      	bx	lr
 800ba9a:	bf00      	nop
 800ba9c:	4f54300a 	.word	0x4f54300a

0800baa0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800baa0:	b480      	push	{r7}
 800baa2:	b085      	sub	sp, #20
 800baa4:	af00      	add	r7, sp, #0
 800baa6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800baa8:	2300      	movs	r3, #0
 800baaa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800baac:	68fb      	ldr	r3, [r7, #12]
 800baae:	3301      	adds	r3, #1
 800bab0:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800bab2:	68fb      	ldr	r3, [r7, #12]
 800bab4:	4a13      	ldr	r2, [pc, #76]	; (800bb04 <USB_CoreReset+0x64>)
 800bab6:	4293      	cmp	r3, r2
 800bab8:	d901      	bls.n	800babe <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800baba:	2303      	movs	r3, #3
 800babc:	e01b      	b.n	800baf6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	691b      	ldr	r3, [r3, #16]
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	daf2      	bge.n	800baac <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800bac6:	2300      	movs	r3, #0
 800bac8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	691b      	ldr	r3, [r3, #16]
 800bace:	f043 0201 	orr.w	r2, r3, #1
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800bad6:	68fb      	ldr	r3, [r7, #12]
 800bad8:	3301      	adds	r3, #1
 800bada:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	4a09      	ldr	r2, [pc, #36]	; (800bb04 <USB_CoreReset+0x64>)
 800bae0:	4293      	cmp	r3, r2
 800bae2:	d901      	bls.n	800bae8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800bae4:	2303      	movs	r3, #3
 800bae6:	e006      	b.n	800baf6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	691b      	ldr	r3, [r3, #16]
 800baec:	f003 0301 	and.w	r3, r3, #1
 800baf0:	2b01      	cmp	r3, #1
 800baf2:	d0f0      	beq.n	800bad6 <USB_CoreReset+0x36>

  return HAL_OK;
 800baf4:	2300      	movs	r3, #0
}
 800baf6:	4618      	mov	r0, r3
 800baf8:	3714      	adds	r7, #20
 800bafa:	46bd      	mov	sp, r7
 800bafc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb00:	4770      	bx	lr
 800bb02:	bf00      	nop
 800bb04:	00030d40 	.word	0x00030d40

0800bb08 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bb08:	b580      	push	{r7, lr}
 800bb0a:	b084      	sub	sp, #16
 800bb0c:	af00      	add	r7, sp, #0
 800bb0e:	6078      	str	r0, [r7, #4]
 800bb10:	460b      	mov	r3, r1
 800bb12:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800bb14:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800bb18:	f013 fbd8 	bl	801f2cc <malloc>
 800bb1c:	4603      	mov	r3, r0
 800bb1e:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800bb20:	68fb      	ldr	r3, [r7, #12]
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	d109      	bne.n	800bb3a <USBD_CDC_Init+0x32>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	32b0      	adds	r2, #176	; 0xb0
 800bb30:	2100      	movs	r1, #0
 800bb32:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800bb36:	2302      	movs	r3, #2
 800bb38:	e0d4      	b.n	800bce4 <USBD_CDC_Init+0x1dc>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800bb3a:	f44f 7207 	mov.w	r2, #540	; 0x21c
 800bb3e:	2100      	movs	r1, #0
 800bb40:	68f8      	ldr	r0, [r7, #12]
 800bb42:	f014 ffa7 	bl	8020a94 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	32b0      	adds	r2, #176	; 0xb0
 800bb50:	68f9      	ldr	r1, [r7, #12]
 800bb52:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	32b0      	adds	r2, #176	; 0xb0
 800bb60:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800bb64:	687b      	ldr	r3, [r7, #4]
 800bb66:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	7c1b      	ldrb	r3, [r3, #16]
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d138      	bne.n	800bbe4 <USBD_CDC_Init+0xdc>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800bb72:	4b5e      	ldr	r3, [pc, #376]	; (800bcec <USBD_CDC_Init+0x1e4>)
 800bb74:	7819      	ldrb	r1, [r3, #0]
 800bb76:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bb7a:	2202      	movs	r2, #2
 800bb7c:	6878      	ldr	r0, [r7, #4]
 800bb7e:	f005 f92a 	bl	8010dd6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800bb82:	4b5a      	ldr	r3, [pc, #360]	; (800bcec <USBD_CDC_Init+0x1e4>)
 800bb84:	781b      	ldrb	r3, [r3, #0]
 800bb86:	f003 020f 	and.w	r2, r3, #15
 800bb8a:	6879      	ldr	r1, [r7, #4]
 800bb8c:	4613      	mov	r3, r2
 800bb8e:	009b      	lsls	r3, r3, #2
 800bb90:	4413      	add	r3, r2
 800bb92:	009b      	lsls	r3, r3, #2
 800bb94:	440b      	add	r3, r1
 800bb96:	3324      	adds	r3, #36	; 0x24
 800bb98:	2201      	movs	r2, #1
 800bb9a:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800bb9c:	4b54      	ldr	r3, [pc, #336]	; (800bcf0 <USBD_CDC_Init+0x1e8>)
 800bb9e:	7819      	ldrb	r1, [r3, #0]
 800bba0:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bba4:	2202      	movs	r2, #2
 800bba6:	6878      	ldr	r0, [r7, #4]
 800bba8:	f005 f915 	bl	8010dd6 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800bbac:	4b50      	ldr	r3, [pc, #320]	; (800bcf0 <USBD_CDC_Init+0x1e8>)
 800bbae:	781b      	ldrb	r3, [r3, #0]
 800bbb0:	f003 020f 	and.w	r2, r3, #15
 800bbb4:	6879      	ldr	r1, [r7, #4]
 800bbb6:	4613      	mov	r3, r2
 800bbb8:	009b      	lsls	r3, r3, #2
 800bbba:	4413      	add	r3, r2
 800bbbc:	009b      	lsls	r3, r3, #2
 800bbbe:	440b      	add	r3, r1
 800bbc0:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800bbc4:	2201      	movs	r2, #1
 800bbc6:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800bbc8:	4b4a      	ldr	r3, [pc, #296]	; (800bcf4 <USBD_CDC_Init+0x1ec>)
 800bbca:	781b      	ldrb	r3, [r3, #0]
 800bbcc:	f003 020f 	and.w	r2, r3, #15
 800bbd0:	6879      	ldr	r1, [r7, #4]
 800bbd2:	4613      	mov	r3, r2
 800bbd4:	009b      	lsls	r3, r3, #2
 800bbd6:	4413      	add	r3, r2
 800bbd8:	009b      	lsls	r3, r3, #2
 800bbda:	440b      	add	r3, r1
 800bbdc:	3326      	adds	r3, #38	; 0x26
 800bbde:	2210      	movs	r2, #16
 800bbe0:	801a      	strh	r2, [r3, #0]
 800bbe2:	e035      	b.n	800bc50 <USBD_CDC_Init+0x148>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800bbe4:	4b41      	ldr	r3, [pc, #260]	; (800bcec <USBD_CDC_Init+0x1e4>)
 800bbe6:	7819      	ldrb	r1, [r3, #0]
 800bbe8:	2340      	movs	r3, #64	; 0x40
 800bbea:	2202      	movs	r2, #2
 800bbec:	6878      	ldr	r0, [r7, #4]
 800bbee:	f005 f8f2 	bl	8010dd6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800bbf2:	4b3e      	ldr	r3, [pc, #248]	; (800bcec <USBD_CDC_Init+0x1e4>)
 800bbf4:	781b      	ldrb	r3, [r3, #0]
 800bbf6:	f003 020f 	and.w	r2, r3, #15
 800bbfa:	6879      	ldr	r1, [r7, #4]
 800bbfc:	4613      	mov	r3, r2
 800bbfe:	009b      	lsls	r3, r3, #2
 800bc00:	4413      	add	r3, r2
 800bc02:	009b      	lsls	r3, r3, #2
 800bc04:	440b      	add	r3, r1
 800bc06:	3324      	adds	r3, #36	; 0x24
 800bc08:	2201      	movs	r2, #1
 800bc0a:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800bc0c:	4b38      	ldr	r3, [pc, #224]	; (800bcf0 <USBD_CDC_Init+0x1e8>)
 800bc0e:	7819      	ldrb	r1, [r3, #0]
 800bc10:	2340      	movs	r3, #64	; 0x40
 800bc12:	2202      	movs	r2, #2
 800bc14:	6878      	ldr	r0, [r7, #4]
 800bc16:	f005 f8de 	bl	8010dd6 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800bc1a:	4b35      	ldr	r3, [pc, #212]	; (800bcf0 <USBD_CDC_Init+0x1e8>)
 800bc1c:	781b      	ldrb	r3, [r3, #0]
 800bc1e:	f003 020f 	and.w	r2, r3, #15
 800bc22:	6879      	ldr	r1, [r7, #4]
 800bc24:	4613      	mov	r3, r2
 800bc26:	009b      	lsls	r3, r3, #2
 800bc28:	4413      	add	r3, r2
 800bc2a:	009b      	lsls	r3, r3, #2
 800bc2c:	440b      	add	r3, r1
 800bc2e:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800bc32:	2201      	movs	r2, #1
 800bc34:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800bc36:	4b2f      	ldr	r3, [pc, #188]	; (800bcf4 <USBD_CDC_Init+0x1ec>)
 800bc38:	781b      	ldrb	r3, [r3, #0]
 800bc3a:	f003 020f 	and.w	r2, r3, #15
 800bc3e:	6879      	ldr	r1, [r7, #4]
 800bc40:	4613      	mov	r3, r2
 800bc42:	009b      	lsls	r3, r3, #2
 800bc44:	4413      	add	r3, r2
 800bc46:	009b      	lsls	r3, r3, #2
 800bc48:	440b      	add	r3, r1
 800bc4a:	3326      	adds	r3, #38	; 0x26
 800bc4c:	2210      	movs	r2, #16
 800bc4e:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800bc50:	4b28      	ldr	r3, [pc, #160]	; (800bcf4 <USBD_CDC_Init+0x1ec>)
 800bc52:	7819      	ldrb	r1, [r3, #0]
 800bc54:	2308      	movs	r3, #8
 800bc56:	2203      	movs	r2, #3
 800bc58:	6878      	ldr	r0, [r7, #4]
 800bc5a:	f005 f8bc 	bl	8010dd6 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800bc5e:	4b25      	ldr	r3, [pc, #148]	; (800bcf4 <USBD_CDC_Init+0x1ec>)
 800bc60:	781b      	ldrb	r3, [r3, #0]
 800bc62:	f003 020f 	and.w	r2, r3, #15
 800bc66:	6879      	ldr	r1, [r7, #4]
 800bc68:	4613      	mov	r3, r2
 800bc6a:	009b      	lsls	r3, r3, #2
 800bc6c:	4413      	add	r3, r2
 800bc6e:	009b      	lsls	r3, r3, #2
 800bc70:	440b      	add	r3, r1
 800bc72:	3324      	adds	r3, #36	; 0x24
 800bc74:	2201      	movs	r2, #1
 800bc76:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800bc78:	68fb      	ldr	r3, [r7, #12]
 800bc7a:	2200      	movs	r2, #0
 800bc7c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800bc86:	687a      	ldr	r2, [r7, #4]
 800bc88:	33b0      	adds	r3, #176	; 0xb0
 800bc8a:	009b      	lsls	r3, r3, #2
 800bc8c:	4413      	add	r3, r2
 800bc8e:	685b      	ldr	r3, [r3, #4]
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800bc94:	68fb      	ldr	r3, [r7, #12]
 800bc96:	2200      	movs	r2, #0
 800bc98:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 800bc9c:	68fb      	ldr	r3, [r7, #12]
 800bc9e:	2200      	movs	r2, #0
 800bca0:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d101      	bne.n	800bcb2 <USBD_CDC_Init+0x1aa>
  {
    return (uint8_t)USBD_EMEM;
 800bcae:	2302      	movs	r3, #2
 800bcb0:	e018      	b.n	800bce4 <USBD_CDC_Init+0x1dc>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	7c1b      	ldrb	r3, [r3, #16]
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	d10a      	bne.n	800bcd0 <USBD_CDC_Init+0x1c8>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800bcba:	4b0d      	ldr	r3, [pc, #52]	; (800bcf0 <USBD_CDC_Init+0x1e8>)
 800bcbc:	7819      	ldrb	r1, [r3, #0]
 800bcbe:	68fb      	ldr	r3, [r7, #12]
 800bcc0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800bcc4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bcc8:	6878      	ldr	r0, [r7, #4]
 800bcca:	f005 f973 	bl	8010fb4 <USBD_LL_PrepareReceive>
 800bcce:	e008      	b.n	800bce2 <USBD_CDC_Init+0x1da>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800bcd0:	4b07      	ldr	r3, [pc, #28]	; (800bcf0 <USBD_CDC_Init+0x1e8>)
 800bcd2:	7819      	ldrb	r1, [r3, #0]
 800bcd4:	68fb      	ldr	r3, [r7, #12]
 800bcd6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800bcda:	2340      	movs	r3, #64	; 0x40
 800bcdc:	6878      	ldr	r0, [r7, #4]
 800bcde:	f005 f969 	bl	8010fb4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800bce2:	2300      	movs	r3, #0
}
 800bce4:	4618      	mov	r0, r3
 800bce6:	3710      	adds	r7, #16
 800bce8:	46bd      	mov	sp, r7
 800bcea:	bd80      	pop	{r7, pc}
 800bcec:	2000009b 	.word	0x2000009b
 800bcf0:	2000009c 	.word	0x2000009c
 800bcf4:	2000009d 	.word	0x2000009d

0800bcf8 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bcf8:	b580      	push	{r7, lr}
 800bcfa:	b082      	sub	sp, #8
 800bcfc:	af00      	add	r7, sp, #0
 800bcfe:	6078      	str	r0, [r7, #4]
 800bd00:	460b      	mov	r3, r1
 800bd02:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800bd04:	4b3a      	ldr	r3, [pc, #232]	; (800bdf0 <USBD_CDC_DeInit+0xf8>)
 800bd06:	781b      	ldrb	r3, [r3, #0]
 800bd08:	4619      	mov	r1, r3
 800bd0a:	6878      	ldr	r0, [r7, #4]
 800bd0c:	f005 f889 	bl	8010e22 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800bd10:	4b37      	ldr	r3, [pc, #220]	; (800bdf0 <USBD_CDC_DeInit+0xf8>)
 800bd12:	781b      	ldrb	r3, [r3, #0]
 800bd14:	f003 020f 	and.w	r2, r3, #15
 800bd18:	6879      	ldr	r1, [r7, #4]
 800bd1a:	4613      	mov	r3, r2
 800bd1c:	009b      	lsls	r3, r3, #2
 800bd1e:	4413      	add	r3, r2
 800bd20:	009b      	lsls	r3, r3, #2
 800bd22:	440b      	add	r3, r1
 800bd24:	3324      	adds	r3, #36	; 0x24
 800bd26:	2200      	movs	r2, #0
 800bd28:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800bd2a:	4b32      	ldr	r3, [pc, #200]	; (800bdf4 <USBD_CDC_DeInit+0xfc>)
 800bd2c:	781b      	ldrb	r3, [r3, #0]
 800bd2e:	4619      	mov	r1, r3
 800bd30:	6878      	ldr	r0, [r7, #4]
 800bd32:	f005 f876 	bl	8010e22 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800bd36:	4b2f      	ldr	r3, [pc, #188]	; (800bdf4 <USBD_CDC_DeInit+0xfc>)
 800bd38:	781b      	ldrb	r3, [r3, #0]
 800bd3a:	f003 020f 	and.w	r2, r3, #15
 800bd3e:	6879      	ldr	r1, [r7, #4]
 800bd40:	4613      	mov	r3, r2
 800bd42:	009b      	lsls	r3, r3, #2
 800bd44:	4413      	add	r3, r2
 800bd46:	009b      	lsls	r3, r3, #2
 800bd48:	440b      	add	r3, r1
 800bd4a:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800bd4e:	2200      	movs	r2, #0
 800bd50:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800bd52:	4b29      	ldr	r3, [pc, #164]	; (800bdf8 <USBD_CDC_DeInit+0x100>)
 800bd54:	781b      	ldrb	r3, [r3, #0]
 800bd56:	4619      	mov	r1, r3
 800bd58:	6878      	ldr	r0, [r7, #4]
 800bd5a:	f005 f862 	bl	8010e22 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800bd5e:	4b26      	ldr	r3, [pc, #152]	; (800bdf8 <USBD_CDC_DeInit+0x100>)
 800bd60:	781b      	ldrb	r3, [r3, #0]
 800bd62:	f003 020f 	and.w	r2, r3, #15
 800bd66:	6879      	ldr	r1, [r7, #4]
 800bd68:	4613      	mov	r3, r2
 800bd6a:	009b      	lsls	r3, r3, #2
 800bd6c:	4413      	add	r3, r2
 800bd6e:	009b      	lsls	r3, r3, #2
 800bd70:	440b      	add	r3, r1
 800bd72:	3324      	adds	r3, #36	; 0x24
 800bd74:	2200      	movs	r2, #0
 800bd76:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800bd78:	4b1f      	ldr	r3, [pc, #124]	; (800bdf8 <USBD_CDC_DeInit+0x100>)
 800bd7a:	781b      	ldrb	r3, [r3, #0]
 800bd7c:	f003 020f 	and.w	r2, r3, #15
 800bd80:	6879      	ldr	r1, [r7, #4]
 800bd82:	4613      	mov	r3, r2
 800bd84:	009b      	lsls	r3, r3, #2
 800bd86:	4413      	add	r3, r2
 800bd88:	009b      	lsls	r3, r3, #2
 800bd8a:	440b      	add	r3, r1
 800bd8c:	3326      	adds	r3, #38	; 0x26
 800bd8e:	2200      	movs	r2, #0
 800bd90:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	32b0      	adds	r2, #176	; 0xb0
 800bd9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	d01f      	beq.n	800bde4 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800bdaa:	687a      	ldr	r2, [r7, #4]
 800bdac:	33b0      	adds	r3, #176	; 0xb0
 800bdae:	009b      	lsls	r3, r3, #2
 800bdb0:	4413      	add	r3, r2
 800bdb2:	685b      	ldr	r3, [r3, #4]
 800bdb4:	685b      	ldr	r3, [r3, #4]
 800bdb6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800bdb8:	687b      	ldr	r3, [r7, #4]
 800bdba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800bdbe:	687b      	ldr	r3, [r7, #4]
 800bdc0:	32b0      	adds	r2, #176	; 0xb0
 800bdc2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bdc6:	4618      	mov	r0, r3
 800bdc8:	f013 fa88 	bl	801f2dc <free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	32b0      	adds	r2, #176	; 0xb0
 800bdd6:	2100      	movs	r1, #0
 800bdd8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800bddc:	687b      	ldr	r3, [r7, #4]
 800bdde:	2200      	movs	r2, #0
 800bde0:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800bde4:	2300      	movs	r3, #0
}
 800bde6:	4618      	mov	r0, r3
 800bde8:	3708      	adds	r7, #8
 800bdea:	46bd      	mov	sp, r7
 800bdec:	bd80      	pop	{r7, pc}
 800bdee:	bf00      	nop
 800bdf0:	2000009b 	.word	0x2000009b
 800bdf4:	2000009c 	.word	0x2000009c
 800bdf8:	2000009d 	.word	0x2000009d

0800bdfc <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800bdfc:	b580      	push	{r7, lr}
 800bdfe:	b086      	sub	sp, #24
 800be00:	af00      	add	r7, sp, #0
 800be02:	6078      	str	r0, [r7, #4]
 800be04:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800be06:	687b      	ldr	r3, [r7, #4]
 800be08:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800be0c:	687b      	ldr	r3, [r7, #4]
 800be0e:	32b0      	adds	r2, #176	; 0xb0
 800be10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800be14:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800be16:	2300      	movs	r3, #0
 800be18:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800be1a:	2300      	movs	r3, #0
 800be1c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800be1e:	2300      	movs	r3, #0
 800be20:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800be22:	693b      	ldr	r3, [r7, #16]
 800be24:	2b00      	cmp	r3, #0
 800be26:	d101      	bne.n	800be2c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800be28:	2303      	movs	r3, #3
 800be2a:	e0bf      	b.n	800bfac <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800be2c:	683b      	ldr	r3, [r7, #0]
 800be2e:	781b      	ldrb	r3, [r3, #0]
 800be30:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800be34:	2b00      	cmp	r3, #0
 800be36:	d050      	beq.n	800beda <USBD_CDC_Setup+0xde>
 800be38:	2b20      	cmp	r3, #32
 800be3a:	f040 80af 	bne.w	800bf9c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800be3e:	683b      	ldr	r3, [r7, #0]
 800be40:	88db      	ldrh	r3, [r3, #6]
 800be42:	2b00      	cmp	r3, #0
 800be44:	d03a      	beq.n	800bebc <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800be46:	683b      	ldr	r3, [r7, #0]
 800be48:	781b      	ldrb	r3, [r3, #0]
 800be4a:	b25b      	sxtb	r3, r3
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	da1b      	bge.n	800be88 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800be56:	687a      	ldr	r2, [r7, #4]
 800be58:	33b0      	adds	r3, #176	; 0xb0
 800be5a:	009b      	lsls	r3, r3, #2
 800be5c:	4413      	add	r3, r2
 800be5e:	685b      	ldr	r3, [r3, #4]
 800be60:	689b      	ldr	r3, [r3, #8]
 800be62:	683a      	ldr	r2, [r7, #0]
 800be64:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800be66:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800be68:	683a      	ldr	r2, [r7, #0]
 800be6a:	88d2      	ldrh	r2, [r2, #6]
 800be6c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800be6e:	683b      	ldr	r3, [r7, #0]
 800be70:	88db      	ldrh	r3, [r3, #6]
 800be72:	2b07      	cmp	r3, #7
 800be74:	bf28      	it	cs
 800be76:	2307      	movcs	r3, #7
 800be78:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800be7a:	693b      	ldr	r3, [r7, #16]
 800be7c:	89fa      	ldrh	r2, [r7, #14]
 800be7e:	4619      	mov	r1, r3
 800be80:	6878      	ldr	r0, [r7, #4]
 800be82:	f001 fd6d 	bl	800d960 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800be86:	e090      	b.n	800bfaa <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800be88:	683b      	ldr	r3, [r7, #0]
 800be8a:	785a      	ldrb	r2, [r3, #1]
 800be8c:	693b      	ldr	r3, [r7, #16]
 800be8e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800be92:	683b      	ldr	r3, [r7, #0]
 800be94:	88db      	ldrh	r3, [r3, #6]
 800be96:	2b3f      	cmp	r3, #63	; 0x3f
 800be98:	d803      	bhi.n	800bea2 <USBD_CDC_Setup+0xa6>
 800be9a:	683b      	ldr	r3, [r7, #0]
 800be9c:	88db      	ldrh	r3, [r3, #6]
 800be9e:	b2da      	uxtb	r2, r3
 800bea0:	e000      	b.n	800bea4 <USBD_CDC_Setup+0xa8>
 800bea2:	2240      	movs	r2, #64	; 0x40
 800bea4:	693b      	ldr	r3, [r7, #16]
 800bea6:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800beaa:	6939      	ldr	r1, [r7, #16]
 800beac:	693b      	ldr	r3, [r7, #16]
 800beae:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 800beb2:	461a      	mov	r2, r3
 800beb4:	6878      	ldr	r0, [r7, #4]
 800beb6:	f001 fd7f 	bl	800d9b8 <USBD_CtlPrepareRx>
      break;
 800beba:	e076      	b.n	800bfaa <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800bec2:	687a      	ldr	r2, [r7, #4]
 800bec4:	33b0      	adds	r3, #176	; 0xb0
 800bec6:	009b      	lsls	r3, r3, #2
 800bec8:	4413      	add	r3, r2
 800beca:	685b      	ldr	r3, [r3, #4]
 800becc:	689b      	ldr	r3, [r3, #8]
 800bece:	683a      	ldr	r2, [r7, #0]
 800bed0:	7850      	ldrb	r0, [r2, #1]
 800bed2:	2200      	movs	r2, #0
 800bed4:	6839      	ldr	r1, [r7, #0]
 800bed6:	4798      	blx	r3
      break;
 800bed8:	e067      	b.n	800bfaa <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800beda:	683b      	ldr	r3, [r7, #0]
 800bedc:	785b      	ldrb	r3, [r3, #1]
 800bede:	2b0b      	cmp	r3, #11
 800bee0:	d851      	bhi.n	800bf86 <USBD_CDC_Setup+0x18a>
 800bee2:	a201      	add	r2, pc, #4	; (adr r2, 800bee8 <USBD_CDC_Setup+0xec>)
 800bee4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bee8:	0800bf19 	.word	0x0800bf19
 800beec:	0800bf95 	.word	0x0800bf95
 800bef0:	0800bf87 	.word	0x0800bf87
 800bef4:	0800bf87 	.word	0x0800bf87
 800bef8:	0800bf87 	.word	0x0800bf87
 800befc:	0800bf87 	.word	0x0800bf87
 800bf00:	0800bf87 	.word	0x0800bf87
 800bf04:	0800bf87 	.word	0x0800bf87
 800bf08:	0800bf87 	.word	0x0800bf87
 800bf0c:	0800bf87 	.word	0x0800bf87
 800bf10:	0800bf43 	.word	0x0800bf43
 800bf14:	0800bf6d 	.word	0x0800bf6d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bf1e:	b2db      	uxtb	r3, r3
 800bf20:	2b03      	cmp	r3, #3
 800bf22:	d107      	bne.n	800bf34 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800bf24:	f107 030a 	add.w	r3, r7, #10
 800bf28:	2202      	movs	r2, #2
 800bf2a:	4619      	mov	r1, r3
 800bf2c:	6878      	ldr	r0, [r7, #4]
 800bf2e:	f001 fd17 	bl	800d960 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800bf32:	e032      	b.n	800bf9a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800bf34:	6839      	ldr	r1, [r7, #0]
 800bf36:	6878      	ldr	r0, [r7, #4]
 800bf38:	f001 fca1 	bl	800d87e <USBD_CtlError>
            ret = USBD_FAIL;
 800bf3c:	2303      	movs	r3, #3
 800bf3e:	75fb      	strb	r3, [r7, #23]
          break;
 800bf40:	e02b      	b.n	800bf9a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bf48:	b2db      	uxtb	r3, r3
 800bf4a:	2b03      	cmp	r3, #3
 800bf4c:	d107      	bne.n	800bf5e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800bf4e:	f107 030d 	add.w	r3, r7, #13
 800bf52:	2201      	movs	r2, #1
 800bf54:	4619      	mov	r1, r3
 800bf56:	6878      	ldr	r0, [r7, #4]
 800bf58:	f001 fd02 	bl	800d960 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800bf5c:	e01d      	b.n	800bf9a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800bf5e:	6839      	ldr	r1, [r7, #0]
 800bf60:	6878      	ldr	r0, [r7, #4]
 800bf62:	f001 fc8c 	bl	800d87e <USBD_CtlError>
            ret = USBD_FAIL;
 800bf66:	2303      	movs	r3, #3
 800bf68:	75fb      	strb	r3, [r7, #23]
          break;
 800bf6a:	e016      	b.n	800bf9a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800bf72:	b2db      	uxtb	r3, r3
 800bf74:	2b03      	cmp	r3, #3
 800bf76:	d00f      	beq.n	800bf98 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800bf78:	6839      	ldr	r1, [r7, #0]
 800bf7a:	6878      	ldr	r0, [r7, #4]
 800bf7c:	f001 fc7f 	bl	800d87e <USBD_CtlError>
            ret = USBD_FAIL;
 800bf80:	2303      	movs	r3, #3
 800bf82:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800bf84:	e008      	b.n	800bf98 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800bf86:	6839      	ldr	r1, [r7, #0]
 800bf88:	6878      	ldr	r0, [r7, #4]
 800bf8a:	f001 fc78 	bl	800d87e <USBD_CtlError>
          ret = USBD_FAIL;
 800bf8e:	2303      	movs	r3, #3
 800bf90:	75fb      	strb	r3, [r7, #23]
          break;
 800bf92:	e002      	b.n	800bf9a <USBD_CDC_Setup+0x19e>
          break;
 800bf94:	bf00      	nop
 800bf96:	e008      	b.n	800bfaa <USBD_CDC_Setup+0x1ae>
          break;
 800bf98:	bf00      	nop
      }
      break;
 800bf9a:	e006      	b.n	800bfaa <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800bf9c:	6839      	ldr	r1, [r7, #0]
 800bf9e:	6878      	ldr	r0, [r7, #4]
 800bfa0:	f001 fc6d 	bl	800d87e <USBD_CtlError>
      ret = USBD_FAIL;
 800bfa4:	2303      	movs	r3, #3
 800bfa6:	75fb      	strb	r3, [r7, #23]
      break;
 800bfa8:	bf00      	nop
  }

  return (uint8_t)ret;
 800bfaa:	7dfb      	ldrb	r3, [r7, #23]
}
 800bfac:	4618      	mov	r0, r3
 800bfae:	3718      	adds	r7, #24
 800bfb0:	46bd      	mov	sp, r7
 800bfb2:	bd80      	pop	{r7, pc}

0800bfb4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bfb4:	b580      	push	{r7, lr}
 800bfb6:	b084      	sub	sp, #16
 800bfb8:	af00      	add	r7, sp, #0
 800bfba:	6078      	str	r0, [r7, #4]
 800bfbc:	460b      	mov	r3, r1
 800bfbe:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800bfc6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800bfc8:	687b      	ldr	r3, [r7, #4]
 800bfca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	32b0      	adds	r2, #176	; 0xb0
 800bfd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d101      	bne.n	800bfde <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800bfda:	2303      	movs	r3, #3
 800bfdc:	e065      	b.n	800c0aa <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800bfde:	687b      	ldr	r3, [r7, #4]
 800bfe0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	32b0      	adds	r2, #176	; 0xb0
 800bfe8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bfec:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800bfee:	78fb      	ldrb	r3, [r7, #3]
 800bff0:	f003 020f 	and.w	r2, r3, #15
 800bff4:	6879      	ldr	r1, [r7, #4]
 800bff6:	4613      	mov	r3, r2
 800bff8:	009b      	lsls	r3, r3, #2
 800bffa:	4413      	add	r3, r2
 800bffc:	009b      	lsls	r3, r3, #2
 800bffe:	440b      	add	r3, r1
 800c000:	3318      	adds	r3, #24
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	2b00      	cmp	r3, #0
 800c006:	d02f      	beq.n	800c068 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800c008:	78fb      	ldrb	r3, [r7, #3]
 800c00a:	f003 020f 	and.w	r2, r3, #15
 800c00e:	6879      	ldr	r1, [r7, #4]
 800c010:	4613      	mov	r3, r2
 800c012:	009b      	lsls	r3, r3, #2
 800c014:	4413      	add	r3, r2
 800c016:	009b      	lsls	r3, r3, #2
 800c018:	440b      	add	r3, r1
 800c01a:	3318      	adds	r3, #24
 800c01c:	681a      	ldr	r2, [r3, #0]
 800c01e:	78fb      	ldrb	r3, [r7, #3]
 800c020:	f003 010f 	and.w	r1, r3, #15
 800c024:	68f8      	ldr	r0, [r7, #12]
 800c026:	460b      	mov	r3, r1
 800c028:	00db      	lsls	r3, r3, #3
 800c02a:	440b      	add	r3, r1
 800c02c:	009b      	lsls	r3, r3, #2
 800c02e:	4403      	add	r3, r0
 800c030:	3348      	adds	r3, #72	; 0x48
 800c032:	681b      	ldr	r3, [r3, #0]
 800c034:	fbb2 f1f3 	udiv	r1, r2, r3
 800c038:	fb01 f303 	mul.w	r3, r1, r3
 800c03c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800c03e:	2b00      	cmp	r3, #0
 800c040:	d112      	bne.n	800c068 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800c042:	78fb      	ldrb	r3, [r7, #3]
 800c044:	f003 020f 	and.w	r2, r3, #15
 800c048:	6879      	ldr	r1, [r7, #4]
 800c04a:	4613      	mov	r3, r2
 800c04c:	009b      	lsls	r3, r3, #2
 800c04e:	4413      	add	r3, r2
 800c050:	009b      	lsls	r3, r3, #2
 800c052:	440b      	add	r3, r1
 800c054:	3318      	adds	r3, #24
 800c056:	2200      	movs	r2, #0
 800c058:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800c05a:	78f9      	ldrb	r1, [r7, #3]
 800c05c:	2300      	movs	r3, #0
 800c05e:	2200      	movs	r2, #0
 800c060:	6878      	ldr	r0, [r7, #4]
 800c062:	f004 ff86 	bl	8010f72 <USBD_LL_Transmit>
 800c066:	e01f      	b.n	800c0a8 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800c068:	68bb      	ldr	r3, [r7, #8]
 800c06a:	2200      	movs	r2, #0
 800c06c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c076:	687a      	ldr	r2, [r7, #4]
 800c078:	33b0      	adds	r3, #176	; 0xb0
 800c07a:	009b      	lsls	r3, r3, #2
 800c07c:	4413      	add	r3, r2
 800c07e:	685b      	ldr	r3, [r3, #4]
 800c080:	691b      	ldr	r3, [r3, #16]
 800c082:	2b00      	cmp	r3, #0
 800c084:	d010      	beq.n	800c0a8 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c08c:	687a      	ldr	r2, [r7, #4]
 800c08e:	33b0      	adds	r3, #176	; 0xb0
 800c090:	009b      	lsls	r3, r3, #2
 800c092:	4413      	add	r3, r2
 800c094:	685b      	ldr	r3, [r3, #4]
 800c096:	691b      	ldr	r3, [r3, #16]
 800c098:	68ba      	ldr	r2, [r7, #8]
 800c09a:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 800c09e:	68ba      	ldr	r2, [r7, #8]
 800c0a0:	f502 7104 	add.w	r1, r2, #528	; 0x210
 800c0a4:	78fa      	ldrb	r2, [r7, #3]
 800c0a6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800c0a8:	2300      	movs	r3, #0
}
 800c0aa:	4618      	mov	r0, r3
 800c0ac:	3710      	adds	r7, #16
 800c0ae:	46bd      	mov	sp, r7
 800c0b0:	bd80      	pop	{r7, pc}

0800c0b2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800c0b2:	b580      	push	{r7, lr}
 800c0b4:	b084      	sub	sp, #16
 800c0b6:	af00      	add	r7, sp, #0
 800c0b8:	6078      	str	r0, [r7, #4]
 800c0ba:	460b      	mov	r3, r1
 800c0bc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	32b0      	adds	r2, #176	; 0xb0
 800c0c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c0cc:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800c0ce:	687b      	ldr	r3, [r7, #4]
 800c0d0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	32b0      	adds	r2, #176	; 0xb0
 800c0d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d101      	bne.n	800c0e4 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800c0e0:	2303      	movs	r3, #3
 800c0e2:	e01a      	b.n	800c11a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800c0e4:	78fb      	ldrb	r3, [r7, #3]
 800c0e6:	4619      	mov	r1, r3
 800c0e8:	6878      	ldr	r0, [r7, #4]
 800c0ea:	f004 ff84 	bl	8010ff6 <USBD_LL_GetRxDataSize>
 800c0ee:	4602      	mov	r2, r0
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c0fc:	687a      	ldr	r2, [r7, #4]
 800c0fe:	33b0      	adds	r3, #176	; 0xb0
 800c100:	009b      	lsls	r3, r3, #2
 800c102:	4413      	add	r3, r2
 800c104:	685b      	ldr	r3, [r3, #4]
 800c106:	68db      	ldr	r3, [r3, #12]
 800c108:	68fa      	ldr	r2, [r7, #12]
 800c10a:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800c10e:	68fa      	ldr	r2, [r7, #12]
 800c110:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800c114:	4611      	mov	r1, r2
 800c116:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800c118:	2300      	movs	r3, #0
}
 800c11a:	4618      	mov	r0, r3
 800c11c:	3710      	adds	r7, #16
 800c11e:	46bd      	mov	sp, r7
 800c120:	bd80      	pop	{r7, pc}

0800c122 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800c122:	b580      	push	{r7, lr}
 800c124:	b084      	sub	sp, #16
 800c126:	af00      	add	r7, sp, #0
 800c128:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	32b0      	adds	r2, #176	; 0xb0
 800c134:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c138:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	d101      	bne.n	800c144 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800c140:	2303      	movs	r3, #3
 800c142:	e025      	b.n	800c190 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c14a:	687a      	ldr	r2, [r7, #4]
 800c14c:	33b0      	adds	r3, #176	; 0xb0
 800c14e:	009b      	lsls	r3, r3, #2
 800c150:	4413      	add	r3, r2
 800c152:	685b      	ldr	r3, [r3, #4]
 800c154:	2b00      	cmp	r3, #0
 800c156:	d01a      	beq.n	800c18e <USBD_CDC_EP0_RxReady+0x6c>
 800c158:	68fb      	ldr	r3, [r7, #12]
 800c15a:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800c15e:	2bff      	cmp	r3, #255	; 0xff
 800c160:	d015      	beq.n	800c18e <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800c162:	687b      	ldr	r3, [r7, #4]
 800c164:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c168:	687a      	ldr	r2, [r7, #4]
 800c16a:	33b0      	adds	r3, #176	; 0xb0
 800c16c:	009b      	lsls	r3, r3, #2
 800c16e:	4413      	add	r3, r2
 800c170:	685b      	ldr	r3, [r3, #4]
 800c172:	689b      	ldr	r3, [r3, #8]
 800c174:	68fa      	ldr	r2, [r7, #12]
 800c176:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 800c17a:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800c17c:	68fa      	ldr	r2, [r7, #12]
 800c17e:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800c182:	b292      	uxth	r2, r2
 800c184:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800c186:	68fb      	ldr	r3, [r7, #12]
 800c188:	22ff      	movs	r2, #255	; 0xff
 800c18a:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800c18e:	2300      	movs	r3, #0
}
 800c190:	4618      	mov	r0, r3
 800c192:	3710      	adds	r7, #16
 800c194:	46bd      	mov	sp, r7
 800c196:	bd80      	pop	{r7, pc}

0800c198 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800c198:	b580      	push	{r7, lr}
 800c19a:	b086      	sub	sp, #24
 800c19c:	af00      	add	r7, sp, #0
 800c19e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800c1a0:	2182      	movs	r1, #130	; 0x82
 800c1a2:	4818      	ldr	r0, [pc, #96]	; (800c204 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800c1a4:	f000 fd09 	bl	800cbba <USBD_GetEpDesc>
 800c1a8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800c1aa:	2101      	movs	r1, #1
 800c1ac:	4815      	ldr	r0, [pc, #84]	; (800c204 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800c1ae:	f000 fd04 	bl	800cbba <USBD_GetEpDesc>
 800c1b2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800c1b4:	2181      	movs	r1, #129	; 0x81
 800c1b6:	4813      	ldr	r0, [pc, #76]	; (800c204 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800c1b8:	f000 fcff 	bl	800cbba <USBD_GetEpDesc>
 800c1bc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c1be:	697b      	ldr	r3, [r7, #20]
 800c1c0:	2b00      	cmp	r3, #0
 800c1c2:	d002      	beq.n	800c1ca <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800c1c4:	697b      	ldr	r3, [r7, #20]
 800c1c6:	2210      	movs	r2, #16
 800c1c8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c1ca:	693b      	ldr	r3, [r7, #16]
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d006      	beq.n	800c1de <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c1d0:	693b      	ldr	r3, [r7, #16]
 800c1d2:	2200      	movs	r2, #0
 800c1d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c1d8:	711a      	strb	r2, [r3, #4]
 800c1da:	2200      	movs	r2, #0
 800c1dc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800c1de:	68fb      	ldr	r3, [r7, #12]
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d006      	beq.n	800c1f2 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	2200      	movs	r2, #0
 800c1e8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c1ec:	711a      	strb	r2, [r3, #4]
 800c1ee:	2200      	movs	r2, #0
 800c1f0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800c1f2:	687b      	ldr	r3, [r7, #4]
 800c1f4:	2243      	movs	r2, #67	; 0x43
 800c1f6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800c1f8:	4b02      	ldr	r3, [pc, #8]	; (800c204 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800c1fa:	4618      	mov	r0, r3
 800c1fc:	3718      	adds	r7, #24
 800c1fe:	46bd      	mov	sp, r7
 800c200:	bd80      	pop	{r7, pc}
 800c202:	bf00      	nop
 800c204:	20000058 	.word	0x20000058

0800c208 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800c208:	b580      	push	{r7, lr}
 800c20a:	b086      	sub	sp, #24
 800c20c:	af00      	add	r7, sp, #0
 800c20e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800c210:	2182      	movs	r1, #130	; 0x82
 800c212:	4818      	ldr	r0, [pc, #96]	; (800c274 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c214:	f000 fcd1 	bl	800cbba <USBD_GetEpDesc>
 800c218:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800c21a:	2101      	movs	r1, #1
 800c21c:	4815      	ldr	r0, [pc, #84]	; (800c274 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c21e:	f000 fccc 	bl	800cbba <USBD_GetEpDesc>
 800c222:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800c224:	2181      	movs	r1, #129	; 0x81
 800c226:	4813      	ldr	r0, [pc, #76]	; (800c274 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800c228:	f000 fcc7 	bl	800cbba <USBD_GetEpDesc>
 800c22c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c22e:	697b      	ldr	r3, [r7, #20]
 800c230:	2b00      	cmp	r3, #0
 800c232:	d002      	beq.n	800c23a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800c234:	697b      	ldr	r3, [r7, #20]
 800c236:	2210      	movs	r2, #16
 800c238:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c23a:	693b      	ldr	r3, [r7, #16]
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d006      	beq.n	800c24e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800c240:	693b      	ldr	r3, [r7, #16]
 800c242:	2200      	movs	r2, #0
 800c244:	711a      	strb	r2, [r3, #4]
 800c246:	2200      	movs	r2, #0
 800c248:	f042 0202 	orr.w	r2, r2, #2
 800c24c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800c24e:	68fb      	ldr	r3, [r7, #12]
 800c250:	2b00      	cmp	r3, #0
 800c252:	d006      	beq.n	800c262 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800c254:	68fb      	ldr	r3, [r7, #12]
 800c256:	2200      	movs	r2, #0
 800c258:	711a      	strb	r2, [r3, #4]
 800c25a:	2200      	movs	r2, #0
 800c25c:	f042 0202 	orr.w	r2, r2, #2
 800c260:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	2243      	movs	r2, #67	; 0x43
 800c266:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800c268:	4b02      	ldr	r3, [pc, #8]	; (800c274 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800c26a:	4618      	mov	r0, r3
 800c26c:	3718      	adds	r7, #24
 800c26e:	46bd      	mov	sp, r7
 800c270:	bd80      	pop	{r7, pc}
 800c272:	bf00      	nop
 800c274:	20000058 	.word	0x20000058

0800c278 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800c278:	b580      	push	{r7, lr}
 800c27a:	b086      	sub	sp, #24
 800c27c:	af00      	add	r7, sp, #0
 800c27e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800c280:	2182      	movs	r1, #130	; 0x82
 800c282:	4818      	ldr	r0, [pc, #96]	; (800c2e4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c284:	f000 fc99 	bl	800cbba <USBD_GetEpDesc>
 800c288:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800c28a:	2101      	movs	r1, #1
 800c28c:	4815      	ldr	r0, [pc, #84]	; (800c2e4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c28e:	f000 fc94 	bl	800cbba <USBD_GetEpDesc>
 800c292:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800c294:	2181      	movs	r1, #129	; 0x81
 800c296:	4813      	ldr	r0, [pc, #76]	; (800c2e4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800c298:	f000 fc8f 	bl	800cbba <USBD_GetEpDesc>
 800c29c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800c29e:	697b      	ldr	r3, [r7, #20]
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	d002      	beq.n	800c2aa <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800c2a4:	697b      	ldr	r3, [r7, #20]
 800c2a6:	2210      	movs	r2, #16
 800c2a8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800c2aa:	693b      	ldr	r3, [r7, #16]
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	d006      	beq.n	800c2be <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c2b0:	693b      	ldr	r3, [r7, #16]
 800c2b2:	2200      	movs	r2, #0
 800c2b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c2b8:	711a      	strb	r2, [r3, #4]
 800c2ba:	2200      	movs	r2, #0
 800c2bc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800c2be:	68fb      	ldr	r3, [r7, #12]
 800c2c0:	2b00      	cmp	r3, #0
 800c2c2:	d006      	beq.n	800c2d2 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800c2c4:	68fb      	ldr	r3, [r7, #12]
 800c2c6:	2200      	movs	r2, #0
 800c2c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c2cc:	711a      	strb	r2, [r3, #4]
 800c2ce:	2200      	movs	r2, #0
 800c2d0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	2243      	movs	r2, #67	; 0x43
 800c2d6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800c2d8:	4b02      	ldr	r3, [pc, #8]	; (800c2e4 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800c2da:	4618      	mov	r0, r3
 800c2dc:	3718      	adds	r7, #24
 800c2de:	46bd      	mov	sp, r7
 800c2e0:	bd80      	pop	{r7, pc}
 800c2e2:	bf00      	nop
 800c2e4:	20000058 	.word	0x20000058

0800c2e8 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800c2e8:	b480      	push	{r7}
 800c2ea:	b083      	sub	sp, #12
 800c2ec:	af00      	add	r7, sp, #0
 800c2ee:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	220a      	movs	r2, #10
 800c2f4:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800c2f6:	4b03      	ldr	r3, [pc, #12]	; (800c304 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800c2f8:	4618      	mov	r0, r3
 800c2fa:	370c      	adds	r7, #12
 800c2fc:	46bd      	mov	sp, r7
 800c2fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c302:	4770      	bx	lr
 800c304:	20000014 	.word	0x20000014

0800c308 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800c308:	b480      	push	{r7}
 800c30a:	b083      	sub	sp, #12
 800c30c:	af00      	add	r7, sp, #0
 800c30e:	6078      	str	r0, [r7, #4]
 800c310:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800c312:	683b      	ldr	r3, [r7, #0]
 800c314:	2b00      	cmp	r3, #0
 800c316:	d101      	bne.n	800c31c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800c318:	2303      	movs	r3, #3
 800c31a:	e009      	b.n	800c330 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800c322:	687a      	ldr	r2, [r7, #4]
 800c324:	33b0      	adds	r3, #176	; 0xb0
 800c326:	009b      	lsls	r3, r3, #2
 800c328:	4413      	add	r3, r2
 800c32a:	683a      	ldr	r2, [r7, #0]
 800c32c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800c32e:	2300      	movs	r3, #0
}
 800c330:	4618      	mov	r0, r3
 800c332:	370c      	adds	r7, #12
 800c334:	46bd      	mov	sp, r7
 800c336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c33a:	4770      	bx	lr

0800c33c <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800c33c:	b480      	push	{r7}
 800c33e:	b087      	sub	sp, #28
 800c340:	af00      	add	r7, sp, #0
 800c342:	60f8      	str	r0, [r7, #12]
 800c344:	60b9      	str	r1, [r7, #8]
 800c346:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c348:	68fb      	ldr	r3, [r7, #12]
 800c34a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c34e:	68fb      	ldr	r3, [r7, #12]
 800c350:	32b0      	adds	r2, #176	; 0xb0
 800c352:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c356:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800c358:	697b      	ldr	r3, [r7, #20]
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	d101      	bne.n	800c362 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800c35e:	2303      	movs	r3, #3
 800c360:	e008      	b.n	800c374 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800c362:	697b      	ldr	r3, [r7, #20]
 800c364:	68ba      	ldr	r2, [r7, #8]
 800c366:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800c36a:	697b      	ldr	r3, [r7, #20]
 800c36c:	687a      	ldr	r2, [r7, #4]
 800c36e:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800c372:	2300      	movs	r3, #0
}
 800c374:	4618      	mov	r0, r3
 800c376:	371c      	adds	r7, #28
 800c378:	46bd      	mov	sp, r7
 800c37a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c37e:	4770      	bx	lr

0800c380 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800c380:	b480      	push	{r7}
 800c382:	b085      	sub	sp, #20
 800c384:	af00      	add	r7, sp, #0
 800c386:	6078      	str	r0, [r7, #4]
 800c388:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	32b0      	adds	r2, #176	; 0xb0
 800c394:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c398:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800c39a:	68fb      	ldr	r3, [r7, #12]
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	d101      	bne.n	800c3a4 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800c3a0:	2303      	movs	r3, #3
 800c3a2:	e004      	b.n	800c3ae <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800c3a4:	68fb      	ldr	r3, [r7, #12]
 800c3a6:	683a      	ldr	r2, [r7, #0]
 800c3a8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800c3ac:	2300      	movs	r3, #0
}
 800c3ae:	4618      	mov	r0, r3
 800c3b0:	3714      	adds	r7, #20
 800c3b2:	46bd      	mov	sp, r7
 800c3b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3b8:	4770      	bx	lr
	...

0800c3bc <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800c3bc:	b580      	push	{r7, lr}
 800c3be:	b084      	sub	sp, #16
 800c3c0:	af00      	add	r7, sp, #0
 800c3c2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800c3c4:	687b      	ldr	r3, [r7, #4]
 800c3c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c3ca:	687b      	ldr	r3, [r7, #4]
 800c3cc:	32b0      	adds	r2, #176	; 0xb0
 800c3ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c3d2:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800c3d4:	687b      	ldr	r3, [r7, #4]
 800c3d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	32b0      	adds	r2, #176	; 0xb0
 800c3de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	d101      	bne.n	800c3ea <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800c3e6:	2303      	movs	r3, #3
 800c3e8:	e018      	b.n	800c41c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	7c1b      	ldrb	r3, [r3, #16]
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d10a      	bne.n	800c408 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c3f2:	4b0c      	ldr	r3, [pc, #48]	; (800c424 <USBD_CDC_ReceivePacket+0x68>)
 800c3f4:	7819      	ldrb	r1, [r3, #0]
 800c3f6:	68fb      	ldr	r3, [r7, #12]
 800c3f8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c3fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c400:	6878      	ldr	r0, [r7, #4]
 800c402:	f004 fdd7 	bl	8010fb4 <USBD_LL_PrepareReceive>
 800c406:	e008      	b.n	800c41a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800c408:	4b06      	ldr	r3, [pc, #24]	; (800c424 <USBD_CDC_ReceivePacket+0x68>)
 800c40a:	7819      	ldrb	r1, [r3, #0]
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c412:	2340      	movs	r3, #64	; 0x40
 800c414:	6878      	ldr	r0, [r7, #4]
 800c416:	f004 fdcd 	bl	8010fb4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800c41a:	2300      	movs	r3, #0
}
 800c41c:	4618      	mov	r0, r3
 800c41e:	3710      	adds	r7, #16
 800c420:	46bd      	mov	sp, r7
 800c422:	bd80      	pop	{r7, pc}
 800c424:	2000009c 	.word	0x2000009c

0800c428 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800c428:	b580      	push	{r7, lr}
 800c42a:	b086      	sub	sp, #24
 800c42c:	af00      	add	r7, sp, #0
 800c42e:	60f8      	str	r0, [r7, #12]
 800c430:	60b9      	str	r1, [r7, #8]
 800c432:	4613      	mov	r3, r2
 800c434:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800c436:	68fb      	ldr	r3, [r7, #12]
 800c438:	2b00      	cmp	r3, #0
 800c43a:	d101      	bne.n	800c440 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800c43c:	2303      	movs	r3, #3
 800c43e:	e01f      	b.n	800c480 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800c440:	68fb      	ldr	r3, [r7, #12]
 800c442:	2200      	movs	r2, #0
 800c444:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 800c448:	68fb      	ldr	r3, [r7, #12]
 800c44a:	2200      	movs	r2, #0
 800c44c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800c450:	68fb      	ldr	r3, [r7, #12]
 800c452:	2200      	movs	r2, #0
 800c454:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800c458:	68bb      	ldr	r3, [r7, #8]
 800c45a:	2b00      	cmp	r3, #0
 800c45c:	d003      	beq.n	800c466 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800c45e:	68fb      	ldr	r3, [r7, #12]
 800c460:	68ba      	ldr	r2, [r7, #8]
 800c462:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c466:	68fb      	ldr	r3, [r7, #12]
 800c468:	2201      	movs	r2, #1
 800c46a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800c46e:	68fb      	ldr	r3, [r7, #12]
 800c470:	79fa      	ldrb	r2, [r7, #7]
 800c472:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800c474:	68f8      	ldr	r0, [r7, #12]
 800c476:	f004 fc47 	bl	8010d08 <USBD_LL_Init>
 800c47a:	4603      	mov	r3, r0
 800c47c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800c47e:	7dfb      	ldrb	r3, [r7, #23]
}
 800c480:	4618      	mov	r0, r3
 800c482:	3718      	adds	r7, #24
 800c484:	46bd      	mov	sp, r7
 800c486:	bd80      	pop	{r7, pc}

0800c488 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800c488:	b580      	push	{r7, lr}
 800c48a:	b084      	sub	sp, #16
 800c48c:	af00      	add	r7, sp, #0
 800c48e:	6078      	str	r0, [r7, #4]
 800c490:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c492:	2300      	movs	r3, #0
 800c494:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800c496:	683b      	ldr	r3, [r7, #0]
 800c498:	2b00      	cmp	r3, #0
 800c49a:	d101      	bne.n	800c4a0 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800c49c:	2303      	movs	r3, #3
 800c49e:	e025      	b.n	800c4ec <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	683a      	ldr	r2, [r7, #0]
 800c4a4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	32ae      	adds	r2, #174	; 0xae
 800c4b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c4b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	d00f      	beq.n	800c4dc <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800c4c2:	687b      	ldr	r3, [r7, #4]
 800c4c4:	32ae      	adds	r2, #174	; 0xae
 800c4c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c4ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c4cc:	f107 020e 	add.w	r2, r7, #14
 800c4d0:	4610      	mov	r0, r2
 800c4d2:	4798      	blx	r3
 800c4d4:	4602      	mov	r2, r0
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800c4e2:	1c5a      	adds	r2, r3, #1
 800c4e4:	687b      	ldr	r3, [r7, #4]
 800c4e6:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800c4ea:	2300      	movs	r3, #0
}
 800c4ec:	4618      	mov	r0, r3
 800c4ee:	3710      	adds	r7, #16
 800c4f0:	46bd      	mov	sp, r7
 800c4f2:	bd80      	pop	{r7, pc}

0800c4f4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800c4f4:	b580      	push	{r7, lr}
 800c4f6:	b082      	sub	sp, #8
 800c4f8:	af00      	add	r7, sp, #0
 800c4fa:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800c4fc:	6878      	ldr	r0, [r7, #4]
 800c4fe:	f004 fc4f 	bl	8010da0 <USBD_LL_Start>
 800c502:	4603      	mov	r3, r0
}
 800c504:	4618      	mov	r0, r3
 800c506:	3708      	adds	r7, #8
 800c508:	46bd      	mov	sp, r7
 800c50a:	bd80      	pop	{r7, pc}

0800c50c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800c50c:	b480      	push	{r7}
 800c50e:	b083      	sub	sp, #12
 800c510:	af00      	add	r7, sp, #0
 800c512:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c514:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800c516:	4618      	mov	r0, r3
 800c518:	370c      	adds	r7, #12
 800c51a:	46bd      	mov	sp, r7
 800c51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c520:	4770      	bx	lr

0800c522 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c522:	b580      	push	{r7, lr}
 800c524:	b084      	sub	sp, #16
 800c526:	af00      	add	r7, sp, #0
 800c528:	6078      	str	r0, [r7, #4]
 800c52a:	460b      	mov	r3, r1
 800c52c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800c52e:	2300      	movs	r3, #0
 800c530:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c538:	2b00      	cmp	r3, #0
 800c53a:	d009      	beq.n	800c550 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800c53c:	687b      	ldr	r3, [r7, #4]
 800c53e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c542:	681b      	ldr	r3, [r3, #0]
 800c544:	78fa      	ldrb	r2, [r7, #3]
 800c546:	4611      	mov	r1, r2
 800c548:	6878      	ldr	r0, [r7, #4]
 800c54a:	4798      	blx	r3
 800c54c:	4603      	mov	r3, r0
 800c54e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800c550:	7bfb      	ldrb	r3, [r7, #15]
}
 800c552:	4618      	mov	r0, r3
 800c554:	3710      	adds	r7, #16
 800c556:	46bd      	mov	sp, r7
 800c558:	bd80      	pop	{r7, pc}

0800c55a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800c55a:	b580      	push	{r7, lr}
 800c55c:	b084      	sub	sp, #16
 800c55e:	af00      	add	r7, sp, #0
 800c560:	6078      	str	r0, [r7, #4]
 800c562:	460b      	mov	r3, r1
 800c564:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800c566:	2300      	movs	r3, #0
 800c568:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c570:	685b      	ldr	r3, [r3, #4]
 800c572:	78fa      	ldrb	r2, [r7, #3]
 800c574:	4611      	mov	r1, r2
 800c576:	6878      	ldr	r0, [r7, #4]
 800c578:	4798      	blx	r3
 800c57a:	4603      	mov	r3, r0
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	d001      	beq.n	800c584 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800c580:	2303      	movs	r3, #3
 800c582:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800c584:	7bfb      	ldrb	r3, [r7, #15]
}
 800c586:	4618      	mov	r0, r3
 800c588:	3710      	adds	r7, #16
 800c58a:	46bd      	mov	sp, r7
 800c58c:	bd80      	pop	{r7, pc}

0800c58e <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800c58e:	b580      	push	{r7, lr}
 800c590:	b084      	sub	sp, #16
 800c592:	af00      	add	r7, sp, #0
 800c594:	6078      	str	r0, [r7, #4]
 800c596:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c59e:	6839      	ldr	r1, [r7, #0]
 800c5a0:	4618      	mov	r0, r3
 800c5a2:	f001 f932 	bl	800d80a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	2201      	movs	r2, #1
 800c5aa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800c5b4:	461a      	mov	r2, r3
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800c5c2:	f003 031f 	and.w	r3, r3, #31
 800c5c6:	2b02      	cmp	r3, #2
 800c5c8:	d01a      	beq.n	800c600 <USBD_LL_SetupStage+0x72>
 800c5ca:	2b02      	cmp	r3, #2
 800c5cc:	d822      	bhi.n	800c614 <USBD_LL_SetupStage+0x86>
 800c5ce:	2b00      	cmp	r3, #0
 800c5d0:	d002      	beq.n	800c5d8 <USBD_LL_SetupStage+0x4a>
 800c5d2:	2b01      	cmp	r3, #1
 800c5d4:	d00a      	beq.n	800c5ec <USBD_LL_SetupStage+0x5e>
 800c5d6:	e01d      	b.n	800c614 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800c5d8:	687b      	ldr	r3, [r7, #4]
 800c5da:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c5de:	4619      	mov	r1, r3
 800c5e0:	6878      	ldr	r0, [r7, #4]
 800c5e2:	f000 fb5f 	bl	800cca4 <USBD_StdDevReq>
 800c5e6:	4603      	mov	r3, r0
 800c5e8:	73fb      	strb	r3, [r7, #15]
      break;
 800c5ea:	e020      	b.n	800c62e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c5f2:	4619      	mov	r1, r3
 800c5f4:	6878      	ldr	r0, [r7, #4]
 800c5f6:	f000 fbc7 	bl	800cd88 <USBD_StdItfReq>
 800c5fa:	4603      	mov	r3, r0
 800c5fc:	73fb      	strb	r3, [r7, #15]
      break;
 800c5fe:	e016      	b.n	800c62e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800c600:	687b      	ldr	r3, [r7, #4]
 800c602:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800c606:	4619      	mov	r1, r3
 800c608:	6878      	ldr	r0, [r7, #4]
 800c60a:	f000 fc29 	bl	800ce60 <USBD_StdEPReq>
 800c60e:	4603      	mov	r3, r0
 800c610:	73fb      	strb	r3, [r7, #15]
      break;
 800c612:	e00c      	b.n	800c62e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800c61a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800c61e:	b2db      	uxtb	r3, r3
 800c620:	4619      	mov	r1, r3
 800c622:	6878      	ldr	r0, [r7, #4]
 800c624:	f004 fc1c 	bl	8010e60 <USBD_LL_StallEP>
 800c628:	4603      	mov	r3, r0
 800c62a:	73fb      	strb	r3, [r7, #15]
      break;
 800c62c:	bf00      	nop
  }

  return ret;
 800c62e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c630:	4618      	mov	r0, r3
 800c632:	3710      	adds	r7, #16
 800c634:	46bd      	mov	sp, r7
 800c636:	bd80      	pop	{r7, pc}

0800c638 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800c638:	b580      	push	{r7, lr}
 800c63a:	b086      	sub	sp, #24
 800c63c:	af00      	add	r7, sp, #0
 800c63e:	60f8      	str	r0, [r7, #12]
 800c640:	460b      	mov	r3, r1
 800c642:	607a      	str	r2, [r7, #4]
 800c644:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800c646:	2300      	movs	r3, #0
 800c648:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800c64a:	7afb      	ldrb	r3, [r7, #11]
 800c64c:	2b00      	cmp	r3, #0
 800c64e:	d16e      	bne.n	800c72e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800c650:	68fb      	ldr	r3, [r7, #12]
 800c652:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800c656:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800c658:	68fb      	ldr	r3, [r7, #12]
 800c65a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c65e:	2b03      	cmp	r3, #3
 800c660:	f040 8098 	bne.w	800c794 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800c664:	693b      	ldr	r3, [r7, #16]
 800c666:	689a      	ldr	r2, [r3, #8]
 800c668:	693b      	ldr	r3, [r7, #16]
 800c66a:	68db      	ldr	r3, [r3, #12]
 800c66c:	429a      	cmp	r2, r3
 800c66e:	d913      	bls.n	800c698 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800c670:	693b      	ldr	r3, [r7, #16]
 800c672:	689a      	ldr	r2, [r3, #8]
 800c674:	693b      	ldr	r3, [r7, #16]
 800c676:	68db      	ldr	r3, [r3, #12]
 800c678:	1ad2      	subs	r2, r2, r3
 800c67a:	693b      	ldr	r3, [r7, #16]
 800c67c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800c67e:	693b      	ldr	r3, [r7, #16]
 800c680:	68da      	ldr	r2, [r3, #12]
 800c682:	693b      	ldr	r3, [r7, #16]
 800c684:	689b      	ldr	r3, [r3, #8]
 800c686:	4293      	cmp	r3, r2
 800c688:	bf28      	it	cs
 800c68a:	4613      	movcs	r3, r2
 800c68c:	461a      	mov	r2, r3
 800c68e:	6879      	ldr	r1, [r7, #4]
 800c690:	68f8      	ldr	r0, [r7, #12]
 800c692:	f001 f9ae 	bl	800d9f2 <USBD_CtlContinueRx>
 800c696:	e07d      	b.n	800c794 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800c698:	68fb      	ldr	r3, [r7, #12]
 800c69a:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800c69e:	f003 031f 	and.w	r3, r3, #31
 800c6a2:	2b02      	cmp	r3, #2
 800c6a4:	d014      	beq.n	800c6d0 <USBD_LL_DataOutStage+0x98>
 800c6a6:	2b02      	cmp	r3, #2
 800c6a8:	d81d      	bhi.n	800c6e6 <USBD_LL_DataOutStage+0xae>
 800c6aa:	2b00      	cmp	r3, #0
 800c6ac:	d002      	beq.n	800c6b4 <USBD_LL_DataOutStage+0x7c>
 800c6ae:	2b01      	cmp	r3, #1
 800c6b0:	d003      	beq.n	800c6ba <USBD_LL_DataOutStage+0x82>
 800c6b2:	e018      	b.n	800c6e6 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800c6b4:	2300      	movs	r3, #0
 800c6b6:	75bb      	strb	r3, [r7, #22]
            break;
 800c6b8:	e018      	b.n	800c6ec <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800c6ba:	68fb      	ldr	r3, [r7, #12]
 800c6bc:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800c6c0:	b2db      	uxtb	r3, r3
 800c6c2:	4619      	mov	r1, r3
 800c6c4:	68f8      	ldr	r0, [r7, #12]
 800c6c6:	f000 fa5e 	bl	800cb86 <USBD_CoreFindIF>
 800c6ca:	4603      	mov	r3, r0
 800c6cc:	75bb      	strb	r3, [r7, #22]
            break;
 800c6ce:	e00d      	b.n	800c6ec <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800c6d0:	68fb      	ldr	r3, [r7, #12]
 800c6d2:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800c6d6:	b2db      	uxtb	r3, r3
 800c6d8:	4619      	mov	r1, r3
 800c6da:	68f8      	ldr	r0, [r7, #12]
 800c6dc:	f000 fa60 	bl	800cba0 <USBD_CoreFindEP>
 800c6e0:	4603      	mov	r3, r0
 800c6e2:	75bb      	strb	r3, [r7, #22]
            break;
 800c6e4:	e002      	b.n	800c6ec <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800c6e6:	2300      	movs	r3, #0
 800c6e8:	75bb      	strb	r3, [r7, #22]
            break;
 800c6ea:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800c6ec:	7dbb      	ldrb	r3, [r7, #22]
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	d119      	bne.n	800c726 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c6f2:	68fb      	ldr	r3, [r7, #12]
 800c6f4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c6f8:	b2db      	uxtb	r3, r3
 800c6fa:	2b03      	cmp	r3, #3
 800c6fc:	d113      	bne.n	800c726 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800c6fe:	7dba      	ldrb	r2, [r7, #22]
 800c700:	68fb      	ldr	r3, [r7, #12]
 800c702:	32ae      	adds	r2, #174	; 0xae
 800c704:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c708:	691b      	ldr	r3, [r3, #16]
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	d00b      	beq.n	800c726 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800c70e:	7dba      	ldrb	r2, [r7, #22]
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800c716:	7dba      	ldrb	r2, [r7, #22]
 800c718:	68fb      	ldr	r3, [r7, #12]
 800c71a:	32ae      	adds	r2, #174	; 0xae
 800c71c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c720:	691b      	ldr	r3, [r3, #16]
 800c722:	68f8      	ldr	r0, [r7, #12]
 800c724:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800c726:	68f8      	ldr	r0, [r7, #12]
 800c728:	f001 f974 	bl	800da14 <USBD_CtlSendStatus>
 800c72c:	e032      	b.n	800c794 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800c72e:	7afb      	ldrb	r3, [r7, #11]
 800c730:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c734:	b2db      	uxtb	r3, r3
 800c736:	4619      	mov	r1, r3
 800c738:	68f8      	ldr	r0, [r7, #12]
 800c73a:	f000 fa31 	bl	800cba0 <USBD_CoreFindEP>
 800c73e:	4603      	mov	r3, r0
 800c740:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c742:	7dbb      	ldrb	r3, [r7, #22]
 800c744:	2bff      	cmp	r3, #255	; 0xff
 800c746:	d025      	beq.n	800c794 <USBD_LL_DataOutStage+0x15c>
 800c748:	7dbb      	ldrb	r3, [r7, #22]
 800c74a:	2b00      	cmp	r3, #0
 800c74c:	d122      	bne.n	800c794 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c74e:	68fb      	ldr	r3, [r7, #12]
 800c750:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c754:	b2db      	uxtb	r3, r3
 800c756:	2b03      	cmp	r3, #3
 800c758:	d117      	bne.n	800c78a <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800c75a:	7dba      	ldrb	r2, [r7, #22]
 800c75c:	68fb      	ldr	r3, [r7, #12]
 800c75e:	32ae      	adds	r2, #174	; 0xae
 800c760:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c764:	699b      	ldr	r3, [r3, #24]
 800c766:	2b00      	cmp	r3, #0
 800c768:	d00f      	beq.n	800c78a <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800c76a:	7dba      	ldrb	r2, [r7, #22]
 800c76c:	68fb      	ldr	r3, [r7, #12]
 800c76e:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800c772:	7dba      	ldrb	r2, [r7, #22]
 800c774:	68fb      	ldr	r3, [r7, #12]
 800c776:	32ae      	adds	r2, #174	; 0xae
 800c778:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c77c:	699b      	ldr	r3, [r3, #24]
 800c77e:	7afa      	ldrb	r2, [r7, #11]
 800c780:	4611      	mov	r1, r2
 800c782:	68f8      	ldr	r0, [r7, #12]
 800c784:	4798      	blx	r3
 800c786:	4603      	mov	r3, r0
 800c788:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800c78a:	7dfb      	ldrb	r3, [r7, #23]
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	d001      	beq.n	800c794 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800c790:	7dfb      	ldrb	r3, [r7, #23]
 800c792:	e000      	b.n	800c796 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800c794:	2300      	movs	r3, #0
}
 800c796:	4618      	mov	r0, r3
 800c798:	3718      	adds	r7, #24
 800c79a:	46bd      	mov	sp, r7
 800c79c:	bd80      	pop	{r7, pc}

0800c79e <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800c79e:	b580      	push	{r7, lr}
 800c7a0:	b086      	sub	sp, #24
 800c7a2:	af00      	add	r7, sp, #0
 800c7a4:	60f8      	str	r0, [r7, #12]
 800c7a6:	460b      	mov	r3, r1
 800c7a8:	607a      	str	r2, [r7, #4]
 800c7aa:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800c7ac:	7afb      	ldrb	r3, [r7, #11]
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	d16f      	bne.n	800c892 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800c7b2:	68fb      	ldr	r3, [r7, #12]
 800c7b4:	3314      	adds	r3, #20
 800c7b6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800c7b8:	68fb      	ldr	r3, [r7, #12]
 800c7ba:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800c7be:	2b02      	cmp	r3, #2
 800c7c0:	d15a      	bne.n	800c878 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800c7c2:	693b      	ldr	r3, [r7, #16]
 800c7c4:	689a      	ldr	r2, [r3, #8]
 800c7c6:	693b      	ldr	r3, [r7, #16]
 800c7c8:	68db      	ldr	r3, [r3, #12]
 800c7ca:	429a      	cmp	r2, r3
 800c7cc:	d914      	bls.n	800c7f8 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800c7ce:	693b      	ldr	r3, [r7, #16]
 800c7d0:	689a      	ldr	r2, [r3, #8]
 800c7d2:	693b      	ldr	r3, [r7, #16]
 800c7d4:	68db      	ldr	r3, [r3, #12]
 800c7d6:	1ad2      	subs	r2, r2, r3
 800c7d8:	693b      	ldr	r3, [r7, #16]
 800c7da:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800c7dc:	693b      	ldr	r3, [r7, #16]
 800c7de:	689b      	ldr	r3, [r3, #8]
 800c7e0:	461a      	mov	r2, r3
 800c7e2:	6879      	ldr	r1, [r7, #4]
 800c7e4:	68f8      	ldr	r0, [r7, #12]
 800c7e6:	f001 f8d6 	bl	800d996 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c7ea:	2300      	movs	r3, #0
 800c7ec:	2200      	movs	r2, #0
 800c7ee:	2100      	movs	r1, #0
 800c7f0:	68f8      	ldr	r0, [r7, #12]
 800c7f2:	f004 fbdf 	bl	8010fb4 <USBD_LL_PrepareReceive>
 800c7f6:	e03f      	b.n	800c878 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800c7f8:	693b      	ldr	r3, [r7, #16]
 800c7fa:	68da      	ldr	r2, [r3, #12]
 800c7fc:	693b      	ldr	r3, [r7, #16]
 800c7fe:	689b      	ldr	r3, [r3, #8]
 800c800:	429a      	cmp	r2, r3
 800c802:	d11c      	bne.n	800c83e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800c804:	693b      	ldr	r3, [r7, #16]
 800c806:	685a      	ldr	r2, [r3, #4]
 800c808:	693b      	ldr	r3, [r7, #16]
 800c80a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800c80c:	429a      	cmp	r2, r3
 800c80e:	d316      	bcc.n	800c83e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800c810:	693b      	ldr	r3, [r7, #16]
 800c812:	685a      	ldr	r2, [r3, #4]
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800c81a:	429a      	cmp	r2, r3
 800c81c:	d20f      	bcs.n	800c83e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800c81e:	2200      	movs	r2, #0
 800c820:	2100      	movs	r1, #0
 800c822:	68f8      	ldr	r0, [r7, #12]
 800c824:	f001 f8b7 	bl	800d996 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800c828:	68fb      	ldr	r3, [r7, #12]
 800c82a:	2200      	movs	r2, #0
 800c82c:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800c830:	2300      	movs	r3, #0
 800c832:	2200      	movs	r2, #0
 800c834:	2100      	movs	r1, #0
 800c836:	68f8      	ldr	r0, [r7, #12]
 800c838:	f004 fbbc 	bl	8010fb4 <USBD_LL_PrepareReceive>
 800c83c:	e01c      	b.n	800c878 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c83e:	68fb      	ldr	r3, [r7, #12]
 800c840:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c844:	b2db      	uxtb	r3, r3
 800c846:	2b03      	cmp	r3, #3
 800c848:	d10f      	bne.n	800c86a <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800c84a:	68fb      	ldr	r3, [r7, #12]
 800c84c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c850:	68db      	ldr	r3, [r3, #12]
 800c852:	2b00      	cmp	r3, #0
 800c854:	d009      	beq.n	800c86a <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800c856:	68fb      	ldr	r3, [r7, #12]
 800c858:	2200      	movs	r2, #0
 800c85a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800c85e:	68fb      	ldr	r3, [r7, #12]
 800c860:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c864:	68db      	ldr	r3, [r3, #12]
 800c866:	68f8      	ldr	r0, [r7, #12]
 800c868:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800c86a:	2180      	movs	r1, #128	; 0x80
 800c86c:	68f8      	ldr	r0, [r7, #12]
 800c86e:	f004 faf7 	bl	8010e60 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800c872:	68f8      	ldr	r0, [r7, #12]
 800c874:	f001 f8e1 	bl	800da3a <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800c878:	68fb      	ldr	r3, [r7, #12]
 800c87a:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800c87e:	2b00      	cmp	r3, #0
 800c880:	d03a      	beq.n	800c8f8 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800c882:	68f8      	ldr	r0, [r7, #12]
 800c884:	f7ff fe42 	bl	800c50c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800c888:	68fb      	ldr	r3, [r7, #12]
 800c88a:	2200      	movs	r2, #0
 800c88c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800c890:	e032      	b.n	800c8f8 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800c892:	7afb      	ldrb	r3, [r7, #11]
 800c894:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800c898:	b2db      	uxtb	r3, r3
 800c89a:	4619      	mov	r1, r3
 800c89c:	68f8      	ldr	r0, [r7, #12]
 800c89e:	f000 f97f 	bl	800cba0 <USBD_CoreFindEP>
 800c8a2:	4603      	mov	r3, r0
 800c8a4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c8a6:	7dfb      	ldrb	r3, [r7, #23]
 800c8a8:	2bff      	cmp	r3, #255	; 0xff
 800c8aa:	d025      	beq.n	800c8f8 <USBD_LL_DataInStage+0x15a>
 800c8ac:	7dfb      	ldrb	r3, [r7, #23]
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	d122      	bne.n	800c8f8 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c8b2:	68fb      	ldr	r3, [r7, #12]
 800c8b4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c8b8:	b2db      	uxtb	r3, r3
 800c8ba:	2b03      	cmp	r3, #3
 800c8bc:	d11c      	bne.n	800c8f8 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800c8be:	7dfa      	ldrb	r2, [r7, #23]
 800c8c0:	68fb      	ldr	r3, [r7, #12]
 800c8c2:	32ae      	adds	r2, #174	; 0xae
 800c8c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c8c8:	695b      	ldr	r3, [r3, #20]
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	d014      	beq.n	800c8f8 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800c8ce:	7dfa      	ldrb	r2, [r7, #23]
 800c8d0:	68fb      	ldr	r3, [r7, #12]
 800c8d2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800c8d6:	7dfa      	ldrb	r2, [r7, #23]
 800c8d8:	68fb      	ldr	r3, [r7, #12]
 800c8da:	32ae      	adds	r2, #174	; 0xae
 800c8dc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c8e0:	695b      	ldr	r3, [r3, #20]
 800c8e2:	7afa      	ldrb	r2, [r7, #11]
 800c8e4:	4611      	mov	r1, r2
 800c8e6:	68f8      	ldr	r0, [r7, #12]
 800c8e8:	4798      	blx	r3
 800c8ea:	4603      	mov	r3, r0
 800c8ec:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800c8ee:	7dbb      	ldrb	r3, [r7, #22]
 800c8f0:	2b00      	cmp	r3, #0
 800c8f2:	d001      	beq.n	800c8f8 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800c8f4:	7dbb      	ldrb	r3, [r7, #22]
 800c8f6:	e000      	b.n	800c8fa <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800c8f8:	2300      	movs	r3, #0
}
 800c8fa:	4618      	mov	r0, r3
 800c8fc:	3718      	adds	r7, #24
 800c8fe:	46bd      	mov	sp, r7
 800c900:	bd80      	pop	{r7, pc}

0800c902 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800c902:	b580      	push	{r7, lr}
 800c904:	b084      	sub	sp, #16
 800c906:	af00      	add	r7, sp, #0
 800c908:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800c90a:	2300      	movs	r3, #0
 800c90c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	2201      	movs	r2, #1
 800c912:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	2200      	movs	r2, #0
 800c91a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	2200      	movs	r2, #0
 800c922:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	2200      	movs	r2, #0
 800c928:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 800c92c:	687b      	ldr	r3, [r7, #4]
 800c92e:	2200      	movs	r2, #0
 800c930:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800c934:	687b      	ldr	r3, [r7, #4]
 800c936:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c93a:	2b00      	cmp	r3, #0
 800c93c:	d014      	beq.n	800c968 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c944:	685b      	ldr	r3, [r3, #4]
 800c946:	2b00      	cmp	r3, #0
 800c948:	d00e      	beq.n	800c968 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800c94a:	687b      	ldr	r3, [r7, #4]
 800c94c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800c950:	685b      	ldr	r3, [r3, #4]
 800c952:	687a      	ldr	r2, [r7, #4]
 800c954:	6852      	ldr	r2, [r2, #4]
 800c956:	b2d2      	uxtb	r2, r2
 800c958:	4611      	mov	r1, r2
 800c95a:	6878      	ldr	r0, [r7, #4]
 800c95c:	4798      	blx	r3
 800c95e:	4603      	mov	r3, r0
 800c960:	2b00      	cmp	r3, #0
 800c962:	d001      	beq.n	800c968 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800c964:	2303      	movs	r3, #3
 800c966:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c968:	2340      	movs	r3, #64	; 0x40
 800c96a:	2200      	movs	r2, #0
 800c96c:	2100      	movs	r1, #0
 800c96e:	6878      	ldr	r0, [r7, #4]
 800c970:	f004 fa31 	bl	8010dd6 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	2201      	movs	r2, #1
 800c978:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800c97c:	687b      	ldr	r3, [r7, #4]
 800c97e:	2240      	movs	r2, #64	; 0x40
 800c980:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c984:	2340      	movs	r3, #64	; 0x40
 800c986:	2200      	movs	r2, #0
 800c988:	2180      	movs	r1, #128	; 0x80
 800c98a:	6878      	ldr	r0, [r7, #4]
 800c98c:	f004 fa23 	bl	8010dd6 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	2201      	movs	r2, #1
 800c994:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	2240      	movs	r2, #64	; 0x40
 800c99a:	621a      	str	r2, [r3, #32]

  return ret;
 800c99c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c99e:	4618      	mov	r0, r3
 800c9a0:	3710      	adds	r7, #16
 800c9a2:	46bd      	mov	sp, r7
 800c9a4:	bd80      	pop	{r7, pc}

0800c9a6 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800c9a6:	b480      	push	{r7}
 800c9a8:	b083      	sub	sp, #12
 800c9aa:	af00      	add	r7, sp, #0
 800c9ac:	6078      	str	r0, [r7, #4]
 800c9ae:	460b      	mov	r3, r1
 800c9b0:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	78fa      	ldrb	r2, [r7, #3]
 800c9b6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800c9b8:	2300      	movs	r3, #0
}
 800c9ba:	4618      	mov	r0, r3
 800c9bc:	370c      	adds	r7, #12
 800c9be:	46bd      	mov	sp, r7
 800c9c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9c4:	4770      	bx	lr

0800c9c6 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800c9c6:	b480      	push	{r7}
 800c9c8:	b083      	sub	sp, #12
 800c9ca:	af00      	add	r7, sp, #0
 800c9cc:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800c9ce:	687b      	ldr	r3, [r7, #4]
 800c9d0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800c9d4:	b2da      	uxtb	r2, r3
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	2204      	movs	r2, #4
 800c9e0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800c9e4:	2300      	movs	r3, #0
}
 800c9e6:	4618      	mov	r0, r3
 800c9e8:	370c      	adds	r7, #12
 800c9ea:	46bd      	mov	sp, r7
 800c9ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9f0:	4770      	bx	lr

0800c9f2 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800c9f2:	b480      	push	{r7}
 800c9f4:	b083      	sub	sp, #12
 800c9f6:	af00      	add	r7, sp, #0
 800c9f8:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ca00:	b2db      	uxtb	r3, r3
 800ca02:	2b04      	cmp	r3, #4
 800ca04:	d106      	bne.n	800ca14 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800ca0c:	b2da      	uxtb	r2, r3
 800ca0e:	687b      	ldr	r3, [r7, #4]
 800ca10:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800ca14:	2300      	movs	r3, #0
}
 800ca16:	4618      	mov	r0, r3
 800ca18:	370c      	adds	r7, #12
 800ca1a:	46bd      	mov	sp, r7
 800ca1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca20:	4770      	bx	lr

0800ca22 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800ca22:	b580      	push	{r7, lr}
 800ca24:	b082      	sub	sp, #8
 800ca26:	af00      	add	r7, sp, #0
 800ca28:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ca30:	b2db      	uxtb	r3, r3
 800ca32:	2b03      	cmp	r3, #3
 800ca34:	d110      	bne.n	800ca58 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ca3c:	2b00      	cmp	r3, #0
 800ca3e:	d00b      	beq.n	800ca58 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ca46:	69db      	ldr	r3, [r3, #28]
 800ca48:	2b00      	cmp	r3, #0
 800ca4a:	d005      	beq.n	800ca58 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ca52:	69db      	ldr	r3, [r3, #28]
 800ca54:	6878      	ldr	r0, [r7, #4]
 800ca56:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800ca58:	2300      	movs	r3, #0
}
 800ca5a:	4618      	mov	r0, r3
 800ca5c:	3708      	adds	r7, #8
 800ca5e:	46bd      	mov	sp, r7
 800ca60:	bd80      	pop	{r7, pc}

0800ca62 <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800ca62:	b580      	push	{r7, lr}
 800ca64:	b082      	sub	sp, #8
 800ca66:	af00      	add	r7, sp, #0
 800ca68:	6078      	str	r0, [r7, #4]
 800ca6a:	460b      	mov	r3, r1
 800ca6c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	32ae      	adds	r2, #174	; 0xae
 800ca78:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ca7c:	2b00      	cmp	r3, #0
 800ca7e:	d101      	bne.n	800ca84 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800ca80:	2303      	movs	r3, #3
 800ca82:	e01c      	b.n	800cabe <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ca84:	687b      	ldr	r3, [r7, #4]
 800ca86:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ca8a:	b2db      	uxtb	r3, r3
 800ca8c:	2b03      	cmp	r3, #3
 800ca8e:	d115      	bne.n	800cabc <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	32ae      	adds	r2, #174	; 0xae
 800ca9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ca9e:	6a1b      	ldr	r3, [r3, #32]
 800caa0:	2b00      	cmp	r3, #0
 800caa2:	d00b      	beq.n	800cabc <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800caa4:	687b      	ldr	r3, [r7, #4]
 800caa6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800caaa:	687b      	ldr	r3, [r7, #4]
 800caac:	32ae      	adds	r2, #174	; 0xae
 800caae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cab2:	6a1b      	ldr	r3, [r3, #32]
 800cab4:	78fa      	ldrb	r2, [r7, #3]
 800cab6:	4611      	mov	r1, r2
 800cab8:	6878      	ldr	r0, [r7, #4]
 800caba:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800cabc:	2300      	movs	r3, #0
}
 800cabe:	4618      	mov	r0, r3
 800cac0:	3708      	adds	r7, #8
 800cac2:	46bd      	mov	sp, r7
 800cac4:	bd80      	pop	{r7, pc}

0800cac6 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800cac6:	b580      	push	{r7, lr}
 800cac8:	b082      	sub	sp, #8
 800caca:	af00      	add	r7, sp, #0
 800cacc:	6078      	str	r0, [r7, #4]
 800cace:	460b      	mov	r3, r1
 800cad0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	32ae      	adds	r2, #174	; 0xae
 800cadc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cae0:	2b00      	cmp	r3, #0
 800cae2:	d101      	bne.n	800cae8 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800cae4:	2303      	movs	r3, #3
 800cae6:	e01c      	b.n	800cb22 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cae8:	687b      	ldr	r3, [r7, #4]
 800caea:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800caee:	b2db      	uxtb	r3, r3
 800caf0:	2b03      	cmp	r3, #3
 800caf2:	d115      	bne.n	800cb20 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	32ae      	adds	r2, #174	; 0xae
 800cafe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cb02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb04:	2b00      	cmp	r3, #0
 800cb06:	d00b      	beq.n	800cb20 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	32ae      	adds	r2, #174	; 0xae
 800cb12:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cb16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb18:	78fa      	ldrb	r2, [r7, #3]
 800cb1a:	4611      	mov	r1, r2
 800cb1c:	6878      	ldr	r0, [r7, #4]
 800cb1e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800cb20:	2300      	movs	r3, #0
}
 800cb22:	4618      	mov	r0, r3
 800cb24:	3708      	adds	r7, #8
 800cb26:	46bd      	mov	sp, r7
 800cb28:	bd80      	pop	{r7, pc}

0800cb2a <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800cb2a:	b480      	push	{r7}
 800cb2c:	b083      	sub	sp, #12
 800cb2e:	af00      	add	r7, sp, #0
 800cb30:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800cb32:	2300      	movs	r3, #0
}
 800cb34:	4618      	mov	r0, r3
 800cb36:	370c      	adds	r7, #12
 800cb38:	46bd      	mov	sp, r7
 800cb3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb3e:	4770      	bx	lr

0800cb40 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800cb40:	b580      	push	{r7, lr}
 800cb42:	b084      	sub	sp, #16
 800cb44:	af00      	add	r7, sp, #0
 800cb46:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800cb48:	2300      	movs	r3, #0
 800cb4a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	2201      	movs	r2, #1
 800cb50:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cb5a:	2b00      	cmp	r3, #0
 800cb5c:	d00e      	beq.n	800cb7c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800cb5e:	687b      	ldr	r3, [r7, #4]
 800cb60:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800cb64:	685b      	ldr	r3, [r3, #4]
 800cb66:	687a      	ldr	r2, [r7, #4]
 800cb68:	6852      	ldr	r2, [r2, #4]
 800cb6a:	b2d2      	uxtb	r2, r2
 800cb6c:	4611      	mov	r1, r2
 800cb6e:	6878      	ldr	r0, [r7, #4]
 800cb70:	4798      	blx	r3
 800cb72:	4603      	mov	r3, r0
 800cb74:	2b00      	cmp	r3, #0
 800cb76:	d001      	beq.n	800cb7c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800cb78:	2303      	movs	r3, #3
 800cb7a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800cb7c:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb7e:	4618      	mov	r0, r3
 800cb80:	3710      	adds	r7, #16
 800cb82:	46bd      	mov	sp, r7
 800cb84:	bd80      	pop	{r7, pc}

0800cb86 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800cb86:	b480      	push	{r7}
 800cb88:	b083      	sub	sp, #12
 800cb8a:	af00      	add	r7, sp, #0
 800cb8c:	6078      	str	r0, [r7, #4]
 800cb8e:	460b      	mov	r3, r1
 800cb90:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800cb92:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800cb94:	4618      	mov	r0, r3
 800cb96:	370c      	adds	r7, #12
 800cb98:	46bd      	mov	sp, r7
 800cb9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb9e:	4770      	bx	lr

0800cba0 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800cba0:	b480      	push	{r7}
 800cba2:	b083      	sub	sp, #12
 800cba4:	af00      	add	r7, sp, #0
 800cba6:	6078      	str	r0, [r7, #4]
 800cba8:	460b      	mov	r3, r1
 800cbaa:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800cbac:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800cbae:	4618      	mov	r0, r3
 800cbb0:	370c      	adds	r7, #12
 800cbb2:	46bd      	mov	sp, r7
 800cbb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbb8:	4770      	bx	lr

0800cbba <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800cbba:	b580      	push	{r7, lr}
 800cbbc:	b086      	sub	sp, #24
 800cbbe:	af00      	add	r7, sp, #0
 800cbc0:	6078      	str	r0, [r7, #4]
 800cbc2:	460b      	mov	r3, r1
 800cbc4:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800cbca:	687b      	ldr	r3, [r7, #4]
 800cbcc:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800cbce:	2300      	movs	r3, #0
 800cbd0:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800cbd2:	68fb      	ldr	r3, [r7, #12]
 800cbd4:	885b      	ldrh	r3, [r3, #2]
 800cbd6:	b29a      	uxth	r2, r3
 800cbd8:	68fb      	ldr	r3, [r7, #12]
 800cbda:	781b      	ldrb	r3, [r3, #0]
 800cbdc:	b29b      	uxth	r3, r3
 800cbde:	429a      	cmp	r2, r3
 800cbe0:	d920      	bls.n	800cc24 <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	781b      	ldrb	r3, [r3, #0]
 800cbe6:	b29b      	uxth	r3, r3
 800cbe8:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800cbea:	e013      	b.n	800cc14 <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800cbec:	f107 030a 	add.w	r3, r7, #10
 800cbf0:	4619      	mov	r1, r3
 800cbf2:	6978      	ldr	r0, [r7, #20]
 800cbf4:	f000 f81b 	bl	800cc2e <USBD_GetNextDesc>
 800cbf8:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800cbfa:	697b      	ldr	r3, [r7, #20]
 800cbfc:	785b      	ldrb	r3, [r3, #1]
 800cbfe:	2b05      	cmp	r3, #5
 800cc00:	d108      	bne.n	800cc14 <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800cc02:	697b      	ldr	r3, [r7, #20]
 800cc04:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800cc06:	693b      	ldr	r3, [r7, #16]
 800cc08:	789b      	ldrb	r3, [r3, #2]
 800cc0a:	78fa      	ldrb	r2, [r7, #3]
 800cc0c:	429a      	cmp	r2, r3
 800cc0e:	d008      	beq.n	800cc22 <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800cc10:	2300      	movs	r3, #0
 800cc12:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800cc14:	68fb      	ldr	r3, [r7, #12]
 800cc16:	885b      	ldrh	r3, [r3, #2]
 800cc18:	b29a      	uxth	r2, r3
 800cc1a:	897b      	ldrh	r3, [r7, #10]
 800cc1c:	429a      	cmp	r2, r3
 800cc1e:	d8e5      	bhi.n	800cbec <USBD_GetEpDesc+0x32>
 800cc20:	e000      	b.n	800cc24 <USBD_GetEpDesc+0x6a>
          break;
 800cc22:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800cc24:	693b      	ldr	r3, [r7, #16]
}
 800cc26:	4618      	mov	r0, r3
 800cc28:	3718      	adds	r7, #24
 800cc2a:	46bd      	mov	sp, r7
 800cc2c:	bd80      	pop	{r7, pc}

0800cc2e <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800cc2e:	b480      	push	{r7}
 800cc30:	b085      	sub	sp, #20
 800cc32:	af00      	add	r7, sp, #0
 800cc34:	6078      	str	r0, [r7, #4]
 800cc36:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800cc3c:	683b      	ldr	r3, [r7, #0]
 800cc3e:	881a      	ldrh	r2, [r3, #0]
 800cc40:	68fb      	ldr	r3, [r7, #12]
 800cc42:	781b      	ldrb	r3, [r3, #0]
 800cc44:	b29b      	uxth	r3, r3
 800cc46:	4413      	add	r3, r2
 800cc48:	b29a      	uxth	r2, r3
 800cc4a:	683b      	ldr	r3, [r7, #0]
 800cc4c:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800cc4e:	68fb      	ldr	r3, [r7, #12]
 800cc50:	781b      	ldrb	r3, [r3, #0]
 800cc52:	461a      	mov	r2, r3
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	4413      	add	r3, r2
 800cc58:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800cc5a:	68fb      	ldr	r3, [r7, #12]
}
 800cc5c:	4618      	mov	r0, r3
 800cc5e:	3714      	adds	r7, #20
 800cc60:	46bd      	mov	sp, r7
 800cc62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc66:	4770      	bx	lr

0800cc68 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800cc68:	b480      	push	{r7}
 800cc6a:	b087      	sub	sp, #28
 800cc6c:	af00      	add	r7, sp, #0
 800cc6e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800cc70:	687b      	ldr	r3, [r7, #4]
 800cc72:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800cc74:	697b      	ldr	r3, [r7, #20]
 800cc76:	781b      	ldrb	r3, [r3, #0]
 800cc78:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800cc7a:	697b      	ldr	r3, [r7, #20]
 800cc7c:	3301      	adds	r3, #1
 800cc7e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800cc80:	697b      	ldr	r3, [r7, #20]
 800cc82:	781b      	ldrb	r3, [r3, #0]
 800cc84:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800cc86:	8a3b      	ldrh	r3, [r7, #16]
 800cc88:	021b      	lsls	r3, r3, #8
 800cc8a:	b21a      	sxth	r2, r3
 800cc8c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800cc90:	4313      	orrs	r3, r2
 800cc92:	b21b      	sxth	r3, r3
 800cc94:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800cc96:	89fb      	ldrh	r3, [r7, #14]
}
 800cc98:	4618      	mov	r0, r3
 800cc9a:	371c      	adds	r7, #28
 800cc9c:	46bd      	mov	sp, r7
 800cc9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cca2:	4770      	bx	lr

0800cca4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cca4:	b580      	push	{r7, lr}
 800cca6:	b084      	sub	sp, #16
 800cca8:	af00      	add	r7, sp, #0
 800ccaa:	6078      	str	r0, [r7, #4]
 800ccac:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ccae:	2300      	movs	r3, #0
 800ccb0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ccb2:	683b      	ldr	r3, [r7, #0]
 800ccb4:	781b      	ldrb	r3, [r3, #0]
 800ccb6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ccba:	2b40      	cmp	r3, #64	; 0x40
 800ccbc:	d005      	beq.n	800ccca <USBD_StdDevReq+0x26>
 800ccbe:	2b40      	cmp	r3, #64	; 0x40
 800ccc0:	d857      	bhi.n	800cd72 <USBD_StdDevReq+0xce>
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	d00f      	beq.n	800cce6 <USBD_StdDevReq+0x42>
 800ccc6:	2b20      	cmp	r3, #32
 800ccc8:	d153      	bne.n	800cd72 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ccd0:	687b      	ldr	r3, [r7, #4]
 800ccd2:	32ae      	adds	r2, #174	; 0xae
 800ccd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ccd8:	689b      	ldr	r3, [r3, #8]
 800ccda:	6839      	ldr	r1, [r7, #0]
 800ccdc:	6878      	ldr	r0, [r7, #4]
 800ccde:	4798      	blx	r3
 800cce0:	4603      	mov	r3, r0
 800cce2:	73fb      	strb	r3, [r7, #15]
      break;
 800cce4:	e04a      	b.n	800cd7c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800cce6:	683b      	ldr	r3, [r7, #0]
 800cce8:	785b      	ldrb	r3, [r3, #1]
 800ccea:	2b09      	cmp	r3, #9
 800ccec:	d83b      	bhi.n	800cd66 <USBD_StdDevReq+0xc2>
 800ccee:	a201      	add	r2, pc, #4	; (adr r2, 800ccf4 <USBD_StdDevReq+0x50>)
 800ccf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ccf4:	0800cd49 	.word	0x0800cd49
 800ccf8:	0800cd5d 	.word	0x0800cd5d
 800ccfc:	0800cd67 	.word	0x0800cd67
 800cd00:	0800cd53 	.word	0x0800cd53
 800cd04:	0800cd67 	.word	0x0800cd67
 800cd08:	0800cd27 	.word	0x0800cd27
 800cd0c:	0800cd1d 	.word	0x0800cd1d
 800cd10:	0800cd67 	.word	0x0800cd67
 800cd14:	0800cd3f 	.word	0x0800cd3f
 800cd18:	0800cd31 	.word	0x0800cd31
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800cd1c:	6839      	ldr	r1, [r7, #0]
 800cd1e:	6878      	ldr	r0, [r7, #4]
 800cd20:	f000 fa3c 	bl	800d19c <USBD_GetDescriptor>
          break;
 800cd24:	e024      	b.n	800cd70 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800cd26:	6839      	ldr	r1, [r7, #0]
 800cd28:	6878      	ldr	r0, [r7, #4]
 800cd2a:	f000 fbcb 	bl	800d4c4 <USBD_SetAddress>
          break;
 800cd2e:	e01f      	b.n	800cd70 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800cd30:	6839      	ldr	r1, [r7, #0]
 800cd32:	6878      	ldr	r0, [r7, #4]
 800cd34:	f000 fc0a 	bl	800d54c <USBD_SetConfig>
 800cd38:	4603      	mov	r3, r0
 800cd3a:	73fb      	strb	r3, [r7, #15]
          break;
 800cd3c:	e018      	b.n	800cd70 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800cd3e:	6839      	ldr	r1, [r7, #0]
 800cd40:	6878      	ldr	r0, [r7, #4]
 800cd42:	f000 fcad 	bl	800d6a0 <USBD_GetConfig>
          break;
 800cd46:	e013      	b.n	800cd70 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800cd48:	6839      	ldr	r1, [r7, #0]
 800cd4a:	6878      	ldr	r0, [r7, #4]
 800cd4c:	f000 fcde 	bl	800d70c <USBD_GetStatus>
          break;
 800cd50:	e00e      	b.n	800cd70 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800cd52:	6839      	ldr	r1, [r7, #0]
 800cd54:	6878      	ldr	r0, [r7, #4]
 800cd56:	f000 fd0d 	bl	800d774 <USBD_SetFeature>
          break;
 800cd5a:	e009      	b.n	800cd70 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800cd5c:	6839      	ldr	r1, [r7, #0]
 800cd5e:	6878      	ldr	r0, [r7, #4]
 800cd60:	f000 fd31 	bl	800d7c6 <USBD_ClrFeature>
          break;
 800cd64:	e004      	b.n	800cd70 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800cd66:	6839      	ldr	r1, [r7, #0]
 800cd68:	6878      	ldr	r0, [r7, #4]
 800cd6a:	f000 fd88 	bl	800d87e <USBD_CtlError>
          break;
 800cd6e:	bf00      	nop
      }
      break;
 800cd70:	e004      	b.n	800cd7c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800cd72:	6839      	ldr	r1, [r7, #0]
 800cd74:	6878      	ldr	r0, [r7, #4]
 800cd76:	f000 fd82 	bl	800d87e <USBD_CtlError>
      break;
 800cd7a:	bf00      	nop
  }

  return ret;
 800cd7c:	7bfb      	ldrb	r3, [r7, #15]
}
 800cd7e:	4618      	mov	r0, r3
 800cd80:	3710      	adds	r7, #16
 800cd82:	46bd      	mov	sp, r7
 800cd84:	bd80      	pop	{r7, pc}
 800cd86:	bf00      	nop

0800cd88 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cd88:	b580      	push	{r7, lr}
 800cd8a:	b084      	sub	sp, #16
 800cd8c:	af00      	add	r7, sp, #0
 800cd8e:	6078      	str	r0, [r7, #4]
 800cd90:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800cd92:	2300      	movs	r3, #0
 800cd94:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800cd96:	683b      	ldr	r3, [r7, #0]
 800cd98:	781b      	ldrb	r3, [r3, #0]
 800cd9a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800cd9e:	2b40      	cmp	r3, #64	; 0x40
 800cda0:	d005      	beq.n	800cdae <USBD_StdItfReq+0x26>
 800cda2:	2b40      	cmp	r3, #64	; 0x40
 800cda4:	d852      	bhi.n	800ce4c <USBD_StdItfReq+0xc4>
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	d001      	beq.n	800cdae <USBD_StdItfReq+0x26>
 800cdaa:	2b20      	cmp	r3, #32
 800cdac:	d14e      	bne.n	800ce4c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800cdae:	687b      	ldr	r3, [r7, #4]
 800cdb0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cdb4:	b2db      	uxtb	r3, r3
 800cdb6:	3b01      	subs	r3, #1
 800cdb8:	2b02      	cmp	r3, #2
 800cdba:	d840      	bhi.n	800ce3e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800cdbc:	683b      	ldr	r3, [r7, #0]
 800cdbe:	889b      	ldrh	r3, [r3, #4]
 800cdc0:	b2db      	uxtb	r3, r3
 800cdc2:	2b01      	cmp	r3, #1
 800cdc4:	d836      	bhi.n	800ce34 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800cdc6:	683b      	ldr	r3, [r7, #0]
 800cdc8:	889b      	ldrh	r3, [r3, #4]
 800cdca:	b2db      	uxtb	r3, r3
 800cdcc:	4619      	mov	r1, r3
 800cdce:	6878      	ldr	r0, [r7, #4]
 800cdd0:	f7ff fed9 	bl	800cb86 <USBD_CoreFindIF>
 800cdd4:	4603      	mov	r3, r0
 800cdd6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800cdd8:	7bbb      	ldrb	r3, [r7, #14]
 800cdda:	2bff      	cmp	r3, #255	; 0xff
 800cddc:	d01d      	beq.n	800ce1a <USBD_StdItfReq+0x92>
 800cdde:	7bbb      	ldrb	r3, [r7, #14]
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	d11a      	bne.n	800ce1a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800cde4:	7bba      	ldrb	r2, [r7, #14]
 800cde6:	687b      	ldr	r3, [r7, #4]
 800cde8:	32ae      	adds	r2, #174	; 0xae
 800cdea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cdee:	689b      	ldr	r3, [r3, #8]
 800cdf0:	2b00      	cmp	r3, #0
 800cdf2:	d00f      	beq.n	800ce14 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800cdf4:	7bba      	ldrb	r2, [r7, #14]
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800cdfc:	7bba      	ldrb	r2, [r7, #14]
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	32ae      	adds	r2, #174	; 0xae
 800ce02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ce06:	689b      	ldr	r3, [r3, #8]
 800ce08:	6839      	ldr	r1, [r7, #0]
 800ce0a:	6878      	ldr	r0, [r7, #4]
 800ce0c:	4798      	blx	r3
 800ce0e:	4603      	mov	r3, r0
 800ce10:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800ce12:	e004      	b.n	800ce1e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800ce14:	2303      	movs	r3, #3
 800ce16:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800ce18:	e001      	b.n	800ce1e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800ce1a:	2303      	movs	r3, #3
 800ce1c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800ce1e:	683b      	ldr	r3, [r7, #0]
 800ce20:	88db      	ldrh	r3, [r3, #6]
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	d110      	bne.n	800ce48 <USBD_StdItfReq+0xc0>
 800ce26:	7bfb      	ldrb	r3, [r7, #15]
 800ce28:	2b00      	cmp	r3, #0
 800ce2a:	d10d      	bne.n	800ce48 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800ce2c:	6878      	ldr	r0, [r7, #4]
 800ce2e:	f000 fdf1 	bl	800da14 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800ce32:	e009      	b.n	800ce48 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800ce34:	6839      	ldr	r1, [r7, #0]
 800ce36:	6878      	ldr	r0, [r7, #4]
 800ce38:	f000 fd21 	bl	800d87e <USBD_CtlError>
          break;
 800ce3c:	e004      	b.n	800ce48 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800ce3e:	6839      	ldr	r1, [r7, #0]
 800ce40:	6878      	ldr	r0, [r7, #4]
 800ce42:	f000 fd1c 	bl	800d87e <USBD_CtlError>
          break;
 800ce46:	e000      	b.n	800ce4a <USBD_StdItfReq+0xc2>
          break;
 800ce48:	bf00      	nop
      }
      break;
 800ce4a:	e004      	b.n	800ce56 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800ce4c:	6839      	ldr	r1, [r7, #0]
 800ce4e:	6878      	ldr	r0, [r7, #4]
 800ce50:	f000 fd15 	bl	800d87e <USBD_CtlError>
      break;
 800ce54:	bf00      	nop
  }

  return ret;
 800ce56:	7bfb      	ldrb	r3, [r7, #15]
}
 800ce58:	4618      	mov	r0, r3
 800ce5a:	3710      	adds	r7, #16
 800ce5c:	46bd      	mov	sp, r7
 800ce5e:	bd80      	pop	{r7, pc}

0800ce60 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ce60:	b580      	push	{r7, lr}
 800ce62:	b084      	sub	sp, #16
 800ce64:	af00      	add	r7, sp, #0
 800ce66:	6078      	str	r0, [r7, #4]
 800ce68:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800ce6a:	2300      	movs	r3, #0
 800ce6c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800ce6e:	683b      	ldr	r3, [r7, #0]
 800ce70:	889b      	ldrh	r3, [r3, #4]
 800ce72:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ce74:	683b      	ldr	r3, [r7, #0]
 800ce76:	781b      	ldrb	r3, [r3, #0]
 800ce78:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ce7c:	2b40      	cmp	r3, #64	; 0x40
 800ce7e:	d007      	beq.n	800ce90 <USBD_StdEPReq+0x30>
 800ce80:	2b40      	cmp	r3, #64	; 0x40
 800ce82:	f200 817f 	bhi.w	800d184 <USBD_StdEPReq+0x324>
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	d02a      	beq.n	800cee0 <USBD_StdEPReq+0x80>
 800ce8a:	2b20      	cmp	r3, #32
 800ce8c:	f040 817a 	bne.w	800d184 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800ce90:	7bbb      	ldrb	r3, [r7, #14]
 800ce92:	4619      	mov	r1, r3
 800ce94:	6878      	ldr	r0, [r7, #4]
 800ce96:	f7ff fe83 	bl	800cba0 <USBD_CoreFindEP>
 800ce9a:	4603      	mov	r3, r0
 800ce9c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ce9e:	7b7b      	ldrb	r3, [r7, #13]
 800cea0:	2bff      	cmp	r3, #255	; 0xff
 800cea2:	f000 8174 	beq.w	800d18e <USBD_StdEPReq+0x32e>
 800cea6:	7b7b      	ldrb	r3, [r7, #13]
 800cea8:	2b00      	cmp	r3, #0
 800ceaa:	f040 8170 	bne.w	800d18e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800ceae:	7b7a      	ldrb	r2, [r7, #13]
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800ceb6:	7b7a      	ldrb	r2, [r7, #13]
 800ceb8:	687b      	ldr	r3, [r7, #4]
 800ceba:	32ae      	adds	r2, #174	; 0xae
 800cebc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cec0:	689b      	ldr	r3, [r3, #8]
 800cec2:	2b00      	cmp	r3, #0
 800cec4:	f000 8163 	beq.w	800d18e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800cec8:	7b7a      	ldrb	r2, [r7, #13]
 800ceca:	687b      	ldr	r3, [r7, #4]
 800cecc:	32ae      	adds	r2, #174	; 0xae
 800cece:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ced2:	689b      	ldr	r3, [r3, #8]
 800ced4:	6839      	ldr	r1, [r7, #0]
 800ced6:	6878      	ldr	r0, [r7, #4]
 800ced8:	4798      	blx	r3
 800ceda:	4603      	mov	r3, r0
 800cedc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800cede:	e156      	b.n	800d18e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800cee0:	683b      	ldr	r3, [r7, #0]
 800cee2:	785b      	ldrb	r3, [r3, #1]
 800cee4:	2b03      	cmp	r3, #3
 800cee6:	d008      	beq.n	800cefa <USBD_StdEPReq+0x9a>
 800cee8:	2b03      	cmp	r3, #3
 800ceea:	f300 8145 	bgt.w	800d178 <USBD_StdEPReq+0x318>
 800ceee:	2b00      	cmp	r3, #0
 800cef0:	f000 809b 	beq.w	800d02a <USBD_StdEPReq+0x1ca>
 800cef4:	2b01      	cmp	r3, #1
 800cef6:	d03c      	beq.n	800cf72 <USBD_StdEPReq+0x112>
 800cef8:	e13e      	b.n	800d178 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cf00:	b2db      	uxtb	r3, r3
 800cf02:	2b02      	cmp	r3, #2
 800cf04:	d002      	beq.n	800cf0c <USBD_StdEPReq+0xac>
 800cf06:	2b03      	cmp	r3, #3
 800cf08:	d016      	beq.n	800cf38 <USBD_StdEPReq+0xd8>
 800cf0a:	e02c      	b.n	800cf66 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800cf0c:	7bbb      	ldrb	r3, [r7, #14]
 800cf0e:	2b00      	cmp	r3, #0
 800cf10:	d00d      	beq.n	800cf2e <USBD_StdEPReq+0xce>
 800cf12:	7bbb      	ldrb	r3, [r7, #14]
 800cf14:	2b80      	cmp	r3, #128	; 0x80
 800cf16:	d00a      	beq.n	800cf2e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800cf18:	7bbb      	ldrb	r3, [r7, #14]
 800cf1a:	4619      	mov	r1, r3
 800cf1c:	6878      	ldr	r0, [r7, #4]
 800cf1e:	f003 ff9f 	bl	8010e60 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800cf22:	2180      	movs	r1, #128	; 0x80
 800cf24:	6878      	ldr	r0, [r7, #4]
 800cf26:	f003 ff9b 	bl	8010e60 <USBD_LL_StallEP>
 800cf2a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800cf2c:	e020      	b.n	800cf70 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800cf2e:	6839      	ldr	r1, [r7, #0]
 800cf30:	6878      	ldr	r0, [r7, #4]
 800cf32:	f000 fca4 	bl	800d87e <USBD_CtlError>
              break;
 800cf36:	e01b      	b.n	800cf70 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800cf38:	683b      	ldr	r3, [r7, #0]
 800cf3a:	885b      	ldrh	r3, [r3, #2]
 800cf3c:	2b00      	cmp	r3, #0
 800cf3e:	d10e      	bne.n	800cf5e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800cf40:	7bbb      	ldrb	r3, [r7, #14]
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d00b      	beq.n	800cf5e <USBD_StdEPReq+0xfe>
 800cf46:	7bbb      	ldrb	r3, [r7, #14]
 800cf48:	2b80      	cmp	r3, #128	; 0x80
 800cf4a:	d008      	beq.n	800cf5e <USBD_StdEPReq+0xfe>
 800cf4c:	683b      	ldr	r3, [r7, #0]
 800cf4e:	88db      	ldrh	r3, [r3, #6]
 800cf50:	2b00      	cmp	r3, #0
 800cf52:	d104      	bne.n	800cf5e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800cf54:	7bbb      	ldrb	r3, [r7, #14]
 800cf56:	4619      	mov	r1, r3
 800cf58:	6878      	ldr	r0, [r7, #4]
 800cf5a:	f003 ff81 	bl	8010e60 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800cf5e:	6878      	ldr	r0, [r7, #4]
 800cf60:	f000 fd58 	bl	800da14 <USBD_CtlSendStatus>

              break;
 800cf64:	e004      	b.n	800cf70 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800cf66:	6839      	ldr	r1, [r7, #0]
 800cf68:	6878      	ldr	r0, [r7, #4]
 800cf6a:	f000 fc88 	bl	800d87e <USBD_CtlError>
              break;
 800cf6e:	bf00      	nop
          }
          break;
 800cf70:	e107      	b.n	800d182 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800cf78:	b2db      	uxtb	r3, r3
 800cf7a:	2b02      	cmp	r3, #2
 800cf7c:	d002      	beq.n	800cf84 <USBD_StdEPReq+0x124>
 800cf7e:	2b03      	cmp	r3, #3
 800cf80:	d016      	beq.n	800cfb0 <USBD_StdEPReq+0x150>
 800cf82:	e04b      	b.n	800d01c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800cf84:	7bbb      	ldrb	r3, [r7, #14]
 800cf86:	2b00      	cmp	r3, #0
 800cf88:	d00d      	beq.n	800cfa6 <USBD_StdEPReq+0x146>
 800cf8a:	7bbb      	ldrb	r3, [r7, #14]
 800cf8c:	2b80      	cmp	r3, #128	; 0x80
 800cf8e:	d00a      	beq.n	800cfa6 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800cf90:	7bbb      	ldrb	r3, [r7, #14]
 800cf92:	4619      	mov	r1, r3
 800cf94:	6878      	ldr	r0, [r7, #4]
 800cf96:	f003 ff63 	bl	8010e60 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800cf9a:	2180      	movs	r1, #128	; 0x80
 800cf9c:	6878      	ldr	r0, [r7, #4]
 800cf9e:	f003 ff5f 	bl	8010e60 <USBD_LL_StallEP>
 800cfa2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800cfa4:	e040      	b.n	800d028 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800cfa6:	6839      	ldr	r1, [r7, #0]
 800cfa8:	6878      	ldr	r0, [r7, #4]
 800cfaa:	f000 fc68 	bl	800d87e <USBD_CtlError>
              break;
 800cfae:	e03b      	b.n	800d028 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800cfb0:	683b      	ldr	r3, [r7, #0]
 800cfb2:	885b      	ldrh	r3, [r3, #2]
 800cfb4:	2b00      	cmp	r3, #0
 800cfb6:	d136      	bne.n	800d026 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800cfb8:	7bbb      	ldrb	r3, [r7, #14]
 800cfba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800cfbe:	2b00      	cmp	r3, #0
 800cfc0:	d004      	beq.n	800cfcc <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800cfc2:	7bbb      	ldrb	r3, [r7, #14]
 800cfc4:	4619      	mov	r1, r3
 800cfc6:	6878      	ldr	r0, [r7, #4]
 800cfc8:	f003 ff69 	bl	8010e9e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800cfcc:	6878      	ldr	r0, [r7, #4]
 800cfce:	f000 fd21 	bl	800da14 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800cfd2:	7bbb      	ldrb	r3, [r7, #14]
 800cfd4:	4619      	mov	r1, r3
 800cfd6:	6878      	ldr	r0, [r7, #4]
 800cfd8:	f7ff fde2 	bl	800cba0 <USBD_CoreFindEP>
 800cfdc:	4603      	mov	r3, r0
 800cfde:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800cfe0:	7b7b      	ldrb	r3, [r7, #13]
 800cfe2:	2bff      	cmp	r3, #255	; 0xff
 800cfe4:	d01f      	beq.n	800d026 <USBD_StdEPReq+0x1c6>
 800cfe6:	7b7b      	ldrb	r3, [r7, #13]
 800cfe8:	2b00      	cmp	r3, #0
 800cfea:	d11c      	bne.n	800d026 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800cfec:	7b7a      	ldrb	r2, [r7, #13]
 800cfee:	687b      	ldr	r3, [r7, #4]
 800cff0:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800cff4:	7b7a      	ldrb	r2, [r7, #13]
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	32ae      	adds	r2, #174	; 0xae
 800cffa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800cffe:	689b      	ldr	r3, [r3, #8]
 800d000:	2b00      	cmp	r3, #0
 800d002:	d010      	beq.n	800d026 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800d004:	7b7a      	ldrb	r2, [r7, #13]
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	32ae      	adds	r2, #174	; 0xae
 800d00a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d00e:	689b      	ldr	r3, [r3, #8]
 800d010:	6839      	ldr	r1, [r7, #0]
 800d012:	6878      	ldr	r0, [r7, #4]
 800d014:	4798      	blx	r3
 800d016:	4603      	mov	r3, r0
 800d018:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800d01a:	e004      	b.n	800d026 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800d01c:	6839      	ldr	r1, [r7, #0]
 800d01e:	6878      	ldr	r0, [r7, #4]
 800d020:	f000 fc2d 	bl	800d87e <USBD_CtlError>
              break;
 800d024:	e000      	b.n	800d028 <USBD_StdEPReq+0x1c8>
              break;
 800d026:	bf00      	nop
          }
          break;
 800d028:	e0ab      	b.n	800d182 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d030:	b2db      	uxtb	r3, r3
 800d032:	2b02      	cmp	r3, #2
 800d034:	d002      	beq.n	800d03c <USBD_StdEPReq+0x1dc>
 800d036:	2b03      	cmp	r3, #3
 800d038:	d032      	beq.n	800d0a0 <USBD_StdEPReq+0x240>
 800d03a:	e097      	b.n	800d16c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800d03c:	7bbb      	ldrb	r3, [r7, #14]
 800d03e:	2b00      	cmp	r3, #0
 800d040:	d007      	beq.n	800d052 <USBD_StdEPReq+0x1f2>
 800d042:	7bbb      	ldrb	r3, [r7, #14]
 800d044:	2b80      	cmp	r3, #128	; 0x80
 800d046:	d004      	beq.n	800d052 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800d048:	6839      	ldr	r1, [r7, #0]
 800d04a:	6878      	ldr	r0, [r7, #4]
 800d04c:	f000 fc17 	bl	800d87e <USBD_CtlError>
                break;
 800d050:	e091      	b.n	800d176 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d052:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d056:	2b00      	cmp	r3, #0
 800d058:	da0b      	bge.n	800d072 <USBD_StdEPReq+0x212>
 800d05a:	7bbb      	ldrb	r3, [r7, #14]
 800d05c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d060:	4613      	mov	r3, r2
 800d062:	009b      	lsls	r3, r3, #2
 800d064:	4413      	add	r3, r2
 800d066:	009b      	lsls	r3, r3, #2
 800d068:	3310      	adds	r3, #16
 800d06a:	687a      	ldr	r2, [r7, #4]
 800d06c:	4413      	add	r3, r2
 800d06e:	3304      	adds	r3, #4
 800d070:	e00b      	b.n	800d08a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d072:	7bbb      	ldrb	r3, [r7, #14]
 800d074:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d078:	4613      	mov	r3, r2
 800d07a:	009b      	lsls	r3, r3, #2
 800d07c:	4413      	add	r3, r2
 800d07e:	009b      	lsls	r3, r3, #2
 800d080:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800d084:	687a      	ldr	r2, [r7, #4]
 800d086:	4413      	add	r3, r2
 800d088:	3304      	adds	r3, #4
 800d08a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800d08c:	68bb      	ldr	r3, [r7, #8]
 800d08e:	2200      	movs	r2, #0
 800d090:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d092:	68bb      	ldr	r3, [r7, #8]
 800d094:	2202      	movs	r2, #2
 800d096:	4619      	mov	r1, r3
 800d098:	6878      	ldr	r0, [r7, #4]
 800d09a:	f000 fc61 	bl	800d960 <USBD_CtlSendData>
              break;
 800d09e:	e06a      	b.n	800d176 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800d0a0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d0a4:	2b00      	cmp	r3, #0
 800d0a6:	da11      	bge.n	800d0cc <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800d0a8:	7bbb      	ldrb	r3, [r7, #14]
 800d0aa:	f003 020f 	and.w	r2, r3, #15
 800d0ae:	6879      	ldr	r1, [r7, #4]
 800d0b0:	4613      	mov	r3, r2
 800d0b2:	009b      	lsls	r3, r3, #2
 800d0b4:	4413      	add	r3, r2
 800d0b6:	009b      	lsls	r3, r3, #2
 800d0b8:	440b      	add	r3, r1
 800d0ba:	3324      	adds	r3, #36	; 0x24
 800d0bc:	881b      	ldrh	r3, [r3, #0]
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	d117      	bne.n	800d0f2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800d0c2:	6839      	ldr	r1, [r7, #0]
 800d0c4:	6878      	ldr	r0, [r7, #4]
 800d0c6:	f000 fbda 	bl	800d87e <USBD_CtlError>
                  break;
 800d0ca:	e054      	b.n	800d176 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800d0cc:	7bbb      	ldrb	r3, [r7, #14]
 800d0ce:	f003 020f 	and.w	r2, r3, #15
 800d0d2:	6879      	ldr	r1, [r7, #4]
 800d0d4:	4613      	mov	r3, r2
 800d0d6:	009b      	lsls	r3, r3, #2
 800d0d8:	4413      	add	r3, r2
 800d0da:	009b      	lsls	r3, r3, #2
 800d0dc:	440b      	add	r3, r1
 800d0de:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800d0e2:	881b      	ldrh	r3, [r3, #0]
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	d104      	bne.n	800d0f2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800d0e8:	6839      	ldr	r1, [r7, #0]
 800d0ea:	6878      	ldr	r0, [r7, #4]
 800d0ec:	f000 fbc7 	bl	800d87e <USBD_CtlError>
                  break;
 800d0f0:	e041      	b.n	800d176 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d0f2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d0f6:	2b00      	cmp	r3, #0
 800d0f8:	da0b      	bge.n	800d112 <USBD_StdEPReq+0x2b2>
 800d0fa:	7bbb      	ldrb	r3, [r7, #14]
 800d0fc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800d100:	4613      	mov	r3, r2
 800d102:	009b      	lsls	r3, r3, #2
 800d104:	4413      	add	r3, r2
 800d106:	009b      	lsls	r3, r3, #2
 800d108:	3310      	adds	r3, #16
 800d10a:	687a      	ldr	r2, [r7, #4]
 800d10c:	4413      	add	r3, r2
 800d10e:	3304      	adds	r3, #4
 800d110:	e00b      	b.n	800d12a <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800d112:	7bbb      	ldrb	r3, [r7, #14]
 800d114:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800d118:	4613      	mov	r3, r2
 800d11a:	009b      	lsls	r3, r3, #2
 800d11c:	4413      	add	r3, r2
 800d11e:	009b      	lsls	r3, r3, #2
 800d120:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800d124:	687a      	ldr	r2, [r7, #4]
 800d126:	4413      	add	r3, r2
 800d128:	3304      	adds	r3, #4
 800d12a:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800d12c:	7bbb      	ldrb	r3, [r7, #14]
 800d12e:	2b00      	cmp	r3, #0
 800d130:	d002      	beq.n	800d138 <USBD_StdEPReq+0x2d8>
 800d132:	7bbb      	ldrb	r3, [r7, #14]
 800d134:	2b80      	cmp	r3, #128	; 0x80
 800d136:	d103      	bne.n	800d140 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800d138:	68bb      	ldr	r3, [r7, #8]
 800d13a:	2200      	movs	r2, #0
 800d13c:	601a      	str	r2, [r3, #0]
 800d13e:	e00e      	b.n	800d15e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800d140:	7bbb      	ldrb	r3, [r7, #14]
 800d142:	4619      	mov	r1, r3
 800d144:	6878      	ldr	r0, [r7, #4]
 800d146:	f003 fec9 	bl	8010edc <USBD_LL_IsStallEP>
 800d14a:	4603      	mov	r3, r0
 800d14c:	2b00      	cmp	r3, #0
 800d14e:	d003      	beq.n	800d158 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800d150:	68bb      	ldr	r3, [r7, #8]
 800d152:	2201      	movs	r2, #1
 800d154:	601a      	str	r2, [r3, #0]
 800d156:	e002      	b.n	800d15e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800d158:	68bb      	ldr	r3, [r7, #8]
 800d15a:	2200      	movs	r2, #0
 800d15c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800d15e:	68bb      	ldr	r3, [r7, #8]
 800d160:	2202      	movs	r2, #2
 800d162:	4619      	mov	r1, r3
 800d164:	6878      	ldr	r0, [r7, #4]
 800d166:	f000 fbfb 	bl	800d960 <USBD_CtlSendData>
              break;
 800d16a:	e004      	b.n	800d176 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800d16c:	6839      	ldr	r1, [r7, #0]
 800d16e:	6878      	ldr	r0, [r7, #4]
 800d170:	f000 fb85 	bl	800d87e <USBD_CtlError>
              break;
 800d174:	bf00      	nop
          }
          break;
 800d176:	e004      	b.n	800d182 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800d178:	6839      	ldr	r1, [r7, #0]
 800d17a:	6878      	ldr	r0, [r7, #4]
 800d17c:	f000 fb7f 	bl	800d87e <USBD_CtlError>
          break;
 800d180:	bf00      	nop
      }
      break;
 800d182:	e005      	b.n	800d190 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800d184:	6839      	ldr	r1, [r7, #0]
 800d186:	6878      	ldr	r0, [r7, #4]
 800d188:	f000 fb79 	bl	800d87e <USBD_CtlError>
      break;
 800d18c:	e000      	b.n	800d190 <USBD_StdEPReq+0x330>
      break;
 800d18e:	bf00      	nop
  }

  return ret;
 800d190:	7bfb      	ldrb	r3, [r7, #15]
}
 800d192:	4618      	mov	r0, r3
 800d194:	3710      	adds	r7, #16
 800d196:	46bd      	mov	sp, r7
 800d198:	bd80      	pop	{r7, pc}
	...

0800d19c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d19c:	b580      	push	{r7, lr}
 800d19e:	b084      	sub	sp, #16
 800d1a0:	af00      	add	r7, sp, #0
 800d1a2:	6078      	str	r0, [r7, #4]
 800d1a4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800d1a6:	2300      	movs	r3, #0
 800d1a8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800d1aa:	2300      	movs	r3, #0
 800d1ac:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800d1ae:	2300      	movs	r3, #0
 800d1b0:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800d1b2:	683b      	ldr	r3, [r7, #0]
 800d1b4:	885b      	ldrh	r3, [r3, #2]
 800d1b6:	0a1b      	lsrs	r3, r3, #8
 800d1b8:	b29b      	uxth	r3, r3
 800d1ba:	3b01      	subs	r3, #1
 800d1bc:	2b0e      	cmp	r3, #14
 800d1be:	f200 8152 	bhi.w	800d466 <USBD_GetDescriptor+0x2ca>
 800d1c2:	a201      	add	r2, pc, #4	; (adr r2, 800d1c8 <USBD_GetDescriptor+0x2c>)
 800d1c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d1c8:	0800d239 	.word	0x0800d239
 800d1cc:	0800d251 	.word	0x0800d251
 800d1d0:	0800d291 	.word	0x0800d291
 800d1d4:	0800d467 	.word	0x0800d467
 800d1d8:	0800d467 	.word	0x0800d467
 800d1dc:	0800d407 	.word	0x0800d407
 800d1e0:	0800d433 	.word	0x0800d433
 800d1e4:	0800d467 	.word	0x0800d467
 800d1e8:	0800d467 	.word	0x0800d467
 800d1ec:	0800d467 	.word	0x0800d467
 800d1f0:	0800d467 	.word	0x0800d467
 800d1f4:	0800d467 	.word	0x0800d467
 800d1f8:	0800d467 	.word	0x0800d467
 800d1fc:	0800d467 	.word	0x0800d467
 800d200:	0800d205 	.word	0x0800d205
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d20a:	69db      	ldr	r3, [r3, #28]
 800d20c:	2b00      	cmp	r3, #0
 800d20e:	d00b      	beq.n	800d228 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800d210:	687b      	ldr	r3, [r7, #4]
 800d212:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d216:	69db      	ldr	r3, [r3, #28]
 800d218:	687a      	ldr	r2, [r7, #4]
 800d21a:	7c12      	ldrb	r2, [r2, #16]
 800d21c:	f107 0108 	add.w	r1, r7, #8
 800d220:	4610      	mov	r0, r2
 800d222:	4798      	blx	r3
 800d224:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d226:	e126      	b.n	800d476 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800d228:	6839      	ldr	r1, [r7, #0]
 800d22a:	6878      	ldr	r0, [r7, #4]
 800d22c:	f000 fb27 	bl	800d87e <USBD_CtlError>
        err++;
 800d230:	7afb      	ldrb	r3, [r7, #11]
 800d232:	3301      	adds	r3, #1
 800d234:	72fb      	strb	r3, [r7, #11]
      break;
 800d236:	e11e      	b.n	800d476 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d23e:	681b      	ldr	r3, [r3, #0]
 800d240:	687a      	ldr	r2, [r7, #4]
 800d242:	7c12      	ldrb	r2, [r2, #16]
 800d244:	f107 0108 	add.w	r1, r7, #8
 800d248:	4610      	mov	r0, r2
 800d24a:	4798      	blx	r3
 800d24c:	60f8      	str	r0, [r7, #12]
      break;
 800d24e:	e112      	b.n	800d476 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d250:	687b      	ldr	r3, [r7, #4]
 800d252:	7c1b      	ldrb	r3, [r3, #16]
 800d254:	2b00      	cmp	r3, #0
 800d256:	d10d      	bne.n	800d274 <USBD_GetDescriptor+0xd8>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800d258:	687b      	ldr	r3, [r7, #4]
 800d25a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d25e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d260:	f107 0208 	add.w	r2, r7, #8
 800d264:	4610      	mov	r0, r2
 800d266:	4798      	blx	r3
 800d268:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d26a:	68fb      	ldr	r3, [r7, #12]
 800d26c:	3301      	adds	r3, #1
 800d26e:	2202      	movs	r2, #2
 800d270:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800d272:	e100      	b.n	800d476 <USBD_GetDescriptor+0x2da>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d27a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d27c:	f107 0208 	add.w	r2, r7, #8
 800d280:	4610      	mov	r0, r2
 800d282:	4798      	blx	r3
 800d284:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800d286:	68fb      	ldr	r3, [r7, #12]
 800d288:	3301      	adds	r3, #1
 800d28a:	2202      	movs	r2, #2
 800d28c:	701a      	strb	r2, [r3, #0]
      break;
 800d28e:	e0f2      	b.n	800d476 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800d290:	683b      	ldr	r3, [r7, #0]
 800d292:	885b      	ldrh	r3, [r3, #2]
 800d294:	b2db      	uxtb	r3, r3
 800d296:	2b05      	cmp	r3, #5
 800d298:	f200 80ac 	bhi.w	800d3f4 <USBD_GetDescriptor+0x258>
 800d29c:	a201      	add	r2, pc, #4	; (adr r2, 800d2a4 <USBD_GetDescriptor+0x108>)
 800d29e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d2a2:	bf00      	nop
 800d2a4:	0800d2bd 	.word	0x0800d2bd
 800d2a8:	0800d2f1 	.word	0x0800d2f1
 800d2ac:	0800d325 	.word	0x0800d325
 800d2b0:	0800d359 	.word	0x0800d359
 800d2b4:	0800d38d 	.word	0x0800d38d
 800d2b8:	0800d3c1 	.word	0x0800d3c1
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800d2bc:	687b      	ldr	r3, [r7, #4]
 800d2be:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d2c2:	685b      	ldr	r3, [r3, #4]
 800d2c4:	2b00      	cmp	r3, #0
 800d2c6:	d00b      	beq.n	800d2e0 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d2ce:	685b      	ldr	r3, [r3, #4]
 800d2d0:	687a      	ldr	r2, [r7, #4]
 800d2d2:	7c12      	ldrb	r2, [r2, #16]
 800d2d4:	f107 0108 	add.w	r1, r7, #8
 800d2d8:	4610      	mov	r0, r2
 800d2da:	4798      	blx	r3
 800d2dc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d2de:	e091      	b.n	800d404 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d2e0:	6839      	ldr	r1, [r7, #0]
 800d2e2:	6878      	ldr	r0, [r7, #4]
 800d2e4:	f000 facb 	bl	800d87e <USBD_CtlError>
            err++;
 800d2e8:	7afb      	ldrb	r3, [r7, #11]
 800d2ea:	3301      	adds	r3, #1
 800d2ec:	72fb      	strb	r3, [r7, #11]
          break;
 800d2ee:	e089      	b.n	800d404 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800d2f0:	687b      	ldr	r3, [r7, #4]
 800d2f2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d2f6:	689b      	ldr	r3, [r3, #8]
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	d00b      	beq.n	800d314 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800d2fc:	687b      	ldr	r3, [r7, #4]
 800d2fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d302:	689b      	ldr	r3, [r3, #8]
 800d304:	687a      	ldr	r2, [r7, #4]
 800d306:	7c12      	ldrb	r2, [r2, #16]
 800d308:	f107 0108 	add.w	r1, r7, #8
 800d30c:	4610      	mov	r0, r2
 800d30e:	4798      	blx	r3
 800d310:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d312:	e077      	b.n	800d404 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d314:	6839      	ldr	r1, [r7, #0]
 800d316:	6878      	ldr	r0, [r7, #4]
 800d318:	f000 fab1 	bl	800d87e <USBD_CtlError>
            err++;
 800d31c:	7afb      	ldrb	r3, [r7, #11]
 800d31e:	3301      	adds	r3, #1
 800d320:	72fb      	strb	r3, [r7, #11]
          break;
 800d322:	e06f      	b.n	800d404 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800d324:	687b      	ldr	r3, [r7, #4]
 800d326:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d32a:	68db      	ldr	r3, [r3, #12]
 800d32c:	2b00      	cmp	r3, #0
 800d32e:	d00b      	beq.n	800d348 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d336:	68db      	ldr	r3, [r3, #12]
 800d338:	687a      	ldr	r2, [r7, #4]
 800d33a:	7c12      	ldrb	r2, [r2, #16]
 800d33c:	f107 0108 	add.w	r1, r7, #8
 800d340:	4610      	mov	r0, r2
 800d342:	4798      	blx	r3
 800d344:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d346:	e05d      	b.n	800d404 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d348:	6839      	ldr	r1, [r7, #0]
 800d34a:	6878      	ldr	r0, [r7, #4]
 800d34c:	f000 fa97 	bl	800d87e <USBD_CtlError>
            err++;
 800d350:	7afb      	ldrb	r3, [r7, #11]
 800d352:	3301      	adds	r3, #1
 800d354:	72fb      	strb	r3, [r7, #11]
          break;
 800d356:	e055      	b.n	800d404 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d35e:	691b      	ldr	r3, [r3, #16]
 800d360:	2b00      	cmp	r3, #0
 800d362:	d00b      	beq.n	800d37c <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800d364:	687b      	ldr	r3, [r7, #4]
 800d366:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d36a:	691b      	ldr	r3, [r3, #16]
 800d36c:	687a      	ldr	r2, [r7, #4]
 800d36e:	7c12      	ldrb	r2, [r2, #16]
 800d370:	f107 0108 	add.w	r1, r7, #8
 800d374:	4610      	mov	r0, r2
 800d376:	4798      	blx	r3
 800d378:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d37a:	e043      	b.n	800d404 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d37c:	6839      	ldr	r1, [r7, #0]
 800d37e:	6878      	ldr	r0, [r7, #4]
 800d380:	f000 fa7d 	bl	800d87e <USBD_CtlError>
            err++;
 800d384:	7afb      	ldrb	r3, [r7, #11]
 800d386:	3301      	adds	r3, #1
 800d388:	72fb      	strb	r3, [r7, #11]
          break;
 800d38a:	e03b      	b.n	800d404 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800d38c:	687b      	ldr	r3, [r7, #4]
 800d38e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d392:	695b      	ldr	r3, [r3, #20]
 800d394:	2b00      	cmp	r3, #0
 800d396:	d00b      	beq.n	800d3b0 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800d398:	687b      	ldr	r3, [r7, #4]
 800d39a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d39e:	695b      	ldr	r3, [r3, #20]
 800d3a0:	687a      	ldr	r2, [r7, #4]
 800d3a2:	7c12      	ldrb	r2, [r2, #16]
 800d3a4:	f107 0108 	add.w	r1, r7, #8
 800d3a8:	4610      	mov	r0, r2
 800d3aa:	4798      	blx	r3
 800d3ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d3ae:	e029      	b.n	800d404 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d3b0:	6839      	ldr	r1, [r7, #0]
 800d3b2:	6878      	ldr	r0, [r7, #4]
 800d3b4:	f000 fa63 	bl	800d87e <USBD_CtlError>
            err++;
 800d3b8:	7afb      	ldrb	r3, [r7, #11]
 800d3ba:	3301      	adds	r3, #1
 800d3bc:	72fb      	strb	r3, [r7, #11]
          break;
 800d3be:	e021      	b.n	800d404 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d3c6:	699b      	ldr	r3, [r3, #24]
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d00b      	beq.n	800d3e4 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800d3cc:	687b      	ldr	r3, [r7, #4]
 800d3ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800d3d2:	699b      	ldr	r3, [r3, #24]
 800d3d4:	687a      	ldr	r2, [r7, #4]
 800d3d6:	7c12      	ldrb	r2, [r2, #16]
 800d3d8:	f107 0108 	add.w	r1, r7, #8
 800d3dc:	4610      	mov	r0, r2
 800d3de:	4798      	blx	r3
 800d3e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800d3e2:	e00f      	b.n	800d404 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800d3e4:	6839      	ldr	r1, [r7, #0]
 800d3e6:	6878      	ldr	r0, [r7, #4]
 800d3e8:	f000 fa49 	bl	800d87e <USBD_CtlError>
            err++;
 800d3ec:	7afb      	ldrb	r3, [r7, #11]
 800d3ee:	3301      	adds	r3, #1
 800d3f0:	72fb      	strb	r3, [r7, #11]
          break;
 800d3f2:	e007      	b.n	800d404 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800d3f4:	6839      	ldr	r1, [r7, #0]
 800d3f6:	6878      	ldr	r0, [r7, #4]
 800d3f8:	f000 fa41 	bl	800d87e <USBD_CtlError>
          err++;
 800d3fc:	7afb      	ldrb	r3, [r7, #11]
 800d3fe:	3301      	adds	r3, #1
 800d400:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800d402:	bf00      	nop
      }
      break;
 800d404:	e037      	b.n	800d476 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	7c1b      	ldrb	r3, [r3, #16]
 800d40a:	2b00      	cmp	r3, #0
 800d40c:	d109      	bne.n	800d422 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d414:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d416:	f107 0208 	add.w	r2, r7, #8
 800d41a:	4610      	mov	r0, r2
 800d41c:	4798      	blx	r3
 800d41e:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d420:	e029      	b.n	800d476 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800d422:	6839      	ldr	r1, [r7, #0]
 800d424:	6878      	ldr	r0, [r7, #4]
 800d426:	f000 fa2a 	bl	800d87e <USBD_CtlError>
        err++;
 800d42a:	7afb      	ldrb	r3, [r7, #11]
 800d42c:	3301      	adds	r3, #1
 800d42e:	72fb      	strb	r3, [r7, #11]
      break;
 800d430:	e021      	b.n	800d476 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	7c1b      	ldrb	r3, [r3, #16]
 800d436:	2b00      	cmp	r3, #0
 800d438:	d10d      	bne.n	800d456 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800d43a:	687b      	ldr	r3, [r7, #4]
 800d43c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800d440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d442:	f107 0208 	add.w	r2, r7, #8
 800d446:	4610      	mov	r0, r2
 800d448:	4798      	blx	r3
 800d44a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800d44c:	68fb      	ldr	r3, [r7, #12]
 800d44e:	3301      	adds	r3, #1
 800d450:	2207      	movs	r2, #7
 800d452:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800d454:	e00f      	b.n	800d476 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800d456:	6839      	ldr	r1, [r7, #0]
 800d458:	6878      	ldr	r0, [r7, #4]
 800d45a:	f000 fa10 	bl	800d87e <USBD_CtlError>
        err++;
 800d45e:	7afb      	ldrb	r3, [r7, #11]
 800d460:	3301      	adds	r3, #1
 800d462:	72fb      	strb	r3, [r7, #11]
      break;
 800d464:	e007      	b.n	800d476 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800d466:	6839      	ldr	r1, [r7, #0]
 800d468:	6878      	ldr	r0, [r7, #4]
 800d46a:	f000 fa08 	bl	800d87e <USBD_CtlError>
      err++;
 800d46e:	7afb      	ldrb	r3, [r7, #11]
 800d470:	3301      	adds	r3, #1
 800d472:	72fb      	strb	r3, [r7, #11]
      break;
 800d474:	bf00      	nop
  }

  if (err != 0U)
 800d476:	7afb      	ldrb	r3, [r7, #11]
 800d478:	2b00      	cmp	r3, #0
 800d47a:	d11e      	bne.n	800d4ba <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800d47c:	683b      	ldr	r3, [r7, #0]
 800d47e:	88db      	ldrh	r3, [r3, #6]
 800d480:	2b00      	cmp	r3, #0
 800d482:	d016      	beq.n	800d4b2 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800d484:	893b      	ldrh	r3, [r7, #8]
 800d486:	2b00      	cmp	r3, #0
 800d488:	d00e      	beq.n	800d4a8 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800d48a:	683b      	ldr	r3, [r7, #0]
 800d48c:	88da      	ldrh	r2, [r3, #6]
 800d48e:	893b      	ldrh	r3, [r7, #8]
 800d490:	4293      	cmp	r3, r2
 800d492:	bf28      	it	cs
 800d494:	4613      	movcs	r3, r2
 800d496:	b29b      	uxth	r3, r3
 800d498:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800d49a:	893b      	ldrh	r3, [r7, #8]
 800d49c:	461a      	mov	r2, r3
 800d49e:	68f9      	ldr	r1, [r7, #12]
 800d4a0:	6878      	ldr	r0, [r7, #4]
 800d4a2:	f000 fa5d 	bl	800d960 <USBD_CtlSendData>
 800d4a6:	e009      	b.n	800d4bc <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800d4a8:	6839      	ldr	r1, [r7, #0]
 800d4aa:	6878      	ldr	r0, [r7, #4]
 800d4ac:	f000 f9e7 	bl	800d87e <USBD_CtlError>
 800d4b0:	e004      	b.n	800d4bc <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800d4b2:	6878      	ldr	r0, [r7, #4]
 800d4b4:	f000 faae 	bl	800da14 <USBD_CtlSendStatus>
 800d4b8:	e000      	b.n	800d4bc <USBD_GetDescriptor+0x320>
    return;
 800d4ba:	bf00      	nop
  }
}
 800d4bc:	3710      	adds	r7, #16
 800d4be:	46bd      	mov	sp, r7
 800d4c0:	bd80      	pop	{r7, pc}
 800d4c2:	bf00      	nop

0800d4c4 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d4c4:	b580      	push	{r7, lr}
 800d4c6:	b084      	sub	sp, #16
 800d4c8:	af00      	add	r7, sp, #0
 800d4ca:	6078      	str	r0, [r7, #4]
 800d4cc:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800d4ce:	683b      	ldr	r3, [r7, #0]
 800d4d0:	889b      	ldrh	r3, [r3, #4]
 800d4d2:	2b00      	cmp	r3, #0
 800d4d4:	d131      	bne.n	800d53a <USBD_SetAddress+0x76>
 800d4d6:	683b      	ldr	r3, [r7, #0]
 800d4d8:	88db      	ldrh	r3, [r3, #6]
 800d4da:	2b00      	cmp	r3, #0
 800d4dc:	d12d      	bne.n	800d53a <USBD_SetAddress+0x76>
 800d4de:	683b      	ldr	r3, [r7, #0]
 800d4e0:	885b      	ldrh	r3, [r3, #2]
 800d4e2:	2b7f      	cmp	r3, #127	; 0x7f
 800d4e4:	d829      	bhi.n	800d53a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800d4e6:	683b      	ldr	r3, [r7, #0]
 800d4e8:	885b      	ldrh	r3, [r3, #2]
 800d4ea:	b2db      	uxtb	r3, r3
 800d4ec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d4f0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d4f2:	687b      	ldr	r3, [r7, #4]
 800d4f4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d4f8:	b2db      	uxtb	r3, r3
 800d4fa:	2b03      	cmp	r3, #3
 800d4fc:	d104      	bne.n	800d508 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800d4fe:	6839      	ldr	r1, [r7, #0]
 800d500:	6878      	ldr	r0, [r7, #4]
 800d502:	f000 f9bc 	bl	800d87e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d506:	e01d      	b.n	800d544 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	7bfa      	ldrb	r2, [r7, #15]
 800d50c:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800d510:	7bfb      	ldrb	r3, [r7, #15]
 800d512:	4619      	mov	r1, r3
 800d514:	6878      	ldr	r0, [r7, #4]
 800d516:	f003 fd0d 	bl	8010f34 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800d51a:	6878      	ldr	r0, [r7, #4]
 800d51c:	f000 fa7a 	bl	800da14 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800d520:	7bfb      	ldrb	r3, [r7, #15]
 800d522:	2b00      	cmp	r3, #0
 800d524:	d004      	beq.n	800d530 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	2202      	movs	r2, #2
 800d52a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d52e:	e009      	b.n	800d544 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800d530:	687b      	ldr	r3, [r7, #4]
 800d532:	2201      	movs	r2, #1
 800d534:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d538:	e004      	b.n	800d544 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800d53a:	6839      	ldr	r1, [r7, #0]
 800d53c:	6878      	ldr	r0, [r7, #4]
 800d53e:	f000 f99e 	bl	800d87e <USBD_CtlError>
  }
}
 800d542:	bf00      	nop
 800d544:	bf00      	nop
 800d546:	3710      	adds	r7, #16
 800d548:	46bd      	mov	sp, r7
 800d54a:	bd80      	pop	{r7, pc}

0800d54c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d54c:	b580      	push	{r7, lr}
 800d54e:	b084      	sub	sp, #16
 800d550:	af00      	add	r7, sp, #0
 800d552:	6078      	str	r0, [r7, #4]
 800d554:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800d556:	2300      	movs	r3, #0
 800d558:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800d55a:	683b      	ldr	r3, [r7, #0]
 800d55c:	885b      	ldrh	r3, [r3, #2]
 800d55e:	b2da      	uxtb	r2, r3
 800d560:	4b4e      	ldr	r3, [pc, #312]	; (800d69c <USBD_SetConfig+0x150>)
 800d562:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800d564:	4b4d      	ldr	r3, [pc, #308]	; (800d69c <USBD_SetConfig+0x150>)
 800d566:	781b      	ldrb	r3, [r3, #0]
 800d568:	2b01      	cmp	r3, #1
 800d56a:	d905      	bls.n	800d578 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800d56c:	6839      	ldr	r1, [r7, #0]
 800d56e:	6878      	ldr	r0, [r7, #4]
 800d570:	f000 f985 	bl	800d87e <USBD_CtlError>
    return USBD_FAIL;
 800d574:	2303      	movs	r3, #3
 800d576:	e08c      	b.n	800d692 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800d578:	687b      	ldr	r3, [r7, #4]
 800d57a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d57e:	b2db      	uxtb	r3, r3
 800d580:	2b02      	cmp	r3, #2
 800d582:	d002      	beq.n	800d58a <USBD_SetConfig+0x3e>
 800d584:	2b03      	cmp	r3, #3
 800d586:	d029      	beq.n	800d5dc <USBD_SetConfig+0x90>
 800d588:	e075      	b.n	800d676 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800d58a:	4b44      	ldr	r3, [pc, #272]	; (800d69c <USBD_SetConfig+0x150>)
 800d58c:	781b      	ldrb	r3, [r3, #0]
 800d58e:	2b00      	cmp	r3, #0
 800d590:	d020      	beq.n	800d5d4 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800d592:	4b42      	ldr	r3, [pc, #264]	; (800d69c <USBD_SetConfig+0x150>)
 800d594:	781b      	ldrb	r3, [r3, #0]
 800d596:	461a      	mov	r2, r3
 800d598:	687b      	ldr	r3, [r7, #4]
 800d59a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800d59c:	4b3f      	ldr	r3, [pc, #252]	; (800d69c <USBD_SetConfig+0x150>)
 800d59e:	781b      	ldrb	r3, [r3, #0]
 800d5a0:	4619      	mov	r1, r3
 800d5a2:	6878      	ldr	r0, [r7, #4]
 800d5a4:	f7fe ffbd 	bl	800c522 <USBD_SetClassConfig>
 800d5a8:	4603      	mov	r3, r0
 800d5aa:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800d5ac:	7bfb      	ldrb	r3, [r7, #15]
 800d5ae:	2b00      	cmp	r3, #0
 800d5b0:	d008      	beq.n	800d5c4 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800d5b2:	6839      	ldr	r1, [r7, #0]
 800d5b4:	6878      	ldr	r0, [r7, #4]
 800d5b6:	f000 f962 	bl	800d87e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	2202      	movs	r2, #2
 800d5be:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800d5c2:	e065      	b.n	800d690 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800d5c4:	6878      	ldr	r0, [r7, #4]
 800d5c6:	f000 fa25 	bl	800da14 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	2203      	movs	r2, #3
 800d5ce:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800d5d2:	e05d      	b.n	800d690 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800d5d4:	6878      	ldr	r0, [r7, #4]
 800d5d6:	f000 fa1d 	bl	800da14 <USBD_CtlSendStatus>
      break;
 800d5da:	e059      	b.n	800d690 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800d5dc:	4b2f      	ldr	r3, [pc, #188]	; (800d69c <USBD_SetConfig+0x150>)
 800d5de:	781b      	ldrb	r3, [r3, #0]
 800d5e0:	2b00      	cmp	r3, #0
 800d5e2:	d112      	bne.n	800d60a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	2202      	movs	r2, #2
 800d5e8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800d5ec:	4b2b      	ldr	r3, [pc, #172]	; (800d69c <USBD_SetConfig+0x150>)
 800d5ee:	781b      	ldrb	r3, [r3, #0]
 800d5f0:	461a      	mov	r2, r3
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d5f6:	4b29      	ldr	r3, [pc, #164]	; (800d69c <USBD_SetConfig+0x150>)
 800d5f8:	781b      	ldrb	r3, [r3, #0]
 800d5fa:	4619      	mov	r1, r3
 800d5fc:	6878      	ldr	r0, [r7, #4]
 800d5fe:	f7fe ffac 	bl	800c55a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800d602:	6878      	ldr	r0, [r7, #4]
 800d604:	f000 fa06 	bl	800da14 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800d608:	e042      	b.n	800d690 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800d60a:	4b24      	ldr	r3, [pc, #144]	; (800d69c <USBD_SetConfig+0x150>)
 800d60c:	781b      	ldrb	r3, [r3, #0]
 800d60e:	461a      	mov	r2, r3
 800d610:	687b      	ldr	r3, [r7, #4]
 800d612:	685b      	ldr	r3, [r3, #4]
 800d614:	429a      	cmp	r2, r3
 800d616:	d02a      	beq.n	800d66e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	685b      	ldr	r3, [r3, #4]
 800d61c:	b2db      	uxtb	r3, r3
 800d61e:	4619      	mov	r1, r3
 800d620:	6878      	ldr	r0, [r7, #4]
 800d622:	f7fe ff9a 	bl	800c55a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800d626:	4b1d      	ldr	r3, [pc, #116]	; (800d69c <USBD_SetConfig+0x150>)
 800d628:	781b      	ldrb	r3, [r3, #0]
 800d62a:	461a      	mov	r2, r3
 800d62c:	687b      	ldr	r3, [r7, #4]
 800d62e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800d630:	4b1a      	ldr	r3, [pc, #104]	; (800d69c <USBD_SetConfig+0x150>)
 800d632:	781b      	ldrb	r3, [r3, #0]
 800d634:	4619      	mov	r1, r3
 800d636:	6878      	ldr	r0, [r7, #4]
 800d638:	f7fe ff73 	bl	800c522 <USBD_SetClassConfig>
 800d63c:	4603      	mov	r3, r0
 800d63e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800d640:	7bfb      	ldrb	r3, [r7, #15]
 800d642:	2b00      	cmp	r3, #0
 800d644:	d00f      	beq.n	800d666 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800d646:	6839      	ldr	r1, [r7, #0]
 800d648:	6878      	ldr	r0, [r7, #4]
 800d64a:	f000 f918 	bl	800d87e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	685b      	ldr	r3, [r3, #4]
 800d652:	b2db      	uxtb	r3, r3
 800d654:	4619      	mov	r1, r3
 800d656:	6878      	ldr	r0, [r7, #4]
 800d658:	f7fe ff7f 	bl	800c55a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	2202      	movs	r2, #2
 800d660:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800d664:	e014      	b.n	800d690 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800d666:	6878      	ldr	r0, [r7, #4]
 800d668:	f000 f9d4 	bl	800da14 <USBD_CtlSendStatus>
      break;
 800d66c:	e010      	b.n	800d690 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800d66e:	6878      	ldr	r0, [r7, #4]
 800d670:	f000 f9d0 	bl	800da14 <USBD_CtlSendStatus>
      break;
 800d674:	e00c      	b.n	800d690 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800d676:	6839      	ldr	r1, [r7, #0]
 800d678:	6878      	ldr	r0, [r7, #4]
 800d67a:	f000 f900 	bl	800d87e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800d67e:	4b07      	ldr	r3, [pc, #28]	; (800d69c <USBD_SetConfig+0x150>)
 800d680:	781b      	ldrb	r3, [r3, #0]
 800d682:	4619      	mov	r1, r3
 800d684:	6878      	ldr	r0, [r7, #4]
 800d686:	f7fe ff68 	bl	800c55a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800d68a:	2303      	movs	r3, #3
 800d68c:	73fb      	strb	r3, [r7, #15]
      break;
 800d68e:	bf00      	nop
  }

  return ret;
 800d690:	7bfb      	ldrb	r3, [r7, #15]
}
 800d692:	4618      	mov	r0, r3
 800d694:	3710      	adds	r7, #16
 800d696:	46bd      	mov	sp, r7
 800d698:	bd80      	pop	{r7, pc}
 800d69a:	bf00      	nop
 800d69c:	2000bf70 	.word	0x2000bf70

0800d6a0 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d6a0:	b580      	push	{r7, lr}
 800d6a2:	b082      	sub	sp, #8
 800d6a4:	af00      	add	r7, sp, #0
 800d6a6:	6078      	str	r0, [r7, #4]
 800d6a8:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800d6aa:	683b      	ldr	r3, [r7, #0]
 800d6ac:	88db      	ldrh	r3, [r3, #6]
 800d6ae:	2b01      	cmp	r3, #1
 800d6b0:	d004      	beq.n	800d6bc <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800d6b2:	6839      	ldr	r1, [r7, #0]
 800d6b4:	6878      	ldr	r0, [r7, #4]
 800d6b6:	f000 f8e2 	bl	800d87e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800d6ba:	e023      	b.n	800d704 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800d6bc:	687b      	ldr	r3, [r7, #4]
 800d6be:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d6c2:	b2db      	uxtb	r3, r3
 800d6c4:	2b02      	cmp	r3, #2
 800d6c6:	dc02      	bgt.n	800d6ce <USBD_GetConfig+0x2e>
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	dc03      	bgt.n	800d6d4 <USBD_GetConfig+0x34>
 800d6cc:	e015      	b.n	800d6fa <USBD_GetConfig+0x5a>
 800d6ce:	2b03      	cmp	r3, #3
 800d6d0:	d00b      	beq.n	800d6ea <USBD_GetConfig+0x4a>
 800d6d2:	e012      	b.n	800d6fa <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800d6d4:	687b      	ldr	r3, [r7, #4]
 800d6d6:	2200      	movs	r2, #0
 800d6d8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800d6da:	687b      	ldr	r3, [r7, #4]
 800d6dc:	3308      	adds	r3, #8
 800d6de:	2201      	movs	r2, #1
 800d6e0:	4619      	mov	r1, r3
 800d6e2:	6878      	ldr	r0, [r7, #4]
 800d6e4:	f000 f93c 	bl	800d960 <USBD_CtlSendData>
        break;
 800d6e8:	e00c      	b.n	800d704 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800d6ea:	687b      	ldr	r3, [r7, #4]
 800d6ec:	3304      	adds	r3, #4
 800d6ee:	2201      	movs	r2, #1
 800d6f0:	4619      	mov	r1, r3
 800d6f2:	6878      	ldr	r0, [r7, #4]
 800d6f4:	f000 f934 	bl	800d960 <USBD_CtlSendData>
        break;
 800d6f8:	e004      	b.n	800d704 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800d6fa:	6839      	ldr	r1, [r7, #0]
 800d6fc:	6878      	ldr	r0, [r7, #4]
 800d6fe:	f000 f8be 	bl	800d87e <USBD_CtlError>
        break;
 800d702:	bf00      	nop
}
 800d704:	bf00      	nop
 800d706:	3708      	adds	r7, #8
 800d708:	46bd      	mov	sp, r7
 800d70a:	bd80      	pop	{r7, pc}

0800d70c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d70c:	b580      	push	{r7, lr}
 800d70e:	b082      	sub	sp, #8
 800d710:	af00      	add	r7, sp, #0
 800d712:	6078      	str	r0, [r7, #4]
 800d714:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d71c:	b2db      	uxtb	r3, r3
 800d71e:	3b01      	subs	r3, #1
 800d720:	2b02      	cmp	r3, #2
 800d722:	d81e      	bhi.n	800d762 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800d724:	683b      	ldr	r3, [r7, #0]
 800d726:	88db      	ldrh	r3, [r3, #6]
 800d728:	2b02      	cmp	r3, #2
 800d72a:	d004      	beq.n	800d736 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800d72c:	6839      	ldr	r1, [r7, #0]
 800d72e:	6878      	ldr	r0, [r7, #4]
 800d730:	f000 f8a5 	bl	800d87e <USBD_CtlError>
        break;
 800d734:	e01a      	b.n	800d76c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800d736:	687b      	ldr	r3, [r7, #4]
 800d738:	2201      	movs	r2, #1
 800d73a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800d73c:	687b      	ldr	r3, [r7, #4]
 800d73e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800d742:	2b00      	cmp	r3, #0
 800d744:	d005      	beq.n	800d752 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	68db      	ldr	r3, [r3, #12]
 800d74a:	f043 0202 	orr.w	r2, r3, #2
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800d752:	687b      	ldr	r3, [r7, #4]
 800d754:	330c      	adds	r3, #12
 800d756:	2202      	movs	r2, #2
 800d758:	4619      	mov	r1, r3
 800d75a:	6878      	ldr	r0, [r7, #4]
 800d75c:	f000 f900 	bl	800d960 <USBD_CtlSendData>
      break;
 800d760:	e004      	b.n	800d76c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800d762:	6839      	ldr	r1, [r7, #0]
 800d764:	6878      	ldr	r0, [r7, #4]
 800d766:	f000 f88a 	bl	800d87e <USBD_CtlError>
      break;
 800d76a:	bf00      	nop
  }
}
 800d76c:	bf00      	nop
 800d76e:	3708      	adds	r7, #8
 800d770:	46bd      	mov	sp, r7
 800d772:	bd80      	pop	{r7, pc}

0800d774 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d774:	b580      	push	{r7, lr}
 800d776:	b082      	sub	sp, #8
 800d778:	af00      	add	r7, sp, #0
 800d77a:	6078      	str	r0, [r7, #4]
 800d77c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d77e:	683b      	ldr	r3, [r7, #0]
 800d780:	885b      	ldrh	r3, [r3, #2]
 800d782:	2b01      	cmp	r3, #1
 800d784:	d107      	bne.n	800d796 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	2201      	movs	r2, #1
 800d78a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800d78e:	6878      	ldr	r0, [r7, #4]
 800d790:	f000 f940 	bl	800da14 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800d794:	e013      	b.n	800d7be <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800d796:	683b      	ldr	r3, [r7, #0]
 800d798:	885b      	ldrh	r3, [r3, #2]
 800d79a:	2b02      	cmp	r3, #2
 800d79c:	d10b      	bne.n	800d7b6 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800d79e:	683b      	ldr	r3, [r7, #0]
 800d7a0:	889b      	ldrh	r3, [r3, #4]
 800d7a2:	0a1b      	lsrs	r3, r3, #8
 800d7a4:	b29b      	uxth	r3, r3
 800d7a6:	b2da      	uxtb	r2, r3
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800d7ae:	6878      	ldr	r0, [r7, #4]
 800d7b0:	f000 f930 	bl	800da14 <USBD_CtlSendStatus>
}
 800d7b4:	e003      	b.n	800d7be <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800d7b6:	6839      	ldr	r1, [r7, #0]
 800d7b8:	6878      	ldr	r0, [r7, #4]
 800d7ba:	f000 f860 	bl	800d87e <USBD_CtlError>
}
 800d7be:	bf00      	nop
 800d7c0:	3708      	adds	r7, #8
 800d7c2:	46bd      	mov	sp, r7
 800d7c4:	bd80      	pop	{r7, pc}

0800d7c6 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d7c6:	b580      	push	{r7, lr}
 800d7c8:	b082      	sub	sp, #8
 800d7ca:	af00      	add	r7, sp, #0
 800d7cc:	6078      	str	r0, [r7, #4]
 800d7ce:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800d7d6:	b2db      	uxtb	r3, r3
 800d7d8:	3b01      	subs	r3, #1
 800d7da:	2b02      	cmp	r3, #2
 800d7dc:	d80b      	bhi.n	800d7f6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800d7de:	683b      	ldr	r3, [r7, #0]
 800d7e0:	885b      	ldrh	r3, [r3, #2]
 800d7e2:	2b01      	cmp	r3, #1
 800d7e4:	d10c      	bne.n	800d800 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800d7e6:	687b      	ldr	r3, [r7, #4]
 800d7e8:	2200      	movs	r2, #0
 800d7ea:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800d7ee:	6878      	ldr	r0, [r7, #4]
 800d7f0:	f000 f910 	bl	800da14 <USBD_CtlSendStatus>
      }
      break;
 800d7f4:	e004      	b.n	800d800 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800d7f6:	6839      	ldr	r1, [r7, #0]
 800d7f8:	6878      	ldr	r0, [r7, #4]
 800d7fa:	f000 f840 	bl	800d87e <USBD_CtlError>
      break;
 800d7fe:	e000      	b.n	800d802 <USBD_ClrFeature+0x3c>
      break;
 800d800:	bf00      	nop
  }
}
 800d802:	bf00      	nop
 800d804:	3708      	adds	r7, #8
 800d806:	46bd      	mov	sp, r7
 800d808:	bd80      	pop	{r7, pc}

0800d80a <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800d80a:	b580      	push	{r7, lr}
 800d80c:	b084      	sub	sp, #16
 800d80e:	af00      	add	r7, sp, #0
 800d810:	6078      	str	r0, [r7, #4]
 800d812:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800d814:	683b      	ldr	r3, [r7, #0]
 800d816:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800d818:	68fb      	ldr	r3, [r7, #12]
 800d81a:	781a      	ldrb	r2, [r3, #0]
 800d81c:	687b      	ldr	r3, [r7, #4]
 800d81e:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800d820:	68fb      	ldr	r3, [r7, #12]
 800d822:	3301      	adds	r3, #1
 800d824:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800d826:	68fb      	ldr	r3, [r7, #12]
 800d828:	781a      	ldrb	r2, [r3, #0]
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800d82e:	68fb      	ldr	r3, [r7, #12]
 800d830:	3301      	adds	r3, #1
 800d832:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800d834:	68f8      	ldr	r0, [r7, #12]
 800d836:	f7ff fa17 	bl	800cc68 <SWAPBYTE>
 800d83a:	4603      	mov	r3, r0
 800d83c:	461a      	mov	r2, r3
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800d842:	68fb      	ldr	r3, [r7, #12]
 800d844:	3301      	adds	r3, #1
 800d846:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d848:	68fb      	ldr	r3, [r7, #12]
 800d84a:	3301      	adds	r3, #1
 800d84c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800d84e:	68f8      	ldr	r0, [r7, #12]
 800d850:	f7ff fa0a 	bl	800cc68 <SWAPBYTE>
 800d854:	4603      	mov	r3, r0
 800d856:	461a      	mov	r2, r3
 800d858:	687b      	ldr	r3, [r7, #4]
 800d85a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800d85c:	68fb      	ldr	r3, [r7, #12]
 800d85e:	3301      	adds	r3, #1
 800d860:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800d862:	68fb      	ldr	r3, [r7, #12]
 800d864:	3301      	adds	r3, #1
 800d866:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800d868:	68f8      	ldr	r0, [r7, #12]
 800d86a:	f7ff f9fd 	bl	800cc68 <SWAPBYTE>
 800d86e:	4603      	mov	r3, r0
 800d870:	461a      	mov	r2, r3
 800d872:	687b      	ldr	r3, [r7, #4]
 800d874:	80da      	strh	r2, [r3, #6]
}
 800d876:	bf00      	nop
 800d878:	3710      	adds	r7, #16
 800d87a:	46bd      	mov	sp, r7
 800d87c:	bd80      	pop	{r7, pc}

0800d87e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800d87e:	b580      	push	{r7, lr}
 800d880:	b082      	sub	sp, #8
 800d882:	af00      	add	r7, sp, #0
 800d884:	6078      	str	r0, [r7, #4]
 800d886:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800d888:	2180      	movs	r1, #128	; 0x80
 800d88a:	6878      	ldr	r0, [r7, #4]
 800d88c:	f003 fae8 	bl	8010e60 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800d890:	2100      	movs	r1, #0
 800d892:	6878      	ldr	r0, [r7, #4]
 800d894:	f003 fae4 	bl	8010e60 <USBD_LL_StallEP>
}
 800d898:	bf00      	nop
 800d89a:	3708      	adds	r7, #8
 800d89c:	46bd      	mov	sp, r7
 800d89e:	bd80      	pop	{r7, pc}

0800d8a0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800d8a0:	b580      	push	{r7, lr}
 800d8a2:	b086      	sub	sp, #24
 800d8a4:	af00      	add	r7, sp, #0
 800d8a6:	60f8      	str	r0, [r7, #12]
 800d8a8:	60b9      	str	r1, [r7, #8]
 800d8aa:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800d8ac:	2300      	movs	r3, #0
 800d8ae:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800d8b0:	68fb      	ldr	r3, [r7, #12]
 800d8b2:	2b00      	cmp	r3, #0
 800d8b4:	d036      	beq.n	800d924 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800d8b6:	68fb      	ldr	r3, [r7, #12]
 800d8b8:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800d8ba:	6938      	ldr	r0, [r7, #16]
 800d8bc:	f000 f836 	bl	800d92c <USBD_GetLen>
 800d8c0:	4603      	mov	r3, r0
 800d8c2:	3301      	adds	r3, #1
 800d8c4:	b29b      	uxth	r3, r3
 800d8c6:	005b      	lsls	r3, r3, #1
 800d8c8:	b29a      	uxth	r2, r3
 800d8ca:	687b      	ldr	r3, [r7, #4]
 800d8cc:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800d8ce:	7dfb      	ldrb	r3, [r7, #23]
 800d8d0:	68ba      	ldr	r2, [r7, #8]
 800d8d2:	4413      	add	r3, r2
 800d8d4:	687a      	ldr	r2, [r7, #4]
 800d8d6:	7812      	ldrb	r2, [r2, #0]
 800d8d8:	701a      	strb	r2, [r3, #0]
  idx++;
 800d8da:	7dfb      	ldrb	r3, [r7, #23]
 800d8dc:	3301      	adds	r3, #1
 800d8de:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800d8e0:	7dfb      	ldrb	r3, [r7, #23]
 800d8e2:	68ba      	ldr	r2, [r7, #8]
 800d8e4:	4413      	add	r3, r2
 800d8e6:	2203      	movs	r2, #3
 800d8e8:	701a      	strb	r2, [r3, #0]
  idx++;
 800d8ea:	7dfb      	ldrb	r3, [r7, #23]
 800d8ec:	3301      	adds	r3, #1
 800d8ee:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800d8f0:	e013      	b.n	800d91a <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800d8f2:	7dfb      	ldrb	r3, [r7, #23]
 800d8f4:	68ba      	ldr	r2, [r7, #8]
 800d8f6:	4413      	add	r3, r2
 800d8f8:	693a      	ldr	r2, [r7, #16]
 800d8fa:	7812      	ldrb	r2, [r2, #0]
 800d8fc:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800d8fe:	693b      	ldr	r3, [r7, #16]
 800d900:	3301      	adds	r3, #1
 800d902:	613b      	str	r3, [r7, #16]
    idx++;
 800d904:	7dfb      	ldrb	r3, [r7, #23]
 800d906:	3301      	adds	r3, #1
 800d908:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800d90a:	7dfb      	ldrb	r3, [r7, #23]
 800d90c:	68ba      	ldr	r2, [r7, #8]
 800d90e:	4413      	add	r3, r2
 800d910:	2200      	movs	r2, #0
 800d912:	701a      	strb	r2, [r3, #0]
    idx++;
 800d914:	7dfb      	ldrb	r3, [r7, #23]
 800d916:	3301      	adds	r3, #1
 800d918:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800d91a:	693b      	ldr	r3, [r7, #16]
 800d91c:	781b      	ldrb	r3, [r3, #0]
 800d91e:	2b00      	cmp	r3, #0
 800d920:	d1e7      	bne.n	800d8f2 <USBD_GetString+0x52>
 800d922:	e000      	b.n	800d926 <USBD_GetString+0x86>
    return;
 800d924:	bf00      	nop
  }
}
 800d926:	3718      	adds	r7, #24
 800d928:	46bd      	mov	sp, r7
 800d92a:	bd80      	pop	{r7, pc}

0800d92c <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800d92c:	b480      	push	{r7}
 800d92e:	b085      	sub	sp, #20
 800d930:	af00      	add	r7, sp, #0
 800d932:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800d934:	2300      	movs	r3, #0
 800d936:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800d93c:	e005      	b.n	800d94a <USBD_GetLen+0x1e>
  {
    len++;
 800d93e:	7bfb      	ldrb	r3, [r7, #15]
 800d940:	3301      	adds	r3, #1
 800d942:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800d944:	68bb      	ldr	r3, [r7, #8]
 800d946:	3301      	adds	r3, #1
 800d948:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800d94a:	68bb      	ldr	r3, [r7, #8]
 800d94c:	781b      	ldrb	r3, [r3, #0]
 800d94e:	2b00      	cmp	r3, #0
 800d950:	d1f5      	bne.n	800d93e <USBD_GetLen+0x12>
  }

  return len;
 800d952:	7bfb      	ldrb	r3, [r7, #15]
}
 800d954:	4618      	mov	r0, r3
 800d956:	3714      	adds	r7, #20
 800d958:	46bd      	mov	sp, r7
 800d95a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d95e:	4770      	bx	lr

0800d960 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800d960:	b580      	push	{r7, lr}
 800d962:	b084      	sub	sp, #16
 800d964:	af00      	add	r7, sp, #0
 800d966:	60f8      	str	r0, [r7, #12]
 800d968:	60b9      	str	r1, [r7, #8]
 800d96a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800d96c:	68fb      	ldr	r3, [r7, #12]
 800d96e:	2202      	movs	r2, #2
 800d970:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800d974:	68fb      	ldr	r3, [r7, #12]
 800d976:	687a      	ldr	r2, [r7, #4]
 800d978:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800d97a:	68fb      	ldr	r3, [r7, #12]
 800d97c:	687a      	ldr	r2, [r7, #4]
 800d97e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	68ba      	ldr	r2, [r7, #8]
 800d984:	2100      	movs	r1, #0
 800d986:	68f8      	ldr	r0, [r7, #12]
 800d988:	f003 faf3 	bl	8010f72 <USBD_LL_Transmit>

  return USBD_OK;
 800d98c:	2300      	movs	r3, #0
}
 800d98e:	4618      	mov	r0, r3
 800d990:	3710      	adds	r7, #16
 800d992:	46bd      	mov	sp, r7
 800d994:	bd80      	pop	{r7, pc}

0800d996 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800d996:	b580      	push	{r7, lr}
 800d998:	b084      	sub	sp, #16
 800d99a:	af00      	add	r7, sp, #0
 800d99c:	60f8      	str	r0, [r7, #12]
 800d99e:	60b9      	str	r1, [r7, #8]
 800d9a0:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	68ba      	ldr	r2, [r7, #8]
 800d9a6:	2100      	movs	r1, #0
 800d9a8:	68f8      	ldr	r0, [r7, #12]
 800d9aa:	f003 fae2 	bl	8010f72 <USBD_LL_Transmit>

  return USBD_OK;
 800d9ae:	2300      	movs	r3, #0
}
 800d9b0:	4618      	mov	r0, r3
 800d9b2:	3710      	adds	r7, #16
 800d9b4:	46bd      	mov	sp, r7
 800d9b6:	bd80      	pop	{r7, pc}

0800d9b8 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800d9b8:	b580      	push	{r7, lr}
 800d9ba:	b084      	sub	sp, #16
 800d9bc:	af00      	add	r7, sp, #0
 800d9be:	60f8      	str	r0, [r7, #12]
 800d9c0:	60b9      	str	r1, [r7, #8]
 800d9c2:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800d9c4:	68fb      	ldr	r3, [r7, #12]
 800d9c6:	2203      	movs	r2, #3
 800d9c8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800d9cc:	68fb      	ldr	r3, [r7, #12]
 800d9ce:	687a      	ldr	r2, [r7, #4]
 800d9d0:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800d9d4:	68fb      	ldr	r3, [r7, #12]
 800d9d6:	687a      	ldr	r2, [r7, #4]
 800d9d8:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	68ba      	ldr	r2, [r7, #8]
 800d9e0:	2100      	movs	r1, #0
 800d9e2:	68f8      	ldr	r0, [r7, #12]
 800d9e4:	f003 fae6 	bl	8010fb4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d9e8:	2300      	movs	r3, #0
}
 800d9ea:	4618      	mov	r0, r3
 800d9ec:	3710      	adds	r7, #16
 800d9ee:	46bd      	mov	sp, r7
 800d9f0:	bd80      	pop	{r7, pc}

0800d9f2 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800d9f2:	b580      	push	{r7, lr}
 800d9f4:	b084      	sub	sp, #16
 800d9f6:	af00      	add	r7, sp, #0
 800d9f8:	60f8      	str	r0, [r7, #12]
 800d9fa:	60b9      	str	r1, [r7, #8]
 800d9fc:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	68ba      	ldr	r2, [r7, #8]
 800da02:	2100      	movs	r1, #0
 800da04:	68f8      	ldr	r0, [r7, #12]
 800da06:	f003 fad5 	bl	8010fb4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800da0a:	2300      	movs	r3, #0
}
 800da0c:	4618      	mov	r0, r3
 800da0e:	3710      	adds	r7, #16
 800da10:	46bd      	mov	sp, r7
 800da12:	bd80      	pop	{r7, pc}

0800da14 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800da14:	b580      	push	{r7, lr}
 800da16:	b082      	sub	sp, #8
 800da18:	af00      	add	r7, sp, #0
 800da1a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	2204      	movs	r2, #4
 800da20:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800da24:	2300      	movs	r3, #0
 800da26:	2200      	movs	r2, #0
 800da28:	2100      	movs	r1, #0
 800da2a:	6878      	ldr	r0, [r7, #4]
 800da2c:	f003 faa1 	bl	8010f72 <USBD_LL_Transmit>

  return USBD_OK;
 800da30:	2300      	movs	r3, #0
}
 800da32:	4618      	mov	r0, r3
 800da34:	3708      	adds	r7, #8
 800da36:	46bd      	mov	sp, r7
 800da38:	bd80      	pop	{r7, pc}

0800da3a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800da3a:	b580      	push	{r7, lr}
 800da3c:	b082      	sub	sp, #8
 800da3e:	af00      	add	r7, sp, #0
 800da40:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	2205      	movs	r2, #5
 800da46:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800da4a:	2300      	movs	r3, #0
 800da4c:	2200      	movs	r2, #0
 800da4e:	2100      	movs	r1, #0
 800da50:	6878      	ldr	r0, [r7, #4]
 800da52:	f003 faaf 	bl	8010fb4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800da56:	2300      	movs	r3, #0
}
 800da58:	4618      	mov	r0, r3
 800da5a:	3708      	adds	r7, #8
 800da5c:	46bd      	mov	sp, r7
 800da5e:	bd80      	pop	{r7, pc}

0800da60 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800da60:	b480      	push	{r7}
 800da62:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 800da64:	bf00      	nop
 800da66:	46bd      	mov	sp, r7
 800da68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da6c:	4770      	bx	lr
	...

0800da70 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800da70:	b480      	push	{r7}
 800da72:	b085      	sub	sp, #20
 800da74:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800da76:	f3ef 8305 	mrs	r3, IPSR
 800da7a:	60bb      	str	r3, [r7, #8]
  return(result);
 800da7c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800da7e:	2b00      	cmp	r3, #0
 800da80:	d10f      	bne.n	800daa2 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800da82:	f3ef 8310 	mrs	r3, PRIMASK
 800da86:	607b      	str	r3, [r7, #4]
  return(result);
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	2b00      	cmp	r3, #0
 800da8c:	d105      	bne.n	800da9a <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800da8e:	f3ef 8311 	mrs	r3, BASEPRI
 800da92:	603b      	str	r3, [r7, #0]
  return(result);
 800da94:	683b      	ldr	r3, [r7, #0]
 800da96:	2b00      	cmp	r3, #0
 800da98:	d007      	beq.n	800daaa <osKernelInitialize+0x3a>
 800da9a:	4b0e      	ldr	r3, [pc, #56]	; (800dad4 <osKernelInitialize+0x64>)
 800da9c:	681b      	ldr	r3, [r3, #0]
 800da9e:	2b02      	cmp	r3, #2
 800daa0:	d103      	bne.n	800daaa <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800daa2:	f06f 0305 	mvn.w	r3, #5
 800daa6:	60fb      	str	r3, [r7, #12]
 800daa8:	e00c      	b.n	800dac4 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800daaa:	4b0a      	ldr	r3, [pc, #40]	; (800dad4 <osKernelInitialize+0x64>)
 800daac:	681b      	ldr	r3, [r3, #0]
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d105      	bne.n	800dabe <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800dab2:	4b08      	ldr	r3, [pc, #32]	; (800dad4 <osKernelInitialize+0x64>)
 800dab4:	2201      	movs	r2, #1
 800dab6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800dab8:	2300      	movs	r3, #0
 800daba:	60fb      	str	r3, [r7, #12]
 800dabc:	e002      	b.n	800dac4 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 800dabe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800dac2:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800dac4:	68fb      	ldr	r3, [r7, #12]
}
 800dac6:	4618      	mov	r0, r3
 800dac8:	3714      	adds	r7, #20
 800daca:	46bd      	mov	sp, r7
 800dacc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dad0:	4770      	bx	lr
 800dad2:	bf00      	nop
 800dad4:	2000bf74 	.word	0x2000bf74

0800dad8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800dad8:	b580      	push	{r7, lr}
 800dada:	b084      	sub	sp, #16
 800dadc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800dade:	f3ef 8305 	mrs	r3, IPSR
 800dae2:	60bb      	str	r3, [r7, #8]
  return(result);
 800dae4:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800dae6:	2b00      	cmp	r3, #0
 800dae8:	d10f      	bne.n	800db0a <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800daea:	f3ef 8310 	mrs	r3, PRIMASK
 800daee:	607b      	str	r3, [r7, #4]
  return(result);
 800daf0:	687b      	ldr	r3, [r7, #4]
 800daf2:	2b00      	cmp	r3, #0
 800daf4:	d105      	bne.n	800db02 <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800daf6:	f3ef 8311 	mrs	r3, BASEPRI
 800dafa:	603b      	str	r3, [r7, #0]
  return(result);
 800dafc:	683b      	ldr	r3, [r7, #0]
 800dafe:	2b00      	cmp	r3, #0
 800db00:	d007      	beq.n	800db12 <osKernelStart+0x3a>
 800db02:	4b0f      	ldr	r3, [pc, #60]	; (800db40 <osKernelStart+0x68>)
 800db04:	681b      	ldr	r3, [r3, #0]
 800db06:	2b02      	cmp	r3, #2
 800db08:	d103      	bne.n	800db12 <osKernelStart+0x3a>
    stat = osErrorISR;
 800db0a:	f06f 0305 	mvn.w	r3, #5
 800db0e:	60fb      	str	r3, [r7, #12]
 800db10:	e010      	b.n	800db34 <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800db12:	4b0b      	ldr	r3, [pc, #44]	; (800db40 <osKernelStart+0x68>)
 800db14:	681b      	ldr	r3, [r3, #0]
 800db16:	2b01      	cmp	r3, #1
 800db18:	d109      	bne.n	800db2e <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800db1a:	f7ff ffa1 	bl	800da60 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800db1e:	4b08      	ldr	r3, [pc, #32]	; (800db40 <osKernelStart+0x68>)
 800db20:	2202      	movs	r2, #2
 800db22:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800db24:	f001 f8b4 	bl	800ec90 <vTaskStartScheduler>
      stat = osOK;
 800db28:	2300      	movs	r3, #0
 800db2a:	60fb      	str	r3, [r7, #12]
 800db2c:	e002      	b.n	800db34 <osKernelStart+0x5c>
    } else {
      stat = osError;
 800db2e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800db32:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800db34:	68fb      	ldr	r3, [r7, #12]
}
 800db36:	4618      	mov	r0, r3
 800db38:	3710      	adds	r7, #16
 800db3a:	46bd      	mov	sp, r7
 800db3c:	bd80      	pop	{r7, pc}
 800db3e:	bf00      	nop
 800db40:	2000bf74 	.word	0x2000bf74

0800db44 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800db44:	b580      	push	{r7, lr}
 800db46:	b090      	sub	sp, #64	; 0x40
 800db48:	af04      	add	r7, sp, #16
 800db4a:	60f8      	str	r0, [r7, #12]
 800db4c:	60b9      	str	r1, [r7, #8]
 800db4e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800db50:	2300      	movs	r3, #0
 800db52:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800db54:	f3ef 8305 	mrs	r3, IPSR
 800db58:	61fb      	str	r3, [r7, #28]
  return(result);
 800db5a:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 800db5c:	2b00      	cmp	r3, #0
 800db5e:	f040 808f 	bne.w	800dc80 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800db62:	f3ef 8310 	mrs	r3, PRIMASK
 800db66:	61bb      	str	r3, [r7, #24]
  return(result);
 800db68:	69bb      	ldr	r3, [r7, #24]
 800db6a:	2b00      	cmp	r3, #0
 800db6c:	d105      	bne.n	800db7a <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800db6e:	f3ef 8311 	mrs	r3, BASEPRI
 800db72:	617b      	str	r3, [r7, #20]
  return(result);
 800db74:	697b      	ldr	r3, [r7, #20]
 800db76:	2b00      	cmp	r3, #0
 800db78:	d003      	beq.n	800db82 <osThreadNew+0x3e>
 800db7a:	4b44      	ldr	r3, [pc, #272]	; (800dc8c <osThreadNew+0x148>)
 800db7c:	681b      	ldr	r3, [r3, #0]
 800db7e:	2b02      	cmp	r3, #2
 800db80:	d07e      	beq.n	800dc80 <osThreadNew+0x13c>
 800db82:	68fb      	ldr	r3, [r7, #12]
 800db84:	2b00      	cmp	r3, #0
 800db86:	d07b      	beq.n	800dc80 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 800db88:	2380      	movs	r3, #128	; 0x80
 800db8a:	62bb      	str	r3, [r7, #40]	; 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 800db8c:	2318      	movs	r3, #24
 800db8e:	627b      	str	r3, [r7, #36]	; 0x24

    name = NULL;
 800db90:	2300      	movs	r3, #0
 800db92:	62fb      	str	r3, [r7, #44]	; 0x2c
    mem  = -1;
 800db94:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800db98:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	2b00      	cmp	r3, #0
 800db9e:	d045      	beq.n	800dc2c <osThreadNew+0xe8>
      if (attr->name != NULL) {
 800dba0:	687b      	ldr	r3, [r7, #4]
 800dba2:	681b      	ldr	r3, [r3, #0]
 800dba4:	2b00      	cmp	r3, #0
 800dba6:	d002      	beq.n	800dbae <osThreadNew+0x6a>
        name = attr->name;
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	681b      	ldr	r3, [r3, #0]
 800dbac:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (attr->priority != osPriorityNone) {
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	699b      	ldr	r3, [r3, #24]
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	d002      	beq.n	800dbbc <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	699b      	ldr	r3, [r3, #24]
 800dbba:	627b      	str	r3, [r7, #36]	; 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800dbbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbbe:	2b00      	cmp	r3, #0
 800dbc0:	d008      	beq.n	800dbd4 <osThreadNew+0x90>
 800dbc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbc4:	2b38      	cmp	r3, #56	; 0x38
 800dbc6:	d805      	bhi.n	800dbd4 <osThreadNew+0x90>
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	685b      	ldr	r3, [r3, #4]
 800dbcc:	f003 0301 	and.w	r3, r3, #1
 800dbd0:	2b00      	cmp	r3, #0
 800dbd2:	d001      	beq.n	800dbd8 <osThreadNew+0x94>
        return (NULL);
 800dbd4:	2300      	movs	r3, #0
 800dbd6:	e054      	b.n	800dc82 <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	695b      	ldr	r3, [r3, #20]
 800dbdc:	2b00      	cmp	r3, #0
 800dbde:	d003      	beq.n	800dbe8 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800dbe0:	687b      	ldr	r3, [r7, #4]
 800dbe2:	695b      	ldr	r3, [r3, #20]
 800dbe4:	089b      	lsrs	r3, r3, #2
 800dbe6:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800dbe8:	687b      	ldr	r3, [r7, #4]
 800dbea:	689b      	ldr	r3, [r3, #8]
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	d00e      	beq.n	800dc0e <osThreadNew+0xca>
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	68db      	ldr	r3, [r3, #12]
 800dbf4:	2b5b      	cmp	r3, #91	; 0x5b
 800dbf6:	d90a      	bls.n	800dc0e <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800dbfc:	2b00      	cmp	r3, #0
 800dbfe:	d006      	beq.n	800dc0e <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800dc00:	687b      	ldr	r3, [r7, #4]
 800dc02:	695b      	ldr	r3, [r3, #20]
 800dc04:	2b00      	cmp	r3, #0
 800dc06:	d002      	beq.n	800dc0e <osThreadNew+0xca>
        mem = 1;
 800dc08:	2301      	movs	r3, #1
 800dc0a:	623b      	str	r3, [r7, #32]
 800dc0c:	e010      	b.n	800dc30 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	689b      	ldr	r3, [r3, #8]
 800dc12:	2b00      	cmp	r3, #0
 800dc14:	d10c      	bne.n	800dc30 <osThreadNew+0xec>
 800dc16:	687b      	ldr	r3, [r7, #4]
 800dc18:	68db      	ldr	r3, [r3, #12]
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	d108      	bne.n	800dc30 <osThreadNew+0xec>
 800dc1e:	687b      	ldr	r3, [r7, #4]
 800dc20:	691b      	ldr	r3, [r3, #16]
 800dc22:	2b00      	cmp	r3, #0
 800dc24:	d104      	bne.n	800dc30 <osThreadNew+0xec>
          mem = 0;
 800dc26:	2300      	movs	r3, #0
 800dc28:	623b      	str	r3, [r7, #32]
 800dc2a:	e001      	b.n	800dc30 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 800dc2c:	2300      	movs	r3, #0
 800dc2e:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 800dc30:	6a3b      	ldr	r3, [r7, #32]
 800dc32:	2b01      	cmp	r3, #1
 800dc34:	d110      	bne.n	800dc58 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800dc36:	687b      	ldr	r3, [r7, #4]
 800dc38:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 800dc3a:	687a      	ldr	r2, [r7, #4]
 800dc3c:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800dc3e:	9202      	str	r2, [sp, #8]
 800dc40:	9301      	str	r3, [sp, #4]
 800dc42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc44:	9300      	str	r3, [sp, #0]
 800dc46:	68bb      	ldr	r3, [r7, #8]
 800dc48:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800dc4a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800dc4c:	68f8      	ldr	r0, [r7, #12]
 800dc4e:	f000 fe3f 	bl	800e8d0 <xTaskCreateStatic>
 800dc52:	4603      	mov	r3, r0
 800dc54:	613b      	str	r3, [r7, #16]
 800dc56:	e013      	b.n	800dc80 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 800dc58:	6a3b      	ldr	r3, [r7, #32]
 800dc5a:	2b00      	cmp	r3, #0
 800dc5c:	d110      	bne.n	800dc80 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800dc5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc60:	b29a      	uxth	r2, r3
 800dc62:	f107 0310 	add.w	r3, r7, #16
 800dc66:	9301      	str	r3, [sp, #4]
 800dc68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dc6a:	9300      	str	r3, [sp, #0]
 800dc6c:	68bb      	ldr	r3, [r7, #8]
 800dc6e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800dc70:	68f8      	ldr	r0, [r7, #12]
 800dc72:	f000 fe90 	bl	800e996 <xTaskCreate>
 800dc76:	4603      	mov	r3, r0
 800dc78:	2b01      	cmp	r3, #1
 800dc7a:	d001      	beq.n	800dc80 <osThreadNew+0x13c>
          hTask = NULL;
 800dc7c:	2300      	movs	r3, #0
 800dc7e:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 800dc80:	693b      	ldr	r3, [r7, #16]
}
 800dc82:	4618      	mov	r0, r3
 800dc84:	3730      	adds	r7, #48	; 0x30
 800dc86:	46bd      	mov	sp, r7
 800dc88:	bd80      	pop	{r7, pc}
 800dc8a:	bf00      	nop
 800dc8c:	2000bf74 	.word	0x2000bf74

0800dc90 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 800dc90:	b580      	push	{r7, lr}
 800dc92:	b086      	sub	sp, #24
 800dc94:	af00      	add	r7, sp, #0
 800dc96:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800dc98:	f3ef 8305 	mrs	r3, IPSR
 800dc9c:	613b      	str	r3, [r7, #16]
  return(result);
 800dc9e:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	d10f      	bne.n	800dcc4 <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800dca4:	f3ef 8310 	mrs	r3, PRIMASK
 800dca8:	60fb      	str	r3, [r7, #12]
  return(result);
 800dcaa:	68fb      	ldr	r3, [r7, #12]
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	d105      	bne.n	800dcbc <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800dcb0:	f3ef 8311 	mrs	r3, BASEPRI
 800dcb4:	60bb      	str	r3, [r7, #8]
  return(result);
 800dcb6:	68bb      	ldr	r3, [r7, #8]
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	d007      	beq.n	800dccc <osDelay+0x3c>
 800dcbc:	4b0a      	ldr	r3, [pc, #40]	; (800dce8 <osDelay+0x58>)
 800dcbe:	681b      	ldr	r3, [r3, #0]
 800dcc0:	2b02      	cmp	r3, #2
 800dcc2:	d103      	bne.n	800dccc <osDelay+0x3c>
    stat = osErrorISR;
 800dcc4:	f06f 0305 	mvn.w	r3, #5
 800dcc8:	617b      	str	r3, [r7, #20]
 800dcca:	e007      	b.n	800dcdc <osDelay+0x4c>
  }
  else {
    stat = osOK;
 800dccc:	2300      	movs	r3, #0
 800dcce:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	2b00      	cmp	r3, #0
 800dcd4:	d002      	beq.n	800dcdc <osDelay+0x4c>
      vTaskDelay(ticks);
 800dcd6:	6878      	ldr	r0, [r7, #4]
 800dcd8:	f000 ffa4 	bl	800ec24 <vTaskDelay>
    }
  }

  return (stat);
 800dcdc:	697b      	ldr	r3, [r7, #20]
}
 800dcde:	4618      	mov	r0, r3
 800dce0:	3718      	adds	r7, #24
 800dce2:	46bd      	mov	sp, r7
 800dce4:	bd80      	pop	{r7, pc}
 800dce6:	bf00      	nop
 800dce8:	2000bf74 	.word	0x2000bf74

0800dcec <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800dcec:	b480      	push	{r7}
 800dcee:	b085      	sub	sp, #20
 800dcf0:	af00      	add	r7, sp, #0
 800dcf2:	60f8      	str	r0, [r7, #12]
 800dcf4:	60b9      	str	r1, [r7, #8]
 800dcf6:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800dcf8:	68fb      	ldr	r3, [r7, #12]
 800dcfa:	4a07      	ldr	r2, [pc, #28]	; (800dd18 <vApplicationGetIdleTaskMemory+0x2c>)
 800dcfc:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800dcfe:	68bb      	ldr	r3, [r7, #8]
 800dd00:	4a06      	ldr	r2, [pc, #24]	; (800dd1c <vApplicationGetIdleTaskMemory+0x30>)
 800dd02:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	2280      	movs	r2, #128	; 0x80
 800dd08:	601a      	str	r2, [r3, #0]
}
 800dd0a:	bf00      	nop
 800dd0c:	3714      	adds	r7, #20
 800dd0e:	46bd      	mov	sp, r7
 800dd10:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd14:	4770      	bx	lr
 800dd16:	bf00      	nop
 800dd18:	2000bf78 	.word	0x2000bf78
 800dd1c:	2000bfd4 	.word	0x2000bfd4

0800dd20 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800dd20:	b480      	push	{r7}
 800dd22:	b085      	sub	sp, #20
 800dd24:	af00      	add	r7, sp, #0
 800dd26:	60f8      	str	r0, [r7, #12]
 800dd28:	60b9      	str	r1, [r7, #8]
 800dd2a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800dd2c:	68fb      	ldr	r3, [r7, #12]
 800dd2e:	4a07      	ldr	r2, [pc, #28]	; (800dd4c <vApplicationGetTimerTaskMemory+0x2c>)
 800dd30:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800dd32:	68bb      	ldr	r3, [r7, #8]
 800dd34:	4a06      	ldr	r2, [pc, #24]	; (800dd50 <vApplicationGetTimerTaskMemory+0x30>)
 800dd36:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800dd3e:	601a      	str	r2, [r3, #0]
}
 800dd40:	bf00      	nop
 800dd42:	3714      	adds	r7, #20
 800dd44:	46bd      	mov	sp, r7
 800dd46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd4a:	4770      	bx	lr
 800dd4c:	2000c1d4 	.word	0x2000c1d4
 800dd50:	2000c230 	.word	0x2000c230

0800dd54 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800dd54:	b480      	push	{r7}
 800dd56:	b083      	sub	sp, #12
 800dd58:	af00      	add	r7, sp, #0
 800dd5a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800dd5c:	687b      	ldr	r3, [r7, #4]
 800dd5e:	f103 0208 	add.w	r2, r3, #8
 800dd62:	687b      	ldr	r3, [r7, #4]
 800dd64:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800dd66:	687b      	ldr	r3, [r7, #4]
 800dd68:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800dd6c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	f103 0208 	add.w	r2, r3, #8
 800dd74:	687b      	ldr	r3, [r7, #4]
 800dd76:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	f103 0208 	add.w	r2, r3, #8
 800dd7e:	687b      	ldr	r3, [r7, #4]
 800dd80:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	2200      	movs	r2, #0
 800dd86:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800dd88:	bf00      	nop
 800dd8a:	370c      	adds	r7, #12
 800dd8c:	46bd      	mov	sp, r7
 800dd8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dd92:	4770      	bx	lr

0800dd94 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800dd94:	b480      	push	{r7}
 800dd96:	b083      	sub	sp, #12
 800dd98:	af00      	add	r7, sp, #0
 800dd9a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800dd9c:	687b      	ldr	r3, [r7, #4]
 800dd9e:	2200      	movs	r2, #0
 800dda0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800dda2:	bf00      	nop
 800dda4:	370c      	adds	r7, #12
 800dda6:	46bd      	mov	sp, r7
 800dda8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddac:	4770      	bx	lr

0800ddae <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ddae:	b480      	push	{r7}
 800ddb0:	b085      	sub	sp, #20
 800ddb2:	af00      	add	r7, sp, #0
 800ddb4:	6078      	str	r0, [r7, #4]
 800ddb6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800ddb8:	687b      	ldr	r3, [r7, #4]
 800ddba:	685b      	ldr	r3, [r3, #4]
 800ddbc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800ddbe:	683b      	ldr	r3, [r7, #0]
 800ddc0:	68fa      	ldr	r2, [r7, #12]
 800ddc2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800ddc4:	68fb      	ldr	r3, [r7, #12]
 800ddc6:	689a      	ldr	r2, [r3, #8]
 800ddc8:	683b      	ldr	r3, [r7, #0]
 800ddca:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800ddcc:	68fb      	ldr	r3, [r7, #12]
 800ddce:	689b      	ldr	r3, [r3, #8]
 800ddd0:	683a      	ldr	r2, [r7, #0]
 800ddd2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800ddd4:	68fb      	ldr	r3, [r7, #12]
 800ddd6:	683a      	ldr	r2, [r7, #0]
 800ddd8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800ddda:	683b      	ldr	r3, [r7, #0]
 800dddc:	687a      	ldr	r2, [r7, #4]
 800ddde:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	681b      	ldr	r3, [r3, #0]
 800dde4:	1c5a      	adds	r2, r3, #1
 800dde6:	687b      	ldr	r3, [r7, #4]
 800dde8:	601a      	str	r2, [r3, #0]
}
 800ddea:	bf00      	nop
 800ddec:	3714      	adds	r7, #20
 800ddee:	46bd      	mov	sp, r7
 800ddf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddf4:	4770      	bx	lr

0800ddf6 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ddf6:	b480      	push	{r7}
 800ddf8:	b085      	sub	sp, #20
 800ddfa:	af00      	add	r7, sp, #0
 800ddfc:	6078      	str	r0, [r7, #4]
 800ddfe:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800de00:	683b      	ldr	r3, [r7, #0]
 800de02:	681b      	ldr	r3, [r3, #0]
 800de04:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800de06:	68bb      	ldr	r3, [r7, #8]
 800de08:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800de0c:	d103      	bne.n	800de16 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800de0e:	687b      	ldr	r3, [r7, #4]
 800de10:	691b      	ldr	r3, [r3, #16]
 800de12:	60fb      	str	r3, [r7, #12]
 800de14:	e00c      	b.n	800de30 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	3308      	adds	r3, #8
 800de1a:	60fb      	str	r3, [r7, #12]
 800de1c:	e002      	b.n	800de24 <vListInsert+0x2e>
 800de1e:	68fb      	ldr	r3, [r7, #12]
 800de20:	685b      	ldr	r3, [r3, #4]
 800de22:	60fb      	str	r3, [r7, #12]
 800de24:	68fb      	ldr	r3, [r7, #12]
 800de26:	685b      	ldr	r3, [r3, #4]
 800de28:	681b      	ldr	r3, [r3, #0]
 800de2a:	68ba      	ldr	r2, [r7, #8]
 800de2c:	429a      	cmp	r2, r3
 800de2e:	d2f6      	bcs.n	800de1e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800de30:	68fb      	ldr	r3, [r7, #12]
 800de32:	685a      	ldr	r2, [r3, #4]
 800de34:	683b      	ldr	r3, [r7, #0]
 800de36:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800de38:	683b      	ldr	r3, [r7, #0]
 800de3a:	685b      	ldr	r3, [r3, #4]
 800de3c:	683a      	ldr	r2, [r7, #0]
 800de3e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800de40:	683b      	ldr	r3, [r7, #0]
 800de42:	68fa      	ldr	r2, [r7, #12]
 800de44:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800de46:	68fb      	ldr	r3, [r7, #12]
 800de48:	683a      	ldr	r2, [r7, #0]
 800de4a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800de4c:	683b      	ldr	r3, [r7, #0]
 800de4e:	687a      	ldr	r2, [r7, #4]
 800de50:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	681b      	ldr	r3, [r3, #0]
 800de56:	1c5a      	adds	r2, r3, #1
 800de58:	687b      	ldr	r3, [r7, #4]
 800de5a:	601a      	str	r2, [r3, #0]
}
 800de5c:	bf00      	nop
 800de5e:	3714      	adds	r7, #20
 800de60:	46bd      	mov	sp, r7
 800de62:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de66:	4770      	bx	lr

0800de68 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800de68:	b480      	push	{r7}
 800de6a:	b085      	sub	sp, #20
 800de6c:	af00      	add	r7, sp, #0
 800de6e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800de70:	687b      	ldr	r3, [r7, #4]
 800de72:	691b      	ldr	r3, [r3, #16]
 800de74:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800de76:	687b      	ldr	r3, [r7, #4]
 800de78:	685b      	ldr	r3, [r3, #4]
 800de7a:	687a      	ldr	r2, [r7, #4]
 800de7c:	6892      	ldr	r2, [r2, #8]
 800de7e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800de80:	687b      	ldr	r3, [r7, #4]
 800de82:	689b      	ldr	r3, [r3, #8]
 800de84:	687a      	ldr	r2, [r7, #4]
 800de86:	6852      	ldr	r2, [r2, #4]
 800de88:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800de8a:	68fb      	ldr	r3, [r7, #12]
 800de8c:	685b      	ldr	r3, [r3, #4]
 800de8e:	687a      	ldr	r2, [r7, #4]
 800de90:	429a      	cmp	r2, r3
 800de92:	d103      	bne.n	800de9c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	689a      	ldr	r2, [r3, #8]
 800de98:	68fb      	ldr	r3, [r7, #12]
 800de9a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	2200      	movs	r2, #0
 800dea0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800dea2:	68fb      	ldr	r3, [r7, #12]
 800dea4:	681b      	ldr	r3, [r3, #0]
 800dea6:	1e5a      	subs	r2, r3, #1
 800dea8:	68fb      	ldr	r3, [r7, #12]
 800deaa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800deac:	68fb      	ldr	r3, [r7, #12]
 800deae:	681b      	ldr	r3, [r3, #0]
}
 800deb0:	4618      	mov	r0, r3
 800deb2:	3714      	adds	r7, #20
 800deb4:	46bd      	mov	sp, r7
 800deb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800deba:	4770      	bx	lr

0800debc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800debc:	b580      	push	{r7, lr}
 800debe:	b084      	sub	sp, #16
 800dec0:	af00      	add	r7, sp, #0
 800dec2:	6078      	str	r0, [r7, #4]
 800dec4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800deca:	68fb      	ldr	r3, [r7, #12]
 800decc:	2b00      	cmp	r3, #0
 800dece:	d10c      	bne.n	800deea <xQueueGenericReset+0x2e>
	__asm volatile
 800ded0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ded4:	b672      	cpsid	i
 800ded6:	f383 8811 	msr	BASEPRI, r3
 800deda:	f3bf 8f6f 	isb	sy
 800dede:	f3bf 8f4f 	dsb	sy
 800dee2:	b662      	cpsie	i
 800dee4:	60bb      	str	r3, [r7, #8]
}
 800dee6:	bf00      	nop
 800dee8:	e7fe      	b.n	800dee8 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 800deea:	f002 f8a7 	bl	801003c <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800deee:	68fb      	ldr	r3, [r7, #12]
 800def0:	681a      	ldr	r2, [r3, #0]
 800def2:	68fb      	ldr	r3, [r7, #12]
 800def4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800def6:	68f9      	ldr	r1, [r7, #12]
 800def8:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800defa:	fb01 f303 	mul.w	r3, r1, r3
 800defe:	441a      	add	r2, r3
 800df00:	68fb      	ldr	r3, [r7, #12]
 800df02:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800df04:	68fb      	ldr	r3, [r7, #12]
 800df06:	2200      	movs	r2, #0
 800df08:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800df0a:	68fb      	ldr	r3, [r7, #12]
 800df0c:	681a      	ldr	r2, [r3, #0]
 800df0e:	68fb      	ldr	r3, [r7, #12]
 800df10:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800df12:	68fb      	ldr	r3, [r7, #12]
 800df14:	681a      	ldr	r2, [r3, #0]
 800df16:	68fb      	ldr	r3, [r7, #12]
 800df18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800df1a:	3b01      	subs	r3, #1
 800df1c:	68f9      	ldr	r1, [r7, #12]
 800df1e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800df20:	fb01 f303 	mul.w	r3, r1, r3
 800df24:	441a      	add	r2, r3
 800df26:	68fb      	ldr	r3, [r7, #12]
 800df28:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800df2a:	68fb      	ldr	r3, [r7, #12]
 800df2c:	22ff      	movs	r2, #255	; 0xff
 800df2e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800df32:	68fb      	ldr	r3, [r7, #12]
 800df34:	22ff      	movs	r2, #255	; 0xff
 800df36:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800df3a:	683b      	ldr	r3, [r7, #0]
 800df3c:	2b00      	cmp	r3, #0
 800df3e:	d114      	bne.n	800df6a <xQueueGenericReset+0xae>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800df40:	68fb      	ldr	r3, [r7, #12]
 800df42:	691b      	ldr	r3, [r3, #16]
 800df44:	2b00      	cmp	r3, #0
 800df46:	d01a      	beq.n	800df7e <xQueueGenericReset+0xc2>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800df48:	68fb      	ldr	r3, [r7, #12]
 800df4a:	3310      	adds	r3, #16
 800df4c:	4618      	mov	r0, r3
 800df4e:	f001 f937 	bl	800f1c0 <xTaskRemoveFromEventList>
 800df52:	4603      	mov	r3, r0
 800df54:	2b00      	cmp	r3, #0
 800df56:	d012      	beq.n	800df7e <xQueueGenericReset+0xc2>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800df58:	4b0c      	ldr	r3, [pc, #48]	; (800df8c <xQueueGenericReset+0xd0>)
 800df5a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800df5e:	601a      	str	r2, [r3, #0]
 800df60:	f3bf 8f4f 	dsb	sy
 800df64:	f3bf 8f6f 	isb	sy
 800df68:	e009      	b.n	800df7e <xQueueGenericReset+0xc2>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800df6a:	68fb      	ldr	r3, [r7, #12]
 800df6c:	3310      	adds	r3, #16
 800df6e:	4618      	mov	r0, r3
 800df70:	f7ff fef0 	bl	800dd54 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800df74:	68fb      	ldr	r3, [r7, #12]
 800df76:	3324      	adds	r3, #36	; 0x24
 800df78:	4618      	mov	r0, r3
 800df7a:	f7ff feeb 	bl	800dd54 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800df7e:	f002 f891 	bl	80100a4 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800df82:	2301      	movs	r3, #1
}
 800df84:	4618      	mov	r0, r3
 800df86:	3710      	adds	r7, #16
 800df88:	46bd      	mov	sp, r7
 800df8a:	bd80      	pop	{r7, pc}
 800df8c:	e000ed04 	.word	0xe000ed04

0800df90 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800df90:	b580      	push	{r7, lr}
 800df92:	b08e      	sub	sp, #56	; 0x38
 800df94:	af02      	add	r7, sp, #8
 800df96:	60f8      	str	r0, [r7, #12]
 800df98:	60b9      	str	r1, [r7, #8]
 800df9a:	607a      	str	r2, [r7, #4]
 800df9c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800df9e:	68fb      	ldr	r3, [r7, #12]
 800dfa0:	2b00      	cmp	r3, #0
 800dfa2:	d10c      	bne.n	800dfbe <xQueueGenericCreateStatic+0x2e>
	__asm volatile
 800dfa4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dfa8:	b672      	cpsid	i
 800dfaa:	f383 8811 	msr	BASEPRI, r3
 800dfae:	f3bf 8f6f 	isb	sy
 800dfb2:	f3bf 8f4f 	dsb	sy
 800dfb6:	b662      	cpsie	i
 800dfb8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800dfba:	bf00      	nop
 800dfbc:	e7fe      	b.n	800dfbc <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800dfbe:	683b      	ldr	r3, [r7, #0]
 800dfc0:	2b00      	cmp	r3, #0
 800dfc2:	d10c      	bne.n	800dfde <xQueueGenericCreateStatic+0x4e>
	__asm volatile
 800dfc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dfc8:	b672      	cpsid	i
 800dfca:	f383 8811 	msr	BASEPRI, r3
 800dfce:	f3bf 8f6f 	isb	sy
 800dfd2:	f3bf 8f4f 	dsb	sy
 800dfd6:	b662      	cpsie	i
 800dfd8:	627b      	str	r3, [r7, #36]	; 0x24
}
 800dfda:	bf00      	nop
 800dfdc:	e7fe      	b.n	800dfdc <xQueueGenericCreateStatic+0x4c>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800dfde:	687b      	ldr	r3, [r7, #4]
 800dfe0:	2b00      	cmp	r3, #0
 800dfe2:	d002      	beq.n	800dfea <xQueueGenericCreateStatic+0x5a>
 800dfe4:	68bb      	ldr	r3, [r7, #8]
 800dfe6:	2b00      	cmp	r3, #0
 800dfe8:	d001      	beq.n	800dfee <xQueueGenericCreateStatic+0x5e>
 800dfea:	2301      	movs	r3, #1
 800dfec:	e000      	b.n	800dff0 <xQueueGenericCreateStatic+0x60>
 800dfee:	2300      	movs	r3, #0
 800dff0:	2b00      	cmp	r3, #0
 800dff2:	d10c      	bne.n	800e00e <xQueueGenericCreateStatic+0x7e>
	__asm volatile
 800dff4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800dff8:	b672      	cpsid	i
 800dffa:	f383 8811 	msr	BASEPRI, r3
 800dffe:	f3bf 8f6f 	isb	sy
 800e002:	f3bf 8f4f 	dsb	sy
 800e006:	b662      	cpsie	i
 800e008:	623b      	str	r3, [r7, #32]
}
 800e00a:	bf00      	nop
 800e00c:	e7fe      	b.n	800e00c <xQueueGenericCreateStatic+0x7c>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800e00e:	687b      	ldr	r3, [r7, #4]
 800e010:	2b00      	cmp	r3, #0
 800e012:	d102      	bne.n	800e01a <xQueueGenericCreateStatic+0x8a>
 800e014:	68bb      	ldr	r3, [r7, #8]
 800e016:	2b00      	cmp	r3, #0
 800e018:	d101      	bne.n	800e01e <xQueueGenericCreateStatic+0x8e>
 800e01a:	2301      	movs	r3, #1
 800e01c:	e000      	b.n	800e020 <xQueueGenericCreateStatic+0x90>
 800e01e:	2300      	movs	r3, #0
 800e020:	2b00      	cmp	r3, #0
 800e022:	d10c      	bne.n	800e03e <xQueueGenericCreateStatic+0xae>
	__asm volatile
 800e024:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e028:	b672      	cpsid	i
 800e02a:	f383 8811 	msr	BASEPRI, r3
 800e02e:	f3bf 8f6f 	isb	sy
 800e032:	f3bf 8f4f 	dsb	sy
 800e036:	b662      	cpsie	i
 800e038:	61fb      	str	r3, [r7, #28]
}
 800e03a:	bf00      	nop
 800e03c:	e7fe      	b.n	800e03c <xQueueGenericCreateStatic+0xac>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800e03e:	2350      	movs	r3, #80	; 0x50
 800e040:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800e042:	697b      	ldr	r3, [r7, #20]
 800e044:	2b50      	cmp	r3, #80	; 0x50
 800e046:	d00c      	beq.n	800e062 <xQueueGenericCreateStatic+0xd2>
	__asm volatile
 800e048:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e04c:	b672      	cpsid	i
 800e04e:	f383 8811 	msr	BASEPRI, r3
 800e052:	f3bf 8f6f 	isb	sy
 800e056:	f3bf 8f4f 	dsb	sy
 800e05a:	b662      	cpsie	i
 800e05c:	61bb      	str	r3, [r7, #24]
}
 800e05e:	bf00      	nop
 800e060:	e7fe      	b.n	800e060 <xQueueGenericCreateStatic+0xd0>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800e062:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800e064:	683b      	ldr	r3, [r7, #0]
 800e066:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800e068:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e06a:	2b00      	cmp	r3, #0
 800e06c:	d00d      	beq.n	800e08a <xQueueGenericCreateStatic+0xfa>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800e06e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e070:	2201      	movs	r2, #1
 800e072:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800e076:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800e07a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e07c:	9300      	str	r3, [sp, #0]
 800e07e:	4613      	mov	r3, r2
 800e080:	687a      	ldr	r2, [r7, #4]
 800e082:	68b9      	ldr	r1, [r7, #8]
 800e084:	68f8      	ldr	r0, [r7, #12]
 800e086:	f000 f805 	bl	800e094 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800e08a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800e08c:	4618      	mov	r0, r3
 800e08e:	3730      	adds	r7, #48	; 0x30
 800e090:	46bd      	mov	sp, r7
 800e092:	bd80      	pop	{r7, pc}

0800e094 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800e094:	b580      	push	{r7, lr}
 800e096:	b084      	sub	sp, #16
 800e098:	af00      	add	r7, sp, #0
 800e09a:	60f8      	str	r0, [r7, #12]
 800e09c:	60b9      	str	r1, [r7, #8]
 800e09e:	607a      	str	r2, [r7, #4]
 800e0a0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800e0a2:	68bb      	ldr	r3, [r7, #8]
 800e0a4:	2b00      	cmp	r3, #0
 800e0a6:	d103      	bne.n	800e0b0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800e0a8:	69bb      	ldr	r3, [r7, #24]
 800e0aa:	69ba      	ldr	r2, [r7, #24]
 800e0ac:	601a      	str	r2, [r3, #0]
 800e0ae:	e002      	b.n	800e0b6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800e0b0:	69bb      	ldr	r3, [r7, #24]
 800e0b2:	687a      	ldr	r2, [r7, #4]
 800e0b4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800e0b6:	69bb      	ldr	r3, [r7, #24]
 800e0b8:	68fa      	ldr	r2, [r7, #12]
 800e0ba:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800e0bc:	69bb      	ldr	r3, [r7, #24]
 800e0be:	68ba      	ldr	r2, [r7, #8]
 800e0c0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800e0c2:	2101      	movs	r1, #1
 800e0c4:	69b8      	ldr	r0, [r7, #24]
 800e0c6:	f7ff fef9 	bl	800debc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800e0ca:	69bb      	ldr	r3, [r7, #24]
 800e0cc:	78fa      	ldrb	r2, [r7, #3]
 800e0ce:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800e0d2:	bf00      	nop
 800e0d4:	3710      	adds	r7, #16
 800e0d6:	46bd      	mov	sp, r7
 800e0d8:	bd80      	pop	{r7, pc}
	...

0800e0dc <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800e0dc:	b580      	push	{r7, lr}
 800e0de:	b08e      	sub	sp, #56	; 0x38
 800e0e0:	af00      	add	r7, sp, #0
 800e0e2:	60f8      	str	r0, [r7, #12]
 800e0e4:	60b9      	str	r1, [r7, #8]
 800e0e6:	607a      	str	r2, [r7, #4]
 800e0e8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800e0ea:	2300      	movs	r3, #0
 800e0ec:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e0ee:	68fb      	ldr	r3, [r7, #12]
 800e0f0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800e0f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e0f4:	2b00      	cmp	r3, #0
 800e0f6:	d10c      	bne.n	800e112 <xQueueGenericSend+0x36>
	__asm volatile
 800e0f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e0fc:	b672      	cpsid	i
 800e0fe:	f383 8811 	msr	BASEPRI, r3
 800e102:	f3bf 8f6f 	isb	sy
 800e106:	f3bf 8f4f 	dsb	sy
 800e10a:	b662      	cpsie	i
 800e10c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800e10e:	bf00      	nop
 800e110:	e7fe      	b.n	800e110 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e112:	68bb      	ldr	r3, [r7, #8]
 800e114:	2b00      	cmp	r3, #0
 800e116:	d103      	bne.n	800e120 <xQueueGenericSend+0x44>
 800e118:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e11a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e11c:	2b00      	cmp	r3, #0
 800e11e:	d101      	bne.n	800e124 <xQueueGenericSend+0x48>
 800e120:	2301      	movs	r3, #1
 800e122:	e000      	b.n	800e126 <xQueueGenericSend+0x4a>
 800e124:	2300      	movs	r3, #0
 800e126:	2b00      	cmp	r3, #0
 800e128:	d10c      	bne.n	800e144 <xQueueGenericSend+0x68>
	__asm volatile
 800e12a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e12e:	b672      	cpsid	i
 800e130:	f383 8811 	msr	BASEPRI, r3
 800e134:	f3bf 8f6f 	isb	sy
 800e138:	f3bf 8f4f 	dsb	sy
 800e13c:	b662      	cpsie	i
 800e13e:	627b      	str	r3, [r7, #36]	; 0x24
}
 800e140:	bf00      	nop
 800e142:	e7fe      	b.n	800e142 <xQueueGenericSend+0x66>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800e144:	683b      	ldr	r3, [r7, #0]
 800e146:	2b02      	cmp	r3, #2
 800e148:	d103      	bne.n	800e152 <xQueueGenericSend+0x76>
 800e14a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e14c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e14e:	2b01      	cmp	r3, #1
 800e150:	d101      	bne.n	800e156 <xQueueGenericSend+0x7a>
 800e152:	2301      	movs	r3, #1
 800e154:	e000      	b.n	800e158 <xQueueGenericSend+0x7c>
 800e156:	2300      	movs	r3, #0
 800e158:	2b00      	cmp	r3, #0
 800e15a:	d10c      	bne.n	800e176 <xQueueGenericSend+0x9a>
	__asm volatile
 800e15c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e160:	b672      	cpsid	i
 800e162:	f383 8811 	msr	BASEPRI, r3
 800e166:	f3bf 8f6f 	isb	sy
 800e16a:	f3bf 8f4f 	dsb	sy
 800e16e:	b662      	cpsie	i
 800e170:	623b      	str	r3, [r7, #32]
}
 800e172:	bf00      	nop
 800e174:	e7fe      	b.n	800e174 <xQueueGenericSend+0x98>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e176:	f001 fa11 	bl	800f59c <xTaskGetSchedulerState>
 800e17a:	4603      	mov	r3, r0
 800e17c:	2b00      	cmp	r3, #0
 800e17e:	d102      	bne.n	800e186 <xQueueGenericSend+0xaa>
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	2b00      	cmp	r3, #0
 800e184:	d101      	bne.n	800e18a <xQueueGenericSend+0xae>
 800e186:	2301      	movs	r3, #1
 800e188:	e000      	b.n	800e18c <xQueueGenericSend+0xb0>
 800e18a:	2300      	movs	r3, #0
 800e18c:	2b00      	cmp	r3, #0
 800e18e:	d10c      	bne.n	800e1aa <xQueueGenericSend+0xce>
	__asm volatile
 800e190:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e194:	b672      	cpsid	i
 800e196:	f383 8811 	msr	BASEPRI, r3
 800e19a:	f3bf 8f6f 	isb	sy
 800e19e:	f3bf 8f4f 	dsb	sy
 800e1a2:	b662      	cpsie	i
 800e1a4:	61fb      	str	r3, [r7, #28]
}
 800e1a6:	bf00      	nop
 800e1a8:	e7fe      	b.n	800e1a8 <xQueueGenericSend+0xcc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e1aa:	f001 ff47 	bl	801003c <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800e1ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e1b0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e1b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e1b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e1b6:	429a      	cmp	r2, r3
 800e1b8:	d302      	bcc.n	800e1c0 <xQueueGenericSend+0xe4>
 800e1ba:	683b      	ldr	r3, [r7, #0]
 800e1bc:	2b02      	cmp	r3, #2
 800e1be:	d129      	bne.n	800e214 <xQueueGenericSend+0x138>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800e1c0:	683a      	ldr	r2, [r7, #0]
 800e1c2:	68b9      	ldr	r1, [r7, #8]
 800e1c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e1c6:	f000 fa15 	bl	800e5f4 <prvCopyDataToQueue>
 800e1ca:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e1cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e1ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e1d0:	2b00      	cmp	r3, #0
 800e1d2:	d010      	beq.n	800e1f6 <xQueueGenericSend+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e1d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e1d6:	3324      	adds	r3, #36	; 0x24
 800e1d8:	4618      	mov	r0, r3
 800e1da:	f000 fff1 	bl	800f1c0 <xTaskRemoveFromEventList>
 800e1de:	4603      	mov	r3, r0
 800e1e0:	2b00      	cmp	r3, #0
 800e1e2:	d013      	beq.n	800e20c <xQueueGenericSend+0x130>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800e1e4:	4b3f      	ldr	r3, [pc, #252]	; (800e2e4 <xQueueGenericSend+0x208>)
 800e1e6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e1ea:	601a      	str	r2, [r3, #0]
 800e1ec:	f3bf 8f4f 	dsb	sy
 800e1f0:	f3bf 8f6f 	isb	sy
 800e1f4:	e00a      	b.n	800e20c <xQueueGenericSend+0x130>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800e1f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e1f8:	2b00      	cmp	r3, #0
 800e1fa:	d007      	beq.n	800e20c <xQueueGenericSend+0x130>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800e1fc:	4b39      	ldr	r3, [pc, #228]	; (800e2e4 <xQueueGenericSend+0x208>)
 800e1fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e202:	601a      	str	r2, [r3, #0]
 800e204:	f3bf 8f4f 	dsb	sy
 800e208:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800e20c:	f001 ff4a 	bl	80100a4 <vPortExitCritical>
				return pdPASS;
 800e210:	2301      	movs	r3, #1
 800e212:	e063      	b.n	800e2dc <xQueueGenericSend+0x200>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	2b00      	cmp	r3, #0
 800e218:	d103      	bne.n	800e222 <xQueueGenericSend+0x146>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800e21a:	f001 ff43 	bl	80100a4 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800e21e:	2300      	movs	r3, #0
 800e220:	e05c      	b.n	800e2dc <xQueueGenericSend+0x200>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e222:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e224:	2b00      	cmp	r3, #0
 800e226:	d106      	bne.n	800e236 <xQueueGenericSend+0x15a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e228:	f107 0314 	add.w	r3, r7, #20
 800e22c:	4618      	mov	r0, r3
 800e22e:	f001 f855 	bl	800f2dc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e232:	2301      	movs	r3, #1
 800e234:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e236:	f001 ff35 	bl	80100a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e23a:	f000 fd93 	bl	800ed64 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e23e:	f001 fefd 	bl	801003c <vPortEnterCritical>
 800e242:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e244:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e248:	b25b      	sxtb	r3, r3
 800e24a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e24e:	d103      	bne.n	800e258 <xQueueGenericSend+0x17c>
 800e250:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e252:	2200      	movs	r2, #0
 800e254:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e258:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e25a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e25e:	b25b      	sxtb	r3, r3
 800e260:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e264:	d103      	bne.n	800e26e <xQueueGenericSend+0x192>
 800e266:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e268:	2200      	movs	r2, #0
 800e26a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e26e:	f001 ff19 	bl	80100a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e272:	1d3a      	adds	r2, r7, #4
 800e274:	f107 0314 	add.w	r3, r7, #20
 800e278:	4611      	mov	r1, r2
 800e27a:	4618      	mov	r0, r3
 800e27c:	f001 f844 	bl	800f308 <xTaskCheckForTimeOut>
 800e280:	4603      	mov	r3, r0
 800e282:	2b00      	cmp	r3, #0
 800e284:	d124      	bne.n	800e2d0 <xQueueGenericSend+0x1f4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800e286:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e288:	f000 faac 	bl	800e7e4 <prvIsQueueFull>
 800e28c:	4603      	mov	r3, r0
 800e28e:	2b00      	cmp	r3, #0
 800e290:	d018      	beq.n	800e2c4 <xQueueGenericSend+0x1e8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800e292:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e294:	3310      	adds	r3, #16
 800e296:	687a      	ldr	r2, [r7, #4]
 800e298:	4611      	mov	r1, r2
 800e29a:	4618      	mov	r0, r3
 800e29c:	f000 ff3c 	bl	800f118 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800e2a0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e2a2:	f000 fa37 	bl	800e714 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800e2a6:	f000 fd6b 	bl	800ed80 <xTaskResumeAll>
 800e2aa:	4603      	mov	r3, r0
 800e2ac:	2b00      	cmp	r3, #0
 800e2ae:	f47f af7c 	bne.w	800e1aa <xQueueGenericSend+0xce>
				{
					portYIELD_WITHIN_API();
 800e2b2:	4b0c      	ldr	r3, [pc, #48]	; (800e2e4 <xQueueGenericSend+0x208>)
 800e2b4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e2b8:	601a      	str	r2, [r3, #0]
 800e2ba:	f3bf 8f4f 	dsb	sy
 800e2be:	f3bf 8f6f 	isb	sy
 800e2c2:	e772      	b.n	800e1aa <xQueueGenericSend+0xce>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800e2c4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e2c6:	f000 fa25 	bl	800e714 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e2ca:	f000 fd59 	bl	800ed80 <xTaskResumeAll>
 800e2ce:	e76c      	b.n	800e1aa <xQueueGenericSend+0xce>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800e2d0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e2d2:	f000 fa1f 	bl	800e714 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e2d6:	f000 fd53 	bl	800ed80 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800e2da:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800e2dc:	4618      	mov	r0, r3
 800e2de:	3738      	adds	r7, #56	; 0x38
 800e2e0:	46bd      	mov	sp, r7
 800e2e2:	bd80      	pop	{r7, pc}
 800e2e4:	e000ed04 	.word	0xe000ed04

0800e2e8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800e2e8:	b580      	push	{r7, lr}
 800e2ea:	b08e      	sub	sp, #56	; 0x38
 800e2ec:	af00      	add	r7, sp, #0
 800e2ee:	60f8      	str	r0, [r7, #12]
 800e2f0:	60b9      	str	r1, [r7, #8]
 800e2f2:	607a      	str	r2, [r7, #4]
 800e2f4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800e2f6:	68fb      	ldr	r3, [r7, #12]
 800e2f8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800e2fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e2fc:	2b00      	cmp	r3, #0
 800e2fe:	d10c      	bne.n	800e31a <xQueueGenericSendFromISR+0x32>
	__asm volatile
 800e300:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e304:	b672      	cpsid	i
 800e306:	f383 8811 	msr	BASEPRI, r3
 800e30a:	f3bf 8f6f 	isb	sy
 800e30e:	f3bf 8f4f 	dsb	sy
 800e312:	b662      	cpsie	i
 800e314:	627b      	str	r3, [r7, #36]	; 0x24
}
 800e316:	bf00      	nop
 800e318:	e7fe      	b.n	800e318 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e31a:	68bb      	ldr	r3, [r7, #8]
 800e31c:	2b00      	cmp	r3, #0
 800e31e:	d103      	bne.n	800e328 <xQueueGenericSendFromISR+0x40>
 800e320:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e322:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e324:	2b00      	cmp	r3, #0
 800e326:	d101      	bne.n	800e32c <xQueueGenericSendFromISR+0x44>
 800e328:	2301      	movs	r3, #1
 800e32a:	e000      	b.n	800e32e <xQueueGenericSendFromISR+0x46>
 800e32c:	2300      	movs	r3, #0
 800e32e:	2b00      	cmp	r3, #0
 800e330:	d10c      	bne.n	800e34c <xQueueGenericSendFromISR+0x64>
	__asm volatile
 800e332:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e336:	b672      	cpsid	i
 800e338:	f383 8811 	msr	BASEPRI, r3
 800e33c:	f3bf 8f6f 	isb	sy
 800e340:	f3bf 8f4f 	dsb	sy
 800e344:	b662      	cpsie	i
 800e346:	623b      	str	r3, [r7, #32]
}
 800e348:	bf00      	nop
 800e34a:	e7fe      	b.n	800e34a <xQueueGenericSendFromISR+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800e34c:	683b      	ldr	r3, [r7, #0]
 800e34e:	2b02      	cmp	r3, #2
 800e350:	d103      	bne.n	800e35a <xQueueGenericSendFromISR+0x72>
 800e352:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e354:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e356:	2b01      	cmp	r3, #1
 800e358:	d101      	bne.n	800e35e <xQueueGenericSendFromISR+0x76>
 800e35a:	2301      	movs	r3, #1
 800e35c:	e000      	b.n	800e360 <xQueueGenericSendFromISR+0x78>
 800e35e:	2300      	movs	r3, #0
 800e360:	2b00      	cmp	r3, #0
 800e362:	d10c      	bne.n	800e37e <xQueueGenericSendFromISR+0x96>
	__asm volatile
 800e364:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e368:	b672      	cpsid	i
 800e36a:	f383 8811 	msr	BASEPRI, r3
 800e36e:	f3bf 8f6f 	isb	sy
 800e372:	f3bf 8f4f 	dsb	sy
 800e376:	b662      	cpsie	i
 800e378:	61fb      	str	r3, [r7, #28]
}
 800e37a:	bf00      	nop
 800e37c:	e7fe      	b.n	800e37c <xQueueGenericSendFromISR+0x94>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800e37e:	f001 ff45 	bl	801020c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800e382:	f3ef 8211 	mrs	r2, BASEPRI
 800e386:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e38a:	b672      	cpsid	i
 800e38c:	f383 8811 	msr	BASEPRI, r3
 800e390:	f3bf 8f6f 	isb	sy
 800e394:	f3bf 8f4f 	dsb	sy
 800e398:	b662      	cpsie	i
 800e39a:	61ba      	str	r2, [r7, #24]
 800e39c:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800e39e:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800e3a0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800e3a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3a4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e3a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3a8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e3aa:	429a      	cmp	r2, r3
 800e3ac:	d302      	bcc.n	800e3b4 <xQueueGenericSendFromISR+0xcc>
 800e3ae:	683b      	ldr	r3, [r7, #0]
 800e3b0:	2b02      	cmp	r3, #2
 800e3b2:	d12c      	bne.n	800e40e <xQueueGenericSendFromISR+0x126>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800e3b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3b6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e3ba:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800e3be:	683a      	ldr	r2, [r7, #0]
 800e3c0:	68b9      	ldr	r1, [r7, #8]
 800e3c2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800e3c4:	f000 f916 	bl	800e5f4 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800e3c8:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800e3cc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e3d0:	d112      	bne.n	800e3f8 <xQueueGenericSendFromISR+0x110>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e3d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e3d6:	2b00      	cmp	r3, #0
 800e3d8:	d016      	beq.n	800e408 <xQueueGenericSendFromISR+0x120>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e3da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e3dc:	3324      	adds	r3, #36	; 0x24
 800e3de:	4618      	mov	r0, r3
 800e3e0:	f000 feee 	bl	800f1c0 <xTaskRemoveFromEventList>
 800e3e4:	4603      	mov	r3, r0
 800e3e6:	2b00      	cmp	r3, #0
 800e3e8:	d00e      	beq.n	800e408 <xQueueGenericSendFromISR+0x120>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800e3ea:	687b      	ldr	r3, [r7, #4]
 800e3ec:	2b00      	cmp	r3, #0
 800e3ee:	d00b      	beq.n	800e408 <xQueueGenericSendFromISR+0x120>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800e3f0:	687b      	ldr	r3, [r7, #4]
 800e3f2:	2201      	movs	r2, #1
 800e3f4:	601a      	str	r2, [r3, #0]
 800e3f6:	e007      	b.n	800e408 <xQueueGenericSendFromISR+0x120>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800e3f8:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800e3fc:	3301      	adds	r3, #1
 800e3fe:	b2db      	uxtb	r3, r3
 800e400:	b25a      	sxtb	r2, r3
 800e402:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e404:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 800e408:	2301      	movs	r3, #1
 800e40a:	637b      	str	r3, [r7, #52]	; 0x34
		{
 800e40c:	e001      	b.n	800e412 <xQueueGenericSendFromISR+0x12a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800e40e:	2300      	movs	r3, #0
 800e410:	637b      	str	r3, [r7, #52]	; 0x34
 800e412:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e414:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800e416:	693b      	ldr	r3, [r7, #16]
 800e418:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800e41c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800e41e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800e420:	4618      	mov	r0, r3
 800e422:	3738      	adds	r7, #56	; 0x38
 800e424:	46bd      	mov	sp, r7
 800e426:	bd80      	pop	{r7, pc}

0800e428 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800e428:	b580      	push	{r7, lr}
 800e42a:	b08c      	sub	sp, #48	; 0x30
 800e42c:	af00      	add	r7, sp, #0
 800e42e:	60f8      	str	r0, [r7, #12]
 800e430:	60b9      	str	r1, [r7, #8]
 800e432:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800e434:	2300      	movs	r3, #0
 800e436:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800e438:	68fb      	ldr	r3, [r7, #12]
 800e43a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800e43c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e43e:	2b00      	cmp	r3, #0
 800e440:	d10c      	bne.n	800e45c <xQueueReceive+0x34>
	__asm volatile
 800e442:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e446:	b672      	cpsid	i
 800e448:	f383 8811 	msr	BASEPRI, r3
 800e44c:	f3bf 8f6f 	isb	sy
 800e450:	f3bf 8f4f 	dsb	sy
 800e454:	b662      	cpsie	i
 800e456:	623b      	str	r3, [r7, #32]
}
 800e458:	bf00      	nop
 800e45a:	e7fe      	b.n	800e45a <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800e45c:	68bb      	ldr	r3, [r7, #8]
 800e45e:	2b00      	cmp	r3, #0
 800e460:	d103      	bne.n	800e46a <xQueueReceive+0x42>
 800e462:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e466:	2b00      	cmp	r3, #0
 800e468:	d101      	bne.n	800e46e <xQueueReceive+0x46>
 800e46a:	2301      	movs	r3, #1
 800e46c:	e000      	b.n	800e470 <xQueueReceive+0x48>
 800e46e:	2300      	movs	r3, #0
 800e470:	2b00      	cmp	r3, #0
 800e472:	d10c      	bne.n	800e48e <xQueueReceive+0x66>
	__asm volatile
 800e474:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e478:	b672      	cpsid	i
 800e47a:	f383 8811 	msr	BASEPRI, r3
 800e47e:	f3bf 8f6f 	isb	sy
 800e482:	f3bf 8f4f 	dsb	sy
 800e486:	b662      	cpsie	i
 800e488:	61fb      	str	r3, [r7, #28]
}
 800e48a:	bf00      	nop
 800e48c:	e7fe      	b.n	800e48c <xQueueReceive+0x64>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800e48e:	f001 f885 	bl	800f59c <xTaskGetSchedulerState>
 800e492:	4603      	mov	r3, r0
 800e494:	2b00      	cmp	r3, #0
 800e496:	d102      	bne.n	800e49e <xQueueReceive+0x76>
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	2b00      	cmp	r3, #0
 800e49c:	d101      	bne.n	800e4a2 <xQueueReceive+0x7a>
 800e49e:	2301      	movs	r3, #1
 800e4a0:	e000      	b.n	800e4a4 <xQueueReceive+0x7c>
 800e4a2:	2300      	movs	r3, #0
 800e4a4:	2b00      	cmp	r3, #0
 800e4a6:	d10c      	bne.n	800e4c2 <xQueueReceive+0x9a>
	__asm volatile
 800e4a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e4ac:	b672      	cpsid	i
 800e4ae:	f383 8811 	msr	BASEPRI, r3
 800e4b2:	f3bf 8f6f 	isb	sy
 800e4b6:	f3bf 8f4f 	dsb	sy
 800e4ba:	b662      	cpsie	i
 800e4bc:	61bb      	str	r3, [r7, #24]
}
 800e4be:	bf00      	nop
 800e4c0:	e7fe      	b.n	800e4c0 <xQueueReceive+0x98>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800e4c2:	f001 fdbb 	bl	801003c <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e4c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e4ca:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e4cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4ce:	2b00      	cmp	r3, #0
 800e4d0:	d01f      	beq.n	800e512 <xQueueReceive+0xea>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800e4d2:	68b9      	ldr	r1, [r7, #8]
 800e4d4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e4d6:	f000 f8f7 	bl	800e6c8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800e4da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e4dc:	1e5a      	subs	r2, r3, #1
 800e4de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4e0:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e4e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4e4:	691b      	ldr	r3, [r3, #16]
 800e4e6:	2b00      	cmp	r3, #0
 800e4e8:	d00f      	beq.n	800e50a <xQueueReceive+0xe2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e4ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e4ec:	3310      	adds	r3, #16
 800e4ee:	4618      	mov	r0, r3
 800e4f0:	f000 fe66 	bl	800f1c0 <xTaskRemoveFromEventList>
 800e4f4:	4603      	mov	r3, r0
 800e4f6:	2b00      	cmp	r3, #0
 800e4f8:	d007      	beq.n	800e50a <xQueueReceive+0xe2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800e4fa:	4b3d      	ldr	r3, [pc, #244]	; (800e5f0 <xQueueReceive+0x1c8>)
 800e4fc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e500:	601a      	str	r2, [r3, #0]
 800e502:	f3bf 8f4f 	dsb	sy
 800e506:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800e50a:	f001 fdcb 	bl	80100a4 <vPortExitCritical>
				return pdPASS;
 800e50e:	2301      	movs	r3, #1
 800e510:	e069      	b.n	800e5e6 <xQueueReceive+0x1be>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800e512:	687b      	ldr	r3, [r7, #4]
 800e514:	2b00      	cmp	r3, #0
 800e516:	d103      	bne.n	800e520 <xQueueReceive+0xf8>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800e518:	f001 fdc4 	bl	80100a4 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800e51c:	2300      	movs	r3, #0
 800e51e:	e062      	b.n	800e5e6 <xQueueReceive+0x1be>
				}
				else if( xEntryTimeSet == pdFALSE )
 800e520:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e522:	2b00      	cmp	r3, #0
 800e524:	d106      	bne.n	800e534 <xQueueReceive+0x10c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800e526:	f107 0310 	add.w	r3, r7, #16
 800e52a:	4618      	mov	r0, r3
 800e52c:	f000 fed6 	bl	800f2dc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800e530:	2301      	movs	r3, #1
 800e532:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800e534:	f001 fdb6 	bl	80100a4 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800e538:	f000 fc14 	bl	800ed64 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800e53c:	f001 fd7e 	bl	801003c <vPortEnterCritical>
 800e540:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e542:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e546:	b25b      	sxtb	r3, r3
 800e548:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e54c:	d103      	bne.n	800e556 <xQueueReceive+0x12e>
 800e54e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e550:	2200      	movs	r2, #0
 800e552:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e556:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e558:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e55c:	b25b      	sxtb	r3, r3
 800e55e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e562:	d103      	bne.n	800e56c <xQueueReceive+0x144>
 800e564:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e566:	2200      	movs	r2, #0
 800e568:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e56c:	f001 fd9a 	bl	80100a4 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800e570:	1d3a      	adds	r2, r7, #4
 800e572:	f107 0310 	add.w	r3, r7, #16
 800e576:	4611      	mov	r1, r2
 800e578:	4618      	mov	r0, r3
 800e57a:	f000 fec5 	bl	800f308 <xTaskCheckForTimeOut>
 800e57e:	4603      	mov	r3, r0
 800e580:	2b00      	cmp	r3, #0
 800e582:	d123      	bne.n	800e5cc <xQueueReceive+0x1a4>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e584:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e586:	f000 f917 	bl	800e7b8 <prvIsQueueEmpty>
 800e58a:	4603      	mov	r3, r0
 800e58c:	2b00      	cmp	r3, #0
 800e58e:	d017      	beq.n	800e5c0 <xQueueReceive+0x198>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800e590:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e592:	3324      	adds	r3, #36	; 0x24
 800e594:	687a      	ldr	r2, [r7, #4]
 800e596:	4611      	mov	r1, r2
 800e598:	4618      	mov	r0, r3
 800e59a:	f000 fdbd 	bl	800f118 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800e59e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e5a0:	f000 f8b8 	bl	800e714 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800e5a4:	f000 fbec 	bl	800ed80 <xTaskResumeAll>
 800e5a8:	4603      	mov	r3, r0
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	d189      	bne.n	800e4c2 <xQueueReceive+0x9a>
				{
					portYIELD_WITHIN_API();
 800e5ae:	4b10      	ldr	r3, [pc, #64]	; (800e5f0 <xQueueReceive+0x1c8>)
 800e5b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800e5b4:	601a      	str	r2, [r3, #0]
 800e5b6:	f3bf 8f4f 	dsb	sy
 800e5ba:	f3bf 8f6f 	isb	sy
 800e5be:	e780      	b.n	800e4c2 <xQueueReceive+0x9a>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800e5c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e5c2:	f000 f8a7 	bl	800e714 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800e5c6:	f000 fbdb 	bl	800ed80 <xTaskResumeAll>
 800e5ca:	e77a      	b.n	800e4c2 <xQueueReceive+0x9a>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800e5cc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e5ce:	f000 f8a1 	bl	800e714 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800e5d2:	f000 fbd5 	bl	800ed80 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800e5d6:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800e5d8:	f000 f8ee 	bl	800e7b8 <prvIsQueueEmpty>
 800e5dc:	4603      	mov	r3, r0
 800e5de:	2b00      	cmp	r3, #0
 800e5e0:	f43f af6f 	beq.w	800e4c2 <xQueueReceive+0x9a>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800e5e4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800e5e6:	4618      	mov	r0, r3
 800e5e8:	3730      	adds	r7, #48	; 0x30
 800e5ea:	46bd      	mov	sp, r7
 800e5ec:	bd80      	pop	{r7, pc}
 800e5ee:	bf00      	nop
 800e5f0:	e000ed04 	.word	0xe000ed04

0800e5f4 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800e5f4:	b580      	push	{r7, lr}
 800e5f6:	b086      	sub	sp, #24
 800e5f8:	af00      	add	r7, sp, #0
 800e5fa:	60f8      	str	r0, [r7, #12]
 800e5fc:	60b9      	str	r1, [r7, #8]
 800e5fe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800e600:	2300      	movs	r3, #0
 800e602:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800e604:	68fb      	ldr	r3, [r7, #12]
 800e606:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e608:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800e60a:	68fb      	ldr	r3, [r7, #12]
 800e60c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e60e:	2b00      	cmp	r3, #0
 800e610:	d10d      	bne.n	800e62e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800e612:	68fb      	ldr	r3, [r7, #12]
 800e614:	681b      	ldr	r3, [r3, #0]
 800e616:	2b00      	cmp	r3, #0
 800e618:	d14d      	bne.n	800e6b6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800e61a:	68fb      	ldr	r3, [r7, #12]
 800e61c:	689b      	ldr	r3, [r3, #8]
 800e61e:	4618      	mov	r0, r3
 800e620:	f000 ffda 	bl	800f5d8 <xTaskPriorityDisinherit>
 800e624:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800e626:	68fb      	ldr	r3, [r7, #12]
 800e628:	2200      	movs	r2, #0
 800e62a:	609a      	str	r2, [r3, #8]
 800e62c:	e043      	b.n	800e6b6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	2b00      	cmp	r3, #0
 800e632:	d119      	bne.n	800e668 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800e634:	68fb      	ldr	r3, [r7, #12]
 800e636:	6858      	ldr	r0, [r3, #4]
 800e638:	68fb      	ldr	r3, [r7, #12]
 800e63a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e63c:	461a      	mov	r2, r3
 800e63e:	68b9      	ldr	r1, [r7, #8]
 800e640:	f012 faf5 	bl	8020c2e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800e644:	68fb      	ldr	r3, [r7, #12]
 800e646:	685a      	ldr	r2, [r3, #4]
 800e648:	68fb      	ldr	r3, [r7, #12]
 800e64a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e64c:	441a      	add	r2, r3
 800e64e:	68fb      	ldr	r3, [r7, #12]
 800e650:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e652:	68fb      	ldr	r3, [r7, #12]
 800e654:	685a      	ldr	r2, [r3, #4]
 800e656:	68fb      	ldr	r3, [r7, #12]
 800e658:	689b      	ldr	r3, [r3, #8]
 800e65a:	429a      	cmp	r2, r3
 800e65c:	d32b      	bcc.n	800e6b6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800e65e:	68fb      	ldr	r3, [r7, #12]
 800e660:	681a      	ldr	r2, [r3, #0]
 800e662:	68fb      	ldr	r3, [r7, #12]
 800e664:	605a      	str	r2, [r3, #4]
 800e666:	e026      	b.n	800e6b6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800e668:	68fb      	ldr	r3, [r7, #12]
 800e66a:	68d8      	ldr	r0, [r3, #12]
 800e66c:	68fb      	ldr	r3, [r7, #12]
 800e66e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e670:	461a      	mov	r2, r3
 800e672:	68b9      	ldr	r1, [r7, #8]
 800e674:	f012 fadb 	bl	8020c2e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800e678:	68fb      	ldr	r3, [r7, #12]
 800e67a:	68da      	ldr	r2, [r3, #12]
 800e67c:	68fb      	ldr	r3, [r7, #12]
 800e67e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e680:	425b      	negs	r3, r3
 800e682:	441a      	add	r2, r3
 800e684:	68fb      	ldr	r3, [r7, #12]
 800e686:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800e688:	68fb      	ldr	r3, [r7, #12]
 800e68a:	68da      	ldr	r2, [r3, #12]
 800e68c:	68fb      	ldr	r3, [r7, #12]
 800e68e:	681b      	ldr	r3, [r3, #0]
 800e690:	429a      	cmp	r2, r3
 800e692:	d207      	bcs.n	800e6a4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800e694:	68fb      	ldr	r3, [r7, #12]
 800e696:	689a      	ldr	r2, [r3, #8]
 800e698:	68fb      	ldr	r3, [r7, #12]
 800e69a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e69c:	425b      	negs	r3, r3
 800e69e:	441a      	add	r2, r3
 800e6a0:	68fb      	ldr	r3, [r7, #12]
 800e6a2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800e6a4:	687b      	ldr	r3, [r7, #4]
 800e6a6:	2b02      	cmp	r3, #2
 800e6a8:	d105      	bne.n	800e6b6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800e6aa:	693b      	ldr	r3, [r7, #16]
 800e6ac:	2b00      	cmp	r3, #0
 800e6ae:	d002      	beq.n	800e6b6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800e6b0:	693b      	ldr	r3, [r7, #16]
 800e6b2:	3b01      	subs	r3, #1
 800e6b4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800e6b6:	693b      	ldr	r3, [r7, #16]
 800e6b8:	1c5a      	adds	r2, r3, #1
 800e6ba:	68fb      	ldr	r3, [r7, #12]
 800e6bc:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800e6be:	697b      	ldr	r3, [r7, #20]
}
 800e6c0:	4618      	mov	r0, r3
 800e6c2:	3718      	adds	r7, #24
 800e6c4:	46bd      	mov	sp, r7
 800e6c6:	bd80      	pop	{r7, pc}

0800e6c8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800e6c8:	b580      	push	{r7, lr}
 800e6ca:	b082      	sub	sp, #8
 800e6cc:	af00      	add	r7, sp, #0
 800e6ce:	6078      	str	r0, [r7, #4]
 800e6d0:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800e6d2:	687b      	ldr	r3, [r7, #4]
 800e6d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e6d6:	2b00      	cmp	r3, #0
 800e6d8:	d018      	beq.n	800e70c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800e6da:	687b      	ldr	r3, [r7, #4]
 800e6dc:	68da      	ldr	r2, [r3, #12]
 800e6de:	687b      	ldr	r3, [r7, #4]
 800e6e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e6e2:	441a      	add	r2, r3
 800e6e4:	687b      	ldr	r3, [r7, #4]
 800e6e6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	68da      	ldr	r2, [r3, #12]
 800e6ec:	687b      	ldr	r3, [r7, #4]
 800e6ee:	689b      	ldr	r3, [r3, #8]
 800e6f0:	429a      	cmp	r2, r3
 800e6f2:	d303      	bcc.n	800e6fc <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800e6f4:	687b      	ldr	r3, [r7, #4]
 800e6f6:	681a      	ldr	r2, [r3, #0]
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800e6fc:	687b      	ldr	r3, [r7, #4]
 800e6fe:	68d9      	ldr	r1, [r3, #12]
 800e700:	687b      	ldr	r3, [r7, #4]
 800e702:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e704:	461a      	mov	r2, r3
 800e706:	6838      	ldr	r0, [r7, #0]
 800e708:	f012 fa91 	bl	8020c2e <memcpy>
	}
}
 800e70c:	bf00      	nop
 800e70e:	3708      	adds	r7, #8
 800e710:	46bd      	mov	sp, r7
 800e712:	bd80      	pop	{r7, pc}

0800e714 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800e714:	b580      	push	{r7, lr}
 800e716:	b084      	sub	sp, #16
 800e718:	af00      	add	r7, sp, #0
 800e71a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800e71c:	f001 fc8e 	bl	801003c <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800e720:	687b      	ldr	r3, [r7, #4]
 800e722:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e726:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e728:	e011      	b.n	800e74e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e72e:	2b00      	cmp	r3, #0
 800e730:	d012      	beq.n	800e758 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	3324      	adds	r3, #36	; 0x24
 800e736:	4618      	mov	r0, r3
 800e738:	f000 fd42 	bl	800f1c0 <xTaskRemoveFromEventList>
 800e73c:	4603      	mov	r3, r0
 800e73e:	2b00      	cmp	r3, #0
 800e740:	d001      	beq.n	800e746 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800e742:	f000 fe47 	bl	800f3d4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800e746:	7bfb      	ldrb	r3, [r7, #15]
 800e748:	3b01      	subs	r3, #1
 800e74a:	b2db      	uxtb	r3, r3
 800e74c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800e74e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800e752:	2b00      	cmp	r3, #0
 800e754:	dce9      	bgt.n	800e72a <prvUnlockQueue+0x16>
 800e756:	e000      	b.n	800e75a <prvUnlockQueue+0x46>
					break;
 800e758:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800e75a:	687b      	ldr	r3, [r7, #4]
 800e75c:	22ff      	movs	r2, #255	; 0xff
 800e75e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 800e762:	f001 fc9f 	bl	80100a4 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800e766:	f001 fc69 	bl	801003c <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800e76a:	687b      	ldr	r3, [r7, #4]
 800e76c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e770:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e772:	e011      	b.n	800e798 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800e774:	687b      	ldr	r3, [r7, #4]
 800e776:	691b      	ldr	r3, [r3, #16]
 800e778:	2b00      	cmp	r3, #0
 800e77a:	d012      	beq.n	800e7a2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800e77c:	687b      	ldr	r3, [r7, #4]
 800e77e:	3310      	adds	r3, #16
 800e780:	4618      	mov	r0, r3
 800e782:	f000 fd1d 	bl	800f1c0 <xTaskRemoveFromEventList>
 800e786:	4603      	mov	r3, r0
 800e788:	2b00      	cmp	r3, #0
 800e78a:	d001      	beq.n	800e790 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800e78c:	f000 fe22 	bl	800f3d4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800e790:	7bbb      	ldrb	r3, [r7, #14]
 800e792:	3b01      	subs	r3, #1
 800e794:	b2db      	uxtb	r3, r3
 800e796:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800e798:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e79c:	2b00      	cmp	r3, #0
 800e79e:	dce9      	bgt.n	800e774 <prvUnlockQueue+0x60>
 800e7a0:	e000      	b.n	800e7a4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800e7a2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800e7a4:	687b      	ldr	r3, [r7, #4]
 800e7a6:	22ff      	movs	r2, #255	; 0xff
 800e7a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800e7ac:	f001 fc7a 	bl	80100a4 <vPortExitCritical>
}
 800e7b0:	bf00      	nop
 800e7b2:	3710      	adds	r7, #16
 800e7b4:	46bd      	mov	sp, r7
 800e7b6:	bd80      	pop	{r7, pc}

0800e7b8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800e7b8:	b580      	push	{r7, lr}
 800e7ba:	b084      	sub	sp, #16
 800e7bc:	af00      	add	r7, sp, #0
 800e7be:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e7c0:	f001 fc3c 	bl	801003c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800e7c4:	687b      	ldr	r3, [r7, #4]
 800e7c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e7c8:	2b00      	cmp	r3, #0
 800e7ca:	d102      	bne.n	800e7d2 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800e7cc:	2301      	movs	r3, #1
 800e7ce:	60fb      	str	r3, [r7, #12]
 800e7d0:	e001      	b.n	800e7d6 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800e7d2:	2300      	movs	r3, #0
 800e7d4:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e7d6:	f001 fc65 	bl	80100a4 <vPortExitCritical>

	return xReturn;
 800e7da:	68fb      	ldr	r3, [r7, #12]
}
 800e7dc:	4618      	mov	r0, r3
 800e7de:	3710      	adds	r7, #16
 800e7e0:	46bd      	mov	sp, r7
 800e7e2:	bd80      	pop	{r7, pc}

0800e7e4 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800e7e4:	b580      	push	{r7, lr}
 800e7e6:	b084      	sub	sp, #16
 800e7e8:	af00      	add	r7, sp, #0
 800e7ea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800e7ec:	f001 fc26 	bl	801003c <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800e7f0:	687b      	ldr	r3, [r7, #4]
 800e7f2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e7f8:	429a      	cmp	r2, r3
 800e7fa:	d102      	bne.n	800e802 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800e7fc:	2301      	movs	r3, #1
 800e7fe:	60fb      	str	r3, [r7, #12]
 800e800:	e001      	b.n	800e806 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800e802:	2300      	movs	r3, #0
 800e804:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800e806:	f001 fc4d 	bl	80100a4 <vPortExitCritical>

	return xReturn;
 800e80a:	68fb      	ldr	r3, [r7, #12]
}
 800e80c:	4618      	mov	r0, r3
 800e80e:	3710      	adds	r7, #16
 800e810:	46bd      	mov	sp, r7
 800e812:	bd80      	pop	{r7, pc}

0800e814 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800e814:	b480      	push	{r7}
 800e816:	b085      	sub	sp, #20
 800e818:	af00      	add	r7, sp, #0
 800e81a:	6078      	str	r0, [r7, #4]
 800e81c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e81e:	2300      	movs	r3, #0
 800e820:	60fb      	str	r3, [r7, #12]
 800e822:	e014      	b.n	800e84e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800e824:	4a0f      	ldr	r2, [pc, #60]	; (800e864 <vQueueAddToRegistry+0x50>)
 800e826:	68fb      	ldr	r3, [r7, #12]
 800e828:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800e82c:	2b00      	cmp	r3, #0
 800e82e:	d10b      	bne.n	800e848 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800e830:	490c      	ldr	r1, [pc, #48]	; (800e864 <vQueueAddToRegistry+0x50>)
 800e832:	68fb      	ldr	r3, [r7, #12]
 800e834:	683a      	ldr	r2, [r7, #0]
 800e836:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800e83a:	4a0a      	ldr	r2, [pc, #40]	; (800e864 <vQueueAddToRegistry+0x50>)
 800e83c:	68fb      	ldr	r3, [r7, #12]
 800e83e:	00db      	lsls	r3, r3, #3
 800e840:	4413      	add	r3, r2
 800e842:	687a      	ldr	r2, [r7, #4]
 800e844:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800e846:	e006      	b.n	800e856 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800e848:	68fb      	ldr	r3, [r7, #12]
 800e84a:	3301      	adds	r3, #1
 800e84c:	60fb      	str	r3, [r7, #12]
 800e84e:	68fb      	ldr	r3, [r7, #12]
 800e850:	2b07      	cmp	r3, #7
 800e852:	d9e7      	bls.n	800e824 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800e854:	bf00      	nop
 800e856:	bf00      	nop
 800e858:	3714      	adds	r7, #20
 800e85a:	46bd      	mov	sp, r7
 800e85c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e860:	4770      	bx	lr
 800e862:	bf00      	nop
 800e864:	2000c630 	.word	0x2000c630

0800e868 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800e868:	b580      	push	{r7, lr}
 800e86a:	b086      	sub	sp, #24
 800e86c:	af00      	add	r7, sp, #0
 800e86e:	60f8      	str	r0, [r7, #12]
 800e870:	60b9      	str	r1, [r7, #8]
 800e872:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800e874:	68fb      	ldr	r3, [r7, #12]
 800e876:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800e878:	f001 fbe0 	bl	801003c <vPortEnterCritical>
 800e87c:	697b      	ldr	r3, [r7, #20]
 800e87e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800e882:	b25b      	sxtb	r3, r3
 800e884:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e888:	d103      	bne.n	800e892 <vQueueWaitForMessageRestricted+0x2a>
 800e88a:	697b      	ldr	r3, [r7, #20]
 800e88c:	2200      	movs	r2, #0
 800e88e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800e892:	697b      	ldr	r3, [r7, #20]
 800e894:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800e898:	b25b      	sxtb	r3, r3
 800e89a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e89e:	d103      	bne.n	800e8a8 <vQueueWaitForMessageRestricted+0x40>
 800e8a0:	697b      	ldr	r3, [r7, #20]
 800e8a2:	2200      	movs	r2, #0
 800e8a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800e8a8:	f001 fbfc 	bl	80100a4 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800e8ac:	697b      	ldr	r3, [r7, #20]
 800e8ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e8b0:	2b00      	cmp	r3, #0
 800e8b2:	d106      	bne.n	800e8c2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800e8b4:	697b      	ldr	r3, [r7, #20]
 800e8b6:	3324      	adds	r3, #36	; 0x24
 800e8b8:	687a      	ldr	r2, [r7, #4]
 800e8ba:	68b9      	ldr	r1, [r7, #8]
 800e8bc:	4618      	mov	r0, r3
 800e8be:	f000 fc51 	bl	800f164 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800e8c2:	6978      	ldr	r0, [r7, #20]
 800e8c4:	f7ff ff26 	bl	800e714 <prvUnlockQueue>
	}
 800e8c8:	bf00      	nop
 800e8ca:	3718      	adds	r7, #24
 800e8cc:	46bd      	mov	sp, r7
 800e8ce:	bd80      	pop	{r7, pc}

0800e8d0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800e8d0:	b580      	push	{r7, lr}
 800e8d2:	b08e      	sub	sp, #56	; 0x38
 800e8d4:	af04      	add	r7, sp, #16
 800e8d6:	60f8      	str	r0, [r7, #12]
 800e8d8:	60b9      	str	r1, [r7, #8]
 800e8da:	607a      	str	r2, [r7, #4]
 800e8dc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800e8de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e8e0:	2b00      	cmp	r3, #0
 800e8e2:	d10c      	bne.n	800e8fe <xTaskCreateStatic+0x2e>
	__asm volatile
 800e8e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e8e8:	b672      	cpsid	i
 800e8ea:	f383 8811 	msr	BASEPRI, r3
 800e8ee:	f3bf 8f6f 	isb	sy
 800e8f2:	f3bf 8f4f 	dsb	sy
 800e8f6:	b662      	cpsie	i
 800e8f8:	623b      	str	r3, [r7, #32]
}
 800e8fa:	bf00      	nop
 800e8fc:	e7fe      	b.n	800e8fc <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 800e8fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e900:	2b00      	cmp	r3, #0
 800e902:	d10c      	bne.n	800e91e <xTaskCreateStatic+0x4e>
	__asm volatile
 800e904:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e908:	b672      	cpsid	i
 800e90a:	f383 8811 	msr	BASEPRI, r3
 800e90e:	f3bf 8f6f 	isb	sy
 800e912:	f3bf 8f4f 	dsb	sy
 800e916:	b662      	cpsie	i
 800e918:	61fb      	str	r3, [r7, #28]
}
 800e91a:	bf00      	nop
 800e91c:	e7fe      	b.n	800e91c <xTaskCreateStatic+0x4c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800e91e:	235c      	movs	r3, #92	; 0x5c
 800e920:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800e922:	693b      	ldr	r3, [r7, #16]
 800e924:	2b5c      	cmp	r3, #92	; 0x5c
 800e926:	d00c      	beq.n	800e942 <xTaskCreateStatic+0x72>
	__asm volatile
 800e928:	f04f 0350 	mov.w	r3, #80	; 0x50
 800e92c:	b672      	cpsid	i
 800e92e:	f383 8811 	msr	BASEPRI, r3
 800e932:	f3bf 8f6f 	isb	sy
 800e936:	f3bf 8f4f 	dsb	sy
 800e93a:	b662      	cpsie	i
 800e93c:	61bb      	str	r3, [r7, #24]
}
 800e93e:	bf00      	nop
 800e940:	e7fe      	b.n	800e940 <xTaskCreateStatic+0x70>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800e942:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800e944:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e946:	2b00      	cmp	r3, #0
 800e948:	d01e      	beq.n	800e988 <xTaskCreateStatic+0xb8>
 800e94a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800e94c:	2b00      	cmp	r3, #0
 800e94e:	d01b      	beq.n	800e988 <xTaskCreateStatic+0xb8>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800e950:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e952:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800e954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e956:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800e958:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800e95a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e95c:	2202      	movs	r2, #2
 800e95e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800e962:	2300      	movs	r3, #0
 800e964:	9303      	str	r3, [sp, #12]
 800e966:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e968:	9302      	str	r3, [sp, #8]
 800e96a:	f107 0314 	add.w	r3, r7, #20
 800e96e:	9301      	str	r3, [sp, #4]
 800e970:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e972:	9300      	str	r3, [sp, #0]
 800e974:	683b      	ldr	r3, [r7, #0]
 800e976:	687a      	ldr	r2, [r7, #4]
 800e978:	68b9      	ldr	r1, [r7, #8]
 800e97a:	68f8      	ldr	r0, [r7, #12]
 800e97c:	f000 f850 	bl	800ea20 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800e980:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800e982:	f000 f8df 	bl	800eb44 <prvAddNewTaskToReadyList>
 800e986:	e001      	b.n	800e98c <xTaskCreateStatic+0xbc>
		}
		else
		{
			xReturn = NULL;
 800e988:	2300      	movs	r3, #0
 800e98a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800e98c:	697b      	ldr	r3, [r7, #20]
	}
 800e98e:	4618      	mov	r0, r3
 800e990:	3728      	adds	r7, #40	; 0x28
 800e992:	46bd      	mov	sp, r7
 800e994:	bd80      	pop	{r7, pc}

0800e996 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800e996:	b580      	push	{r7, lr}
 800e998:	b08c      	sub	sp, #48	; 0x30
 800e99a:	af04      	add	r7, sp, #16
 800e99c:	60f8      	str	r0, [r7, #12]
 800e99e:	60b9      	str	r1, [r7, #8]
 800e9a0:	603b      	str	r3, [r7, #0]
 800e9a2:	4613      	mov	r3, r2
 800e9a4:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800e9a6:	88fb      	ldrh	r3, [r7, #6]
 800e9a8:	009b      	lsls	r3, r3, #2
 800e9aa:	4618      	mov	r0, r3
 800e9ac:	f001 fc72 	bl	8010294 <pvPortMalloc>
 800e9b0:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800e9b2:	697b      	ldr	r3, [r7, #20]
 800e9b4:	2b00      	cmp	r3, #0
 800e9b6:	d00e      	beq.n	800e9d6 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800e9b8:	205c      	movs	r0, #92	; 0x5c
 800e9ba:	f001 fc6b 	bl	8010294 <pvPortMalloc>
 800e9be:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800e9c0:	69fb      	ldr	r3, [r7, #28]
 800e9c2:	2b00      	cmp	r3, #0
 800e9c4:	d003      	beq.n	800e9ce <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800e9c6:	69fb      	ldr	r3, [r7, #28]
 800e9c8:	697a      	ldr	r2, [r7, #20]
 800e9ca:	631a      	str	r2, [r3, #48]	; 0x30
 800e9cc:	e005      	b.n	800e9da <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800e9ce:	6978      	ldr	r0, [r7, #20]
 800e9d0:	f001 fd2a 	bl	8010428 <vPortFree>
 800e9d4:	e001      	b.n	800e9da <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800e9d6:	2300      	movs	r3, #0
 800e9d8:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800e9da:	69fb      	ldr	r3, [r7, #28]
 800e9dc:	2b00      	cmp	r3, #0
 800e9de:	d017      	beq.n	800ea10 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800e9e0:	69fb      	ldr	r3, [r7, #28]
 800e9e2:	2200      	movs	r2, #0
 800e9e4:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800e9e8:	88fa      	ldrh	r2, [r7, #6]
 800e9ea:	2300      	movs	r3, #0
 800e9ec:	9303      	str	r3, [sp, #12]
 800e9ee:	69fb      	ldr	r3, [r7, #28]
 800e9f0:	9302      	str	r3, [sp, #8]
 800e9f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e9f4:	9301      	str	r3, [sp, #4]
 800e9f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e9f8:	9300      	str	r3, [sp, #0]
 800e9fa:	683b      	ldr	r3, [r7, #0]
 800e9fc:	68b9      	ldr	r1, [r7, #8]
 800e9fe:	68f8      	ldr	r0, [r7, #12]
 800ea00:	f000 f80e 	bl	800ea20 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800ea04:	69f8      	ldr	r0, [r7, #28]
 800ea06:	f000 f89d 	bl	800eb44 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800ea0a:	2301      	movs	r3, #1
 800ea0c:	61bb      	str	r3, [r7, #24]
 800ea0e:	e002      	b.n	800ea16 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800ea10:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ea14:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800ea16:	69bb      	ldr	r3, [r7, #24]
	}
 800ea18:	4618      	mov	r0, r3
 800ea1a:	3720      	adds	r7, #32
 800ea1c:	46bd      	mov	sp, r7
 800ea1e:	bd80      	pop	{r7, pc}

0800ea20 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800ea20:	b580      	push	{r7, lr}
 800ea22:	b088      	sub	sp, #32
 800ea24:	af00      	add	r7, sp, #0
 800ea26:	60f8      	str	r0, [r7, #12]
 800ea28:	60b9      	str	r1, [r7, #8]
 800ea2a:	607a      	str	r2, [r7, #4]
 800ea2c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800ea2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea30:	6b18      	ldr	r0, [r3, #48]	; 0x30
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	009b      	lsls	r3, r3, #2
 800ea36:	461a      	mov	r2, r3
 800ea38:	21a5      	movs	r1, #165	; 0xa5
 800ea3a:	f012 f82b 	bl	8020a94 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800ea3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea40:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ea42:	6879      	ldr	r1, [r7, #4]
 800ea44:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 800ea48:	440b      	add	r3, r1
 800ea4a:	009b      	lsls	r3, r3, #2
 800ea4c:	4413      	add	r3, r2
 800ea4e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800ea50:	69bb      	ldr	r3, [r7, #24]
 800ea52:	f023 0307 	bic.w	r3, r3, #7
 800ea56:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800ea58:	69bb      	ldr	r3, [r7, #24]
 800ea5a:	f003 0307 	and.w	r3, r3, #7
 800ea5e:	2b00      	cmp	r3, #0
 800ea60:	d00c      	beq.n	800ea7c <prvInitialiseNewTask+0x5c>
	__asm volatile
 800ea62:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ea66:	b672      	cpsid	i
 800ea68:	f383 8811 	msr	BASEPRI, r3
 800ea6c:	f3bf 8f6f 	isb	sy
 800ea70:	f3bf 8f4f 	dsb	sy
 800ea74:	b662      	cpsie	i
 800ea76:	617b      	str	r3, [r7, #20]
}
 800ea78:	bf00      	nop
 800ea7a:	e7fe      	b.n	800ea7a <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800ea7c:	68bb      	ldr	r3, [r7, #8]
 800ea7e:	2b00      	cmp	r3, #0
 800ea80:	d01f      	beq.n	800eac2 <prvInitialiseNewTask+0xa2>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800ea82:	2300      	movs	r3, #0
 800ea84:	61fb      	str	r3, [r7, #28]
 800ea86:	e012      	b.n	800eaae <prvInitialiseNewTask+0x8e>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800ea88:	68ba      	ldr	r2, [r7, #8]
 800ea8a:	69fb      	ldr	r3, [r7, #28]
 800ea8c:	4413      	add	r3, r2
 800ea8e:	7819      	ldrb	r1, [r3, #0]
 800ea90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ea92:	69fb      	ldr	r3, [r7, #28]
 800ea94:	4413      	add	r3, r2
 800ea96:	3334      	adds	r3, #52	; 0x34
 800ea98:	460a      	mov	r2, r1
 800ea9a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800ea9c:	68ba      	ldr	r2, [r7, #8]
 800ea9e:	69fb      	ldr	r3, [r7, #28]
 800eaa0:	4413      	add	r3, r2
 800eaa2:	781b      	ldrb	r3, [r3, #0]
 800eaa4:	2b00      	cmp	r3, #0
 800eaa6:	d006      	beq.n	800eab6 <prvInitialiseNewTask+0x96>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800eaa8:	69fb      	ldr	r3, [r7, #28]
 800eaaa:	3301      	adds	r3, #1
 800eaac:	61fb      	str	r3, [r7, #28]
 800eaae:	69fb      	ldr	r3, [r7, #28]
 800eab0:	2b0f      	cmp	r3, #15
 800eab2:	d9e9      	bls.n	800ea88 <prvInitialiseNewTask+0x68>
 800eab4:	e000      	b.n	800eab8 <prvInitialiseNewTask+0x98>
			{
				break;
 800eab6:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800eab8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eaba:	2200      	movs	r2, #0
 800eabc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800eac0:	e003      	b.n	800eaca <prvInitialiseNewTask+0xaa>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800eac2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eac4:	2200      	movs	r2, #0
 800eac6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800eaca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eacc:	2b37      	cmp	r3, #55	; 0x37
 800eace:	d901      	bls.n	800ead4 <prvInitialiseNewTask+0xb4>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800ead0:	2337      	movs	r3, #55	; 0x37
 800ead2:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800ead4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ead6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800ead8:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800eada:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eadc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800eade:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800eae0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eae2:	2200      	movs	r2, #0
 800eae4:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800eae6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eae8:	3304      	adds	r3, #4
 800eaea:	4618      	mov	r0, r3
 800eaec:	f7ff f952 	bl	800dd94 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800eaf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eaf2:	3318      	adds	r3, #24
 800eaf4:	4618      	mov	r0, r3
 800eaf6:	f7ff f94d 	bl	800dd94 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800eafa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eafc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800eafe:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800eb00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eb02:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800eb06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb08:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800eb0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb0c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800eb0e:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800eb10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb12:	2200      	movs	r2, #0
 800eb14:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800eb16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb18:	2200      	movs	r2, #0
 800eb1a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800eb1e:	683a      	ldr	r2, [r7, #0]
 800eb20:	68f9      	ldr	r1, [r7, #12]
 800eb22:	69b8      	ldr	r0, [r7, #24]
 800eb24:	f001 f97a 	bl	800fe1c <pxPortInitialiseStack>
 800eb28:	4602      	mov	r2, r0
 800eb2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800eb2c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800eb2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eb30:	2b00      	cmp	r3, #0
 800eb32:	d002      	beq.n	800eb3a <prvInitialiseNewTask+0x11a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800eb34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800eb36:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800eb38:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800eb3a:	bf00      	nop
 800eb3c:	3720      	adds	r7, #32
 800eb3e:	46bd      	mov	sp, r7
 800eb40:	bd80      	pop	{r7, pc}
	...

0800eb44 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800eb44:	b580      	push	{r7, lr}
 800eb46:	b082      	sub	sp, #8
 800eb48:	af00      	add	r7, sp, #0
 800eb4a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800eb4c:	f001 fa76 	bl	801003c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800eb50:	4b2d      	ldr	r3, [pc, #180]	; (800ec08 <prvAddNewTaskToReadyList+0xc4>)
 800eb52:	681b      	ldr	r3, [r3, #0]
 800eb54:	3301      	adds	r3, #1
 800eb56:	4a2c      	ldr	r2, [pc, #176]	; (800ec08 <prvAddNewTaskToReadyList+0xc4>)
 800eb58:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800eb5a:	4b2c      	ldr	r3, [pc, #176]	; (800ec0c <prvAddNewTaskToReadyList+0xc8>)
 800eb5c:	681b      	ldr	r3, [r3, #0]
 800eb5e:	2b00      	cmp	r3, #0
 800eb60:	d109      	bne.n	800eb76 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800eb62:	4a2a      	ldr	r2, [pc, #168]	; (800ec0c <prvAddNewTaskToReadyList+0xc8>)
 800eb64:	687b      	ldr	r3, [r7, #4]
 800eb66:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800eb68:	4b27      	ldr	r3, [pc, #156]	; (800ec08 <prvAddNewTaskToReadyList+0xc4>)
 800eb6a:	681b      	ldr	r3, [r3, #0]
 800eb6c:	2b01      	cmp	r3, #1
 800eb6e:	d110      	bne.n	800eb92 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800eb70:	f000 fc54 	bl	800f41c <prvInitialiseTaskLists>
 800eb74:	e00d      	b.n	800eb92 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800eb76:	4b26      	ldr	r3, [pc, #152]	; (800ec10 <prvAddNewTaskToReadyList+0xcc>)
 800eb78:	681b      	ldr	r3, [r3, #0]
 800eb7a:	2b00      	cmp	r3, #0
 800eb7c:	d109      	bne.n	800eb92 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800eb7e:	4b23      	ldr	r3, [pc, #140]	; (800ec0c <prvAddNewTaskToReadyList+0xc8>)
 800eb80:	681b      	ldr	r3, [r3, #0]
 800eb82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eb84:	687b      	ldr	r3, [r7, #4]
 800eb86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800eb88:	429a      	cmp	r2, r3
 800eb8a:	d802      	bhi.n	800eb92 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800eb8c:	4a1f      	ldr	r2, [pc, #124]	; (800ec0c <prvAddNewTaskToReadyList+0xc8>)
 800eb8e:	687b      	ldr	r3, [r7, #4]
 800eb90:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800eb92:	4b20      	ldr	r3, [pc, #128]	; (800ec14 <prvAddNewTaskToReadyList+0xd0>)
 800eb94:	681b      	ldr	r3, [r3, #0]
 800eb96:	3301      	adds	r3, #1
 800eb98:	4a1e      	ldr	r2, [pc, #120]	; (800ec14 <prvAddNewTaskToReadyList+0xd0>)
 800eb9a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800eb9c:	4b1d      	ldr	r3, [pc, #116]	; (800ec14 <prvAddNewTaskToReadyList+0xd0>)
 800eb9e:	681a      	ldr	r2, [r3, #0]
 800eba0:	687b      	ldr	r3, [r7, #4]
 800eba2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eba8:	4b1b      	ldr	r3, [pc, #108]	; (800ec18 <prvAddNewTaskToReadyList+0xd4>)
 800ebaa:	681b      	ldr	r3, [r3, #0]
 800ebac:	429a      	cmp	r2, r3
 800ebae:	d903      	bls.n	800ebb8 <prvAddNewTaskToReadyList+0x74>
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ebb4:	4a18      	ldr	r2, [pc, #96]	; (800ec18 <prvAddNewTaskToReadyList+0xd4>)
 800ebb6:	6013      	str	r3, [r2, #0]
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ebbc:	4613      	mov	r3, r2
 800ebbe:	009b      	lsls	r3, r3, #2
 800ebc0:	4413      	add	r3, r2
 800ebc2:	009b      	lsls	r3, r3, #2
 800ebc4:	4a15      	ldr	r2, [pc, #84]	; (800ec1c <prvAddNewTaskToReadyList+0xd8>)
 800ebc6:	441a      	add	r2, r3
 800ebc8:	687b      	ldr	r3, [r7, #4]
 800ebca:	3304      	adds	r3, #4
 800ebcc:	4619      	mov	r1, r3
 800ebce:	4610      	mov	r0, r2
 800ebd0:	f7ff f8ed 	bl	800ddae <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800ebd4:	f001 fa66 	bl	80100a4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800ebd8:	4b0d      	ldr	r3, [pc, #52]	; (800ec10 <prvAddNewTaskToReadyList+0xcc>)
 800ebda:	681b      	ldr	r3, [r3, #0]
 800ebdc:	2b00      	cmp	r3, #0
 800ebde:	d00e      	beq.n	800ebfe <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ebe0:	4b0a      	ldr	r3, [pc, #40]	; (800ec0c <prvAddNewTaskToReadyList+0xc8>)
 800ebe2:	681b      	ldr	r3, [r3, #0]
 800ebe4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ebe6:	687b      	ldr	r3, [r7, #4]
 800ebe8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ebea:	429a      	cmp	r2, r3
 800ebec:	d207      	bcs.n	800ebfe <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800ebee:	4b0c      	ldr	r3, [pc, #48]	; (800ec20 <prvAddNewTaskToReadyList+0xdc>)
 800ebf0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ebf4:	601a      	str	r2, [r3, #0]
 800ebf6:	f3bf 8f4f 	dsb	sy
 800ebfa:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ebfe:	bf00      	nop
 800ec00:	3708      	adds	r7, #8
 800ec02:	46bd      	mov	sp, r7
 800ec04:	bd80      	pop	{r7, pc}
 800ec06:	bf00      	nop
 800ec08:	2000cb44 	.word	0x2000cb44
 800ec0c:	2000c670 	.word	0x2000c670
 800ec10:	2000cb50 	.word	0x2000cb50
 800ec14:	2000cb60 	.word	0x2000cb60
 800ec18:	2000cb4c 	.word	0x2000cb4c
 800ec1c:	2000c674 	.word	0x2000c674
 800ec20:	e000ed04 	.word	0xe000ed04

0800ec24 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800ec24:	b580      	push	{r7, lr}
 800ec26:	b084      	sub	sp, #16
 800ec28:	af00      	add	r7, sp, #0
 800ec2a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800ec2c:	2300      	movs	r3, #0
 800ec2e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	2b00      	cmp	r3, #0
 800ec34:	d019      	beq.n	800ec6a <vTaskDelay+0x46>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800ec36:	4b14      	ldr	r3, [pc, #80]	; (800ec88 <vTaskDelay+0x64>)
 800ec38:	681b      	ldr	r3, [r3, #0]
 800ec3a:	2b00      	cmp	r3, #0
 800ec3c:	d00c      	beq.n	800ec58 <vTaskDelay+0x34>
	__asm volatile
 800ec3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ec42:	b672      	cpsid	i
 800ec44:	f383 8811 	msr	BASEPRI, r3
 800ec48:	f3bf 8f6f 	isb	sy
 800ec4c:	f3bf 8f4f 	dsb	sy
 800ec50:	b662      	cpsie	i
 800ec52:	60bb      	str	r3, [r7, #8]
}
 800ec54:	bf00      	nop
 800ec56:	e7fe      	b.n	800ec56 <vTaskDelay+0x32>
			vTaskSuspendAll();
 800ec58:	f000 f884 	bl	800ed64 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ec5c:	2100      	movs	r1, #0
 800ec5e:	6878      	ldr	r0, [r7, #4]
 800ec60:	f000 fd2c 	bl	800f6bc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800ec64:	f000 f88c 	bl	800ed80 <xTaskResumeAll>
 800ec68:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ec6a:	68fb      	ldr	r3, [r7, #12]
 800ec6c:	2b00      	cmp	r3, #0
 800ec6e:	d107      	bne.n	800ec80 <vTaskDelay+0x5c>
		{
			portYIELD_WITHIN_API();
 800ec70:	4b06      	ldr	r3, [pc, #24]	; (800ec8c <vTaskDelay+0x68>)
 800ec72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ec76:	601a      	str	r2, [r3, #0]
 800ec78:	f3bf 8f4f 	dsb	sy
 800ec7c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ec80:	bf00      	nop
 800ec82:	3710      	adds	r7, #16
 800ec84:	46bd      	mov	sp, r7
 800ec86:	bd80      	pop	{r7, pc}
 800ec88:	2000cb6c 	.word	0x2000cb6c
 800ec8c:	e000ed04 	.word	0xe000ed04

0800ec90 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800ec90:	b580      	push	{r7, lr}
 800ec92:	b08a      	sub	sp, #40	; 0x28
 800ec94:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800ec96:	2300      	movs	r3, #0
 800ec98:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800ec9a:	2300      	movs	r3, #0
 800ec9c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800ec9e:	463a      	mov	r2, r7
 800eca0:	1d39      	adds	r1, r7, #4
 800eca2:	f107 0308 	add.w	r3, r7, #8
 800eca6:	4618      	mov	r0, r3
 800eca8:	f7ff f820 	bl	800dcec <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800ecac:	6839      	ldr	r1, [r7, #0]
 800ecae:	687b      	ldr	r3, [r7, #4]
 800ecb0:	68ba      	ldr	r2, [r7, #8]
 800ecb2:	9202      	str	r2, [sp, #8]
 800ecb4:	9301      	str	r3, [sp, #4]
 800ecb6:	2300      	movs	r3, #0
 800ecb8:	9300      	str	r3, [sp, #0]
 800ecba:	2300      	movs	r3, #0
 800ecbc:	460a      	mov	r2, r1
 800ecbe:	4923      	ldr	r1, [pc, #140]	; (800ed4c <vTaskStartScheduler+0xbc>)
 800ecc0:	4823      	ldr	r0, [pc, #140]	; (800ed50 <vTaskStartScheduler+0xc0>)
 800ecc2:	f7ff fe05 	bl	800e8d0 <xTaskCreateStatic>
 800ecc6:	4603      	mov	r3, r0
 800ecc8:	4a22      	ldr	r2, [pc, #136]	; (800ed54 <vTaskStartScheduler+0xc4>)
 800ecca:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800eccc:	4b21      	ldr	r3, [pc, #132]	; (800ed54 <vTaskStartScheduler+0xc4>)
 800ecce:	681b      	ldr	r3, [r3, #0]
 800ecd0:	2b00      	cmp	r3, #0
 800ecd2:	d002      	beq.n	800ecda <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800ecd4:	2301      	movs	r3, #1
 800ecd6:	617b      	str	r3, [r7, #20]
 800ecd8:	e001      	b.n	800ecde <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800ecda:	2300      	movs	r3, #0
 800ecdc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800ecde:	697b      	ldr	r3, [r7, #20]
 800ece0:	2b01      	cmp	r3, #1
 800ece2:	d102      	bne.n	800ecea <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800ece4:	f000 fd3e 	bl	800f764 <xTimerCreateTimerTask>
 800ece8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ecea:	697b      	ldr	r3, [r7, #20]
 800ecec:	2b01      	cmp	r3, #1
 800ecee:	d118      	bne.n	800ed22 <vTaskStartScheduler+0x92>
	__asm volatile
 800ecf0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ecf4:	b672      	cpsid	i
 800ecf6:	f383 8811 	msr	BASEPRI, r3
 800ecfa:	f3bf 8f6f 	isb	sy
 800ecfe:	f3bf 8f4f 	dsb	sy
 800ed02:	b662      	cpsie	i
 800ed04:	613b      	str	r3, [r7, #16]
}
 800ed06:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800ed08:	4b13      	ldr	r3, [pc, #76]	; (800ed58 <vTaskStartScheduler+0xc8>)
 800ed0a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ed0e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800ed10:	4b12      	ldr	r3, [pc, #72]	; (800ed5c <vTaskStartScheduler+0xcc>)
 800ed12:	2201      	movs	r2, #1
 800ed14:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800ed16:	4b12      	ldr	r3, [pc, #72]	; (800ed60 <vTaskStartScheduler+0xd0>)
 800ed18:	2200      	movs	r2, #0
 800ed1a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800ed1c:	f001 f910 	bl	800ff40 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800ed20:	e010      	b.n	800ed44 <vTaskStartScheduler+0xb4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800ed22:	697b      	ldr	r3, [r7, #20]
 800ed24:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ed28:	d10c      	bne.n	800ed44 <vTaskStartScheduler+0xb4>
	__asm volatile
 800ed2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed2e:	b672      	cpsid	i
 800ed30:	f383 8811 	msr	BASEPRI, r3
 800ed34:	f3bf 8f6f 	isb	sy
 800ed38:	f3bf 8f4f 	dsb	sy
 800ed3c:	b662      	cpsie	i
 800ed3e:	60fb      	str	r3, [r7, #12]
}
 800ed40:	bf00      	nop
 800ed42:	e7fe      	b.n	800ed42 <vTaskStartScheduler+0xb2>
}
 800ed44:	bf00      	nop
 800ed46:	3718      	adds	r7, #24
 800ed48:	46bd      	mov	sp, r7
 800ed4a:	bd80      	pop	{r7, pc}
 800ed4c:	08024244 	.word	0x08024244
 800ed50:	0800f3ed 	.word	0x0800f3ed
 800ed54:	2000cb68 	.word	0x2000cb68
 800ed58:	2000cb64 	.word	0x2000cb64
 800ed5c:	2000cb50 	.word	0x2000cb50
 800ed60:	2000cb48 	.word	0x2000cb48

0800ed64 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800ed64:	b480      	push	{r7}
 800ed66:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800ed68:	4b04      	ldr	r3, [pc, #16]	; (800ed7c <vTaskSuspendAll+0x18>)
 800ed6a:	681b      	ldr	r3, [r3, #0]
 800ed6c:	3301      	adds	r3, #1
 800ed6e:	4a03      	ldr	r2, [pc, #12]	; (800ed7c <vTaskSuspendAll+0x18>)
 800ed70:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800ed72:	bf00      	nop
 800ed74:	46bd      	mov	sp, r7
 800ed76:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed7a:	4770      	bx	lr
 800ed7c:	2000cb6c 	.word	0x2000cb6c

0800ed80 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ed80:	b580      	push	{r7, lr}
 800ed82:	b084      	sub	sp, #16
 800ed84:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800ed86:	2300      	movs	r3, #0
 800ed88:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800ed8a:	2300      	movs	r3, #0
 800ed8c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800ed8e:	4b43      	ldr	r3, [pc, #268]	; (800ee9c <xTaskResumeAll+0x11c>)
 800ed90:	681b      	ldr	r3, [r3, #0]
 800ed92:	2b00      	cmp	r3, #0
 800ed94:	d10c      	bne.n	800edb0 <xTaskResumeAll+0x30>
	__asm volatile
 800ed96:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ed9a:	b672      	cpsid	i
 800ed9c:	f383 8811 	msr	BASEPRI, r3
 800eda0:	f3bf 8f6f 	isb	sy
 800eda4:	f3bf 8f4f 	dsb	sy
 800eda8:	b662      	cpsie	i
 800edaa:	603b      	str	r3, [r7, #0]
}
 800edac:	bf00      	nop
 800edae:	e7fe      	b.n	800edae <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800edb0:	f001 f944 	bl	801003c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800edb4:	4b39      	ldr	r3, [pc, #228]	; (800ee9c <xTaskResumeAll+0x11c>)
 800edb6:	681b      	ldr	r3, [r3, #0]
 800edb8:	3b01      	subs	r3, #1
 800edba:	4a38      	ldr	r2, [pc, #224]	; (800ee9c <xTaskResumeAll+0x11c>)
 800edbc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800edbe:	4b37      	ldr	r3, [pc, #220]	; (800ee9c <xTaskResumeAll+0x11c>)
 800edc0:	681b      	ldr	r3, [r3, #0]
 800edc2:	2b00      	cmp	r3, #0
 800edc4:	d162      	bne.n	800ee8c <xTaskResumeAll+0x10c>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800edc6:	4b36      	ldr	r3, [pc, #216]	; (800eea0 <xTaskResumeAll+0x120>)
 800edc8:	681b      	ldr	r3, [r3, #0]
 800edca:	2b00      	cmp	r3, #0
 800edcc:	d05e      	beq.n	800ee8c <xTaskResumeAll+0x10c>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800edce:	e02f      	b.n	800ee30 <xTaskResumeAll+0xb0>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800edd0:	4b34      	ldr	r3, [pc, #208]	; (800eea4 <xTaskResumeAll+0x124>)
 800edd2:	68db      	ldr	r3, [r3, #12]
 800edd4:	68db      	ldr	r3, [r3, #12]
 800edd6:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800edd8:	68fb      	ldr	r3, [r7, #12]
 800edda:	3318      	adds	r3, #24
 800eddc:	4618      	mov	r0, r3
 800edde:	f7ff f843 	bl	800de68 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ede2:	68fb      	ldr	r3, [r7, #12]
 800ede4:	3304      	adds	r3, #4
 800ede6:	4618      	mov	r0, r3
 800ede8:	f7ff f83e 	bl	800de68 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800edec:	68fb      	ldr	r3, [r7, #12]
 800edee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800edf0:	4b2d      	ldr	r3, [pc, #180]	; (800eea8 <xTaskResumeAll+0x128>)
 800edf2:	681b      	ldr	r3, [r3, #0]
 800edf4:	429a      	cmp	r2, r3
 800edf6:	d903      	bls.n	800ee00 <xTaskResumeAll+0x80>
 800edf8:	68fb      	ldr	r3, [r7, #12]
 800edfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800edfc:	4a2a      	ldr	r2, [pc, #168]	; (800eea8 <xTaskResumeAll+0x128>)
 800edfe:	6013      	str	r3, [r2, #0]
 800ee00:	68fb      	ldr	r3, [r7, #12]
 800ee02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ee04:	4613      	mov	r3, r2
 800ee06:	009b      	lsls	r3, r3, #2
 800ee08:	4413      	add	r3, r2
 800ee0a:	009b      	lsls	r3, r3, #2
 800ee0c:	4a27      	ldr	r2, [pc, #156]	; (800eeac <xTaskResumeAll+0x12c>)
 800ee0e:	441a      	add	r2, r3
 800ee10:	68fb      	ldr	r3, [r7, #12]
 800ee12:	3304      	adds	r3, #4
 800ee14:	4619      	mov	r1, r3
 800ee16:	4610      	mov	r0, r2
 800ee18:	f7fe ffc9 	bl	800ddae <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ee1c:	68fb      	ldr	r3, [r7, #12]
 800ee1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800ee20:	4b23      	ldr	r3, [pc, #140]	; (800eeb0 <xTaskResumeAll+0x130>)
 800ee22:	681b      	ldr	r3, [r3, #0]
 800ee24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ee26:	429a      	cmp	r2, r3
 800ee28:	d302      	bcc.n	800ee30 <xTaskResumeAll+0xb0>
					{
						xYieldPending = pdTRUE;
 800ee2a:	4b22      	ldr	r3, [pc, #136]	; (800eeb4 <xTaskResumeAll+0x134>)
 800ee2c:	2201      	movs	r2, #1
 800ee2e:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ee30:	4b1c      	ldr	r3, [pc, #112]	; (800eea4 <xTaskResumeAll+0x124>)
 800ee32:	681b      	ldr	r3, [r3, #0]
 800ee34:	2b00      	cmp	r3, #0
 800ee36:	d1cb      	bne.n	800edd0 <xTaskResumeAll+0x50>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800ee38:	68fb      	ldr	r3, [r7, #12]
 800ee3a:	2b00      	cmp	r3, #0
 800ee3c:	d001      	beq.n	800ee42 <xTaskResumeAll+0xc2>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800ee3e:	f000 fb8d 	bl	800f55c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 800ee42:	4b1d      	ldr	r3, [pc, #116]	; (800eeb8 <xTaskResumeAll+0x138>)
 800ee44:	681b      	ldr	r3, [r3, #0]
 800ee46:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	2b00      	cmp	r3, #0
 800ee4c:	d010      	beq.n	800ee70 <xTaskResumeAll+0xf0>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800ee4e:	f000 f847 	bl	800eee0 <xTaskIncrementTick>
 800ee52:	4603      	mov	r3, r0
 800ee54:	2b00      	cmp	r3, #0
 800ee56:	d002      	beq.n	800ee5e <xTaskResumeAll+0xde>
							{
								xYieldPending = pdTRUE;
 800ee58:	4b16      	ldr	r3, [pc, #88]	; (800eeb4 <xTaskResumeAll+0x134>)
 800ee5a:	2201      	movs	r2, #1
 800ee5c:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800ee5e:	687b      	ldr	r3, [r7, #4]
 800ee60:	3b01      	subs	r3, #1
 800ee62:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800ee64:	687b      	ldr	r3, [r7, #4]
 800ee66:	2b00      	cmp	r3, #0
 800ee68:	d1f1      	bne.n	800ee4e <xTaskResumeAll+0xce>

						uxPendedTicks = 0;
 800ee6a:	4b13      	ldr	r3, [pc, #76]	; (800eeb8 <xTaskResumeAll+0x138>)
 800ee6c:	2200      	movs	r2, #0
 800ee6e:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800ee70:	4b10      	ldr	r3, [pc, #64]	; (800eeb4 <xTaskResumeAll+0x134>)
 800ee72:	681b      	ldr	r3, [r3, #0]
 800ee74:	2b00      	cmp	r3, #0
 800ee76:	d009      	beq.n	800ee8c <xTaskResumeAll+0x10c>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800ee78:	2301      	movs	r3, #1
 800ee7a:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800ee7c:	4b0f      	ldr	r3, [pc, #60]	; (800eebc <xTaskResumeAll+0x13c>)
 800ee7e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800ee82:	601a      	str	r2, [r3, #0]
 800ee84:	f3bf 8f4f 	dsb	sy
 800ee88:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ee8c:	f001 f90a 	bl	80100a4 <vPortExitCritical>

	return xAlreadyYielded;
 800ee90:	68bb      	ldr	r3, [r7, #8]
}
 800ee92:	4618      	mov	r0, r3
 800ee94:	3710      	adds	r7, #16
 800ee96:	46bd      	mov	sp, r7
 800ee98:	bd80      	pop	{r7, pc}
 800ee9a:	bf00      	nop
 800ee9c:	2000cb6c 	.word	0x2000cb6c
 800eea0:	2000cb44 	.word	0x2000cb44
 800eea4:	2000cb04 	.word	0x2000cb04
 800eea8:	2000cb4c 	.word	0x2000cb4c
 800eeac:	2000c674 	.word	0x2000c674
 800eeb0:	2000c670 	.word	0x2000c670
 800eeb4:	2000cb58 	.word	0x2000cb58
 800eeb8:	2000cb54 	.word	0x2000cb54
 800eebc:	e000ed04 	.word	0xe000ed04

0800eec0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800eec0:	b480      	push	{r7}
 800eec2:	b083      	sub	sp, #12
 800eec4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800eec6:	4b05      	ldr	r3, [pc, #20]	; (800eedc <xTaskGetTickCount+0x1c>)
 800eec8:	681b      	ldr	r3, [r3, #0]
 800eeca:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800eecc:	687b      	ldr	r3, [r7, #4]
}
 800eece:	4618      	mov	r0, r3
 800eed0:	370c      	adds	r7, #12
 800eed2:	46bd      	mov	sp, r7
 800eed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eed8:	4770      	bx	lr
 800eeda:	bf00      	nop
 800eedc:	2000cb48 	.word	0x2000cb48

0800eee0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800eee0:	b580      	push	{r7, lr}
 800eee2:	b086      	sub	sp, #24
 800eee4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800eee6:	2300      	movs	r3, #0
 800eee8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800eeea:	4b50      	ldr	r3, [pc, #320]	; (800f02c <xTaskIncrementTick+0x14c>)
 800eeec:	681b      	ldr	r3, [r3, #0]
 800eeee:	2b00      	cmp	r3, #0
 800eef0:	f040 808b 	bne.w	800f00a <xTaskIncrementTick+0x12a>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800eef4:	4b4e      	ldr	r3, [pc, #312]	; (800f030 <xTaskIncrementTick+0x150>)
 800eef6:	681b      	ldr	r3, [r3, #0]
 800eef8:	3301      	adds	r3, #1
 800eefa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800eefc:	4a4c      	ldr	r2, [pc, #304]	; (800f030 <xTaskIncrementTick+0x150>)
 800eefe:	693b      	ldr	r3, [r7, #16]
 800ef00:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800ef02:	693b      	ldr	r3, [r7, #16]
 800ef04:	2b00      	cmp	r3, #0
 800ef06:	d122      	bne.n	800ef4e <xTaskIncrementTick+0x6e>
		{
			taskSWITCH_DELAYED_LISTS();
 800ef08:	4b4a      	ldr	r3, [pc, #296]	; (800f034 <xTaskIncrementTick+0x154>)
 800ef0a:	681b      	ldr	r3, [r3, #0]
 800ef0c:	681b      	ldr	r3, [r3, #0]
 800ef0e:	2b00      	cmp	r3, #0
 800ef10:	d00c      	beq.n	800ef2c <xTaskIncrementTick+0x4c>
	__asm volatile
 800ef12:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ef16:	b672      	cpsid	i
 800ef18:	f383 8811 	msr	BASEPRI, r3
 800ef1c:	f3bf 8f6f 	isb	sy
 800ef20:	f3bf 8f4f 	dsb	sy
 800ef24:	b662      	cpsie	i
 800ef26:	603b      	str	r3, [r7, #0]
}
 800ef28:	bf00      	nop
 800ef2a:	e7fe      	b.n	800ef2a <xTaskIncrementTick+0x4a>
 800ef2c:	4b41      	ldr	r3, [pc, #260]	; (800f034 <xTaskIncrementTick+0x154>)
 800ef2e:	681b      	ldr	r3, [r3, #0]
 800ef30:	60fb      	str	r3, [r7, #12]
 800ef32:	4b41      	ldr	r3, [pc, #260]	; (800f038 <xTaskIncrementTick+0x158>)
 800ef34:	681b      	ldr	r3, [r3, #0]
 800ef36:	4a3f      	ldr	r2, [pc, #252]	; (800f034 <xTaskIncrementTick+0x154>)
 800ef38:	6013      	str	r3, [r2, #0]
 800ef3a:	4a3f      	ldr	r2, [pc, #252]	; (800f038 <xTaskIncrementTick+0x158>)
 800ef3c:	68fb      	ldr	r3, [r7, #12]
 800ef3e:	6013      	str	r3, [r2, #0]
 800ef40:	4b3e      	ldr	r3, [pc, #248]	; (800f03c <xTaskIncrementTick+0x15c>)
 800ef42:	681b      	ldr	r3, [r3, #0]
 800ef44:	3301      	adds	r3, #1
 800ef46:	4a3d      	ldr	r2, [pc, #244]	; (800f03c <xTaskIncrementTick+0x15c>)
 800ef48:	6013      	str	r3, [r2, #0]
 800ef4a:	f000 fb07 	bl	800f55c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800ef4e:	4b3c      	ldr	r3, [pc, #240]	; (800f040 <xTaskIncrementTick+0x160>)
 800ef50:	681b      	ldr	r3, [r3, #0]
 800ef52:	693a      	ldr	r2, [r7, #16]
 800ef54:	429a      	cmp	r2, r3
 800ef56:	d349      	bcc.n	800efec <xTaskIncrementTick+0x10c>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ef58:	4b36      	ldr	r3, [pc, #216]	; (800f034 <xTaskIncrementTick+0x154>)
 800ef5a:	681b      	ldr	r3, [r3, #0]
 800ef5c:	681b      	ldr	r3, [r3, #0]
 800ef5e:	2b00      	cmp	r3, #0
 800ef60:	d104      	bne.n	800ef6c <xTaskIncrementTick+0x8c>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800ef62:	4b37      	ldr	r3, [pc, #220]	; (800f040 <xTaskIncrementTick+0x160>)
 800ef64:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ef68:	601a      	str	r2, [r3, #0]
					break;
 800ef6a:	e03f      	b.n	800efec <xTaskIncrementTick+0x10c>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ef6c:	4b31      	ldr	r3, [pc, #196]	; (800f034 <xTaskIncrementTick+0x154>)
 800ef6e:	681b      	ldr	r3, [r3, #0]
 800ef70:	68db      	ldr	r3, [r3, #12]
 800ef72:	68db      	ldr	r3, [r3, #12]
 800ef74:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ef76:	68bb      	ldr	r3, [r7, #8]
 800ef78:	685b      	ldr	r3, [r3, #4]
 800ef7a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800ef7c:	693a      	ldr	r2, [r7, #16]
 800ef7e:	687b      	ldr	r3, [r7, #4]
 800ef80:	429a      	cmp	r2, r3
 800ef82:	d203      	bcs.n	800ef8c <xTaskIncrementTick+0xac>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800ef84:	4a2e      	ldr	r2, [pc, #184]	; (800f040 <xTaskIncrementTick+0x160>)
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800ef8a:	e02f      	b.n	800efec <xTaskIncrementTick+0x10c>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ef8c:	68bb      	ldr	r3, [r7, #8]
 800ef8e:	3304      	adds	r3, #4
 800ef90:	4618      	mov	r0, r3
 800ef92:	f7fe ff69 	bl	800de68 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ef96:	68bb      	ldr	r3, [r7, #8]
 800ef98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ef9a:	2b00      	cmp	r3, #0
 800ef9c:	d004      	beq.n	800efa8 <xTaskIncrementTick+0xc8>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ef9e:	68bb      	ldr	r3, [r7, #8]
 800efa0:	3318      	adds	r3, #24
 800efa2:	4618      	mov	r0, r3
 800efa4:	f7fe ff60 	bl	800de68 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800efa8:	68bb      	ldr	r3, [r7, #8]
 800efaa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800efac:	4b25      	ldr	r3, [pc, #148]	; (800f044 <xTaskIncrementTick+0x164>)
 800efae:	681b      	ldr	r3, [r3, #0]
 800efb0:	429a      	cmp	r2, r3
 800efb2:	d903      	bls.n	800efbc <xTaskIncrementTick+0xdc>
 800efb4:	68bb      	ldr	r3, [r7, #8]
 800efb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800efb8:	4a22      	ldr	r2, [pc, #136]	; (800f044 <xTaskIncrementTick+0x164>)
 800efba:	6013      	str	r3, [r2, #0]
 800efbc:	68bb      	ldr	r3, [r7, #8]
 800efbe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800efc0:	4613      	mov	r3, r2
 800efc2:	009b      	lsls	r3, r3, #2
 800efc4:	4413      	add	r3, r2
 800efc6:	009b      	lsls	r3, r3, #2
 800efc8:	4a1f      	ldr	r2, [pc, #124]	; (800f048 <xTaskIncrementTick+0x168>)
 800efca:	441a      	add	r2, r3
 800efcc:	68bb      	ldr	r3, [r7, #8]
 800efce:	3304      	adds	r3, #4
 800efd0:	4619      	mov	r1, r3
 800efd2:	4610      	mov	r0, r2
 800efd4:	f7fe feeb 	bl	800ddae <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800efd8:	68bb      	ldr	r3, [r7, #8]
 800efda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800efdc:	4b1b      	ldr	r3, [pc, #108]	; (800f04c <xTaskIncrementTick+0x16c>)
 800efde:	681b      	ldr	r3, [r3, #0]
 800efe0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800efe2:	429a      	cmp	r2, r3
 800efe4:	d3b8      	bcc.n	800ef58 <xTaskIncrementTick+0x78>
						{
							xSwitchRequired = pdTRUE;
 800efe6:	2301      	movs	r3, #1
 800efe8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800efea:	e7b5      	b.n	800ef58 <xTaskIncrementTick+0x78>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800efec:	4b17      	ldr	r3, [pc, #92]	; (800f04c <xTaskIncrementTick+0x16c>)
 800efee:	681b      	ldr	r3, [r3, #0]
 800eff0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800eff2:	4915      	ldr	r1, [pc, #84]	; (800f048 <xTaskIncrementTick+0x168>)
 800eff4:	4613      	mov	r3, r2
 800eff6:	009b      	lsls	r3, r3, #2
 800eff8:	4413      	add	r3, r2
 800effa:	009b      	lsls	r3, r3, #2
 800effc:	440b      	add	r3, r1
 800effe:	681b      	ldr	r3, [r3, #0]
 800f000:	2b01      	cmp	r3, #1
 800f002:	d907      	bls.n	800f014 <xTaskIncrementTick+0x134>
			{
				xSwitchRequired = pdTRUE;
 800f004:	2301      	movs	r3, #1
 800f006:	617b      	str	r3, [r7, #20]
 800f008:	e004      	b.n	800f014 <xTaskIncrementTick+0x134>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800f00a:	4b11      	ldr	r3, [pc, #68]	; (800f050 <xTaskIncrementTick+0x170>)
 800f00c:	681b      	ldr	r3, [r3, #0]
 800f00e:	3301      	adds	r3, #1
 800f010:	4a0f      	ldr	r2, [pc, #60]	; (800f050 <xTaskIncrementTick+0x170>)
 800f012:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 800f014:	4b0f      	ldr	r3, [pc, #60]	; (800f054 <xTaskIncrementTick+0x174>)
 800f016:	681b      	ldr	r3, [r3, #0]
 800f018:	2b00      	cmp	r3, #0
 800f01a:	d001      	beq.n	800f020 <xTaskIncrementTick+0x140>
		{
			xSwitchRequired = pdTRUE;
 800f01c:	2301      	movs	r3, #1
 800f01e:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800f020:	697b      	ldr	r3, [r7, #20]
}
 800f022:	4618      	mov	r0, r3
 800f024:	3718      	adds	r7, #24
 800f026:	46bd      	mov	sp, r7
 800f028:	bd80      	pop	{r7, pc}
 800f02a:	bf00      	nop
 800f02c:	2000cb6c 	.word	0x2000cb6c
 800f030:	2000cb48 	.word	0x2000cb48
 800f034:	2000cafc 	.word	0x2000cafc
 800f038:	2000cb00 	.word	0x2000cb00
 800f03c:	2000cb5c 	.word	0x2000cb5c
 800f040:	2000cb64 	.word	0x2000cb64
 800f044:	2000cb4c 	.word	0x2000cb4c
 800f048:	2000c674 	.word	0x2000c674
 800f04c:	2000c670 	.word	0x2000c670
 800f050:	2000cb54 	.word	0x2000cb54
 800f054:	2000cb58 	.word	0x2000cb58

0800f058 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800f058:	b480      	push	{r7}
 800f05a:	b085      	sub	sp, #20
 800f05c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800f05e:	4b29      	ldr	r3, [pc, #164]	; (800f104 <vTaskSwitchContext+0xac>)
 800f060:	681b      	ldr	r3, [r3, #0]
 800f062:	2b00      	cmp	r3, #0
 800f064:	d003      	beq.n	800f06e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800f066:	4b28      	ldr	r3, [pc, #160]	; (800f108 <vTaskSwitchContext+0xb0>)
 800f068:	2201      	movs	r2, #1
 800f06a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800f06c:	e043      	b.n	800f0f6 <vTaskSwitchContext+0x9e>
		xYieldPending = pdFALSE;
 800f06e:	4b26      	ldr	r3, [pc, #152]	; (800f108 <vTaskSwitchContext+0xb0>)
 800f070:	2200      	movs	r2, #0
 800f072:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f074:	4b25      	ldr	r3, [pc, #148]	; (800f10c <vTaskSwitchContext+0xb4>)
 800f076:	681b      	ldr	r3, [r3, #0]
 800f078:	60fb      	str	r3, [r7, #12]
 800f07a:	e012      	b.n	800f0a2 <vTaskSwitchContext+0x4a>
 800f07c:	68fb      	ldr	r3, [r7, #12]
 800f07e:	2b00      	cmp	r3, #0
 800f080:	d10c      	bne.n	800f09c <vTaskSwitchContext+0x44>
	__asm volatile
 800f082:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f086:	b672      	cpsid	i
 800f088:	f383 8811 	msr	BASEPRI, r3
 800f08c:	f3bf 8f6f 	isb	sy
 800f090:	f3bf 8f4f 	dsb	sy
 800f094:	b662      	cpsie	i
 800f096:	607b      	str	r3, [r7, #4]
}
 800f098:	bf00      	nop
 800f09a:	e7fe      	b.n	800f09a <vTaskSwitchContext+0x42>
 800f09c:	68fb      	ldr	r3, [r7, #12]
 800f09e:	3b01      	subs	r3, #1
 800f0a0:	60fb      	str	r3, [r7, #12]
 800f0a2:	491b      	ldr	r1, [pc, #108]	; (800f110 <vTaskSwitchContext+0xb8>)
 800f0a4:	68fa      	ldr	r2, [r7, #12]
 800f0a6:	4613      	mov	r3, r2
 800f0a8:	009b      	lsls	r3, r3, #2
 800f0aa:	4413      	add	r3, r2
 800f0ac:	009b      	lsls	r3, r3, #2
 800f0ae:	440b      	add	r3, r1
 800f0b0:	681b      	ldr	r3, [r3, #0]
 800f0b2:	2b00      	cmp	r3, #0
 800f0b4:	d0e2      	beq.n	800f07c <vTaskSwitchContext+0x24>
 800f0b6:	68fa      	ldr	r2, [r7, #12]
 800f0b8:	4613      	mov	r3, r2
 800f0ba:	009b      	lsls	r3, r3, #2
 800f0bc:	4413      	add	r3, r2
 800f0be:	009b      	lsls	r3, r3, #2
 800f0c0:	4a13      	ldr	r2, [pc, #76]	; (800f110 <vTaskSwitchContext+0xb8>)
 800f0c2:	4413      	add	r3, r2
 800f0c4:	60bb      	str	r3, [r7, #8]
 800f0c6:	68bb      	ldr	r3, [r7, #8]
 800f0c8:	685b      	ldr	r3, [r3, #4]
 800f0ca:	685a      	ldr	r2, [r3, #4]
 800f0cc:	68bb      	ldr	r3, [r7, #8]
 800f0ce:	605a      	str	r2, [r3, #4]
 800f0d0:	68bb      	ldr	r3, [r7, #8]
 800f0d2:	685a      	ldr	r2, [r3, #4]
 800f0d4:	68bb      	ldr	r3, [r7, #8]
 800f0d6:	3308      	adds	r3, #8
 800f0d8:	429a      	cmp	r2, r3
 800f0da:	d104      	bne.n	800f0e6 <vTaskSwitchContext+0x8e>
 800f0dc:	68bb      	ldr	r3, [r7, #8]
 800f0de:	685b      	ldr	r3, [r3, #4]
 800f0e0:	685a      	ldr	r2, [r3, #4]
 800f0e2:	68bb      	ldr	r3, [r7, #8]
 800f0e4:	605a      	str	r2, [r3, #4]
 800f0e6:	68bb      	ldr	r3, [r7, #8]
 800f0e8:	685b      	ldr	r3, [r3, #4]
 800f0ea:	68db      	ldr	r3, [r3, #12]
 800f0ec:	4a09      	ldr	r2, [pc, #36]	; (800f114 <vTaskSwitchContext+0xbc>)
 800f0ee:	6013      	str	r3, [r2, #0]
 800f0f0:	4a06      	ldr	r2, [pc, #24]	; (800f10c <vTaskSwitchContext+0xb4>)
 800f0f2:	68fb      	ldr	r3, [r7, #12]
 800f0f4:	6013      	str	r3, [r2, #0]
}
 800f0f6:	bf00      	nop
 800f0f8:	3714      	adds	r7, #20
 800f0fa:	46bd      	mov	sp, r7
 800f0fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f100:	4770      	bx	lr
 800f102:	bf00      	nop
 800f104:	2000cb6c 	.word	0x2000cb6c
 800f108:	2000cb58 	.word	0x2000cb58
 800f10c:	2000cb4c 	.word	0x2000cb4c
 800f110:	2000c674 	.word	0x2000c674
 800f114:	2000c670 	.word	0x2000c670

0800f118 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800f118:	b580      	push	{r7, lr}
 800f11a:	b084      	sub	sp, #16
 800f11c:	af00      	add	r7, sp, #0
 800f11e:	6078      	str	r0, [r7, #4]
 800f120:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800f122:	687b      	ldr	r3, [r7, #4]
 800f124:	2b00      	cmp	r3, #0
 800f126:	d10c      	bne.n	800f142 <vTaskPlaceOnEventList+0x2a>
	__asm volatile
 800f128:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f12c:	b672      	cpsid	i
 800f12e:	f383 8811 	msr	BASEPRI, r3
 800f132:	f3bf 8f6f 	isb	sy
 800f136:	f3bf 8f4f 	dsb	sy
 800f13a:	b662      	cpsie	i
 800f13c:	60fb      	str	r3, [r7, #12]
}
 800f13e:	bf00      	nop
 800f140:	e7fe      	b.n	800f140 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800f142:	4b07      	ldr	r3, [pc, #28]	; (800f160 <vTaskPlaceOnEventList+0x48>)
 800f144:	681b      	ldr	r3, [r3, #0]
 800f146:	3318      	adds	r3, #24
 800f148:	4619      	mov	r1, r3
 800f14a:	6878      	ldr	r0, [r7, #4]
 800f14c:	f7fe fe53 	bl	800ddf6 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800f150:	2101      	movs	r1, #1
 800f152:	6838      	ldr	r0, [r7, #0]
 800f154:	f000 fab2 	bl	800f6bc <prvAddCurrentTaskToDelayedList>
}
 800f158:	bf00      	nop
 800f15a:	3710      	adds	r7, #16
 800f15c:	46bd      	mov	sp, r7
 800f15e:	bd80      	pop	{r7, pc}
 800f160:	2000c670 	.word	0x2000c670

0800f164 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800f164:	b580      	push	{r7, lr}
 800f166:	b086      	sub	sp, #24
 800f168:	af00      	add	r7, sp, #0
 800f16a:	60f8      	str	r0, [r7, #12]
 800f16c:	60b9      	str	r1, [r7, #8]
 800f16e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800f170:	68fb      	ldr	r3, [r7, #12]
 800f172:	2b00      	cmp	r3, #0
 800f174:	d10c      	bne.n	800f190 <vTaskPlaceOnEventListRestricted+0x2c>
	__asm volatile
 800f176:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f17a:	b672      	cpsid	i
 800f17c:	f383 8811 	msr	BASEPRI, r3
 800f180:	f3bf 8f6f 	isb	sy
 800f184:	f3bf 8f4f 	dsb	sy
 800f188:	b662      	cpsie	i
 800f18a:	617b      	str	r3, [r7, #20]
}
 800f18c:	bf00      	nop
 800f18e:	e7fe      	b.n	800f18e <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800f190:	4b0a      	ldr	r3, [pc, #40]	; (800f1bc <vTaskPlaceOnEventListRestricted+0x58>)
 800f192:	681b      	ldr	r3, [r3, #0]
 800f194:	3318      	adds	r3, #24
 800f196:	4619      	mov	r1, r3
 800f198:	68f8      	ldr	r0, [r7, #12]
 800f19a:	f7fe fe08 	bl	800ddae <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	2b00      	cmp	r3, #0
 800f1a2:	d002      	beq.n	800f1aa <vTaskPlaceOnEventListRestricted+0x46>
		{
			xTicksToWait = portMAX_DELAY;
 800f1a4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f1a8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800f1aa:	6879      	ldr	r1, [r7, #4]
 800f1ac:	68b8      	ldr	r0, [r7, #8]
 800f1ae:	f000 fa85 	bl	800f6bc <prvAddCurrentTaskToDelayedList>
	}
 800f1b2:	bf00      	nop
 800f1b4:	3718      	adds	r7, #24
 800f1b6:	46bd      	mov	sp, r7
 800f1b8:	bd80      	pop	{r7, pc}
 800f1ba:	bf00      	nop
 800f1bc:	2000c670 	.word	0x2000c670

0800f1c0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800f1c0:	b580      	push	{r7, lr}
 800f1c2:	b086      	sub	sp, #24
 800f1c4:	af00      	add	r7, sp, #0
 800f1c6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	68db      	ldr	r3, [r3, #12]
 800f1cc:	68db      	ldr	r3, [r3, #12]
 800f1ce:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800f1d0:	693b      	ldr	r3, [r7, #16]
 800f1d2:	2b00      	cmp	r3, #0
 800f1d4:	d10c      	bne.n	800f1f0 <xTaskRemoveFromEventList+0x30>
	__asm volatile
 800f1d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f1da:	b672      	cpsid	i
 800f1dc:	f383 8811 	msr	BASEPRI, r3
 800f1e0:	f3bf 8f6f 	isb	sy
 800f1e4:	f3bf 8f4f 	dsb	sy
 800f1e8:	b662      	cpsie	i
 800f1ea:	60fb      	str	r3, [r7, #12]
}
 800f1ec:	bf00      	nop
 800f1ee:	e7fe      	b.n	800f1ee <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800f1f0:	693b      	ldr	r3, [r7, #16]
 800f1f2:	3318      	adds	r3, #24
 800f1f4:	4618      	mov	r0, r3
 800f1f6:	f7fe fe37 	bl	800de68 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f1fa:	4b1e      	ldr	r3, [pc, #120]	; (800f274 <xTaskRemoveFromEventList+0xb4>)
 800f1fc:	681b      	ldr	r3, [r3, #0]
 800f1fe:	2b00      	cmp	r3, #0
 800f200:	d11d      	bne.n	800f23e <xTaskRemoveFromEventList+0x7e>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800f202:	693b      	ldr	r3, [r7, #16]
 800f204:	3304      	adds	r3, #4
 800f206:	4618      	mov	r0, r3
 800f208:	f7fe fe2e 	bl	800de68 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800f20c:	693b      	ldr	r3, [r7, #16]
 800f20e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f210:	4b19      	ldr	r3, [pc, #100]	; (800f278 <xTaskRemoveFromEventList+0xb8>)
 800f212:	681b      	ldr	r3, [r3, #0]
 800f214:	429a      	cmp	r2, r3
 800f216:	d903      	bls.n	800f220 <xTaskRemoveFromEventList+0x60>
 800f218:	693b      	ldr	r3, [r7, #16]
 800f21a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f21c:	4a16      	ldr	r2, [pc, #88]	; (800f278 <xTaskRemoveFromEventList+0xb8>)
 800f21e:	6013      	str	r3, [r2, #0]
 800f220:	693b      	ldr	r3, [r7, #16]
 800f222:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f224:	4613      	mov	r3, r2
 800f226:	009b      	lsls	r3, r3, #2
 800f228:	4413      	add	r3, r2
 800f22a:	009b      	lsls	r3, r3, #2
 800f22c:	4a13      	ldr	r2, [pc, #76]	; (800f27c <xTaskRemoveFromEventList+0xbc>)
 800f22e:	441a      	add	r2, r3
 800f230:	693b      	ldr	r3, [r7, #16]
 800f232:	3304      	adds	r3, #4
 800f234:	4619      	mov	r1, r3
 800f236:	4610      	mov	r0, r2
 800f238:	f7fe fdb9 	bl	800ddae <vListInsertEnd>
 800f23c:	e005      	b.n	800f24a <xTaskRemoveFromEventList+0x8a>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800f23e:	693b      	ldr	r3, [r7, #16]
 800f240:	3318      	adds	r3, #24
 800f242:	4619      	mov	r1, r3
 800f244:	480e      	ldr	r0, [pc, #56]	; (800f280 <xTaskRemoveFromEventList+0xc0>)
 800f246:	f7fe fdb2 	bl	800ddae <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800f24a:	693b      	ldr	r3, [r7, #16]
 800f24c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f24e:	4b0d      	ldr	r3, [pc, #52]	; (800f284 <xTaskRemoveFromEventList+0xc4>)
 800f250:	681b      	ldr	r3, [r3, #0]
 800f252:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f254:	429a      	cmp	r2, r3
 800f256:	d905      	bls.n	800f264 <xTaskRemoveFromEventList+0xa4>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800f258:	2301      	movs	r3, #1
 800f25a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800f25c:	4b0a      	ldr	r3, [pc, #40]	; (800f288 <xTaskRemoveFromEventList+0xc8>)
 800f25e:	2201      	movs	r2, #1
 800f260:	601a      	str	r2, [r3, #0]
 800f262:	e001      	b.n	800f268 <xTaskRemoveFromEventList+0xa8>
	}
	else
	{
		xReturn = pdFALSE;
 800f264:	2300      	movs	r3, #0
 800f266:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800f268:	697b      	ldr	r3, [r7, #20]
}
 800f26a:	4618      	mov	r0, r3
 800f26c:	3718      	adds	r7, #24
 800f26e:	46bd      	mov	sp, r7
 800f270:	bd80      	pop	{r7, pc}
 800f272:	bf00      	nop
 800f274:	2000cb6c 	.word	0x2000cb6c
 800f278:	2000cb4c 	.word	0x2000cb4c
 800f27c:	2000c674 	.word	0x2000c674
 800f280:	2000cb04 	.word	0x2000cb04
 800f284:	2000c670 	.word	0x2000c670
 800f288:	2000cb58 	.word	0x2000cb58

0800f28c <vTaskSetTimeOutState>:
	}
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800f28c:	b580      	push	{r7, lr}
 800f28e:	b084      	sub	sp, #16
 800f290:	af00      	add	r7, sp, #0
 800f292:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	2b00      	cmp	r3, #0
 800f298:	d10c      	bne.n	800f2b4 <vTaskSetTimeOutState+0x28>
	__asm volatile
 800f29a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f29e:	b672      	cpsid	i
 800f2a0:	f383 8811 	msr	BASEPRI, r3
 800f2a4:	f3bf 8f6f 	isb	sy
 800f2a8:	f3bf 8f4f 	dsb	sy
 800f2ac:	b662      	cpsie	i
 800f2ae:	60fb      	str	r3, [r7, #12]
}
 800f2b0:	bf00      	nop
 800f2b2:	e7fe      	b.n	800f2b2 <vTaskSetTimeOutState+0x26>
	taskENTER_CRITICAL();
 800f2b4:	f000 fec2 	bl	801003c <vPortEnterCritical>
	{
		pxTimeOut->xOverflowCount = xNumOfOverflows;
 800f2b8:	4b06      	ldr	r3, [pc, #24]	; (800f2d4 <vTaskSetTimeOutState+0x48>)
 800f2ba:	681a      	ldr	r2, [r3, #0]
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	601a      	str	r2, [r3, #0]
		pxTimeOut->xTimeOnEntering = xTickCount;
 800f2c0:	4b05      	ldr	r3, [pc, #20]	; (800f2d8 <vTaskSetTimeOutState+0x4c>)
 800f2c2:	681a      	ldr	r2, [r3, #0]
 800f2c4:	687b      	ldr	r3, [r7, #4]
 800f2c6:	605a      	str	r2, [r3, #4]
	}
	taskEXIT_CRITICAL();
 800f2c8:	f000 feec 	bl	80100a4 <vPortExitCritical>
}
 800f2cc:	bf00      	nop
 800f2ce:	3710      	adds	r7, #16
 800f2d0:	46bd      	mov	sp, r7
 800f2d2:	bd80      	pop	{r7, pc}
 800f2d4:	2000cb5c 	.word	0x2000cb5c
 800f2d8:	2000cb48 	.word	0x2000cb48

0800f2dc <vTaskInternalSetTimeOutState>:
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800f2dc:	b480      	push	{r7}
 800f2de:	b083      	sub	sp, #12
 800f2e0:	af00      	add	r7, sp, #0
 800f2e2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800f2e4:	4b06      	ldr	r3, [pc, #24]	; (800f300 <vTaskInternalSetTimeOutState+0x24>)
 800f2e6:	681a      	ldr	r2, [r3, #0]
 800f2e8:	687b      	ldr	r3, [r7, #4]
 800f2ea:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800f2ec:	4b05      	ldr	r3, [pc, #20]	; (800f304 <vTaskInternalSetTimeOutState+0x28>)
 800f2ee:	681a      	ldr	r2, [r3, #0]
 800f2f0:	687b      	ldr	r3, [r7, #4]
 800f2f2:	605a      	str	r2, [r3, #4]
}
 800f2f4:	bf00      	nop
 800f2f6:	370c      	adds	r7, #12
 800f2f8:	46bd      	mov	sp, r7
 800f2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2fe:	4770      	bx	lr
 800f300:	2000cb5c 	.word	0x2000cb5c
 800f304:	2000cb48 	.word	0x2000cb48

0800f308 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800f308:	b580      	push	{r7, lr}
 800f30a:	b088      	sub	sp, #32
 800f30c:	af00      	add	r7, sp, #0
 800f30e:	6078      	str	r0, [r7, #4]
 800f310:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800f312:	687b      	ldr	r3, [r7, #4]
 800f314:	2b00      	cmp	r3, #0
 800f316:	d10c      	bne.n	800f332 <xTaskCheckForTimeOut+0x2a>
	__asm volatile
 800f318:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f31c:	b672      	cpsid	i
 800f31e:	f383 8811 	msr	BASEPRI, r3
 800f322:	f3bf 8f6f 	isb	sy
 800f326:	f3bf 8f4f 	dsb	sy
 800f32a:	b662      	cpsie	i
 800f32c:	613b      	str	r3, [r7, #16]
}
 800f32e:	bf00      	nop
 800f330:	e7fe      	b.n	800f330 <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 800f332:	683b      	ldr	r3, [r7, #0]
 800f334:	2b00      	cmp	r3, #0
 800f336:	d10c      	bne.n	800f352 <xTaskCheckForTimeOut+0x4a>
	__asm volatile
 800f338:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f33c:	b672      	cpsid	i
 800f33e:	f383 8811 	msr	BASEPRI, r3
 800f342:	f3bf 8f6f 	isb	sy
 800f346:	f3bf 8f4f 	dsb	sy
 800f34a:	b662      	cpsie	i
 800f34c:	60fb      	str	r3, [r7, #12]
}
 800f34e:	bf00      	nop
 800f350:	e7fe      	b.n	800f350 <xTaskCheckForTimeOut+0x48>

	taskENTER_CRITICAL();
 800f352:	f000 fe73 	bl	801003c <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800f356:	4b1d      	ldr	r3, [pc, #116]	; (800f3cc <xTaskCheckForTimeOut+0xc4>)
 800f358:	681b      	ldr	r3, [r3, #0]
 800f35a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800f35c:	687b      	ldr	r3, [r7, #4]
 800f35e:	685b      	ldr	r3, [r3, #4]
 800f360:	69ba      	ldr	r2, [r7, #24]
 800f362:	1ad3      	subs	r3, r2, r3
 800f364:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800f366:	683b      	ldr	r3, [r7, #0]
 800f368:	681b      	ldr	r3, [r3, #0]
 800f36a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f36e:	d102      	bne.n	800f376 <xTaskCheckForTimeOut+0x6e>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800f370:	2300      	movs	r3, #0
 800f372:	61fb      	str	r3, [r7, #28]
 800f374:	e023      	b.n	800f3be <xTaskCheckForTimeOut+0xb6>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800f376:	687b      	ldr	r3, [r7, #4]
 800f378:	681a      	ldr	r2, [r3, #0]
 800f37a:	4b15      	ldr	r3, [pc, #84]	; (800f3d0 <xTaskCheckForTimeOut+0xc8>)
 800f37c:	681b      	ldr	r3, [r3, #0]
 800f37e:	429a      	cmp	r2, r3
 800f380:	d007      	beq.n	800f392 <xTaskCheckForTimeOut+0x8a>
 800f382:	687b      	ldr	r3, [r7, #4]
 800f384:	685b      	ldr	r3, [r3, #4]
 800f386:	69ba      	ldr	r2, [r7, #24]
 800f388:	429a      	cmp	r2, r3
 800f38a:	d302      	bcc.n	800f392 <xTaskCheckForTimeOut+0x8a>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800f38c:	2301      	movs	r3, #1
 800f38e:	61fb      	str	r3, [r7, #28]
 800f390:	e015      	b.n	800f3be <xTaskCheckForTimeOut+0xb6>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800f392:	683b      	ldr	r3, [r7, #0]
 800f394:	681b      	ldr	r3, [r3, #0]
 800f396:	697a      	ldr	r2, [r7, #20]
 800f398:	429a      	cmp	r2, r3
 800f39a:	d20b      	bcs.n	800f3b4 <xTaskCheckForTimeOut+0xac>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800f39c:	683b      	ldr	r3, [r7, #0]
 800f39e:	681a      	ldr	r2, [r3, #0]
 800f3a0:	697b      	ldr	r3, [r7, #20]
 800f3a2:	1ad2      	subs	r2, r2, r3
 800f3a4:	683b      	ldr	r3, [r7, #0]
 800f3a6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800f3a8:	6878      	ldr	r0, [r7, #4]
 800f3aa:	f7ff ff97 	bl	800f2dc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800f3ae:	2300      	movs	r3, #0
 800f3b0:	61fb      	str	r3, [r7, #28]
 800f3b2:	e004      	b.n	800f3be <xTaskCheckForTimeOut+0xb6>
		}
		else
		{
			*pxTicksToWait = 0;
 800f3b4:	683b      	ldr	r3, [r7, #0]
 800f3b6:	2200      	movs	r2, #0
 800f3b8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800f3ba:	2301      	movs	r3, #1
 800f3bc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800f3be:	f000 fe71 	bl	80100a4 <vPortExitCritical>

	return xReturn;
 800f3c2:	69fb      	ldr	r3, [r7, #28]
}
 800f3c4:	4618      	mov	r0, r3
 800f3c6:	3720      	adds	r7, #32
 800f3c8:	46bd      	mov	sp, r7
 800f3ca:	bd80      	pop	{r7, pc}
 800f3cc:	2000cb48 	.word	0x2000cb48
 800f3d0:	2000cb5c 	.word	0x2000cb5c

0800f3d4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800f3d4:	b480      	push	{r7}
 800f3d6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800f3d8:	4b03      	ldr	r3, [pc, #12]	; (800f3e8 <vTaskMissedYield+0x14>)
 800f3da:	2201      	movs	r2, #1
 800f3dc:	601a      	str	r2, [r3, #0]
}
 800f3de:	bf00      	nop
 800f3e0:	46bd      	mov	sp, r7
 800f3e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3e6:	4770      	bx	lr
 800f3e8:	2000cb58 	.word	0x2000cb58

0800f3ec <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800f3ec:	b580      	push	{r7, lr}
 800f3ee:	b082      	sub	sp, #8
 800f3f0:	af00      	add	r7, sp, #0
 800f3f2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800f3f4:	f000 f852 	bl	800f49c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800f3f8:	4b06      	ldr	r3, [pc, #24]	; (800f414 <prvIdleTask+0x28>)
 800f3fa:	681b      	ldr	r3, [r3, #0]
 800f3fc:	2b01      	cmp	r3, #1
 800f3fe:	d9f9      	bls.n	800f3f4 <prvIdleTask+0x8>
			{
				taskYIELD();
 800f400:	4b05      	ldr	r3, [pc, #20]	; (800f418 <prvIdleTask+0x2c>)
 800f402:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f406:	601a      	str	r2, [r3, #0]
 800f408:	f3bf 8f4f 	dsb	sy
 800f40c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800f410:	e7f0      	b.n	800f3f4 <prvIdleTask+0x8>
 800f412:	bf00      	nop
 800f414:	2000c674 	.word	0x2000c674
 800f418:	e000ed04 	.word	0xe000ed04

0800f41c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800f41c:	b580      	push	{r7, lr}
 800f41e:	b082      	sub	sp, #8
 800f420:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800f422:	2300      	movs	r3, #0
 800f424:	607b      	str	r3, [r7, #4]
 800f426:	e00c      	b.n	800f442 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800f428:	687a      	ldr	r2, [r7, #4]
 800f42a:	4613      	mov	r3, r2
 800f42c:	009b      	lsls	r3, r3, #2
 800f42e:	4413      	add	r3, r2
 800f430:	009b      	lsls	r3, r3, #2
 800f432:	4a12      	ldr	r2, [pc, #72]	; (800f47c <prvInitialiseTaskLists+0x60>)
 800f434:	4413      	add	r3, r2
 800f436:	4618      	mov	r0, r3
 800f438:	f7fe fc8c 	bl	800dd54 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	3301      	adds	r3, #1
 800f440:	607b      	str	r3, [r7, #4]
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	2b37      	cmp	r3, #55	; 0x37
 800f446:	d9ef      	bls.n	800f428 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800f448:	480d      	ldr	r0, [pc, #52]	; (800f480 <prvInitialiseTaskLists+0x64>)
 800f44a:	f7fe fc83 	bl	800dd54 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800f44e:	480d      	ldr	r0, [pc, #52]	; (800f484 <prvInitialiseTaskLists+0x68>)
 800f450:	f7fe fc80 	bl	800dd54 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800f454:	480c      	ldr	r0, [pc, #48]	; (800f488 <prvInitialiseTaskLists+0x6c>)
 800f456:	f7fe fc7d 	bl	800dd54 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800f45a:	480c      	ldr	r0, [pc, #48]	; (800f48c <prvInitialiseTaskLists+0x70>)
 800f45c:	f7fe fc7a 	bl	800dd54 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800f460:	480b      	ldr	r0, [pc, #44]	; (800f490 <prvInitialiseTaskLists+0x74>)
 800f462:	f7fe fc77 	bl	800dd54 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800f466:	4b0b      	ldr	r3, [pc, #44]	; (800f494 <prvInitialiseTaskLists+0x78>)
 800f468:	4a05      	ldr	r2, [pc, #20]	; (800f480 <prvInitialiseTaskLists+0x64>)
 800f46a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800f46c:	4b0a      	ldr	r3, [pc, #40]	; (800f498 <prvInitialiseTaskLists+0x7c>)
 800f46e:	4a05      	ldr	r2, [pc, #20]	; (800f484 <prvInitialiseTaskLists+0x68>)
 800f470:	601a      	str	r2, [r3, #0]
}
 800f472:	bf00      	nop
 800f474:	3708      	adds	r7, #8
 800f476:	46bd      	mov	sp, r7
 800f478:	bd80      	pop	{r7, pc}
 800f47a:	bf00      	nop
 800f47c:	2000c674 	.word	0x2000c674
 800f480:	2000cad4 	.word	0x2000cad4
 800f484:	2000cae8 	.word	0x2000cae8
 800f488:	2000cb04 	.word	0x2000cb04
 800f48c:	2000cb18 	.word	0x2000cb18
 800f490:	2000cb30 	.word	0x2000cb30
 800f494:	2000cafc 	.word	0x2000cafc
 800f498:	2000cb00 	.word	0x2000cb00

0800f49c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800f49c:	b580      	push	{r7, lr}
 800f49e:	b082      	sub	sp, #8
 800f4a0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800f4a2:	e019      	b.n	800f4d8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800f4a4:	f000 fdca 	bl	801003c <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f4a8:	4b10      	ldr	r3, [pc, #64]	; (800f4ec <prvCheckTasksWaitingTermination+0x50>)
 800f4aa:	68db      	ldr	r3, [r3, #12]
 800f4ac:	68db      	ldr	r3, [r3, #12]
 800f4ae:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	3304      	adds	r3, #4
 800f4b4:	4618      	mov	r0, r3
 800f4b6:	f7fe fcd7 	bl	800de68 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800f4ba:	4b0d      	ldr	r3, [pc, #52]	; (800f4f0 <prvCheckTasksWaitingTermination+0x54>)
 800f4bc:	681b      	ldr	r3, [r3, #0]
 800f4be:	3b01      	subs	r3, #1
 800f4c0:	4a0b      	ldr	r2, [pc, #44]	; (800f4f0 <prvCheckTasksWaitingTermination+0x54>)
 800f4c2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800f4c4:	4b0b      	ldr	r3, [pc, #44]	; (800f4f4 <prvCheckTasksWaitingTermination+0x58>)
 800f4c6:	681b      	ldr	r3, [r3, #0]
 800f4c8:	3b01      	subs	r3, #1
 800f4ca:	4a0a      	ldr	r2, [pc, #40]	; (800f4f4 <prvCheckTasksWaitingTermination+0x58>)
 800f4cc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800f4ce:	f000 fde9 	bl	80100a4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800f4d2:	6878      	ldr	r0, [r7, #4]
 800f4d4:	f000 f810 	bl	800f4f8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800f4d8:	4b06      	ldr	r3, [pc, #24]	; (800f4f4 <prvCheckTasksWaitingTermination+0x58>)
 800f4da:	681b      	ldr	r3, [r3, #0]
 800f4dc:	2b00      	cmp	r3, #0
 800f4de:	d1e1      	bne.n	800f4a4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800f4e0:	bf00      	nop
 800f4e2:	bf00      	nop
 800f4e4:	3708      	adds	r7, #8
 800f4e6:	46bd      	mov	sp, r7
 800f4e8:	bd80      	pop	{r7, pc}
 800f4ea:	bf00      	nop
 800f4ec:	2000cb18 	.word	0x2000cb18
 800f4f0:	2000cb44 	.word	0x2000cb44
 800f4f4:	2000cb2c 	.word	0x2000cb2c

0800f4f8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800f4f8:	b580      	push	{r7, lr}
 800f4fa:	b084      	sub	sp, #16
 800f4fc:	af00      	add	r7, sp, #0
 800f4fe:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800f506:	2b00      	cmp	r3, #0
 800f508:	d108      	bne.n	800f51c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800f50a:	687b      	ldr	r3, [r7, #4]
 800f50c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f50e:	4618      	mov	r0, r3
 800f510:	f000 ff8a 	bl	8010428 <vPortFree>
				vPortFree( pxTCB );
 800f514:	6878      	ldr	r0, [r7, #4]
 800f516:	f000 ff87 	bl	8010428 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800f51a:	e01a      	b.n	800f552 <prvDeleteTCB+0x5a>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800f522:	2b01      	cmp	r3, #1
 800f524:	d103      	bne.n	800f52e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800f526:	6878      	ldr	r0, [r7, #4]
 800f528:	f000 ff7e 	bl	8010428 <vPortFree>
	}
 800f52c:	e011      	b.n	800f552 <prvDeleteTCB+0x5a>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800f52e:	687b      	ldr	r3, [r7, #4]
 800f530:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800f534:	2b02      	cmp	r3, #2
 800f536:	d00c      	beq.n	800f552 <prvDeleteTCB+0x5a>
	__asm volatile
 800f538:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f53c:	b672      	cpsid	i
 800f53e:	f383 8811 	msr	BASEPRI, r3
 800f542:	f3bf 8f6f 	isb	sy
 800f546:	f3bf 8f4f 	dsb	sy
 800f54a:	b662      	cpsie	i
 800f54c:	60fb      	str	r3, [r7, #12]
}
 800f54e:	bf00      	nop
 800f550:	e7fe      	b.n	800f550 <prvDeleteTCB+0x58>
	}
 800f552:	bf00      	nop
 800f554:	3710      	adds	r7, #16
 800f556:	46bd      	mov	sp, r7
 800f558:	bd80      	pop	{r7, pc}
	...

0800f55c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800f55c:	b480      	push	{r7}
 800f55e:	b083      	sub	sp, #12
 800f560:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800f562:	4b0c      	ldr	r3, [pc, #48]	; (800f594 <prvResetNextTaskUnblockTime+0x38>)
 800f564:	681b      	ldr	r3, [r3, #0]
 800f566:	681b      	ldr	r3, [r3, #0]
 800f568:	2b00      	cmp	r3, #0
 800f56a:	d104      	bne.n	800f576 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800f56c:	4b0a      	ldr	r3, [pc, #40]	; (800f598 <prvResetNextTaskUnblockTime+0x3c>)
 800f56e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800f572:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800f574:	e008      	b.n	800f588 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f576:	4b07      	ldr	r3, [pc, #28]	; (800f594 <prvResetNextTaskUnblockTime+0x38>)
 800f578:	681b      	ldr	r3, [r3, #0]
 800f57a:	68db      	ldr	r3, [r3, #12]
 800f57c:	68db      	ldr	r3, [r3, #12]
 800f57e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800f580:	687b      	ldr	r3, [r7, #4]
 800f582:	685b      	ldr	r3, [r3, #4]
 800f584:	4a04      	ldr	r2, [pc, #16]	; (800f598 <prvResetNextTaskUnblockTime+0x3c>)
 800f586:	6013      	str	r3, [r2, #0]
}
 800f588:	bf00      	nop
 800f58a:	370c      	adds	r7, #12
 800f58c:	46bd      	mov	sp, r7
 800f58e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f592:	4770      	bx	lr
 800f594:	2000cafc 	.word	0x2000cafc
 800f598:	2000cb64 	.word	0x2000cb64

0800f59c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800f59c:	b480      	push	{r7}
 800f59e:	b083      	sub	sp, #12
 800f5a0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800f5a2:	4b0b      	ldr	r3, [pc, #44]	; (800f5d0 <xTaskGetSchedulerState+0x34>)
 800f5a4:	681b      	ldr	r3, [r3, #0]
 800f5a6:	2b00      	cmp	r3, #0
 800f5a8:	d102      	bne.n	800f5b0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800f5aa:	2301      	movs	r3, #1
 800f5ac:	607b      	str	r3, [r7, #4]
 800f5ae:	e008      	b.n	800f5c2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800f5b0:	4b08      	ldr	r3, [pc, #32]	; (800f5d4 <xTaskGetSchedulerState+0x38>)
 800f5b2:	681b      	ldr	r3, [r3, #0]
 800f5b4:	2b00      	cmp	r3, #0
 800f5b6:	d102      	bne.n	800f5be <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800f5b8:	2302      	movs	r3, #2
 800f5ba:	607b      	str	r3, [r7, #4]
 800f5bc:	e001      	b.n	800f5c2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800f5be:	2300      	movs	r3, #0
 800f5c0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800f5c2:	687b      	ldr	r3, [r7, #4]
	}
 800f5c4:	4618      	mov	r0, r3
 800f5c6:	370c      	adds	r7, #12
 800f5c8:	46bd      	mov	sp, r7
 800f5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5ce:	4770      	bx	lr
 800f5d0:	2000cb50 	.word	0x2000cb50
 800f5d4:	2000cb6c 	.word	0x2000cb6c

0800f5d8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800f5d8:	b580      	push	{r7, lr}
 800f5da:	b086      	sub	sp, #24
 800f5dc:	af00      	add	r7, sp, #0
 800f5de:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800f5e0:	687b      	ldr	r3, [r7, #4]
 800f5e2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800f5e4:	2300      	movs	r3, #0
 800f5e6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800f5e8:	687b      	ldr	r3, [r7, #4]
 800f5ea:	2b00      	cmp	r3, #0
 800f5ec:	d05a      	beq.n	800f6a4 <xTaskPriorityDisinherit+0xcc>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800f5ee:	4b30      	ldr	r3, [pc, #192]	; (800f6b0 <xTaskPriorityDisinherit+0xd8>)
 800f5f0:	681b      	ldr	r3, [r3, #0]
 800f5f2:	693a      	ldr	r2, [r7, #16]
 800f5f4:	429a      	cmp	r2, r3
 800f5f6:	d00c      	beq.n	800f612 <xTaskPriorityDisinherit+0x3a>
	__asm volatile
 800f5f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f5fc:	b672      	cpsid	i
 800f5fe:	f383 8811 	msr	BASEPRI, r3
 800f602:	f3bf 8f6f 	isb	sy
 800f606:	f3bf 8f4f 	dsb	sy
 800f60a:	b662      	cpsie	i
 800f60c:	60fb      	str	r3, [r7, #12]
}
 800f60e:	bf00      	nop
 800f610:	e7fe      	b.n	800f610 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 800f612:	693b      	ldr	r3, [r7, #16]
 800f614:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f616:	2b00      	cmp	r3, #0
 800f618:	d10c      	bne.n	800f634 <xTaskPriorityDisinherit+0x5c>
	__asm volatile
 800f61a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f61e:	b672      	cpsid	i
 800f620:	f383 8811 	msr	BASEPRI, r3
 800f624:	f3bf 8f6f 	isb	sy
 800f628:	f3bf 8f4f 	dsb	sy
 800f62c:	b662      	cpsie	i
 800f62e:	60bb      	str	r3, [r7, #8]
}
 800f630:	bf00      	nop
 800f632:	e7fe      	b.n	800f632 <xTaskPriorityDisinherit+0x5a>
			( pxTCB->uxMutexesHeld )--;
 800f634:	693b      	ldr	r3, [r7, #16]
 800f636:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f638:	1e5a      	subs	r2, r3, #1
 800f63a:	693b      	ldr	r3, [r7, #16]
 800f63c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800f63e:	693b      	ldr	r3, [r7, #16]
 800f640:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f642:	693b      	ldr	r3, [r7, #16]
 800f644:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f646:	429a      	cmp	r2, r3
 800f648:	d02c      	beq.n	800f6a4 <xTaskPriorityDisinherit+0xcc>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800f64a:	693b      	ldr	r3, [r7, #16]
 800f64c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800f64e:	2b00      	cmp	r3, #0
 800f650:	d128      	bne.n	800f6a4 <xTaskPriorityDisinherit+0xcc>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f652:	693b      	ldr	r3, [r7, #16]
 800f654:	3304      	adds	r3, #4
 800f656:	4618      	mov	r0, r3
 800f658:	f7fe fc06 	bl	800de68 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800f65c:	693b      	ldr	r3, [r7, #16]
 800f65e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800f660:	693b      	ldr	r3, [r7, #16]
 800f662:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800f664:	693b      	ldr	r3, [r7, #16]
 800f666:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f668:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800f66c:	693b      	ldr	r3, [r7, #16]
 800f66e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800f670:	693b      	ldr	r3, [r7, #16]
 800f672:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f674:	4b0f      	ldr	r3, [pc, #60]	; (800f6b4 <xTaskPriorityDisinherit+0xdc>)
 800f676:	681b      	ldr	r3, [r3, #0]
 800f678:	429a      	cmp	r2, r3
 800f67a:	d903      	bls.n	800f684 <xTaskPriorityDisinherit+0xac>
 800f67c:	693b      	ldr	r3, [r7, #16]
 800f67e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f680:	4a0c      	ldr	r2, [pc, #48]	; (800f6b4 <xTaskPriorityDisinherit+0xdc>)
 800f682:	6013      	str	r3, [r2, #0]
 800f684:	693b      	ldr	r3, [r7, #16]
 800f686:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800f688:	4613      	mov	r3, r2
 800f68a:	009b      	lsls	r3, r3, #2
 800f68c:	4413      	add	r3, r2
 800f68e:	009b      	lsls	r3, r3, #2
 800f690:	4a09      	ldr	r2, [pc, #36]	; (800f6b8 <xTaskPriorityDisinherit+0xe0>)
 800f692:	441a      	add	r2, r3
 800f694:	693b      	ldr	r3, [r7, #16]
 800f696:	3304      	adds	r3, #4
 800f698:	4619      	mov	r1, r3
 800f69a:	4610      	mov	r0, r2
 800f69c:	f7fe fb87 	bl	800ddae <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800f6a0:	2301      	movs	r3, #1
 800f6a2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800f6a4:	697b      	ldr	r3, [r7, #20]
	}
 800f6a6:	4618      	mov	r0, r3
 800f6a8:	3718      	adds	r7, #24
 800f6aa:	46bd      	mov	sp, r7
 800f6ac:	bd80      	pop	{r7, pc}
 800f6ae:	bf00      	nop
 800f6b0:	2000c670 	.word	0x2000c670
 800f6b4:	2000cb4c 	.word	0x2000cb4c
 800f6b8:	2000c674 	.word	0x2000c674

0800f6bc <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800f6bc:	b580      	push	{r7, lr}
 800f6be:	b084      	sub	sp, #16
 800f6c0:	af00      	add	r7, sp, #0
 800f6c2:	6078      	str	r0, [r7, #4]
 800f6c4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800f6c6:	4b21      	ldr	r3, [pc, #132]	; (800f74c <prvAddCurrentTaskToDelayedList+0x90>)
 800f6c8:	681b      	ldr	r3, [r3, #0]
 800f6ca:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800f6cc:	4b20      	ldr	r3, [pc, #128]	; (800f750 <prvAddCurrentTaskToDelayedList+0x94>)
 800f6ce:	681b      	ldr	r3, [r3, #0]
 800f6d0:	3304      	adds	r3, #4
 800f6d2:	4618      	mov	r0, r3
 800f6d4:	f7fe fbc8 	bl	800de68 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800f6d8:	687b      	ldr	r3, [r7, #4]
 800f6da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f6de:	d10a      	bne.n	800f6f6 <prvAddCurrentTaskToDelayedList+0x3a>
 800f6e0:	683b      	ldr	r3, [r7, #0]
 800f6e2:	2b00      	cmp	r3, #0
 800f6e4:	d007      	beq.n	800f6f6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f6e6:	4b1a      	ldr	r3, [pc, #104]	; (800f750 <prvAddCurrentTaskToDelayedList+0x94>)
 800f6e8:	681b      	ldr	r3, [r3, #0]
 800f6ea:	3304      	adds	r3, #4
 800f6ec:	4619      	mov	r1, r3
 800f6ee:	4819      	ldr	r0, [pc, #100]	; (800f754 <prvAddCurrentTaskToDelayedList+0x98>)
 800f6f0:	f7fe fb5d 	bl	800ddae <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800f6f4:	e026      	b.n	800f744 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800f6f6:	68fa      	ldr	r2, [r7, #12]
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	4413      	add	r3, r2
 800f6fc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800f6fe:	4b14      	ldr	r3, [pc, #80]	; (800f750 <prvAddCurrentTaskToDelayedList+0x94>)
 800f700:	681b      	ldr	r3, [r3, #0]
 800f702:	68ba      	ldr	r2, [r7, #8]
 800f704:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800f706:	68ba      	ldr	r2, [r7, #8]
 800f708:	68fb      	ldr	r3, [r7, #12]
 800f70a:	429a      	cmp	r2, r3
 800f70c:	d209      	bcs.n	800f722 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f70e:	4b12      	ldr	r3, [pc, #72]	; (800f758 <prvAddCurrentTaskToDelayedList+0x9c>)
 800f710:	681a      	ldr	r2, [r3, #0]
 800f712:	4b0f      	ldr	r3, [pc, #60]	; (800f750 <prvAddCurrentTaskToDelayedList+0x94>)
 800f714:	681b      	ldr	r3, [r3, #0]
 800f716:	3304      	adds	r3, #4
 800f718:	4619      	mov	r1, r3
 800f71a:	4610      	mov	r0, r2
 800f71c:	f7fe fb6b 	bl	800ddf6 <vListInsert>
}
 800f720:	e010      	b.n	800f744 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800f722:	4b0e      	ldr	r3, [pc, #56]	; (800f75c <prvAddCurrentTaskToDelayedList+0xa0>)
 800f724:	681a      	ldr	r2, [r3, #0]
 800f726:	4b0a      	ldr	r3, [pc, #40]	; (800f750 <prvAddCurrentTaskToDelayedList+0x94>)
 800f728:	681b      	ldr	r3, [r3, #0]
 800f72a:	3304      	adds	r3, #4
 800f72c:	4619      	mov	r1, r3
 800f72e:	4610      	mov	r0, r2
 800f730:	f7fe fb61 	bl	800ddf6 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800f734:	4b0a      	ldr	r3, [pc, #40]	; (800f760 <prvAddCurrentTaskToDelayedList+0xa4>)
 800f736:	681b      	ldr	r3, [r3, #0]
 800f738:	68ba      	ldr	r2, [r7, #8]
 800f73a:	429a      	cmp	r2, r3
 800f73c:	d202      	bcs.n	800f744 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800f73e:	4a08      	ldr	r2, [pc, #32]	; (800f760 <prvAddCurrentTaskToDelayedList+0xa4>)
 800f740:	68bb      	ldr	r3, [r7, #8]
 800f742:	6013      	str	r3, [r2, #0]
}
 800f744:	bf00      	nop
 800f746:	3710      	adds	r7, #16
 800f748:	46bd      	mov	sp, r7
 800f74a:	bd80      	pop	{r7, pc}
 800f74c:	2000cb48 	.word	0x2000cb48
 800f750:	2000c670 	.word	0x2000c670
 800f754:	2000cb30 	.word	0x2000cb30
 800f758:	2000cb00 	.word	0x2000cb00
 800f75c:	2000cafc 	.word	0x2000cafc
 800f760:	2000cb64 	.word	0x2000cb64

0800f764 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800f764:	b580      	push	{r7, lr}
 800f766:	b08a      	sub	sp, #40	; 0x28
 800f768:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800f76a:	2300      	movs	r3, #0
 800f76c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800f76e:	f000 fb15 	bl	800fd9c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800f772:	4b1d      	ldr	r3, [pc, #116]	; (800f7e8 <xTimerCreateTimerTask+0x84>)
 800f774:	681b      	ldr	r3, [r3, #0]
 800f776:	2b00      	cmp	r3, #0
 800f778:	d021      	beq.n	800f7be <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800f77a:	2300      	movs	r3, #0
 800f77c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800f77e:	2300      	movs	r3, #0
 800f780:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800f782:	1d3a      	adds	r2, r7, #4
 800f784:	f107 0108 	add.w	r1, r7, #8
 800f788:	f107 030c 	add.w	r3, r7, #12
 800f78c:	4618      	mov	r0, r3
 800f78e:	f7fe fac7 	bl	800dd20 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800f792:	6879      	ldr	r1, [r7, #4]
 800f794:	68bb      	ldr	r3, [r7, #8]
 800f796:	68fa      	ldr	r2, [r7, #12]
 800f798:	9202      	str	r2, [sp, #8]
 800f79a:	9301      	str	r3, [sp, #4]
 800f79c:	2302      	movs	r3, #2
 800f79e:	9300      	str	r3, [sp, #0]
 800f7a0:	2300      	movs	r3, #0
 800f7a2:	460a      	mov	r2, r1
 800f7a4:	4911      	ldr	r1, [pc, #68]	; (800f7ec <xTimerCreateTimerTask+0x88>)
 800f7a6:	4812      	ldr	r0, [pc, #72]	; (800f7f0 <xTimerCreateTimerTask+0x8c>)
 800f7a8:	f7ff f892 	bl	800e8d0 <xTaskCreateStatic>
 800f7ac:	4603      	mov	r3, r0
 800f7ae:	4a11      	ldr	r2, [pc, #68]	; (800f7f4 <xTimerCreateTimerTask+0x90>)
 800f7b0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800f7b2:	4b10      	ldr	r3, [pc, #64]	; (800f7f4 <xTimerCreateTimerTask+0x90>)
 800f7b4:	681b      	ldr	r3, [r3, #0]
 800f7b6:	2b00      	cmp	r3, #0
 800f7b8:	d001      	beq.n	800f7be <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800f7ba:	2301      	movs	r3, #1
 800f7bc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800f7be:	697b      	ldr	r3, [r7, #20]
 800f7c0:	2b00      	cmp	r3, #0
 800f7c2:	d10c      	bne.n	800f7de <xTimerCreateTimerTask+0x7a>
	__asm volatile
 800f7c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f7c8:	b672      	cpsid	i
 800f7ca:	f383 8811 	msr	BASEPRI, r3
 800f7ce:	f3bf 8f6f 	isb	sy
 800f7d2:	f3bf 8f4f 	dsb	sy
 800f7d6:	b662      	cpsie	i
 800f7d8:	613b      	str	r3, [r7, #16]
}
 800f7da:	bf00      	nop
 800f7dc:	e7fe      	b.n	800f7dc <xTimerCreateTimerTask+0x78>
	return xReturn;
 800f7de:	697b      	ldr	r3, [r7, #20]
}
 800f7e0:	4618      	mov	r0, r3
 800f7e2:	3718      	adds	r7, #24
 800f7e4:	46bd      	mov	sp, r7
 800f7e6:	bd80      	pop	{r7, pc}
 800f7e8:	2000cba0 	.word	0x2000cba0
 800f7ec:	0802424c 	.word	0x0802424c
 800f7f0:	0800f935 	.word	0x0800f935
 800f7f4:	2000cba4 	.word	0x2000cba4

0800f7f8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800f7f8:	b580      	push	{r7, lr}
 800f7fa:	b08a      	sub	sp, #40	; 0x28
 800f7fc:	af00      	add	r7, sp, #0
 800f7fe:	60f8      	str	r0, [r7, #12]
 800f800:	60b9      	str	r1, [r7, #8]
 800f802:	607a      	str	r2, [r7, #4]
 800f804:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800f806:	2300      	movs	r3, #0
 800f808:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800f80a:	68fb      	ldr	r3, [r7, #12]
 800f80c:	2b00      	cmp	r3, #0
 800f80e:	d10c      	bne.n	800f82a <xTimerGenericCommand+0x32>
	__asm volatile
 800f810:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f814:	b672      	cpsid	i
 800f816:	f383 8811 	msr	BASEPRI, r3
 800f81a:	f3bf 8f6f 	isb	sy
 800f81e:	f3bf 8f4f 	dsb	sy
 800f822:	b662      	cpsie	i
 800f824:	623b      	str	r3, [r7, #32]
}
 800f826:	bf00      	nop
 800f828:	e7fe      	b.n	800f828 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800f82a:	4b1a      	ldr	r3, [pc, #104]	; (800f894 <xTimerGenericCommand+0x9c>)
 800f82c:	681b      	ldr	r3, [r3, #0]
 800f82e:	2b00      	cmp	r3, #0
 800f830:	d02a      	beq.n	800f888 <xTimerGenericCommand+0x90>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800f832:	68bb      	ldr	r3, [r7, #8]
 800f834:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800f836:	687b      	ldr	r3, [r7, #4]
 800f838:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800f83a:	68fb      	ldr	r3, [r7, #12]
 800f83c:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800f83e:	68bb      	ldr	r3, [r7, #8]
 800f840:	2b05      	cmp	r3, #5
 800f842:	dc18      	bgt.n	800f876 <xTimerGenericCommand+0x7e>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800f844:	f7ff feaa 	bl	800f59c <xTaskGetSchedulerState>
 800f848:	4603      	mov	r3, r0
 800f84a:	2b02      	cmp	r3, #2
 800f84c:	d109      	bne.n	800f862 <xTimerGenericCommand+0x6a>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800f84e:	4b11      	ldr	r3, [pc, #68]	; (800f894 <xTimerGenericCommand+0x9c>)
 800f850:	6818      	ldr	r0, [r3, #0]
 800f852:	f107 0110 	add.w	r1, r7, #16
 800f856:	2300      	movs	r3, #0
 800f858:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800f85a:	f7fe fc3f 	bl	800e0dc <xQueueGenericSend>
 800f85e:	6278      	str	r0, [r7, #36]	; 0x24
 800f860:	e012      	b.n	800f888 <xTimerGenericCommand+0x90>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800f862:	4b0c      	ldr	r3, [pc, #48]	; (800f894 <xTimerGenericCommand+0x9c>)
 800f864:	6818      	ldr	r0, [r3, #0]
 800f866:	f107 0110 	add.w	r1, r7, #16
 800f86a:	2300      	movs	r3, #0
 800f86c:	2200      	movs	r2, #0
 800f86e:	f7fe fc35 	bl	800e0dc <xQueueGenericSend>
 800f872:	6278      	str	r0, [r7, #36]	; 0x24
 800f874:	e008      	b.n	800f888 <xTimerGenericCommand+0x90>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800f876:	4b07      	ldr	r3, [pc, #28]	; (800f894 <xTimerGenericCommand+0x9c>)
 800f878:	6818      	ldr	r0, [r3, #0]
 800f87a:	f107 0110 	add.w	r1, r7, #16
 800f87e:	2300      	movs	r3, #0
 800f880:	683a      	ldr	r2, [r7, #0]
 800f882:	f7fe fd31 	bl	800e2e8 <xQueueGenericSendFromISR>
 800f886:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800f888:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800f88a:	4618      	mov	r0, r3
 800f88c:	3728      	adds	r7, #40	; 0x28
 800f88e:	46bd      	mov	sp, r7
 800f890:	bd80      	pop	{r7, pc}
 800f892:	bf00      	nop
 800f894:	2000cba0 	.word	0x2000cba0

0800f898 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800f898:	b580      	push	{r7, lr}
 800f89a:	b088      	sub	sp, #32
 800f89c:	af02      	add	r7, sp, #8
 800f89e:	6078      	str	r0, [r7, #4]
 800f8a0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800f8a2:	4b23      	ldr	r3, [pc, #140]	; (800f930 <prvProcessExpiredTimer+0x98>)
 800f8a4:	681b      	ldr	r3, [r3, #0]
 800f8a6:	68db      	ldr	r3, [r3, #12]
 800f8a8:	68db      	ldr	r3, [r3, #12]
 800f8aa:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800f8ac:	697b      	ldr	r3, [r7, #20]
 800f8ae:	3304      	adds	r3, #4
 800f8b0:	4618      	mov	r0, r3
 800f8b2:	f7fe fad9 	bl	800de68 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800f8b6:	697b      	ldr	r3, [r7, #20]
 800f8b8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f8bc:	f003 0304 	and.w	r3, r3, #4
 800f8c0:	2b00      	cmp	r3, #0
 800f8c2:	d024      	beq.n	800f90e <prvProcessExpiredTimer+0x76>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800f8c4:	697b      	ldr	r3, [r7, #20]
 800f8c6:	699a      	ldr	r2, [r3, #24]
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	18d1      	adds	r1, r2, r3
 800f8cc:	687b      	ldr	r3, [r7, #4]
 800f8ce:	683a      	ldr	r2, [r7, #0]
 800f8d0:	6978      	ldr	r0, [r7, #20]
 800f8d2:	f000 f8d3 	bl	800fa7c <prvInsertTimerInActiveList>
 800f8d6:	4603      	mov	r3, r0
 800f8d8:	2b00      	cmp	r3, #0
 800f8da:	d021      	beq.n	800f920 <prvProcessExpiredTimer+0x88>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800f8dc:	2300      	movs	r3, #0
 800f8de:	9300      	str	r3, [sp, #0]
 800f8e0:	2300      	movs	r3, #0
 800f8e2:	687a      	ldr	r2, [r7, #4]
 800f8e4:	2100      	movs	r1, #0
 800f8e6:	6978      	ldr	r0, [r7, #20]
 800f8e8:	f7ff ff86 	bl	800f7f8 <xTimerGenericCommand>
 800f8ec:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800f8ee:	693b      	ldr	r3, [r7, #16]
 800f8f0:	2b00      	cmp	r3, #0
 800f8f2:	d115      	bne.n	800f920 <prvProcessExpiredTimer+0x88>
	__asm volatile
 800f8f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800f8f8:	b672      	cpsid	i
 800f8fa:	f383 8811 	msr	BASEPRI, r3
 800f8fe:	f3bf 8f6f 	isb	sy
 800f902:	f3bf 8f4f 	dsb	sy
 800f906:	b662      	cpsie	i
 800f908:	60fb      	str	r3, [r7, #12]
}
 800f90a:	bf00      	nop
 800f90c:	e7fe      	b.n	800f90c <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800f90e:	697b      	ldr	r3, [r7, #20]
 800f910:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f914:	f023 0301 	bic.w	r3, r3, #1
 800f918:	b2da      	uxtb	r2, r3
 800f91a:	697b      	ldr	r3, [r7, #20]
 800f91c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800f920:	697b      	ldr	r3, [r7, #20]
 800f922:	6a1b      	ldr	r3, [r3, #32]
 800f924:	6978      	ldr	r0, [r7, #20]
 800f926:	4798      	blx	r3
}
 800f928:	bf00      	nop
 800f92a:	3718      	adds	r7, #24
 800f92c:	46bd      	mov	sp, r7
 800f92e:	bd80      	pop	{r7, pc}
 800f930:	2000cb98 	.word	0x2000cb98

0800f934 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800f934:	b580      	push	{r7, lr}
 800f936:	b084      	sub	sp, #16
 800f938:	af00      	add	r7, sp, #0
 800f93a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f93c:	f107 0308 	add.w	r3, r7, #8
 800f940:	4618      	mov	r0, r3
 800f942:	f000 f857 	bl	800f9f4 <prvGetNextExpireTime>
 800f946:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800f948:	68bb      	ldr	r3, [r7, #8]
 800f94a:	4619      	mov	r1, r3
 800f94c:	68f8      	ldr	r0, [r7, #12]
 800f94e:	f000 f803 	bl	800f958 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800f952:	f000 f8d5 	bl	800fb00 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800f956:	e7f1      	b.n	800f93c <prvTimerTask+0x8>

0800f958 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800f958:	b580      	push	{r7, lr}
 800f95a:	b084      	sub	sp, #16
 800f95c:	af00      	add	r7, sp, #0
 800f95e:	6078      	str	r0, [r7, #4]
 800f960:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800f962:	f7ff f9ff 	bl	800ed64 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800f966:	f107 0308 	add.w	r3, r7, #8
 800f96a:	4618      	mov	r0, r3
 800f96c:	f000 f866 	bl	800fa3c <prvSampleTimeNow>
 800f970:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800f972:	68bb      	ldr	r3, [r7, #8]
 800f974:	2b00      	cmp	r3, #0
 800f976:	d130      	bne.n	800f9da <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800f978:	683b      	ldr	r3, [r7, #0]
 800f97a:	2b00      	cmp	r3, #0
 800f97c:	d10a      	bne.n	800f994 <prvProcessTimerOrBlockTask+0x3c>
 800f97e:	687a      	ldr	r2, [r7, #4]
 800f980:	68fb      	ldr	r3, [r7, #12]
 800f982:	429a      	cmp	r2, r3
 800f984:	d806      	bhi.n	800f994 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800f986:	f7ff f9fb 	bl	800ed80 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800f98a:	68f9      	ldr	r1, [r7, #12]
 800f98c:	6878      	ldr	r0, [r7, #4]
 800f98e:	f7ff ff83 	bl	800f898 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800f992:	e024      	b.n	800f9de <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800f994:	683b      	ldr	r3, [r7, #0]
 800f996:	2b00      	cmp	r3, #0
 800f998:	d008      	beq.n	800f9ac <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800f99a:	4b13      	ldr	r3, [pc, #76]	; (800f9e8 <prvProcessTimerOrBlockTask+0x90>)
 800f99c:	681b      	ldr	r3, [r3, #0]
 800f99e:	681b      	ldr	r3, [r3, #0]
 800f9a0:	2b00      	cmp	r3, #0
 800f9a2:	d101      	bne.n	800f9a8 <prvProcessTimerOrBlockTask+0x50>
 800f9a4:	2301      	movs	r3, #1
 800f9a6:	e000      	b.n	800f9aa <prvProcessTimerOrBlockTask+0x52>
 800f9a8:	2300      	movs	r3, #0
 800f9aa:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800f9ac:	4b0f      	ldr	r3, [pc, #60]	; (800f9ec <prvProcessTimerOrBlockTask+0x94>)
 800f9ae:	6818      	ldr	r0, [r3, #0]
 800f9b0:	687a      	ldr	r2, [r7, #4]
 800f9b2:	68fb      	ldr	r3, [r7, #12]
 800f9b4:	1ad3      	subs	r3, r2, r3
 800f9b6:	683a      	ldr	r2, [r7, #0]
 800f9b8:	4619      	mov	r1, r3
 800f9ba:	f7fe ff55 	bl	800e868 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800f9be:	f7ff f9df 	bl	800ed80 <xTaskResumeAll>
 800f9c2:	4603      	mov	r3, r0
 800f9c4:	2b00      	cmp	r3, #0
 800f9c6:	d10a      	bne.n	800f9de <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800f9c8:	4b09      	ldr	r3, [pc, #36]	; (800f9f0 <prvProcessTimerOrBlockTask+0x98>)
 800f9ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f9ce:	601a      	str	r2, [r3, #0]
 800f9d0:	f3bf 8f4f 	dsb	sy
 800f9d4:	f3bf 8f6f 	isb	sy
}
 800f9d8:	e001      	b.n	800f9de <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800f9da:	f7ff f9d1 	bl	800ed80 <xTaskResumeAll>
}
 800f9de:	bf00      	nop
 800f9e0:	3710      	adds	r7, #16
 800f9e2:	46bd      	mov	sp, r7
 800f9e4:	bd80      	pop	{r7, pc}
 800f9e6:	bf00      	nop
 800f9e8:	2000cb9c 	.word	0x2000cb9c
 800f9ec:	2000cba0 	.word	0x2000cba0
 800f9f0:	e000ed04 	.word	0xe000ed04

0800f9f4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800f9f4:	b480      	push	{r7}
 800f9f6:	b085      	sub	sp, #20
 800f9f8:	af00      	add	r7, sp, #0
 800f9fa:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800f9fc:	4b0e      	ldr	r3, [pc, #56]	; (800fa38 <prvGetNextExpireTime+0x44>)
 800f9fe:	681b      	ldr	r3, [r3, #0]
 800fa00:	681b      	ldr	r3, [r3, #0]
 800fa02:	2b00      	cmp	r3, #0
 800fa04:	d101      	bne.n	800fa0a <prvGetNextExpireTime+0x16>
 800fa06:	2201      	movs	r2, #1
 800fa08:	e000      	b.n	800fa0c <prvGetNextExpireTime+0x18>
 800fa0a:	2200      	movs	r2, #0
 800fa0c:	687b      	ldr	r3, [r7, #4]
 800fa0e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800fa10:	687b      	ldr	r3, [r7, #4]
 800fa12:	681b      	ldr	r3, [r3, #0]
 800fa14:	2b00      	cmp	r3, #0
 800fa16:	d105      	bne.n	800fa24 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800fa18:	4b07      	ldr	r3, [pc, #28]	; (800fa38 <prvGetNextExpireTime+0x44>)
 800fa1a:	681b      	ldr	r3, [r3, #0]
 800fa1c:	68db      	ldr	r3, [r3, #12]
 800fa1e:	681b      	ldr	r3, [r3, #0]
 800fa20:	60fb      	str	r3, [r7, #12]
 800fa22:	e001      	b.n	800fa28 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800fa24:	2300      	movs	r3, #0
 800fa26:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800fa28:	68fb      	ldr	r3, [r7, #12]
}
 800fa2a:	4618      	mov	r0, r3
 800fa2c:	3714      	adds	r7, #20
 800fa2e:	46bd      	mov	sp, r7
 800fa30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa34:	4770      	bx	lr
 800fa36:	bf00      	nop
 800fa38:	2000cb98 	.word	0x2000cb98

0800fa3c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800fa3c:	b580      	push	{r7, lr}
 800fa3e:	b084      	sub	sp, #16
 800fa40:	af00      	add	r7, sp, #0
 800fa42:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800fa44:	f7ff fa3c 	bl	800eec0 <xTaskGetTickCount>
 800fa48:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800fa4a:	4b0b      	ldr	r3, [pc, #44]	; (800fa78 <prvSampleTimeNow+0x3c>)
 800fa4c:	681b      	ldr	r3, [r3, #0]
 800fa4e:	68fa      	ldr	r2, [r7, #12]
 800fa50:	429a      	cmp	r2, r3
 800fa52:	d205      	bcs.n	800fa60 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800fa54:	f000 f93c 	bl	800fcd0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800fa58:	687b      	ldr	r3, [r7, #4]
 800fa5a:	2201      	movs	r2, #1
 800fa5c:	601a      	str	r2, [r3, #0]
 800fa5e:	e002      	b.n	800fa66 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800fa60:	687b      	ldr	r3, [r7, #4]
 800fa62:	2200      	movs	r2, #0
 800fa64:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800fa66:	4a04      	ldr	r2, [pc, #16]	; (800fa78 <prvSampleTimeNow+0x3c>)
 800fa68:	68fb      	ldr	r3, [r7, #12]
 800fa6a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800fa6c:	68fb      	ldr	r3, [r7, #12]
}
 800fa6e:	4618      	mov	r0, r3
 800fa70:	3710      	adds	r7, #16
 800fa72:	46bd      	mov	sp, r7
 800fa74:	bd80      	pop	{r7, pc}
 800fa76:	bf00      	nop
 800fa78:	2000cba8 	.word	0x2000cba8

0800fa7c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800fa7c:	b580      	push	{r7, lr}
 800fa7e:	b086      	sub	sp, #24
 800fa80:	af00      	add	r7, sp, #0
 800fa82:	60f8      	str	r0, [r7, #12]
 800fa84:	60b9      	str	r1, [r7, #8]
 800fa86:	607a      	str	r2, [r7, #4]
 800fa88:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800fa8a:	2300      	movs	r3, #0
 800fa8c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800fa8e:	68fb      	ldr	r3, [r7, #12]
 800fa90:	68ba      	ldr	r2, [r7, #8]
 800fa92:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800fa94:	68fb      	ldr	r3, [r7, #12]
 800fa96:	68fa      	ldr	r2, [r7, #12]
 800fa98:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800fa9a:	68ba      	ldr	r2, [r7, #8]
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	429a      	cmp	r2, r3
 800faa0:	d812      	bhi.n	800fac8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800faa2:	687a      	ldr	r2, [r7, #4]
 800faa4:	683b      	ldr	r3, [r7, #0]
 800faa6:	1ad2      	subs	r2, r2, r3
 800faa8:	68fb      	ldr	r3, [r7, #12]
 800faaa:	699b      	ldr	r3, [r3, #24]
 800faac:	429a      	cmp	r2, r3
 800faae:	d302      	bcc.n	800fab6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800fab0:	2301      	movs	r3, #1
 800fab2:	617b      	str	r3, [r7, #20]
 800fab4:	e01b      	b.n	800faee <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800fab6:	4b10      	ldr	r3, [pc, #64]	; (800faf8 <prvInsertTimerInActiveList+0x7c>)
 800fab8:	681a      	ldr	r2, [r3, #0]
 800faba:	68fb      	ldr	r3, [r7, #12]
 800fabc:	3304      	adds	r3, #4
 800fabe:	4619      	mov	r1, r3
 800fac0:	4610      	mov	r0, r2
 800fac2:	f7fe f998 	bl	800ddf6 <vListInsert>
 800fac6:	e012      	b.n	800faee <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800fac8:	687a      	ldr	r2, [r7, #4]
 800faca:	683b      	ldr	r3, [r7, #0]
 800facc:	429a      	cmp	r2, r3
 800face:	d206      	bcs.n	800fade <prvInsertTimerInActiveList+0x62>
 800fad0:	68ba      	ldr	r2, [r7, #8]
 800fad2:	683b      	ldr	r3, [r7, #0]
 800fad4:	429a      	cmp	r2, r3
 800fad6:	d302      	bcc.n	800fade <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800fad8:	2301      	movs	r3, #1
 800fada:	617b      	str	r3, [r7, #20]
 800fadc:	e007      	b.n	800faee <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800fade:	4b07      	ldr	r3, [pc, #28]	; (800fafc <prvInsertTimerInActiveList+0x80>)
 800fae0:	681a      	ldr	r2, [r3, #0]
 800fae2:	68fb      	ldr	r3, [r7, #12]
 800fae4:	3304      	adds	r3, #4
 800fae6:	4619      	mov	r1, r3
 800fae8:	4610      	mov	r0, r2
 800faea:	f7fe f984 	bl	800ddf6 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800faee:	697b      	ldr	r3, [r7, #20]
}
 800faf0:	4618      	mov	r0, r3
 800faf2:	3718      	adds	r7, #24
 800faf4:	46bd      	mov	sp, r7
 800faf6:	bd80      	pop	{r7, pc}
 800faf8:	2000cb9c 	.word	0x2000cb9c
 800fafc:	2000cb98 	.word	0x2000cb98

0800fb00 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800fb00:	b580      	push	{r7, lr}
 800fb02:	b08e      	sub	sp, #56	; 0x38
 800fb04:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800fb06:	e0d0      	b.n	800fcaa <prvProcessReceivedCommands+0x1aa>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800fb08:	687b      	ldr	r3, [r7, #4]
 800fb0a:	2b00      	cmp	r3, #0
 800fb0c:	da1a      	bge.n	800fb44 <prvProcessReceivedCommands+0x44>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800fb0e:	1d3b      	adds	r3, r7, #4
 800fb10:	3304      	adds	r3, #4
 800fb12:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800fb14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fb16:	2b00      	cmp	r3, #0
 800fb18:	d10c      	bne.n	800fb34 <prvProcessReceivedCommands+0x34>
	__asm volatile
 800fb1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fb1e:	b672      	cpsid	i
 800fb20:	f383 8811 	msr	BASEPRI, r3
 800fb24:	f3bf 8f6f 	isb	sy
 800fb28:	f3bf 8f4f 	dsb	sy
 800fb2c:	b662      	cpsie	i
 800fb2e:	61fb      	str	r3, [r7, #28]
}
 800fb30:	bf00      	nop
 800fb32:	e7fe      	b.n	800fb32 <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800fb34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800fb36:	681b      	ldr	r3, [r3, #0]
 800fb38:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fb3a:	6850      	ldr	r0, [r2, #4]
 800fb3c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800fb3e:	6892      	ldr	r2, [r2, #8]
 800fb40:	4611      	mov	r1, r2
 800fb42:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	2b00      	cmp	r3, #0
 800fb48:	f2c0 80af 	blt.w	800fcaa <prvProcessReceivedCommands+0x1aa>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800fb4c:	68fb      	ldr	r3, [r7, #12]
 800fb4e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800fb50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fb52:	695b      	ldr	r3, [r3, #20]
 800fb54:	2b00      	cmp	r3, #0
 800fb56:	d004      	beq.n	800fb62 <prvProcessReceivedCommands+0x62>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800fb58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fb5a:	3304      	adds	r3, #4
 800fb5c:	4618      	mov	r0, r3
 800fb5e:	f7fe f983 	bl	800de68 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800fb62:	463b      	mov	r3, r7
 800fb64:	4618      	mov	r0, r3
 800fb66:	f7ff ff69 	bl	800fa3c <prvSampleTimeNow>
 800fb6a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800fb6c:	687b      	ldr	r3, [r7, #4]
 800fb6e:	2b09      	cmp	r3, #9
 800fb70:	f200 809a 	bhi.w	800fca8 <prvProcessReceivedCommands+0x1a8>
 800fb74:	a201      	add	r2, pc, #4	; (adr r2, 800fb7c <prvProcessReceivedCommands+0x7c>)
 800fb76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fb7a:	bf00      	nop
 800fb7c:	0800fba5 	.word	0x0800fba5
 800fb80:	0800fba5 	.word	0x0800fba5
 800fb84:	0800fba5 	.word	0x0800fba5
 800fb88:	0800fc1d 	.word	0x0800fc1d
 800fb8c:	0800fc31 	.word	0x0800fc31
 800fb90:	0800fc7f 	.word	0x0800fc7f
 800fb94:	0800fba5 	.word	0x0800fba5
 800fb98:	0800fba5 	.word	0x0800fba5
 800fb9c:	0800fc1d 	.word	0x0800fc1d
 800fba0:	0800fc31 	.word	0x0800fc31
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800fba4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fba6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fbaa:	f043 0301 	orr.w	r3, r3, #1
 800fbae:	b2da      	uxtb	r2, r3
 800fbb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fbb2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800fbb6:	68ba      	ldr	r2, [r7, #8]
 800fbb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fbba:	699b      	ldr	r3, [r3, #24]
 800fbbc:	18d1      	adds	r1, r2, r3
 800fbbe:	68bb      	ldr	r3, [r7, #8]
 800fbc0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fbc2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fbc4:	f7ff ff5a 	bl	800fa7c <prvInsertTimerInActiveList>
 800fbc8:	4603      	mov	r3, r0
 800fbca:	2b00      	cmp	r3, #0
 800fbcc:	d06d      	beq.n	800fcaa <prvProcessReceivedCommands+0x1aa>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800fbce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fbd0:	6a1b      	ldr	r3, [r3, #32]
 800fbd2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fbd4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800fbd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fbd8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fbdc:	f003 0304 	and.w	r3, r3, #4
 800fbe0:	2b00      	cmp	r3, #0
 800fbe2:	d062      	beq.n	800fcaa <prvProcessReceivedCommands+0x1aa>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800fbe4:	68ba      	ldr	r2, [r7, #8]
 800fbe6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fbe8:	699b      	ldr	r3, [r3, #24]
 800fbea:	441a      	add	r2, r3
 800fbec:	2300      	movs	r3, #0
 800fbee:	9300      	str	r3, [sp, #0]
 800fbf0:	2300      	movs	r3, #0
 800fbf2:	2100      	movs	r1, #0
 800fbf4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fbf6:	f7ff fdff 	bl	800f7f8 <xTimerGenericCommand>
 800fbfa:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800fbfc:	6a3b      	ldr	r3, [r7, #32]
 800fbfe:	2b00      	cmp	r3, #0
 800fc00:	d153      	bne.n	800fcaa <prvProcessReceivedCommands+0x1aa>
	__asm volatile
 800fc02:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc06:	b672      	cpsid	i
 800fc08:	f383 8811 	msr	BASEPRI, r3
 800fc0c:	f3bf 8f6f 	isb	sy
 800fc10:	f3bf 8f4f 	dsb	sy
 800fc14:	b662      	cpsie	i
 800fc16:	61bb      	str	r3, [r7, #24]
}
 800fc18:	bf00      	nop
 800fc1a:	e7fe      	b.n	800fc1a <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800fc1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc1e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fc22:	f023 0301 	bic.w	r3, r3, #1
 800fc26:	b2da      	uxtb	r2, r3
 800fc28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc2a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800fc2e:	e03c      	b.n	800fcaa <prvProcessReceivedCommands+0x1aa>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800fc30:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc32:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fc36:	f043 0301 	orr.w	r3, r3, #1
 800fc3a:	b2da      	uxtb	r2, r3
 800fc3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc3e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800fc42:	68ba      	ldr	r2, [r7, #8]
 800fc44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc46:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800fc48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc4a:	699b      	ldr	r3, [r3, #24]
 800fc4c:	2b00      	cmp	r3, #0
 800fc4e:	d10c      	bne.n	800fc6a <prvProcessReceivedCommands+0x16a>
	__asm volatile
 800fc50:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fc54:	b672      	cpsid	i
 800fc56:	f383 8811 	msr	BASEPRI, r3
 800fc5a:	f3bf 8f6f 	isb	sy
 800fc5e:	f3bf 8f4f 	dsb	sy
 800fc62:	b662      	cpsie	i
 800fc64:	617b      	str	r3, [r7, #20]
}
 800fc66:	bf00      	nop
 800fc68:	e7fe      	b.n	800fc68 <prvProcessReceivedCommands+0x168>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800fc6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc6c:	699a      	ldr	r2, [r3, #24]
 800fc6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc70:	18d1      	adds	r1, r2, r3
 800fc72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc74:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fc76:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fc78:	f7ff ff00 	bl	800fa7c <prvInsertTimerInActiveList>
					break;
 800fc7c:	e015      	b.n	800fcaa <prvProcessReceivedCommands+0x1aa>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800fc7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc80:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fc84:	f003 0302 	and.w	r3, r3, #2
 800fc88:	2b00      	cmp	r3, #0
 800fc8a:	d103      	bne.n	800fc94 <prvProcessReceivedCommands+0x194>
						{
							vPortFree( pxTimer );
 800fc8c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800fc8e:	f000 fbcb 	bl	8010428 <vPortFree>
 800fc92:	e00a      	b.n	800fcaa <prvProcessReceivedCommands+0x1aa>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800fc94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fc96:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fc9a:	f023 0301 	bic.w	r3, r3, #1
 800fc9e:	b2da      	uxtb	r2, r3
 800fca0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fca2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800fca6:	e000      	b.n	800fcaa <prvProcessReceivedCommands+0x1aa>

				default	:
					/* Don't expect to get here. */
					break;
 800fca8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800fcaa:	4b08      	ldr	r3, [pc, #32]	; (800fccc <prvProcessReceivedCommands+0x1cc>)
 800fcac:	681b      	ldr	r3, [r3, #0]
 800fcae:	1d39      	adds	r1, r7, #4
 800fcb0:	2200      	movs	r2, #0
 800fcb2:	4618      	mov	r0, r3
 800fcb4:	f7fe fbb8 	bl	800e428 <xQueueReceive>
 800fcb8:	4603      	mov	r3, r0
 800fcba:	2b00      	cmp	r3, #0
 800fcbc:	f47f af24 	bne.w	800fb08 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800fcc0:	bf00      	nop
 800fcc2:	bf00      	nop
 800fcc4:	3730      	adds	r7, #48	; 0x30
 800fcc6:	46bd      	mov	sp, r7
 800fcc8:	bd80      	pop	{r7, pc}
 800fcca:	bf00      	nop
 800fccc:	2000cba0 	.word	0x2000cba0

0800fcd0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800fcd0:	b580      	push	{r7, lr}
 800fcd2:	b088      	sub	sp, #32
 800fcd4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800fcd6:	e04a      	b.n	800fd6e <prvSwitchTimerLists+0x9e>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800fcd8:	4b2e      	ldr	r3, [pc, #184]	; (800fd94 <prvSwitchTimerLists+0xc4>)
 800fcda:	681b      	ldr	r3, [r3, #0]
 800fcdc:	68db      	ldr	r3, [r3, #12]
 800fcde:	681b      	ldr	r3, [r3, #0]
 800fce0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800fce2:	4b2c      	ldr	r3, [pc, #176]	; (800fd94 <prvSwitchTimerLists+0xc4>)
 800fce4:	681b      	ldr	r3, [r3, #0]
 800fce6:	68db      	ldr	r3, [r3, #12]
 800fce8:	68db      	ldr	r3, [r3, #12]
 800fcea:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800fcec:	68fb      	ldr	r3, [r7, #12]
 800fcee:	3304      	adds	r3, #4
 800fcf0:	4618      	mov	r0, r3
 800fcf2:	f7fe f8b9 	bl	800de68 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800fcf6:	68fb      	ldr	r3, [r7, #12]
 800fcf8:	6a1b      	ldr	r3, [r3, #32]
 800fcfa:	68f8      	ldr	r0, [r7, #12]
 800fcfc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800fcfe:	68fb      	ldr	r3, [r7, #12]
 800fd00:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800fd04:	f003 0304 	and.w	r3, r3, #4
 800fd08:	2b00      	cmp	r3, #0
 800fd0a:	d030      	beq.n	800fd6e <prvSwitchTimerLists+0x9e>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800fd0c:	68fb      	ldr	r3, [r7, #12]
 800fd0e:	699b      	ldr	r3, [r3, #24]
 800fd10:	693a      	ldr	r2, [r7, #16]
 800fd12:	4413      	add	r3, r2
 800fd14:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800fd16:	68ba      	ldr	r2, [r7, #8]
 800fd18:	693b      	ldr	r3, [r7, #16]
 800fd1a:	429a      	cmp	r2, r3
 800fd1c:	d90e      	bls.n	800fd3c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800fd1e:	68fb      	ldr	r3, [r7, #12]
 800fd20:	68ba      	ldr	r2, [r7, #8]
 800fd22:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800fd24:	68fb      	ldr	r3, [r7, #12]
 800fd26:	68fa      	ldr	r2, [r7, #12]
 800fd28:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800fd2a:	4b1a      	ldr	r3, [pc, #104]	; (800fd94 <prvSwitchTimerLists+0xc4>)
 800fd2c:	681a      	ldr	r2, [r3, #0]
 800fd2e:	68fb      	ldr	r3, [r7, #12]
 800fd30:	3304      	adds	r3, #4
 800fd32:	4619      	mov	r1, r3
 800fd34:	4610      	mov	r0, r2
 800fd36:	f7fe f85e 	bl	800ddf6 <vListInsert>
 800fd3a:	e018      	b.n	800fd6e <prvSwitchTimerLists+0x9e>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800fd3c:	2300      	movs	r3, #0
 800fd3e:	9300      	str	r3, [sp, #0]
 800fd40:	2300      	movs	r3, #0
 800fd42:	693a      	ldr	r2, [r7, #16]
 800fd44:	2100      	movs	r1, #0
 800fd46:	68f8      	ldr	r0, [r7, #12]
 800fd48:	f7ff fd56 	bl	800f7f8 <xTimerGenericCommand>
 800fd4c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800fd4e:	687b      	ldr	r3, [r7, #4]
 800fd50:	2b00      	cmp	r3, #0
 800fd52:	d10c      	bne.n	800fd6e <prvSwitchTimerLists+0x9e>
	__asm volatile
 800fd54:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fd58:	b672      	cpsid	i
 800fd5a:	f383 8811 	msr	BASEPRI, r3
 800fd5e:	f3bf 8f6f 	isb	sy
 800fd62:	f3bf 8f4f 	dsb	sy
 800fd66:	b662      	cpsie	i
 800fd68:	603b      	str	r3, [r7, #0]
}
 800fd6a:	bf00      	nop
 800fd6c:	e7fe      	b.n	800fd6c <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800fd6e:	4b09      	ldr	r3, [pc, #36]	; (800fd94 <prvSwitchTimerLists+0xc4>)
 800fd70:	681b      	ldr	r3, [r3, #0]
 800fd72:	681b      	ldr	r3, [r3, #0]
 800fd74:	2b00      	cmp	r3, #0
 800fd76:	d1af      	bne.n	800fcd8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800fd78:	4b06      	ldr	r3, [pc, #24]	; (800fd94 <prvSwitchTimerLists+0xc4>)
 800fd7a:	681b      	ldr	r3, [r3, #0]
 800fd7c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800fd7e:	4b06      	ldr	r3, [pc, #24]	; (800fd98 <prvSwitchTimerLists+0xc8>)
 800fd80:	681b      	ldr	r3, [r3, #0]
 800fd82:	4a04      	ldr	r2, [pc, #16]	; (800fd94 <prvSwitchTimerLists+0xc4>)
 800fd84:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800fd86:	4a04      	ldr	r2, [pc, #16]	; (800fd98 <prvSwitchTimerLists+0xc8>)
 800fd88:	697b      	ldr	r3, [r7, #20]
 800fd8a:	6013      	str	r3, [r2, #0]
}
 800fd8c:	bf00      	nop
 800fd8e:	3718      	adds	r7, #24
 800fd90:	46bd      	mov	sp, r7
 800fd92:	bd80      	pop	{r7, pc}
 800fd94:	2000cb98 	.word	0x2000cb98
 800fd98:	2000cb9c 	.word	0x2000cb9c

0800fd9c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800fd9c:	b580      	push	{r7, lr}
 800fd9e:	b082      	sub	sp, #8
 800fda0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800fda2:	f000 f94b 	bl	801003c <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800fda6:	4b15      	ldr	r3, [pc, #84]	; (800fdfc <prvCheckForValidListAndQueue+0x60>)
 800fda8:	681b      	ldr	r3, [r3, #0]
 800fdaa:	2b00      	cmp	r3, #0
 800fdac:	d120      	bne.n	800fdf0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800fdae:	4814      	ldr	r0, [pc, #80]	; (800fe00 <prvCheckForValidListAndQueue+0x64>)
 800fdb0:	f7fd ffd0 	bl	800dd54 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800fdb4:	4813      	ldr	r0, [pc, #76]	; (800fe04 <prvCheckForValidListAndQueue+0x68>)
 800fdb6:	f7fd ffcd 	bl	800dd54 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800fdba:	4b13      	ldr	r3, [pc, #76]	; (800fe08 <prvCheckForValidListAndQueue+0x6c>)
 800fdbc:	4a10      	ldr	r2, [pc, #64]	; (800fe00 <prvCheckForValidListAndQueue+0x64>)
 800fdbe:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800fdc0:	4b12      	ldr	r3, [pc, #72]	; (800fe0c <prvCheckForValidListAndQueue+0x70>)
 800fdc2:	4a10      	ldr	r2, [pc, #64]	; (800fe04 <prvCheckForValidListAndQueue+0x68>)
 800fdc4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800fdc6:	2300      	movs	r3, #0
 800fdc8:	9300      	str	r3, [sp, #0]
 800fdca:	4b11      	ldr	r3, [pc, #68]	; (800fe10 <prvCheckForValidListAndQueue+0x74>)
 800fdcc:	4a11      	ldr	r2, [pc, #68]	; (800fe14 <prvCheckForValidListAndQueue+0x78>)
 800fdce:	2110      	movs	r1, #16
 800fdd0:	200a      	movs	r0, #10
 800fdd2:	f7fe f8dd 	bl	800df90 <xQueueGenericCreateStatic>
 800fdd6:	4603      	mov	r3, r0
 800fdd8:	4a08      	ldr	r2, [pc, #32]	; (800fdfc <prvCheckForValidListAndQueue+0x60>)
 800fdda:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800fddc:	4b07      	ldr	r3, [pc, #28]	; (800fdfc <prvCheckForValidListAndQueue+0x60>)
 800fdde:	681b      	ldr	r3, [r3, #0]
 800fde0:	2b00      	cmp	r3, #0
 800fde2:	d005      	beq.n	800fdf0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800fde4:	4b05      	ldr	r3, [pc, #20]	; (800fdfc <prvCheckForValidListAndQueue+0x60>)
 800fde6:	681b      	ldr	r3, [r3, #0]
 800fde8:	490b      	ldr	r1, [pc, #44]	; (800fe18 <prvCheckForValidListAndQueue+0x7c>)
 800fdea:	4618      	mov	r0, r3
 800fdec:	f7fe fd12 	bl	800e814 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800fdf0:	f000 f958 	bl	80100a4 <vPortExitCritical>
}
 800fdf4:	bf00      	nop
 800fdf6:	46bd      	mov	sp, r7
 800fdf8:	bd80      	pop	{r7, pc}
 800fdfa:	bf00      	nop
 800fdfc:	2000cba0 	.word	0x2000cba0
 800fe00:	2000cb70 	.word	0x2000cb70
 800fe04:	2000cb84 	.word	0x2000cb84
 800fe08:	2000cb98 	.word	0x2000cb98
 800fe0c:	2000cb9c 	.word	0x2000cb9c
 800fe10:	2000cc4c 	.word	0x2000cc4c
 800fe14:	2000cbac 	.word	0x2000cbac
 800fe18:	08024254 	.word	0x08024254

0800fe1c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800fe1c:	b480      	push	{r7}
 800fe1e:	b085      	sub	sp, #20
 800fe20:	af00      	add	r7, sp, #0
 800fe22:	60f8      	str	r0, [r7, #12]
 800fe24:	60b9      	str	r1, [r7, #8]
 800fe26:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800fe28:	68fb      	ldr	r3, [r7, #12]
 800fe2a:	3b04      	subs	r3, #4
 800fe2c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800fe2e:	68fb      	ldr	r3, [r7, #12]
 800fe30:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800fe34:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800fe36:	68fb      	ldr	r3, [r7, #12]
 800fe38:	3b04      	subs	r3, #4
 800fe3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800fe3c:	68bb      	ldr	r3, [r7, #8]
 800fe3e:	f023 0201 	bic.w	r2, r3, #1
 800fe42:	68fb      	ldr	r3, [r7, #12]
 800fe44:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800fe46:	68fb      	ldr	r3, [r7, #12]
 800fe48:	3b04      	subs	r3, #4
 800fe4a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800fe4c:	4a0c      	ldr	r2, [pc, #48]	; (800fe80 <pxPortInitialiseStack+0x64>)
 800fe4e:	68fb      	ldr	r3, [r7, #12]
 800fe50:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800fe52:	68fb      	ldr	r3, [r7, #12]
 800fe54:	3b14      	subs	r3, #20
 800fe56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800fe58:	687a      	ldr	r2, [r7, #4]
 800fe5a:	68fb      	ldr	r3, [r7, #12]
 800fe5c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800fe5e:	68fb      	ldr	r3, [r7, #12]
 800fe60:	3b04      	subs	r3, #4
 800fe62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800fe64:	68fb      	ldr	r3, [r7, #12]
 800fe66:	f06f 0202 	mvn.w	r2, #2
 800fe6a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800fe6c:	68fb      	ldr	r3, [r7, #12]
 800fe6e:	3b20      	subs	r3, #32
 800fe70:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800fe72:	68fb      	ldr	r3, [r7, #12]
}
 800fe74:	4618      	mov	r0, r3
 800fe76:	3714      	adds	r7, #20
 800fe78:	46bd      	mov	sp, r7
 800fe7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe7e:	4770      	bx	lr
 800fe80:	0800fe85 	.word	0x0800fe85

0800fe84 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800fe84:	b480      	push	{r7}
 800fe86:	b085      	sub	sp, #20
 800fe88:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800fe8a:	2300      	movs	r3, #0
 800fe8c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800fe8e:	4b14      	ldr	r3, [pc, #80]	; (800fee0 <prvTaskExitError+0x5c>)
 800fe90:	681b      	ldr	r3, [r3, #0]
 800fe92:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800fe96:	d00c      	beq.n	800feb2 <prvTaskExitError+0x2e>
	__asm volatile
 800fe98:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe9c:	b672      	cpsid	i
 800fe9e:	f383 8811 	msr	BASEPRI, r3
 800fea2:	f3bf 8f6f 	isb	sy
 800fea6:	f3bf 8f4f 	dsb	sy
 800feaa:	b662      	cpsie	i
 800feac:	60fb      	str	r3, [r7, #12]
}
 800feae:	bf00      	nop
 800feb0:	e7fe      	b.n	800feb0 <prvTaskExitError+0x2c>
	__asm volatile
 800feb2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800feb6:	b672      	cpsid	i
 800feb8:	f383 8811 	msr	BASEPRI, r3
 800febc:	f3bf 8f6f 	isb	sy
 800fec0:	f3bf 8f4f 	dsb	sy
 800fec4:	b662      	cpsie	i
 800fec6:	60bb      	str	r3, [r7, #8]
}
 800fec8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800feca:	bf00      	nop
 800fecc:	687b      	ldr	r3, [r7, #4]
 800fece:	2b00      	cmp	r3, #0
 800fed0:	d0fc      	beq.n	800fecc <prvTaskExitError+0x48>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800fed2:	bf00      	nop
 800fed4:	bf00      	nop
 800fed6:	3714      	adds	r7, #20
 800fed8:	46bd      	mov	sp, r7
 800feda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fede:	4770      	bx	lr
 800fee0:	200000a0 	.word	0x200000a0
	...

0800fef0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800fef0:	4b07      	ldr	r3, [pc, #28]	; (800ff10 <pxCurrentTCBConst2>)
 800fef2:	6819      	ldr	r1, [r3, #0]
 800fef4:	6808      	ldr	r0, [r1, #0]
 800fef6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fefa:	f380 8809 	msr	PSP, r0
 800fefe:	f3bf 8f6f 	isb	sy
 800ff02:	f04f 0000 	mov.w	r0, #0
 800ff06:	f380 8811 	msr	BASEPRI, r0
 800ff0a:	4770      	bx	lr
 800ff0c:	f3af 8000 	nop.w

0800ff10 <pxCurrentTCBConst2>:
 800ff10:	2000c670 	.word	0x2000c670
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ff14:	bf00      	nop
 800ff16:	bf00      	nop

0800ff18 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ff18:	4808      	ldr	r0, [pc, #32]	; (800ff3c <prvPortStartFirstTask+0x24>)
 800ff1a:	6800      	ldr	r0, [r0, #0]
 800ff1c:	6800      	ldr	r0, [r0, #0]
 800ff1e:	f380 8808 	msr	MSP, r0
 800ff22:	f04f 0000 	mov.w	r0, #0
 800ff26:	f380 8814 	msr	CONTROL, r0
 800ff2a:	b662      	cpsie	i
 800ff2c:	b661      	cpsie	f
 800ff2e:	f3bf 8f4f 	dsb	sy
 800ff32:	f3bf 8f6f 	isb	sy
 800ff36:	df00      	svc	0
 800ff38:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800ff3a:	bf00      	nop
 800ff3c:	e000ed08 	.word	0xe000ed08

0800ff40 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800ff40:	b580      	push	{r7, lr}
 800ff42:	b084      	sub	sp, #16
 800ff44:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ff46:	4b37      	ldr	r3, [pc, #220]	; (8010024 <xPortStartScheduler+0xe4>)
 800ff48:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800ff4a:	68fb      	ldr	r3, [r7, #12]
 800ff4c:	781b      	ldrb	r3, [r3, #0]
 800ff4e:	b2db      	uxtb	r3, r3
 800ff50:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ff52:	68fb      	ldr	r3, [r7, #12]
 800ff54:	22ff      	movs	r2, #255	; 0xff
 800ff56:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ff58:	68fb      	ldr	r3, [r7, #12]
 800ff5a:	781b      	ldrb	r3, [r3, #0]
 800ff5c:	b2db      	uxtb	r3, r3
 800ff5e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ff60:	78fb      	ldrb	r3, [r7, #3]
 800ff62:	b2db      	uxtb	r3, r3
 800ff64:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800ff68:	b2da      	uxtb	r2, r3
 800ff6a:	4b2f      	ldr	r3, [pc, #188]	; (8010028 <xPortStartScheduler+0xe8>)
 800ff6c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ff6e:	4b2f      	ldr	r3, [pc, #188]	; (801002c <xPortStartScheduler+0xec>)
 800ff70:	2207      	movs	r2, #7
 800ff72:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ff74:	e009      	b.n	800ff8a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800ff76:	4b2d      	ldr	r3, [pc, #180]	; (801002c <xPortStartScheduler+0xec>)
 800ff78:	681b      	ldr	r3, [r3, #0]
 800ff7a:	3b01      	subs	r3, #1
 800ff7c:	4a2b      	ldr	r2, [pc, #172]	; (801002c <xPortStartScheduler+0xec>)
 800ff7e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ff80:	78fb      	ldrb	r3, [r7, #3]
 800ff82:	b2db      	uxtb	r3, r3
 800ff84:	005b      	lsls	r3, r3, #1
 800ff86:	b2db      	uxtb	r3, r3
 800ff88:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ff8a:	78fb      	ldrb	r3, [r7, #3]
 800ff8c:	b2db      	uxtb	r3, r3
 800ff8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ff92:	2b80      	cmp	r3, #128	; 0x80
 800ff94:	d0ef      	beq.n	800ff76 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ff96:	4b25      	ldr	r3, [pc, #148]	; (801002c <xPortStartScheduler+0xec>)
 800ff98:	681b      	ldr	r3, [r3, #0]
 800ff9a:	f1c3 0307 	rsb	r3, r3, #7
 800ff9e:	2b04      	cmp	r3, #4
 800ffa0:	d00c      	beq.n	800ffbc <xPortStartScheduler+0x7c>
	__asm volatile
 800ffa2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ffa6:	b672      	cpsid	i
 800ffa8:	f383 8811 	msr	BASEPRI, r3
 800ffac:	f3bf 8f6f 	isb	sy
 800ffb0:	f3bf 8f4f 	dsb	sy
 800ffb4:	b662      	cpsie	i
 800ffb6:	60bb      	str	r3, [r7, #8]
}
 800ffb8:	bf00      	nop
 800ffba:	e7fe      	b.n	800ffba <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ffbc:	4b1b      	ldr	r3, [pc, #108]	; (801002c <xPortStartScheduler+0xec>)
 800ffbe:	681b      	ldr	r3, [r3, #0]
 800ffc0:	021b      	lsls	r3, r3, #8
 800ffc2:	4a1a      	ldr	r2, [pc, #104]	; (801002c <xPortStartScheduler+0xec>)
 800ffc4:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ffc6:	4b19      	ldr	r3, [pc, #100]	; (801002c <xPortStartScheduler+0xec>)
 800ffc8:	681b      	ldr	r3, [r3, #0]
 800ffca:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800ffce:	4a17      	ldr	r2, [pc, #92]	; (801002c <xPortStartScheduler+0xec>)
 800ffd0:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ffd2:	687b      	ldr	r3, [r7, #4]
 800ffd4:	b2da      	uxtb	r2, r3
 800ffd6:	68fb      	ldr	r3, [r7, #12]
 800ffd8:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ffda:	4b15      	ldr	r3, [pc, #84]	; (8010030 <xPortStartScheduler+0xf0>)
 800ffdc:	681b      	ldr	r3, [r3, #0]
 800ffde:	4a14      	ldr	r2, [pc, #80]	; (8010030 <xPortStartScheduler+0xf0>)
 800ffe0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800ffe4:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ffe6:	4b12      	ldr	r3, [pc, #72]	; (8010030 <xPortStartScheduler+0xf0>)
 800ffe8:	681b      	ldr	r3, [r3, #0]
 800ffea:	4a11      	ldr	r2, [pc, #68]	; (8010030 <xPortStartScheduler+0xf0>)
 800ffec:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800fff0:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800fff2:	f000 f8dd 	bl	80101b0 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800fff6:	4b0f      	ldr	r3, [pc, #60]	; (8010034 <xPortStartScheduler+0xf4>)
 800fff8:	2200      	movs	r2, #0
 800fffa:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800fffc:	f000 f8fc 	bl	80101f8 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8010000:	4b0d      	ldr	r3, [pc, #52]	; (8010038 <xPortStartScheduler+0xf8>)
 8010002:	681b      	ldr	r3, [r3, #0]
 8010004:	4a0c      	ldr	r2, [pc, #48]	; (8010038 <xPortStartScheduler+0xf8>)
 8010006:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 801000a:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801000c:	f7ff ff84 	bl	800ff18 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8010010:	f7ff f822 	bl	800f058 <vTaskSwitchContext>
	prvTaskExitError();
 8010014:	f7ff ff36 	bl	800fe84 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8010018:	2300      	movs	r3, #0
}
 801001a:	4618      	mov	r0, r3
 801001c:	3710      	adds	r7, #16
 801001e:	46bd      	mov	sp, r7
 8010020:	bd80      	pop	{r7, pc}
 8010022:	bf00      	nop
 8010024:	e000e400 	.word	0xe000e400
 8010028:	2000cc9c 	.word	0x2000cc9c
 801002c:	2000cca0 	.word	0x2000cca0
 8010030:	e000ed20 	.word	0xe000ed20
 8010034:	200000a0 	.word	0x200000a0
 8010038:	e000ef34 	.word	0xe000ef34

0801003c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 801003c:	b480      	push	{r7}
 801003e:	b083      	sub	sp, #12
 8010040:	af00      	add	r7, sp, #0
	__asm volatile
 8010042:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010046:	b672      	cpsid	i
 8010048:	f383 8811 	msr	BASEPRI, r3
 801004c:	f3bf 8f6f 	isb	sy
 8010050:	f3bf 8f4f 	dsb	sy
 8010054:	b662      	cpsie	i
 8010056:	607b      	str	r3, [r7, #4]
}
 8010058:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801005a:	4b10      	ldr	r3, [pc, #64]	; (801009c <vPortEnterCritical+0x60>)
 801005c:	681b      	ldr	r3, [r3, #0]
 801005e:	3301      	adds	r3, #1
 8010060:	4a0e      	ldr	r2, [pc, #56]	; (801009c <vPortEnterCritical+0x60>)
 8010062:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8010064:	4b0d      	ldr	r3, [pc, #52]	; (801009c <vPortEnterCritical+0x60>)
 8010066:	681b      	ldr	r3, [r3, #0]
 8010068:	2b01      	cmp	r3, #1
 801006a:	d111      	bne.n	8010090 <vPortEnterCritical+0x54>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 801006c:	4b0c      	ldr	r3, [pc, #48]	; (80100a0 <vPortEnterCritical+0x64>)
 801006e:	681b      	ldr	r3, [r3, #0]
 8010070:	b2db      	uxtb	r3, r3
 8010072:	2b00      	cmp	r3, #0
 8010074:	d00c      	beq.n	8010090 <vPortEnterCritical+0x54>
	__asm volatile
 8010076:	f04f 0350 	mov.w	r3, #80	; 0x50
 801007a:	b672      	cpsid	i
 801007c:	f383 8811 	msr	BASEPRI, r3
 8010080:	f3bf 8f6f 	isb	sy
 8010084:	f3bf 8f4f 	dsb	sy
 8010088:	b662      	cpsie	i
 801008a:	603b      	str	r3, [r7, #0]
}
 801008c:	bf00      	nop
 801008e:	e7fe      	b.n	801008e <vPortEnterCritical+0x52>
	}
}
 8010090:	bf00      	nop
 8010092:	370c      	adds	r7, #12
 8010094:	46bd      	mov	sp, r7
 8010096:	f85d 7b04 	ldr.w	r7, [sp], #4
 801009a:	4770      	bx	lr
 801009c:	200000a0 	.word	0x200000a0
 80100a0:	e000ed04 	.word	0xe000ed04

080100a4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80100a4:	b480      	push	{r7}
 80100a6:	b083      	sub	sp, #12
 80100a8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80100aa:	4b13      	ldr	r3, [pc, #76]	; (80100f8 <vPortExitCritical+0x54>)
 80100ac:	681b      	ldr	r3, [r3, #0]
 80100ae:	2b00      	cmp	r3, #0
 80100b0:	d10c      	bne.n	80100cc <vPortExitCritical+0x28>
	__asm volatile
 80100b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80100b6:	b672      	cpsid	i
 80100b8:	f383 8811 	msr	BASEPRI, r3
 80100bc:	f3bf 8f6f 	isb	sy
 80100c0:	f3bf 8f4f 	dsb	sy
 80100c4:	b662      	cpsie	i
 80100c6:	607b      	str	r3, [r7, #4]
}
 80100c8:	bf00      	nop
 80100ca:	e7fe      	b.n	80100ca <vPortExitCritical+0x26>
	uxCriticalNesting--;
 80100cc:	4b0a      	ldr	r3, [pc, #40]	; (80100f8 <vPortExitCritical+0x54>)
 80100ce:	681b      	ldr	r3, [r3, #0]
 80100d0:	3b01      	subs	r3, #1
 80100d2:	4a09      	ldr	r2, [pc, #36]	; (80100f8 <vPortExitCritical+0x54>)
 80100d4:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80100d6:	4b08      	ldr	r3, [pc, #32]	; (80100f8 <vPortExitCritical+0x54>)
 80100d8:	681b      	ldr	r3, [r3, #0]
 80100da:	2b00      	cmp	r3, #0
 80100dc:	d105      	bne.n	80100ea <vPortExitCritical+0x46>
 80100de:	2300      	movs	r3, #0
 80100e0:	603b      	str	r3, [r7, #0]
	__asm volatile
 80100e2:	683b      	ldr	r3, [r7, #0]
 80100e4:	f383 8811 	msr	BASEPRI, r3
}
 80100e8:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80100ea:	bf00      	nop
 80100ec:	370c      	adds	r7, #12
 80100ee:	46bd      	mov	sp, r7
 80100f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80100f4:	4770      	bx	lr
 80100f6:	bf00      	nop
 80100f8:	200000a0 	.word	0x200000a0
 80100fc:	00000000 	.word	0x00000000

08010100 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8010100:	f3ef 8009 	mrs	r0, PSP
 8010104:	f3bf 8f6f 	isb	sy
 8010108:	4b15      	ldr	r3, [pc, #84]	; (8010160 <pxCurrentTCBConst>)
 801010a:	681a      	ldr	r2, [r3, #0]
 801010c:	f01e 0f10 	tst.w	lr, #16
 8010110:	bf08      	it	eq
 8010112:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8010116:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801011a:	6010      	str	r0, [r2, #0]
 801011c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8010120:	f04f 0050 	mov.w	r0, #80	; 0x50
 8010124:	b672      	cpsid	i
 8010126:	f380 8811 	msr	BASEPRI, r0
 801012a:	f3bf 8f4f 	dsb	sy
 801012e:	f3bf 8f6f 	isb	sy
 8010132:	b662      	cpsie	i
 8010134:	f7fe ff90 	bl	800f058 <vTaskSwitchContext>
 8010138:	f04f 0000 	mov.w	r0, #0
 801013c:	f380 8811 	msr	BASEPRI, r0
 8010140:	bc09      	pop	{r0, r3}
 8010142:	6819      	ldr	r1, [r3, #0]
 8010144:	6808      	ldr	r0, [r1, #0]
 8010146:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801014a:	f01e 0f10 	tst.w	lr, #16
 801014e:	bf08      	it	eq
 8010150:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8010154:	f380 8809 	msr	PSP, r0
 8010158:	f3bf 8f6f 	isb	sy
 801015c:	4770      	bx	lr
 801015e:	bf00      	nop

08010160 <pxCurrentTCBConst>:
 8010160:	2000c670 	.word	0x2000c670
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8010164:	bf00      	nop
 8010166:	bf00      	nop

08010168 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8010168:	b580      	push	{r7, lr}
 801016a:	b082      	sub	sp, #8
 801016c:	af00      	add	r7, sp, #0
	__asm volatile
 801016e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010172:	b672      	cpsid	i
 8010174:	f383 8811 	msr	BASEPRI, r3
 8010178:	f3bf 8f6f 	isb	sy
 801017c:	f3bf 8f4f 	dsb	sy
 8010180:	b662      	cpsie	i
 8010182:	607b      	str	r3, [r7, #4]
}
 8010184:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8010186:	f7fe feab 	bl	800eee0 <xTaskIncrementTick>
 801018a:	4603      	mov	r3, r0
 801018c:	2b00      	cmp	r3, #0
 801018e:	d003      	beq.n	8010198 <SysTick_Handler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8010190:	4b06      	ldr	r3, [pc, #24]	; (80101ac <SysTick_Handler+0x44>)
 8010192:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010196:	601a      	str	r2, [r3, #0]
 8010198:	2300      	movs	r3, #0
 801019a:	603b      	str	r3, [r7, #0]
	__asm volatile
 801019c:	683b      	ldr	r3, [r7, #0]
 801019e:	f383 8811 	msr	BASEPRI, r3
}
 80101a2:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80101a4:	bf00      	nop
 80101a6:	3708      	adds	r7, #8
 80101a8:	46bd      	mov	sp, r7
 80101aa:	bd80      	pop	{r7, pc}
 80101ac:	e000ed04 	.word	0xe000ed04

080101b0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80101b0:	b480      	push	{r7}
 80101b2:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80101b4:	4b0b      	ldr	r3, [pc, #44]	; (80101e4 <vPortSetupTimerInterrupt+0x34>)
 80101b6:	2200      	movs	r2, #0
 80101b8:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80101ba:	4b0b      	ldr	r3, [pc, #44]	; (80101e8 <vPortSetupTimerInterrupt+0x38>)
 80101bc:	2200      	movs	r2, #0
 80101be:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80101c0:	4b0a      	ldr	r3, [pc, #40]	; (80101ec <vPortSetupTimerInterrupt+0x3c>)
 80101c2:	681b      	ldr	r3, [r3, #0]
 80101c4:	4a0a      	ldr	r2, [pc, #40]	; (80101f0 <vPortSetupTimerInterrupt+0x40>)
 80101c6:	fba2 2303 	umull	r2, r3, r2, r3
 80101ca:	099b      	lsrs	r3, r3, #6
 80101cc:	4a09      	ldr	r2, [pc, #36]	; (80101f4 <vPortSetupTimerInterrupt+0x44>)
 80101ce:	3b01      	subs	r3, #1
 80101d0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80101d2:	4b04      	ldr	r3, [pc, #16]	; (80101e4 <vPortSetupTimerInterrupt+0x34>)
 80101d4:	2207      	movs	r2, #7
 80101d6:	601a      	str	r2, [r3, #0]
}
 80101d8:	bf00      	nop
 80101da:	46bd      	mov	sp, r7
 80101dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80101e0:	4770      	bx	lr
 80101e2:	bf00      	nop
 80101e4:	e000e010 	.word	0xe000e010
 80101e8:	e000e018 	.word	0xe000e018
 80101ec:	20000008 	.word	0x20000008
 80101f0:	10624dd3 	.word	0x10624dd3
 80101f4:	e000e014 	.word	0xe000e014

080101f8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80101f8:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8010208 <vPortEnableVFP+0x10>
 80101fc:	6801      	ldr	r1, [r0, #0]
 80101fe:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8010202:	6001      	str	r1, [r0, #0]
 8010204:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8010206:	bf00      	nop
 8010208:	e000ed88 	.word	0xe000ed88

0801020c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 801020c:	b480      	push	{r7}
 801020e:	b085      	sub	sp, #20
 8010210:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8010212:	f3ef 8305 	mrs	r3, IPSR
 8010216:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8010218:	68fb      	ldr	r3, [r7, #12]
 801021a:	2b0f      	cmp	r3, #15
 801021c:	d916      	bls.n	801024c <vPortValidateInterruptPriority+0x40>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801021e:	4a19      	ldr	r2, [pc, #100]	; (8010284 <vPortValidateInterruptPriority+0x78>)
 8010220:	68fb      	ldr	r3, [r7, #12]
 8010222:	4413      	add	r3, r2
 8010224:	781b      	ldrb	r3, [r3, #0]
 8010226:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8010228:	4b17      	ldr	r3, [pc, #92]	; (8010288 <vPortValidateInterruptPriority+0x7c>)
 801022a:	781b      	ldrb	r3, [r3, #0]
 801022c:	7afa      	ldrb	r2, [r7, #11]
 801022e:	429a      	cmp	r2, r3
 8010230:	d20c      	bcs.n	801024c <vPortValidateInterruptPriority+0x40>
	__asm volatile
 8010232:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010236:	b672      	cpsid	i
 8010238:	f383 8811 	msr	BASEPRI, r3
 801023c:	f3bf 8f6f 	isb	sy
 8010240:	f3bf 8f4f 	dsb	sy
 8010244:	b662      	cpsie	i
 8010246:	607b      	str	r3, [r7, #4]
}
 8010248:	bf00      	nop
 801024a:	e7fe      	b.n	801024a <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 801024c:	4b0f      	ldr	r3, [pc, #60]	; (801028c <vPortValidateInterruptPriority+0x80>)
 801024e:	681b      	ldr	r3, [r3, #0]
 8010250:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8010254:	4b0e      	ldr	r3, [pc, #56]	; (8010290 <vPortValidateInterruptPriority+0x84>)
 8010256:	681b      	ldr	r3, [r3, #0]
 8010258:	429a      	cmp	r2, r3
 801025a:	d90c      	bls.n	8010276 <vPortValidateInterruptPriority+0x6a>
	__asm volatile
 801025c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010260:	b672      	cpsid	i
 8010262:	f383 8811 	msr	BASEPRI, r3
 8010266:	f3bf 8f6f 	isb	sy
 801026a:	f3bf 8f4f 	dsb	sy
 801026e:	b662      	cpsie	i
 8010270:	603b      	str	r3, [r7, #0]
}
 8010272:	bf00      	nop
 8010274:	e7fe      	b.n	8010274 <vPortValidateInterruptPriority+0x68>
	}
 8010276:	bf00      	nop
 8010278:	3714      	adds	r7, #20
 801027a:	46bd      	mov	sp, r7
 801027c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010280:	4770      	bx	lr
 8010282:	bf00      	nop
 8010284:	e000e3f0 	.word	0xe000e3f0
 8010288:	2000cc9c 	.word	0x2000cc9c
 801028c:	e000ed0c 	.word	0xe000ed0c
 8010290:	2000cca0 	.word	0x2000cca0

08010294 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8010294:	b580      	push	{r7, lr}
 8010296:	b08a      	sub	sp, #40	; 0x28
 8010298:	af00      	add	r7, sp, #0
 801029a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 801029c:	2300      	movs	r3, #0
 801029e:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80102a0:	f7fe fd60 	bl	800ed64 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80102a4:	4b5b      	ldr	r3, [pc, #364]	; (8010414 <pvPortMalloc+0x180>)
 80102a6:	681b      	ldr	r3, [r3, #0]
 80102a8:	2b00      	cmp	r3, #0
 80102aa:	d101      	bne.n	80102b0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80102ac:	f000 f91a 	bl	80104e4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80102b0:	4b59      	ldr	r3, [pc, #356]	; (8010418 <pvPortMalloc+0x184>)
 80102b2:	681a      	ldr	r2, [r3, #0]
 80102b4:	687b      	ldr	r3, [r7, #4]
 80102b6:	4013      	ands	r3, r2
 80102b8:	2b00      	cmp	r3, #0
 80102ba:	f040 8092 	bne.w	80103e2 <pvPortMalloc+0x14e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80102be:	687b      	ldr	r3, [r7, #4]
 80102c0:	2b00      	cmp	r3, #0
 80102c2:	d01f      	beq.n	8010304 <pvPortMalloc+0x70>
			{
				xWantedSize += xHeapStructSize;
 80102c4:	2208      	movs	r2, #8
 80102c6:	687b      	ldr	r3, [r7, #4]
 80102c8:	4413      	add	r3, r2
 80102ca:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80102cc:	687b      	ldr	r3, [r7, #4]
 80102ce:	f003 0307 	and.w	r3, r3, #7
 80102d2:	2b00      	cmp	r3, #0
 80102d4:	d016      	beq.n	8010304 <pvPortMalloc+0x70>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80102d6:	687b      	ldr	r3, [r7, #4]
 80102d8:	f023 0307 	bic.w	r3, r3, #7
 80102dc:	3308      	adds	r3, #8
 80102de:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80102e0:	687b      	ldr	r3, [r7, #4]
 80102e2:	f003 0307 	and.w	r3, r3, #7
 80102e6:	2b00      	cmp	r3, #0
 80102e8:	d00c      	beq.n	8010304 <pvPortMalloc+0x70>
	__asm volatile
 80102ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80102ee:	b672      	cpsid	i
 80102f0:	f383 8811 	msr	BASEPRI, r3
 80102f4:	f3bf 8f6f 	isb	sy
 80102f8:	f3bf 8f4f 	dsb	sy
 80102fc:	b662      	cpsie	i
 80102fe:	617b      	str	r3, [r7, #20]
}
 8010300:	bf00      	nop
 8010302:	e7fe      	b.n	8010302 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8010304:	687b      	ldr	r3, [r7, #4]
 8010306:	2b00      	cmp	r3, #0
 8010308:	d06b      	beq.n	80103e2 <pvPortMalloc+0x14e>
 801030a:	4b44      	ldr	r3, [pc, #272]	; (801041c <pvPortMalloc+0x188>)
 801030c:	681b      	ldr	r3, [r3, #0]
 801030e:	687a      	ldr	r2, [r7, #4]
 8010310:	429a      	cmp	r2, r3
 8010312:	d866      	bhi.n	80103e2 <pvPortMalloc+0x14e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8010314:	4b42      	ldr	r3, [pc, #264]	; (8010420 <pvPortMalloc+0x18c>)
 8010316:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8010318:	4b41      	ldr	r3, [pc, #260]	; (8010420 <pvPortMalloc+0x18c>)
 801031a:	681b      	ldr	r3, [r3, #0]
 801031c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801031e:	e004      	b.n	801032a <pvPortMalloc+0x96>
				{
					pxPreviousBlock = pxBlock;
 8010320:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010322:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8010324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010326:	681b      	ldr	r3, [r3, #0]
 8010328:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 801032a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801032c:	685b      	ldr	r3, [r3, #4]
 801032e:	687a      	ldr	r2, [r7, #4]
 8010330:	429a      	cmp	r2, r3
 8010332:	d903      	bls.n	801033c <pvPortMalloc+0xa8>
 8010334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010336:	681b      	ldr	r3, [r3, #0]
 8010338:	2b00      	cmp	r3, #0
 801033a:	d1f1      	bne.n	8010320 <pvPortMalloc+0x8c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 801033c:	4b35      	ldr	r3, [pc, #212]	; (8010414 <pvPortMalloc+0x180>)
 801033e:	681b      	ldr	r3, [r3, #0]
 8010340:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010342:	429a      	cmp	r2, r3
 8010344:	d04d      	beq.n	80103e2 <pvPortMalloc+0x14e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8010346:	6a3b      	ldr	r3, [r7, #32]
 8010348:	681b      	ldr	r3, [r3, #0]
 801034a:	2208      	movs	r2, #8
 801034c:	4413      	add	r3, r2
 801034e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8010350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010352:	681a      	ldr	r2, [r3, #0]
 8010354:	6a3b      	ldr	r3, [r7, #32]
 8010356:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8010358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801035a:	685a      	ldr	r2, [r3, #4]
 801035c:	687b      	ldr	r3, [r7, #4]
 801035e:	1ad2      	subs	r2, r2, r3
 8010360:	2308      	movs	r3, #8
 8010362:	005b      	lsls	r3, r3, #1
 8010364:	429a      	cmp	r2, r3
 8010366:	d921      	bls.n	80103ac <pvPortMalloc+0x118>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8010368:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801036a:	687b      	ldr	r3, [r7, #4]
 801036c:	4413      	add	r3, r2
 801036e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8010370:	69bb      	ldr	r3, [r7, #24]
 8010372:	f003 0307 	and.w	r3, r3, #7
 8010376:	2b00      	cmp	r3, #0
 8010378:	d00c      	beq.n	8010394 <pvPortMalloc+0x100>
	__asm volatile
 801037a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801037e:	b672      	cpsid	i
 8010380:	f383 8811 	msr	BASEPRI, r3
 8010384:	f3bf 8f6f 	isb	sy
 8010388:	f3bf 8f4f 	dsb	sy
 801038c:	b662      	cpsie	i
 801038e:	613b      	str	r3, [r7, #16]
}
 8010390:	bf00      	nop
 8010392:	e7fe      	b.n	8010392 <pvPortMalloc+0xfe>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8010394:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010396:	685a      	ldr	r2, [r3, #4]
 8010398:	687b      	ldr	r3, [r7, #4]
 801039a:	1ad2      	subs	r2, r2, r3
 801039c:	69bb      	ldr	r3, [r7, #24]
 801039e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80103a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80103a2:	687a      	ldr	r2, [r7, #4]
 80103a4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80103a6:	69b8      	ldr	r0, [r7, #24]
 80103a8:	f000 f8fe 	bl	80105a8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80103ac:	4b1b      	ldr	r3, [pc, #108]	; (801041c <pvPortMalloc+0x188>)
 80103ae:	681a      	ldr	r2, [r3, #0]
 80103b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80103b2:	685b      	ldr	r3, [r3, #4]
 80103b4:	1ad3      	subs	r3, r2, r3
 80103b6:	4a19      	ldr	r2, [pc, #100]	; (801041c <pvPortMalloc+0x188>)
 80103b8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80103ba:	4b18      	ldr	r3, [pc, #96]	; (801041c <pvPortMalloc+0x188>)
 80103bc:	681a      	ldr	r2, [r3, #0]
 80103be:	4b19      	ldr	r3, [pc, #100]	; (8010424 <pvPortMalloc+0x190>)
 80103c0:	681b      	ldr	r3, [r3, #0]
 80103c2:	429a      	cmp	r2, r3
 80103c4:	d203      	bcs.n	80103ce <pvPortMalloc+0x13a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80103c6:	4b15      	ldr	r3, [pc, #84]	; (801041c <pvPortMalloc+0x188>)
 80103c8:	681b      	ldr	r3, [r3, #0]
 80103ca:	4a16      	ldr	r2, [pc, #88]	; (8010424 <pvPortMalloc+0x190>)
 80103cc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80103ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80103d0:	685a      	ldr	r2, [r3, #4]
 80103d2:	4b11      	ldr	r3, [pc, #68]	; (8010418 <pvPortMalloc+0x184>)
 80103d4:	681b      	ldr	r3, [r3, #0]
 80103d6:	431a      	orrs	r2, r3
 80103d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80103da:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80103dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80103de:	2200      	movs	r2, #0
 80103e0:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80103e2:	f7fe fccd 	bl	800ed80 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80103e6:	69fb      	ldr	r3, [r7, #28]
 80103e8:	f003 0307 	and.w	r3, r3, #7
 80103ec:	2b00      	cmp	r3, #0
 80103ee:	d00c      	beq.n	801040a <pvPortMalloc+0x176>
	__asm volatile
 80103f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80103f4:	b672      	cpsid	i
 80103f6:	f383 8811 	msr	BASEPRI, r3
 80103fa:	f3bf 8f6f 	isb	sy
 80103fe:	f3bf 8f4f 	dsb	sy
 8010402:	b662      	cpsie	i
 8010404:	60fb      	str	r3, [r7, #12]
}
 8010406:	bf00      	nop
 8010408:	e7fe      	b.n	8010408 <pvPortMalloc+0x174>
	return pvReturn;
 801040a:	69fb      	ldr	r3, [r7, #28]
}
 801040c:	4618      	mov	r0, r3
 801040e:	3728      	adds	r7, #40	; 0x28
 8010410:	46bd      	mov	sp, r7
 8010412:	bd80      	pop	{r7, pc}
 8010414:	200108ac 	.word	0x200108ac
 8010418:	200108b8 	.word	0x200108b8
 801041c:	200108b0 	.word	0x200108b0
 8010420:	200108a4 	.word	0x200108a4
 8010424:	200108b4 	.word	0x200108b4

08010428 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8010428:	b580      	push	{r7, lr}
 801042a:	b086      	sub	sp, #24
 801042c:	af00      	add	r7, sp, #0
 801042e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8010430:	687b      	ldr	r3, [r7, #4]
 8010432:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8010434:	687b      	ldr	r3, [r7, #4]
 8010436:	2b00      	cmp	r3, #0
 8010438:	d04c      	beq.n	80104d4 <vPortFree+0xac>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801043a:	2308      	movs	r3, #8
 801043c:	425b      	negs	r3, r3
 801043e:	697a      	ldr	r2, [r7, #20]
 8010440:	4413      	add	r3, r2
 8010442:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8010444:	697b      	ldr	r3, [r7, #20]
 8010446:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8010448:	693b      	ldr	r3, [r7, #16]
 801044a:	685a      	ldr	r2, [r3, #4]
 801044c:	4b23      	ldr	r3, [pc, #140]	; (80104dc <vPortFree+0xb4>)
 801044e:	681b      	ldr	r3, [r3, #0]
 8010450:	4013      	ands	r3, r2
 8010452:	2b00      	cmp	r3, #0
 8010454:	d10c      	bne.n	8010470 <vPortFree+0x48>
	__asm volatile
 8010456:	f04f 0350 	mov.w	r3, #80	; 0x50
 801045a:	b672      	cpsid	i
 801045c:	f383 8811 	msr	BASEPRI, r3
 8010460:	f3bf 8f6f 	isb	sy
 8010464:	f3bf 8f4f 	dsb	sy
 8010468:	b662      	cpsie	i
 801046a:	60fb      	str	r3, [r7, #12]
}
 801046c:	bf00      	nop
 801046e:	e7fe      	b.n	801046e <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8010470:	693b      	ldr	r3, [r7, #16]
 8010472:	681b      	ldr	r3, [r3, #0]
 8010474:	2b00      	cmp	r3, #0
 8010476:	d00c      	beq.n	8010492 <vPortFree+0x6a>
	__asm volatile
 8010478:	f04f 0350 	mov.w	r3, #80	; 0x50
 801047c:	b672      	cpsid	i
 801047e:	f383 8811 	msr	BASEPRI, r3
 8010482:	f3bf 8f6f 	isb	sy
 8010486:	f3bf 8f4f 	dsb	sy
 801048a:	b662      	cpsie	i
 801048c:	60bb      	str	r3, [r7, #8]
}
 801048e:	bf00      	nop
 8010490:	e7fe      	b.n	8010490 <vPortFree+0x68>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8010492:	693b      	ldr	r3, [r7, #16]
 8010494:	685a      	ldr	r2, [r3, #4]
 8010496:	4b11      	ldr	r3, [pc, #68]	; (80104dc <vPortFree+0xb4>)
 8010498:	681b      	ldr	r3, [r3, #0]
 801049a:	4013      	ands	r3, r2
 801049c:	2b00      	cmp	r3, #0
 801049e:	d019      	beq.n	80104d4 <vPortFree+0xac>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80104a0:	693b      	ldr	r3, [r7, #16]
 80104a2:	681b      	ldr	r3, [r3, #0]
 80104a4:	2b00      	cmp	r3, #0
 80104a6:	d115      	bne.n	80104d4 <vPortFree+0xac>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80104a8:	693b      	ldr	r3, [r7, #16]
 80104aa:	685a      	ldr	r2, [r3, #4]
 80104ac:	4b0b      	ldr	r3, [pc, #44]	; (80104dc <vPortFree+0xb4>)
 80104ae:	681b      	ldr	r3, [r3, #0]
 80104b0:	43db      	mvns	r3, r3
 80104b2:	401a      	ands	r2, r3
 80104b4:	693b      	ldr	r3, [r7, #16]
 80104b6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80104b8:	f7fe fc54 	bl	800ed64 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80104bc:	693b      	ldr	r3, [r7, #16]
 80104be:	685a      	ldr	r2, [r3, #4]
 80104c0:	4b07      	ldr	r3, [pc, #28]	; (80104e0 <vPortFree+0xb8>)
 80104c2:	681b      	ldr	r3, [r3, #0]
 80104c4:	4413      	add	r3, r2
 80104c6:	4a06      	ldr	r2, [pc, #24]	; (80104e0 <vPortFree+0xb8>)
 80104c8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80104ca:	6938      	ldr	r0, [r7, #16]
 80104cc:	f000 f86c 	bl	80105a8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80104d0:	f7fe fc56 	bl	800ed80 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80104d4:	bf00      	nop
 80104d6:	3718      	adds	r7, #24
 80104d8:	46bd      	mov	sp, r7
 80104da:	bd80      	pop	{r7, pc}
 80104dc:	200108b8 	.word	0x200108b8
 80104e0:	200108b0 	.word	0x200108b0

080104e4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80104e4:	b480      	push	{r7}
 80104e6:	b085      	sub	sp, #20
 80104e8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80104ea:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80104ee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80104f0:	4b27      	ldr	r3, [pc, #156]	; (8010590 <prvHeapInit+0xac>)
 80104f2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80104f4:	68fb      	ldr	r3, [r7, #12]
 80104f6:	f003 0307 	and.w	r3, r3, #7
 80104fa:	2b00      	cmp	r3, #0
 80104fc:	d00c      	beq.n	8010518 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80104fe:	68fb      	ldr	r3, [r7, #12]
 8010500:	3307      	adds	r3, #7
 8010502:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010504:	68fb      	ldr	r3, [r7, #12]
 8010506:	f023 0307 	bic.w	r3, r3, #7
 801050a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 801050c:	68ba      	ldr	r2, [r7, #8]
 801050e:	68fb      	ldr	r3, [r7, #12]
 8010510:	1ad3      	subs	r3, r2, r3
 8010512:	4a1f      	ldr	r2, [pc, #124]	; (8010590 <prvHeapInit+0xac>)
 8010514:	4413      	add	r3, r2
 8010516:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8010518:	68fb      	ldr	r3, [r7, #12]
 801051a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 801051c:	4a1d      	ldr	r2, [pc, #116]	; (8010594 <prvHeapInit+0xb0>)
 801051e:	687b      	ldr	r3, [r7, #4]
 8010520:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8010522:	4b1c      	ldr	r3, [pc, #112]	; (8010594 <prvHeapInit+0xb0>)
 8010524:	2200      	movs	r2, #0
 8010526:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8010528:	687b      	ldr	r3, [r7, #4]
 801052a:	68ba      	ldr	r2, [r7, #8]
 801052c:	4413      	add	r3, r2
 801052e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8010530:	2208      	movs	r2, #8
 8010532:	68fb      	ldr	r3, [r7, #12]
 8010534:	1a9b      	subs	r3, r3, r2
 8010536:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8010538:	68fb      	ldr	r3, [r7, #12]
 801053a:	f023 0307 	bic.w	r3, r3, #7
 801053e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8010540:	68fb      	ldr	r3, [r7, #12]
 8010542:	4a15      	ldr	r2, [pc, #84]	; (8010598 <prvHeapInit+0xb4>)
 8010544:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8010546:	4b14      	ldr	r3, [pc, #80]	; (8010598 <prvHeapInit+0xb4>)
 8010548:	681b      	ldr	r3, [r3, #0]
 801054a:	2200      	movs	r2, #0
 801054c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801054e:	4b12      	ldr	r3, [pc, #72]	; (8010598 <prvHeapInit+0xb4>)
 8010550:	681b      	ldr	r3, [r3, #0]
 8010552:	2200      	movs	r2, #0
 8010554:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8010556:	687b      	ldr	r3, [r7, #4]
 8010558:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801055a:	683b      	ldr	r3, [r7, #0]
 801055c:	68fa      	ldr	r2, [r7, #12]
 801055e:	1ad2      	subs	r2, r2, r3
 8010560:	683b      	ldr	r3, [r7, #0]
 8010562:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8010564:	4b0c      	ldr	r3, [pc, #48]	; (8010598 <prvHeapInit+0xb4>)
 8010566:	681a      	ldr	r2, [r3, #0]
 8010568:	683b      	ldr	r3, [r7, #0]
 801056a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801056c:	683b      	ldr	r3, [r7, #0]
 801056e:	685b      	ldr	r3, [r3, #4]
 8010570:	4a0a      	ldr	r2, [pc, #40]	; (801059c <prvHeapInit+0xb8>)
 8010572:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8010574:	683b      	ldr	r3, [r7, #0]
 8010576:	685b      	ldr	r3, [r3, #4]
 8010578:	4a09      	ldr	r2, [pc, #36]	; (80105a0 <prvHeapInit+0xbc>)
 801057a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801057c:	4b09      	ldr	r3, [pc, #36]	; (80105a4 <prvHeapInit+0xc0>)
 801057e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8010582:	601a      	str	r2, [r3, #0]
}
 8010584:	bf00      	nop
 8010586:	3714      	adds	r7, #20
 8010588:	46bd      	mov	sp, r7
 801058a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801058e:	4770      	bx	lr
 8010590:	2000cca4 	.word	0x2000cca4
 8010594:	200108a4 	.word	0x200108a4
 8010598:	200108ac 	.word	0x200108ac
 801059c:	200108b4 	.word	0x200108b4
 80105a0:	200108b0 	.word	0x200108b0
 80105a4:	200108b8 	.word	0x200108b8

080105a8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80105a8:	b480      	push	{r7}
 80105aa:	b085      	sub	sp, #20
 80105ac:	af00      	add	r7, sp, #0
 80105ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80105b0:	4b28      	ldr	r3, [pc, #160]	; (8010654 <prvInsertBlockIntoFreeList+0xac>)
 80105b2:	60fb      	str	r3, [r7, #12]
 80105b4:	e002      	b.n	80105bc <prvInsertBlockIntoFreeList+0x14>
 80105b6:	68fb      	ldr	r3, [r7, #12]
 80105b8:	681b      	ldr	r3, [r3, #0]
 80105ba:	60fb      	str	r3, [r7, #12]
 80105bc:	68fb      	ldr	r3, [r7, #12]
 80105be:	681b      	ldr	r3, [r3, #0]
 80105c0:	687a      	ldr	r2, [r7, #4]
 80105c2:	429a      	cmp	r2, r3
 80105c4:	d8f7      	bhi.n	80105b6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80105c6:	68fb      	ldr	r3, [r7, #12]
 80105c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80105ca:	68fb      	ldr	r3, [r7, #12]
 80105cc:	685b      	ldr	r3, [r3, #4]
 80105ce:	68ba      	ldr	r2, [r7, #8]
 80105d0:	4413      	add	r3, r2
 80105d2:	687a      	ldr	r2, [r7, #4]
 80105d4:	429a      	cmp	r2, r3
 80105d6:	d108      	bne.n	80105ea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80105d8:	68fb      	ldr	r3, [r7, #12]
 80105da:	685a      	ldr	r2, [r3, #4]
 80105dc:	687b      	ldr	r3, [r7, #4]
 80105de:	685b      	ldr	r3, [r3, #4]
 80105e0:	441a      	add	r2, r3
 80105e2:	68fb      	ldr	r3, [r7, #12]
 80105e4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80105e6:	68fb      	ldr	r3, [r7, #12]
 80105e8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80105ea:	687b      	ldr	r3, [r7, #4]
 80105ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80105ee:	687b      	ldr	r3, [r7, #4]
 80105f0:	685b      	ldr	r3, [r3, #4]
 80105f2:	68ba      	ldr	r2, [r7, #8]
 80105f4:	441a      	add	r2, r3
 80105f6:	68fb      	ldr	r3, [r7, #12]
 80105f8:	681b      	ldr	r3, [r3, #0]
 80105fa:	429a      	cmp	r2, r3
 80105fc:	d118      	bne.n	8010630 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80105fe:	68fb      	ldr	r3, [r7, #12]
 8010600:	681a      	ldr	r2, [r3, #0]
 8010602:	4b15      	ldr	r3, [pc, #84]	; (8010658 <prvInsertBlockIntoFreeList+0xb0>)
 8010604:	681b      	ldr	r3, [r3, #0]
 8010606:	429a      	cmp	r2, r3
 8010608:	d00d      	beq.n	8010626 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801060a:	687b      	ldr	r3, [r7, #4]
 801060c:	685a      	ldr	r2, [r3, #4]
 801060e:	68fb      	ldr	r3, [r7, #12]
 8010610:	681b      	ldr	r3, [r3, #0]
 8010612:	685b      	ldr	r3, [r3, #4]
 8010614:	441a      	add	r2, r3
 8010616:	687b      	ldr	r3, [r7, #4]
 8010618:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801061a:	68fb      	ldr	r3, [r7, #12]
 801061c:	681b      	ldr	r3, [r3, #0]
 801061e:	681a      	ldr	r2, [r3, #0]
 8010620:	687b      	ldr	r3, [r7, #4]
 8010622:	601a      	str	r2, [r3, #0]
 8010624:	e008      	b.n	8010638 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8010626:	4b0c      	ldr	r3, [pc, #48]	; (8010658 <prvInsertBlockIntoFreeList+0xb0>)
 8010628:	681a      	ldr	r2, [r3, #0]
 801062a:	687b      	ldr	r3, [r7, #4]
 801062c:	601a      	str	r2, [r3, #0]
 801062e:	e003      	b.n	8010638 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8010630:	68fb      	ldr	r3, [r7, #12]
 8010632:	681a      	ldr	r2, [r3, #0]
 8010634:	687b      	ldr	r3, [r7, #4]
 8010636:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8010638:	68fa      	ldr	r2, [r7, #12]
 801063a:	687b      	ldr	r3, [r7, #4]
 801063c:	429a      	cmp	r2, r3
 801063e:	d002      	beq.n	8010646 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8010640:	68fb      	ldr	r3, [r7, #12]
 8010642:	687a      	ldr	r2, [r7, #4]
 8010644:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010646:	bf00      	nop
 8010648:	3714      	adds	r7, #20
 801064a:	46bd      	mov	sp, r7
 801064c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010650:	4770      	bx	lr
 8010652:	bf00      	nop
 8010654:	200108a4 	.word	0x200108a4
 8010658:	200108ac 	.word	0x200108ac

0801065c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 801065c:	b580      	push	{r7, lr}
 801065e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8010660:	2200      	movs	r2, #0
 8010662:	4912      	ldr	r1, [pc, #72]	; (80106ac <MX_USB_DEVICE_Init+0x50>)
 8010664:	4812      	ldr	r0, [pc, #72]	; (80106b0 <MX_USB_DEVICE_Init+0x54>)
 8010666:	f7fb fedf 	bl	800c428 <USBD_Init>
 801066a:	4603      	mov	r3, r0
 801066c:	2b00      	cmp	r3, #0
 801066e:	d001      	beq.n	8010674 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8010670:	f7f2 fb03 	bl	8002c7a <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8010674:	490f      	ldr	r1, [pc, #60]	; (80106b4 <MX_USB_DEVICE_Init+0x58>)
 8010676:	480e      	ldr	r0, [pc, #56]	; (80106b0 <MX_USB_DEVICE_Init+0x54>)
 8010678:	f7fb ff06 	bl	800c488 <USBD_RegisterClass>
 801067c:	4603      	mov	r3, r0
 801067e:	2b00      	cmp	r3, #0
 8010680:	d001      	beq.n	8010686 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8010682:	f7f2 fafa 	bl	8002c7a <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8010686:	490c      	ldr	r1, [pc, #48]	; (80106b8 <MX_USB_DEVICE_Init+0x5c>)
 8010688:	4809      	ldr	r0, [pc, #36]	; (80106b0 <MX_USB_DEVICE_Init+0x54>)
 801068a:	f7fb fe3d 	bl	800c308 <USBD_CDC_RegisterInterface>
 801068e:	4603      	mov	r3, r0
 8010690:	2b00      	cmp	r3, #0
 8010692:	d001      	beq.n	8010698 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8010694:	f7f2 faf1 	bl	8002c7a <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8010698:	4805      	ldr	r0, [pc, #20]	; (80106b0 <MX_USB_DEVICE_Init+0x54>)
 801069a:	f7fb ff2b 	bl	800c4f4 <USBD_Start>
 801069e:	4603      	mov	r3, r0
 80106a0:	2b00      	cmp	r3, #0
 80106a2:	d001      	beq.n	80106a8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 80106a4:	f7f2 fae9 	bl	8002c7a <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 80106a8:	bf00      	nop
 80106aa:	bd80      	pop	{r7, pc}
 80106ac:	200000b8 	.word	0x200000b8
 80106b0:	200108bc 	.word	0x200108bc
 80106b4:	20000020 	.word	0x20000020
 80106b8:	200000a4 	.word	0x200000a4

080106bc <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80106bc:	b580      	push	{r7, lr}
 80106be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80106c0:	2200      	movs	r2, #0
 80106c2:	4905      	ldr	r1, [pc, #20]	; (80106d8 <CDC_Init_FS+0x1c>)
 80106c4:	4805      	ldr	r0, [pc, #20]	; (80106dc <CDC_Init_FS+0x20>)
 80106c6:	f7fb fe39 	bl	800c33c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80106ca:	4905      	ldr	r1, [pc, #20]	; (80106e0 <CDC_Init_FS+0x24>)
 80106cc:	4803      	ldr	r0, [pc, #12]	; (80106dc <CDC_Init_FS+0x20>)
 80106ce:	f7fb fe57 	bl	800c380 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 80106d2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 80106d4:	4618      	mov	r0, r3
 80106d6:	bd80      	pop	{r7, pc}
 80106d8:	20011398 	.word	0x20011398
 80106dc:	200108bc 	.word	0x200108bc
 80106e0:	20010b98 	.word	0x20010b98

080106e4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 80106e4:	b480      	push	{r7}
 80106e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 80106e8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 80106ea:	4618      	mov	r0, r3
 80106ec:	46bd      	mov	sp, r7
 80106ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106f2:	4770      	bx	lr

080106f4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 80106f4:	b480      	push	{r7}
 80106f6:	b083      	sub	sp, #12
 80106f8:	af00      	add	r7, sp, #0
 80106fa:	4603      	mov	r3, r0
 80106fc:	6039      	str	r1, [r7, #0]
 80106fe:	71fb      	strb	r3, [r7, #7]
 8010700:	4613      	mov	r3, r2
 8010702:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8010704:	79fb      	ldrb	r3, [r7, #7]
 8010706:	2b23      	cmp	r3, #35	; 0x23
 8010708:	d84a      	bhi.n	80107a0 <CDC_Control_FS+0xac>
 801070a:	a201      	add	r2, pc, #4	; (adr r2, 8010710 <CDC_Control_FS+0x1c>)
 801070c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010710:	080107a1 	.word	0x080107a1
 8010714:	080107a1 	.word	0x080107a1
 8010718:	080107a1 	.word	0x080107a1
 801071c:	080107a1 	.word	0x080107a1
 8010720:	080107a1 	.word	0x080107a1
 8010724:	080107a1 	.word	0x080107a1
 8010728:	080107a1 	.word	0x080107a1
 801072c:	080107a1 	.word	0x080107a1
 8010730:	080107a1 	.word	0x080107a1
 8010734:	080107a1 	.word	0x080107a1
 8010738:	080107a1 	.word	0x080107a1
 801073c:	080107a1 	.word	0x080107a1
 8010740:	080107a1 	.word	0x080107a1
 8010744:	080107a1 	.word	0x080107a1
 8010748:	080107a1 	.word	0x080107a1
 801074c:	080107a1 	.word	0x080107a1
 8010750:	080107a1 	.word	0x080107a1
 8010754:	080107a1 	.word	0x080107a1
 8010758:	080107a1 	.word	0x080107a1
 801075c:	080107a1 	.word	0x080107a1
 8010760:	080107a1 	.word	0x080107a1
 8010764:	080107a1 	.word	0x080107a1
 8010768:	080107a1 	.word	0x080107a1
 801076c:	080107a1 	.word	0x080107a1
 8010770:	080107a1 	.word	0x080107a1
 8010774:	080107a1 	.word	0x080107a1
 8010778:	080107a1 	.word	0x080107a1
 801077c:	080107a1 	.word	0x080107a1
 8010780:	080107a1 	.word	0x080107a1
 8010784:	080107a1 	.word	0x080107a1
 8010788:	080107a1 	.word	0x080107a1
 801078c:	080107a1 	.word	0x080107a1
 8010790:	080107a1 	.word	0x080107a1
 8010794:	080107a1 	.word	0x080107a1
 8010798:	080107a1 	.word	0x080107a1
 801079c:	080107a1 	.word	0x080107a1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80107a0:	bf00      	nop
  }

  return (USBD_OK);
 80107a2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80107a4:	4618      	mov	r0, r3
 80107a6:	370c      	adds	r7, #12
 80107a8:	46bd      	mov	sp, r7
 80107aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107ae:	4770      	bx	lr

080107b0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80107b0:	b580      	push	{r7, lr}
 80107b2:	b082      	sub	sp, #8
 80107b4:	af00      	add	r7, sp, #0
 80107b6:	6078      	str	r0, [r7, #4]
 80107b8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 80107ba:	6879      	ldr	r1, [r7, #4]
 80107bc:	4805      	ldr	r0, [pc, #20]	; (80107d4 <CDC_Receive_FS+0x24>)
 80107be:	f7fb fddf 	bl	800c380 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 80107c2:	4804      	ldr	r0, [pc, #16]	; (80107d4 <CDC_Receive_FS+0x24>)
 80107c4:	f7fb fdfa 	bl	800c3bc <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 80107c8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 80107ca:	4618      	mov	r0, r3
 80107cc:	3708      	adds	r7, #8
 80107ce:	46bd      	mov	sp, r7
 80107d0:	bd80      	pop	{r7, pc}
 80107d2:	bf00      	nop
 80107d4:	200108bc 	.word	0x200108bc

080107d8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 80107d8:	b480      	push	{r7}
 80107da:	b087      	sub	sp, #28
 80107dc:	af00      	add	r7, sp, #0
 80107de:	60f8      	str	r0, [r7, #12]
 80107e0:	60b9      	str	r1, [r7, #8]
 80107e2:	4613      	mov	r3, r2
 80107e4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 80107e6:	2300      	movs	r3, #0
 80107e8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 80107ea:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80107ee:	4618      	mov	r0, r3
 80107f0:	371c      	adds	r7, #28
 80107f2:	46bd      	mov	sp, r7
 80107f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107f8:	4770      	bx	lr
	...

080107fc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80107fc:	b480      	push	{r7}
 80107fe:	b083      	sub	sp, #12
 8010800:	af00      	add	r7, sp, #0
 8010802:	4603      	mov	r3, r0
 8010804:	6039      	str	r1, [r7, #0]
 8010806:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8010808:	683b      	ldr	r3, [r7, #0]
 801080a:	2212      	movs	r2, #18
 801080c:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 801080e:	4b03      	ldr	r3, [pc, #12]	; (801081c <USBD_FS_DeviceDescriptor+0x20>)
}
 8010810:	4618      	mov	r0, r3
 8010812:	370c      	adds	r7, #12
 8010814:	46bd      	mov	sp, r7
 8010816:	f85d 7b04 	ldr.w	r7, [sp], #4
 801081a:	4770      	bx	lr
 801081c:	200000d8 	.word	0x200000d8

08010820 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010820:	b480      	push	{r7}
 8010822:	b083      	sub	sp, #12
 8010824:	af00      	add	r7, sp, #0
 8010826:	4603      	mov	r3, r0
 8010828:	6039      	str	r1, [r7, #0]
 801082a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 801082c:	683b      	ldr	r3, [r7, #0]
 801082e:	2204      	movs	r2, #4
 8010830:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8010832:	4b03      	ldr	r3, [pc, #12]	; (8010840 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8010834:	4618      	mov	r0, r3
 8010836:	370c      	adds	r7, #12
 8010838:	46bd      	mov	sp, r7
 801083a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801083e:	4770      	bx	lr
 8010840:	200000f8 	.word	0x200000f8

08010844 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010844:	b580      	push	{r7, lr}
 8010846:	b082      	sub	sp, #8
 8010848:	af00      	add	r7, sp, #0
 801084a:	4603      	mov	r3, r0
 801084c:	6039      	str	r1, [r7, #0]
 801084e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8010850:	79fb      	ldrb	r3, [r7, #7]
 8010852:	2b00      	cmp	r3, #0
 8010854:	d105      	bne.n	8010862 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8010856:	683a      	ldr	r2, [r7, #0]
 8010858:	4907      	ldr	r1, [pc, #28]	; (8010878 <USBD_FS_ProductStrDescriptor+0x34>)
 801085a:	4808      	ldr	r0, [pc, #32]	; (801087c <USBD_FS_ProductStrDescriptor+0x38>)
 801085c:	f7fd f820 	bl	800d8a0 <USBD_GetString>
 8010860:	e004      	b.n	801086c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8010862:	683a      	ldr	r2, [r7, #0]
 8010864:	4904      	ldr	r1, [pc, #16]	; (8010878 <USBD_FS_ProductStrDescriptor+0x34>)
 8010866:	4805      	ldr	r0, [pc, #20]	; (801087c <USBD_FS_ProductStrDescriptor+0x38>)
 8010868:	f7fd f81a 	bl	800d8a0 <USBD_GetString>
  }
  return USBD_StrDesc;
 801086c:	4b02      	ldr	r3, [pc, #8]	; (8010878 <USBD_FS_ProductStrDescriptor+0x34>)
}
 801086e:	4618      	mov	r0, r3
 8010870:	3708      	adds	r7, #8
 8010872:	46bd      	mov	sp, r7
 8010874:	bd80      	pop	{r7, pc}
 8010876:	bf00      	nop
 8010878:	20011b98 	.word	0x20011b98
 801087c:	0802425c 	.word	0x0802425c

08010880 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010880:	b580      	push	{r7, lr}
 8010882:	b082      	sub	sp, #8
 8010884:	af00      	add	r7, sp, #0
 8010886:	4603      	mov	r3, r0
 8010888:	6039      	str	r1, [r7, #0]
 801088a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 801088c:	683a      	ldr	r2, [r7, #0]
 801088e:	4904      	ldr	r1, [pc, #16]	; (80108a0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8010890:	4804      	ldr	r0, [pc, #16]	; (80108a4 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8010892:	f7fd f805 	bl	800d8a0 <USBD_GetString>
  return USBD_StrDesc;
 8010896:	4b02      	ldr	r3, [pc, #8]	; (80108a0 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8010898:	4618      	mov	r0, r3
 801089a:	3708      	adds	r7, #8
 801089c:	46bd      	mov	sp, r7
 801089e:	bd80      	pop	{r7, pc}
 80108a0:	20011b98 	.word	0x20011b98
 80108a4:	08024274 	.word	0x08024274

080108a8 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80108a8:	b580      	push	{r7, lr}
 80108aa:	b082      	sub	sp, #8
 80108ac:	af00      	add	r7, sp, #0
 80108ae:	4603      	mov	r3, r0
 80108b0:	6039      	str	r1, [r7, #0]
 80108b2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80108b4:	683b      	ldr	r3, [r7, #0]
 80108b6:	221a      	movs	r2, #26
 80108b8:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80108ba:	f000 f855 	bl	8010968 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 80108be:	4b02      	ldr	r3, [pc, #8]	; (80108c8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 80108c0:	4618      	mov	r0, r3
 80108c2:	3708      	adds	r7, #8
 80108c4:	46bd      	mov	sp, r7
 80108c6:	bd80      	pop	{r7, pc}
 80108c8:	200000fc 	.word	0x200000fc

080108cc <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80108cc:	b580      	push	{r7, lr}
 80108ce:	b082      	sub	sp, #8
 80108d0:	af00      	add	r7, sp, #0
 80108d2:	4603      	mov	r3, r0
 80108d4:	6039      	str	r1, [r7, #0]
 80108d6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80108d8:	79fb      	ldrb	r3, [r7, #7]
 80108da:	2b00      	cmp	r3, #0
 80108dc:	d105      	bne.n	80108ea <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80108de:	683a      	ldr	r2, [r7, #0]
 80108e0:	4907      	ldr	r1, [pc, #28]	; (8010900 <USBD_FS_ConfigStrDescriptor+0x34>)
 80108e2:	4808      	ldr	r0, [pc, #32]	; (8010904 <USBD_FS_ConfigStrDescriptor+0x38>)
 80108e4:	f7fc ffdc 	bl	800d8a0 <USBD_GetString>
 80108e8:	e004      	b.n	80108f4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 80108ea:	683a      	ldr	r2, [r7, #0]
 80108ec:	4904      	ldr	r1, [pc, #16]	; (8010900 <USBD_FS_ConfigStrDescriptor+0x34>)
 80108ee:	4805      	ldr	r0, [pc, #20]	; (8010904 <USBD_FS_ConfigStrDescriptor+0x38>)
 80108f0:	f7fc ffd6 	bl	800d8a0 <USBD_GetString>
  }
  return USBD_StrDesc;
 80108f4:	4b02      	ldr	r3, [pc, #8]	; (8010900 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 80108f6:	4618      	mov	r0, r3
 80108f8:	3708      	adds	r7, #8
 80108fa:	46bd      	mov	sp, r7
 80108fc:	bd80      	pop	{r7, pc}
 80108fe:	bf00      	nop
 8010900:	20011b98 	.word	0x20011b98
 8010904:	08024288 	.word	0x08024288

08010908 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010908:	b580      	push	{r7, lr}
 801090a:	b082      	sub	sp, #8
 801090c:	af00      	add	r7, sp, #0
 801090e:	4603      	mov	r3, r0
 8010910:	6039      	str	r1, [r7, #0]
 8010912:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8010914:	79fb      	ldrb	r3, [r7, #7]
 8010916:	2b00      	cmp	r3, #0
 8010918:	d105      	bne.n	8010926 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 801091a:	683a      	ldr	r2, [r7, #0]
 801091c:	4907      	ldr	r1, [pc, #28]	; (801093c <USBD_FS_InterfaceStrDescriptor+0x34>)
 801091e:	4808      	ldr	r0, [pc, #32]	; (8010940 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8010920:	f7fc ffbe 	bl	800d8a0 <USBD_GetString>
 8010924:	e004      	b.n	8010930 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8010926:	683a      	ldr	r2, [r7, #0]
 8010928:	4904      	ldr	r1, [pc, #16]	; (801093c <USBD_FS_InterfaceStrDescriptor+0x34>)
 801092a:	4805      	ldr	r0, [pc, #20]	; (8010940 <USBD_FS_InterfaceStrDescriptor+0x38>)
 801092c:	f7fc ffb8 	bl	800d8a0 <USBD_GetString>
  }
  return USBD_StrDesc;
 8010930:	4b02      	ldr	r3, [pc, #8]	; (801093c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8010932:	4618      	mov	r0, r3
 8010934:	3708      	adds	r7, #8
 8010936:	46bd      	mov	sp, r7
 8010938:	bd80      	pop	{r7, pc}
 801093a:	bf00      	nop
 801093c:	20011b98 	.word	0x20011b98
 8010940:	08024294 	.word	0x08024294

08010944 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010944:	b480      	push	{r7}
 8010946:	b083      	sub	sp, #12
 8010948:	af00      	add	r7, sp, #0
 801094a:	4603      	mov	r3, r0
 801094c:	6039      	str	r1, [r7, #0]
 801094e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 8010950:	683b      	ldr	r3, [r7, #0]
 8010952:	220c      	movs	r2, #12
 8010954:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 8010956:	4b03      	ldr	r3, [pc, #12]	; (8010964 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 8010958:	4618      	mov	r0, r3
 801095a:	370c      	adds	r7, #12
 801095c:	46bd      	mov	sp, r7
 801095e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010962:	4770      	bx	lr
 8010964:	200000ec 	.word	0x200000ec

08010968 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8010968:	b580      	push	{r7, lr}
 801096a:	b084      	sub	sp, #16
 801096c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801096e:	4b0f      	ldr	r3, [pc, #60]	; (80109ac <Get_SerialNum+0x44>)
 8010970:	681b      	ldr	r3, [r3, #0]
 8010972:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8010974:	4b0e      	ldr	r3, [pc, #56]	; (80109b0 <Get_SerialNum+0x48>)
 8010976:	681b      	ldr	r3, [r3, #0]
 8010978:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801097a:	4b0e      	ldr	r3, [pc, #56]	; (80109b4 <Get_SerialNum+0x4c>)
 801097c:	681b      	ldr	r3, [r3, #0]
 801097e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8010980:	68fa      	ldr	r2, [r7, #12]
 8010982:	687b      	ldr	r3, [r7, #4]
 8010984:	4413      	add	r3, r2
 8010986:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8010988:	68fb      	ldr	r3, [r7, #12]
 801098a:	2b00      	cmp	r3, #0
 801098c:	d009      	beq.n	80109a2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801098e:	2208      	movs	r2, #8
 8010990:	4909      	ldr	r1, [pc, #36]	; (80109b8 <Get_SerialNum+0x50>)
 8010992:	68f8      	ldr	r0, [r7, #12]
 8010994:	f000 f814 	bl	80109c0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8010998:	2204      	movs	r2, #4
 801099a:	4908      	ldr	r1, [pc, #32]	; (80109bc <Get_SerialNum+0x54>)
 801099c:	68b8      	ldr	r0, [r7, #8]
 801099e:	f000 f80f 	bl	80109c0 <IntToUnicode>
  }
}
 80109a2:	bf00      	nop
 80109a4:	3710      	adds	r7, #16
 80109a6:	46bd      	mov	sp, r7
 80109a8:	bd80      	pop	{r7, pc}
 80109aa:	bf00      	nop
 80109ac:	1ff0f420 	.word	0x1ff0f420
 80109b0:	1ff0f424 	.word	0x1ff0f424
 80109b4:	1ff0f428 	.word	0x1ff0f428
 80109b8:	200000fe 	.word	0x200000fe
 80109bc:	2000010e 	.word	0x2000010e

080109c0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80109c0:	b480      	push	{r7}
 80109c2:	b087      	sub	sp, #28
 80109c4:	af00      	add	r7, sp, #0
 80109c6:	60f8      	str	r0, [r7, #12]
 80109c8:	60b9      	str	r1, [r7, #8]
 80109ca:	4613      	mov	r3, r2
 80109cc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80109ce:	2300      	movs	r3, #0
 80109d0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80109d2:	2300      	movs	r3, #0
 80109d4:	75fb      	strb	r3, [r7, #23]
 80109d6:	e027      	b.n	8010a28 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80109d8:	68fb      	ldr	r3, [r7, #12]
 80109da:	0f1b      	lsrs	r3, r3, #28
 80109dc:	2b09      	cmp	r3, #9
 80109de:	d80b      	bhi.n	80109f8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80109e0:	68fb      	ldr	r3, [r7, #12]
 80109e2:	0f1b      	lsrs	r3, r3, #28
 80109e4:	b2da      	uxtb	r2, r3
 80109e6:	7dfb      	ldrb	r3, [r7, #23]
 80109e8:	005b      	lsls	r3, r3, #1
 80109ea:	4619      	mov	r1, r3
 80109ec:	68bb      	ldr	r3, [r7, #8]
 80109ee:	440b      	add	r3, r1
 80109f0:	3230      	adds	r2, #48	; 0x30
 80109f2:	b2d2      	uxtb	r2, r2
 80109f4:	701a      	strb	r2, [r3, #0]
 80109f6:	e00a      	b.n	8010a0e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80109f8:	68fb      	ldr	r3, [r7, #12]
 80109fa:	0f1b      	lsrs	r3, r3, #28
 80109fc:	b2da      	uxtb	r2, r3
 80109fe:	7dfb      	ldrb	r3, [r7, #23]
 8010a00:	005b      	lsls	r3, r3, #1
 8010a02:	4619      	mov	r1, r3
 8010a04:	68bb      	ldr	r3, [r7, #8]
 8010a06:	440b      	add	r3, r1
 8010a08:	3237      	adds	r2, #55	; 0x37
 8010a0a:	b2d2      	uxtb	r2, r2
 8010a0c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8010a0e:	68fb      	ldr	r3, [r7, #12]
 8010a10:	011b      	lsls	r3, r3, #4
 8010a12:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8010a14:	7dfb      	ldrb	r3, [r7, #23]
 8010a16:	005b      	lsls	r3, r3, #1
 8010a18:	3301      	adds	r3, #1
 8010a1a:	68ba      	ldr	r2, [r7, #8]
 8010a1c:	4413      	add	r3, r2
 8010a1e:	2200      	movs	r2, #0
 8010a20:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8010a22:	7dfb      	ldrb	r3, [r7, #23]
 8010a24:	3301      	adds	r3, #1
 8010a26:	75fb      	strb	r3, [r7, #23]
 8010a28:	7dfa      	ldrb	r2, [r7, #23]
 8010a2a:	79fb      	ldrb	r3, [r7, #7]
 8010a2c:	429a      	cmp	r2, r3
 8010a2e:	d3d3      	bcc.n	80109d8 <IntToUnicode+0x18>
  }
}
 8010a30:	bf00      	nop
 8010a32:	bf00      	nop
 8010a34:	371c      	adds	r7, #28
 8010a36:	46bd      	mov	sp, r7
 8010a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a3c:	4770      	bx	lr
	...

08010a40 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8010a40:	b580      	push	{r7, lr}
 8010a42:	b0ae      	sub	sp, #184	; 0xb8
 8010a44:	af00      	add	r7, sp, #0
 8010a46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010a48:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8010a4c:	2200      	movs	r2, #0
 8010a4e:	601a      	str	r2, [r3, #0]
 8010a50:	605a      	str	r2, [r3, #4]
 8010a52:	609a      	str	r2, [r3, #8]
 8010a54:	60da      	str	r2, [r3, #12]
 8010a56:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8010a58:	f107 0314 	add.w	r3, r7, #20
 8010a5c:	2290      	movs	r2, #144	; 0x90
 8010a5e:	2100      	movs	r1, #0
 8010a60:	4618      	mov	r0, r3
 8010a62:	f010 f817 	bl	8020a94 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8010a66:	687b      	ldr	r3, [r7, #4]
 8010a68:	681b      	ldr	r3, [r3, #0]
 8010a6a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8010a6e:	d151      	bne.n	8010b14 <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8010a70:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8010a74:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8010a76:	2300      	movs	r3, #0
 8010a78:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8010a7c:	f107 0314 	add.w	r3, r7, #20
 8010a80:	4618      	mov	r0, r3
 8010a82:	f7f6 fbf5 	bl	8007270 <HAL_RCCEx_PeriphCLKConfig>
 8010a86:	4603      	mov	r3, r0
 8010a88:	2b00      	cmp	r3, #0
 8010a8a:	d001      	beq.n	8010a90 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8010a8c:	f7f2 f8f5 	bl	8002c7a <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8010a90:	4b22      	ldr	r3, [pc, #136]	; (8010b1c <HAL_PCD_MspInit+0xdc>)
 8010a92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010a94:	4a21      	ldr	r2, [pc, #132]	; (8010b1c <HAL_PCD_MspInit+0xdc>)
 8010a96:	f043 0301 	orr.w	r3, r3, #1
 8010a9a:	6313      	str	r3, [r2, #48]	; 0x30
 8010a9c:	4b1f      	ldr	r3, [pc, #124]	; (8010b1c <HAL_PCD_MspInit+0xdc>)
 8010a9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010aa0:	f003 0301 	and.w	r3, r3, #1
 8010aa4:	613b      	str	r3, [r7, #16]
 8010aa6:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8010aa8:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8010aac:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010ab0:	2302      	movs	r3, #2
 8010ab2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010ab6:	2300      	movs	r3, #0
 8010ab8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8010abc:	2303      	movs	r3, #3
 8010abe:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8010ac2:	230a      	movs	r3, #10
 8010ac4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010ac8:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8010acc:	4619      	mov	r1, r3
 8010ace:	4814      	ldr	r0, [pc, #80]	; (8010b20 <HAL_PCD_MspInit+0xe0>)
 8010ad0:	f7f4 f9e0 	bl	8004e94 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8010ad4:	4b11      	ldr	r3, [pc, #68]	; (8010b1c <HAL_PCD_MspInit+0xdc>)
 8010ad6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010ad8:	4a10      	ldr	r2, [pc, #64]	; (8010b1c <HAL_PCD_MspInit+0xdc>)
 8010ada:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010ade:	6353      	str	r3, [r2, #52]	; 0x34
 8010ae0:	4b0e      	ldr	r3, [pc, #56]	; (8010b1c <HAL_PCD_MspInit+0xdc>)
 8010ae2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8010ae4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8010ae8:	60fb      	str	r3, [r7, #12]
 8010aea:	68fb      	ldr	r3, [r7, #12]
 8010aec:	4b0b      	ldr	r3, [pc, #44]	; (8010b1c <HAL_PCD_MspInit+0xdc>)
 8010aee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010af0:	4a0a      	ldr	r2, [pc, #40]	; (8010b1c <HAL_PCD_MspInit+0xdc>)
 8010af2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8010af6:	6453      	str	r3, [r2, #68]	; 0x44
 8010af8:	4b08      	ldr	r3, [pc, #32]	; (8010b1c <HAL_PCD_MspInit+0xdc>)
 8010afa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8010afc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8010b00:	60bb      	str	r3, [r7, #8]
 8010b02:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 5, 0);
 8010b04:	2200      	movs	r2, #0
 8010b06:	2105      	movs	r1, #5
 8010b08:	2043      	movs	r0, #67	; 0x43
 8010b0a:	f7f3 fd83 	bl	8004614 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8010b0e:	2043      	movs	r0, #67	; 0x43
 8010b10:	f7f3 fd9c 	bl	800464c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8010b14:	bf00      	nop
 8010b16:	37b8      	adds	r7, #184	; 0xb8
 8010b18:	46bd      	mov	sp, r7
 8010b1a:	bd80      	pop	{r7, pc}
 8010b1c:	40023800 	.word	0x40023800
 8010b20:	40020000 	.word	0x40020000

08010b24 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010b24:	b580      	push	{r7, lr}
 8010b26:	b082      	sub	sp, #8
 8010b28:	af00      	add	r7, sp, #0
 8010b2a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8010b2c:	687b      	ldr	r3, [r7, #4]
 8010b2e:	f8d3 2504 	ldr.w	r2, [r3, #1284]	; 0x504
 8010b32:	687b      	ldr	r3, [r7, #4]
 8010b34:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8010b38:	4619      	mov	r1, r3
 8010b3a:	4610      	mov	r0, r2
 8010b3c:	f7fb fd27 	bl	800c58e <USBD_LL_SetupStage>
}
 8010b40:	bf00      	nop
 8010b42:	3708      	adds	r7, #8
 8010b44:	46bd      	mov	sp, r7
 8010b46:	bd80      	pop	{r7, pc}

08010b48 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010b48:	b580      	push	{r7, lr}
 8010b4a:	b082      	sub	sp, #8
 8010b4c:	af00      	add	r7, sp, #0
 8010b4e:	6078      	str	r0, [r7, #4]
 8010b50:	460b      	mov	r3, r1
 8010b52:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8010b54:	687b      	ldr	r3, [r7, #4]
 8010b56:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
 8010b5a:	78fa      	ldrb	r2, [r7, #3]
 8010b5c:	6879      	ldr	r1, [r7, #4]
 8010b5e:	4613      	mov	r3, r2
 8010b60:	00db      	lsls	r3, r3, #3
 8010b62:	4413      	add	r3, r2
 8010b64:	009b      	lsls	r3, r3, #2
 8010b66:	440b      	add	r3, r1
 8010b68:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8010b6c:	681a      	ldr	r2, [r3, #0]
 8010b6e:	78fb      	ldrb	r3, [r7, #3]
 8010b70:	4619      	mov	r1, r3
 8010b72:	f7fb fd61 	bl	800c638 <USBD_LL_DataOutStage>
}
 8010b76:	bf00      	nop
 8010b78:	3708      	adds	r7, #8
 8010b7a:	46bd      	mov	sp, r7
 8010b7c:	bd80      	pop	{r7, pc}

08010b7e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010b7e:	b580      	push	{r7, lr}
 8010b80:	b082      	sub	sp, #8
 8010b82:	af00      	add	r7, sp, #0
 8010b84:	6078      	str	r0, [r7, #4]
 8010b86:	460b      	mov	r3, r1
 8010b88:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8010b8a:	687b      	ldr	r3, [r7, #4]
 8010b8c:	f8d3 0504 	ldr.w	r0, [r3, #1284]	; 0x504
 8010b90:	78fa      	ldrb	r2, [r7, #3]
 8010b92:	6879      	ldr	r1, [r7, #4]
 8010b94:	4613      	mov	r3, r2
 8010b96:	00db      	lsls	r3, r3, #3
 8010b98:	4413      	add	r3, r2
 8010b9a:	009b      	lsls	r3, r3, #2
 8010b9c:	440b      	add	r3, r1
 8010b9e:	334c      	adds	r3, #76	; 0x4c
 8010ba0:	681a      	ldr	r2, [r3, #0]
 8010ba2:	78fb      	ldrb	r3, [r7, #3]
 8010ba4:	4619      	mov	r1, r3
 8010ba6:	f7fb fdfa 	bl	800c79e <USBD_LL_DataInStage>
}
 8010baa:	bf00      	nop
 8010bac:	3708      	adds	r7, #8
 8010bae:	46bd      	mov	sp, r7
 8010bb0:	bd80      	pop	{r7, pc}

08010bb2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010bb2:	b580      	push	{r7, lr}
 8010bb4:	b082      	sub	sp, #8
 8010bb6:	af00      	add	r7, sp, #0
 8010bb8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8010bba:	687b      	ldr	r3, [r7, #4]
 8010bbc:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 8010bc0:	4618      	mov	r0, r3
 8010bc2:	f7fb ff2e 	bl	800ca22 <USBD_LL_SOF>
}
 8010bc6:	bf00      	nop
 8010bc8:	3708      	adds	r7, #8
 8010bca:	46bd      	mov	sp, r7
 8010bcc:	bd80      	pop	{r7, pc}

08010bce <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010bce:	b580      	push	{r7, lr}
 8010bd0:	b084      	sub	sp, #16
 8010bd2:	af00      	add	r7, sp, #0
 8010bd4:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8010bd6:	2301      	movs	r3, #1
 8010bd8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8010bda:	687b      	ldr	r3, [r7, #4]
 8010bdc:	68db      	ldr	r3, [r3, #12]
 8010bde:	2b00      	cmp	r3, #0
 8010be0:	d102      	bne.n	8010be8 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8010be2:	2300      	movs	r3, #0
 8010be4:	73fb      	strb	r3, [r7, #15]
 8010be6:	e008      	b.n	8010bfa <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8010be8:	687b      	ldr	r3, [r7, #4]
 8010bea:	68db      	ldr	r3, [r3, #12]
 8010bec:	2b02      	cmp	r3, #2
 8010bee:	d102      	bne.n	8010bf6 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8010bf0:	2301      	movs	r3, #1
 8010bf2:	73fb      	strb	r3, [r7, #15]
 8010bf4:	e001      	b.n	8010bfa <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8010bf6:	f7f2 f840 	bl	8002c7a <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8010bfa:	687b      	ldr	r3, [r7, #4]
 8010bfc:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 8010c00:	7bfa      	ldrb	r2, [r7, #15]
 8010c02:	4611      	mov	r1, r2
 8010c04:	4618      	mov	r0, r3
 8010c06:	f7fb fece 	bl	800c9a6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8010c0a:	687b      	ldr	r3, [r7, #4]
 8010c0c:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 8010c10:	4618      	mov	r0, r3
 8010c12:	f7fb fe76 	bl	800c902 <USBD_LL_Reset>
}
 8010c16:	bf00      	nop
 8010c18:	3710      	adds	r7, #16
 8010c1a:	46bd      	mov	sp, r7
 8010c1c:	bd80      	pop	{r7, pc}
	...

08010c20 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010c20:	b580      	push	{r7, lr}
 8010c22:	b082      	sub	sp, #8
 8010c24:	af00      	add	r7, sp, #0
 8010c26:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8010c28:	687b      	ldr	r3, [r7, #4]
 8010c2a:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 8010c2e:	4618      	mov	r0, r3
 8010c30:	f7fb fec9 	bl	800c9c6 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8010c34:	687b      	ldr	r3, [r7, #4]
 8010c36:	681b      	ldr	r3, [r3, #0]
 8010c38:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8010c3c:	681b      	ldr	r3, [r3, #0]
 8010c3e:	687a      	ldr	r2, [r7, #4]
 8010c40:	6812      	ldr	r2, [r2, #0]
 8010c42:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8010c46:	f043 0301 	orr.w	r3, r3, #1
 8010c4a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8010c4c:	687b      	ldr	r3, [r7, #4]
 8010c4e:	6a1b      	ldr	r3, [r3, #32]
 8010c50:	2b00      	cmp	r3, #0
 8010c52:	d005      	beq.n	8010c60 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010c54:	4b04      	ldr	r3, [pc, #16]	; (8010c68 <HAL_PCD_SuspendCallback+0x48>)
 8010c56:	691b      	ldr	r3, [r3, #16]
 8010c58:	4a03      	ldr	r2, [pc, #12]	; (8010c68 <HAL_PCD_SuspendCallback+0x48>)
 8010c5a:	f043 0306 	orr.w	r3, r3, #6
 8010c5e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8010c60:	bf00      	nop
 8010c62:	3708      	adds	r7, #8
 8010c64:	46bd      	mov	sp, r7
 8010c66:	bd80      	pop	{r7, pc}
 8010c68:	e000ed00 	.word	0xe000ed00

08010c6c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010c6c:	b580      	push	{r7, lr}
 8010c6e:	b082      	sub	sp, #8
 8010c70:	af00      	add	r7, sp, #0
 8010c72:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8010c74:	687b      	ldr	r3, [r7, #4]
 8010c76:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 8010c7a:	4618      	mov	r0, r3
 8010c7c:	f7fb feb9 	bl	800c9f2 <USBD_LL_Resume>
}
 8010c80:	bf00      	nop
 8010c82:	3708      	adds	r7, #8
 8010c84:	46bd      	mov	sp, r7
 8010c86:	bd80      	pop	{r7, pc}

08010c88 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010c88:	b580      	push	{r7, lr}
 8010c8a:	b082      	sub	sp, #8
 8010c8c:	af00      	add	r7, sp, #0
 8010c8e:	6078      	str	r0, [r7, #4]
 8010c90:	460b      	mov	r3, r1
 8010c92:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8010c94:	687b      	ldr	r3, [r7, #4]
 8010c96:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 8010c9a:	78fa      	ldrb	r2, [r7, #3]
 8010c9c:	4611      	mov	r1, r2
 8010c9e:	4618      	mov	r0, r3
 8010ca0:	f7fb ff11 	bl	800cac6 <USBD_LL_IsoOUTIncomplete>
}
 8010ca4:	bf00      	nop
 8010ca6:	3708      	adds	r7, #8
 8010ca8:	46bd      	mov	sp, r7
 8010caa:	bd80      	pop	{r7, pc}

08010cac <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010cac:	b580      	push	{r7, lr}
 8010cae:	b082      	sub	sp, #8
 8010cb0:	af00      	add	r7, sp, #0
 8010cb2:	6078      	str	r0, [r7, #4]
 8010cb4:	460b      	mov	r3, r1
 8010cb6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8010cb8:	687b      	ldr	r3, [r7, #4]
 8010cba:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 8010cbe:	78fa      	ldrb	r2, [r7, #3]
 8010cc0:	4611      	mov	r1, r2
 8010cc2:	4618      	mov	r0, r3
 8010cc4:	f7fb fecd 	bl	800ca62 <USBD_LL_IsoINIncomplete>
}
 8010cc8:	bf00      	nop
 8010cca:	3708      	adds	r7, #8
 8010ccc:	46bd      	mov	sp, r7
 8010cce:	bd80      	pop	{r7, pc}

08010cd0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010cd0:	b580      	push	{r7, lr}
 8010cd2:	b082      	sub	sp, #8
 8010cd4:	af00      	add	r7, sp, #0
 8010cd6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8010cd8:	687b      	ldr	r3, [r7, #4]
 8010cda:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 8010cde:	4618      	mov	r0, r3
 8010ce0:	f7fb ff23 	bl	800cb2a <USBD_LL_DevConnected>
}
 8010ce4:	bf00      	nop
 8010ce6:	3708      	adds	r7, #8
 8010ce8:	46bd      	mov	sp, r7
 8010cea:	bd80      	pop	{r7, pc}

08010cec <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010cec:	b580      	push	{r7, lr}
 8010cee:	b082      	sub	sp, #8
 8010cf0:	af00      	add	r7, sp, #0
 8010cf2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8010cf4:	687b      	ldr	r3, [r7, #4]
 8010cf6:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 8010cfa:	4618      	mov	r0, r3
 8010cfc:	f7fb ff20 	bl	800cb40 <USBD_LL_DevDisconnected>
}
 8010d00:	bf00      	nop
 8010d02:	3708      	adds	r7, #8
 8010d04:	46bd      	mov	sp, r7
 8010d06:	bd80      	pop	{r7, pc}

08010d08 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8010d08:	b580      	push	{r7, lr}
 8010d0a:	b082      	sub	sp, #8
 8010d0c:	af00      	add	r7, sp, #0
 8010d0e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8010d10:	687b      	ldr	r3, [r7, #4]
 8010d12:	781b      	ldrb	r3, [r3, #0]
 8010d14:	2b00      	cmp	r3, #0
 8010d16:	d13c      	bne.n	8010d92 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8010d18:	4a20      	ldr	r2, [pc, #128]	; (8010d9c <USBD_LL_Init+0x94>)
 8010d1a:	687b      	ldr	r3, [r7, #4]
 8010d1c:	f8c2 3504 	str.w	r3, [r2, #1284]	; 0x504
  pdev->pData = &hpcd_USB_OTG_FS;
 8010d20:	687b      	ldr	r3, [r7, #4]
 8010d22:	4a1e      	ldr	r2, [pc, #120]	; (8010d9c <USBD_LL_Init+0x94>)
 8010d24:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8010d28:	4b1c      	ldr	r3, [pc, #112]	; (8010d9c <USBD_LL_Init+0x94>)
 8010d2a:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8010d2e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8010d30:	4b1a      	ldr	r3, [pc, #104]	; (8010d9c <USBD_LL_Init+0x94>)
 8010d32:	2206      	movs	r2, #6
 8010d34:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8010d36:	4b19      	ldr	r3, [pc, #100]	; (8010d9c <USBD_LL_Init+0x94>)
 8010d38:	2202      	movs	r2, #2
 8010d3a:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8010d3c:	4b17      	ldr	r3, [pc, #92]	; (8010d9c <USBD_LL_Init+0x94>)
 8010d3e:	2200      	movs	r2, #0
 8010d40:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8010d42:	4b16      	ldr	r3, [pc, #88]	; (8010d9c <USBD_LL_Init+0x94>)
 8010d44:	2202      	movs	r2, #2
 8010d46:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8010d48:	4b14      	ldr	r3, [pc, #80]	; (8010d9c <USBD_LL_Init+0x94>)
 8010d4a:	2200      	movs	r2, #0
 8010d4c:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8010d4e:	4b13      	ldr	r3, [pc, #76]	; (8010d9c <USBD_LL_Init+0x94>)
 8010d50:	2200      	movs	r2, #0
 8010d52:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8010d54:	4b11      	ldr	r3, [pc, #68]	; (8010d9c <USBD_LL_Init+0x94>)
 8010d56:	2200      	movs	r2, #0
 8010d58:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8010d5a:	4b10      	ldr	r3, [pc, #64]	; (8010d9c <USBD_LL_Init+0x94>)
 8010d5c:	2200      	movs	r2, #0
 8010d5e:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8010d60:	4b0e      	ldr	r3, [pc, #56]	; (8010d9c <USBD_LL_Init+0x94>)
 8010d62:	2200      	movs	r2, #0
 8010d64:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8010d66:	480d      	ldr	r0, [pc, #52]	; (8010d9c <USBD_LL_Init+0x94>)
 8010d68:	f7f4 fa73 	bl	8005252 <HAL_PCD_Init>
 8010d6c:	4603      	mov	r3, r0
 8010d6e:	2b00      	cmp	r3, #0
 8010d70:	d001      	beq.n	8010d76 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 8010d72:	f7f1 ff82 	bl	8002c7a <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8010d76:	2180      	movs	r1, #128	; 0x80
 8010d78:	4808      	ldr	r0, [pc, #32]	; (8010d9c <USBD_LL_Init+0x94>)
 8010d7a:	f7f5 fcee 	bl	800675a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8010d7e:	2240      	movs	r2, #64	; 0x40
 8010d80:	2100      	movs	r1, #0
 8010d82:	4806      	ldr	r0, [pc, #24]	; (8010d9c <USBD_LL_Init+0x94>)
 8010d84:	f7f5 fca2 	bl	80066cc <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8010d88:	2280      	movs	r2, #128	; 0x80
 8010d8a:	2101      	movs	r1, #1
 8010d8c:	4803      	ldr	r0, [pc, #12]	; (8010d9c <USBD_LL_Init+0x94>)
 8010d8e:	f7f5 fc9d 	bl	80066cc <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8010d92:	2300      	movs	r3, #0
}
 8010d94:	4618      	mov	r0, r3
 8010d96:	3708      	adds	r7, #8
 8010d98:	46bd      	mov	sp, r7
 8010d9a:	bd80      	pop	{r7, pc}
 8010d9c:	20011d98 	.word	0x20011d98

08010da0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8010da0:	b580      	push	{r7, lr}
 8010da2:	b084      	sub	sp, #16
 8010da4:	af00      	add	r7, sp, #0
 8010da6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010da8:	2300      	movs	r3, #0
 8010daa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010dac:	2300      	movs	r3, #0
 8010dae:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8010db0:	687b      	ldr	r3, [r7, #4]
 8010db2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8010db6:	4618      	mov	r0, r3
 8010db8:	f7f4 fb6f 	bl	800549a <HAL_PCD_Start>
 8010dbc:	4603      	mov	r3, r0
 8010dbe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010dc0:	7bfb      	ldrb	r3, [r7, #15]
 8010dc2:	4618      	mov	r0, r3
 8010dc4:	f000 f97e 	bl	80110c4 <USBD_Get_USB_Status>
 8010dc8:	4603      	mov	r3, r0
 8010dca:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010dcc:	7bbb      	ldrb	r3, [r7, #14]
}
 8010dce:	4618      	mov	r0, r3
 8010dd0:	3710      	adds	r7, #16
 8010dd2:	46bd      	mov	sp, r7
 8010dd4:	bd80      	pop	{r7, pc}

08010dd6 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8010dd6:	b580      	push	{r7, lr}
 8010dd8:	b084      	sub	sp, #16
 8010dda:	af00      	add	r7, sp, #0
 8010ddc:	6078      	str	r0, [r7, #4]
 8010dde:	4608      	mov	r0, r1
 8010de0:	4611      	mov	r1, r2
 8010de2:	461a      	mov	r2, r3
 8010de4:	4603      	mov	r3, r0
 8010de6:	70fb      	strb	r3, [r7, #3]
 8010de8:	460b      	mov	r3, r1
 8010dea:	70bb      	strb	r3, [r7, #2]
 8010dec:	4613      	mov	r3, r2
 8010dee:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010df0:	2300      	movs	r3, #0
 8010df2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010df4:	2300      	movs	r3, #0
 8010df6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8010df8:	687b      	ldr	r3, [r7, #4]
 8010dfa:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8010dfe:	78bb      	ldrb	r3, [r7, #2]
 8010e00:	883a      	ldrh	r2, [r7, #0]
 8010e02:	78f9      	ldrb	r1, [r7, #3]
 8010e04:	f7f5 f85c 	bl	8005ec0 <HAL_PCD_EP_Open>
 8010e08:	4603      	mov	r3, r0
 8010e0a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010e0c:	7bfb      	ldrb	r3, [r7, #15]
 8010e0e:	4618      	mov	r0, r3
 8010e10:	f000 f958 	bl	80110c4 <USBD_Get_USB_Status>
 8010e14:	4603      	mov	r3, r0
 8010e16:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010e18:	7bbb      	ldrb	r3, [r7, #14]
}
 8010e1a:	4618      	mov	r0, r3
 8010e1c:	3710      	adds	r7, #16
 8010e1e:	46bd      	mov	sp, r7
 8010e20:	bd80      	pop	{r7, pc}

08010e22 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010e22:	b580      	push	{r7, lr}
 8010e24:	b084      	sub	sp, #16
 8010e26:	af00      	add	r7, sp, #0
 8010e28:	6078      	str	r0, [r7, #4]
 8010e2a:	460b      	mov	r3, r1
 8010e2c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010e2e:	2300      	movs	r3, #0
 8010e30:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010e32:	2300      	movs	r3, #0
 8010e34:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8010e36:	687b      	ldr	r3, [r7, #4]
 8010e38:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8010e3c:	78fa      	ldrb	r2, [r7, #3]
 8010e3e:	4611      	mov	r1, r2
 8010e40:	4618      	mov	r0, r3
 8010e42:	f7f5 f8a5 	bl	8005f90 <HAL_PCD_EP_Close>
 8010e46:	4603      	mov	r3, r0
 8010e48:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010e4a:	7bfb      	ldrb	r3, [r7, #15]
 8010e4c:	4618      	mov	r0, r3
 8010e4e:	f000 f939 	bl	80110c4 <USBD_Get_USB_Status>
 8010e52:	4603      	mov	r3, r0
 8010e54:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010e56:	7bbb      	ldrb	r3, [r7, #14]
}
 8010e58:	4618      	mov	r0, r3
 8010e5a:	3710      	adds	r7, #16
 8010e5c:	46bd      	mov	sp, r7
 8010e5e:	bd80      	pop	{r7, pc}

08010e60 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010e60:	b580      	push	{r7, lr}
 8010e62:	b084      	sub	sp, #16
 8010e64:	af00      	add	r7, sp, #0
 8010e66:	6078      	str	r0, [r7, #4]
 8010e68:	460b      	mov	r3, r1
 8010e6a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010e6c:	2300      	movs	r3, #0
 8010e6e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010e70:	2300      	movs	r3, #0
 8010e72:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8010e74:	687b      	ldr	r3, [r7, #4]
 8010e76:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8010e7a:	78fa      	ldrb	r2, [r7, #3]
 8010e7c:	4611      	mov	r1, r2
 8010e7e:	4618      	mov	r0, r3
 8010e80:	f7f5 f97d 	bl	800617e <HAL_PCD_EP_SetStall>
 8010e84:	4603      	mov	r3, r0
 8010e86:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010e88:	7bfb      	ldrb	r3, [r7, #15]
 8010e8a:	4618      	mov	r0, r3
 8010e8c:	f000 f91a 	bl	80110c4 <USBD_Get_USB_Status>
 8010e90:	4603      	mov	r3, r0
 8010e92:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010e94:	7bbb      	ldrb	r3, [r7, #14]
}
 8010e96:	4618      	mov	r0, r3
 8010e98:	3710      	adds	r7, #16
 8010e9a:	46bd      	mov	sp, r7
 8010e9c:	bd80      	pop	{r7, pc}

08010e9e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010e9e:	b580      	push	{r7, lr}
 8010ea0:	b084      	sub	sp, #16
 8010ea2:	af00      	add	r7, sp, #0
 8010ea4:	6078      	str	r0, [r7, #4]
 8010ea6:	460b      	mov	r3, r1
 8010ea8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010eaa:	2300      	movs	r3, #0
 8010eac:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010eae:	2300      	movs	r3, #0
 8010eb0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8010eb2:	687b      	ldr	r3, [r7, #4]
 8010eb4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8010eb8:	78fa      	ldrb	r2, [r7, #3]
 8010eba:	4611      	mov	r1, r2
 8010ebc:	4618      	mov	r0, r3
 8010ebe:	f7f5 f9c2 	bl	8006246 <HAL_PCD_EP_ClrStall>
 8010ec2:	4603      	mov	r3, r0
 8010ec4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010ec6:	7bfb      	ldrb	r3, [r7, #15]
 8010ec8:	4618      	mov	r0, r3
 8010eca:	f000 f8fb 	bl	80110c4 <USBD_Get_USB_Status>
 8010ece:	4603      	mov	r3, r0
 8010ed0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010ed2:	7bbb      	ldrb	r3, [r7, #14]
}
 8010ed4:	4618      	mov	r0, r3
 8010ed6:	3710      	adds	r7, #16
 8010ed8:	46bd      	mov	sp, r7
 8010eda:	bd80      	pop	{r7, pc}

08010edc <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010edc:	b480      	push	{r7}
 8010ede:	b085      	sub	sp, #20
 8010ee0:	af00      	add	r7, sp, #0
 8010ee2:	6078      	str	r0, [r7, #4]
 8010ee4:	460b      	mov	r3, r1
 8010ee6:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8010ee8:	687b      	ldr	r3, [r7, #4]
 8010eea:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8010eee:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8010ef0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8010ef4:	2b00      	cmp	r3, #0
 8010ef6:	da0b      	bge.n	8010f10 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8010ef8:	78fb      	ldrb	r3, [r7, #3]
 8010efa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8010efe:	68f9      	ldr	r1, [r7, #12]
 8010f00:	4613      	mov	r3, r2
 8010f02:	00db      	lsls	r3, r3, #3
 8010f04:	4413      	add	r3, r2
 8010f06:	009b      	lsls	r3, r3, #2
 8010f08:	440b      	add	r3, r1
 8010f0a:	333e      	adds	r3, #62	; 0x3e
 8010f0c:	781b      	ldrb	r3, [r3, #0]
 8010f0e:	e00b      	b.n	8010f28 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8010f10:	78fb      	ldrb	r3, [r7, #3]
 8010f12:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8010f16:	68f9      	ldr	r1, [r7, #12]
 8010f18:	4613      	mov	r3, r2
 8010f1a:	00db      	lsls	r3, r3, #3
 8010f1c:	4413      	add	r3, r2
 8010f1e:	009b      	lsls	r3, r3, #2
 8010f20:	440b      	add	r3, r1
 8010f22:	f203 237e 	addw	r3, r3, #638	; 0x27e
 8010f26:	781b      	ldrb	r3, [r3, #0]
  }
}
 8010f28:	4618      	mov	r0, r3
 8010f2a:	3714      	adds	r7, #20
 8010f2c:	46bd      	mov	sp, r7
 8010f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f32:	4770      	bx	lr

08010f34 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8010f34:	b580      	push	{r7, lr}
 8010f36:	b084      	sub	sp, #16
 8010f38:	af00      	add	r7, sp, #0
 8010f3a:	6078      	str	r0, [r7, #4]
 8010f3c:	460b      	mov	r3, r1
 8010f3e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010f40:	2300      	movs	r3, #0
 8010f42:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010f44:	2300      	movs	r3, #0
 8010f46:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8010f48:	687b      	ldr	r3, [r7, #4]
 8010f4a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8010f4e:	78fa      	ldrb	r2, [r7, #3]
 8010f50:	4611      	mov	r1, r2
 8010f52:	4618      	mov	r0, r3
 8010f54:	f7f4 ff8f 	bl	8005e76 <HAL_PCD_SetAddress>
 8010f58:	4603      	mov	r3, r0
 8010f5a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010f5c:	7bfb      	ldrb	r3, [r7, #15]
 8010f5e:	4618      	mov	r0, r3
 8010f60:	f000 f8b0 	bl	80110c4 <USBD_Get_USB_Status>
 8010f64:	4603      	mov	r3, r0
 8010f66:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010f68:	7bbb      	ldrb	r3, [r7, #14]
}
 8010f6a:	4618      	mov	r0, r3
 8010f6c:	3710      	adds	r7, #16
 8010f6e:	46bd      	mov	sp, r7
 8010f70:	bd80      	pop	{r7, pc}

08010f72 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010f72:	b580      	push	{r7, lr}
 8010f74:	b086      	sub	sp, #24
 8010f76:	af00      	add	r7, sp, #0
 8010f78:	60f8      	str	r0, [r7, #12]
 8010f7a:	607a      	str	r2, [r7, #4]
 8010f7c:	603b      	str	r3, [r7, #0]
 8010f7e:	460b      	mov	r3, r1
 8010f80:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010f82:	2300      	movs	r3, #0
 8010f84:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010f86:	2300      	movs	r3, #0
 8010f88:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8010f8a:	68fb      	ldr	r3, [r7, #12]
 8010f8c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8010f90:	7af9      	ldrb	r1, [r7, #11]
 8010f92:	683b      	ldr	r3, [r7, #0]
 8010f94:	687a      	ldr	r2, [r7, #4]
 8010f96:	f7f5 f8a8 	bl	80060ea <HAL_PCD_EP_Transmit>
 8010f9a:	4603      	mov	r3, r0
 8010f9c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010f9e:	7dfb      	ldrb	r3, [r7, #23]
 8010fa0:	4618      	mov	r0, r3
 8010fa2:	f000 f88f 	bl	80110c4 <USBD_Get_USB_Status>
 8010fa6:	4603      	mov	r3, r0
 8010fa8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010faa:	7dbb      	ldrb	r3, [r7, #22]
}
 8010fac:	4618      	mov	r0, r3
 8010fae:	3718      	adds	r7, #24
 8010fb0:	46bd      	mov	sp, r7
 8010fb2:	bd80      	pop	{r7, pc}

08010fb4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010fb4:	b580      	push	{r7, lr}
 8010fb6:	b086      	sub	sp, #24
 8010fb8:	af00      	add	r7, sp, #0
 8010fba:	60f8      	str	r0, [r7, #12]
 8010fbc:	607a      	str	r2, [r7, #4]
 8010fbe:	603b      	str	r3, [r7, #0]
 8010fc0:	460b      	mov	r3, r1
 8010fc2:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010fc4:	2300      	movs	r3, #0
 8010fc6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010fc8:	2300      	movs	r3, #0
 8010fca:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8010fcc:	68fb      	ldr	r3, [r7, #12]
 8010fce:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 8010fd2:	7af9      	ldrb	r1, [r7, #11]
 8010fd4:	683b      	ldr	r3, [r7, #0]
 8010fd6:	687a      	ldr	r2, [r7, #4]
 8010fd8:	f7f5 f824 	bl	8006024 <HAL_PCD_EP_Receive>
 8010fdc:	4603      	mov	r3, r0
 8010fde:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010fe0:	7dfb      	ldrb	r3, [r7, #23]
 8010fe2:	4618      	mov	r0, r3
 8010fe4:	f000 f86e 	bl	80110c4 <USBD_Get_USB_Status>
 8010fe8:	4603      	mov	r3, r0
 8010fea:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010fec:	7dbb      	ldrb	r3, [r7, #22]
}
 8010fee:	4618      	mov	r0, r3
 8010ff0:	3718      	adds	r7, #24
 8010ff2:	46bd      	mov	sp, r7
 8010ff4:	bd80      	pop	{r7, pc}

08010ff6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010ff6:	b580      	push	{r7, lr}
 8010ff8:	b082      	sub	sp, #8
 8010ffa:	af00      	add	r7, sp, #0
 8010ffc:	6078      	str	r0, [r7, #4]
 8010ffe:	460b      	mov	r3, r1
 8011000:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8011002:	687b      	ldr	r3, [r7, #4]
 8011004:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8011008:	78fa      	ldrb	r2, [r7, #3]
 801100a:	4611      	mov	r1, r2
 801100c:	4618      	mov	r0, r3
 801100e:	f7f5 f854 	bl	80060ba <HAL_PCD_EP_GetRxCount>
 8011012:	4603      	mov	r3, r0
}
 8011014:	4618      	mov	r0, r3
 8011016:	3708      	adds	r7, #8
 8011018:	46bd      	mov	sp, r7
 801101a:	bd80      	pop	{r7, pc}

0801101c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 801101c:	b580      	push	{r7, lr}
 801101e:	b082      	sub	sp, #8
 8011020:	af00      	add	r7, sp, #0
 8011022:	6078      	str	r0, [r7, #4]
 8011024:	460b      	mov	r3, r1
 8011026:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8011028:	78fb      	ldrb	r3, [r7, #3]
 801102a:	2b00      	cmp	r3, #0
 801102c:	d002      	beq.n	8011034 <HAL_PCDEx_LPM_Callback+0x18>
 801102e:	2b01      	cmp	r3, #1
 8011030:	d01f      	beq.n	8011072 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 8011032:	e03b      	b.n	80110ac <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 8011034:	687b      	ldr	r3, [r7, #4]
 8011036:	6a1b      	ldr	r3, [r3, #32]
 8011038:	2b00      	cmp	r3, #0
 801103a:	d007      	beq.n	801104c <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 801103c:	f000 f83c 	bl	80110b8 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8011040:	4b1c      	ldr	r3, [pc, #112]	; (80110b4 <HAL_PCDEx_LPM_Callback+0x98>)
 8011042:	691b      	ldr	r3, [r3, #16]
 8011044:	4a1b      	ldr	r2, [pc, #108]	; (80110b4 <HAL_PCDEx_LPM_Callback+0x98>)
 8011046:	f023 0306 	bic.w	r3, r3, #6
 801104a:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 801104c:	687b      	ldr	r3, [r7, #4]
 801104e:	681b      	ldr	r3, [r3, #0]
 8011050:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8011054:	681b      	ldr	r3, [r3, #0]
 8011056:	687a      	ldr	r2, [r7, #4]
 8011058:	6812      	ldr	r2, [r2, #0]
 801105a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 801105e:	f023 0301 	bic.w	r3, r3, #1
 8011062:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 8011064:	687b      	ldr	r3, [r7, #4]
 8011066:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 801106a:	4618      	mov	r0, r3
 801106c:	f7fb fcc1 	bl	800c9f2 <USBD_LL_Resume>
    break;
 8011070:	e01c      	b.n	80110ac <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8011072:	687b      	ldr	r3, [r7, #4]
 8011074:	681b      	ldr	r3, [r3, #0]
 8011076:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 801107a:	681b      	ldr	r3, [r3, #0]
 801107c:	687a      	ldr	r2, [r7, #4]
 801107e:	6812      	ldr	r2, [r2, #0]
 8011080:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8011084:	f043 0301 	orr.w	r3, r3, #1
 8011088:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 801108a:	687b      	ldr	r3, [r7, #4]
 801108c:	f8d3 3504 	ldr.w	r3, [r3, #1284]	; 0x504
 8011090:	4618      	mov	r0, r3
 8011092:	f7fb fc98 	bl	800c9c6 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8011096:	687b      	ldr	r3, [r7, #4]
 8011098:	6a1b      	ldr	r3, [r3, #32]
 801109a:	2b00      	cmp	r3, #0
 801109c:	d005      	beq.n	80110aa <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801109e:	4b05      	ldr	r3, [pc, #20]	; (80110b4 <HAL_PCDEx_LPM_Callback+0x98>)
 80110a0:	691b      	ldr	r3, [r3, #16]
 80110a2:	4a04      	ldr	r2, [pc, #16]	; (80110b4 <HAL_PCDEx_LPM_Callback+0x98>)
 80110a4:	f043 0306 	orr.w	r3, r3, #6
 80110a8:	6113      	str	r3, [r2, #16]
    break;
 80110aa:	bf00      	nop
}
 80110ac:	bf00      	nop
 80110ae:	3708      	adds	r7, #8
 80110b0:	46bd      	mov	sp, r7
 80110b2:	bd80      	pop	{r7, pc}
 80110b4:	e000ed00 	.word	0xe000ed00

080110b8 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 80110b8:	b580      	push	{r7, lr}
 80110ba:	af00      	add	r7, sp, #0
  SystemClock_Config();
 80110bc:	f7f1 fd5e 	bl	8002b7c <SystemClock_Config>
}
 80110c0:	bf00      	nop
 80110c2:	bd80      	pop	{r7, pc}

080110c4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 80110c4:	b480      	push	{r7}
 80110c6:	b085      	sub	sp, #20
 80110c8:	af00      	add	r7, sp, #0
 80110ca:	4603      	mov	r3, r0
 80110cc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80110ce:	2300      	movs	r3, #0
 80110d0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 80110d2:	79fb      	ldrb	r3, [r7, #7]
 80110d4:	2b03      	cmp	r3, #3
 80110d6:	d817      	bhi.n	8011108 <USBD_Get_USB_Status+0x44>
 80110d8:	a201      	add	r2, pc, #4	; (adr r2, 80110e0 <USBD_Get_USB_Status+0x1c>)
 80110da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80110de:	bf00      	nop
 80110e0:	080110f1 	.word	0x080110f1
 80110e4:	080110f7 	.word	0x080110f7
 80110e8:	080110fd 	.word	0x080110fd
 80110ec:	08011103 	.word	0x08011103
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80110f0:	2300      	movs	r3, #0
 80110f2:	73fb      	strb	r3, [r7, #15]
    break;
 80110f4:	e00b      	b.n	801110e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80110f6:	2303      	movs	r3, #3
 80110f8:	73fb      	strb	r3, [r7, #15]
    break;
 80110fa:	e008      	b.n	801110e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80110fc:	2301      	movs	r3, #1
 80110fe:	73fb      	strb	r3, [r7, #15]
    break;
 8011100:	e005      	b.n	801110e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8011102:	2303      	movs	r3, #3
 8011104:	73fb      	strb	r3, [r7, #15]
    break;
 8011106:	e002      	b.n	801110e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8011108:	2303      	movs	r3, #3
 801110a:	73fb      	strb	r3, [r7, #15]
    break;
 801110c:	bf00      	nop
  }
  return usb_status;
 801110e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011110:	4618      	mov	r0, r3
 8011112:	3714      	adds	r7, #20
 8011114:	46bd      	mov	sp, r7
 8011116:	f85d 7b04 	ldr.w	r7, [sp], #4
 801111a:	4770      	bx	lr

0801111c <rosidl_typesupport_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts>:
 801111c:	4b04      	ldr	r3, [pc, #16]	; (8011130 <rosidl_typesupport_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x14>)
 801111e:	681a      	ldr	r2, [r3, #0]
 8011120:	b10a      	cbz	r2, 8011126 <rosidl_typesupport_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0xa>
 8011122:	4803      	ldr	r0, [pc, #12]	; (8011130 <rosidl_typesupport_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x14>)
 8011124:	4770      	bx	lr
 8011126:	4a03      	ldr	r2, [pc, #12]	; (8011134 <rosidl_typesupport_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x18>)
 8011128:	4801      	ldr	r0, [pc, #4]	; (8011130 <rosidl_typesupport_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x14>)
 801112a:	6812      	ldr	r2, [r2, #0]
 801112c:	601a      	str	r2, [r3, #0]
 801112e:	4770      	bx	lr
 8011130:	20000120 	.word	0x20000120
 8011134:	200008bc 	.word	0x200008bc

08011138 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request>:
 8011138:	4b04      	ldr	r3, [pc, #16]	; (801114c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x14>)
 801113a:	4805      	ldr	r0, [pc, #20]	; (8011150 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x18>)
 801113c:	681b      	ldr	r3, [r3, #0]
 801113e:	4905      	ldr	r1, [pc, #20]	; (8011154 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x1c>)
 8011140:	4a05      	ldr	r2, [pc, #20]	; (8011158 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x20>)
 8011142:	6003      	str	r3, [r0, #0]
 8011144:	600b      	str	r3, [r1, #0]
 8011146:	6013      	str	r3, [r2, #0]
 8011148:	4770      	bx	lr
 801114a:	bf00      	nop
 801114c:	200008bc 	.word	0x200008bc
 8011150:	2000013c 	.word	0x2000013c
 8011154:	20000148 	.word	0x20000148
 8011158:	20000120 	.word	0x20000120

0801115c <custom_test_msgs__srv__AddThreeInts_Request__rosidl_typesupport_introspection_c__AddThreeInts_Request_init_function>:
 801115c:	f006 b880 	b.w	8017260 <custom_test_msgs__srv__AddThreeInts_Request__init>

08011160 <custom_test_msgs__srv__AddThreeInts_Request__rosidl_typesupport_introspection_c__AddThreeInts_Request_fini_function>:
 8011160:	f006 b882 	b.w	8017268 <custom_test_msgs__srv__AddThreeInts_Request__fini>

08011164 <custom_test_msgs__srv__AddThreeInts_Response__rosidl_typesupport_introspection_c__AddThreeInts_Response_init_function>:
 8011164:	f006 b882 	b.w	801726c <custom_test_msgs__srv__AddThreeInts_Response__init>

08011168 <custom_test_msgs__srv__AddThreeInts_Response__rosidl_typesupport_introspection_c__AddThreeInts_Response_fini_function>:
 8011168:	f006 b884 	b.w	8017274 <custom_test_msgs__srv__AddThreeInts_Response__fini>

0801116c <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request>:
 801116c:	4b04      	ldr	r3, [pc, #16]	; (8011180 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x14>)
 801116e:	681a      	ldr	r2, [r3, #0]
 8011170:	b10a      	cbz	r2, 8011176 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0xa>
 8011172:	4803      	ldr	r0, [pc, #12]	; (8011180 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x14>)
 8011174:	4770      	bx	lr
 8011176:	4a03      	ldr	r2, [pc, #12]	; (8011184 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x18>)
 8011178:	4801      	ldr	r0, [pc, #4]	; (8011180 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x14>)
 801117a:	6812      	ldr	r2, [r2, #0]
 801117c:	601a      	str	r2, [r3, #0]
 801117e:	4770      	bx	lr
 8011180:	20000208 	.word	0x20000208
 8011184:	200008c0 	.word	0x200008c0

08011188 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Response>:
 8011188:	4b04      	ldr	r3, [pc, #16]	; (801119c <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Response+0x14>)
 801118a:	681a      	ldr	r2, [r3, #0]
 801118c:	b10a      	cbz	r2, 8011192 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Response+0xa>
 801118e:	4803      	ldr	r0, [pc, #12]	; (801119c <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Response+0x14>)
 8011190:	4770      	bx	lr
 8011192:	4a03      	ldr	r2, [pc, #12]	; (80111a0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Response+0x18>)
 8011194:	4801      	ldr	r0, [pc, #4]	; (801119c <rosidl_typesupport_introspection_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Response+0x14>)
 8011196:	6812      	ldr	r2, [r2, #0]
 8011198:	601a      	str	r2, [r3, #0]
 801119a:	4770      	bx	lr
 801119c:	20000250 	.word	0x20000250
 80111a0:	200008c0 	.word	0x200008c0

080111a4 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts>:
 80111a4:	4b13      	ldr	r3, [pc, #76]	; (80111f4 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x50>)
 80111a6:	681a      	ldr	r2, [r3, #0]
 80111a8:	b132      	cbz	r2, 80111b8 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x14>
 80111aa:	685b      	ldr	r3, [r3, #4]
 80111ac:	689a      	ldr	r2, [r3, #8]
 80111ae:	b152      	cbz	r2, 80111c6 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x22>
 80111b0:	68da      	ldr	r2, [r3, #12]
 80111b2:	b182      	cbz	r2, 80111d6 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x32>
 80111b4:	480f      	ldr	r0, [pc, #60]	; (80111f4 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x50>)
 80111b6:	4770      	bx	lr
 80111b8:	4a0f      	ldr	r2, [pc, #60]	; (80111f8 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x54>)
 80111ba:	6812      	ldr	r2, [r2, #0]
 80111bc:	601a      	str	r2, [r3, #0]
 80111be:	685b      	ldr	r3, [r3, #4]
 80111c0:	689a      	ldr	r2, [r3, #8]
 80111c2:	2a00      	cmp	r2, #0
 80111c4:	d1f4      	bne.n	80111b0 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0xc>
 80111c6:	4a0d      	ldr	r2, [pc, #52]	; (80111fc <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x58>)
 80111c8:	6811      	ldr	r1, [r2, #0]
 80111ca:	b179      	cbz	r1, 80111ec <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x48>
 80111cc:	6852      	ldr	r2, [r2, #4]
 80111ce:	609a      	str	r2, [r3, #8]
 80111d0:	68da      	ldr	r2, [r3, #12]
 80111d2:	2a00      	cmp	r2, #0
 80111d4:	d1ee      	bne.n	80111b4 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x10>
 80111d6:	4a0a      	ldr	r2, [pc, #40]	; (8011200 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x5c>)
 80111d8:	6811      	ldr	r1, [r2, #0]
 80111da:	b119      	cbz	r1, 80111e4 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x40>
 80111dc:	6852      	ldr	r2, [r2, #4]
 80111de:	4805      	ldr	r0, [pc, #20]	; (80111f4 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x50>)
 80111e0:	60da      	str	r2, [r3, #12]
 80111e2:	4770      	bx	lr
 80111e4:	4904      	ldr	r1, [pc, #16]	; (80111f8 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x54>)
 80111e6:	6809      	ldr	r1, [r1, #0]
 80111e8:	6011      	str	r1, [r2, #0]
 80111ea:	e7f7      	b.n	80111dc <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x38>
 80111ec:	4902      	ldr	r1, [pc, #8]	; (80111f8 <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x54>)
 80111ee:	6809      	ldr	r1, [r1, #0]
 80111f0:	6011      	str	r1, [r2, #0]
 80111f2:	e7eb      	b.n	80111cc <rosidl_typesupport_introspection_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x28>
 80111f4:	2000026c 	.word	0x2000026c
 80111f8:	200008c0 	.word	0x200008c0
 80111fc:	20000208 	.word	0x20000208
 8011200:	20000250 	.word	0x20000250

08011204 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request>:
 8011204:	4800      	ldr	r0, [pc, #0]	; (8011208 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Request+0x4>)
 8011206:	4770      	bx	lr
 8011208:	20000294 	.word	0x20000294

0801120c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Response>:
 801120c:	4800      	ldr	r0, [pc, #0]	; (8011210 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__custom_test_msgs__srv__AddThreeInts_Response+0x4>)
 801120e:	4770      	bx	lr
 8011210:	200002a0 	.word	0x200002a0

08011214 <_AddThreeInts_Response__max_serialized_size>:
 8011214:	2108      	movs	r1, #8
 8011216:	2000      	movs	r0, #0
 8011218:	b508      	push	{r3, lr}
 801121a:	f001 fed5 	bl	8012fc8 <ucdr_alignment>
 801121e:	3008      	adds	r0, #8
 8011220:	bd08      	pop	{r3, pc}
 8011222:	bf00      	nop

08011224 <_AddThreeInts_Response__cdr_deserialize>:
 8011224:	b109      	cbz	r1, 801122a <_AddThreeInts_Response__cdr_deserialize+0x6>
 8011226:	f001 bc1b 	b.w	8012a60 <ucdr_deserialize_int64_t>
 801122a:	4608      	mov	r0, r1
 801122c:	4770      	bx	lr
 801122e:	bf00      	nop

08011230 <get_serialized_size_custom_test_msgs__srv__AddThreeInts_Request>:
 8011230:	b1b8      	cbz	r0, 8011262 <get_serialized_size_custom_test_msgs__srv__AddThreeInts_Request+0x32>
 8011232:	b538      	push	{r3, r4, r5, lr}
 8011234:	460d      	mov	r5, r1
 8011236:	2108      	movs	r1, #8
 8011238:	4628      	mov	r0, r5
 801123a:	f001 fec5 	bl	8012fc8 <ucdr_alignment>
 801123e:	f105 0308 	add.w	r3, r5, #8
 8011242:	2108      	movs	r1, #8
 8011244:	f1c5 0508 	rsb	r5, r5, #8
 8011248:	181c      	adds	r4, r3, r0
 801124a:	4620      	mov	r0, r4
 801124c:	f001 febc 	bl	8012fc8 <ucdr_alignment>
 8011250:	2108      	movs	r1, #8
 8011252:	4408      	add	r0, r1
 8011254:	4404      	add	r4, r0
 8011256:	4620      	mov	r0, r4
 8011258:	f001 feb6 	bl	8012fc8 <ucdr_alignment>
 801125c:	4428      	add	r0, r5
 801125e:	4420      	add	r0, r4
 8011260:	bd38      	pop	{r3, r4, r5, pc}
 8011262:	4770      	bx	lr

08011264 <_AddThreeInts_Response__get_serialized_size>:
 8011264:	b130      	cbz	r0, 8011274 <_AddThreeInts_Response__get_serialized_size+0x10>
 8011266:	2108      	movs	r1, #8
 8011268:	2000      	movs	r0, #0
 801126a:	b508      	push	{r3, lr}
 801126c:	f001 feac 	bl	8012fc8 <ucdr_alignment>
 8011270:	3008      	adds	r0, #8
 8011272:	bd08      	pop	{r3, pc}
 8011274:	4770      	bx	lr
 8011276:	bf00      	nop

08011278 <_AddThreeInts_Request__cdr_deserialize>:
 8011278:	b538      	push	{r3, r4, r5, lr}
 801127a:	460c      	mov	r4, r1
 801127c:	b171      	cbz	r1, 801129c <_AddThreeInts_Request__cdr_deserialize+0x24>
 801127e:	4605      	mov	r5, r0
 8011280:	f001 fbee 	bl	8012a60 <ucdr_deserialize_int64_t>
 8011284:	f104 0108 	add.w	r1, r4, #8
 8011288:	4628      	mov	r0, r5
 801128a:	f001 fbe9 	bl	8012a60 <ucdr_deserialize_int64_t>
 801128e:	f104 0110 	add.w	r1, r4, #16
 8011292:	4628      	mov	r0, r5
 8011294:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011298:	f001 bbe2 	b.w	8012a60 <ucdr_deserialize_int64_t>
 801129c:	4608      	mov	r0, r1
 801129e:	bd38      	pop	{r3, r4, r5, pc}

080112a0 <_AddThreeInts_Request__cdr_serialize>:
 80112a0:	b198      	cbz	r0, 80112ca <_AddThreeInts_Request__cdr_serialize+0x2a>
 80112a2:	b570      	push	{r4, r5, r6, lr}
 80112a4:	460d      	mov	r5, r1
 80112a6:	4604      	mov	r4, r0
 80112a8:	e9d0 2300 	ldrd	r2, r3, [r0]
 80112ac:	4608      	mov	r0, r1
 80112ae:	f001 fb07 	bl	80128c0 <ucdr_serialize_int64_t>
 80112b2:	4628      	mov	r0, r5
 80112b4:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 80112b8:	f001 fb02 	bl	80128c0 <ucdr_serialize_int64_t>
 80112bc:	4628      	mov	r0, r5
 80112be:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
 80112c2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80112c6:	f001 bafb 	b.w	80128c0 <ucdr_serialize_int64_t>
 80112ca:	4770      	bx	lr

080112cc <_AddThreeInts_Response__cdr_serialize>:
 80112cc:	b120      	cbz	r0, 80112d8 <_AddThreeInts_Response__cdr_serialize+0xc>
 80112ce:	e9d0 2300 	ldrd	r2, r3, [r0]
 80112d2:	4608      	mov	r0, r1
 80112d4:	f001 baf4 	b.w	80128c0 <ucdr_serialize_int64_t>
 80112d8:	4770      	bx	lr
 80112da:	bf00      	nop

080112dc <get_serialized_size_custom_test_msgs__srv__AddThreeInts_Response>:
 80112dc:	b138      	cbz	r0, 80112ee <get_serialized_size_custom_test_msgs__srv__AddThreeInts_Response+0x12>
 80112de:	b508      	push	{r3, lr}
 80112e0:	460b      	mov	r3, r1
 80112e2:	2108      	movs	r1, #8
 80112e4:	4618      	mov	r0, r3
 80112e6:	f001 fe6f 	bl	8012fc8 <ucdr_alignment>
 80112ea:	3008      	adds	r0, #8
 80112ec:	bd08      	pop	{r3, pc}
 80112ee:	4770      	bx	lr

080112f0 <_AddThreeInts_Request__get_serialized_size>:
 80112f0:	b190      	cbz	r0, 8011318 <_AddThreeInts_Request__get_serialized_size+0x28>
 80112f2:	2108      	movs	r1, #8
 80112f4:	2000      	movs	r0, #0
 80112f6:	b510      	push	{r4, lr}
 80112f8:	f001 fe66 	bl	8012fc8 <ucdr_alignment>
 80112fc:	2108      	movs	r1, #8
 80112fe:	1844      	adds	r4, r0, r1
 8011300:	4620      	mov	r0, r4
 8011302:	f001 fe61 	bl	8012fc8 <ucdr_alignment>
 8011306:	2108      	movs	r1, #8
 8011308:	4408      	add	r0, r1
 801130a:	4404      	add	r4, r0
 801130c:	4620      	mov	r0, r4
 801130e:	f001 fe5b 	bl	8012fc8 <ucdr_alignment>
 8011312:	3008      	adds	r0, #8
 8011314:	4420      	add	r0, r4
 8011316:	bd10      	pop	{r4, pc}
 8011318:	4770      	bx	lr
 801131a:	bf00      	nop

0801131c <_AddThreeInts_Request__max_serialized_size>:
 801131c:	b538      	push	{r3, r4, r5, lr}
 801131e:	2108      	movs	r1, #8
 8011320:	2000      	movs	r0, #0
 8011322:	f001 fe51 	bl	8012fc8 <ucdr_alignment>
 8011326:	2108      	movs	r1, #8
 8011328:	1845      	adds	r5, r0, r1
 801132a:	4628      	mov	r0, r5
 801132c:	f001 fe4c 	bl	8012fc8 <ucdr_alignment>
 8011330:	2108      	movs	r1, #8
 8011332:	1844      	adds	r4, r0, r1
 8011334:	442c      	add	r4, r5
 8011336:	4620      	mov	r0, r4
 8011338:	f001 fe46 	bl	8012fc8 <ucdr_alignment>
 801133c:	3008      	adds	r0, #8
 801133e:	4420      	add	r0, r4
 8011340:	bd38      	pop	{r3, r4, r5, pc}
 8011342:	bf00      	nop

08011344 <rosidl_typesupport_microxrcedds_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts>:
 8011344:	4800      	ldr	r0, [pc, #0]	; (8011348 <rosidl_typesupport_microxrcedds_c__get_service_type_support_handle__custom_test_msgs__srv__AddThreeInts+0x4>)
 8011346:	4770      	bx	lr
 8011348:	20000288 	.word	0x20000288

0801134c <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__Omni>:
 801134c:	4b04      	ldr	r3, [pc, #16]	; (8011360 <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__Omni+0x14>)
 801134e:	681a      	ldr	r2, [r3, #0]
 8011350:	b10a      	cbz	r2, 8011356 <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__Omni+0xa>
 8011352:	4803      	ldr	r0, [pc, #12]	; (8011360 <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__Omni+0x14>)
 8011354:	4770      	bx	lr
 8011356:	4a03      	ldr	r2, [pc, #12]	; (8011364 <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__Omni+0x18>)
 8011358:	4801      	ldr	r0, [pc, #4]	; (8011360 <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__Omni+0x14>)
 801135a:	6812      	ldr	r2, [r2, #0]
 801135c:	601a      	str	r2, [r3, #0]
 801135e:	4770      	bx	lr
 8011360:	200002ec 	.word	0x200002ec
 8011364:	200008bc 	.word	0x200008bc

08011368 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__Omni>:
 8011368:	4a02      	ldr	r2, [pc, #8]	; (8011374 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__Omni+0xc>)
 801136a:	4b03      	ldr	r3, [pc, #12]	; (8011378 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__Omni+0x10>)
 801136c:	6812      	ldr	r2, [r2, #0]
 801136e:	601a      	str	r2, [r3, #0]
 8011370:	4770      	bx	lr
 8011372:	bf00      	nop
 8011374:	200008bc 	.word	0x200008bc
 8011378:	200002ec 	.word	0x200002ec

0801137c <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__OmniEnc>:
 801137c:	4b04      	ldr	r3, [pc, #16]	; (8011390 <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__OmniEnc+0x14>)
 801137e:	681a      	ldr	r2, [r3, #0]
 8011380:	b10a      	cbz	r2, 8011386 <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__OmniEnc+0xa>
 8011382:	4803      	ldr	r0, [pc, #12]	; (8011390 <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__OmniEnc+0x14>)
 8011384:	4770      	bx	lr
 8011386:	4a03      	ldr	r2, [pc, #12]	; (8011394 <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__OmniEnc+0x18>)
 8011388:	4801      	ldr	r0, [pc, #4]	; (8011390 <rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__OmniEnc+0x14>)
 801138a:	6812      	ldr	r2, [r2, #0]
 801138c:	601a      	str	r2, [r3, #0]
 801138e:	4770      	bx	lr
 8011390:	20000300 	.word	0x20000300
 8011394:	200008bc 	.word	0x200008bc

08011398 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__OmniEnc>:
 8011398:	4a02      	ldr	r2, [pc, #8]	; (80113a4 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__OmniEnc+0xc>)
 801139a:	4b03      	ldr	r3, [pc, #12]	; (80113a8 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__drive_msgs__msg__OmniEnc+0x10>)
 801139c:	6812      	ldr	r2, [r2, #0]
 801139e:	601a      	str	r2, [r3, #0]
 80113a0:	4770      	bx	lr
 80113a2:	bf00      	nop
 80113a4:	200008bc 	.word	0x200008bc
 80113a8:	20000300 	.word	0x20000300

080113ac <drive_msgs__msg__Omni__rosidl_typesupport_introspection_c__Omni_init_function>:
 80113ac:	f005 bf64 	b.w	8017278 <drive_msgs__msg__Omni__init>

080113b0 <drive_msgs__msg__Omni__rosidl_typesupport_introspection_c__Omni_fini_function>:
 80113b0:	f005 bf74 	b.w	801729c <drive_msgs__msg__Omni__fini>

080113b4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__drive_msgs__msg__Omni>:
 80113b4:	4b04      	ldr	r3, [pc, #16]	; (80113c8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__drive_msgs__msg__Omni+0x14>)
 80113b6:	681a      	ldr	r2, [r3, #0]
 80113b8:	b10a      	cbz	r2, 80113be <rosidl_typesupport_introspection_c__get_message_type_support_handle__drive_msgs__msg__Omni+0xa>
 80113ba:	4803      	ldr	r0, [pc, #12]	; (80113c8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__drive_msgs__msg__Omni+0x14>)
 80113bc:	4770      	bx	lr
 80113be:	4a03      	ldr	r2, [pc, #12]	; (80113cc <rosidl_typesupport_introspection_c__get_message_type_support_handle__drive_msgs__msg__Omni+0x18>)
 80113c0:	4801      	ldr	r0, [pc, #4]	; (80113c8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__drive_msgs__msg__Omni+0x14>)
 80113c2:	6812      	ldr	r2, [r2, #0]
 80113c4:	601a      	str	r2, [r3, #0]
 80113c6:	4770      	bx	lr
 80113c8:	20000438 	.word	0x20000438
 80113cc:	200008c0 	.word	0x200008c0

080113d0 <drive_msgs__msg__OmniEnc__rosidl_typesupport_introspection_c__OmniEnc_init_function>:
 80113d0:	f005 bf68 	b.w	80172a4 <drive_msgs__msg__OmniEnc__init>

080113d4 <drive_msgs__msg__OmniEnc__rosidl_typesupport_introspection_c__OmniEnc_fini_function>:
 80113d4:	f005 bf78 	b.w	80172c8 <drive_msgs__msg__OmniEnc__fini>

080113d8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__drive_msgs__msg__OmniEnc>:
 80113d8:	4b04      	ldr	r3, [pc, #16]	; (80113ec <rosidl_typesupport_introspection_c__get_message_type_support_handle__drive_msgs__msg__OmniEnc+0x14>)
 80113da:	681a      	ldr	r2, [r3, #0]
 80113dc:	b10a      	cbz	r2, 80113e2 <rosidl_typesupport_introspection_c__get_message_type_support_handle__drive_msgs__msg__OmniEnc+0xa>
 80113de:	4803      	ldr	r0, [pc, #12]	; (80113ec <rosidl_typesupport_introspection_c__get_message_type_support_handle__drive_msgs__msg__OmniEnc+0x14>)
 80113e0:	4770      	bx	lr
 80113e2:	4a03      	ldr	r2, [pc, #12]	; (80113f0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__drive_msgs__msg__OmniEnc+0x18>)
 80113e4:	4801      	ldr	r0, [pc, #4]	; (80113ec <rosidl_typesupport_introspection_c__get_message_type_support_handle__drive_msgs__msg__OmniEnc+0x14>)
 80113e6:	6812      	ldr	r2, [r2, #0]
 80113e8:	601a      	str	r2, [r3, #0]
 80113ea:	4770      	bx	lr
 80113ec:	20000624 	.word	0x20000624
 80113f0:	200008c0 	.word	0x200008c0

080113f4 <_Omni__cdr_serialize>:
 80113f4:	b330      	cbz	r0, 8011444 <_Omni__cdr_serialize+0x50>
 80113f6:	b570      	push	{r4, r5, r6, lr}
 80113f8:	6806      	ldr	r6, [r0, #0]
 80113fa:	4604      	mov	r4, r0
 80113fc:	460d      	mov	r5, r1
 80113fe:	b1f6      	cbz	r6, 801143e <_Omni__cdr_serialize+0x4a>
 8011400:	4630      	mov	r0, r6
 8011402:	f7ee ff7d 	bl	8000300 <strlen>
 8011406:	1c42      	adds	r2, r0, #1
 8011408:	4631      	mov	r1, r6
 801140a:	6060      	str	r0, [r4, #4]
 801140c:	4628      	mov	r0, r5
 801140e:	f001 fe4b 	bl	80130a8 <ucdr_serialize_sequence_char>
 8011412:	4628      	mov	r0, r5
 8011414:	ed94 0b04 	vldr	d0, [r4, #16]
 8011418:	f001 fbe8 	bl	8012bec <ucdr_serialize_double>
 801141c:	4628      	mov	r0, r5
 801141e:	ed94 0b06 	vldr	d0, [r4, #24]
 8011422:	f001 fbe3 	bl	8012bec <ucdr_serialize_double>
 8011426:	4628      	mov	r0, r5
 8011428:	ed94 0b08 	vldr	d0, [r4, #32]
 801142c:	f001 fbde 	bl	8012bec <ucdr_serialize_double>
 8011430:	4628      	mov	r0, r5
 8011432:	ed94 0b0a 	vldr	d0, [r4, #40]	; 0x28
 8011436:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801143a:	f001 bbd7 	b.w	8012bec <ucdr_serialize_double>
 801143e:	4632      	mov	r2, r6
 8011440:	4630      	mov	r0, r6
 8011442:	e7e1      	b.n	8011408 <_Omni__cdr_serialize+0x14>
 8011444:	4770      	bx	lr
 8011446:	bf00      	nop

08011448 <get_serialized_size_drive_msgs__msg__Omni>:
 8011448:	b570      	push	{r4, r5, r6, lr}
 801144a:	4604      	mov	r4, r0
 801144c:	b310      	cbz	r0, 8011494 <get_serialized_size_drive_msgs__msg__Omni+0x4c>
 801144e:	460d      	mov	r5, r1
 8011450:	2104      	movs	r1, #4
 8011452:	4628      	mov	r0, r5
 8011454:	f001 fdb8 	bl	8012fc8 <ucdr_alignment>
 8011458:	6866      	ldr	r6, [r4, #4]
 801145a:	1d6b      	adds	r3, r5, #5
 801145c:	2108      	movs	r1, #8
 801145e:	f1c5 0508 	rsb	r5, r5, #8
 8011462:	4433      	add	r3, r6
 8011464:	181e      	adds	r6, r3, r0
 8011466:	4630      	mov	r0, r6
 8011468:	f001 fdae 	bl	8012fc8 <ucdr_alignment>
 801146c:	2108      	movs	r1, #8
 801146e:	1844      	adds	r4, r0, r1
 8011470:	4426      	add	r6, r4
 8011472:	4630      	mov	r0, r6
 8011474:	f001 fda8 	bl	8012fc8 <ucdr_alignment>
 8011478:	2108      	movs	r1, #8
 801147a:	1844      	adds	r4, r0, r1
 801147c:	4434      	add	r4, r6
 801147e:	4620      	mov	r0, r4
 8011480:	f001 fda2 	bl	8012fc8 <ucdr_alignment>
 8011484:	2108      	movs	r1, #8
 8011486:	4408      	add	r0, r1
 8011488:	4404      	add	r4, r0
 801148a:	4620      	mov	r0, r4
 801148c:	f001 fd9c 	bl	8012fc8 <ucdr_alignment>
 8011490:	4428      	add	r0, r5
 8011492:	4420      	add	r0, r4
 8011494:	bd70      	pop	{r4, r5, r6, pc}
 8011496:	bf00      	nop

08011498 <_Omni__cdr_deserialize>:
 8011498:	b570      	push	{r4, r5, r6, lr}
 801149a:	460c      	mov	r4, r1
 801149c:	b082      	sub	sp, #8
 801149e:	b329      	cbz	r1, 80114ec <_Omni__cdr_deserialize+0x54>
 80114a0:	688e      	ldr	r6, [r1, #8]
 80114a2:	ab01      	add	r3, sp, #4
 80114a4:	6809      	ldr	r1, [r1, #0]
 80114a6:	4605      	mov	r5, r0
 80114a8:	4632      	mov	r2, r6
 80114aa:	f001 fe0f 	bl	80130cc <ucdr_deserialize_sequence_char>
 80114ae:	9b01      	ldr	r3, [sp, #4]
 80114b0:	b9c0      	cbnz	r0, 80114e4 <_Omni__cdr_deserialize+0x4c>
 80114b2:	429e      	cmp	r6, r3
 80114b4:	d31d      	bcc.n	80114f2 <_Omni__cdr_deserialize+0x5a>
 80114b6:	f104 0110 	add.w	r1, r4, #16
 80114ba:	4628      	mov	r0, r5
 80114bc:	f001 fc66 	bl	8012d8c <ucdr_deserialize_double>
 80114c0:	f104 0118 	add.w	r1, r4, #24
 80114c4:	4628      	mov	r0, r5
 80114c6:	f001 fc61 	bl	8012d8c <ucdr_deserialize_double>
 80114ca:	f104 0120 	add.w	r1, r4, #32
 80114ce:	4628      	mov	r0, r5
 80114d0:	f001 fc5c 	bl	8012d8c <ucdr_deserialize_double>
 80114d4:	f104 0128 	add.w	r1, r4, #40	; 0x28
 80114d8:	4628      	mov	r0, r5
 80114da:	b002      	add	sp, #8
 80114dc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80114e0:	f001 bc54 	b.w	8012d8c <ucdr_deserialize_double>
 80114e4:	b103      	cbz	r3, 80114e8 <_Omni__cdr_deserialize+0x50>
 80114e6:	3b01      	subs	r3, #1
 80114e8:	6063      	str	r3, [r4, #4]
 80114ea:	e7e4      	b.n	80114b6 <_Omni__cdr_deserialize+0x1e>
 80114ec:	4608      	mov	r0, r1
 80114ee:	b002      	add	sp, #8
 80114f0:	bd70      	pop	{r4, r5, r6, pc}
 80114f2:	2101      	movs	r1, #1
 80114f4:	75a8      	strb	r0, [r5, #22]
 80114f6:	7569      	strb	r1, [r5, #21]
 80114f8:	6060      	str	r0, [r4, #4]
 80114fa:	4628      	mov	r0, r5
 80114fc:	f001 fd7c 	bl	8012ff8 <ucdr_align_to>
 8011500:	9901      	ldr	r1, [sp, #4]
 8011502:	4628      	mov	r0, r5
 8011504:	f001 fdb0 	bl	8013068 <ucdr_advance_buffer>
 8011508:	e7d5      	b.n	80114b6 <_Omni__cdr_deserialize+0x1e>
 801150a:	bf00      	nop

0801150c <_Omni__max_serialized_size>:
 801150c:	b538      	push	{r3, r4, r5, lr}
 801150e:	2108      	movs	r1, #8
 8011510:	2000      	movs	r0, #0
 8011512:	f001 fd59 	bl	8012fc8 <ucdr_alignment>
 8011516:	2108      	movs	r1, #8
 8011518:	1845      	adds	r5, r0, r1
 801151a:	4628      	mov	r0, r5
 801151c:	f001 fd54 	bl	8012fc8 <ucdr_alignment>
 8011520:	2108      	movs	r1, #8
 8011522:	1844      	adds	r4, r0, r1
 8011524:	442c      	add	r4, r5
 8011526:	4620      	mov	r0, r4
 8011528:	f001 fd4e 	bl	8012fc8 <ucdr_alignment>
 801152c:	2108      	movs	r1, #8
 801152e:	4408      	add	r0, r1
 8011530:	4404      	add	r4, r0
 8011532:	4620      	mov	r0, r4
 8011534:	f001 fd48 	bl	8012fc8 <ucdr_alignment>
 8011538:	3008      	adds	r0, #8
 801153a:	4420      	add	r0, r4
 801153c:	bd38      	pop	{r3, r4, r5, pc}
 801153e:	bf00      	nop

08011540 <_Omni__get_serialized_size>:
 8011540:	b538      	push	{r3, r4, r5, lr}
 8011542:	4604      	mov	r4, r0
 8011544:	b1f0      	cbz	r0, 8011584 <_Omni__get_serialized_size+0x44>
 8011546:	2104      	movs	r1, #4
 8011548:	2000      	movs	r0, #0
 801154a:	f001 fd3d 	bl	8012fc8 <ucdr_alignment>
 801154e:	6863      	ldr	r3, [r4, #4]
 8011550:	2108      	movs	r1, #8
 8011552:	3305      	adds	r3, #5
 8011554:	181d      	adds	r5, r3, r0
 8011556:	4628      	mov	r0, r5
 8011558:	f001 fd36 	bl	8012fc8 <ucdr_alignment>
 801155c:	2108      	movs	r1, #8
 801155e:	1844      	adds	r4, r0, r1
 8011560:	4425      	add	r5, r4
 8011562:	4628      	mov	r0, r5
 8011564:	f001 fd30 	bl	8012fc8 <ucdr_alignment>
 8011568:	2108      	movs	r1, #8
 801156a:	1844      	adds	r4, r0, r1
 801156c:	442c      	add	r4, r5
 801156e:	4620      	mov	r0, r4
 8011570:	f001 fd2a 	bl	8012fc8 <ucdr_alignment>
 8011574:	2108      	movs	r1, #8
 8011576:	4408      	add	r0, r1
 8011578:	4404      	add	r4, r0
 801157a:	4620      	mov	r0, r4
 801157c:	f001 fd24 	bl	8012fc8 <ucdr_alignment>
 8011580:	3008      	adds	r0, #8
 8011582:	4420      	add	r0, r4
 8011584:	bd38      	pop	{r3, r4, r5, pc}
 8011586:	bf00      	nop

08011588 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__drive_msgs__msg__Omni>:
 8011588:	4800      	ldr	r0, [pc, #0]	; (801158c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__drive_msgs__msg__Omni+0x4>)
 801158a:	4770      	bx	lr
 801158c:	20000630 	.word	0x20000630

08011590 <_OmniEnc__cdr_serialize>:
 8011590:	b3a8      	cbz	r0, 80115fe <_OmniEnc__cdr_serialize+0x6e>
 8011592:	b570      	push	{r4, r5, r6, lr}
 8011594:	6806      	ldr	r6, [r0, #0]
 8011596:	4604      	mov	r4, r0
 8011598:	460d      	mov	r5, r1
 801159a:	b36e      	cbz	r6, 80115f8 <_OmniEnc__cdr_serialize+0x68>
 801159c:	4630      	mov	r0, r6
 801159e:	f7ee feaf 	bl	8000300 <strlen>
 80115a2:	1c42      	adds	r2, r0, #1
 80115a4:	4631      	mov	r1, r6
 80115a6:	6060      	str	r0, [r4, #4]
 80115a8:	4628      	mov	r0, r5
 80115aa:	f001 fd7d 	bl	80130a8 <ucdr_serialize_sequence_char>
 80115ae:	4628      	mov	r0, r5
 80115b0:	ed94 0b04 	vldr	d0, [r4, #16]
 80115b4:	f001 fb1a 	bl	8012bec <ucdr_serialize_double>
 80115b8:	4628      	mov	r0, r5
 80115ba:	ed94 0b06 	vldr	d0, [r4, #24]
 80115be:	f001 fb15 	bl	8012bec <ucdr_serialize_double>
 80115c2:	4628      	mov	r0, r5
 80115c4:	ed94 0b08 	vldr	d0, [r4, #32]
 80115c8:	f001 fb10 	bl	8012bec <ucdr_serialize_double>
 80115cc:	4628      	mov	r0, r5
 80115ce:	ed94 0b0a 	vldr	d0, [r4, #40]	; 0x28
 80115d2:	f001 fb0b 	bl	8012bec <ucdr_serialize_double>
 80115d6:	4628      	mov	r0, r5
 80115d8:	ed94 0b0c 	vldr	d0, [r4, #48]	; 0x30
 80115dc:	f001 fb06 	bl	8012bec <ucdr_serialize_double>
 80115e0:	4628      	mov	r0, r5
 80115e2:	ed94 0b0e 	vldr	d0, [r4, #56]	; 0x38
 80115e6:	f001 fb01 	bl	8012bec <ucdr_serialize_double>
 80115ea:	4628      	mov	r0, r5
 80115ec:	ed94 0b10 	vldr	d0, [r4, #64]	; 0x40
 80115f0:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80115f4:	f001 bafa 	b.w	8012bec <ucdr_serialize_double>
 80115f8:	4632      	mov	r2, r6
 80115fa:	4630      	mov	r0, r6
 80115fc:	e7d2      	b.n	80115a4 <_OmniEnc__cdr_serialize+0x14>
 80115fe:	4770      	bx	lr

08011600 <get_serialized_size_drive_msgs__msg__OmniEnc.part.0>:
 8011600:	b570      	push	{r4, r5, r6, lr}
 8011602:	460c      	mov	r4, r1
 8011604:	4605      	mov	r5, r0
 8011606:	2104      	movs	r1, #4
 8011608:	4620      	mov	r0, r4
 801160a:	f001 fcdd 	bl	8012fc8 <ucdr_alignment>
 801160e:	686b      	ldr	r3, [r5, #4]
 8011610:	2108      	movs	r1, #8
 8011612:	4423      	add	r3, r4
 8011614:	f1c4 0408 	rsb	r4, r4, #8
 8011618:	3305      	adds	r3, #5
 801161a:	18c6      	adds	r6, r0, r3
 801161c:	4630      	mov	r0, r6
 801161e:	f001 fcd3 	bl	8012fc8 <ucdr_alignment>
 8011622:	2108      	movs	r1, #8
 8011624:	1845      	adds	r5, r0, r1
 8011626:	442e      	add	r6, r5
 8011628:	4630      	mov	r0, r6
 801162a:	f001 fccd 	bl	8012fc8 <ucdr_alignment>
 801162e:	2108      	movs	r1, #8
 8011630:	1845      	adds	r5, r0, r1
 8011632:	4435      	add	r5, r6
 8011634:	4628      	mov	r0, r5
 8011636:	f001 fcc7 	bl	8012fc8 <ucdr_alignment>
 801163a:	2108      	movs	r1, #8
 801163c:	4408      	add	r0, r1
 801163e:	4405      	add	r5, r0
 8011640:	4628      	mov	r0, r5
 8011642:	f001 fcc1 	bl	8012fc8 <ucdr_alignment>
 8011646:	2108      	movs	r1, #8
 8011648:	4408      	add	r0, r1
 801164a:	1946      	adds	r6, r0, r5
 801164c:	4630      	mov	r0, r6
 801164e:	f001 fcbb 	bl	8012fc8 <ucdr_alignment>
 8011652:	2108      	movs	r1, #8
 8011654:	1845      	adds	r5, r0, r1
 8011656:	4435      	add	r5, r6
 8011658:	4628      	mov	r0, r5
 801165a:	f001 fcb5 	bl	8012fc8 <ucdr_alignment>
 801165e:	2108      	movs	r1, #8
 8011660:	4408      	add	r0, r1
 8011662:	4405      	add	r5, r0
 8011664:	4628      	mov	r0, r5
 8011666:	f001 fcaf 	bl	8012fc8 <ucdr_alignment>
 801166a:	4420      	add	r0, r4
 801166c:	4428      	add	r0, r5
 801166e:	bd70      	pop	{r4, r5, r6, pc}

08011670 <get_serialized_size_drive_msgs__msg__OmniEnc>:
 8011670:	b108      	cbz	r0, 8011676 <get_serialized_size_drive_msgs__msg__OmniEnc+0x6>
 8011672:	f7ff bfc5 	b.w	8011600 <get_serialized_size_drive_msgs__msg__OmniEnc.part.0>
 8011676:	4770      	bx	lr

08011678 <_OmniEnc__get_serialized_size>:
 8011678:	b110      	cbz	r0, 8011680 <_OmniEnc__get_serialized_size+0x8>
 801167a:	2100      	movs	r1, #0
 801167c:	f7ff bfc0 	b.w	8011600 <get_serialized_size_drive_msgs__msg__OmniEnc.part.0>
 8011680:	4770      	bx	lr
 8011682:	bf00      	nop

08011684 <_OmniEnc__cdr_deserialize>:
 8011684:	b570      	push	{r4, r5, r6, lr}
 8011686:	460c      	mov	r4, r1
 8011688:	b082      	sub	sp, #8
 801168a:	b3a1      	cbz	r1, 80116f6 <_OmniEnc__cdr_deserialize+0x72>
 801168c:	688e      	ldr	r6, [r1, #8]
 801168e:	ab01      	add	r3, sp, #4
 8011690:	6809      	ldr	r1, [r1, #0]
 8011692:	4605      	mov	r5, r0
 8011694:	4632      	mov	r2, r6
 8011696:	f001 fd19 	bl	80130cc <ucdr_deserialize_sequence_char>
 801169a:	9b01      	ldr	r3, [sp, #4]
 801169c:	bb38      	cbnz	r0, 80116ee <_OmniEnc__cdr_deserialize+0x6a>
 801169e:	429e      	cmp	r6, r3
 80116a0:	d32c      	bcc.n	80116fc <_OmniEnc__cdr_deserialize+0x78>
 80116a2:	f104 0110 	add.w	r1, r4, #16
 80116a6:	4628      	mov	r0, r5
 80116a8:	f001 fb70 	bl	8012d8c <ucdr_deserialize_double>
 80116ac:	f104 0118 	add.w	r1, r4, #24
 80116b0:	4628      	mov	r0, r5
 80116b2:	f001 fb6b 	bl	8012d8c <ucdr_deserialize_double>
 80116b6:	f104 0120 	add.w	r1, r4, #32
 80116ba:	4628      	mov	r0, r5
 80116bc:	f001 fb66 	bl	8012d8c <ucdr_deserialize_double>
 80116c0:	f104 0128 	add.w	r1, r4, #40	; 0x28
 80116c4:	4628      	mov	r0, r5
 80116c6:	f001 fb61 	bl	8012d8c <ucdr_deserialize_double>
 80116ca:	f104 0130 	add.w	r1, r4, #48	; 0x30
 80116ce:	4628      	mov	r0, r5
 80116d0:	f001 fb5c 	bl	8012d8c <ucdr_deserialize_double>
 80116d4:	f104 0138 	add.w	r1, r4, #56	; 0x38
 80116d8:	4628      	mov	r0, r5
 80116da:	f001 fb57 	bl	8012d8c <ucdr_deserialize_double>
 80116de:	f104 0140 	add.w	r1, r4, #64	; 0x40
 80116e2:	4628      	mov	r0, r5
 80116e4:	b002      	add	sp, #8
 80116e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80116ea:	f001 bb4f 	b.w	8012d8c <ucdr_deserialize_double>
 80116ee:	b103      	cbz	r3, 80116f2 <_OmniEnc__cdr_deserialize+0x6e>
 80116f0:	3b01      	subs	r3, #1
 80116f2:	6063      	str	r3, [r4, #4]
 80116f4:	e7d5      	b.n	80116a2 <_OmniEnc__cdr_deserialize+0x1e>
 80116f6:	4608      	mov	r0, r1
 80116f8:	b002      	add	sp, #8
 80116fa:	bd70      	pop	{r4, r5, r6, pc}
 80116fc:	2101      	movs	r1, #1
 80116fe:	75a8      	strb	r0, [r5, #22]
 8011700:	7569      	strb	r1, [r5, #21]
 8011702:	6060      	str	r0, [r4, #4]
 8011704:	4628      	mov	r0, r5
 8011706:	f001 fc77 	bl	8012ff8 <ucdr_align_to>
 801170a:	9901      	ldr	r1, [sp, #4]
 801170c:	4628      	mov	r0, r5
 801170e:	f001 fcab 	bl	8013068 <ucdr_advance_buffer>
 8011712:	e7c6      	b.n	80116a2 <_OmniEnc__cdr_deserialize+0x1e>

08011714 <max_serialized_size_drive_msgs__msg__OmniEnc>:
 8011714:	b570      	push	{r4, r5, r6, lr}
 8011716:	460c      	mov	r4, r1
 8011718:	4603      	mov	r3, r0
 801171a:	2200      	movs	r2, #0
 801171c:	2108      	movs	r1, #8
 801171e:	f104 0508 	add.w	r5, r4, #8
 8011722:	4620      	mov	r0, r4
 8011724:	701a      	strb	r2, [r3, #0]
 8011726:	f1c4 0408 	rsb	r4, r4, #8
 801172a:	f001 fc4d 	bl	8012fc8 <ucdr_alignment>
 801172e:	4405      	add	r5, r0
 8011730:	2108      	movs	r1, #8
 8011732:	4628      	mov	r0, r5
 8011734:	f001 fc48 	bl	8012fc8 <ucdr_alignment>
 8011738:	2108      	movs	r1, #8
 801173a:	1846      	adds	r6, r0, r1
 801173c:	442e      	add	r6, r5
 801173e:	4630      	mov	r0, r6
 8011740:	f001 fc42 	bl	8012fc8 <ucdr_alignment>
 8011744:	2108      	movs	r1, #8
 8011746:	1845      	adds	r5, r0, r1
 8011748:	442e      	add	r6, r5
 801174a:	4630      	mov	r0, r6
 801174c:	f001 fc3c 	bl	8012fc8 <ucdr_alignment>
 8011750:	2108      	movs	r1, #8
 8011752:	4408      	add	r0, r1
 8011754:	4406      	add	r6, r0
 8011756:	4630      	mov	r0, r6
 8011758:	f001 fc36 	bl	8012fc8 <ucdr_alignment>
 801175c:	2108      	movs	r1, #8
 801175e:	1845      	adds	r5, r0, r1
 8011760:	4435      	add	r5, r6
 8011762:	4628      	mov	r0, r5
 8011764:	f001 fc30 	bl	8012fc8 <ucdr_alignment>
 8011768:	2108      	movs	r1, #8
 801176a:	4408      	add	r0, r1
 801176c:	4405      	add	r5, r0
 801176e:	4628      	mov	r0, r5
 8011770:	f001 fc2a 	bl	8012fc8 <ucdr_alignment>
 8011774:	4420      	add	r0, r4
 8011776:	4428      	add	r0, r5
 8011778:	bd70      	pop	{r4, r5, r6, pc}
 801177a:	bf00      	nop

0801177c <_OmniEnc__max_serialized_size>:
 801177c:	b500      	push	{lr}
 801177e:	b083      	sub	sp, #12
 8011780:	2100      	movs	r1, #0
 8011782:	f10d 0007 	add.w	r0, sp, #7
 8011786:	f7ff ffc5 	bl	8011714 <max_serialized_size_drive_msgs__msg__OmniEnc>
 801178a:	b003      	add	sp, #12
 801178c:	f85d fb04 	ldr.w	pc, [sp], #4

08011790 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__drive_msgs__msg__OmniEnc>:
 8011790:	4800      	ldr	r0, [pc, #0]	; (8011794 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__drive_msgs__msg__OmniEnc+0x4>)
 8011792:	4770      	bx	lr
 8011794:	20000658 	.word	0x20000658

08011798 <rosidl_typesupport_c__get_message_type_support_handle__manip_msgs__msg__Cmd>:
 8011798:	4b04      	ldr	r3, [pc, #16]	; (80117ac <rosidl_typesupport_c__get_message_type_support_handle__manip_msgs__msg__Cmd+0x14>)
 801179a:	681a      	ldr	r2, [r3, #0]
 801179c:	b10a      	cbz	r2, 80117a2 <rosidl_typesupport_c__get_message_type_support_handle__manip_msgs__msg__Cmd+0xa>
 801179e:	4803      	ldr	r0, [pc, #12]	; (80117ac <rosidl_typesupport_c__get_message_type_support_handle__manip_msgs__msg__Cmd+0x14>)
 80117a0:	4770      	bx	lr
 80117a2:	4a03      	ldr	r2, [pc, #12]	; (80117b0 <rosidl_typesupport_c__get_message_type_support_handle__manip_msgs__msg__Cmd+0x18>)
 80117a4:	4801      	ldr	r0, [pc, #4]	; (80117ac <rosidl_typesupport_c__get_message_type_support_handle__manip_msgs__msg__Cmd+0x14>)
 80117a6:	6812      	ldr	r2, [r2, #0]
 80117a8:	601a      	str	r2, [r3, #0]
 80117aa:	4770      	bx	lr
 80117ac:	20000688 	.word	0x20000688
 80117b0:	200008bc 	.word	0x200008bc

080117b4 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__manip_msgs__msg__Cmd>:
 80117b4:	4a02      	ldr	r2, [pc, #8]	; (80117c0 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__manip_msgs__msg__Cmd+0xc>)
 80117b6:	4b03      	ldr	r3, [pc, #12]	; (80117c4 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__manip_msgs__msg__Cmd+0x10>)
 80117b8:	6812      	ldr	r2, [r2, #0]
 80117ba:	601a      	str	r2, [r3, #0]
 80117bc:	4770      	bx	lr
 80117be:	bf00      	nop
 80117c0:	200008bc 	.word	0x200008bc
 80117c4:	20000688 	.word	0x20000688

080117c8 <manip_msgs__msg__Cmd__rosidl_typesupport_introspection_c__Cmd_init_function>:
 80117c8:	f005 bd82 	b.w	80172d0 <manip_msgs__msg__Cmd__init>

080117cc <manip_msgs__msg__Cmd__rosidl_typesupport_introspection_c__Cmd_fini_function>:
 80117cc:	f005 bd84 	b.w	80172d8 <manip_msgs__msg__Cmd__fini>

080117d0 <rosidl_typesupport_introspection_c__get_message_type_support_handle__manip_msgs__msg__Cmd>:
 80117d0:	4b04      	ldr	r3, [pc, #16]	; (80117e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__manip_msgs__msg__Cmd+0x14>)
 80117d2:	681a      	ldr	r2, [r3, #0]
 80117d4:	b10a      	cbz	r2, 80117da <rosidl_typesupport_introspection_c__get_message_type_support_handle__manip_msgs__msg__Cmd+0xa>
 80117d6:	4803      	ldr	r0, [pc, #12]	; (80117e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__manip_msgs__msg__Cmd+0x14>)
 80117d8:	4770      	bx	lr
 80117da:	4a03      	ldr	r2, [pc, #12]	; (80117e8 <rosidl_typesupport_introspection_c__get_message_type_support_handle__manip_msgs__msg__Cmd+0x18>)
 80117dc:	4801      	ldr	r0, [pc, #4]	; (80117e4 <rosidl_typesupport_introspection_c__get_message_type_support_handle__manip_msgs__msg__Cmd+0x14>)
 80117de:	6812      	ldr	r2, [r2, #0]
 80117e0:	601a      	str	r2, [r3, #0]
 80117e2:	4770      	bx	lr
 80117e4:	20000874 	.word	0x20000874
 80117e8:	200008c0 	.word	0x200008c0

080117ec <get_serialized_size_manip_msgs__msg__Cmd.part.0>:
 80117ec:	b570      	push	{r4, r5, r6, lr}
 80117ee:	2108      	movs	r1, #8
 80117f0:	4604      	mov	r4, r0
 80117f2:	f001 fbe9 	bl	8012fc8 <ucdr_alignment>
 80117f6:	2108      	movs	r1, #8
 80117f8:	1866      	adds	r6, r4, r1
 80117fa:	f1c4 0408 	rsb	r4, r4, #8
 80117fe:	4406      	add	r6, r0
 8011800:	4630      	mov	r0, r6
 8011802:	f001 fbe1 	bl	8012fc8 <ucdr_alignment>
 8011806:	2108      	movs	r1, #8
 8011808:	1845      	adds	r5, r0, r1
 801180a:	442e      	add	r6, r5
 801180c:	4630      	mov	r0, r6
 801180e:	f001 fbdb 	bl	8012fc8 <ucdr_alignment>
 8011812:	2108      	movs	r1, #8
 8011814:	1845      	adds	r5, r0, r1
 8011816:	4435      	add	r5, r6
 8011818:	4628      	mov	r0, r5
 801181a:	f001 fbd5 	bl	8012fc8 <ucdr_alignment>
 801181e:	2108      	movs	r1, #8
 8011820:	4408      	add	r0, r1
 8011822:	4405      	add	r5, r0
 8011824:	4628      	mov	r0, r5
 8011826:	f001 fbcf 	bl	8012fc8 <ucdr_alignment>
 801182a:	2108      	movs	r1, #8
 801182c:	4408      	add	r0, r1
 801182e:	1946      	adds	r6, r0, r5
 8011830:	4630      	mov	r0, r6
 8011832:	f001 fbc9 	bl	8012fc8 <ucdr_alignment>
 8011836:	2108      	movs	r1, #8
 8011838:	1845      	adds	r5, r0, r1
 801183a:	4435      	add	r5, r6
 801183c:	4628      	mov	r0, r5
 801183e:	f001 fbc3 	bl	8012fc8 <ucdr_alignment>
 8011842:	2108      	movs	r1, #8
 8011844:	4408      	add	r0, r1
 8011846:	4405      	add	r5, r0
 8011848:	4628      	mov	r0, r5
 801184a:	f001 fbbd 	bl	8012fc8 <ucdr_alignment>
 801184e:	4420      	add	r0, r4
 8011850:	4428      	add	r0, r5
 8011852:	bd70      	pop	{r4, r5, r6, pc}

08011854 <get_serialized_size_manip_msgs__msg__Cmd>:
 8011854:	b110      	cbz	r0, 801185c <get_serialized_size_manip_msgs__msg__Cmd+0x8>
 8011856:	4608      	mov	r0, r1
 8011858:	f7ff bfc8 	b.w	80117ec <get_serialized_size_manip_msgs__msg__Cmd.part.0>
 801185c:	4770      	bx	lr
 801185e:	bf00      	nop

08011860 <_Cmd__get_serialized_size>:
 8011860:	b110      	cbz	r0, 8011868 <_Cmd__get_serialized_size+0x8>
 8011862:	2000      	movs	r0, #0
 8011864:	f7ff bfc2 	b.w	80117ec <get_serialized_size_manip_msgs__msg__Cmd.part.0>
 8011868:	4770      	bx	lr
 801186a:	bf00      	nop

0801186c <_Cmd__cdr_deserialize>:
 801186c:	b538      	push	{r3, r4, r5, lr}
 801186e:	460c      	mov	r4, r1
 8011870:	b339      	cbz	r1, 80118c2 <_Cmd__cdr_deserialize+0x56>
 8011872:	4605      	mov	r5, r0
 8011874:	f001 f8f4 	bl	8012a60 <ucdr_deserialize_int64_t>
 8011878:	f104 0108 	add.w	r1, r4, #8
 801187c:	4628      	mov	r0, r5
 801187e:	f001 f8ef 	bl	8012a60 <ucdr_deserialize_int64_t>
 8011882:	f104 0110 	add.w	r1, r4, #16
 8011886:	4628      	mov	r0, r5
 8011888:	f001 f8ea 	bl	8012a60 <ucdr_deserialize_int64_t>
 801188c:	f104 0118 	add.w	r1, r4, #24
 8011890:	4628      	mov	r0, r5
 8011892:	f001 f8e5 	bl	8012a60 <ucdr_deserialize_int64_t>
 8011896:	f104 0120 	add.w	r1, r4, #32
 801189a:	4628      	mov	r0, r5
 801189c:	f001 f8e0 	bl	8012a60 <ucdr_deserialize_int64_t>
 80118a0:	f104 0128 	add.w	r1, r4, #40	; 0x28
 80118a4:	4628      	mov	r0, r5
 80118a6:	f001 f8db 	bl	8012a60 <ucdr_deserialize_int64_t>
 80118aa:	f104 0130 	add.w	r1, r4, #48	; 0x30
 80118ae:	4628      	mov	r0, r5
 80118b0:	f001 f8d6 	bl	8012a60 <ucdr_deserialize_int64_t>
 80118b4:	f104 0138 	add.w	r1, r4, #56	; 0x38
 80118b8:	4628      	mov	r0, r5
 80118ba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80118be:	f001 b8cf 	b.w	8012a60 <ucdr_deserialize_int64_t>
 80118c2:	4608      	mov	r0, r1
 80118c4:	bd38      	pop	{r3, r4, r5, pc}
 80118c6:	bf00      	nop

080118c8 <_Cmd__cdr_serialize>:
 80118c8:	b360      	cbz	r0, 8011924 <_Cmd__cdr_serialize+0x5c>
 80118ca:	b570      	push	{r4, r5, r6, lr}
 80118cc:	460d      	mov	r5, r1
 80118ce:	4604      	mov	r4, r0
 80118d0:	e9d0 2300 	ldrd	r2, r3, [r0]
 80118d4:	4608      	mov	r0, r1
 80118d6:	f000 fff3 	bl	80128c0 <ucdr_serialize_int64_t>
 80118da:	4628      	mov	r0, r5
 80118dc:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 80118e0:	f000 ffee 	bl	80128c0 <ucdr_serialize_int64_t>
 80118e4:	4628      	mov	r0, r5
 80118e6:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
 80118ea:	f000 ffe9 	bl	80128c0 <ucdr_serialize_int64_t>
 80118ee:	4628      	mov	r0, r5
 80118f0:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
 80118f4:	f000 ffe4 	bl	80128c0 <ucdr_serialize_int64_t>
 80118f8:	4628      	mov	r0, r5
 80118fa:	e9d4 2308 	ldrd	r2, r3, [r4, #32]
 80118fe:	f000 ffdf 	bl	80128c0 <ucdr_serialize_int64_t>
 8011902:	4628      	mov	r0, r5
 8011904:	e9d4 230a 	ldrd	r2, r3, [r4, #40]	; 0x28
 8011908:	f000 ffda 	bl	80128c0 <ucdr_serialize_int64_t>
 801190c:	4628      	mov	r0, r5
 801190e:	e9d4 230c 	ldrd	r2, r3, [r4, #48]	; 0x30
 8011912:	f000 ffd5 	bl	80128c0 <ucdr_serialize_int64_t>
 8011916:	4628      	mov	r0, r5
 8011918:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	; 0x38
 801191c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8011920:	f000 bfce 	b.w	80128c0 <ucdr_serialize_int64_t>
 8011924:	4770      	bx	lr
 8011926:	bf00      	nop

08011928 <max_serialized_size_manip_msgs__msg__Cmd>:
 8011928:	b570      	push	{r4, r5, r6, lr}
 801192a:	460c      	mov	r4, r1
 801192c:	2301      	movs	r3, #1
 801192e:	2108      	movs	r1, #8
 8011930:	f104 0608 	add.w	r6, r4, #8
 8011934:	7003      	strb	r3, [r0, #0]
 8011936:	4620      	mov	r0, r4
 8011938:	f1c4 0408 	rsb	r4, r4, #8
 801193c:	f001 fb44 	bl	8012fc8 <ucdr_alignment>
 8011940:	4406      	add	r6, r0
 8011942:	2108      	movs	r1, #8
 8011944:	4630      	mov	r0, r6
 8011946:	f001 fb3f 	bl	8012fc8 <ucdr_alignment>
 801194a:	2108      	movs	r1, #8
 801194c:	1845      	adds	r5, r0, r1
 801194e:	442e      	add	r6, r5
 8011950:	4630      	mov	r0, r6
 8011952:	f001 fb39 	bl	8012fc8 <ucdr_alignment>
 8011956:	2108      	movs	r1, #8
 8011958:	1845      	adds	r5, r0, r1
 801195a:	4435      	add	r5, r6
 801195c:	4628      	mov	r0, r5
 801195e:	f001 fb33 	bl	8012fc8 <ucdr_alignment>
 8011962:	2108      	movs	r1, #8
 8011964:	4408      	add	r0, r1
 8011966:	4405      	add	r5, r0
 8011968:	4628      	mov	r0, r5
 801196a:	f001 fb2d 	bl	8012fc8 <ucdr_alignment>
 801196e:	2108      	movs	r1, #8
 8011970:	4408      	add	r0, r1
 8011972:	1946      	adds	r6, r0, r5
 8011974:	4630      	mov	r0, r6
 8011976:	f001 fb27 	bl	8012fc8 <ucdr_alignment>
 801197a:	2108      	movs	r1, #8
 801197c:	1845      	adds	r5, r0, r1
 801197e:	4435      	add	r5, r6
 8011980:	4628      	mov	r0, r5
 8011982:	f001 fb21 	bl	8012fc8 <ucdr_alignment>
 8011986:	2108      	movs	r1, #8
 8011988:	4408      	add	r0, r1
 801198a:	4405      	add	r5, r0
 801198c:	4628      	mov	r0, r5
 801198e:	f001 fb1b 	bl	8012fc8 <ucdr_alignment>
 8011992:	4420      	add	r0, r4
 8011994:	4428      	add	r0, r5
 8011996:	bd70      	pop	{r4, r5, r6, pc}

08011998 <_Cmd__max_serialized_size>:
 8011998:	b500      	push	{lr}
 801199a:	b083      	sub	sp, #12
 801199c:	2100      	movs	r1, #0
 801199e:	f10d 0007 	add.w	r0, sp, #7
 80119a2:	f7ff ffc1 	bl	8011928 <max_serialized_size_manip_msgs__msg__Cmd>
 80119a6:	b003      	add	sp, #12
 80119a8:	f85d fb04 	ldr.w	pc, [sp], #4

080119ac <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__manip_msgs__msg__Cmd>:
 80119ac:	4800      	ldr	r0, [pc, #0]	; (80119b0 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__manip_msgs__msg__Cmd+0x4>)
 80119ae:	4770      	bx	lr
 80119b0:	20000880 	.word	0x20000880

080119b4 <ucdr_serialize_bool>:
 80119b4:	b538      	push	{r3, r4, r5, lr}
 80119b6:	460d      	mov	r5, r1
 80119b8:	2101      	movs	r1, #1
 80119ba:	4604      	mov	r4, r0
 80119bc:	f001 fab8 	bl	8012f30 <ucdr_check_final_buffer_behavior>
 80119c0:	b148      	cbz	r0, 80119d6 <ucdr_serialize_bool+0x22>
 80119c2:	68a3      	ldr	r3, [r4, #8]
 80119c4:	2101      	movs	r1, #1
 80119c6:	701d      	strb	r5, [r3, #0]
 80119c8:	68a2      	ldr	r2, [r4, #8]
 80119ca:	6923      	ldr	r3, [r4, #16]
 80119cc:	440a      	add	r2, r1
 80119ce:	7561      	strb	r1, [r4, #21]
 80119d0:	440b      	add	r3, r1
 80119d2:	60a2      	str	r2, [r4, #8]
 80119d4:	6123      	str	r3, [r4, #16]
 80119d6:	7da0      	ldrb	r0, [r4, #22]
 80119d8:	f080 0001 	eor.w	r0, r0, #1
 80119dc:	bd38      	pop	{r3, r4, r5, pc}
 80119de:	bf00      	nop

080119e0 <ucdr_deserialize_bool>:
 80119e0:	b538      	push	{r3, r4, r5, lr}
 80119e2:	460d      	mov	r5, r1
 80119e4:	2101      	movs	r1, #1
 80119e6:	4604      	mov	r4, r0
 80119e8:	f001 faa2 	bl	8012f30 <ucdr_check_final_buffer_behavior>
 80119ec:	b160      	cbz	r0, 8011a08 <ucdr_deserialize_bool+0x28>
 80119ee:	68a2      	ldr	r2, [r4, #8]
 80119f0:	2101      	movs	r1, #1
 80119f2:	6923      	ldr	r3, [r4, #16]
 80119f4:	f812 0b01 	ldrb.w	r0, [r2], #1
 80119f8:	440b      	add	r3, r1
 80119fa:	3800      	subs	r0, #0
 80119fc:	bf18      	it	ne
 80119fe:	2001      	movne	r0, #1
 8011a00:	7028      	strb	r0, [r5, #0]
 8011a02:	60a2      	str	r2, [r4, #8]
 8011a04:	6123      	str	r3, [r4, #16]
 8011a06:	7561      	strb	r1, [r4, #21]
 8011a08:	7da0      	ldrb	r0, [r4, #22]
 8011a0a:	f080 0001 	eor.w	r0, r0, #1
 8011a0e:	bd38      	pop	{r3, r4, r5, pc}

08011a10 <ucdr_serialize_uint8_t>:
 8011a10:	b538      	push	{r3, r4, r5, lr}
 8011a12:	460d      	mov	r5, r1
 8011a14:	2101      	movs	r1, #1
 8011a16:	4604      	mov	r4, r0
 8011a18:	f001 fa8a 	bl	8012f30 <ucdr_check_final_buffer_behavior>
 8011a1c:	b148      	cbz	r0, 8011a32 <ucdr_serialize_uint8_t+0x22>
 8011a1e:	68a3      	ldr	r3, [r4, #8]
 8011a20:	2101      	movs	r1, #1
 8011a22:	701d      	strb	r5, [r3, #0]
 8011a24:	68a2      	ldr	r2, [r4, #8]
 8011a26:	6923      	ldr	r3, [r4, #16]
 8011a28:	440a      	add	r2, r1
 8011a2a:	7561      	strb	r1, [r4, #21]
 8011a2c:	440b      	add	r3, r1
 8011a2e:	60a2      	str	r2, [r4, #8]
 8011a30:	6123      	str	r3, [r4, #16]
 8011a32:	7da0      	ldrb	r0, [r4, #22]
 8011a34:	f080 0001 	eor.w	r0, r0, #1
 8011a38:	bd38      	pop	{r3, r4, r5, pc}
 8011a3a:	bf00      	nop

08011a3c <ucdr_deserialize_uint8_t>:
 8011a3c:	b538      	push	{r3, r4, r5, lr}
 8011a3e:	460d      	mov	r5, r1
 8011a40:	2101      	movs	r1, #1
 8011a42:	4604      	mov	r4, r0
 8011a44:	f001 fa74 	bl	8012f30 <ucdr_check_final_buffer_behavior>
 8011a48:	b150      	cbz	r0, 8011a60 <ucdr_deserialize_uint8_t+0x24>
 8011a4a:	68a3      	ldr	r3, [r4, #8]
 8011a4c:	2101      	movs	r1, #1
 8011a4e:	781b      	ldrb	r3, [r3, #0]
 8011a50:	702b      	strb	r3, [r5, #0]
 8011a52:	68a2      	ldr	r2, [r4, #8]
 8011a54:	6923      	ldr	r3, [r4, #16]
 8011a56:	440a      	add	r2, r1
 8011a58:	7561      	strb	r1, [r4, #21]
 8011a5a:	440b      	add	r3, r1
 8011a5c:	60a2      	str	r2, [r4, #8]
 8011a5e:	6123      	str	r3, [r4, #16]
 8011a60:	7da0      	ldrb	r0, [r4, #22]
 8011a62:	f080 0001 	eor.w	r0, r0, #1
 8011a66:	bd38      	pop	{r3, r4, r5, pc}

08011a68 <ucdr_serialize_uint16_t>:
 8011a68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011a6c:	460b      	mov	r3, r1
 8011a6e:	b082      	sub	sp, #8
 8011a70:	4604      	mov	r4, r0
 8011a72:	2102      	movs	r1, #2
 8011a74:	f8ad 3006 	strh.w	r3, [sp, #6]
 8011a78:	f001 faae 	bl	8012fd8 <ucdr_buffer_alignment>
 8011a7c:	4601      	mov	r1, r0
 8011a7e:	4620      	mov	r0, r4
 8011a80:	7d67      	ldrb	r7, [r4, #21]
 8011a82:	f001 faf1 	bl	8013068 <ucdr_advance_buffer>
 8011a86:	2102      	movs	r1, #2
 8011a88:	4620      	mov	r0, r4
 8011a8a:	f001 fa45 	bl	8012f18 <ucdr_check_buffer_available_for>
 8011a8e:	bb78      	cbnz	r0, 8011af0 <ucdr_serialize_uint16_t+0x88>
 8011a90:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8011a94:	42ab      	cmp	r3, r5
 8011a96:	d926      	bls.n	8011ae6 <ucdr_serialize_uint16_t+0x7e>
 8011a98:	1b5e      	subs	r6, r3, r5
 8011a9a:	60a3      	str	r3, [r4, #8]
 8011a9c:	6923      	ldr	r3, [r4, #16]
 8011a9e:	4620      	mov	r0, r4
 8011aa0:	f1c6 0802 	rsb	r8, r6, #2
 8011aa4:	4433      	add	r3, r6
 8011aa6:	4641      	mov	r1, r8
 8011aa8:	6123      	str	r3, [r4, #16]
 8011aaa:	f001 fa41 	bl	8012f30 <ucdr_check_final_buffer_behavior>
 8011aae:	2800      	cmp	r0, #0
 8011ab0:	d03b      	beq.n	8011b2a <ucdr_serialize_uint16_t+0xc2>
 8011ab2:	7d23      	ldrb	r3, [r4, #20]
 8011ab4:	2b01      	cmp	r3, #1
 8011ab6:	d04a      	beq.n	8011b4e <ucdr_serialize_uint16_t+0xe6>
 8011ab8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8011abc:	702b      	strb	r3, [r5, #0]
 8011abe:	2e00      	cmp	r6, #0
 8011ac0:	d040      	beq.n	8011b44 <ucdr_serialize_uint16_t+0xdc>
 8011ac2:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8011ac6:	706b      	strb	r3, [r5, #1]
 8011ac8:	6923      	ldr	r3, [r4, #16]
 8011aca:	2102      	movs	r1, #2
 8011acc:	68a2      	ldr	r2, [r4, #8]
 8011ace:	3302      	adds	r3, #2
 8011ad0:	7da0      	ldrb	r0, [r4, #22]
 8011ad2:	4442      	add	r2, r8
 8011ad4:	7561      	strb	r1, [r4, #21]
 8011ad6:	1b9e      	subs	r6, r3, r6
 8011ad8:	f080 0001 	eor.w	r0, r0, #1
 8011adc:	60a2      	str	r2, [r4, #8]
 8011ade:	6126      	str	r6, [r4, #16]
 8011ae0:	b002      	add	sp, #8
 8011ae2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011ae6:	2102      	movs	r1, #2
 8011ae8:	4620      	mov	r0, r4
 8011aea:	f001 fa21 	bl	8012f30 <ucdr_check_final_buffer_behavior>
 8011aee:	b190      	cbz	r0, 8011b16 <ucdr_serialize_uint16_t+0xae>
 8011af0:	7d23      	ldrb	r3, [r4, #20]
 8011af2:	2b01      	cmp	r3, #1
 8011af4:	68a3      	ldr	r3, [r4, #8]
 8011af6:	d014      	beq.n	8011b22 <ucdr_serialize_uint16_t+0xba>
 8011af8:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8011afc:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8011b00:	7019      	strb	r1, [r3, #0]
 8011b02:	68a3      	ldr	r3, [r4, #8]
 8011b04:	705a      	strb	r2, [r3, #1]
 8011b06:	2102      	movs	r1, #2
 8011b08:	68a2      	ldr	r2, [r4, #8]
 8011b0a:	6923      	ldr	r3, [r4, #16]
 8011b0c:	440a      	add	r2, r1
 8011b0e:	7561      	strb	r1, [r4, #21]
 8011b10:	440b      	add	r3, r1
 8011b12:	60a2      	str	r2, [r4, #8]
 8011b14:	6123      	str	r3, [r4, #16]
 8011b16:	7da0      	ldrb	r0, [r4, #22]
 8011b18:	f080 0001 	eor.w	r0, r0, #1
 8011b1c:	b002      	add	sp, #8
 8011b1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011b22:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8011b26:	801a      	strh	r2, [r3, #0]
 8011b28:	e7ed      	b.n	8011b06 <ucdr_serialize_uint16_t+0x9e>
 8011b2a:	68a2      	ldr	r2, [r4, #8]
 8011b2c:	6923      	ldr	r3, [r4, #16]
 8011b2e:	7da0      	ldrb	r0, [r4, #22]
 8011b30:	1b92      	subs	r2, r2, r6
 8011b32:	1b9b      	subs	r3, r3, r6
 8011b34:	7567      	strb	r7, [r4, #21]
 8011b36:	f080 0001 	eor.w	r0, r0, #1
 8011b3a:	60a2      	str	r2, [r4, #8]
 8011b3c:	6123      	str	r3, [r4, #16]
 8011b3e:	b002      	add	sp, #8
 8011b40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011b44:	68a3      	ldr	r3, [r4, #8]
 8011b46:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8011b4a:	701a      	strb	r2, [r3, #0]
 8011b4c:	e7bc      	b.n	8011ac8 <ucdr_serialize_uint16_t+0x60>
 8011b4e:	4628      	mov	r0, r5
 8011b50:	f10d 0506 	add.w	r5, sp, #6
 8011b54:	4632      	mov	r2, r6
 8011b56:	4629      	mov	r1, r5
 8011b58:	f00f f869 	bl	8020c2e <memcpy>
 8011b5c:	4642      	mov	r2, r8
 8011b5e:	19a9      	adds	r1, r5, r6
 8011b60:	68a0      	ldr	r0, [r4, #8]
 8011b62:	f00f f864 	bl	8020c2e <memcpy>
 8011b66:	e7af      	b.n	8011ac8 <ucdr_serialize_uint16_t+0x60>

08011b68 <ucdr_serialize_endian_uint16_t>:
 8011b68:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011b6c:	4604      	mov	r4, r0
 8011b6e:	b083      	sub	sp, #12
 8011b70:	460d      	mov	r5, r1
 8011b72:	2102      	movs	r1, #2
 8011b74:	f8ad 2006 	strh.w	r2, [sp, #6]
 8011b78:	f001 fa2e 	bl	8012fd8 <ucdr_buffer_alignment>
 8011b7c:	4601      	mov	r1, r0
 8011b7e:	4620      	mov	r0, r4
 8011b80:	f894 8015 	ldrb.w	r8, [r4, #21]
 8011b84:	f001 fa70 	bl	8013068 <ucdr_advance_buffer>
 8011b88:	2102      	movs	r1, #2
 8011b8a:	4620      	mov	r0, r4
 8011b8c:	f001 f9c4 	bl	8012f18 <ucdr_check_buffer_available_for>
 8011b90:	bb70      	cbnz	r0, 8011bf0 <ucdr_serialize_endian_uint16_t+0x88>
 8011b92:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 8011b96:	42be      	cmp	r6, r7
 8011b98:	d925      	bls.n	8011be6 <ucdr_serialize_endian_uint16_t+0x7e>
 8011b9a:	6923      	ldr	r3, [r4, #16]
 8011b9c:	4620      	mov	r0, r4
 8011b9e:	60a6      	str	r6, [r4, #8]
 8011ba0:	1bf6      	subs	r6, r6, r7
 8011ba2:	4433      	add	r3, r6
 8011ba4:	f1c6 0902 	rsb	r9, r6, #2
 8011ba8:	6123      	str	r3, [r4, #16]
 8011baa:	4649      	mov	r1, r9
 8011bac:	f001 f9c0 	bl	8012f30 <ucdr_check_final_buffer_behavior>
 8011bb0:	2800      	cmp	r0, #0
 8011bb2:	d039      	beq.n	8011c28 <ucdr_serialize_endian_uint16_t+0xc0>
 8011bb4:	2d01      	cmp	r5, #1
 8011bb6:	d04a      	beq.n	8011c4e <ucdr_serialize_endian_uint16_t+0xe6>
 8011bb8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8011bbc:	703b      	strb	r3, [r7, #0]
 8011bbe:	2e00      	cmp	r6, #0
 8011bc0:	d040      	beq.n	8011c44 <ucdr_serialize_endian_uint16_t+0xdc>
 8011bc2:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8011bc6:	707b      	strb	r3, [r7, #1]
 8011bc8:	6923      	ldr	r3, [r4, #16]
 8011bca:	2102      	movs	r1, #2
 8011bcc:	68a2      	ldr	r2, [r4, #8]
 8011bce:	7da0      	ldrb	r0, [r4, #22]
 8011bd0:	3302      	adds	r3, #2
 8011bd2:	444a      	add	r2, r9
 8011bd4:	7561      	strb	r1, [r4, #21]
 8011bd6:	1b9b      	subs	r3, r3, r6
 8011bd8:	f080 0001 	eor.w	r0, r0, #1
 8011bdc:	60a2      	str	r2, [r4, #8]
 8011bde:	6123      	str	r3, [r4, #16]
 8011be0:	b003      	add	sp, #12
 8011be2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011be6:	2102      	movs	r1, #2
 8011be8:	4620      	mov	r0, r4
 8011bea:	f001 f9a1 	bl	8012f30 <ucdr_check_final_buffer_behavior>
 8011bee:	b188      	cbz	r0, 8011c14 <ucdr_serialize_endian_uint16_t+0xac>
 8011bf0:	2d01      	cmp	r5, #1
 8011bf2:	68a3      	ldr	r3, [r4, #8]
 8011bf4:	d014      	beq.n	8011c20 <ucdr_serialize_endian_uint16_t+0xb8>
 8011bf6:	f89d 1007 	ldrb.w	r1, [sp, #7]
 8011bfa:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8011bfe:	7019      	strb	r1, [r3, #0]
 8011c00:	68a3      	ldr	r3, [r4, #8]
 8011c02:	705a      	strb	r2, [r3, #1]
 8011c04:	2102      	movs	r1, #2
 8011c06:	68a2      	ldr	r2, [r4, #8]
 8011c08:	6923      	ldr	r3, [r4, #16]
 8011c0a:	440a      	add	r2, r1
 8011c0c:	7561      	strb	r1, [r4, #21]
 8011c0e:	440b      	add	r3, r1
 8011c10:	60a2      	str	r2, [r4, #8]
 8011c12:	6123      	str	r3, [r4, #16]
 8011c14:	7da0      	ldrb	r0, [r4, #22]
 8011c16:	f080 0001 	eor.w	r0, r0, #1
 8011c1a:	b003      	add	sp, #12
 8011c1c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011c20:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8011c24:	801a      	strh	r2, [r3, #0]
 8011c26:	e7ed      	b.n	8011c04 <ucdr_serialize_endian_uint16_t+0x9c>
 8011c28:	68a2      	ldr	r2, [r4, #8]
 8011c2a:	6923      	ldr	r3, [r4, #16]
 8011c2c:	7da0      	ldrb	r0, [r4, #22]
 8011c2e:	1b92      	subs	r2, r2, r6
 8011c30:	1b9b      	subs	r3, r3, r6
 8011c32:	f884 8015 	strb.w	r8, [r4, #21]
 8011c36:	f080 0001 	eor.w	r0, r0, #1
 8011c3a:	60a2      	str	r2, [r4, #8]
 8011c3c:	6123      	str	r3, [r4, #16]
 8011c3e:	b003      	add	sp, #12
 8011c40:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011c44:	68a3      	ldr	r3, [r4, #8]
 8011c46:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8011c4a:	701a      	strb	r2, [r3, #0]
 8011c4c:	e7bc      	b.n	8011bc8 <ucdr_serialize_endian_uint16_t+0x60>
 8011c4e:	f10d 0506 	add.w	r5, sp, #6
 8011c52:	4632      	mov	r2, r6
 8011c54:	4638      	mov	r0, r7
 8011c56:	4629      	mov	r1, r5
 8011c58:	f00e ffe9 	bl	8020c2e <memcpy>
 8011c5c:	464a      	mov	r2, r9
 8011c5e:	19a9      	adds	r1, r5, r6
 8011c60:	68a0      	ldr	r0, [r4, #8]
 8011c62:	f00e ffe4 	bl	8020c2e <memcpy>
 8011c66:	e7af      	b.n	8011bc8 <ucdr_serialize_endian_uint16_t+0x60>

08011c68 <ucdr_deserialize_uint16_t>:
 8011c68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011c6c:	4604      	mov	r4, r0
 8011c6e:	460d      	mov	r5, r1
 8011c70:	2102      	movs	r1, #2
 8011c72:	f001 f9b1 	bl	8012fd8 <ucdr_buffer_alignment>
 8011c76:	4601      	mov	r1, r0
 8011c78:	4620      	mov	r0, r4
 8011c7a:	f894 8015 	ldrb.w	r8, [r4, #21]
 8011c7e:	f001 f9f3 	bl	8013068 <ucdr_advance_buffer>
 8011c82:	2102      	movs	r1, #2
 8011c84:	4620      	mov	r0, r4
 8011c86:	f001 f947 	bl	8012f18 <ucdr_check_buffer_available_for>
 8011c8a:	bb60      	cbnz	r0, 8011ce6 <ucdr_deserialize_uint16_t+0x7e>
 8011c8c:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 8011c90:	42be      	cmp	r6, r7
 8011c92:	d923      	bls.n	8011cdc <ucdr_deserialize_uint16_t+0x74>
 8011c94:	6923      	ldr	r3, [r4, #16]
 8011c96:	4620      	mov	r0, r4
 8011c98:	60a6      	str	r6, [r4, #8]
 8011c9a:	1bf6      	subs	r6, r6, r7
 8011c9c:	4433      	add	r3, r6
 8011c9e:	f1c6 0902 	rsb	r9, r6, #2
 8011ca2:	6123      	str	r3, [r4, #16]
 8011ca4:	4649      	mov	r1, r9
 8011ca6:	f001 f943 	bl	8012f30 <ucdr_check_final_buffer_behavior>
 8011caa:	2800      	cmp	r0, #0
 8011cac:	d034      	beq.n	8011d18 <ucdr_deserialize_uint16_t+0xb0>
 8011cae:	7d23      	ldrb	r3, [r4, #20]
 8011cb0:	2b01      	cmp	r3, #1
 8011cb2:	d042      	beq.n	8011d3a <ucdr_deserialize_uint16_t+0xd2>
 8011cb4:	787b      	ldrb	r3, [r7, #1]
 8011cb6:	702b      	strb	r3, [r5, #0]
 8011cb8:	2e00      	cmp	r6, #0
 8011cba:	d03a      	beq.n	8011d32 <ucdr_deserialize_uint16_t+0xca>
 8011cbc:	783b      	ldrb	r3, [r7, #0]
 8011cbe:	706b      	strb	r3, [r5, #1]
 8011cc0:	6923      	ldr	r3, [r4, #16]
 8011cc2:	2102      	movs	r1, #2
 8011cc4:	68a2      	ldr	r2, [r4, #8]
 8011cc6:	3302      	adds	r3, #2
 8011cc8:	7da0      	ldrb	r0, [r4, #22]
 8011cca:	444a      	add	r2, r9
 8011ccc:	7561      	strb	r1, [r4, #21]
 8011cce:	1b9b      	subs	r3, r3, r6
 8011cd0:	f080 0001 	eor.w	r0, r0, #1
 8011cd4:	60a2      	str	r2, [r4, #8]
 8011cd6:	6123      	str	r3, [r4, #16]
 8011cd8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011cdc:	2102      	movs	r1, #2
 8011cde:	4620      	mov	r0, r4
 8011ce0:	f001 f926 	bl	8012f30 <ucdr_check_final_buffer_behavior>
 8011ce4:	b180      	cbz	r0, 8011d08 <ucdr_deserialize_uint16_t+0xa0>
 8011ce6:	7d23      	ldrb	r3, [r4, #20]
 8011ce8:	2b01      	cmp	r3, #1
 8011cea:	68a3      	ldr	r3, [r4, #8]
 8011cec:	d011      	beq.n	8011d12 <ucdr_deserialize_uint16_t+0xaa>
 8011cee:	785b      	ldrb	r3, [r3, #1]
 8011cf0:	702b      	strb	r3, [r5, #0]
 8011cf2:	68a3      	ldr	r3, [r4, #8]
 8011cf4:	781b      	ldrb	r3, [r3, #0]
 8011cf6:	706b      	strb	r3, [r5, #1]
 8011cf8:	2102      	movs	r1, #2
 8011cfa:	68a2      	ldr	r2, [r4, #8]
 8011cfc:	6923      	ldr	r3, [r4, #16]
 8011cfe:	440a      	add	r2, r1
 8011d00:	7561      	strb	r1, [r4, #21]
 8011d02:	440b      	add	r3, r1
 8011d04:	60a2      	str	r2, [r4, #8]
 8011d06:	6123      	str	r3, [r4, #16]
 8011d08:	7da0      	ldrb	r0, [r4, #22]
 8011d0a:	f080 0001 	eor.w	r0, r0, #1
 8011d0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011d12:	881b      	ldrh	r3, [r3, #0]
 8011d14:	802b      	strh	r3, [r5, #0]
 8011d16:	e7ef      	b.n	8011cf8 <ucdr_deserialize_uint16_t+0x90>
 8011d18:	68a2      	ldr	r2, [r4, #8]
 8011d1a:	6923      	ldr	r3, [r4, #16]
 8011d1c:	1b92      	subs	r2, r2, r6
 8011d1e:	7da0      	ldrb	r0, [r4, #22]
 8011d20:	1b9b      	subs	r3, r3, r6
 8011d22:	f884 8015 	strb.w	r8, [r4, #21]
 8011d26:	f080 0001 	eor.w	r0, r0, #1
 8011d2a:	60a2      	str	r2, [r4, #8]
 8011d2c:	6123      	str	r3, [r4, #16]
 8011d2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011d32:	68a3      	ldr	r3, [r4, #8]
 8011d34:	781b      	ldrb	r3, [r3, #0]
 8011d36:	706b      	strb	r3, [r5, #1]
 8011d38:	e7c2      	b.n	8011cc0 <ucdr_deserialize_uint16_t+0x58>
 8011d3a:	4639      	mov	r1, r7
 8011d3c:	4632      	mov	r2, r6
 8011d3e:	4628      	mov	r0, r5
 8011d40:	f00e ff75 	bl	8020c2e <memcpy>
 8011d44:	464a      	mov	r2, r9
 8011d46:	19a8      	adds	r0, r5, r6
 8011d48:	68a1      	ldr	r1, [r4, #8]
 8011d4a:	f00e ff70 	bl	8020c2e <memcpy>
 8011d4e:	e7b7      	b.n	8011cc0 <ucdr_deserialize_uint16_t+0x58>

08011d50 <ucdr_deserialize_endian_uint16_t>:
 8011d50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011d54:	4604      	mov	r4, r0
 8011d56:	460e      	mov	r6, r1
 8011d58:	2102      	movs	r1, #2
 8011d5a:	4615      	mov	r5, r2
 8011d5c:	f001 f93c 	bl	8012fd8 <ucdr_buffer_alignment>
 8011d60:	4601      	mov	r1, r0
 8011d62:	4620      	mov	r0, r4
 8011d64:	f894 8015 	ldrb.w	r8, [r4, #21]
 8011d68:	f001 f97e 	bl	8013068 <ucdr_advance_buffer>
 8011d6c:	2102      	movs	r1, #2
 8011d6e:	4620      	mov	r0, r4
 8011d70:	f001 f8d2 	bl	8012f18 <ucdr_check_buffer_available_for>
 8011d74:	bb70      	cbnz	r0, 8011dd4 <ucdr_deserialize_endian_uint16_t+0x84>
 8011d76:	e9d4 7901 	ldrd	r7, r9, [r4, #4]
 8011d7a:	454f      	cmp	r7, r9
 8011d7c:	d925      	bls.n	8011dca <ucdr_deserialize_endian_uint16_t+0x7a>
 8011d7e:	6923      	ldr	r3, [r4, #16]
 8011d80:	4620      	mov	r0, r4
 8011d82:	60a7      	str	r7, [r4, #8]
 8011d84:	eba7 0709 	sub.w	r7, r7, r9
 8011d88:	443b      	add	r3, r7
 8011d8a:	f1c7 0a02 	rsb	sl, r7, #2
 8011d8e:	6123      	str	r3, [r4, #16]
 8011d90:	4651      	mov	r1, sl
 8011d92:	f001 f8cd 	bl	8012f30 <ucdr_check_final_buffer_behavior>
 8011d96:	2800      	cmp	r0, #0
 8011d98:	d034      	beq.n	8011e04 <ucdr_deserialize_endian_uint16_t+0xb4>
 8011d9a:	2e01      	cmp	r6, #1
 8011d9c:	d043      	beq.n	8011e26 <ucdr_deserialize_endian_uint16_t+0xd6>
 8011d9e:	f899 3001 	ldrb.w	r3, [r9, #1]
 8011da2:	702b      	strb	r3, [r5, #0]
 8011da4:	2f00      	cmp	r7, #0
 8011da6:	d03a      	beq.n	8011e1e <ucdr_deserialize_endian_uint16_t+0xce>
 8011da8:	f899 3000 	ldrb.w	r3, [r9]
 8011dac:	706b      	strb	r3, [r5, #1]
 8011dae:	6923      	ldr	r3, [r4, #16]
 8011db0:	2102      	movs	r1, #2
 8011db2:	68a2      	ldr	r2, [r4, #8]
 8011db4:	3302      	adds	r3, #2
 8011db6:	7da0      	ldrb	r0, [r4, #22]
 8011db8:	4452      	add	r2, sl
 8011dba:	7561      	strb	r1, [r4, #21]
 8011dbc:	1bdb      	subs	r3, r3, r7
 8011dbe:	f080 0001 	eor.w	r0, r0, #1
 8011dc2:	60a2      	str	r2, [r4, #8]
 8011dc4:	6123      	str	r3, [r4, #16]
 8011dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011dca:	2102      	movs	r1, #2
 8011dcc:	4620      	mov	r0, r4
 8011dce:	f001 f8af 	bl	8012f30 <ucdr_check_final_buffer_behavior>
 8011dd2:	b178      	cbz	r0, 8011df4 <ucdr_deserialize_endian_uint16_t+0xa4>
 8011dd4:	2e01      	cmp	r6, #1
 8011dd6:	68a3      	ldr	r3, [r4, #8]
 8011dd8:	d011      	beq.n	8011dfe <ucdr_deserialize_endian_uint16_t+0xae>
 8011dda:	785b      	ldrb	r3, [r3, #1]
 8011ddc:	702b      	strb	r3, [r5, #0]
 8011dde:	68a3      	ldr	r3, [r4, #8]
 8011de0:	781b      	ldrb	r3, [r3, #0]
 8011de2:	706b      	strb	r3, [r5, #1]
 8011de4:	2102      	movs	r1, #2
 8011de6:	68a2      	ldr	r2, [r4, #8]
 8011de8:	6923      	ldr	r3, [r4, #16]
 8011dea:	440a      	add	r2, r1
 8011dec:	7561      	strb	r1, [r4, #21]
 8011dee:	440b      	add	r3, r1
 8011df0:	60a2      	str	r2, [r4, #8]
 8011df2:	6123      	str	r3, [r4, #16]
 8011df4:	7da0      	ldrb	r0, [r4, #22]
 8011df6:	f080 0001 	eor.w	r0, r0, #1
 8011dfa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011dfe:	881b      	ldrh	r3, [r3, #0]
 8011e00:	802b      	strh	r3, [r5, #0]
 8011e02:	e7ef      	b.n	8011de4 <ucdr_deserialize_endian_uint16_t+0x94>
 8011e04:	68a2      	ldr	r2, [r4, #8]
 8011e06:	6923      	ldr	r3, [r4, #16]
 8011e08:	1bd2      	subs	r2, r2, r7
 8011e0a:	7da0      	ldrb	r0, [r4, #22]
 8011e0c:	1bdb      	subs	r3, r3, r7
 8011e0e:	f884 8015 	strb.w	r8, [r4, #21]
 8011e12:	f080 0001 	eor.w	r0, r0, #1
 8011e16:	60a2      	str	r2, [r4, #8]
 8011e18:	6123      	str	r3, [r4, #16]
 8011e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011e1e:	68a3      	ldr	r3, [r4, #8]
 8011e20:	781b      	ldrb	r3, [r3, #0]
 8011e22:	706b      	strb	r3, [r5, #1]
 8011e24:	e7c3      	b.n	8011dae <ucdr_deserialize_endian_uint16_t+0x5e>
 8011e26:	4649      	mov	r1, r9
 8011e28:	463a      	mov	r2, r7
 8011e2a:	4628      	mov	r0, r5
 8011e2c:	f00e feff 	bl	8020c2e <memcpy>
 8011e30:	4652      	mov	r2, sl
 8011e32:	19e8      	adds	r0, r5, r7
 8011e34:	68a1      	ldr	r1, [r4, #8]
 8011e36:	f00e fefa 	bl	8020c2e <memcpy>
 8011e3a:	e7b8      	b.n	8011dae <ucdr_deserialize_endian_uint16_t+0x5e>

08011e3c <ucdr_serialize_uint32_t>:
 8011e3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011e40:	b082      	sub	sp, #8
 8011e42:	4604      	mov	r4, r0
 8011e44:	9101      	str	r1, [sp, #4]
 8011e46:	2104      	movs	r1, #4
 8011e48:	f001 f8c6 	bl	8012fd8 <ucdr_buffer_alignment>
 8011e4c:	4601      	mov	r1, r0
 8011e4e:	4620      	mov	r0, r4
 8011e50:	7d67      	ldrb	r7, [r4, #21]
 8011e52:	f001 f909 	bl	8013068 <ucdr_advance_buffer>
 8011e56:	2104      	movs	r1, #4
 8011e58:	4620      	mov	r0, r4
 8011e5a:	f001 f85d 	bl	8012f18 <ucdr_check_buffer_available_for>
 8011e5e:	2800      	cmp	r0, #0
 8011e60:	d139      	bne.n	8011ed6 <ucdr_serialize_uint32_t+0x9a>
 8011e62:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8011e66:	42ab      	cmp	r3, r5
 8011e68:	d930      	bls.n	8011ecc <ucdr_serialize_uint32_t+0x90>
 8011e6a:	1b5e      	subs	r6, r3, r5
 8011e6c:	60a3      	str	r3, [r4, #8]
 8011e6e:	6923      	ldr	r3, [r4, #16]
 8011e70:	4620      	mov	r0, r4
 8011e72:	f1c6 0804 	rsb	r8, r6, #4
 8011e76:	4433      	add	r3, r6
 8011e78:	4641      	mov	r1, r8
 8011e7a:	6123      	str	r3, [r4, #16]
 8011e7c:	f001 f858 	bl	8012f30 <ucdr_check_final_buffer_behavior>
 8011e80:	2800      	cmp	r0, #0
 8011e82:	d04c      	beq.n	8011f1e <ucdr_serialize_uint32_t+0xe2>
 8011e84:	7d23      	ldrb	r3, [r4, #20]
 8011e86:	2b01      	cmp	r3, #1
 8011e88:	d063      	beq.n	8011f52 <ucdr_serialize_uint32_t+0x116>
 8011e8a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8011e8e:	702b      	strb	r3, [r5, #0]
 8011e90:	2e00      	cmp	r6, #0
 8011e92:	d051      	beq.n	8011f38 <ucdr_serialize_uint32_t+0xfc>
 8011e94:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8011e98:	2e01      	cmp	r6, #1
 8011e9a:	706b      	strb	r3, [r5, #1]
 8011e9c:	d050      	beq.n	8011f40 <ucdr_serialize_uint32_t+0x104>
 8011e9e:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8011ea2:	2e02      	cmp	r6, #2
 8011ea4:	70ab      	strb	r3, [r5, #2]
 8011ea6:	d04f      	beq.n	8011f48 <ucdr_serialize_uint32_t+0x10c>
 8011ea8:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8011eac:	70eb      	strb	r3, [r5, #3]
 8011eae:	6923      	ldr	r3, [r4, #16]
 8011eb0:	2104      	movs	r1, #4
 8011eb2:	68a2      	ldr	r2, [r4, #8]
 8011eb4:	3304      	adds	r3, #4
 8011eb6:	7da0      	ldrb	r0, [r4, #22]
 8011eb8:	4442      	add	r2, r8
 8011eba:	7561      	strb	r1, [r4, #21]
 8011ebc:	1b9e      	subs	r6, r3, r6
 8011ebe:	f080 0001 	eor.w	r0, r0, #1
 8011ec2:	60a2      	str	r2, [r4, #8]
 8011ec4:	6126      	str	r6, [r4, #16]
 8011ec6:	b002      	add	sp, #8
 8011ec8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011ecc:	2104      	movs	r1, #4
 8011ece:	4620      	mov	r0, r4
 8011ed0:	f001 f82e 	bl	8012f30 <ucdr_check_final_buffer_behavior>
 8011ed4:	b1d0      	cbz	r0, 8011f0c <ucdr_serialize_uint32_t+0xd0>
 8011ed6:	7d23      	ldrb	r3, [r4, #20]
 8011ed8:	2b01      	cmp	r3, #1
 8011eda:	68a3      	ldr	r3, [r4, #8]
 8011edc:	d01c      	beq.n	8011f18 <ucdr_serialize_uint32_t+0xdc>
 8011ede:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8011ee2:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8011ee6:	f89d 1005 	ldrb.w	r1, [sp, #5]
 8011eea:	7018      	strb	r0, [r3, #0]
 8011eec:	68a3      	ldr	r3, [r4, #8]
 8011eee:	705a      	strb	r2, [r3, #1]
 8011ef0:	68a3      	ldr	r3, [r4, #8]
 8011ef2:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8011ef6:	7099      	strb	r1, [r3, #2]
 8011ef8:	68a3      	ldr	r3, [r4, #8]
 8011efa:	70da      	strb	r2, [r3, #3]
 8011efc:	2104      	movs	r1, #4
 8011efe:	68a2      	ldr	r2, [r4, #8]
 8011f00:	6923      	ldr	r3, [r4, #16]
 8011f02:	440a      	add	r2, r1
 8011f04:	7561      	strb	r1, [r4, #21]
 8011f06:	440b      	add	r3, r1
 8011f08:	60a2      	str	r2, [r4, #8]
 8011f0a:	6123      	str	r3, [r4, #16]
 8011f0c:	7da0      	ldrb	r0, [r4, #22]
 8011f0e:	f080 0001 	eor.w	r0, r0, #1
 8011f12:	b002      	add	sp, #8
 8011f14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011f18:	9a01      	ldr	r2, [sp, #4]
 8011f1a:	601a      	str	r2, [r3, #0]
 8011f1c:	e7ee      	b.n	8011efc <ucdr_serialize_uint32_t+0xc0>
 8011f1e:	68a2      	ldr	r2, [r4, #8]
 8011f20:	6923      	ldr	r3, [r4, #16]
 8011f22:	7da0      	ldrb	r0, [r4, #22]
 8011f24:	1b92      	subs	r2, r2, r6
 8011f26:	1b9b      	subs	r3, r3, r6
 8011f28:	7567      	strb	r7, [r4, #21]
 8011f2a:	f080 0001 	eor.w	r0, r0, #1
 8011f2e:	60a2      	str	r2, [r4, #8]
 8011f30:	6123      	str	r3, [r4, #16]
 8011f32:	b002      	add	sp, #8
 8011f34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011f38:	68a3      	ldr	r3, [r4, #8]
 8011f3a:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8011f3e:	701a      	strb	r2, [r3, #0]
 8011f40:	68a3      	ldr	r3, [r4, #8]
 8011f42:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8011f46:	701a      	strb	r2, [r3, #0]
 8011f48:	68a3      	ldr	r3, [r4, #8]
 8011f4a:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8011f4e:	701a      	strb	r2, [r3, #0]
 8011f50:	e7ad      	b.n	8011eae <ucdr_serialize_uint32_t+0x72>
 8011f52:	4628      	mov	r0, r5
 8011f54:	ad01      	add	r5, sp, #4
 8011f56:	4632      	mov	r2, r6
 8011f58:	4629      	mov	r1, r5
 8011f5a:	f00e fe68 	bl	8020c2e <memcpy>
 8011f5e:	4642      	mov	r2, r8
 8011f60:	19a9      	adds	r1, r5, r6
 8011f62:	68a0      	ldr	r0, [r4, #8]
 8011f64:	f00e fe63 	bl	8020c2e <memcpy>
 8011f68:	e7a1      	b.n	8011eae <ucdr_serialize_uint32_t+0x72>
 8011f6a:	bf00      	nop

08011f6c <ucdr_serialize_endian_uint32_t>:
 8011f6c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8011f70:	4604      	mov	r4, r0
 8011f72:	b083      	sub	sp, #12
 8011f74:	460d      	mov	r5, r1
 8011f76:	2104      	movs	r1, #4
 8011f78:	9201      	str	r2, [sp, #4]
 8011f7a:	f001 f82d 	bl	8012fd8 <ucdr_buffer_alignment>
 8011f7e:	4601      	mov	r1, r0
 8011f80:	4620      	mov	r0, r4
 8011f82:	f894 8015 	ldrb.w	r8, [r4, #21]
 8011f86:	f001 f86f 	bl	8013068 <ucdr_advance_buffer>
 8011f8a:	2104      	movs	r1, #4
 8011f8c:	4620      	mov	r0, r4
 8011f8e:	f000 ffc3 	bl	8012f18 <ucdr_check_buffer_available_for>
 8011f92:	2800      	cmp	r0, #0
 8011f94:	d138      	bne.n	8012008 <ucdr_serialize_endian_uint32_t+0x9c>
 8011f96:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 8011f9a:	42b7      	cmp	r7, r6
 8011f9c:	d92f      	bls.n	8011ffe <ucdr_serialize_endian_uint32_t+0x92>
 8011f9e:	6923      	ldr	r3, [r4, #16]
 8011fa0:	4620      	mov	r0, r4
 8011fa2:	60a7      	str	r7, [r4, #8]
 8011fa4:	1bbf      	subs	r7, r7, r6
 8011fa6:	443b      	add	r3, r7
 8011fa8:	f1c7 0904 	rsb	r9, r7, #4
 8011fac:	6123      	str	r3, [r4, #16]
 8011fae:	4649      	mov	r1, r9
 8011fb0:	f000 ffbe 	bl	8012f30 <ucdr_check_final_buffer_behavior>
 8011fb4:	2800      	cmp	r0, #0
 8011fb6:	d04a      	beq.n	801204e <ucdr_serialize_endian_uint32_t+0xe2>
 8011fb8:	2d01      	cmp	r5, #1
 8011fba:	d063      	beq.n	8012084 <ucdr_serialize_endian_uint32_t+0x118>
 8011fbc:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8011fc0:	7033      	strb	r3, [r6, #0]
 8011fc2:	2f00      	cmp	r7, #0
 8011fc4:	d051      	beq.n	801206a <ucdr_serialize_endian_uint32_t+0xfe>
 8011fc6:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8011fca:	2f01      	cmp	r7, #1
 8011fcc:	7073      	strb	r3, [r6, #1]
 8011fce:	d050      	beq.n	8012072 <ucdr_serialize_endian_uint32_t+0x106>
 8011fd0:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8011fd4:	2f02      	cmp	r7, #2
 8011fd6:	70b3      	strb	r3, [r6, #2]
 8011fd8:	d04f      	beq.n	801207a <ucdr_serialize_endian_uint32_t+0x10e>
 8011fda:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8011fde:	70f3      	strb	r3, [r6, #3]
 8011fe0:	6923      	ldr	r3, [r4, #16]
 8011fe2:	2104      	movs	r1, #4
 8011fe4:	68a2      	ldr	r2, [r4, #8]
 8011fe6:	7da0      	ldrb	r0, [r4, #22]
 8011fe8:	3304      	adds	r3, #4
 8011fea:	444a      	add	r2, r9
 8011fec:	7561      	strb	r1, [r4, #21]
 8011fee:	1bdb      	subs	r3, r3, r7
 8011ff0:	f080 0001 	eor.w	r0, r0, #1
 8011ff4:	60a2      	str	r2, [r4, #8]
 8011ff6:	6123      	str	r3, [r4, #16]
 8011ff8:	b003      	add	sp, #12
 8011ffa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011ffe:	2104      	movs	r1, #4
 8012000:	4620      	mov	r0, r4
 8012002:	f000 ff95 	bl	8012f30 <ucdr_check_final_buffer_behavior>
 8012006:	b1c8      	cbz	r0, 801203c <ucdr_serialize_endian_uint32_t+0xd0>
 8012008:	2d01      	cmp	r5, #1
 801200a:	68a3      	ldr	r3, [r4, #8]
 801200c:	d01c      	beq.n	8012048 <ucdr_serialize_endian_uint32_t+0xdc>
 801200e:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8012012:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8012016:	f89d 1005 	ldrb.w	r1, [sp, #5]
 801201a:	7018      	strb	r0, [r3, #0]
 801201c:	68a3      	ldr	r3, [r4, #8]
 801201e:	705a      	strb	r2, [r3, #1]
 8012020:	68a3      	ldr	r3, [r4, #8]
 8012022:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8012026:	7099      	strb	r1, [r3, #2]
 8012028:	68a3      	ldr	r3, [r4, #8]
 801202a:	70da      	strb	r2, [r3, #3]
 801202c:	2104      	movs	r1, #4
 801202e:	68a2      	ldr	r2, [r4, #8]
 8012030:	6923      	ldr	r3, [r4, #16]
 8012032:	440a      	add	r2, r1
 8012034:	7561      	strb	r1, [r4, #21]
 8012036:	440b      	add	r3, r1
 8012038:	60a2      	str	r2, [r4, #8]
 801203a:	6123      	str	r3, [r4, #16]
 801203c:	7da0      	ldrb	r0, [r4, #22]
 801203e:	f080 0001 	eor.w	r0, r0, #1
 8012042:	b003      	add	sp, #12
 8012044:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012048:	9a01      	ldr	r2, [sp, #4]
 801204a:	601a      	str	r2, [r3, #0]
 801204c:	e7ee      	b.n	801202c <ucdr_serialize_endian_uint32_t+0xc0>
 801204e:	68a2      	ldr	r2, [r4, #8]
 8012050:	6923      	ldr	r3, [r4, #16]
 8012052:	7da0      	ldrb	r0, [r4, #22]
 8012054:	1bd2      	subs	r2, r2, r7
 8012056:	1bdb      	subs	r3, r3, r7
 8012058:	f884 8015 	strb.w	r8, [r4, #21]
 801205c:	f080 0001 	eor.w	r0, r0, #1
 8012060:	60a2      	str	r2, [r4, #8]
 8012062:	6123      	str	r3, [r4, #16]
 8012064:	b003      	add	sp, #12
 8012066:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801206a:	68a3      	ldr	r3, [r4, #8]
 801206c:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8012070:	701a      	strb	r2, [r3, #0]
 8012072:	68a3      	ldr	r3, [r4, #8]
 8012074:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8012078:	701a      	strb	r2, [r3, #0]
 801207a:	68a3      	ldr	r3, [r4, #8]
 801207c:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8012080:	701a      	strb	r2, [r3, #0]
 8012082:	e7ad      	b.n	8011fe0 <ucdr_serialize_endian_uint32_t+0x74>
 8012084:	ad01      	add	r5, sp, #4
 8012086:	463a      	mov	r2, r7
 8012088:	4630      	mov	r0, r6
 801208a:	4629      	mov	r1, r5
 801208c:	f00e fdcf 	bl	8020c2e <memcpy>
 8012090:	464a      	mov	r2, r9
 8012092:	19e9      	adds	r1, r5, r7
 8012094:	68a0      	ldr	r0, [r4, #8]
 8012096:	f00e fdca 	bl	8020c2e <memcpy>
 801209a:	e7a1      	b.n	8011fe0 <ucdr_serialize_endian_uint32_t+0x74>

0801209c <ucdr_deserialize_uint32_t>:
 801209c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80120a0:	4604      	mov	r4, r0
 80120a2:	460d      	mov	r5, r1
 80120a4:	2104      	movs	r1, #4
 80120a6:	f000 ff97 	bl	8012fd8 <ucdr_buffer_alignment>
 80120aa:	4601      	mov	r1, r0
 80120ac:	4620      	mov	r0, r4
 80120ae:	f894 8015 	ldrb.w	r8, [r4, #21]
 80120b2:	f000 ffd9 	bl	8013068 <ucdr_advance_buffer>
 80120b6:	2104      	movs	r1, #4
 80120b8:	4620      	mov	r0, r4
 80120ba:	f000 ff2d 	bl	8012f18 <ucdr_check_buffer_available_for>
 80120be:	2800      	cmp	r0, #0
 80120c0:	d138      	bne.n	8012134 <ucdr_deserialize_uint32_t+0x98>
 80120c2:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 80120c6:	42b7      	cmp	r7, r6
 80120c8:	d92f      	bls.n	801212a <ucdr_deserialize_uint32_t+0x8e>
 80120ca:	6923      	ldr	r3, [r4, #16]
 80120cc:	4620      	mov	r0, r4
 80120ce:	60a7      	str	r7, [r4, #8]
 80120d0:	1bbf      	subs	r7, r7, r6
 80120d2:	443b      	add	r3, r7
 80120d4:	f1c7 0904 	rsb	r9, r7, #4
 80120d8:	6123      	str	r3, [r4, #16]
 80120da:	4649      	mov	r1, r9
 80120dc:	f000 ff28 	bl	8012f30 <ucdr_check_final_buffer_behavior>
 80120e0:	2800      	cmp	r0, #0
 80120e2:	d046      	beq.n	8012172 <ucdr_deserialize_uint32_t+0xd6>
 80120e4:	7d23      	ldrb	r3, [r4, #20]
 80120e6:	2b01      	cmp	r3, #1
 80120e8:	d05c      	beq.n	80121a4 <ucdr_deserialize_uint32_t+0x108>
 80120ea:	78f3      	ldrb	r3, [r6, #3]
 80120ec:	702b      	strb	r3, [r5, #0]
 80120ee:	2f00      	cmp	r7, #0
 80120f0:	d04c      	beq.n	801218c <ucdr_deserialize_uint32_t+0xf0>
 80120f2:	78b3      	ldrb	r3, [r6, #2]
 80120f4:	2f01      	cmp	r7, #1
 80120f6:	706b      	strb	r3, [r5, #1]
 80120f8:	f105 0302 	add.w	r3, r5, #2
 80120fc:	d04a      	beq.n	8012194 <ucdr_deserialize_uint32_t+0xf8>
 80120fe:	7873      	ldrb	r3, [r6, #1]
 8012100:	2f02      	cmp	r7, #2
 8012102:	70ab      	strb	r3, [r5, #2]
 8012104:	f105 0303 	add.w	r3, r5, #3
 8012108:	d048      	beq.n	801219c <ucdr_deserialize_uint32_t+0x100>
 801210a:	7833      	ldrb	r3, [r6, #0]
 801210c:	70eb      	strb	r3, [r5, #3]
 801210e:	6923      	ldr	r3, [r4, #16]
 8012110:	2104      	movs	r1, #4
 8012112:	68a2      	ldr	r2, [r4, #8]
 8012114:	3304      	adds	r3, #4
 8012116:	7da0      	ldrb	r0, [r4, #22]
 8012118:	444a      	add	r2, r9
 801211a:	7561      	strb	r1, [r4, #21]
 801211c:	1bdb      	subs	r3, r3, r7
 801211e:	f080 0001 	eor.w	r0, r0, #1
 8012122:	60a2      	str	r2, [r4, #8]
 8012124:	6123      	str	r3, [r4, #16]
 8012126:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801212a:	2104      	movs	r1, #4
 801212c:	4620      	mov	r0, r4
 801212e:	f000 feff 	bl	8012f30 <ucdr_check_final_buffer_behavior>
 8012132:	b1b0      	cbz	r0, 8012162 <ucdr_deserialize_uint32_t+0xc6>
 8012134:	7d23      	ldrb	r3, [r4, #20]
 8012136:	2b01      	cmp	r3, #1
 8012138:	68a3      	ldr	r3, [r4, #8]
 801213a:	d017      	beq.n	801216c <ucdr_deserialize_uint32_t+0xd0>
 801213c:	78db      	ldrb	r3, [r3, #3]
 801213e:	702b      	strb	r3, [r5, #0]
 8012140:	68a3      	ldr	r3, [r4, #8]
 8012142:	789b      	ldrb	r3, [r3, #2]
 8012144:	706b      	strb	r3, [r5, #1]
 8012146:	68a3      	ldr	r3, [r4, #8]
 8012148:	785b      	ldrb	r3, [r3, #1]
 801214a:	70ab      	strb	r3, [r5, #2]
 801214c:	68a3      	ldr	r3, [r4, #8]
 801214e:	781b      	ldrb	r3, [r3, #0]
 8012150:	70eb      	strb	r3, [r5, #3]
 8012152:	2104      	movs	r1, #4
 8012154:	68a2      	ldr	r2, [r4, #8]
 8012156:	6923      	ldr	r3, [r4, #16]
 8012158:	440a      	add	r2, r1
 801215a:	7561      	strb	r1, [r4, #21]
 801215c:	440b      	add	r3, r1
 801215e:	60a2      	str	r2, [r4, #8]
 8012160:	6123      	str	r3, [r4, #16]
 8012162:	7da0      	ldrb	r0, [r4, #22]
 8012164:	f080 0001 	eor.w	r0, r0, #1
 8012168:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801216c:	681b      	ldr	r3, [r3, #0]
 801216e:	602b      	str	r3, [r5, #0]
 8012170:	e7ef      	b.n	8012152 <ucdr_deserialize_uint32_t+0xb6>
 8012172:	68a2      	ldr	r2, [r4, #8]
 8012174:	6923      	ldr	r3, [r4, #16]
 8012176:	1bd2      	subs	r2, r2, r7
 8012178:	7da0      	ldrb	r0, [r4, #22]
 801217a:	1bdb      	subs	r3, r3, r7
 801217c:	f884 8015 	strb.w	r8, [r4, #21]
 8012180:	f080 0001 	eor.w	r0, r0, #1
 8012184:	60a2      	str	r2, [r4, #8]
 8012186:	6123      	str	r3, [r4, #16]
 8012188:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801218c:	68a3      	ldr	r3, [r4, #8]
 801218e:	789b      	ldrb	r3, [r3, #2]
 8012190:	706b      	strb	r3, [r5, #1]
 8012192:	1cab      	adds	r3, r5, #2
 8012194:	68a2      	ldr	r2, [r4, #8]
 8012196:	7852      	ldrb	r2, [r2, #1]
 8012198:	f803 2b01 	strb.w	r2, [r3], #1
 801219c:	68a2      	ldr	r2, [r4, #8]
 801219e:	7812      	ldrb	r2, [r2, #0]
 80121a0:	701a      	strb	r2, [r3, #0]
 80121a2:	e7b4      	b.n	801210e <ucdr_deserialize_uint32_t+0x72>
 80121a4:	4631      	mov	r1, r6
 80121a6:	463a      	mov	r2, r7
 80121a8:	4628      	mov	r0, r5
 80121aa:	f00e fd40 	bl	8020c2e <memcpy>
 80121ae:	464a      	mov	r2, r9
 80121b0:	19e8      	adds	r0, r5, r7
 80121b2:	68a1      	ldr	r1, [r4, #8]
 80121b4:	f00e fd3b 	bl	8020c2e <memcpy>
 80121b8:	e7a9      	b.n	801210e <ucdr_deserialize_uint32_t+0x72>
 80121ba:	bf00      	nop

080121bc <ucdr_deserialize_endian_uint32_t>:
 80121bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80121c0:	4604      	mov	r4, r0
 80121c2:	460e      	mov	r6, r1
 80121c4:	2104      	movs	r1, #4
 80121c6:	4615      	mov	r5, r2
 80121c8:	f000 ff06 	bl	8012fd8 <ucdr_buffer_alignment>
 80121cc:	4601      	mov	r1, r0
 80121ce:	4620      	mov	r0, r4
 80121d0:	f894 8015 	ldrb.w	r8, [r4, #21]
 80121d4:	f000 ff48 	bl	8013068 <ucdr_advance_buffer>
 80121d8:	2104      	movs	r1, #4
 80121da:	4620      	mov	r0, r4
 80121dc:	f000 fe9c 	bl	8012f18 <ucdr_check_buffer_available_for>
 80121e0:	2800      	cmp	r0, #0
 80121e2:	d13c      	bne.n	801225e <ucdr_deserialize_endian_uint32_t+0xa2>
 80121e4:	e9d4 3701 	ldrd	r3, r7, [r4, #4]
 80121e8:	42bb      	cmp	r3, r7
 80121ea:	d933      	bls.n	8012254 <ucdr_deserialize_endian_uint32_t+0x98>
 80121ec:	eba3 0907 	sub.w	r9, r3, r7
 80121f0:	60a3      	str	r3, [r4, #8]
 80121f2:	6923      	ldr	r3, [r4, #16]
 80121f4:	4620      	mov	r0, r4
 80121f6:	f1c9 0a04 	rsb	sl, r9, #4
 80121fa:	444b      	add	r3, r9
 80121fc:	4651      	mov	r1, sl
 80121fe:	6123      	str	r3, [r4, #16]
 8012200:	f000 fe96 	bl	8012f30 <ucdr_check_final_buffer_behavior>
 8012204:	2800      	cmp	r0, #0
 8012206:	d048      	beq.n	801229a <ucdr_deserialize_endian_uint32_t+0xde>
 8012208:	2e01      	cmp	r6, #1
 801220a:	d061      	beq.n	80122d0 <ucdr_deserialize_endian_uint32_t+0x114>
 801220c:	78fb      	ldrb	r3, [r7, #3]
 801220e:	702b      	strb	r3, [r5, #0]
 8012210:	f1b9 0f00 	cmp.w	r9, #0
 8012214:	d050      	beq.n	80122b8 <ucdr_deserialize_endian_uint32_t+0xfc>
 8012216:	78bb      	ldrb	r3, [r7, #2]
 8012218:	f1b9 0f01 	cmp.w	r9, #1
 801221c:	706b      	strb	r3, [r5, #1]
 801221e:	f105 0302 	add.w	r3, r5, #2
 8012222:	d04d      	beq.n	80122c0 <ucdr_deserialize_endian_uint32_t+0x104>
 8012224:	787b      	ldrb	r3, [r7, #1]
 8012226:	f1b9 0f02 	cmp.w	r9, #2
 801222a:	70ab      	strb	r3, [r5, #2]
 801222c:	f105 0303 	add.w	r3, r5, #3
 8012230:	d04a      	beq.n	80122c8 <ucdr_deserialize_endian_uint32_t+0x10c>
 8012232:	783b      	ldrb	r3, [r7, #0]
 8012234:	70eb      	strb	r3, [r5, #3]
 8012236:	6923      	ldr	r3, [r4, #16]
 8012238:	2104      	movs	r1, #4
 801223a:	68a2      	ldr	r2, [r4, #8]
 801223c:	3304      	adds	r3, #4
 801223e:	7da0      	ldrb	r0, [r4, #22]
 8012240:	4452      	add	r2, sl
 8012242:	7561      	strb	r1, [r4, #21]
 8012244:	eba3 0309 	sub.w	r3, r3, r9
 8012248:	f080 0001 	eor.w	r0, r0, #1
 801224c:	60a2      	str	r2, [r4, #8]
 801224e:	6123      	str	r3, [r4, #16]
 8012250:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012254:	2104      	movs	r1, #4
 8012256:	4620      	mov	r0, r4
 8012258:	f000 fe6a 	bl	8012f30 <ucdr_check_final_buffer_behavior>
 801225c:	b1a8      	cbz	r0, 801228a <ucdr_deserialize_endian_uint32_t+0xce>
 801225e:	2e01      	cmp	r6, #1
 8012260:	68a3      	ldr	r3, [r4, #8]
 8012262:	d017      	beq.n	8012294 <ucdr_deserialize_endian_uint32_t+0xd8>
 8012264:	78db      	ldrb	r3, [r3, #3]
 8012266:	702b      	strb	r3, [r5, #0]
 8012268:	68a3      	ldr	r3, [r4, #8]
 801226a:	789b      	ldrb	r3, [r3, #2]
 801226c:	706b      	strb	r3, [r5, #1]
 801226e:	68a3      	ldr	r3, [r4, #8]
 8012270:	785b      	ldrb	r3, [r3, #1]
 8012272:	70ab      	strb	r3, [r5, #2]
 8012274:	68a3      	ldr	r3, [r4, #8]
 8012276:	781b      	ldrb	r3, [r3, #0]
 8012278:	70eb      	strb	r3, [r5, #3]
 801227a:	2104      	movs	r1, #4
 801227c:	68a2      	ldr	r2, [r4, #8]
 801227e:	6923      	ldr	r3, [r4, #16]
 8012280:	440a      	add	r2, r1
 8012282:	7561      	strb	r1, [r4, #21]
 8012284:	440b      	add	r3, r1
 8012286:	60a2      	str	r2, [r4, #8]
 8012288:	6123      	str	r3, [r4, #16]
 801228a:	7da0      	ldrb	r0, [r4, #22]
 801228c:	f080 0001 	eor.w	r0, r0, #1
 8012290:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012294:	681b      	ldr	r3, [r3, #0]
 8012296:	602b      	str	r3, [r5, #0]
 8012298:	e7ef      	b.n	801227a <ucdr_deserialize_endian_uint32_t+0xbe>
 801229a:	68a2      	ldr	r2, [r4, #8]
 801229c:	6923      	ldr	r3, [r4, #16]
 801229e:	eba2 0209 	sub.w	r2, r2, r9
 80122a2:	7da0      	ldrb	r0, [r4, #22]
 80122a4:	eba3 0309 	sub.w	r3, r3, r9
 80122a8:	f884 8015 	strb.w	r8, [r4, #21]
 80122ac:	f080 0001 	eor.w	r0, r0, #1
 80122b0:	60a2      	str	r2, [r4, #8]
 80122b2:	6123      	str	r3, [r4, #16]
 80122b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80122b8:	68a3      	ldr	r3, [r4, #8]
 80122ba:	789b      	ldrb	r3, [r3, #2]
 80122bc:	706b      	strb	r3, [r5, #1]
 80122be:	1cab      	adds	r3, r5, #2
 80122c0:	68a2      	ldr	r2, [r4, #8]
 80122c2:	7852      	ldrb	r2, [r2, #1]
 80122c4:	f803 2b01 	strb.w	r2, [r3], #1
 80122c8:	68a2      	ldr	r2, [r4, #8]
 80122ca:	7812      	ldrb	r2, [r2, #0]
 80122cc:	701a      	strb	r2, [r3, #0]
 80122ce:	e7b2      	b.n	8012236 <ucdr_deserialize_endian_uint32_t+0x7a>
 80122d0:	4639      	mov	r1, r7
 80122d2:	464a      	mov	r2, r9
 80122d4:	4628      	mov	r0, r5
 80122d6:	f00e fcaa 	bl	8020c2e <memcpy>
 80122da:	4652      	mov	r2, sl
 80122dc:	eb05 0009 	add.w	r0, r5, r9
 80122e0:	68a1      	ldr	r1, [r4, #8]
 80122e2:	f00e fca4 	bl	8020c2e <memcpy>
 80122e6:	e7a6      	b.n	8012236 <ucdr_deserialize_endian_uint32_t+0x7a>

080122e8 <ucdr_serialize_uint64_t>:
 80122e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80122ec:	4604      	mov	r4, r0
 80122ee:	b082      	sub	sp, #8
 80122f0:	2108      	movs	r1, #8
 80122f2:	e9cd 2300 	strd	r2, r3, [sp]
 80122f6:	f000 fe6f 	bl	8012fd8 <ucdr_buffer_alignment>
 80122fa:	4601      	mov	r1, r0
 80122fc:	4620      	mov	r0, r4
 80122fe:	7d67      	ldrb	r7, [r4, #21]
 8012300:	f000 feb2 	bl	8013068 <ucdr_advance_buffer>
 8012304:	2108      	movs	r1, #8
 8012306:	4620      	mov	r0, r4
 8012308:	f000 fe06 	bl	8012f18 <ucdr_check_buffer_available_for>
 801230c:	2800      	cmp	r0, #0
 801230e:	d14e      	bne.n	80123ae <ucdr_serialize_uint64_t+0xc6>
 8012310:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8012314:	42ab      	cmp	r3, r5
 8012316:	d945      	bls.n	80123a4 <ucdr_serialize_uint64_t+0xbc>
 8012318:	1b5e      	subs	r6, r3, r5
 801231a:	60a3      	str	r3, [r4, #8]
 801231c:	6923      	ldr	r3, [r4, #16]
 801231e:	4620      	mov	r0, r4
 8012320:	f1c6 0808 	rsb	r8, r6, #8
 8012324:	4433      	add	r3, r6
 8012326:	4641      	mov	r1, r8
 8012328:	6123      	str	r3, [r4, #16]
 801232a:	f000 fe01 	bl	8012f30 <ucdr_check_final_buffer_behavior>
 801232e:	2800      	cmp	r0, #0
 8012330:	d074      	beq.n	801241c <ucdr_serialize_uint64_t+0x134>
 8012332:	7d23      	ldrb	r3, [r4, #20]
 8012334:	2b01      	cmp	r3, #1
 8012336:	f000 809b 	beq.w	8012470 <ucdr_serialize_uint64_t+0x188>
 801233a:	f89d 3007 	ldrb.w	r3, [sp, #7]
 801233e:	702b      	strb	r3, [r5, #0]
 8012340:	2e00      	cmp	r6, #0
 8012342:	d078      	beq.n	8012436 <ucdr_serialize_uint64_t+0x14e>
 8012344:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8012348:	2e01      	cmp	r6, #1
 801234a:	706b      	strb	r3, [r5, #1]
 801234c:	d077      	beq.n	801243e <ucdr_serialize_uint64_t+0x156>
 801234e:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8012352:	2e02      	cmp	r6, #2
 8012354:	70ab      	strb	r3, [r5, #2]
 8012356:	d076      	beq.n	8012446 <ucdr_serialize_uint64_t+0x15e>
 8012358:	f89d 3004 	ldrb.w	r3, [sp, #4]
 801235c:	2e03      	cmp	r6, #3
 801235e:	70eb      	strb	r3, [r5, #3]
 8012360:	d075      	beq.n	801244e <ucdr_serialize_uint64_t+0x166>
 8012362:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8012366:	2e04      	cmp	r6, #4
 8012368:	712b      	strb	r3, [r5, #4]
 801236a:	d074      	beq.n	8012456 <ucdr_serialize_uint64_t+0x16e>
 801236c:	f89d 3002 	ldrb.w	r3, [sp, #2]
 8012370:	2e05      	cmp	r6, #5
 8012372:	716b      	strb	r3, [r5, #5]
 8012374:	d073      	beq.n	801245e <ucdr_serialize_uint64_t+0x176>
 8012376:	f89d 3001 	ldrb.w	r3, [sp, #1]
 801237a:	2e06      	cmp	r6, #6
 801237c:	71ab      	strb	r3, [r5, #6]
 801237e:	d072      	beq.n	8012466 <ucdr_serialize_uint64_t+0x17e>
 8012380:	f89d 3000 	ldrb.w	r3, [sp]
 8012384:	71eb      	strb	r3, [r5, #7]
 8012386:	6923      	ldr	r3, [r4, #16]
 8012388:	2108      	movs	r1, #8
 801238a:	68a2      	ldr	r2, [r4, #8]
 801238c:	3308      	adds	r3, #8
 801238e:	7da0      	ldrb	r0, [r4, #22]
 8012390:	4442      	add	r2, r8
 8012392:	7561      	strb	r1, [r4, #21]
 8012394:	1b9e      	subs	r6, r3, r6
 8012396:	f080 0001 	eor.w	r0, r0, #1
 801239a:	60a2      	str	r2, [r4, #8]
 801239c:	6126      	str	r6, [r4, #16]
 801239e:	b002      	add	sp, #8
 80123a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80123a4:	2108      	movs	r1, #8
 80123a6:	4620      	mov	r0, r4
 80123a8:	f000 fdc2 	bl	8012f30 <ucdr_check_final_buffer_behavior>
 80123ac:	b350      	cbz	r0, 8012404 <ucdr_serialize_uint64_t+0x11c>
 80123ae:	7d23      	ldrb	r3, [r4, #20]
 80123b0:	2b01      	cmp	r3, #1
 80123b2:	d02d      	beq.n	8012410 <ucdr_serialize_uint64_t+0x128>
 80123b4:	68a3      	ldr	r3, [r4, #8]
 80123b6:	f89d 0007 	ldrb.w	r0, [sp, #7]
 80123ba:	f89d 2006 	ldrb.w	r2, [sp, #6]
 80123be:	f89d 1005 	ldrb.w	r1, [sp, #5]
 80123c2:	7018      	strb	r0, [r3, #0]
 80123c4:	68a3      	ldr	r3, [r4, #8]
 80123c6:	705a      	strb	r2, [r3, #1]
 80123c8:	68a3      	ldr	r3, [r4, #8]
 80123ca:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80123ce:	f89d 0003 	ldrb.w	r0, [sp, #3]
 80123d2:	7099      	strb	r1, [r3, #2]
 80123d4:	68a3      	ldr	r3, [r4, #8]
 80123d6:	70da      	strb	r2, [r3, #3]
 80123d8:	68a3      	ldr	r3, [r4, #8]
 80123da:	f89d 2002 	ldrb.w	r2, [sp, #2]
 80123de:	f89d 1001 	ldrb.w	r1, [sp, #1]
 80123e2:	7118      	strb	r0, [r3, #4]
 80123e4:	68a3      	ldr	r3, [r4, #8]
 80123e6:	715a      	strb	r2, [r3, #5]
 80123e8:	68a3      	ldr	r3, [r4, #8]
 80123ea:	f89d 2000 	ldrb.w	r2, [sp]
 80123ee:	7199      	strb	r1, [r3, #6]
 80123f0:	68a3      	ldr	r3, [r4, #8]
 80123f2:	71da      	strb	r2, [r3, #7]
 80123f4:	2108      	movs	r1, #8
 80123f6:	68a2      	ldr	r2, [r4, #8]
 80123f8:	6923      	ldr	r3, [r4, #16]
 80123fa:	440a      	add	r2, r1
 80123fc:	7561      	strb	r1, [r4, #21]
 80123fe:	440b      	add	r3, r1
 8012400:	60a2      	str	r2, [r4, #8]
 8012402:	6123      	str	r3, [r4, #16]
 8012404:	7da0      	ldrb	r0, [r4, #22]
 8012406:	f080 0001 	eor.w	r0, r0, #1
 801240a:	b002      	add	sp, #8
 801240c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012410:	466b      	mov	r3, sp
 8012412:	68a2      	ldr	r2, [r4, #8]
 8012414:	cb03      	ldmia	r3!, {r0, r1}
 8012416:	6010      	str	r0, [r2, #0]
 8012418:	6051      	str	r1, [r2, #4]
 801241a:	e7eb      	b.n	80123f4 <ucdr_serialize_uint64_t+0x10c>
 801241c:	68a2      	ldr	r2, [r4, #8]
 801241e:	6923      	ldr	r3, [r4, #16]
 8012420:	7da0      	ldrb	r0, [r4, #22]
 8012422:	1b92      	subs	r2, r2, r6
 8012424:	1b9b      	subs	r3, r3, r6
 8012426:	7567      	strb	r7, [r4, #21]
 8012428:	f080 0001 	eor.w	r0, r0, #1
 801242c:	60a2      	str	r2, [r4, #8]
 801242e:	6123      	str	r3, [r4, #16]
 8012430:	b002      	add	sp, #8
 8012432:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012436:	68a3      	ldr	r3, [r4, #8]
 8012438:	f89d 2006 	ldrb.w	r2, [sp, #6]
 801243c:	701a      	strb	r2, [r3, #0]
 801243e:	68a3      	ldr	r3, [r4, #8]
 8012440:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8012444:	701a      	strb	r2, [r3, #0]
 8012446:	68a3      	ldr	r3, [r4, #8]
 8012448:	f89d 2004 	ldrb.w	r2, [sp, #4]
 801244c:	701a      	strb	r2, [r3, #0]
 801244e:	68a3      	ldr	r3, [r4, #8]
 8012450:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8012454:	701a      	strb	r2, [r3, #0]
 8012456:	68a3      	ldr	r3, [r4, #8]
 8012458:	f89d 2002 	ldrb.w	r2, [sp, #2]
 801245c:	701a      	strb	r2, [r3, #0]
 801245e:	68a3      	ldr	r3, [r4, #8]
 8012460:	f89d 2001 	ldrb.w	r2, [sp, #1]
 8012464:	701a      	strb	r2, [r3, #0]
 8012466:	68a3      	ldr	r3, [r4, #8]
 8012468:	f89d 2000 	ldrb.w	r2, [sp]
 801246c:	701a      	strb	r2, [r3, #0]
 801246e:	e78a      	b.n	8012386 <ucdr_serialize_uint64_t+0x9e>
 8012470:	4628      	mov	r0, r5
 8012472:	466d      	mov	r5, sp
 8012474:	4632      	mov	r2, r6
 8012476:	4629      	mov	r1, r5
 8012478:	f00e fbd9 	bl	8020c2e <memcpy>
 801247c:	4642      	mov	r2, r8
 801247e:	19a9      	adds	r1, r5, r6
 8012480:	68a0      	ldr	r0, [r4, #8]
 8012482:	f00e fbd4 	bl	8020c2e <memcpy>
 8012486:	e77e      	b.n	8012386 <ucdr_serialize_uint64_t+0x9e>

08012488 <ucdr_serialize_int16_t>:
 8012488:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801248c:	460b      	mov	r3, r1
 801248e:	b082      	sub	sp, #8
 8012490:	4604      	mov	r4, r0
 8012492:	2102      	movs	r1, #2
 8012494:	f8ad 3006 	strh.w	r3, [sp, #6]
 8012498:	f000 fd9e 	bl	8012fd8 <ucdr_buffer_alignment>
 801249c:	4601      	mov	r1, r0
 801249e:	4620      	mov	r0, r4
 80124a0:	7d67      	ldrb	r7, [r4, #21]
 80124a2:	f000 fde1 	bl	8013068 <ucdr_advance_buffer>
 80124a6:	2102      	movs	r1, #2
 80124a8:	4620      	mov	r0, r4
 80124aa:	f000 fd35 	bl	8012f18 <ucdr_check_buffer_available_for>
 80124ae:	bb78      	cbnz	r0, 8012510 <ucdr_serialize_int16_t+0x88>
 80124b0:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 80124b4:	42ab      	cmp	r3, r5
 80124b6:	d926      	bls.n	8012506 <ucdr_serialize_int16_t+0x7e>
 80124b8:	1b5e      	subs	r6, r3, r5
 80124ba:	60a3      	str	r3, [r4, #8]
 80124bc:	6923      	ldr	r3, [r4, #16]
 80124be:	4620      	mov	r0, r4
 80124c0:	f1c6 0802 	rsb	r8, r6, #2
 80124c4:	4433      	add	r3, r6
 80124c6:	4641      	mov	r1, r8
 80124c8:	6123      	str	r3, [r4, #16]
 80124ca:	f000 fd31 	bl	8012f30 <ucdr_check_final_buffer_behavior>
 80124ce:	2800      	cmp	r0, #0
 80124d0:	d03b      	beq.n	801254a <ucdr_serialize_int16_t+0xc2>
 80124d2:	7d23      	ldrb	r3, [r4, #20]
 80124d4:	2b01      	cmp	r3, #1
 80124d6:	d04a      	beq.n	801256e <ucdr_serialize_int16_t+0xe6>
 80124d8:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80124dc:	702b      	strb	r3, [r5, #0]
 80124de:	2e00      	cmp	r6, #0
 80124e0:	d040      	beq.n	8012564 <ucdr_serialize_int16_t+0xdc>
 80124e2:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80124e6:	706b      	strb	r3, [r5, #1]
 80124e8:	6923      	ldr	r3, [r4, #16]
 80124ea:	2102      	movs	r1, #2
 80124ec:	68a2      	ldr	r2, [r4, #8]
 80124ee:	3302      	adds	r3, #2
 80124f0:	7da0      	ldrb	r0, [r4, #22]
 80124f2:	4442      	add	r2, r8
 80124f4:	7561      	strb	r1, [r4, #21]
 80124f6:	1b9e      	subs	r6, r3, r6
 80124f8:	f080 0001 	eor.w	r0, r0, #1
 80124fc:	60a2      	str	r2, [r4, #8]
 80124fe:	6126      	str	r6, [r4, #16]
 8012500:	b002      	add	sp, #8
 8012502:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012506:	2102      	movs	r1, #2
 8012508:	4620      	mov	r0, r4
 801250a:	f000 fd11 	bl	8012f30 <ucdr_check_final_buffer_behavior>
 801250e:	b190      	cbz	r0, 8012536 <ucdr_serialize_int16_t+0xae>
 8012510:	7d23      	ldrb	r3, [r4, #20]
 8012512:	2b01      	cmp	r3, #1
 8012514:	68a3      	ldr	r3, [r4, #8]
 8012516:	d014      	beq.n	8012542 <ucdr_serialize_int16_t+0xba>
 8012518:	f89d 1007 	ldrb.w	r1, [sp, #7]
 801251c:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8012520:	7019      	strb	r1, [r3, #0]
 8012522:	68a3      	ldr	r3, [r4, #8]
 8012524:	705a      	strb	r2, [r3, #1]
 8012526:	2102      	movs	r1, #2
 8012528:	68a2      	ldr	r2, [r4, #8]
 801252a:	6923      	ldr	r3, [r4, #16]
 801252c:	440a      	add	r2, r1
 801252e:	7561      	strb	r1, [r4, #21]
 8012530:	440b      	add	r3, r1
 8012532:	60a2      	str	r2, [r4, #8]
 8012534:	6123      	str	r3, [r4, #16]
 8012536:	7da0      	ldrb	r0, [r4, #22]
 8012538:	f080 0001 	eor.w	r0, r0, #1
 801253c:	b002      	add	sp, #8
 801253e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012542:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8012546:	801a      	strh	r2, [r3, #0]
 8012548:	e7ed      	b.n	8012526 <ucdr_serialize_int16_t+0x9e>
 801254a:	68a2      	ldr	r2, [r4, #8]
 801254c:	6923      	ldr	r3, [r4, #16]
 801254e:	7da0      	ldrb	r0, [r4, #22]
 8012550:	1b92      	subs	r2, r2, r6
 8012552:	1b9b      	subs	r3, r3, r6
 8012554:	7567      	strb	r7, [r4, #21]
 8012556:	f080 0001 	eor.w	r0, r0, #1
 801255a:	60a2      	str	r2, [r4, #8]
 801255c:	6123      	str	r3, [r4, #16]
 801255e:	b002      	add	sp, #8
 8012560:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012564:	68a3      	ldr	r3, [r4, #8]
 8012566:	f89d 2006 	ldrb.w	r2, [sp, #6]
 801256a:	701a      	strb	r2, [r3, #0]
 801256c:	e7bc      	b.n	80124e8 <ucdr_serialize_int16_t+0x60>
 801256e:	4628      	mov	r0, r5
 8012570:	f10d 0506 	add.w	r5, sp, #6
 8012574:	4632      	mov	r2, r6
 8012576:	4629      	mov	r1, r5
 8012578:	f00e fb59 	bl	8020c2e <memcpy>
 801257c:	4642      	mov	r2, r8
 801257e:	19a9      	adds	r1, r5, r6
 8012580:	68a0      	ldr	r0, [r4, #8]
 8012582:	f00e fb54 	bl	8020c2e <memcpy>
 8012586:	e7af      	b.n	80124e8 <ucdr_serialize_int16_t+0x60>

08012588 <ucdr_deserialize_int16_t>:
 8012588:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801258c:	4604      	mov	r4, r0
 801258e:	460d      	mov	r5, r1
 8012590:	2102      	movs	r1, #2
 8012592:	f000 fd21 	bl	8012fd8 <ucdr_buffer_alignment>
 8012596:	4601      	mov	r1, r0
 8012598:	4620      	mov	r0, r4
 801259a:	f894 8015 	ldrb.w	r8, [r4, #21]
 801259e:	f000 fd63 	bl	8013068 <ucdr_advance_buffer>
 80125a2:	2102      	movs	r1, #2
 80125a4:	4620      	mov	r0, r4
 80125a6:	f000 fcb7 	bl	8012f18 <ucdr_check_buffer_available_for>
 80125aa:	bb60      	cbnz	r0, 8012606 <ucdr_deserialize_int16_t+0x7e>
 80125ac:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 80125b0:	42be      	cmp	r6, r7
 80125b2:	d923      	bls.n	80125fc <ucdr_deserialize_int16_t+0x74>
 80125b4:	6923      	ldr	r3, [r4, #16]
 80125b6:	4620      	mov	r0, r4
 80125b8:	60a6      	str	r6, [r4, #8]
 80125ba:	1bf6      	subs	r6, r6, r7
 80125bc:	4433      	add	r3, r6
 80125be:	f1c6 0902 	rsb	r9, r6, #2
 80125c2:	6123      	str	r3, [r4, #16]
 80125c4:	4649      	mov	r1, r9
 80125c6:	f000 fcb3 	bl	8012f30 <ucdr_check_final_buffer_behavior>
 80125ca:	2800      	cmp	r0, #0
 80125cc:	d034      	beq.n	8012638 <ucdr_deserialize_int16_t+0xb0>
 80125ce:	7d23      	ldrb	r3, [r4, #20]
 80125d0:	2b01      	cmp	r3, #1
 80125d2:	d042      	beq.n	801265a <ucdr_deserialize_int16_t+0xd2>
 80125d4:	787b      	ldrb	r3, [r7, #1]
 80125d6:	702b      	strb	r3, [r5, #0]
 80125d8:	2e00      	cmp	r6, #0
 80125da:	d03a      	beq.n	8012652 <ucdr_deserialize_int16_t+0xca>
 80125dc:	783b      	ldrb	r3, [r7, #0]
 80125de:	706b      	strb	r3, [r5, #1]
 80125e0:	6923      	ldr	r3, [r4, #16]
 80125e2:	2102      	movs	r1, #2
 80125e4:	68a2      	ldr	r2, [r4, #8]
 80125e6:	3302      	adds	r3, #2
 80125e8:	7da0      	ldrb	r0, [r4, #22]
 80125ea:	444a      	add	r2, r9
 80125ec:	7561      	strb	r1, [r4, #21]
 80125ee:	1b9b      	subs	r3, r3, r6
 80125f0:	f080 0001 	eor.w	r0, r0, #1
 80125f4:	60a2      	str	r2, [r4, #8]
 80125f6:	6123      	str	r3, [r4, #16]
 80125f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80125fc:	2102      	movs	r1, #2
 80125fe:	4620      	mov	r0, r4
 8012600:	f000 fc96 	bl	8012f30 <ucdr_check_final_buffer_behavior>
 8012604:	b180      	cbz	r0, 8012628 <ucdr_deserialize_int16_t+0xa0>
 8012606:	7d23      	ldrb	r3, [r4, #20]
 8012608:	2b01      	cmp	r3, #1
 801260a:	68a3      	ldr	r3, [r4, #8]
 801260c:	d011      	beq.n	8012632 <ucdr_deserialize_int16_t+0xaa>
 801260e:	785b      	ldrb	r3, [r3, #1]
 8012610:	702b      	strb	r3, [r5, #0]
 8012612:	68a3      	ldr	r3, [r4, #8]
 8012614:	781b      	ldrb	r3, [r3, #0]
 8012616:	706b      	strb	r3, [r5, #1]
 8012618:	2102      	movs	r1, #2
 801261a:	68a2      	ldr	r2, [r4, #8]
 801261c:	6923      	ldr	r3, [r4, #16]
 801261e:	440a      	add	r2, r1
 8012620:	7561      	strb	r1, [r4, #21]
 8012622:	440b      	add	r3, r1
 8012624:	60a2      	str	r2, [r4, #8]
 8012626:	6123      	str	r3, [r4, #16]
 8012628:	7da0      	ldrb	r0, [r4, #22]
 801262a:	f080 0001 	eor.w	r0, r0, #1
 801262e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012632:	881b      	ldrh	r3, [r3, #0]
 8012634:	802b      	strh	r3, [r5, #0]
 8012636:	e7ef      	b.n	8012618 <ucdr_deserialize_int16_t+0x90>
 8012638:	68a2      	ldr	r2, [r4, #8]
 801263a:	6923      	ldr	r3, [r4, #16]
 801263c:	1b92      	subs	r2, r2, r6
 801263e:	7da0      	ldrb	r0, [r4, #22]
 8012640:	1b9b      	subs	r3, r3, r6
 8012642:	f884 8015 	strb.w	r8, [r4, #21]
 8012646:	f080 0001 	eor.w	r0, r0, #1
 801264a:	60a2      	str	r2, [r4, #8]
 801264c:	6123      	str	r3, [r4, #16]
 801264e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012652:	68a3      	ldr	r3, [r4, #8]
 8012654:	781b      	ldrb	r3, [r3, #0]
 8012656:	706b      	strb	r3, [r5, #1]
 8012658:	e7c2      	b.n	80125e0 <ucdr_deserialize_int16_t+0x58>
 801265a:	4639      	mov	r1, r7
 801265c:	4632      	mov	r2, r6
 801265e:	4628      	mov	r0, r5
 8012660:	f00e fae5 	bl	8020c2e <memcpy>
 8012664:	464a      	mov	r2, r9
 8012666:	19a8      	adds	r0, r5, r6
 8012668:	68a1      	ldr	r1, [r4, #8]
 801266a:	f00e fae0 	bl	8020c2e <memcpy>
 801266e:	e7b7      	b.n	80125e0 <ucdr_deserialize_int16_t+0x58>

08012670 <ucdr_serialize_int32_t>:
 8012670:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012674:	b082      	sub	sp, #8
 8012676:	4604      	mov	r4, r0
 8012678:	9101      	str	r1, [sp, #4]
 801267a:	2104      	movs	r1, #4
 801267c:	f000 fcac 	bl	8012fd8 <ucdr_buffer_alignment>
 8012680:	4601      	mov	r1, r0
 8012682:	4620      	mov	r0, r4
 8012684:	7d67      	ldrb	r7, [r4, #21]
 8012686:	f000 fcef 	bl	8013068 <ucdr_advance_buffer>
 801268a:	2104      	movs	r1, #4
 801268c:	4620      	mov	r0, r4
 801268e:	f000 fc43 	bl	8012f18 <ucdr_check_buffer_available_for>
 8012692:	2800      	cmp	r0, #0
 8012694:	d139      	bne.n	801270a <ucdr_serialize_int32_t+0x9a>
 8012696:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 801269a:	42ab      	cmp	r3, r5
 801269c:	d930      	bls.n	8012700 <ucdr_serialize_int32_t+0x90>
 801269e:	1b5e      	subs	r6, r3, r5
 80126a0:	60a3      	str	r3, [r4, #8]
 80126a2:	6923      	ldr	r3, [r4, #16]
 80126a4:	4620      	mov	r0, r4
 80126a6:	f1c6 0804 	rsb	r8, r6, #4
 80126aa:	4433      	add	r3, r6
 80126ac:	4641      	mov	r1, r8
 80126ae:	6123      	str	r3, [r4, #16]
 80126b0:	f000 fc3e 	bl	8012f30 <ucdr_check_final_buffer_behavior>
 80126b4:	2800      	cmp	r0, #0
 80126b6:	d04c      	beq.n	8012752 <ucdr_serialize_int32_t+0xe2>
 80126b8:	7d23      	ldrb	r3, [r4, #20]
 80126ba:	2b01      	cmp	r3, #1
 80126bc:	d063      	beq.n	8012786 <ucdr_serialize_int32_t+0x116>
 80126be:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80126c2:	702b      	strb	r3, [r5, #0]
 80126c4:	2e00      	cmp	r6, #0
 80126c6:	d051      	beq.n	801276c <ucdr_serialize_int32_t+0xfc>
 80126c8:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80126cc:	2e01      	cmp	r6, #1
 80126ce:	706b      	strb	r3, [r5, #1]
 80126d0:	d050      	beq.n	8012774 <ucdr_serialize_int32_t+0x104>
 80126d2:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80126d6:	2e02      	cmp	r6, #2
 80126d8:	70ab      	strb	r3, [r5, #2]
 80126da:	d04f      	beq.n	801277c <ucdr_serialize_int32_t+0x10c>
 80126dc:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80126e0:	70eb      	strb	r3, [r5, #3]
 80126e2:	6923      	ldr	r3, [r4, #16]
 80126e4:	2104      	movs	r1, #4
 80126e6:	68a2      	ldr	r2, [r4, #8]
 80126e8:	3304      	adds	r3, #4
 80126ea:	7da0      	ldrb	r0, [r4, #22]
 80126ec:	4442      	add	r2, r8
 80126ee:	7561      	strb	r1, [r4, #21]
 80126f0:	1b9e      	subs	r6, r3, r6
 80126f2:	f080 0001 	eor.w	r0, r0, #1
 80126f6:	60a2      	str	r2, [r4, #8]
 80126f8:	6126      	str	r6, [r4, #16]
 80126fa:	b002      	add	sp, #8
 80126fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012700:	2104      	movs	r1, #4
 8012702:	4620      	mov	r0, r4
 8012704:	f000 fc14 	bl	8012f30 <ucdr_check_final_buffer_behavior>
 8012708:	b1d0      	cbz	r0, 8012740 <ucdr_serialize_int32_t+0xd0>
 801270a:	7d23      	ldrb	r3, [r4, #20]
 801270c:	2b01      	cmp	r3, #1
 801270e:	68a3      	ldr	r3, [r4, #8]
 8012710:	d01c      	beq.n	801274c <ucdr_serialize_int32_t+0xdc>
 8012712:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8012716:	f89d 2006 	ldrb.w	r2, [sp, #6]
 801271a:	f89d 1005 	ldrb.w	r1, [sp, #5]
 801271e:	7018      	strb	r0, [r3, #0]
 8012720:	68a3      	ldr	r3, [r4, #8]
 8012722:	705a      	strb	r2, [r3, #1]
 8012724:	68a3      	ldr	r3, [r4, #8]
 8012726:	f89d 2004 	ldrb.w	r2, [sp, #4]
 801272a:	7099      	strb	r1, [r3, #2]
 801272c:	68a3      	ldr	r3, [r4, #8]
 801272e:	70da      	strb	r2, [r3, #3]
 8012730:	2104      	movs	r1, #4
 8012732:	68a2      	ldr	r2, [r4, #8]
 8012734:	6923      	ldr	r3, [r4, #16]
 8012736:	440a      	add	r2, r1
 8012738:	7561      	strb	r1, [r4, #21]
 801273a:	440b      	add	r3, r1
 801273c:	60a2      	str	r2, [r4, #8]
 801273e:	6123      	str	r3, [r4, #16]
 8012740:	7da0      	ldrb	r0, [r4, #22]
 8012742:	f080 0001 	eor.w	r0, r0, #1
 8012746:	b002      	add	sp, #8
 8012748:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801274c:	9a01      	ldr	r2, [sp, #4]
 801274e:	601a      	str	r2, [r3, #0]
 8012750:	e7ee      	b.n	8012730 <ucdr_serialize_int32_t+0xc0>
 8012752:	68a2      	ldr	r2, [r4, #8]
 8012754:	6923      	ldr	r3, [r4, #16]
 8012756:	7da0      	ldrb	r0, [r4, #22]
 8012758:	1b92      	subs	r2, r2, r6
 801275a:	1b9b      	subs	r3, r3, r6
 801275c:	7567      	strb	r7, [r4, #21]
 801275e:	f080 0001 	eor.w	r0, r0, #1
 8012762:	60a2      	str	r2, [r4, #8]
 8012764:	6123      	str	r3, [r4, #16]
 8012766:	b002      	add	sp, #8
 8012768:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801276c:	68a3      	ldr	r3, [r4, #8]
 801276e:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8012772:	701a      	strb	r2, [r3, #0]
 8012774:	68a3      	ldr	r3, [r4, #8]
 8012776:	f89d 2005 	ldrb.w	r2, [sp, #5]
 801277a:	701a      	strb	r2, [r3, #0]
 801277c:	68a3      	ldr	r3, [r4, #8]
 801277e:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8012782:	701a      	strb	r2, [r3, #0]
 8012784:	e7ad      	b.n	80126e2 <ucdr_serialize_int32_t+0x72>
 8012786:	4628      	mov	r0, r5
 8012788:	ad01      	add	r5, sp, #4
 801278a:	4632      	mov	r2, r6
 801278c:	4629      	mov	r1, r5
 801278e:	f00e fa4e 	bl	8020c2e <memcpy>
 8012792:	4642      	mov	r2, r8
 8012794:	19a9      	adds	r1, r5, r6
 8012796:	68a0      	ldr	r0, [r4, #8]
 8012798:	f00e fa49 	bl	8020c2e <memcpy>
 801279c:	e7a1      	b.n	80126e2 <ucdr_serialize_int32_t+0x72>
 801279e:	bf00      	nop

080127a0 <ucdr_deserialize_int32_t>:
 80127a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80127a4:	4604      	mov	r4, r0
 80127a6:	460d      	mov	r5, r1
 80127a8:	2104      	movs	r1, #4
 80127aa:	f000 fc15 	bl	8012fd8 <ucdr_buffer_alignment>
 80127ae:	4601      	mov	r1, r0
 80127b0:	4620      	mov	r0, r4
 80127b2:	f894 8015 	ldrb.w	r8, [r4, #21]
 80127b6:	f000 fc57 	bl	8013068 <ucdr_advance_buffer>
 80127ba:	2104      	movs	r1, #4
 80127bc:	4620      	mov	r0, r4
 80127be:	f000 fbab 	bl	8012f18 <ucdr_check_buffer_available_for>
 80127c2:	2800      	cmp	r0, #0
 80127c4:	d138      	bne.n	8012838 <ucdr_deserialize_int32_t+0x98>
 80127c6:	e9d4 7601 	ldrd	r7, r6, [r4, #4]
 80127ca:	42b7      	cmp	r7, r6
 80127cc:	d92f      	bls.n	801282e <ucdr_deserialize_int32_t+0x8e>
 80127ce:	6923      	ldr	r3, [r4, #16]
 80127d0:	4620      	mov	r0, r4
 80127d2:	60a7      	str	r7, [r4, #8]
 80127d4:	1bbf      	subs	r7, r7, r6
 80127d6:	443b      	add	r3, r7
 80127d8:	f1c7 0904 	rsb	r9, r7, #4
 80127dc:	6123      	str	r3, [r4, #16]
 80127de:	4649      	mov	r1, r9
 80127e0:	f000 fba6 	bl	8012f30 <ucdr_check_final_buffer_behavior>
 80127e4:	2800      	cmp	r0, #0
 80127e6:	d046      	beq.n	8012876 <ucdr_deserialize_int32_t+0xd6>
 80127e8:	7d23      	ldrb	r3, [r4, #20]
 80127ea:	2b01      	cmp	r3, #1
 80127ec:	d05c      	beq.n	80128a8 <ucdr_deserialize_int32_t+0x108>
 80127ee:	78f3      	ldrb	r3, [r6, #3]
 80127f0:	702b      	strb	r3, [r5, #0]
 80127f2:	2f00      	cmp	r7, #0
 80127f4:	d04c      	beq.n	8012890 <ucdr_deserialize_int32_t+0xf0>
 80127f6:	78b3      	ldrb	r3, [r6, #2]
 80127f8:	2f01      	cmp	r7, #1
 80127fa:	706b      	strb	r3, [r5, #1]
 80127fc:	f105 0302 	add.w	r3, r5, #2
 8012800:	d04a      	beq.n	8012898 <ucdr_deserialize_int32_t+0xf8>
 8012802:	7873      	ldrb	r3, [r6, #1]
 8012804:	2f02      	cmp	r7, #2
 8012806:	70ab      	strb	r3, [r5, #2]
 8012808:	f105 0303 	add.w	r3, r5, #3
 801280c:	d048      	beq.n	80128a0 <ucdr_deserialize_int32_t+0x100>
 801280e:	7833      	ldrb	r3, [r6, #0]
 8012810:	70eb      	strb	r3, [r5, #3]
 8012812:	6923      	ldr	r3, [r4, #16]
 8012814:	2104      	movs	r1, #4
 8012816:	68a2      	ldr	r2, [r4, #8]
 8012818:	3304      	adds	r3, #4
 801281a:	7da0      	ldrb	r0, [r4, #22]
 801281c:	444a      	add	r2, r9
 801281e:	7561      	strb	r1, [r4, #21]
 8012820:	1bdb      	subs	r3, r3, r7
 8012822:	f080 0001 	eor.w	r0, r0, #1
 8012826:	60a2      	str	r2, [r4, #8]
 8012828:	6123      	str	r3, [r4, #16]
 801282a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801282e:	2104      	movs	r1, #4
 8012830:	4620      	mov	r0, r4
 8012832:	f000 fb7d 	bl	8012f30 <ucdr_check_final_buffer_behavior>
 8012836:	b1b0      	cbz	r0, 8012866 <ucdr_deserialize_int32_t+0xc6>
 8012838:	7d23      	ldrb	r3, [r4, #20]
 801283a:	2b01      	cmp	r3, #1
 801283c:	68a3      	ldr	r3, [r4, #8]
 801283e:	d017      	beq.n	8012870 <ucdr_deserialize_int32_t+0xd0>
 8012840:	78db      	ldrb	r3, [r3, #3]
 8012842:	702b      	strb	r3, [r5, #0]
 8012844:	68a3      	ldr	r3, [r4, #8]
 8012846:	789b      	ldrb	r3, [r3, #2]
 8012848:	706b      	strb	r3, [r5, #1]
 801284a:	68a3      	ldr	r3, [r4, #8]
 801284c:	785b      	ldrb	r3, [r3, #1]
 801284e:	70ab      	strb	r3, [r5, #2]
 8012850:	68a3      	ldr	r3, [r4, #8]
 8012852:	781b      	ldrb	r3, [r3, #0]
 8012854:	70eb      	strb	r3, [r5, #3]
 8012856:	2104      	movs	r1, #4
 8012858:	68a2      	ldr	r2, [r4, #8]
 801285a:	6923      	ldr	r3, [r4, #16]
 801285c:	440a      	add	r2, r1
 801285e:	7561      	strb	r1, [r4, #21]
 8012860:	440b      	add	r3, r1
 8012862:	60a2      	str	r2, [r4, #8]
 8012864:	6123      	str	r3, [r4, #16]
 8012866:	7da0      	ldrb	r0, [r4, #22]
 8012868:	f080 0001 	eor.w	r0, r0, #1
 801286c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012870:	681b      	ldr	r3, [r3, #0]
 8012872:	602b      	str	r3, [r5, #0]
 8012874:	e7ef      	b.n	8012856 <ucdr_deserialize_int32_t+0xb6>
 8012876:	68a2      	ldr	r2, [r4, #8]
 8012878:	6923      	ldr	r3, [r4, #16]
 801287a:	1bd2      	subs	r2, r2, r7
 801287c:	7da0      	ldrb	r0, [r4, #22]
 801287e:	1bdb      	subs	r3, r3, r7
 8012880:	f884 8015 	strb.w	r8, [r4, #21]
 8012884:	f080 0001 	eor.w	r0, r0, #1
 8012888:	60a2      	str	r2, [r4, #8]
 801288a:	6123      	str	r3, [r4, #16]
 801288c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012890:	68a3      	ldr	r3, [r4, #8]
 8012892:	789b      	ldrb	r3, [r3, #2]
 8012894:	706b      	strb	r3, [r5, #1]
 8012896:	1cab      	adds	r3, r5, #2
 8012898:	68a2      	ldr	r2, [r4, #8]
 801289a:	7852      	ldrb	r2, [r2, #1]
 801289c:	f803 2b01 	strb.w	r2, [r3], #1
 80128a0:	68a2      	ldr	r2, [r4, #8]
 80128a2:	7812      	ldrb	r2, [r2, #0]
 80128a4:	701a      	strb	r2, [r3, #0]
 80128a6:	e7b4      	b.n	8012812 <ucdr_deserialize_int32_t+0x72>
 80128a8:	4631      	mov	r1, r6
 80128aa:	463a      	mov	r2, r7
 80128ac:	4628      	mov	r0, r5
 80128ae:	f00e f9be 	bl	8020c2e <memcpy>
 80128b2:	464a      	mov	r2, r9
 80128b4:	19e8      	adds	r0, r5, r7
 80128b6:	68a1      	ldr	r1, [r4, #8]
 80128b8:	f00e f9b9 	bl	8020c2e <memcpy>
 80128bc:	e7a9      	b.n	8012812 <ucdr_deserialize_int32_t+0x72>
 80128be:	bf00      	nop

080128c0 <ucdr_serialize_int64_t>:
 80128c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80128c4:	4604      	mov	r4, r0
 80128c6:	b082      	sub	sp, #8
 80128c8:	2108      	movs	r1, #8
 80128ca:	e9cd 2300 	strd	r2, r3, [sp]
 80128ce:	f000 fb83 	bl	8012fd8 <ucdr_buffer_alignment>
 80128d2:	4601      	mov	r1, r0
 80128d4:	4620      	mov	r0, r4
 80128d6:	7d67      	ldrb	r7, [r4, #21]
 80128d8:	f000 fbc6 	bl	8013068 <ucdr_advance_buffer>
 80128dc:	2108      	movs	r1, #8
 80128de:	4620      	mov	r0, r4
 80128e0:	f000 fb1a 	bl	8012f18 <ucdr_check_buffer_available_for>
 80128e4:	2800      	cmp	r0, #0
 80128e6:	d14e      	bne.n	8012986 <ucdr_serialize_int64_t+0xc6>
 80128e8:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 80128ec:	42ab      	cmp	r3, r5
 80128ee:	d945      	bls.n	801297c <ucdr_serialize_int64_t+0xbc>
 80128f0:	1b5e      	subs	r6, r3, r5
 80128f2:	60a3      	str	r3, [r4, #8]
 80128f4:	6923      	ldr	r3, [r4, #16]
 80128f6:	4620      	mov	r0, r4
 80128f8:	f1c6 0808 	rsb	r8, r6, #8
 80128fc:	4433      	add	r3, r6
 80128fe:	4641      	mov	r1, r8
 8012900:	6123      	str	r3, [r4, #16]
 8012902:	f000 fb15 	bl	8012f30 <ucdr_check_final_buffer_behavior>
 8012906:	2800      	cmp	r0, #0
 8012908:	d074      	beq.n	80129f4 <ucdr_serialize_int64_t+0x134>
 801290a:	7d23      	ldrb	r3, [r4, #20]
 801290c:	2b01      	cmp	r3, #1
 801290e:	f000 809b 	beq.w	8012a48 <ucdr_serialize_int64_t+0x188>
 8012912:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8012916:	702b      	strb	r3, [r5, #0]
 8012918:	2e00      	cmp	r6, #0
 801291a:	d078      	beq.n	8012a0e <ucdr_serialize_int64_t+0x14e>
 801291c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8012920:	2e01      	cmp	r6, #1
 8012922:	706b      	strb	r3, [r5, #1]
 8012924:	d077      	beq.n	8012a16 <ucdr_serialize_int64_t+0x156>
 8012926:	f89d 3005 	ldrb.w	r3, [sp, #5]
 801292a:	2e02      	cmp	r6, #2
 801292c:	70ab      	strb	r3, [r5, #2]
 801292e:	d076      	beq.n	8012a1e <ucdr_serialize_int64_t+0x15e>
 8012930:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8012934:	2e03      	cmp	r6, #3
 8012936:	70eb      	strb	r3, [r5, #3]
 8012938:	d075      	beq.n	8012a26 <ucdr_serialize_int64_t+0x166>
 801293a:	f89d 3003 	ldrb.w	r3, [sp, #3]
 801293e:	2e04      	cmp	r6, #4
 8012940:	712b      	strb	r3, [r5, #4]
 8012942:	d074      	beq.n	8012a2e <ucdr_serialize_int64_t+0x16e>
 8012944:	f89d 3002 	ldrb.w	r3, [sp, #2]
 8012948:	2e05      	cmp	r6, #5
 801294a:	716b      	strb	r3, [r5, #5]
 801294c:	d073      	beq.n	8012a36 <ucdr_serialize_int64_t+0x176>
 801294e:	f89d 3001 	ldrb.w	r3, [sp, #1]
 8012952:	2e06      	cmp	r6, #6
 8012954:	71ab      	strb	r3, [r5, #6]
 8012956:	d072      	beq.n	8012a3e <ucdr_serialize_int64_t+0x17e>
 8012958:	f89d 3000 	ldrb.w	r3, [sp]
 801295c:	71eb      	strb	r3, [r5, #7]
 801295e:	6923      	ldr	r3, [r4, #16]
 8012960:	2108      	movs	r1, #8
 8012962:	68a2      	ldr	r2, [r4, #8]
 8012964:	3308      	adds	r3, #8
 8012966:	7da0      	ldrb	r0, [r4, #22]
 8012968:	4442      	add	r2, r8
 801296a:	7561      	strb	r1, [r4, #21]
 801296c:	1b9e      	subs	r6, r3, r6
 801296e:	f080 0001 	eor.w	r0, r0, #1
 8012972:	60a2      	str	r2, [r4, #8]
 8012974:	6126      	str	r6, [r4, #16]
 8012976:	b002      	add	sp, #8
 8012978:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801297c:	2108      	movs	r1, #8
 801297e:	4620      	mov	r0, r4
 8012980:	f000 fad6 	bl	8012f30 <ucdr_check_final_buffer_behavior>
 8012984:	b350      	cbz	r0, 80129dc <ucdr_serialize_int64_t+0x11c>
 8012986:	7d23      	ldrb	r3, [r4, #20]
 8012988:	2b01      	cmp	r3, #1
 801298a:	d02d      	beq.n	80129e8 <ucdr_serialize_int64_t+0x128>
 801298c:	68a3      	ldr	r3, [r4, #8]
 801298e:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8012992:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8012996:	f89d 1005 	ldrb.w	r1, [sp, #5]
 801299a:	7018      	strb	r0, [r3, #0]
 801299c:	68a3      	ldr	r3, [r4, #8]
 801299e:	705a      	strb	r2, [r3, #1]
 80129a0:	68a3      	ldr	r3, [r4, #8]
 80129a2:	f89d 2004 	ldrb.w	r2, [sp, #4]
 80129a6:	f89d 0003 	ldrb.w	r0, [sp, #3]
 80129aa:	7099      	strb	r1, [r3, #2]
 80129ac:	68a3      	ldr	r3, [r4, #8]
 80129ae:	70da      	strb	r2, [r3, #3]
 80129b0:	68a3      	ldr	r3, [r4, #8]
 80129b2:	f89d 2002 	ldrb.w	r2, [sp, #2]
 80129b6:	f89d 1001 	ldrb.w	r1, [sp, #1]
 80129ba:	7118      	strb	r0, [r3, #4]
 80129bc:	68a3      	ldr	r3, [r4, #8]
 80129be:	715a      	strb	r2, [r3, #5]
 80129c0:	68a3      	ldr	r3, [r4, #8]
 80129c2:	f89d 2000 	ldrb.w	r2, [sp]
 80129c6:	7199      	strb	r1, [r3, #6]
 80129c8:	68a3      	ldr	r3, [r4, #8]
 80129ca:	71da      	strb	r2, [r3, #7]
 80129cc:	2108      	movs	r1, #8
 80129ce:	68a2      	ldr	r2, [r4, #8]
 80129d0:	6923      	ldr	r3, [r4, #16]
 80129d2:	440a      	add	r2, r1
 80129d4:	7561      	strb	r1, [r4, #21]
 80129d6:	440b      	add	r3, r1
 80129d8:	60a2      	str	r2, [r4, #8]
 80129da:	6123      	str	r3, [r4, #16]
 80129dc:	7da0      	ldrb	r0, [r4, #22]
 80129de:	f080 0001 	eor.w	r0, r0, #1
 80129e2:	b002      	add	sp, #8
 80129e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80129e8:	466b      	mov	r3, sp
 80129ea:	68a2      	ldr	r2, [r4, #8]
 80129ec:	cb03      	ldmia	r3!, {r0, r1}
 80129ee:	6010      	str	r0, [r2, #0]
 80129f0:	6051      	str	r1, [r2, #4]
 80129f2:	e7eb      	b.n	80129cc <ucdr_serialize_int64_t+0x10c>
 80129f4:	68a2      	ldr	r2, [r4, #8]
 80129f6:	6923      	ldr	r3, [r4, #16]
 80129f8:	7da0      	ldrb	r0, [r4, #22]
 80129fa:	1b92      	subs	r2, r2, r6
 80129fc:	1b9b      	subs	r3, r3, r6
 80129fe:	7567      	strb	r7, [r4, #21]
 8012a00:	f080 0001 	eor.w	r0, r0, #1
 8012a04:	60a2      	str	r2, [r4, #8]
 8012a06:	6123      	str	r3, [r4, #16]
 8012a08:	b002      	add	sp, #8
 8012a0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012a0e:	68a3      	ldr	r3, [r4, #8]
 8012a10:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8012a14:	701a      	strb	r2, [r3, #0]
 8012a16:	68a3      	ldr	r3, [r4, #8]
 8012a18:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8012a1c:	701a      	strb	r2, [r3, #0]
 8012a1e:	68a3      	ldr	r3, [r4, #8]
 8012a20:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8012a24:	701a      	strb	r2, [r3, #0]
 8012a26:	68a3      	ldr	r3, [r4, #8]
 8012a28:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8012a2c:	701a      	strb	r2, [r3, #0]
 8012a2e:	68a3      	ldr	r3, [r4, #8]
 8012a30:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8012a34:	701a      	strb	r2, [r3, #0]
 8012a36:	68a3      	ldr	r3, [r4, #8]
 8012a38:	f89d 2001 	ldrb.w	r2, [sp, #1]
 8012a3c:	701a      	strb	r2, [r3, #0]
 8012a3e:	68a3      	ldr	r3, [r4, #8]
 8012a40:	f89d 2000 	ldrb.w	r2, [sp]
 8012a44:	701a      	strb	r2, [r3, #0]
 8012a46:	e78a      	b.n	801295e <ucdr_serialize_int64_t+0x9e>
 8012a48:	4628      	mov	r0, r5
 8012a4a:	466d      	mov	r5, sp
 8012a4c:	4632      	mov	r2, r6
 8012a4e:	4629      	mov	r1, r5
 8012a50:	f00e f8ed 	bl	8020c2e <memcpy>
 8012a54:	4642      	mov	r2, r8
 8012a56:	19a9      	adds	r1, r5, r6
 8012a58:	68a0      	ldr	r0, [r4, #8]
 8012a5a:	f00e f8e8 	bl	8020c2e <memcpy>
 8012a5e:	e77e      	b.n	801295e <ucdr_serialize_int64_t+0x9e>

08012a60 <ucdr_deserialize_int64_t>:
 8012a60:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012a64:	4604      	mov	r4, r0
 8012a66:	460d      	mov	r5, r1
 8012a68:	2108      	movs	r1, #8
 8012a6a:	f000 fab5 	bl	8012fd8 <ucdr_buffer_alignment>
 8012a6e:	4601      	mov	r1, r0
 8012a70:	4620      	mov	r0, r4
 8012a72:	f894 8015 	ldrb.w	r8, [r4, #21]
 8012a76:	f000 faf7 	bl	8013068 <ucdr_advance_buffer>
 8012a7a:	2108      	movs	r1, #8
 8012a7c:	4620      	mov	r0, r4
 8012a7e:	f000 fa4b 	bl	8012f18 <ucdr_check_buffer_available_for>
 8012a82:	2800      	cmp	r0, #0
 8012a84:	d151      	bne.n	8012b2a <ucdr_deserialize_int64_t+0xca>
 8012a86:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 8012a8a:	42be      	cmp	r6, r7
 8012a8c:	d948      	bls.n	8012b20 <ucdr_deserialize_int64_t+0xc0>
 8012a8e:	6923      	ldr	r3, [r4, #16]
 8012a90:	4620      	mov	r0, r4
 8012a92:	60a6      	str	r6, [r4, #8]
 8012a94:	1bf6      	subs	r6, r6, r7
 8012a96:	4433      	add	r3, r6
 8012a98:	f1c6 0908 	rsb	r9, r6, #8
 8012a9c:	6123      	str	r3, [r4, #16]
 8012a9e:	4649      	mov	r1, r9
 8012aa0:	f000 fa46 	bl	8012f30 <ucdr_check_final_buffer_behavior>
 8012aa4:	2800      	cmp	r0, #0
 8012aa6:	d06d      	beq.n	8012b84 <ucdr_deserialize_int64_t+0x124>
 8012aa8:	7d23      	ldrb	r3, [r4, #20]
 8012aaa:	2b01      	cmp	r3, #1
 8012aac:	f000 8093 	beq.w	8012bd6 <ucdr_deserialize_int64_t+0x176>
 8012ab0:	79fb      	ldrb	r3, [r7, #7]
 8012ab2:	702b      	strb	r3, [r5, #0]
 8012ab4:	2e00      	cmp	r6, #0
 8012ab6:	d072      	beq.n	8012b9e <ucdr_deserialize_int64_t+0x13e>
 8012ab8:	79bb      	ldrb	r3, [r7, #6]
 8012aba:	2e01      	cmp	r6, #1
 8012abc:	706b      	strb	r3, [r5, #1]
 8012abe:	f105 0302 	add.w	r3, r5, #2
 8012ac2:	d070      	beq.n	8012ba6 <ucdr_deserialize_int64_t+0x146>
 8012ac4:	797b      	ldrb	r3, [r7, #5]
 8012ac6:	2e02      	cmp	r6, #2
 8012ac8:	70ab      	strb	r3, [r5, #2]
 8012aca:	f105 0303 	add.w	r3, r5, #3
 8012ace:	d06e      	beq.n	8012bae <ucdr_deserialize_int64_t+0x14e>
 8012ad0:	793b      	ldrb	r3, [r7, #4]
 8012ad2:	2e03      	cmp	r6, #3
 8012ad4:	70eb      	strb	r3, [r5, #3]
 8012ad6:	f105 0304 	add.w	r3, r5, #4
 8012ada:	d06c      	beq.n	8012bb6 <ucdr_deserialize_int64_t+0x156>
 8012adc:	78fb      	ldrb	r3, [r7, #3]
 8012ade:	2e04      	cmp	r6, #4
 8012ae0:	712b      	strb	r3, [r5, #4]
 8012ae2:	f105 0305 	add.w	r3, r5, #5
 8012ae6:	d06a      	beq.n	8012bbe <ucdr_deserialize_int64_t+0x15e>
 8012ae8:	78bb      	ldrb	r3, [r7, #2]
 8012aea:	2e05      	cmp	r6, #5
 8012aec:	716b      	strb	r3, [r5, #5]
 8012aee:	f105 0306 	add.w	r3, r5, #6
 8012af2:	d068      	beq.n	8012bc6 <ucdr_deserialize_int64_t+0x166>
 8012af4:	787b      	ldrb	r3, [r7, #1]
 8012af6:	2e06      	cmp	r6, #6
 8012af8:	71ab      	strb	r3, [r5, #6]
 8012afa:	f105 0307 	add.w	r3, r5, #7
 8012afe:	d066      	beq.n	8012bce <ucdr_deserialize_int64_t+0x16e>
 8012b00:	783b      	ldrb	r3, [r7, #0]
 8012b02:	71eb      	strb	r3, [r5, #7]
 8012b04:	6923      	ldr	r3, [r4, #16]
 8012b06:	2108      	movs	r1, #8
 8012b08:	68a2      	ldr	r2, [r4, #8]
 8012b0a:	3308      	adds	r3, #8
 8012b0c:	7da0      	ldrb	r0, [r4, #22]
 8012b0e:	444a      	add	r2, r9
 8012b10:	7561      	strb	r1, [r4, #21]
 8012b12:	1b9e      	subs	r6, r3, r6
 8012b14:	f080 0001 	eor.w	r0, r0, #1
 8012b18:	60a2      	str	r2, [r4, #8]
 8012b1a:	6126      	str	r6, [r4, #16]
 8012b1c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012b20:	2108      	movs	r1, #8
 8012b22:	4620      	mov	r0, r4
 8012b24:	f000 fa04 	bl	8012f30 <ucdr_check_final_buffer_behavior>
 8012b28:	b310      	cbz	r0, 8012b70 <ucdr_deserialize_int64_t+0x110>
 8012b2a:	7d23      	ldrb	r3, [r4, #20]
 8012b2c:	2b01      	cmp	r3, #1
 8012b2e:	68a3      	ldr	r3, [r4, #8]
 8012b30:	d023      	beq.n	8012b7a <ucdr_deserialize_int64_t+0x11a>
 8012b32:	79db      	ldrb	r3, [r3, #7]
 8012b34:	702b      	strb	r3, [r5, #0]
 8012b36:	68a3      	ldr	r3, [r4, #8]
 8012b38:	799b      	ldrb	r3, [r3, #6]
 8012b3a:	706b      	strb	r3, [r5, #1]
 8012b3c:	68a3      	ldr	r3, [r4, #8]
 8012b3e:	795b      	ldrb	r3, [r3, #5]
 8012b40:	70ab      	strb	r3, [r5, #2]
 8012b42:	68a3      	ldr	r3, [r4, #8]
 8012b44:	791b      	ldrb	r3, [r3, #4]
 8012b46:	70eb      	strb	r3, [r5, #3]
 8012b48:	68a3      	ldr	r3, [r4, #8]
 8012b4a:	78db      	ldrb	r3, [r3, #3]
 8012b4c:	712b      	strb	r3, [r5, #4]
 8012b4e:	68a3      	ldr	r3, [r4, #8]
 8012b50:	789b      	ldrb	r3, [r3, #2]
 8012b52:	716b      	strb	r3, [r5, #5]
 8012b54:	68a3      	ldr	r3, [r4, #8]
 8012b56:	785b      	ldrb	r3, [r3, #1]
 8012b58:	71ab      	strb	r3, [r5, #6]
 8012b5a:	68a3      	ldr	r3, [r4, #8]
 8012b5c:	781b      	ldrb	r3, [r3, #0]
 8012b5e:	71eb      	strb	r3, [r5, #7]
 8012b60:	2108      	movs	r1, #8
 8012b62:	68a2      	ldr	r2, [r4, #8]
 8012b64:	6923      	ldr	r3, [r4, #16]
 8012b66:	440a      	add	r2, r1
 8012b68:	7561      	strb	r1, [r4, #21]
 8012b6a:	440b      	add	r3, r1
 8012b6c:	60a2      	str	r2, [r4, #8]
 8012b6e:	6123      	str	r3, [r4, #16]
 8012b70:	7da0      	ldrb	r0, [r4, #22]
 8012b72:	f080 0001 	eor.w	r0, r0, #1
 8012b76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012b7a:	681a      	ldr	r2, [r3, #0]
 8012b7c:	685b      	ldr	r3, [r3, #4]
 8012b7e:	602a      	str	r2, [r5, #0]
 8012b80:	606b      	str	r3, [r5, #4]
 8012b82:	e7ed      	b.n	8012b60 <ucdr_deserialize_int64_t+0x100>
 8012b84:	68a2      	ldr	r2, [r4, #8]
 8012b86:	6923      	ldr	r3, [r4, #16]
 8012b88:	1b92      	subs	r2, r2, r6
 8012b8a:	7da0      	ldrb	r0, [r4, #22]
 8012b8c:	1b9b      	subs	r3, r3, r6
 8012b8e:	f884 8015 	strb.w	r8, [r4, #21]
 8012b92:	f080 0001 	eor.w	r0, r0, #1
 8012b96:	60a2      	str	r2, [r4, #8]
 8012b98:	6123      	str	r3, [r4, #16]
 8012b9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012b9e:	68a3      	ldr	r3, [r4, #8]
 8012ba0:	799b      	ldrb	r3, [r3, #6]
 8012ba2:	706b      	strb	r3, [r5, #1]
 8012ba4:	1cab      	adds	r3, r5, #2
 8012ba6:	68a2      	ldr	r2, [r4, #8]
 8012ba8:	7952      	ldrb	r2, [r2, #5]
 8012baa:	f803 2b01 	strb.w	r2, [r3], #1
 8012bae:	68a2      	ldr	r2, [r4, #8]
 8012bb0:	7912      	ldrb	r2, [r2, #4]
 8012bb2:	f803 2b01 	strb.w	r2, [r3], #1
 8012bb6:	68a2      	ldr	r2, [r4, #8]
 8012bb8:	78d2      	ldrb	r2, [r2, #3]
 8012bba:	f803 2b01 	strb.w	r2, [r3], #1
 8012bbe:	68a2      	ldr	r2, [r4, #8]
 8012bc0:	7892      	ldrb	r2, [r2, #2]
 8012bc2:	f803 2b01 	strb.w	r2, [r3], #1
 8012bc6:	68a2      	ldr	r2, [r4, #8]
 8012bc8:	7852      	ldrb	r2, [r2, #1]
 8012bca:	f803 2b01 	strb.w	r2, [r3], #1
 8012bce:	68a2      	ldr	r2, [r4, #8]
 8012bd0:	7812      	ldrb	r2, [r2, #0]
 8012bd2:	701a      	strb	r2, [r3, #0]
 8012bd4:	e796      	b.n	8012b04 <ucdr_deserialize_int64_t+0xa4>
 8012bd6:	4639      	mov	r1, r7
 8012bd8:	4632      	mov	r2, r6
 8012bda:	4628      	mov	r0, r5
 8012bdc:	f00e f827 	bl	8020c2e <memcpy>
 8012be0:	464a      	mov	r2, r9
 8012be2:	19a8      	adds	r0, r5, r6
 8012be4:	68a1      	ldr	r1, [r4, #8]
 8012be6:	f00e f822 	bl	8020c2e <memcpy>
 8012bea:	e78b      	b.n	8012b04 <ucdr_deserialize_int64_t+0xa4>

08012bec <ucdr_serialize_double>:
 8012bec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012bf0:	4604      	mov	r4, r0
 8012bf2:	b082      	sub	sp, #8
 8012bf4:	2108      	movs	r1, #8
 8012bf6:	ed8d 0b00 	vstr	d0, [sp]
 8012bfa:	f000 f9ed 	bl	8012fd8 <ucdr_buffer_alignment>
 8012bfe:	4601      	mov	r1, r0
 8012c00:	4620      	mov	r0, r4
 8012c02:	7d67      	ldrb	r7, [r4, #21]
 8012c04:	f000 fa30 	bl	8013068 <ucdr_advance_buffer>
 8012c08:	2108      	movs	r1, #8
 8012c0a:	4620      	mov	r0, r4
 8012c0c:	f000 f984 	bl	8012f18 <ucdr_check_buffer_available_for>
 8012c10:	2800      	cmp	r0, #0
 8012c12:	d14e      	bne.n	8012cb2 <ucdr_serialize_double+0xc6>
 8012c14:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8012c18:	42ab      	cmp	r3, r5
 8012c1a:	d945      	bls.n	8012ca8 <ucdr_serialize_double+0xbc>
 8012c1c:	1b5e      	subs	r6, r3, r5
 8012c1e:	60a3      	str	r3, [r4, #8]
 8012c20:	6923      	ldr	r3, [r4, #16]
 8012c22:	4620      	mov	r0, r4
 8012c24:	f1c6 0808 	rsb	r8, r6, #8
 8012c28:	4433      	add	r3, r6
 8012c2a:	4641      	mov	r1, r8
 8012c2c:	6123      	str	r3, [r4, #16]
 8012c2e:	f000 f97f 	bl	8012f30 <ucdr_check_final_buffer_behavior>
 8012c32:	2800      	cmp	r0, #0
 8012c34:	d074      	beq.n	8012d20 <ucdr_serialize_double+0x134>
 8012c36:	7d23      	ldrb	r3, [r4, #20]
 8012c38:	2b01      	cmp	r3, #1
 8012c3a:	f000 809b 	beq.w	8012d74 <ucdr_serialize_double+0x188>
 8012c3e:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8012c42:	702b      	strb	r3, [r5, #0]
 8012c44:	2e00      	cmp	r6, #0
 8012c46:	d078      	beq.n	8012d3a <ucdr_serialize_double+0x14e>
 8012c48:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8012c4c:	2e01      	cmp	r6, #1
 8012c4e:	706b      	strb	r3, [r5, #1]
 8012c50:	d077      	beq.n	8012d42 <ucdr_serialize_double+0x156>
 8012c52:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8012c56:	2e02      	cmp	r6, #2
 8012c58:	70ab      	strb	r3, [r5, #2]
 8012c5a:	d076      	beq.n	8012d4a <ucdr_serialize_double+0x15e>
 8012c5c:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8012c60:	2e03      	cmp	r6, #3
 8012c62:	70eb      	strb	r3, [r5, #3]
 8012c64:	d075      	beq.n	8012d52 <ucdr_serialize_double+0x166>
 8012c66:	f89d 3003 	ldrb.w	r3, [sp, #3]
 8012c6a:	2e04      	cmp	r6, #4
 8012c6c:	712b      	strb	r3, [r5, #4]
 8012c6e:	d074      	beq.n	8012d5a <ucdr_serialize_double+0x16e>
 8012c70:	f89d 3002 	ldrb.w	r3, [sp, #2]
 8012c74:	2e05      	cmp	r6, #5
 8012c76:	716b      	strb	r3, [r5, #5]
 8012c78:	d073      	beq.n	8012d62 <ucdr_serialize_double+0x176>
 8012c7a:	f89d 3001 	ldrb.w	r3, [sp, #1]
 8012c7e:	2e06      	cmp	r6, #6
 8012c80:	71ab      	strb	r3, [r5, #6]
 8012c82:	d072      	beq.n	8012d6a <ucdr_serialize_double+0x17e>
 8012c84:	f89d 3000 	ldrb.w	r3, [sp]
 8012c88:	71eb      	strb	r3, [r5, #7]
 8012c8a:	6923      	ldr	r3, [r4, #16]
 8012c8c:	2108      	movs	r1, #8
 8012c8e:	68a2      	ldr	r2, [r4, #8]
 8012c90:	3308      	adds	r3, #8
 8012c92:	7da0      	ldrb	r0, [r4, #22]
 8012c94:	4442      	add	r2, r8
 8012c96:	7561      	strb	r1, [r4, #21]
 8012c98:	1b9e      	subs	r6, r3, r6
 8012c9a:	f080 0001 	eor.w	r0, r0, #1
 8012c9e:	60a2      	str	r2, [r4, #8]
 8012ca0:	6126      	str	r6, [r4, #16]
 8012ca2:	b002      	add	sp, #8
 8012ca4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012ca8:	2108      	movs	r1, #8
 8012caa:	4620      	mov	r0, r4
 8012cac:	f000 f940 	bl	8012f30 <ucdr_check_final_buffer_behavior>
 8012cb0:	b350      	cbz	r0, 8012d08 <ucdr_serialize_double+0x11c>
 8012cb2:	7d23      	ldrb	r3, [r4, #20]
 8012cb4:	2b01      	cmp	r3, #1
 8012cb6:	d02d      	beq.n	8012d14 <ucdr_serialize_double+0x128>
 8012cb8:	68a3      	ldr	r3, [r4, #8]
 8012cba:	f89d 0007 	ldrb.w	r0, [sp, #7]
 8012cbe:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8012cc2:	f89d 1005 	ldrb.w	r1, [sp, #5]
 8012cc6:	7018      	strb	r0, [r3, #0]
 8012cc8:	68a3      	ldr	r3, [r4, #8]
 8012cca:	705a      	strb	r2, [r3, #1]
 8012ccc:	68a3      	ldr	r3, [r4, #8]
 8012cce:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8012cd2:	f89d 0003 	ldrb.w	r0, [sp, #3]
 8012cd6:	7099      	strb	r1, [r3, #2]
 8012cd8:	68a3      	ldr	r3, [r4, #8]
 8012cda:	70da      	strb	r2, [r3, #3]
 8012cdc:	68a3      	ldr	r3, [r4, #8]
 8012cde:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8012ce2:	f89d 1001 	ldrb.w	r1, [sp, #1]
 8012ce6:	7118      	strb	r0, [r3, #4]
 8012ce8:	68a3      	ldr	r3, [r4, #8]
 8012cea:	715a      	strb	r2, [r3, #5]
 8012cec:	68a3      	ldr	r3, [r4, #8]
 8012cee:	f89d 2000 	ldrb.w	r2, [sp]
 8012cf2:	7199      	strb	r1, [r3, #6]
 8012cf4:	68a3      	ldr	r3, [r4, #8]
 8012cf6:	71da      	strb	r2, [r3, #7]
 8012cf8:	2108      	movs	r1, #8
 8012cfa:	68a2      	ldr	r2, [r4, #8]
 8012cfc:	6923      	ldr	r3, [r4, #16]
 8012cfe:	440a      	add	r2, r1
 8012d00:	7561      	strb	r1, [r4, #21]
 8012d02:	440b      	add	r3, r1
 8012d04:	60a2      	str	r2, [r4, #8]
 8012d06:	6123      	str	r3, [r4, #16]
 8012d08:	7da0      	ldrb	r0, [r4, #22]
 8012d0a:	f080 0001 	eor.w	r0, r0, #1
 8012d0e:	b002      	add	sp, #8
 8012d10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012d14:	466b      	mov	r3, sp
 8012d16:	68a2      	ldr	r2, [r4, #8]
 8012d18:	cb03      	ldmia	r3!, {r0, r1}
 8012d1a:	6010      	str	r0, [r2, #0]
 8012d1c:	6051      	str	r1, [r2, #4]
 8012d1e:	e7eb      	b.n	8012cf8 <ucdr_serialize_double+0x10c>
 8012d20:	68a2      	ldr	r2, [r4, #8]
 8012d22:	6923      	ldr	r3, [r4, #16]
 8012d24:	7da0      	ldrb	r0, [r4, #22]
 8012d26:	1b92      	subs	r2, r2, r6
 8012d28:	1b9b      	subs	r3, r3, r6
 8012d2a:	7567      	strb	r7, [r4, #21]
 8012d2c:	f080 0001 	eor.w	r0, r0, #1
 8012d30:	60a2      	str	r2, [r4, #8]
 8012d32:	6123      	str	r3, [r4, #16]
 8012d34:	b002      	add	sp, #8
 8012d36:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012d3a:	68a3      	ldr	r3, [r4, #8]
 8012d3c:	f89d 2006 	ldrb.w	r2, [sp, #6]
 8012d40:	701a      	strb	r2, [r3, #0]
 8012d42:	68a3      	ldr	r3, [r4, #8]
 8012d44:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8012d48:	701a      	strb	r2, [r3, #0]
 8012d4a:	68a3      	ldr	r3, [r4, #8]
 8012d4c:	f89d 2004 	ldrb.w	r2, [sp, #4]
 8012d50:	701a      	strb	r2, [r3, #0]
 8012d52:	68a3      	ldr	r3, [r4, #8]
 8012d54:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8012d58:	701a      	strb	r2, [r3, #0]
 8012d5a:	68a3      	ldr	r3, [r4, #8]
 8012d5c:	f89d 2002 	ldrb.w	r2, [sp, #2]
 8012d60:	701a      	strb	r2, [r3, #0]
 8012d62:	68a3      	ldr	r3, [r4, #8]
 8012d64:	f89d 2001 	ldrb.w	r2, [sp, #1]
 8012d68:	701a      	strb	r2, [r3, #0]
 8012d6a:	68a3      	ldr	r3, [r4, #8]
 8012d6c:	f89d 2000 	ldrb.w	r2, [sp]
 8012d70:	701a      	strb	r2, [r3, #0]
 8012d72:	e78a      	b.n	8012c8a <ucdr_serialize_double+0x9e>
 8012d74:	4628      	mov	r0, r5
 8012d76:	466d      	mov	r5, sp
 8012d78:	4632      	mov	r2, r6
 8012d7a:	4629      	mov	r1, r5
 8012d7c:	f00d ff57 	bl	8020c2e <memcpy>
 8012d80:	4642      	mov	r2, r8
 8012d82:	19a9      	adds	r1, r5, r6
 8012d84:	68a0      	ldr	r0, [r4, #8]
 8012d86:	f00d ff52 	bl	8020c2e <memcpy>
 8012d8a:	e77e      	b.n	8012c8a <ucdr_serialize_double+0x9e>

08012d8c <ucdr_deserialize_double>:
 8012d8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012d90:	4604      	mov	r4, r0
 8012d92:	460d      	mov	r5, r1
 8012d94:	2108      	movs	r1, #8
 8012d96:	f000 f91f 	bl	8012fd8 <ucdr_buffer_alignment>
 8012d9a:	4601      	mov	r1, r0
 8012d9c:	4620      	mov	r0, r4
 8012d9e:	f894 8015 	ldrb.w	r8, [r4, #21]
 8012da2:	f000 f961 	bl	8013068 <ucdr_advance_buffer>
 8012da6:	2108      	movs	r1, #8
 8012da8:	4620      	mov	r0, r4
 8012daa:	f000 f8b5 	bl	8012f18 <ucdr_check_buffer_available_for>
 8012dae:	2800      	cmp	r0, #0
 8012db0:	d151      	bne.n	8012e56 <ucdr_deserialize_double+0xca>
 8012db2:	e9d4 6701 	ldrd	r6, r7, [r4, #4]
 8012db6:	42be      	cmp	r6, r7
 8012db8:	d948      	bls.n	8012e4c <ucdr_deserialize_double+0xc0>
 8012dba:	6923      	ldr	r3, [r4, #16]
 8012dbc:	4620      	mov	r0, r4
 8012dbe:	60a6      	str	r6, [r4, #8]
 8012dc0:	1bf6      	subs	r6, r6, r7
 8012dc2:	4433      	add	r3, r6
 8012dc4:	f1c6 0908 	rsb	r9, r6, #8
 8012dc8:	6123      	str	r3, [r4, #16]
 8012dca:	4649      	mov	r1, r9
 8012dcc:	f000 f8b0 	bl	8012f30 <ucdr_check_final_buffer_behavior>
 8012dd0:	2800      	cmp	r0, #0
 8012dd2:	d06d      	beq.n	8012eb0 <ucdr_deserialize_double+0x124>
 8012dd4:	7d23      	ldrb	r3, [r4, #20]
 8012dd6:	2b01      	cmp	r3, #1
 8012dd8:	f000 8093 	beq.w	8012f02 <ucdr_deserialize_double+0x176>
 8012ddc:	79fb      	ldrb	r3, [r7, #7]
 8012dde:	702b      	strb	r3, [r5, #0]
 8012de0:	2e00      	cmp	r6, #0
 8012de2:	d072      	beq.n	8012eca <ucdr_deserialize_double+0x13e>
 8012de4:	79bb      	ldrb	r3, [r7, #6]
 8012de6:	2e01      	cmp	r6, #1
 8012de8:	706b      	strb	r3, [r5, #1]
 8012dea:	f105 0302 	add.w	r3, r5, #2
 8012dee:	d070      	beq.n	8012ed2 <ucdr_deserialize_double+0x146>
 8012df0:	797b      	ldrb	r3, [r7, #5]
 8012df2:	2e02      	cmp	r6, #2
 8012df4:	70ab      	strb	r3, [r5, #2]
 8012df6:	f105 0303 	add.w	r3, r5, #3
 8012dfa:	d06e      	beq.n	8012eda <ucdr_deserialize_double+0x14e>
 8012dfc:	793b      	ldrb	r3, [r7, #4]
 8012dfe:	2e03      	cmp	r6, #3
 8012e00:	70eb      	strb	r3, [r5, #3]
 8012e02:	f105 0304 	add.w	r3, r5, #4
 8012e06:	d06c      	beq.n	8012ee2 <ucdr_deserialize_double+0x156>
 8012e08:	78fb      	ldrb	r3, [r7, #3]
 8012e0a:	2e04      	cmp	r6, #4
 8012e0c:	712b      	strb	r3, [r5, #4]
 8012e0e:	f105 0305 	add.w	r3, r5, #5
 8012e12:	d06a      	beq.n	8012eea <ucdr_deserialize_double+0x15e>
 8012e14:	78bb      	ldrb	r3, [r7, #2]
 8012e16:	2e05      	cmp	r6, #5
 8012e18:	716b      	strb	r3, [r5, #5]
 8012e1a:	f105 0306 	add.w	r3, r5, #6
 8012e1e:	d068      	beq.n	8012ef2 <ucdr_deserialize_double+0x166>
 8012e20:	787b      	ldrb	r3, [r7, #1]
 8012e22:	2e06      	cmp	r6, #6
 8012e24:	71ab      	strb	r3, [r5, #6]
 8012e26:	f105 0307 	add.w	r3, r5, #7
 8012e2a:	d066      	beq.n	8012efa <ucdr_deserialize_double+0x16e>
 8012e2c:	783b      	ldrb	r3, [r7, #0]
 8012e2e:	71eb      	strb	r3, [r5, #7]
 8012e30:	6923      	ldr	r3, [r4, #16]
 8012e32:	2108      	movs	r1, #8
 8012e34:	68a2      	ldr	r2, [r4, #8]
 8012e36:	3308      	adds	r3, #8
 8012e38:	7da0      	ldrb	r0, [r4, #22]
 8012e3a:	444a      	add	r2, r9
 8012e3c:	7561      	strb	r1, [r4, #21]
 8012e3e:	1b9e      	subs	r6, r3, r6
 8012e40:	f080 0001 	eor.w	r0, r0, #1
 8012e44:	60a2      	str	r2, [r4, #8]
 8012e46:	6126      	str	r6, [r4, #16]
 8012e48:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012e4c:	2108      	movs	r1, #8
 8012e4e:	4620      	mov	r0, r4
 8012e50:	f000 f86e 	bl	8012f30 <ucdr_check_final_buffer_behavior>
 8012e54:	b310      	cbz	r0, 8012e9c <ucdr_deserialize_double+0x110>
 8012e56:	7d23      	ldrb	r3, [r4, #20]
 8012e58:	2b01      	cmp	r3, #1
 8012e5a:	68a3      	ldr	r3, [r4, #8]
 8012e5c:	d023      	beq.n	8012ea6 <ucdr_deserialize_double+0x11a>
 8012e5e:	79db      	ldrb	r3, [r3, #7]
 8012e60:	702b      	strb	r3, [r5, #0]
 8012e62:	68a3      	ldr	r3, [r4, #8]
 8012e64:	799b      	ldrb	r3, [r3, #6]
 8012e66:	706b      	strb	r3, [r5, #1]
 8012e68:	68a3      	ldr	r3, [r4, #8]
 8012e6a:	795b      	ldrb	r3, [r3, #5]
 8012e6c:	70ab      	strb	r3, [r5, #2]
 8012e6e:	68a3      	ldr	r3, [r4, #8]
 8012e70:	791b      	ldrb	r3, [r3, #4]
 8012e72:	70eb      	strb	r3, [r5, #3]
 8012e74:	68a3      	ldr	r3, [r4, #8]
 8012e76:	78db      	ldrb	r3, [r3, #3]
 8012e78:	712b      	strb	r3, [r5, #4]
 8012e7a:	68a3      	ldr	r3, [r4, #8]
 8012e7c:	789b      	ldrb	r3, [r3, #2]
 8012e7e:	716b      	strb	r3, [r5, #5]
 8012e80:	68a3      	ldr	r3, [r4, #8]
 8012e82:	785b      	ldrb	r3, [r3, #1]
 8012e84:	71ab      	strb	r3, [r5, #6]
 8012e86:	68a3      	ldr	r3, [r4, #8]
 8012e88:	781b      	ldrb	r3, [r3, #0]
 8012e8a:	71eb      	strb	r3, [r5, #7]
 8012e8c:	2108      	movs	r1, #8
 8012e8e:	68a2      	ldr	r2, [r4, #8]
 8012e90:	6923      	ldr	r3, [r4, #16]
 8012e92:	440a      	add	r2, r1
 8012e94:	7561      	strb	r1, [r4, #21]
 8012e96:	440b      	add	r3, r1
 8012e98:	60a2      	str	r2, [r4, #8]
 8012e9a:	6123      	str	r3, [r4, #16]
 8012e9c:	7da0      	ldrb	r0, [r4, #22]
 8012e9e:	f080 0001 	eor.w	r0, r0, #1
 8012ea2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012ea6:	681a      	ldr	r2, [r3, #0]
 8012ea8:	685b      	ldr	r3, [r3, #4]
 8012eaa:	602a      	str	r2, [r5, #0]
 8012eac:	606b      	str	r3, [r5, #4]
 8012eae:	e7ed      	b.n	8012e8c <ucdr_deserialize_double+0x100>
 8012eb0:	68a2      	ldr	r2, [r4, #8]
 8012eb2:	6923      	ldr	r3, [r4, #16]
 8012eb4:	1b92      	subs	r2, r2, r6
 8012eb6:	7da0      	ldrb	r0, [r4, #22]
 8012eb8:	1b9b      	subs	r3, r3, r6
 8012eba:	f884 8015 	strb.w	r8, [r4, #21]
 8012ebe:	f080 0001 	eor.w	r0, r0, #1
 8012ec2:	60a2      	str	r2, [r4, #8]
 8012ec4:	6123      	str	r3, [r4, #16]
 8012ec6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012eca:	68a3      	ldr	r3, [r4, #8]
 8012ecc:	799b      	ldrb	r3, [r3, #6]
 8012ece:	706b      	strb	r3, [r5, #1]
 8012ed0:	1cab      	adds	r3, r5, #2
 8012ed2:	68a2      	ldr	r2, [r4, #8]
 8012ed4:	7952      	ldrb	r2, [r2, #5]
 8012ed6:	f803 2b01 	strb.w	r2, [r3], #1
 8012eda:	68a2      	ldr	r2, [r4, #8]
 8012edc:	7912      	ldrb	r2, [r2, #4]
 8012ede:	f803 2b01 	strb.w	r2, [r3], #1
 8012ee2:	68a2      	ldr	r2, [r4, #8]
 8012ee4:	78d2      	ldrb	r2, [r2, #3]
 8012ee6:	f803 2b01 	strb.w	r2, [r3], #1
 8012eea:	68a2      	ldr	r2, [r4, #8]
 8012eec:	7892      	ldrb	r2, [r2, #2]
 8012eee:	f803 2b01 	strb.w	r2, [r3], #1
 8012ef2:	68a2      	ldr	r2, [r4, #8]
 8012ef4:	7852      	ldrb	r2, [r2, #1]
 8012ef6:	f803 2b01 	strb.w	r2, [r3], #1
 8012efa:	68a2      	ldr	r2, [r4, #8]
 8012efc:	7812      	ldrb	r2, [r2, #0]
 8012efe:	701a      	strb	r2, [r3, #0]
 8012f00:	e796      	b.n	8012e30 <ucdr_deserialize_double+0xa4>
 8012f02:	4639      	mov	r1, r7
 8012f04:	4632      	mov	r2, r6
 8012f06:	4628      	mov	r0, r5
 8012f08:	f00d fe91 	bl	8020c2e <memcpy>
 8012f0c:	464a      	mov	r2, r9
 8012f0e:	19a8      	adds	r0, r5, r6
 8012f10:	68a1      	ldr	r1, [r4, #8]
 8012f12:	f00d fe8c 	bl	8020c2e <memcpy>
 8012f16:	e78b      	b.n	8012e30 <ucdr_deserialize_double+0xa4>

08012f18 <ucdr_check_buffer_available_for>:
 8012f18:	7d83      	ldrb	r3, [r0, #22]
 8012f1a:	b93b      	cbnz	r3, 8012f2c <ucdr_check_buffer_available_for+0x14>
 8012f1c:	e9d0 0301 	ldrd	r0, r3, [r0, #4]
 8012f20:	4419      	add	r1, r3
 8012f22:	4288      	cmp	r0, r1
 8012f24:	bf34      	ite	cc
 8012f26:	2000      	movcc	r0, #0
 8012f28:	2001      	movcs	r0, #1
 8012f2a:	4770      	bx	lr
 8012f2c:	2000      	movs	r0, #0
 8012f2e:	4770      	bx	lr

08012f30 <ucdr_check_final_buffer_behavior>:
 8012f30:	7d83      	ldrb	r3, [r0, #22]
 8012f32:	b943      	cbnz	r3, 8012f46 <ucdr_check_final_buffer_behavior+0x16>
 8012f34:	e9d0 2101 	ldrd	r2, r1, [r0, #4]
 8012f38:	b510      	push	{r4, lr}
 8012f3a:	4291      	cmp	r1, r2
 8012f3c:	4604      	mov	r4, r0
 8012f3e:	d205      	bcs.n	8012f4c <ucdr_check_final_buffer_behavior+0x1c>
 8012f40:	2301      	movs	r3, #1
 8012f42:	4618      	mov	r0, r3
 8012f44:	bd10      	pop	{r4, pc}
 8012f46:	2300      	movs	r3, #0
 8012f48:	4618      	mov	r0, r3
 8012f4a:	4770      	bx	lr
 8012f4c:	6982      	ldr	r2, [r0, #24]
 8012f4e:	b13a      	cbz	r2, 8012f60 <ucdr_check_final_buffer_behavior+0x30>
 8012f50:	69c1      	ldr	r1, [r0, #28]
 8012f52:	4790      	blx	r2
 8012f54:	f080 0301 	eor.w	r3, r0, #1
 8012f58:	75a0      	strb	r0, [r4, #22]
 8012f5a:	b2db      	uxtb	r3, r3
 8012f5c:	4618      	mov	r0, r3
 8012f5e:	bd10      	pop	{r4, pc}
 8012f60:	2001      	movs	r0, #1
 8012f62:	75a0      	strb	r0, [r4, #22]
 8012f64:	e7fa      	b.n	8012f5c <ucdr_check_final_buffer_behavior+0x2c>
 8012f66:	bf00      	nop

08012f68 <ucdr_set_on_full_buffer_callback>:
 8012f68:	e9c0 1206 	strd	r1, r2, [r0, #24]
 8012f6c:	4770      	bx	lr
 8012f6e:	bf00      	nop

08012f70 <ucdr_init_buffer_origin_offset_endian>:
 8012f70:	b410      	push	{r4}
 8012f72:	9c01      	ldr	r4, [sp, #4]
 8012f74:	440a      	add	r2, r1
 8012f76:	6001      	str	r1, [r0, #0]
 8012f78:	6042      	str	r2, [r0, #4]
 8012f7a:	190a      	adds	r2, r1, r4
 8012f7c:	441c      	add	r4, r3
 8012f7e:	6082      	str	r2, [r0, #8]
 8012f80:	2200      	movs	r2, #0
 8012f82:	e9c0 3403 	strd	r3, r4, [r0, #12]
 8012f86:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8012f8a:	7542      	strb	r2, [r0, #21]
 8012f8c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012f90:	7582      	strb	r2, [r0, #22]
 8012f92:	7503      	strb	r3, [r0, #20]
 8012f94:	e9c0 2206 	strd	r2, r2, [r0, #24]
 8012f98:	4770      	bx	lr
 8012f9a:	bf00      	nop

08012f9c <ucdr_init_buffer_origin_offset>:
 8012f9c:	b510      	push	{r4, lr}
 8012f9e:	b082      	sub	sp, #8
 8012fa0:	9c04      	ldr	r4, [sp, #16]
 8012fa2:	9400      	str	r4, [sp, #0]
 8012fa4:	2401      	movs	r4, #1
 8012fa6:	9401      	str	r4, [sp, #4]
 8012fa8:	f7ff ffe2 	bl	8012f70 <ucdr_init_buffer_origin_offset_endian>
 8012fac:	b002      	add	sp, #8
 8012fae:	bd10      	pop	{r4, pc}

08012fb0 <ucdr_init_buffer_origin>:
 8012fb0:	b510      	push	{r4, lr}
 8012fb2:	2400      	movs	r4, #0
 8012fb4:	b082      	sub	sp, #8
 8012fb6:	9400      	str	r4, [sp, #0]
 8012fb8:	f7ff fff0 	bl	8012f9c <ucdr_init_buffer_origin_offset>
 8012fbc:	b002      	add	sp, #8
 8012fbe:	bd10      	pop	{r4, pc}

08012fc0 <ucdr_init_buffer>:
 8012fc0:	2300      	movs	r3, #0
 8012fc2:	f7ff bff5 	b.w	8012fb0 <ucdr_init_buffer_origin>
 8012fc6:	bf00      	nop

08012fc8 <ucdr_alignment>:
 8012fc8:	fbb0 f2f1 	udiv	r2, r0, r1
 8012fcc:	fb02 0011 	mls	r0, r2, r1, r0
 8012fd0:	1e4b      	subs	r3, r1, #1
 8012fd2:	1a08      	subs	r0, r1, r0
 8012fd4:	4018      	ands	r0, r3
 8012fd6:	4770      	bx	lr

08012fd8 <ucdr_buffer_alignment>:
 8012fd8:	7d43      	ldrb	r3, [r0, #21]
 8012fda:	428b      	cmp	r3, r1
 8012fdc:	d209      	bcs.n	8012ff2 <ucdr_buffer_alignment+0x1a>
 8012fde:	6903      	ldr	r3, [r0, #16]
 8012fe0:	1e4a      	subs	r2, r1, #1
 8012fe2:	fbb3 f0f1 	udiv	r0, r3, r1
 8012fe6:	fb01 3010 	mls	r0, r1, r0, r3
 8012fea:	1a09      	subs	r1, r1, r0
 8012fec:	ea01 0002 	and.w	r0, r1, r2
 8012ff0:	4770      	bx	lr
 8012ff2:	2000      	movs	r0, #0
 8012ff4:	4770      	bx	lr
 8012ff6:	bf00      	nop

08012ff8 <ucdr_align_to>:
 8012ff8:	b538      	push	{r3, r4, r5, lr}
 8012ffa:	4604      	mov	r4, r0
 8012ffc:	460d      	mov	r5, r1
 8012ffe:	f7ff ffeb 	bl	8012fd8 <ucdr_buffer_alignment>
 8013002:	68a3      	ldr	r3, [r4, #8]
 8013004:	7565      	strb	r5, [r4, #21]
 8013006:	181a      	adds	r2, r3, r0
 8013008:	6923      	ldr	r3, [r4, #16]
 801300a:	4418      	add	r0, r3
 801300c:	6863      	ldr	r3, [r4, #4]
 801300e:	4293      	cmp	r3, r2
 8013010:	6120      	str	r0, [r4, #16]
 8013012:	bf28      	it	cs
 8013014:	4613      	movcs	r3, r2
 8013016:	60a3      	str	r3, [r4, #8]
 8013018:	bd38      	pop	{r3, r4, r5, pc}
 801301a:	bf00      	nop

0801301c <ucdr_buffer_length>:
 801301c:	6882      	ldr	r2, [r0, #8]
 801301e:	6800      	ldr	r0, [r0, #0]
 8013020:	1a10      	subs	r0, r2, r0
 8013022:	4770      	bx	lr

08013024 <ucdr_buffer_remaining>:
 8013024:	e9d0 2001 	ldrd	r2, r0, [r0, #4]
 8013028:	1a10      	subs	r0, r2, r0
 801302a:	4770      	bx	lr

0801302c <ucdr_check_final_buffer_behavior_array>:
 801302c:	b538      	push	{r3, r4, r5, lr}
 801302e:	7d83      	ldrb	r3, [r0, #22]
 8013030:	b9a3      	cbnz	r3, 801305c <ucdr_check_final_buffer_behavior_array+0x30>
 8013032:	4604      	mov	r4, r0
 8013034:	460d      	mov	r5, r1
 8013036:	e9d0 3201 	ldrd	r3, r2, [r0, #4]
 801303a:	429a      	cmp	r2, r3
 801303c:	d300      	bcc.n	8013040 <ucdr_check_final_buffer_behavior_array+0x14>
 801303e:	b931      	cbnz	r1, 801304e <ucdr_check_final_buffer_behavior_array+0x22>
 8013040:	4620      	mov	r0, r4
 8013042:	f7ff ffef 	bl	8013024 <ucdr_buffer_remaining>
 8013046:	42a8      	cmp	r0, r5
 8013048:	bf28      	it	cs
 801304a:	4628      	movcs	r0, r5
 801304c:	bd38      	pop	{r3, r4, r5, pc}
 801304e:	6983      	ldr	r3, [r0, #24]
 8013050:	b133      	cbz	r3, 8013060 <ucdr_check_final_buffer_behavior_array+0x34>
 8013052:	69c1      	ldr	r1, [r0, #28]
 8013054:	4798      	blx	r3
 8013056:	75a0      	strb	r0, [r4, #22]
 8013058:	2800      	cmp	r0, #0
 801305a:	d0f1      	beq.n	8013040 <ucdr_check_final_buffer_behavior_array+0x14>
 801305c:	2000      	movs	r0, #0
 801305e:	bd38      	pop	{r3, r4, r5, pc}
 8013060:	2301      	movs	r3, #1
 8013062:	7583      	strb	r3, [r0, #22]
 8013064:	e7fa      	b.n	801305c <ucdr_check_final_buffer_behavior_array+0x30>
 8013066:	bf00      	nop

08013068 <ucdr_advance_buffer>:
 8013068:	b538      	push	{r3, r4, r5, lr}
 801306a:	4604      	mov	r4, r0
 801306c:	460d      	mov	r5, r1
 801306e:	f7ff ff53 	bl	8012f18 <ucdr_check_buffer_available_for>
 8013072:	b178      	cbz	r0, 8013094 <ucdr_advance_buffer+0x2c>
 8013074:	6923      	ldr	r3, [r4, #16]
 8013076:	68a2      	ldr	r2, [r4, #8]
 8013078:	442b      	add	r3, r5
 801307a:	442a      	add	r2, r5
 801307c:	6123      	str	r3, [r4, #16]
 801307e:	2301      	movs	r3, #1
 8013080:	60a2      	str	r2, [r4, #8]
 8013082:	7563      	strb	r3, [r4, #21]
 8013084:	bd38      	pop	{r3, r4, r5, pc}
 8013086:	68a2      	ldr	r2, [r4, #8]
 8013088:	1a2d      	subs	r5, r5, r0
 801308a:	6923      	ldr	r3, [r4, #16]
 801308c:	4402      	add	r2, r0
 801308e:	4418      	add	r0, r3
 8013090:	60a2      	str	r2, [r4, #8]
 8013092:	6120      	str	r0, [r4, #16]
 8013094:	4629      	mov	r1, r5
 8013096:	2201      	movs	r2, #1
 8013098:	4620      	mov	r0, r4
 801309a:	f7ff ffc7 	bl	801302c <ucdr_check_final_buffer_behavior_array>
 801309e:	2800      	cmp	r0, #0
 80130a0:	d1f1      	bne.n	8013086 <ucdr_advance_buffer+0x1e>
 80130a2:	2301      	movs	r3, #1
 80130a4:	7563      	strb	r3, [r4, #21]
 80130a6:	bd38      	pop	{r3, r4, r5, pc}

080130a8 <ucdr_serialize_sequence_char>:
 80130a8:	b570      	push	{r4, r5, r6, lr}
 80130aa:	4615      	mov	r5, r2
 80130ac:	460e      	mov	r6, r1
 80130ae:	7d01      	ldrb	r1, [r0, #20]
 80130b0:	4604      	mov	r4, r0
 80130b2:	f7fe ff5b 	bl	8011f6c <ucdr_serialize_endian_uint32_t>
 80130b6:	b90d      	cbnz	r5, 80130bc <ucdr_serialize_sequence_char+0x14>
 80130b8:	2001      	movs	r0, #1
 80130ba:	bd70      	pop	{r4, r5, r6, pc}
 80130bc:	462b      	mov	r3, r5
 80130be:	4632      	mov	r2, r6
 80130c0:	7d21      	ldrb	r1, [r4, #20]
 80130c2:	4620      	mov	r0, r4
 80130c4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80130c8:	f004 b908 	b.w	80172dc <ucdr_serialize_endian_array_char>

080130cc <ucdr_deserialize_sequence_char>:
 80130cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80130d0:	461d      	mov	r5, r3
 80130d2:	4616      	mov	r6, r2
 80130d4:	460f      	mov	r7, r1
 80130d6:	461a      	mov	r2, r3
 80130d8:	7d01      	ldrb	r1, [r0, #20]
 80130da:	4604      	mov	r4, r0
 80130dc:	f7ff f86e 	bl	80121bc <ucdr_deserialize_endian_uint32_t>
 80130e0:	682b      	ldr	r3, [r5, #0]
 80130e2:	429e      	cmp	r6, r3
 80130e4:	d201      	bcs.n	80130ea <ucdr_deserialize_sequence_char+0x1e>
 80130e6:	2201      	movs	r2, #1
 80130e8:	75a2      	strb	r2, [r4, #22]
 80130ea:	b913      	cbnz	r3, 80130f2 <ucdr_deserialize_sequence_char+0x26>
 80130ec:	2001      	movs	r0, #1
 80130ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80130f2:	463a      	mov	r2, r7
 80130f4:	7d21      	ldrb	r1, [r4, #20]
 80130f6:	4620      	mov	r0, r4
 80130f8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80130fc:	f004 b920 	b.w	8017340 <ucdr_deserialize_endian_array_char>

08013100 <ucdr_serialize_sequence_uint8_t>:
 8013100:	b570      	push	{r4, r5, r6, lr}
 8013102:	4615      	mov	r5, r2
 8013104:	460e      	mov	r6, r1
 8013106:	7d01      	ldrb	r1, [r0, #20]
 8013108:	4604      	mov	r4, r0
 801310a:	f7fe ff2f 	bl	8011f6c <ucdr_serialize_endian_uint32_t>
 801310e:	b90d      	cbnz	r5, 8013114 <ucdr_serialize_sequence_uint8_t+0x14>
 8013110:	2001      	movs	r0, #1
 8013112:	bd70      	pop	{r4, r5, r6, pc}
 8013114:	462b      	mov	r3, r5
 8013116:	4632      	mov	r2, r6
 8013118:	7d21      	ldrb	r1, [r4, #20]
 801311a:	4620      	mov	r0, r4
 801311c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8013120:	f004 b974 	b.w	801740c <ucdr_serialize_endian_array_uint8_t>

08013124 <ucdr_deserialize_sequence_uint8_t>:
 8013124:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013128:	461d      	mov	r5, r3
 801312a:	4616      	mov	r6, r2
 801312c:	460f      	mov	r7, r1
 801312e:	461a      	mov	r2, r3
 8013130:	7d01      	ldrb	r1, [r0, #20]
 8013132:	4604      	mov	r4, r0
 8013134:	f7ff f842 	bl	80121bc <ucdr_deserialize_endian_uint32_t>
 8013138:	682b      	ldr	r3, [r5, #0]
 801313a:	429e      	cmp	r6, r3
 801313c:	d201      	bcs.n	8013142 <ucdr_deserialize_sequence_uint8_t+0x1e>
 801313e:	2201      	movs	r2, #1
 8013140:	75a2      	strb	r2, [r4, #22]
 8013142:	b913      	cbnz	r3, 801314a <ucdr_deserialize_sequence_uint8_t+0x26>
 8013144:	2001      	movs	r0, #1
 8013146:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801314a:	463a      	mov	r2, r7
 801314c:	7d21      	ldrb	r1, [r4, #20]
 801314e:	4620      	mov	r0, r4
 8013150:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013154:	f004 b9c0 	b.w	80174d8 <ucdr_deserialize_endian_array_uint8_t>

08013158 <rcl_get_zero_initialized_init_options>:
 8013158:	2000      	movs	r0, #0
 801315a:	4770      	bx	lr

0801315c <rcl_init_options_init>:
 801315c:	b084      	sub	sp, #16
 801315e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013160:	b097      	sub	sp, #92	; 0x5c
 8013162:	ae1d      	add	r6, sp, #116	; 0x74
 8013164:	e886 000e 	stmia.w	r6, {r1, r2, r3}
 8013168:	2800      	cmp	r0, #0
 801316a:	d058      	beq.n	801321e <rcl_init_options_init+0xc2>
 801316c:	6803      	ldr	r3, [r0, #0]
 801316e:	4605      	mov	r5, r0
 8013170:	b133      	cbz	r3, 8013180 <rcl_init_options_init+0x24>
 8013172:	2464      	movs	r4, #100	; 0x64
 8013174:	4620      	mov	r0, r4
 8013176:	b017      	add	sp, #92	; 0x5c
 8013178:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 801317c:	b004      	add	sp, #16
 801317e:	4770      	bx	lr
 8013180:	4630      	mov	r0, r6
 8013182:	f001 fdf3 	bl	8014d6c <rcutils_allocator_is_valid>
 8013186:	2800      	cmp	r0, #0
 8013188:	d049      	beq.n	801321e <rcl_init_options_init+0xc2>
 801318a:	46b4      	mov	ip, r6
 801318c:	ac11      	add	r4, sp, #68	; 0x44
 801318e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013192:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013194:	f8dc 3000 	ldr.w	r3, [ip]
 8013198:	2050      	movs	r0, #80	; 0x50
 801319a:	9921      	ldr	r1, [sp, #132]	; 0x84
 801319c:	6023      	str	r3, [r4, #0]
 801319e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80131a0:	4798      	blx	r3
 80131a2:	4604      	mov	r4, r0
 80131a4:	6028      	str	r0, [r5, #0]
 80131a6:	2800      	cmp	r0, #0
 80131a8:	d03b      	beq.n	8013222 <rcl_init_options_init+0xc6>
 80131aa:	f10d 0c44 	add.w	ip, sp, #68	; 0x44
 80131ae:	4686      	mov	lr, r0
 80131b0:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80131b4:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80131b8:	f8dc 3000 	ldr.w	r3, [ip]
 80131bc:	a802      	add	r0, sp, #8
 80131be:	f8ce 3000 	str.w	r3, [lr]
 80131c2:	f001 fff1 	bl	80151a8 <rmw_get_zero_initialized_init_options>
 80131c6:	f10d 0e08 	add.w	lr, sp, #8
 80131ca:	f104 0c18 	add.w	ip, r4, #24
 80131ce:	682f      	ldr	r7, [r5, #0]
 80131d0:	ac20      	add	r4, sp, #128	; 0x80
 80131d2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80131d6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80131da:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80131de:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80131e2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80131e6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80131ea:	e89e 0003 	ldmia.w	lr, {r0, r1}
 80131ee:	e88c 0003 	stmia.w	ip, {r0, r1}
 80131f2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80131f6:	e88d 0003 	stmia.w	sp, {r0, r1}
 80131fa:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 80131fe:	f107 0018 	add.w	r0, r7, #24
 8013202:	f002 f8f9 	bl	80153f8 <rmw_init_options_init>
 8013206:	4604      	mov	r4, r0
 8013208:	2800      	cmp	r0, #0
 801320a:	d0b3      	beq.n	8013174 <rcl_init_options_init+0x18>
 801320c:	9921      	ldr	r1, [sp, #132]	; 0x84
 801320e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8013210:	6828      	ldr	r0, [r5, #0]
 8013212:	4798      	blx	r3
 8013214:	4620      	mov	r0, r4
 8013216:	f007 ff8d 	bl	801b134 <rcl_convert_rmw_ret_to_rcl_ret>
 801321a:	4604      	mov	r4, r0
 801321c:	e7aa      	b.n	8013174 <rcl_init_options_init+0x18>
 801321e:	240b      	movs	r4, #11
 8013220:	e7a8      	b.n	8013174 <rcl_init_options_init+0x18>
 8013222:	240a      	movs	r4, #10
 8013224:	e7a6      	b.n	8013174 <rcl_init_options_init+0x18>
 8013226:	bf00      	nop

08013228 <rcl_init_options_fini>:
 8013228:	b530      	push	{r4, r5, lr}
 801322a:	b087      	sub	sp, #28
 801322c:	b1f0      	cbz	r0, 801326c <rcl_init_options_fini+0x44>
 801322e:	6803      	ldr	r3, [r0, #0]
 8013230:	4604      	mov	r4, r0
 8013232:	b1db      	cbz	r3, 801326c <rcl_init_options_fini+0x44>
 8013234:	469c      	mov	ip, r3
 8013236:	f10d 0e04 	add.w	lr, sp, #4
 801323a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801323e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8013242:	f8dc 3000 	ldr.w	r3, [ip]
 8013246:	a801      	add	r0, sp, #4
 8013248:	f8ce 3000 	str.w	r3, [lr]
 801324c:	f001 fd8e 	bl	8014d6c <rcutils_allocator_is_valid>
 8013250:	b160      	cbz	r0, 801326c <rcl_init_options_fini+0x44>
 8013252:	6820      	ldr	r0, [r4, #0]
 8013254:	3018      	adds	r0, #24
 8013256:	f002 f989 	bl	801556c <rmw_init_options_fini>
 801325a:	4605      	mov	r5, r0
 801325c:	b950      	cbnz	r0, 8013274 <rcl_init_options_fini+0x4c>
 801325e:	6820      	ldr	r0, [r4, #0]
 8013260:	9b02      	ldr	r3, [sp, #8]
 8013262:	9905      	ldr	r1, [sp, #20]
 8013264:	4798      	blx	r3
 8013266:	4628      	mov	r0, r5
 8013268:	b007      	add	sp, #28
 801326a:	bd30      	pop	{r4, r5, pc}
 801326c:	250b      	movs	r5, #11
 801326e:	4628      	mov	r0, r5
 8013270:	b007      	add	sp, #28
 8013272:	bd30      	pop	{r4, r5, pc}
 8013274:	f007 ff5e 	bl	801b134 <rcl_convert_rmw_ret_to_rcl_ret>
 8013278:	4605      	mov	r5, r0
 801327a:	e7f8      	b.n	801326e <rcl_init_options_fini+0x46>

0801327c <rcl_init_options_copy>:
 801327c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013280:	b094      	sub	sp, #80	; 0x50
 8013282:	2800      	cmp	r0, #0
 8013284:	d05b      	beq.n	801333e <rcl_init_options_copy+0xc2>
 8013286:	4604      	mov	r4, r0
 8013288:	6800      	ldr	r0, [r0, #0]
 801328a:	2800      	cmp	r0, #0
 801328c:	d057      	beq.n	801333e <rcl_init_options_copy+0xc2>
 801328e:	460e      	mov	r6, r1
 8013290:	f001 fd6c 	bl	8014d6c <rcutils_allocator_is_valid>
 8013294:	2e00      	cmp	r6, #0
 8013296:	d052      	beq.n	801333e <rcl_init_options_copy+0xc2>
 8013298:	f080 0001 	eor.w	r0, r0, #1
 801329c:	b2c0      	uxtb	r0, r0
 801329e:	2800      	cmp	r0, #0
 80132a0:	d14d      	bne.n	801333e <rcl_init_options_copy+0xc2>
 80132a2:	6833      	ldr	r3, [r6, #0]
 80132a4:	b123      	cbz	r3, 80132b0 <rcl_init_options_copy+0x34>
 80132a6:	2464      	movs	r4, #100	; 0x64
 80132a8:	4620      	mov	r0, r4
 80132aa:	b014      	add	sp, #80	; 0x50
 80132ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80132b0:	6827      	ldr	r7, [r4, #0]
 80132b2:	ad0f      	add	r5, sp, #60	; 0x3c
 80132b4:	46bc      	mov	ip, r7
 80132b6:	f8d7 8000 	ldr.w	r8, [r7]
 80132ba:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80132be:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80132c0:	f8dc 3000 	ldr.w	r3, [ip]
 80132c4:	2050      	movs	r0, #80	; 0x50
 80132c6:	4619      	mov	r1, r3
 80132c8:	602b      	str	r3, [r5, #0]
 80132ca:	47c0      	blx	r8
 80132cc:	4605      	mov	r5, r0
 80132ce:	6030      	str	r0, [r6, #0]
 80132d0:	b3d0      	cbz	r0, 8013348 <rcl_init_options_copy+0xcc>
 80132d2:	f10d 0c3c 	add.w	ip, sp, #60	; 0x3c
 80132d6:	4686      	mov	lr, r0
 80132d8:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80132dc:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80132e0:	f8dc 3000 	ldr.w	r3, [ip]
 80132e4:	4668      	mov	r0, sp
 80132e6:	f8ce 3000 	str.w	r3, [lr]
 80132ea:	f001 ff5d 	bl	80151a8 <rmw_get_zero_initialized_init_options>
 80132ee:	46ee      	mov	lr, sp
 80132f0:	f105 0c18 	add.w	ip, r5, #24
 80132f4:	6824      	ldr	r4, [r4, #0]
 80132f6:	6835      	ldr	r5, [r6, #0]
 80132f8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80132fc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013300:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8013304:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013308:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801330c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013310:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8013314:	e88c 0003 	stmia.w	ip, {r0, r1}
 8013318:	f104 0018 	add.w	r0, r4, #24
 801331c:	f105 0118 	add.w	r1, r5, #24
 8013320:	f002 f8d2 	bl	80154c8 <rmw_init_options_copy>
 8013324:	4604      	mov	r4, r0
 8013326:	2800      	cmp	r0, #0
 8013328:	d0be      	beq.n	80132a8 <rcl_init_options_copy+0x2c>
 801332a:	f001 fd45 	bl	8014db8 <rcutils_get_error_string>
 801332e:	f001 fd5b 	bl	8014de8 <rcutils_reset_error>
 8013332:	4630      	mov	r0, r6
 8013334:	f7ff ff78 	bl	8013228 <rcl_init_options_fini>
 8013338:	b140      	cbz	r0, 801334c <rcl_init_options_copy+0xd0>
 801333a:	4604      	mov	r4, r0
 801333c:	e7b4      	b.n	80132a8 <rcl_init_options_copy+0x2c>
 801333e:	240b      	movs	r4, #11
 8013340:	4620      	mov	r0, r4
 8013342:	b014      	add	sp, #80	; 0x50
 8013344:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013348:	240a      	movs	r4, #10
 801334a:	e7ad      	b.n	80132a8 <rcl_init_options_copy+0x2c>
 801334c:	4620      	mov	r0, r4
 801334e:	b014      	add	sp, #80	; 0x50
 8013350:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013354:	f007 beee 	b.w	801b134 <rcl_convert_rmw_ret_to_rcl_ret>

08013358 <rcl_init_options_set_domain_id>:
 8013358:	b120      	cbz	r0, 8013364 <rcl_init_options_set_domain_id+0xc>
 801335a:	6803      	ldr	r3, [r0, #0]
 801335c:	b113      	cbz	r3, 8013364 <rcl_init_options_set_domain_id+0xc>
 801335e:	2000      	movs	r0, #0
 8013360:	6259      	str	r1, [r3, #36]	; 0x24
 8013362:	4770      	bx	lr
 8013364:	200b      	movs	r0, #11
 8013366:	4770      	bx	lr

08013368 <rcl_get_zero_initialized_node>:
 8013368:	4a03      	ldr	r2, [pc, #12]	; (8013378 <rcl_get_zero_initialized_node+0x10>)
 801336a:	4603      	mov	r3, r0
 801336c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8013370:	e883 0003 	stmia.w	r3, {r0, r1}
 8013374:	4618      	mov	r0, r3
 8013376:	4770      	bx	lr
 8013378:	08024bc8 	.word	0x08024bc8

0801337c <rcl_node_init>:
 801337c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013380:	b0a9      	sub	sp, #164	; 0xa4
 8013382:	4604      	mov	r4, r0
 8013384:	460e      	mov	r6, r1
 8013386:	4615      	mov	r5, r2
 8013388:	f8dd 80c8 	ldr.w	r8, [sp, #200]	; 0xc8
 801338c:	a823      	add	r0, sp, #140	; 0x8c
 801338e:	461f      	mov	r7, r3
 8013390:	f007 ffe0 	bl	801b354 <rcl_guard_condition_get_default_options>
 8013394:	f1b8 0f00 	cmp.w	r8, #0
 8013398:	f000 80f3 	beq.w	8013582 <rcl_node_init+0x206>
 801339c:	4640      	mov	r0, r8
 801339e:	f001 fce5 	bl	8014d6c <rcutils_allocator_is_valid>
 80133a2:	2d00      	cmp	r5, #0
 80133a4:	bf18      	it	ne
 80133a6:	2c00      	cmpne	r4, #0
 80133a8:	f080 0001 	eor.w	r0, r0, #1
 80133ac:	bf0c      	ite	eq
 80133ae:	f04f 0c01 	moveq.w	ip, #1
 80133b2:	f04f 0c00 	movne.w	ip, #0
 80133b6:	2e00      	cmp	r6, #0
 80133b8:	bf08      	it	eq
 80133ba:	f04c 0c01 	orreq.w	ip, ip, #1
 80133be:	ea4c 0c00 	orr.w	ip, ip, r0
 80133c2:	f01c 09ff 	ands.w	r9, ip, #255	; 0xff
 80133c6:	f040 80dc 	bne.w	8013582 <rcl_node_init+0x206>
 80133ca:	f8d4 a004 	ldr.w	sl, [r4, #4]
 80133ce:	f1ba 0f00 	cmp.w	sl, #0
 80133d2:	f040 80fc 	bne.w	80135ce <rcl_node_init+0x252>
 80133d6:	2f00      	cmp	r7, #0
 80133d8:	f000 80d3 	beq.w	8013582 <rcl_node_init+0x206>
 80133dc:	4638      	mov	r0, r7
 80133de:	f007 fec7 	bl	801b170 <rcl_context_is_valid>
 80133e2:	4683      	mov	fp, r0
 80133e4:	2800      	cmp	r0, #0
 80133e6:	f000 80d2 	beq.w	801358e <rcl_node_init+0x212>
 80133ea:	4652      	mov	r2, sl
 80133ec:	4630      	mov	r0, r6
 80133ee:	a922      	add	r1, sp, #136	; 0x88
 80133f0:	f8cd a088 	str.w	sl, [sp, #136]	; 0x88
 80133f4:	f001 ff8a 	bl	801530c <rmw_validate_node_name>
 80133f8:	4682      	mov	sl, r0
 80133fa:	2800      	cmp	r0, #0
 80133fc:	f040 80c3 	bne.w	8013586 <rcl_node_init+0x20a>
 8013400:	9822      	ldr	r0, [sp, #136]	; 0x88
 8013402:	2800      	cmp	r0, #0
 8013404:	f040 80f1 	bne.w	80135ea <rcl_node_init+0x26e>
 8013408:	4628      	mov	r0, r5
 801340a:	f7ec ff79 	bl	8000300 <strlen>
 801340e:	2800      	cmp	r0, #0
 8013410:	f040 80c0 	bne.w	8013594 <rcl_node_init+0x218>
 8013414:	4d79      	ldr	r5, [pc, #484]	; (80135fc <rcl_node_init+0x280>)
 8013416:	a922      	add	r1, sp, #136	; 0x88
 8013418:	2200      	movs	r2, #0
 801341a:	4628      	mov	r0, r5
 801341c:	f001 ff58 	bl	80152d0 <rmw_validate_namespace>
 8013420:	4682      	mov	sl, r0
 8013422:	2800      	cmp	r0, #0
 8013424:	f040 80af 	bne.w	8013586 <rcl_node_init+0x20a>
 8013428:	9822      	ldr	r0, [sp, #136]	; 0x88
 801342a:	2800      	cmp	r0, #0
 801342c:	f040 80d5 	bne.w	80135da <rcl_node_init+0x25e>
 8013430:	f8d8 3000 	ldr.w	r3, [r8]
 8013434:	2078      	movs	r0, #120	; 0x78
 8013436:	f8d8 1010 	ldr.w	r1, [r8, #16]
 801343a:	4798      	blx	r3
 801343c:	4682      	mov	sl, r0
 801343e:	6060      	str	r0, [r4, #4]
 8013440:	2800      	cmp	r0, #0
 8013442:	f000 80cf 	beq.w	80135e4 <rcl_node_init+0x268>
 8013446:	2200      	movs	r2, #0
 8013448:	2300      	movs	r3, #0
 801344a:	a808      	add	r0, sp, #32
 801344c:	e9ca 231a 	strd	r2, r3, [sl, #104]	; 0x68
 8013450:	e9ca 231c 	strd	r2, r3, [sl, #112]	; 0x70
 8013454:	f000 f902 	bl	801365c <rcl_node_get_default_options>
 8013458:	a908      	add	r1, sp, #32
 801345a:	4650      	mov	r0, sl
 801345c:	2268      	movs	r2, #104	; 0x68
 801345e:	f00d fbe6 	bl	8020c2e <memcpy>
 8013462:	6861      	ldr	r1, [r4, #4]
 8013464:	4640      	mov	r0, r8
 8013466:	6027      	str	r7, [r4, #0]
 8013468:	f000 f906 	bl	8013678 <rcl_node_options_copy>
 801346c:	2800      	cmp	r0, #0
 801346e:	d158      	bne.n	8013522 <rcl_node_init+0x1a6>
 8013470:	4628      	mov	r0, r5
 8013472:	f7ec ff45 	bl	8000300 <strlen>
 8013476:	4428      	add	r0, r5
 8013478:	f810 3c01 	ldrb.w	r3, [r0, #-1]
 801347c:	e9cd 5603 	strd	r5, r6, [sp, #12]
 8013480:	2b2f      	cmp	r3, #47	; 0x2f
 8013482:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8013486:	9300      	str	r3, [sp, #0]
 8013488:	bf0c      	ite	eq
 801348a:	4b5d      	ldreq	r3, [pc, #372]	; (8013600 <rcl_node_init+0x284>)
 801348c:	4b5d      	ldrne	r3, [pc, #372]	; (8013604 <rcl_node_init+0x288>)
 801348e:	9302      	str	r3, [sp, #8]
 8013490:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8013494:	9301      	str	r3, [sp, #4]
 8013496:	f8d4 a004 	ldr.w	sl, [r4, #4]
 801349a:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 801349e:	f001 fcbf 	bl	8014e20 <rcutils_format_string_limit>
 80134a2:	6823      	ldr	r3, [r4, #0]
 80134a4:	f8ca 0074 	str.w	r0, [sl, #116]	; 0x74
 80134a8:	4631      	mov	r1, r6
 80134aa:	6818      	ldr	r0, [r3, #0]
 80134ac:	462a      	mov	r2, r5
 80134ae:	6866      	ldr	r6, [r4, #4]
 80134b0:	3028      	adds	r0, #40	; 0x28
 80134b2:	f002 fa87 	bl	80159c4 <rmw_create_node>
 80134b6:	6863      	ldr	r3, [r4, #4]
 80134b8:	66b0      	str	r0, [r6, #104]	; 0x68
 80134ba:	6e98      	ldr	r0, [r3, #104]	; 0x68
 80134bc:	2800      	cmp	r0, #0
 80134be:	d032      	beq.n	8013526 <rcl_node_init+0x1aa>
 80134c0:	f002 fb10 	bl	8015ae4 <rmw_node_get_graph_guard_condition>
 80134c4:	4682      	mov	sl, r0
 80134c6:	b360      	cbz	r0, 8013522 <rcl_node_init+0x1a6>
 80134c8:	f8d8 3000 	ldr.w	r3, [r8]
 80134cc:	2008      	movs	r0, #8
 80134ce:	f8d8 1010 	ldr.w	r1, [r8, #16]
 80134d2:	6866      	ldr	r6, [r4, #4]
 80134d4:	4798      	blx	r3
 80134d6:	6863      	ldr	r3, [r4, #4]
 80134d8:	66f0      	str	r0, [r6, #108]	; 0x6c
 80134da:	f8d3 b06c 	ldr.w	fp, [r3, #108]	; 0x6c
 80134de:	f1bb 0f00 	cmp.w	fp, #0
 80134e2:	d020      	beq.n	8013526 <rcl_node_init+0x1aa>
 80134e4:	a806      	add	r0, sp, #24
 80134e6:	ae23      	add	r6, sp, #140	; 0x8c
 80134e8:	f007 fea8 	bl	801b23c <rcl_get_zero_initialized_guard_condition>
 80134ec:	a806      	add	r0, sp, #24
 80134ee:	6863      	ldr	r3, [r4, #4]
 80134f0:	46c4      	mov	ip, r8
 80134f2:	c803      	ldmia	r0, {r0, r1}
 80134f4:	f8d3 e06c 	ldr.w	lr, [r3, #108]	; 0x6c
 80134f8:	e88b 0003 	stmia.w	fp, {r0, r1}
 80134fc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013500:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8013502:	f8dc 3000 	ldr.w	r3, [ip]
 8013506:	6033      	str	r3, [r6, #0]
 8013508:	ab28      	add	r3, sp, #160	; 0xa0
 801350a:	e913 000f 	ldmdb	r3, {r0, r1, r2, r3}
 801350e:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8013512:	4651      	mov	r1, sl
 8013514:	463a      	mov	r2, r7
 8013516:	4670      	mov	r0, lr
 8013518:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801351a:	f007 fe99 	bl	801b250 <rcl_guard_condition_init_from_rmw>
 801351e:	4682      	mov	sl, r0
 8013520:	b328      	cbz	r0, 801356e <rcl_node_init+0x1f2>
 8013522:	6863      	ldr	r3, [r4, #4]
 8013524:	b1f3      	cbz	r3, 8013564 <rcl_node_init+0x1e8>
 8013526:	6f58      	ldr	r0, [r3, #116]	; 0x74
 8013528:	b128      	cbz	r0, 8013536 <rcl_node_init+0x1ba>
 801352a:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801352e:	f8d8 1010 	ldr.w	r1, [r8, #16]
 8013532:	4798      	blx	r3
 8013534:	6863      	ldr	r3, [r4, #4]
 8013536:	6e98      	ldr	r0, [r3, #104]	; 0x68
 8013538:	b110      	cbz	r0, 8013540 <rcl_node_init+0x1c4>
 801353a:	f002 fa55 	bl	80159e8 <rmw_destroy_node>
 801353e:	6863      	ldr	r3, [r4, #4]
 8013540:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8013542:	b148      	cbz	r0, 8013558 <rcl_node_init+0x1dc>
 8013544:	f007 fee0 	bl	801b308 <rcl_guard_condition_fini>
 8013548:	6863      	ldr	r3, [r4, #4]
 801354a:	f8d8 1010 	ldr.w	r1, [r8, #16]
 801354e:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 8013550:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8013554:	4798      	blx	r3
 8013556:	6863      	ldr	r3, [r4, #4]
 8013558:	4618      	mov	r0, r3
 801355a:	f8d8 1010 	ldr.w	r1, [r8, #16]
 801355e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8013562:	4798      	blx	r3
 8013564:	2300      	movs	r3, #0
 8013566:	f04f 0a01 	mov.w	sl, #1
 801356a:	e9c4 3300 	strd	r3, r3, [r4]
 801356e:	f1b9 0f00 	cmp.w	r9, #0
 8013572:	d008      	beq.n	8013586 <rcl_node_init+0x20a>
 8013574:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8013578:	4628      	mov	r0, r5
 801357a:	f8d8 1010 	ldr.w	r1, [r8, #16]
 801357e:	4798      	blx	r3
 8013580:	e001      	b.n	8013586 <rcl_node_init+0x20a>
 8013582:	f04f 0a0b 	mov.w	sl, #11
 8013586:	4650      	mov	r0, sl
 8013588:	b029      	add	sp, #164	; 0xa4
 801358a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801358e:	f04f 0a65 	mov.w	sl, #101	; 0x65
 8013592:	e7f8      	b.n	8013586 <rcl_node_init+0x20a>
 8013594:	782b      	ldrb	r3, [r5, #0]
 8013596:	2b2f      	cmp	r3, #47	; 0x2f
 8013598:	f43f af3d 	beq.w	8013416 <rcl_node_init+0x9a>
 801359c:	9503      	str	r5, [sp, #12]
 801359e:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80135a2:	9300      	str	r3, [sp, #0]
 80135a4:	4b18      	ldr	r3, [pc, #96]	; (8013608 <rcl_node_init+0x28c>)
 80135a6:	9302      	str	r3, [sp, #8]
 80135a8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80135ac:	9301      	str	r3, [sp, #4]
 80135ae:	e898 000f 	ldmia.w	r8, {r0, r1, r2, r3}
 80135b2:	f001 fc35 	bl	8014e20 <rcutils_format_string_limit>
 80135b6:	4605      	mov	r5, r0
 80135b8:	b1e0      	cbz	r0, 80135f4 <rcl_node_init+0x278>
 80135ba:	2200      	movs	r2, #0
 80135bc:	a922      	add	r1, sp, #136	; 0x88
 80135be:	9222      	str	r2, [sp, #136]	; 0x88
 80135c0:	f001 fe86 	bl	80152d0 <rmw_validate_namespace>
 80135c4:	4682      	mov	sl, r0
 80135c6:	2800      	cmp	r0, #0
 80135c8:	d1d4      	bne.n	8013574 <rcl_node_init+0x1f8>
 80135ca:	46d9      	mov	r9, fp
 80135cc:	e72c      	b.n	8013428 <rcl_node_init+0xac>
 80135ce:	f04f 0a64 	mov.w	sl, #100	; 0x64
 80135d2:	4650      	mov	r0, sl
 80135d4:	b029      	add	sp, #164	; 0xa4
 80135d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80135da:	f04f 0aca 	mov.w	sl, #202	; 0xca
 80135de:	f001 fe89 	bl	80152f4 <rmw_namespace_validation_result_string>
 80135e2:	e7c4      	b.n	801356e <rcl_node_init+0x1f2>
 80135e4:	f04f 0a0a 	mov.w	sl, #10
 80135e8:	e7c1      	b.n	801356e <rcl_node_init+0x1f2>
 80135ea:	f04f 0ac9 	mov.w	sl, #201	; 0xc9
 80135ee:	f001 fee1 	bl	80153b4 <rmw_node_name_validation_result_string>
 80135f2:	e7c8      	b.n	8013586 <rcl_node_init+0x20a>
 80135f4:	f04f 0a0a 	mov.w	sl, #10
 80135f8:	e7c5      	b.n	8013586 <rcl_node_init+0x20a>
 80135fa:	bf00      	nop
 80135fc:	08024bb0 	.word	0x08024bb0
 8013600:	08024bb8 	.word	0x08024bb8
 8013604:	08024bc0 	.word	0x08024bc0
 8013608:	08024bb4 	.word	0x08024bb4

0801360c <rcl_node_is_valid>:
 801360c:	b130      	cbz	r0, 801361c <rcl_node_is_valid+0x10>
 801360e:	6843      	ldr	r3, [r0, #4]
 8013610:	b123      	cbz	r3, 801361c <rcl_node_is_valid+0x10>
 8013612:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8013614:	b113      	cbz	r3, 801361c <rcl_node_is_valid+0x10>
 8013616:	6800      	ldr	r0, [r0, #0]
 8013618:	f007 bdaa 	b.w	801b170 <rcl_context_is_valid>
 801361c:	2000      	movs	r0, #0
 801361e:	4770      	bx	lr

08013620 <rcl_node_get_name>:
 8013620:	b120      	cbz	r0, 801362c <rcl_node_get_name+0xc>
 8013622:	6840      	ldr	r0, [r0, #4]
 8013624:	b110      	cbz	r0, 801362c <rcl_node_get_name+0xc>
 8013626:	6e80      	ldr	r0, [r0, #104]	; 0x68
 8013628:	b100      	cbz	r0, 801362c <rcl_node_get_name+0xc>
 801362a:	6880      	ldr	r0, [r0, #8]
 801362c:	4770      	bx	lr
 801362e:	bf00      	nop

08013630 <rcl_node_get_namespace>:
 8013630:	b120      	cbz	r0, 801363c <rcl_node_get_namespace+0xc>
 8013632:	6840      	ldr	r0, [r0, #4]
 8013634:	b110      	cbz	r0, 801363c <rcl_node_get_namespace+0xc>
 8013636:	6e80      	ldr	r0, [r0, #104]	; 0x68
 8013638:	b100      	cbz	r0, 801363c <rcl_node_get_namespace+0xc>
 801363a:	68c0      	ldr	r0, [r0, #12]
 801363c:	4770      	bx	lr
 801363e:	bf00      	nop

08013640 <rcl_node_get_options>:
 8013640:	b128      	cbz	r0, 801364e <rcl_node_get_options+0xe>
 8013642:	6840      	ldr	r0, [r0, #4]
 8013644:	b118      	cbz	r0, 801364e <rcl_node_get_options+0xe>
 8013646:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8013648:	2b00      	cmp	r3, #0
 801364a:	bf08      	it	eq
 801364c:	2000      	moveq	r0, #0
 801364e:	4770      	bx	lr

08013650 <rcl_node_get_rmw_handle>:
 8013650:	b110      	cbz	r0, 8013658 <rcl_node_get_rmw_handle+0x8>
 8013652:	6840      	ldr	r0, [r0, #4]
 8013654:	b100      	cbz	r0, 8013658 <rcl_node_get_rmw_handle+0x8>
 8013656:	6e80      	ldr	r0, [r0, #104]	; 0x68
 8013658:	4770      	bx	lr
 801365a:	bf00      	nop

0801365c <rcl_node_get_default_options>:
 801365c:	b510      	push	{r4, lr}
 801365e:	4604      	mov	r4, r0
 8013660:	2268      	movs	r2, #104	; 0x68
 8013662:	2100      	movs	r1, #0
 8013664:	f00d fa16 	bl	8020a94 <memset>
 8013668:	4620      	mov	r0, r4
 801366a:	f001 fb71 	bl	8014d50 <rcutils_get_default_allocator>
 801366e:	2301      	movs	r3, #1
 8013670:	4620      	mov	r0, r4
 8013672:	7523      	strb	r3, [r4, #20]
 8013674:	bd10      	pop	{r4, pc}
 8013676:	bf00      	nop

08013678 <rcl_node_options_copy>:
 8013678:	2800      	cmp	r0, #0
 801367a:	bf18      	it	ne
 801367c:	4288      	cmpne	r0, r1
 801367e:	d01b      	beq.n	80136b8 <rcl_node_options_copy+0x40>
 8013680:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013682:	fab1 f681 	clz	r6, r1
 8013686:	460c      	mov	r4, r1
 8013688:	0976      	lsrs	r6, r6, #5
 801368a:	b199      	cbz	r1, 80136b4 <rcl_node_options_copy+0x3c>
 801368c:	4605      	mov	r5, r0
 801368e:	8a87      	ldrh	r7, [r0, #20]
 8013690:	4684      	mov	ip, r0
 8013692:	468e      	mov	lr, r1
 8013694:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8013696:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801369a:	682b      	ldr	r3, [r5, #0]
 801369c:	2250      	movs	r2, #80	; 0x50
 801369e:	f10c 0118 	add.w	r1, ip, #24
 80136a2:	f104 0018 	add.w	r0, r4, #24
 80136a6:	f8ce 3000 	str.w	r3, [lr]
 80136aa:	82a7      	strh	r7, [r4, #20]
 80136ac:	f00d fabf 	bl	8020c2e <memcpy>
 80136b0:	4630      	mov	r0, r6
 80136b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80136b4:	200b      	movs	r0, #11
 80136b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80136b8:	200b      	movs	r0, #11
 80136ba:	4770      	bx	lr

080136bc <rcl_get_zero_initialized_publisher>:
 80136bc:	4b01      	ldr	r3, [pc, #4]	; (80136c4 <rcl_get_zero_initialized_publisher+0x8>)
 80136be:	6818      	ldr	r0, [r3, #0]
 80136c0:	4770      	bx	lr
 80136c2:	bf00      	nop
 80136c4:	08024bd0 	.word	0x08024bd0

080136c8 <rcl_publisher_init>:
 80136c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80136cc:	b088      	sub	sp, #32
 80136ce:	9e10      	ldr	r6, [sp, #64]	; 0x40
 80136d0:	2e00      	cmp	r6, #0
 80136d2:	d06b      	beq.n	80137ac <rcl_publisher_init+0xe4>
 80136d4:	f106 0a50 	add.w	sl, r6, #80	; 0x50
 80136d8:	4605      	mov	r5, r0
 80136da:	460f      	mov	r7, r1
 80136dc:	4690      	mov	r8, r2
 80136de:	4650      	mov	r0, sl
 80136e0:	4699      	mov	r9, r3
 80136e2:	f001 fb43 	bl	8014d6c <rcutils_allocator_is_valid>
 80136e6:	f080 0401 	eor.w	r4, r0, #1
 80136ea:	b2e4      	uxtb	r4, r4
 80136ec:	2c00      	cmp	r4, #0
 80136ee:	d15d      	bne.n	80137ac <rcl_publisher_init+0xe4>
 80136f0:	2d00      	cmp	r5, #0
 80136f2:	d05b      	beq.n	80137ac <rcl_publisher_init+0xe4>
 80136f4:	682b      	ldr	r3, [r5, #0]
 80136f6:	b123      	cbz	r3, 8013702 <rcl_publisher_init+0x3a>
 80136f8:	2464      	movs	r4, #100	; 0x64
 80136fa:	4620      	mov	r0, r4
 80136fc:	b008      	add	sp, #32
 80136fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013702:	4638      	mov	r0, r7
 8013704:	f7ff ff82 	bl	801360c <rcl_node_is_valid>
 8013708:	2800      	cmp	r0, #0
 801370a:	d054      	beq.n	80137b6 <rcl_publisher_init+0xee>
 801370c:	f1b8 0f00 	cmp.w	r8, #0
 8013710:	d04c      	beq.n	80137ac <rcl_publisher_init+0xe4>
 8013712:	fab9 f389 	clz	r3, r9
 8013716:	095b      	lsrs	r3, r3, #5
 8013718:	f1b9 0f00 	cmp.w	r9, #0
 801371c:	d046      	beq.n	80137ac <rcl_publisher_init+0xe4>
 801371e:	aa07      	add	r2, sp, #28
 8013720:	9307      	str	r3, [sp, #28]
 8013722:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8013726:	f106 0358 	add.w	r3, r6, #88	; 0x58
 801372a:	9205      	str	r2, [sp, #20]
 801372c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8013730:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8013734:	4649      	mov	r1, r9
 8013736:	4638      	mov	r0, r7
 8013738:	e89a 000c 	ldmia.w	sl, {r2, r3}
 801373c:	f007 ff54 	bl	801b5e8 <rcl_node_resolve_name>
 8013740:	2800      	cmp	r0, #0
 8013742:	d14f      	bne.n	80137e4 <rcl_publisher_init+0x11c>
 8013744:	6d33      	ldr	r3, [r6, #80]	; 0x50
 8013746:	20c8      	movs	r0, #200	; 0xc8
 8013748:	6e31      	ldr	r1, [r6, #96]	; 0x60
 801374a:	4798      	blx	r3
 801374c:	6028      	str	r0, [r5, #0]
 801374e:	2800      	cmp	r0, #0
 8013750:	d050      	beq.n	80137f4 <rcl_publisher_init+0x12c>
 8013752:	4638      	mov	r0, r7
 8013754:	f7ff ff7c 	bl	8013650 <rcl_node_get_rmw_handle>
 8013758:	f106 0364 	add.w	r3, r6, #100	; 0x64
 801375c:	4641      	mov	r1, r8
 801375e:	9a07      	ldr	r2, [sp, #28]
 8013760:	9300      	str	r3, [sp, #0]
 8013762:	4633      	mov	r3, r6
 8013764:	682c      	ldr	r4, [r5, #0]
 8013766:	f002 fa27 	bl	8015bb8 <rmw_create_publisher>
 801376a:	682b      	ldr	r3, [r5, #0]
 801376c:	f8c4 00c4 	str.w	r0, [r4, #196]	; 0xc4
 8013770:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
 8013774:	b370      	cbz	r0, 80137d4 <rcl_publisher_init+0x10c>
 8013776:	f103 0170 	add.w	r1, r3, #112	; 0x70
 801377a:	f002 fb01 	bl	8015d80 <rmw_publisher_get_actual_qos>
 801377e:	682b      	ldr	r3, [r5, #0]
 8013780:	4604      	mov	r4, r0
 8013782:	b9d0      	cbnz	r0, 80137ba <rcl_publisher_init+0xf2>
 8013784:	f896 2048 	ldrb.w	r2, [r6, #72]	; 0x48
 8013788:	4631      	mov	r1, r6
 801378a:	4618      	mov	r0, r3
 801378c:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
 8013790:	2270      	movs	r2, #112	; 0x70
 8013792:	f00d fa4c 	bl	8020c2e <memcpy>
 8013796:	683a      	ldr	r2, [r7, #0]
 8013798:	f8c0 20c0 	str.w	r2, [r0, #192]	; 0xc0
 801379c:	9807      	ldr	r0, [sp, #28]
 801379e:	6d73      	ldr	r3, [r6, #84]	; 0x54
 80137a0:	6e31      	ldr	r1, [r6, #96]	; 0x60
 80137a2:	4798      	blx	r3
 80137a4:	4620      	mov	r0, r4
 80137a6:	b008      	add	sp, #32
 80137a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80137ac:	240b      	movs	r4, #11
 80137ae:	4620      	mov	r0, r4
 80137b0:	b008      	add	sp, #32
 80137b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80137b6:	24c8      	movs	r4, #200	; 0xc8
 80137b8:	e79f      	b.n	80136fa <rcl_publisher_init+0x32>
 80137ba:	b1cb      	cbz	r3, 80137f0 <rcl_publisher_init+0x128>
 80137bc:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 80137c0:	b142      	cbz	r2, 80137d4 <rcl_publisher_init+0x10c>
 80137c2:	4638      	mov	r0, r7
 80137c4:	f7ff ff44 	bl	8013650 <rcl_node_get_rmw_handle>
 80137c8:	682b      	ldr	r3, [r5, #0]
 80137ca:	f8d3 10c4 	ldr.w	r1, [r3, #196]	; 0xc4
 80137ce:	f002 faeb 	bl	8015da8 <rmw_destroy_publisher>
 80137d2:	682b      	ldr	r3, [r5, #0]
 80137d4:	4618      	mov	r0, r3
 80137d6:	6d72      	ldr	r2, [r6, #84]	; 0x54
 80137d8:	6e31      	ldr	r1, [r6, #96]	; 0x60
 80137da:	2401      	movs	r4, #1
 80137dc:	4790      	blx	r2
 80137de:	2300      	movs	r3, #0
 80137e0:	602b      	str	r3, [r5, #0]
 80137e2:	e7db      	b.n	801379c <rcl_publisher_init+0xd4>
 80137e4:	2867      	cmp	r0, #103	; 0x67
 80137e6:	d007      	beq.n	80137f8 <rcl_publisher_init+0x130>
 80137e8:	2869      	cmp	r0, #105	; 0x69
 80137ea:	d005      	beq.n	80137f8 <rcl_publisher_init+0x130>
 80137ec:	280a      	cmp	r0, #10
 80137ee:	d001      	beq.n	80137f4 <rcl_publisher_init+0x12c>
 80137f0:	2401      	movs	r4, #1
 80137f2:	e7d3      	b.n	801379c <rcl_publisher_init+0xd4>
 80137f4:	240a      	movs	r4, #10
 80137f6:	e7d1      	b.n	801379c <rcl_publisher_init+0xd4>
 80137f8:	2467      	movs	r4, #103	; 0x67
 80137fa:	e7cf      	b.n	801379c <rcl_publisher_init+0xd4>

080137fc <rcl_publisher_get_default_options>:
 80137fc:	b570      	push	{r4, r5, r6, lr}
 80137fe:	4d14      	ldr	r5, [pc, #80]	; (8013850 <rcl_publisher_get_default_options+0x54>)
 8013800:	b088      	sub	sp, #32
 8013802:	4604      	mov	r4, r0
 8013804:	2250      	movs	r2, #80	; 0x50
 8013806:	4913      	ldr	r1, [pc, #76]	; (8013854 <rcl_publisher_get_default_options+0x58>)
 8013808:	4628      	mov	r0, r5
 801380a:	f00d fa10 	bl	8020c2e <memcpy>
 801380e:	a802      	add	r0, sp, #8
 8013810:	f001 fa9e 	bl	8014d50 <rcutils_get_default_allocator>
 8013814:	f10d 0c08 	add.w	ip, sp, #8
 8013818:	f105 0e50 	add.w	lr, r5, #80	; 0x50
 801381c:	466e      	mov	r6, sp
 801381e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013822:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8013826:	f8dc 3000 	ldr.w	r3, [ip]
 801382a:	4630      	mov	r0, r6
 801382c:	f8ce 3000 	str.w	r3, [lr]
 8013830:	f001 fcca 	bl	80151c8 <rmw_get_default_publisher_options>
 8013834:	f105 0364 	add.w	r3, r5, #100	; 0x64
 8013838:	2270      	movs	r2, #112	; 0x70
 801383a:	e896 0003 	ldmia.w	r6, {r0, r1}
 801383e:	e883 0003 	stmia.w	r3, {r0, r1}
 8013842:	4629      	mov	r1, r5
 8013844:	4620      	mov	r0, r4
 8013846:	f00d f9f2 	bl	8020c2e <memcpy>
 801384a:	4620      	mov	r0, r4
 801384c:	b008      	add	sp, #32
 801384e:	bd70      	pop	{r4, r5, r6, pc}
 8013850:	200122a0 	.word	0x200122a0
 8013854:	08024bd8 	.word	0x08024bd8

08013858 <rcl_publish>:
 8013858:	b1f8      	cbz	r0, 801389a <rcl_publish+0x42>
 801385a:	6803      	ldr	r3, [r0, #0]
 801385c:	b570      	push	{r4, r5, r6, lr}
 801385e:	4604      	mov	r4, r0
 8013860:	b1b3      	cbz	r3, 8013890 <rcl_publish+0x38>
 8013862:	4616      	mov	r6, r2
 8013864:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 8013868:	b192      	cbz	r2, 8013890 <rcl_publish+0x38>
 801386a:	f8d3 00c0 	ldr.w	r0, [r3, #192]	; 0xc0
 801386e:	460d      	mov	r5, r1
 8013870:	f007 fc7e 	bl	801b170 <rcl_context_is_valid>
 8013874:	b160      	cbz	r0, 8013890 <rcl_publish+0x38>
 8013876:	6823      	ldr	r3, [r4, #0]
 8013878:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
 801387c:	b140      	cbz	r0, 8013890 <rcl_publish+0x38>
 801387e:	b155      	cbz	r5, 8013896 <rcl_publish+0x3e>
 8013880:	4632      	mov	r2, r6
 8013882:	4629      	mov	r1, r5
 8013884:	f002 f938 	bl	8015af8 <rmw_publish>
 8013888:	3800      	subs	r0, #0
 801388a:	bf18      	it	ne
 801388c:	2001      	movne	r0, #1
 801388e:	bd70      	pop	{r4, r5, r6, pc}
 8013890:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8013894:	bd70      	pop	{r4, r5, r6, pc}
 8013896:	200b      	movs	r0, #11
 8013898:	bd70      	pop	{r4, r5, r6, pc}
 801389a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 801389e:	4770      	bx	lr

080138a0 <rcl_publisher_is_valid>:
 80138a0:	b1a0      	cbz	r0, 80138cc <rcl_publisher_is_valid+0x2c>
 80138a2:	6803      	ldr	r3, [r0, #0]
 80138a4:	b510      	push	{r4, lr}
 80138a6:	4604      	mov	r4, r0
 80138a8:	b173      	cbz	r3, 80138c8 <rcl_publisher_is_valid+0x28>
 80138aa:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 80138ae:	b15a      	cbz	r2, 80138c8 <rcl_publisher_is_valid+0x28>
 80138b0:	f8d3 00c0 	ldr.w	r0, [r3, #192]	; 0xc0
 80138b4:	f007 fc5c 	bl	801b170 <rcl_context_is_valid>
 80138b8:	b130      	cbz	r0, 80138c8 <rcl_publisher_is_valid+0x28>
 80138ba:	6823      	ldr	r3, [r4, #0]
 80138bc:	f8d3 00c4 	ldr.w	r0, [r3, #196]	; 0xc4
 80138c0:	3800      	subs	r0, #0
 80138c2:	bf18      	it	ne
 80138c4:	2001      	movne	r0, #1
 80138c6:	bd10      	pop	{r4, pc}
 80138c8:	2000      	movs	r0, #0
 80138ca:	bd10      	pop	{r4, pc}
 80138cc:	2000      	movs	r0, #0
 80138ce:	4770      	bx	lr

080138d0 <rcl_publisher_is_valid_except_context>:
 80138d0:	b130      	cbz	r0, 80138e0 <rcl_publisher_is_valid_except_context+0x10>
 80138d2:	6800      	ldr	r0, [r0, #0]
 80138d4:	b120      	cbz	r0, 80138e0 <rcl_publisher_is_valid_except_context+0x10>
 80138d6:	f8d0 00c4 	ldr.w	r0, [r0, #196]	; 0xc4
 80138da:	3800      	subs	r0, #0
 80138dc:	bf18      	it	ne
 80138de:	2001      	movne	r0, #1
 80138e0:	4770      	bx	lr
 80138e2:	bf00      	nop

080138e4 <rcl_get_zero_initialized_service>:
 80138e4:	4b01      	ldr	r3, [pc, #4]	; (80138ec <rcl_get_zero_initialized_service+0x8>)
 80138e6:	6818      	ldr	r0, [r3, #0]
 80138e8:	4770      	bx	lr
 80138ea:	bf00      	nop
 80138ec:	08024c28 	.word	0x08024c28

080138f0 <rcl_service_init>:
 80138f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80138f4:	b088      	sub	sp, #32
 80138f6:	9f10      	ldr	r7, [sp, #64]	; 0x40
 80138f8:	b1ff      	cbz	r7, 801393a <rcl_service_init+0x4a>
 80138fa:	f107 0a50 	add.w	sl, r7, #80	; 0x50
 80138fe:	4605      	mov	r5, r0
 8013900:	460e      	mov	r6, r1
 8013902:	4691      	mov	r9, r2
 8013904:	4650      	mov	r0, sl
 8013906:	4698      	mov	r8, r3
 8013908:	f001 fa30 	bl	8014d6c <rcutils_allocator_is_valid>
 801390c:	f080 0401 	eor.w	r4, r0, #1
 8013910:	b2e4      	uxtb	r4, r4
 8013912:	b994      	cbnz	r4, 801393a <rcl_service_init+0x4a>
 8013914:	b18d      	cbz	r5, 801393a <rcl_service_init+0x4a>
 8013916:	4630      	mov	r0, r6
 8013918:	f7ff fe78 	bl	801360c <rcl_node_is_valid>
 801391c:	2800      	cmp	r0, #0
 801391e:	d05d      	beq.n	80139dc <rcl_service_init+0xec>
 8013920:	f1b8 0f00 	cmp.w	r8, #0
 8013924:	d009      	beq.n	801393a <rcl_service_init+0x4a>
 8013926:	f1b9 0f00 	cmp.w	r9, #0
 801392a:	d006      	beq.n	801393a <rcl_service_init+0x4a>
 801392c:	682b      	ldr	r3, [r5, #0]
 801392e:	b14b      	cbz	r3, 8013944 <rcl_service_init+0x54>
 8013930:	2464      	movs	r4, #100	; 0x64
 8013932:	4620      	mov	r0, r4
 8013934:	b008      	add	sp, #32
 8013936:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801393a:	240b      	movs	r4, #11
 801393c:	4620      	mov	r0, r4
 801393e:	b008      	add	sp, #32
 8013940:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013944:	aa07      	add	r2, sp, #28
 8013946:	9304      	str	r3, [sp, #16]
 8013948:	9307      	str	r3, [sp, #28]
 801394a:	f107 0358 	add.w	r3, r7, #88	; 0x58
 801394e:	9205      	str	r2, [sp, #20]
 8013950:	2201      	movs	r2, #1
 8013952:	9203      	str	r2, [sp, #12]
 8013954:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8013958:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801395c:	4641      	mov	r1, r8
 801395e:	4630      	mov	r0, r6
 8013960:	e89a 000c 	ldmia.w	sl, {r2, r3}
 8013964:	f007 fe40 	bl	801b5e8 <rcl_node_resolve_name>
 8013968:	2800      	cmp	r0, #0
 801396a:	d146      	bne.n	80139fa <rcl_service_init+0x10a>
 801396c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801396e:	f44f 7088 	mov.w	r0, #272	; 0x110
 8013972:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8013974:	4798      	blx	r3
 8013976:	6028      	str	r0, [r5, #0]
 8013978:	2800      	cmp	r0, #0
 801397a:	d046      	beq.n	8013a0a <rcl_service_init+0x11a>
 801397c:	4630      	mov	r0, r6
 801397e:	f7ff fe67 	bl	8013650 <rcl_node_get_rmw_handle>
 8013982:	463b      	mov	r3, r7
 8013984:	4649      	mov	r1, r9
 8013986:	9a07      	ldr	r2, [sp, #28]
 8013988:	682c      	ldr	r4, [r5, #0]
 801398a:	f002 fbb1 	bl	80160f0 <rmw_create_service>
 801398e:	682b      	ldr	r3, [r5, #0]
 8013990:	f8c4 0108 	str.w	r0, [r4, #264]	; 0x108
 8013994:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
 8013998:	b338      	cbz	r0, 80139ea <rcl_service_init+0xfa>
 801399a:	f103 0168 	add.w	r1, r3, #104	; 0x68
 801399e:	f002 fcd9 	bl	8016354 <rmw_service_request_subscription_get_actual_qos>
 80139a2:	bb00      	cbnz	r0, 80139e6 <rcl_service_init+0xf6>
 80139a4:	682b      	ldr	r3, [r5, #0]
 80139a6:	f103 01b8 	add.w	r1, r3, #184	; 0xb8
 80139aa:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
 80139ae:	f002 fcbd 	bl	801632c <rmw_service_response_publisher_get_actual_qos>
 80139b2:	4604      	mov	r4, r0
 80139b4:	b9b8      	cbnz	r0, 80139e6 <rcl_service_init+0xf6>
 80139b6:	6828      	ldr	r0, [r5, #0]
 80139b8:	2268      	movs	r2, #104	; 0x68
 80139ba:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 80139be:	4639      	mov	r1, r7
 80139c0:	f880 30b0 	strb.w	r3, [r0, #176]	; 0xb0
 80139c4:	f880 3100 	strb.w	r3, [r0, #256]	; 0x100
 80139c8:	f00d f931 	bl	8020c2e <memcpy>
 80139cc:	9807      	ldr	r0, [sp, #28]
 80139ce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80139d0:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80139d2:	4798      	blx	r3
 80139d4:	4620      	mov	r0, r4
 80139d6:	b008      	add	sp, #32
 80139d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80139dc:	24c8      	movs	r4, #200	; 0xc8
 80139de:	4620      	mov	r0, r4
 80139e0:	b008      	add	sp, #32
 80139e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80139e6:	682b      	ldr	r3, [r5, #0]
 80139e8:	b16b      	cbz	r3, 8013a06 <rcl_service_init+0x116>
 80139ea:	4618      	mov	r0, r3
 80139ec:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80139ee:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80139f0:	2401      	movs	r4, #1
 80139f2:	4790      	blx	r2
 80139f4:	2300      	movs	r3, #0
 80139f6:	602b      	str	r3, [r5, #0]
 80139f8:	e7e8      	b.n	80139cc <rcl_service_init+0xdc>
 80139fa:	f1a0 0368 	sub.w	r3, r0, #104	; 0x68
 80139fe:	2b01      	cmp	r3, #1
 8013a00:	d905      	bls.n	8013a0e <rcl_service_init+0x11e>
 8013a02:	280a      	cmp	r0, #10
 8013a04:	d001      	beq.n	8013a0a <rcl_service_init+0x11a>
 8013a06:	2401      	movs	r4, #1
 8013a08:	e7e0      	b.n	80139cc <rcl_service_init+0xdc>
 8013a0a:	240a      	movs	r4, #10
 8013a0c:	e7de      	b.n	80139cc <rcl_service_init+0xdc>
 8013a0e:	2468      	movs	r4, #104	; 0x68
 8013a10:	e7dc      	b.n	80139cc <rcl_service_init+0xdc>
 8013a12:	bf00      	nop

08013a14 <rcl_service_get_default_options>:
 8013a14:	b530      	push	{r4, r5, lr}
 8013a16:	4d0f      	ldr	r5, [pc, #60]	; (8013a54 <rcl_service_get_default_options+0x40>)
 8013a18:	b087      	sub	sp, #28
 8013a1a:	4604      	mov	r4, r0
 8013a1c:	2250      	movs	r2, #80	; 0x50
 8013a1e:	490e      	ldr	r1, [pc, #56]	; (8013a58 <rcl_service_get_default_options+0x44>)
 8013a20:	4628      	mov	r0, r5
 8013a22:	f00d f904 	bl	8020c2e <memcpy>
 8013a26:	4668      	mov	r0, sp
 8013a28:	f001 f992 	bl	8014d50 <rcutils_get_default_allocator>
 8013a2c:	46ec      	mov	ip, sp
 8013a2e:	f105 0e50 	add.w	lr, r5, #80	; 0x50
 8013a32:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013a36:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8013a3a:	f8dc 3000 	ldr.w	r3, [ip]
 8013a3e:	2268      	movs	r2, #104	; 0x68
 8013a40:	4629      	mov	r1, r5
 8013a42:	4620      	mov	r0, r4
 8013a44:	f8ce 3000 	str.w	r3, [lr]
 8013a48:	f00d f8f1 	bl	8020c2e <memcpy>
 8013a4c:	4620      	mov	r0, r4
 8013a4e:	b007      	add	sp, #28
 8013a50:	bd30      	pop	{r4, r5, pc}
 8013a52:	bf00      	nop
 8013a54:	20012310 	.word	0x20012310
 8013a58:	08024c30 	.word	0x08024c30

08013a5c <rcl_service_get_rmw_handle>:
 8013a5c:	b118      	cbz	r0, 8013a66 <rcl_service_get_rmw_handle+0xa>
 8013a5e:	6800      	ldr	r0, [r0, #0]
 8013a60:	b108      	cbz	r0, 8013a66 <rcl_service_get_rmw_handle+0xa>
 8013a62:	f8d0 0108 	ldr.w	r0, [r0, #264]	; 0x108
 8013a66:	4770      	bx	lr

08013a68 <rcl_take_request>:
 8013a68:	b570      	push	{r4, r5, r6, lr}
 8013a6a:	468e      	mov	lr, r1
 8013a6c:	b08c      	sub	sp, #48	; 0x30
 8013a6e:	460c      	mov	r4, r1
 8013a70:	4616      	mov	r6, r2
 8013a72:	f10d 0c18 	add.w	ip, sp, #24
 8013a76:	4605      	mov	r5, r0
 8013a78:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8013a7c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013a80:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8013a84:	e88c 0003 	stmia.w	ip, {r0, r1}
 8013a88:	b30d      	cbz	r5, 8013ace <rcl_take_request+0x66>
 8013a8a:	682b      	ldr	r3, [r5, #0]
 8013a8c:	b1fb      	cbz	r3, 8013ace <rcl_take_request+0x66>
 8013a8e:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
 8013a92:	b1e0      	cbz	r0, 8013ace <rcl_take_request+0x66>
 8013a94:	b336      	cbz	r6, 8013ae4 <rcl_take_request+0x7c>
 8013a96:	2300      	movs	r3, #0
 8013a98:	4632      	mov	r2, r6
 8013a9a:	a902      	add	r1, sp, #8
 8013a9c:	f88d 3007 	strb.w	r3, [sp, #7]
 8013aa0:	f10d 0307 	add.w	r3, sp, #7
 8013aa4:	f002 fa22 	bl	8015eec <rmw_take_request>
 8013aa8:	4605      	mov	r5, r0
 8013aaa:	b198      	cbz	r0, 8013ad4 <rcl_take_request+0x6c>
 8013aac:	280a      	cmp	r0, #10
 8013aae:	bf18      	it	ne
 8013ab0:	2501      	movne	r5, #1
 8013ab2:	f10d 0e18 	add.w	lr, sp, #24
 8013ab6:	46a4      	mov	ip, r4
 8013ab8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 8013abc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8013ac0:	e89e 0003 	ldmia.w	lr, {r0, r1}
 8013ac4:	e88c 0003 	stmia.w	ip, {r0, r1}
 8013ac8:	4628      	mov	r0, r5
 8013aca:	b00c      	add	sp, #48	; 0x30
 8013acc:	bd70      	pop	{r4, r5, r6, pc}
 8013ace:	f44f 7516 	mov.w	r5, #600	; 0x258
 8013ad2:	e7ee      	b.n	8013ab2 <rcl_take_request+0x4a>
 8013ad4:	f89d 2007 	ldrb.w	r2, [sp, #7]
 8013ad8:	f240 2359 	movw	r3, #601	; 0x259
 8013adc:	2a00      	cmp	r2, #0
 8013ade:	bf08      	it	eq
 8013ae0:	461d      	moveq	r5, r3
 8013ae2:	e7e6      	b.n	8013ab2 <rcl_take_request+0x4a>
 8013ae4:	250b      	movs	r5, #11
 8013ae6:	e7e4      	b.n	8013ab2 <rcl_take_request+0x4a>

08013ae8 <rcl_send_response>:
 8013ae8:	b170      	cbz	r0, 8013b08 <rcl_send_response+0x20>
 8013aea:	6800      	ldr	r0, [r0, #0]
 8013aec:	b160      	cbz	r0, 8013b08 <rcl_send_response+0x20>
 8013aee:	f8d0 0108 	ldr.w	r0, [r0, #264]	; 0x108
 8013af2:	b148      	cbz	r0, 8013b08 <rcl_send_response+0x20>
 8013af4:	b169      	cbz	r1, 8013b12 <rcl_send_response+0x2a>
 8013af6:	b510      	push	{r4, lr}
 8013af8:	b14a      	cbz	r2, 8013b0e <rcl_send_response+0x26>
 8013afa:	f002 fa55 	bl	8015fa8 <rmw_send_response>
 8013afe:	b110      	cbz	r0, 8013b06 <rcl_send_response+0x1e>
 8013b00:	2802      	cmp	r0, #2
 8013b02:	bf18      	it	ne
 8013b04:	2001      	movne	r0, #1
 8013b06:	bd10      	pop	{r4, pc}
 8013b08:	f44f 7016 	mov.w	r0, #600	; 0x258
 8013b0c:	4770      	bx	lr
 8013b0e:	200b      	movs	r0, #11
 8013b10:	bd10      	pop	{r4, pc}
 8013b12:	200b      	movs	r0, #11
 8013b14:	4770      	bx	lr
 8013b16:	bf00      	nop

08013b18 <rcl_service_is_valid>:
 8013b18:	b130      	cbz	r0, 8013b28 <rcl_service_is_valid+0x10>
 8013b1a:	6800      	ldr	r0, [r0, #0]
 8013b1c:	b120      	cbz	r0, 8013b28 <rcl_service_is_valid+0x10>
 8013b1e:	f8d0 0108 	ldr.w	r0, [r0, #264]	; 0x108
 8013b22:	3800      	subs	r0, #0
 8013b24:	bf18      	it	ne
 8013b26:	2001      	movne	r0, #1
 8013b28:	4770      	bx	lr
 8013b2a:	bf00      	nop

08013b2c <rcl_get_zero_initialized_subscription>:
 8013b2c:	4b01      	ldr	r3, [pc, #4]	; (8013b34 <rcl_get_zero_initialized_subscription+0x8>)
 8013b2e:	6818      	ldr	r0, [r3, #0]
 8013b30:	4770      	bx	lr
 8013b32:	bf00      	nop
 8013b34:	08024c80 	.word	0x08024c80

08013b38 <rcl_subscription_init>:
 8013b38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013b3c:	b088      	sub	sp, #32
 8013b3e:	9f10      	ldr	r7, [sp, #64]	; 0x40
 8013b40:	b1ff      	cbz	r7, 8013b82 <rcl_subscription_init+0x4a>
 8013b42:	f107 0a50 	add.w	sl, r7, #80	; 0x50
 8013b46:	4605      	mov	r5, r0
 8013b48:	460e      	mov	r6, r1
 8013b4a:	4691      	mov	r9, r2
 8013b4c:	4650      	mov	r0, sl
 8013b4e:	4698      	mov	r8, r3
 8013b50:	f001 f90c 	bl	8014d6c <rcutils_allocator_is_valid>
 8013b54:	f080 0401 	eor.w	r4, r0, #1
 8013b58:	b2e4      	uxtb	r4, r4
 8013b5a:	b994      	cbnz	r4, 8013b82 <rcl_subscription_init+0x4a>
 8013b5c:	b18d      	cbz	r5, 8013b82 <rcl_subscription_init+0x4a>
 8013b5e:	4630      	mov	r0, r6
 8013b60:	f7ff fd54 	bl	801360c <rcl_node_is_valid>
 8013b64:	2800      	cmp	r0, #0
 8013b66:	d055      	beq.n	8013c14 <rcl_subscription_init+0xdc>
 8013b68:	f1b9 0f00 	cmp.w	r9, #0
 8013b6c:	d009      	beq.n	8013b82 <rcl_subscription_init+0x4a>
 8013b6e:	f1b8 0f00 	cmp.w	r8, #0
 8013b72:	d006      	beq.n	8013b82 <rcl_subscription_init+0x4a>
 8013b74:	682b      	ldr	r3, [r5, #0]
 8013b76:	b14b      	cbz	r3, 8013b8c <rcl_subscription_init+0x54>
 8013b78:	2464      	movs	r4, #100	; 0x64
 8013b7a:	4620      	mov	r0, r4
 8013b7c:	b008      	add	sp, #32
 8013b7e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013b82:	240b      	movs	r4, #11
 8013b84:	4620      	mov	r0, r4
 8013b86:	b008      	add	sp, #32
 8013b88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013b8c:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8013b90:	aa07      	add	r2, sp, #28
 8013b92:	9307      	str	r3, [sp, #28]
 8013b94:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8013b98:	9205      	str	r2, [sp, #20]
 8013b9a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8013b9e:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8013ba2:	4641      	mov	r1, r8
 8013ba4:	4630      	mov	r0, r6
 8013ba6:	e89a 000c 	ldmia.w	sl, {r2, r3}
 8013baa:	f007 fd1d 	bl	801b5e8 <rcl_node_resolve_name>
 8013bae:	2800      	cmp	r0, #0
 8013bb0:	d15f      	bne.n	8013c72 <rcl_subscription_init+0x13a>
 8013bb2:	21c8      	movs	r1, #200	; 0xc8
 8013bb4:	2001      	movs	r0, #1
 8013bb6:	e9d7 3217 	ldrd	r3, r2, [r7, #92]	; 0x5c
 8013bba:	4798      	blx	r3
 8013bbc:	6028      	str	r0, [r5, #0]
 8013bbe:	2800      	cmp	r0, #0
 8013bc0:	d05f      	beq.n	8013c82 <rcl_subscription_init+0x14a>
 8013bc2:	4630      	mov	r0, r6
 8013bc4:	f7ff fd44 	bl	8013650 <rcl_node_get_rmw_handle>
 8013bc8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8013bcc:	4649      	mov	r1, r9
 8013bce:	9a07      	ldr	r2, [sp, #28]
 8013bd0:	9300      	str	r3, [sp, #0]
 8013bd2:	463b      	mov	r3, r7
 8013bd4:	682c      	ldr	r4, [r5, #0]
 8013bd6:	f002 fbd1 	bl	801637c <rmw_create_subscription>
 8013bda:	f8c4 00c0 	str.w	r0, [r4, #192]	; 0xc0
 8013bde:	682c      	ldr	r4, [r5, #0]
 8013be0:	f8d4 00c0 	ldr.w	r0, [r4, #192]	; 0xc0
 8013be4:	b348      	cbz	r0, 8013c3a <rcl_subscription_init+0x102>
 8013be6:	f104 0170 	add.w	r1, r4, #112	; 0x70
 8013bea:	f002 fcbd 	bl	8016568 <rmw_subscription_get_actual_qos>
 8013bee:	4604      	mov	r4, r0
 8013bf0:	b9a8      	cbnz	r0, 8013c1e <rcl_subscription_init+0xe6>
 8013bf2:	6828      	ldr	r0, [r5, #0]
 8013bf4:	2270      	movs	r2, #112	; 0x70
 8013bf6:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8013bfa:	4639      	mov	r1, r7
 8013bfc:	f880 30b8 	strb.w	r3, [r0, #184]	; 0xb8
 8013c00:	f00d f815 	bl	8020c2e <memcpy>
 8013c04:	9807      	ldr	r0, [sp, #28]
 8013c06:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8013c08:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8013c0a:	4798      	blx	r3
 8013c0c:	4620      	mov	r0, r4
 8013c0e:	b008      	add	sp, #32
 8013c10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013c14:	24c8      	movs	r4, #200	; 0xc8
 8013c16:	4620      	mov	r0, r4
 8013c18:	b008      	add	sp, #32
 8013c1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013c1e:	682c      	ldr	r4, [r5, #0]
 8013c20:	b36c      	cbz	r4, 8013c7e <rcl_subscription_init+0x146>
 8013c22:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
 8013c26:	b14b      	cbz	r3, 8013c3c <rcl_subscription_init+0x104>
 8013c28:	4630      	mov	r0, r6
 8013c2a:	f7ff fd11 	bl	8013650 <rcl_node_get_rmw_handle>
 8013c2e:	682b      	ldr	r3, [r5, #0]
 8013c30:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8013c34:	f002 fcac 	bl	8016590 <rmw_destroy_subscription>
 8013c38:	682c      	ldr	r4, [r5, #0]
 8013c3a:	b194      	cbz	r4, 8013c62 <rcl_subscription_init+0x12a>
 8013c3c:	f104 0650 	add.w	r6, r4, #80	; 0x50
 8013c40:	4630      	mov	r0, r6
 8013c42:	f001 f893 	bl	8014d6c <rcutils_allocator_is_valid>
 8013c46:	b158      	cbz	r0, 8013c60 <rcl_subscription_init+0x128>
 8013c48:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8013c4a:	b148      	cbz	r0, 8013c60 <rcl_subscription_init+0x128>
 8013c4c:	4631      	mov	r1, r6
 8013c4e:	f001 fac3 	bl	80151d8 <rmw_subscription_content_filter_options_fini>
 8013c52:	4606      	mov	r6, r0
 8013c54:	b9c8      	cbnz	r0, 8013c8a <rcl_subscription_init+0x152>
 8013c56:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8013c58:	6e21      	ldr	r1, [r4, #96]	; 0x60
 8013c5a:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8013c5c:	4798      	blx	r3
 8013c5e:	66e6      	str	r6, [r4, #108]	; 0x6c
 8013c60:	682c      	ldr	r4, [r5, #0]
 8013c62:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8013c64:	4620      	mov	r0, r4
 8013c66:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8013c68:	2401      	movs	r4, #1
 8013c6a:	4798      	blx	r3
 8013c6c:	2300      	movs	r3, #0
 8013c6e:	602b      	str	r3, [r5, #0]
 8013c70:	e7c8      	b.n	8013c04 <rcl_subscription_init+0xcc>
 8013c72:	2867      	cmp	r0, #103	; 0x67
 8013c74:	d007      	beq.n	8013c86 <rcl_subscription_init+0x14e>
 8013c76:	2869      	cmp	r0, #105	; 0x69
 8013c78:	d005      	beq.n	8013c86 <rcl_subscription_init+0x14e>
 8013c7a:	280a      	cmp	r0, #10
 8013c7c:	d001      	beq.n	8013c82 <rcl_subscription_init+0x14a>
 8013c7e:	2401      	movs	r4, #1
 8013c80:	e7c0      	b.n	8013c04 <rcl_subscription_init+0xcc>
 8013c82:	240a      	movs	r4, #10
 8013c84:	e7be      	b.n	8013c04 <rcl_subscription_init+0xcc>
 8013c86:	2467      	movs	r4, #103	; 0x67
 8013c88:	e7bc      	b.n	8013c04 <rcl_subscription_init+0xcc>
 8013c8a:	f007 fa53 	bl	801b134 <rcl_convert_rmw_ret_to_rcl_ret>
 8013c8e:	682c      	ldr	r4, [r5, #0]
 8013c90:	e7e7      	b.n	8013c62 <rcl_subscription_init+0x12a>
 8013c92:	bf00      	nop

08013c94 <rcl_subscription_get_default_options>:
 8013c94:	b570      	push	{r4, r5, r6, lr}
 8013c96:	4d14      	ldr	r5, [pc, #80]	; (8013ce8 <rcl_subscription_get_default_options+0x54>)
 8013c98:	b08a      	sub	sp, #40	; 0x28
 8013c9a:	4604      	mov	r4, r0
 8013c9c:	2250      	movs	r2, #80	; 0x50
 8013c9e:	4913      	ldr	r1, [pc, #76]	; (8013cec <rcl_subscription_get_default_options+0x58>)
 8013ca0:	4628      	mov	r0, r5
 8013ca2:	f00c ffc4 	bl	8020c2e <memcpy>
 8013ca6:	a804      	add	r0, sp, #16
 8013ca8:	f001 f852 	bl	8014d50 <rcutils_get_default_allocator>
 8013cac:	f10d 0c10 	add.w	ip, sp, #16
 8013cb0:	f105 0e50 	add.w	lr, r5, #80	; 0x50
 8013cb4:	466e      	mov	r6, sp
 8013cb6:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013cba:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8013cbe:	f8dc 3000 	ldr.w	r3, [ip]
 8013cc2:	4630      	mov	r0, r6
 8013cc4:	f8ce 3000 	str.w	r3, [lr]
 8013cc8:	f001 faa0 	bl	801520c <rmw_get_default_subscription_options>
 8013ccc:	f105 0364 	add.w	r3, r5, #100	; 0x64
 8013cd0:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 8013cd4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8013cd8:	2270      	movs	r2, #112	; 0x70
 8013cda:	4629      	mov	r1, r5
 8013cdc:	4620      	mov	r0, r4
 8013cde:	f00c ffa6 	bl	8020c2e <memcpy>
 8013ce2:	4620      	mov	r0, r4
 8013ce4:	b00a      	add	sp, #40	; 0x28
 8013ce6:	bd70      	pop	{r4, r5, r6, pc}
 8013ce8:	20012378 	.word	0x20012378
 8013cec:	08024c88 	.word	0x08024c88

08013cf0 <rcl_take>:
 8013cf0:	2800      	cmp	r0, #0
 8013cf2:	d049      	beq.n	8013d88 <rcl_take+0x98>
 8013cf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013cf8:	4615      	mov	r5, r2
 8013cfa:	6802      	ldr	r2, [r0, #0]
 8013cfc:	b0a4      	sub	sp, #144	; 0x90
 8013cfe:	4604      	mov	r4, r0
 8013d00:	2a00      	cmp	r2, #0
 8013d02:	d039      	beq.n	8013d78 <rcl_take+0x88>
 8013d04:	461f      	mov	r7, r3
 8013d06:	f8d2 30c0 	ldr.w	r3, [r2, #192]	; 0xc0
 8013d0a:	b3ab      	cbz	r3, 8013d78 <rcl_take+0x88>
 8013d0c:	460e      	mov	r6, r1
 8013d0e:	2900      	cmp	r1, #0
 8013d10:	d038      	beq.n	8013d84 <rcl_take+0x94>
 8013d12:	2d00      	cmp	r5, #0
 8013d14:	d03c      	beq.n	8013d90 <rcl_take+0xa0>
 8013d16:	a802      	add	r0, sp, #8
 8013d18:	f04f 0800 	mov.w	r8, #0
 8013d1c:	f001 fa7c 	bl	8015218 <rmw_get_zero_initialized_message_info>
 8013d20:	f10d 0c08 	add.w	ip, sp, #8
 8013d24:	46ae      	mov	lr, r5
 8013d26:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013d2a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8013d2e:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013d32:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8013d36:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8013d3a:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 8013d3e:	e89c 000f 	ldmia.w	ip, {r0, r1, r2, r3}
 8013d42:	e88e 000f 	stmia.w	lr, {r0, r1, r2, r3}
 8013d46:	f88d 804f 	strb.w	r8, [sp, #79]	; 0x4f
 8013d4a:	462b      	mov	r3, r5
 8013d4c:	6820      	ldr	r0, [r4, #0]
 8013d4e:	f10d 024f 	add.w	r2, sp, #79	; 0x4f
 8013d52:	4631      	mov	r1, r6
 8013d54:	f8d0 00c0 	ldr.w	r0, [r0, #192]	; 0xc0
 8013d58:	9700      	str	r7, [sp, #0]
 8013d5a:	f002 fc7b 	bl	8016654 <rmw_take_with_info>
 8013d5e:	4603      	mov	r3, r0
 8013d60:	b9c0      	cbnz	r0, 8013d94 <rcl_take+0xa4>
 8013d62:	f89d 104f 	ldrb.w	r1, [sp, #79]	; 0x4f
 8013d66:	f240 1291 	movw	r2, #401	; 0x191
 8013d6a:	2900      	cmp	r1, #0
 8013d6c:	bf08      	it	eq
 8013d6e:	4613      	moveq	r3, r2
 8013d70:	4618      	mov	r0, r3
 8013d72:	b024      	add	sp, #144	; 0x90
 8013d74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013d78:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8013d7c:	4618      	mov	r0, r3
 8013d7e:	b024      	add	sp, #144	; 0x90
 8013d80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013d84:	230b      	movs	r3, #11
 8013d86:	e7f3      	b.n	8013d70 <rcl_take+0x80>
 8013d88:	f44f 73c8 	mov.w	r3, #400	; 0x190
 8013d8c:	4618      	mov	r0, r3
 8013d8e:	4770      	bx	lr
 8013d90:	ad14      	add	r5, sp, #80	; 0x50
 8013d92:	e7c0      	b.n	8013d16 <rcl_take+0x26>
 8013d94:	f007 f9ce 	bl	801b134 <rcl_convert_rmw_ret_to_rcl_ret>
 8013d98:	4603      	mov	r3, r0
 8013d9a:	e7e9      	b.n	8013d70 <rcl_take+0x80>

08013d9c <rcl_subscription_get_rmw_handle>:
 8013d9c:	b118      	cbz	r0, 8013da6 <rcl_subscription_get_rmw_handle+0xa>
 8013d9e:	6800      	ldr	r0, [r0, #0]
 8013da0:	b108      	cbz	r0, 8013da6 <rcl_subscription_get_rmw_handle+0xa>
 8013da2:	f8d0 00c0 	ldr.w	r0, [r0, #192]	; 0xc0
 8013da6:	4770      	bx	lr

08013da8 <rcl_subscription_is_valid>:
 8013da8:	b130      	cbz	r0, 8013db8 <rcl_subscription_is_valid+0x10>
 8013daa:	6800      	ldr	r0, [r0, #0]
 8013dac:	b120      	cbz	r0, 8013db8 <rcl_subscription_is_valid+0x10>
 8013dae:	f8d0 00c0 	ldr.w	r0, [r0, #192]	; 0xc0
 8013db2:	3800      	subs	r0, #0
 8013db4:	bf18      	it	ne
 8013db6:	2001      	movne	r0, #1
 8013db8:	4770      	bx	lr
 8013dba:	bf00      	nop

08013dbc <_rclc_check_for_new_data>:
 8013dbc:	2800      	cmp	r0, #0
 8013dbe:	d046      	beq.n	8013e4e <_rclc_check_for_new_data+0x92>
 8013dc0:	4603      	mov	r3, r0
 8013dc2:	b530      	push	{r4, r5, lr}
 8013dc4:	7802      	ldrb	r2, [r0, #0]
 8013dc6:	b085      	sub	sp, #20
 8013dc8:	2a0a      	cmp	r2, #10
 8013dca:	d842      	bhi.n	8013e52 <_rclc_check_for_new_data+0x96>
 8013dcc:	e8df f002 	tbb	[pc, r2]
 8013dd0:	14181212 	.word	0x14181212
 8013dd4:	06060614 	.word	0x06060614
 8013dd8:	2e1a      	.short	0x2e1a
 8013dda:	16          	.byte	0x16
 8013ddb:	00          	.byte	0x00
 8013ddc:	6a0a      	ldr	r2, [r1, #32]
 8013dde:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8013de0:	2000      	movs	r0, #0
 8013de2:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8013de6:	1a12      	subs	r2, r2, r0
 8013de8:	bf18      	it	ne
 8013dea:	2201      	movne	r2, #1
 8013dec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8013df0:	b005      	add	sp, #20
 8013df2:	bd30      	pop	{r4, r5, pc}
 8013df4:	680a      	ldr	r2, [r1, #0]
 8013df6:	e7f2      	b.n	8013dde <_rclc_check_for_new_data+0x22>
 8013df8:	698a      	ldr	r2, [r1, #24]
 8013dfa:	e7f0      	b.n	8013dde <_rclc_check_for_new_data+0x22>
 8013dfc:	688a      	ldr	r2, [r1, #8]
 8013dfe:	e7ee      	b.n	8013dde <_rclc_check_for_new_data+0x22>
 8013e00:	690a      	ldr	r2, [r1, #16]
 8013e02:	e7ec      	b.n	8013dde <_rclc_check_for_new_data+0x22>
 8013e04:	685c      	ldr	r4, [r3, #4]
 8013e06:	4608      	mov	r0, r1
 8013e08:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8013e0c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013e10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8013e14:	f104 0110 	add.w	r1, r4, #16
 8013e18:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8013e1c:	9500      	str	r5, [sp, #0]
 8013e1e:	f104 0341 	add.w	r3, r4, #65	; 0x41
 8013e22:	f104 0240 	add.w	r2, r4, #64	; 0x40
 8013e26:	f008 ff4b 	bl	801ccc0 <rcl_action_client_wait_set_get_entities_ready>
 8013e2a:	e7e1      	b.n	8013df0 <_rclc_check_for_new_data+0x34>
 8013e2c:	685c      	ldr	r4, [r3, #4]
 8013e2e:	4608      	mov	r0, r1
 8013e30:	f104 0222 	add.w	r2, r4, #34	; 0x22
 8013e34:	f104 0123 	add.w	r1, r4, #35	; 0x23
 8013e38:	f104 0321 	add.w	r3, r4, #33	; 0x21
 8013e3c:	e9cd 2100 	strd	r2, r1, [sp]
 8013e40:	f104 0220 	add.w	r2, r4, #32
 8013e44:	f104 0110 	add.w	r1, r4, #16
 8013e48:	f009 f952 	bl	801d0f0 <rcl_action_server_wait_set_get_entities_ready>
 8013e4c:	e7d0      	b.n	8013df0 <_rclc_check_for_new_data+0x34>
 8013e4e:	200b      	movs	r0, #11
 8013e50:	4770      	bx	lr
 8013e52:	2001      	movs	r0, #1
 8013e54:	e7cc      	b.n	8013df0 <_rclc_check_for_new_data+0x34>
 8013e56:	bf00      	nop

08013e58 <_rclc_take_new_data>:
 8013e58:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013e5a:	b09b      	sub	sp, #108	; 0x6c
 8013e5c:	2800      	cmp	r0, #0
 8013e5e:	f000 8088 	beq.w	8013f72 <_rclc_take_new_data+0x11a>
 8013e62:	7803      	ldrb	r3, [r0, #0]
 8013e64:	4604      	mov	r4, r0
 8013e66:	2b0a      	cmp	r3, #10
 8013e68:	f200 8167 	bhi.w	801413a <_rclc_take_new_data+0x2e2>
 8013e6c:	e8df f003 	tbb	[pc, r3]
 8013e70:	44152d2d 	.word	0x44152d2d
 8013e74:	19191944 	.word	0x19191944
 8013e78:	065a      	.short	0x065a
 8013e7a:	15          	.byte	0x15
 8013e7b:	00          	.byte	0x00
 8013e7c:	6840      	ldr	r0, [r0, #4]
 8013e7e:	f890 3020 	ldrb.w	r3, [r0, #32]
 8013e82:	2b00      	cmp	r3, #0
 8013e84:	f040 80b2 	bne.w	8013fec <_rclc_take_new_data+0x194>
 8013e88:	f890 3022 	ldrb.w	r3, [r0, #34]	; 0x22
 8013e8c:	2b00      	cmp	r3, #0
 8013e8e:	f040 80e4 	bne.w	801405a <_rclc_take_new_data+0x202>
 8013e92:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8013e96:	2b00      	cmp	r3, #0
 8013e98:	d16f      	bne.n	8013f7a <_rclc_take_new_data+0x122>
 8013e9a:	2500      	movs	r5, #0
 8013e9c:	4628      	mov	r0, r5
 8013e9e:	b01b      	add	sp, #108	; 0x6c
 8013ea0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013ea2:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8013ea4:	6a0b      	ldr	r3, [r1, #32]
 8013ea6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013eaa:	2b00      	cmp	r3, #0
 8013eac:	d0f5      	beq.n	8013e9a <_rclc_take_new_data+0x42>
 8013eae:	6882      	ldr	r2, [r0, #8]
 8013eb0:	f100 0110 	add.w	r1, r0, #16
 8013eb4:	6840      	ldr	r0, [r0, #4]
 8013eb6:	f7ff fdd7 	bl	8013a68 <rcl_take_request>
 8013eba:	4605      	mov	r5, r0
 8013ebc:	2800      	cmp	r0, #0
 8013ebe:	d0ec      	beq.n	8013e9a <_rclc_take_new_data+0x42>
 8013ec0:	f240 2359 	movw	r3, #601	; 0x259
 8013ec4:	4298      	cmp	r0, r3
 8013ec6:	d013      	beq.n	8013ef0 <_rclc_take_new_data+0x98>
 8013ec8:	e029      	b.n	8013f1e <_rclc_take_new_data+0xc6>
 8013eca:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8013ecc:	680b      	ldr	r3, [r1, #0]
 8013ece:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013ed2:	2b00      	cmp	r3, #0
 8013ed4:	d0e1      	beq.n	8013e9a <_rclc_take_new_data+0x42>
 8013ed6:	2300      	movs	r3, #0
 8013ed8:	aa0a      	add	r2, sp, #40	; 0x28
 8013eda:	e9d0 0101 	ldrd	r0, r1, [r0, #4]
 8013ede:	f7ff ff07 	bl	8013cf0 <rcl_take>
 8013ee2:	4605      	mov	r5, r0
 8013ee4:	2800      	cmp	r0, #0
 8013ee6:	d0d9      	beq.n	8013e9c <_rclc_take_new_data+0x44>
 8013ee8:	f240 1391 	movw	r3, #401	; 0x191
 8013eec:	4298      	cmp	r0, r3
 8013eee:	d116      	bne.n	8013f1e <_rclc_take_new_data+0xc6>
 8013ef0:	2300      	movs	r3, #0
 8013ef2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
 8013ef6:	e7d1      	b.n	8013e9c <_rclc_take_new_data+0x44>
 8013ef8:	6b42      	ldr	r2, [r0, #52]	; 0x34
 8013efa:	698b      	ldr	r3, [r1, #24]
 8013efc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013f00:	2b00      	cmp	r3, #0
 8013f02:	d0ca      	beq.n	8013e9a <_rclc_take_new_data+0x42>
 8013f04:	6882      	ldr	r2, [r0, #8]
 8013f06:	f100 0110 	add.w	r1, r0, #16
 8013f0a:	6840      	ldr	r0, [r0, #4]
 8013f0c:	f007 f8c0 	bl	801b090 <rcl_take_response>
 8013f10:	4605      	mov	r5, r0
 8013f12:	2800      	cmp	r0, #0
 8013f14:	d0c1      	beq.n	8013e9a <_rclc_take_new_data+0x42>
 8013f16:	f240 13f5 	movw	r3, #501	; 0x1f5
 8013f1a:	4298      	cmp	r0, r3
 8013f1c:	d0be      	beq.n	8013e9c <_rclc_take_new_data+0x44>
 8013f1e:	f000 ff63 	bl	8014de8 <rcutils_reset_error>
 8013f22:	e7bb      	b.n	8013e9c <_rclc_take_new_data+0x44>
 8013f24:	6840      	ldr	r0, [r0, #4]
 8013f26:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 8013f2a:	2b00      	cmp	r3, #0
 8013f2c:	d17d      	bne.n	801402a <_rclc_take_new_data+0x1d2>
 8013f2e:	69c3      	ldr	r3, [r0, #28]
 8013f30:	b11b      	cbz	r3, 8013f3a <_rclc_take_new_data+0xe2>
 8013f32:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8013f36:	2b00      	cmp	r3, #0
 8013f38:	d144      	bne.n	8013fc4 <_rclc_take_new_data+0x16c>
 8013f3a:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 8013f3e:	2b00      	cmp	r3, #0
 8013f40:	f040 80ac 	bne.w	801409c <_rclc_take_new_data+0x244>
 8013f44:	f890 3043 	ldrb.w	r3, [r0, #67]	; 0x43
 8013f48:	2b00      	cmp	r3, #0
 8013f4a:	d0a6      	beq.n	8013e9a <_rclc_take_new_data+0x42>
 8013f4c:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
 8013f4e:	a90a      	add	r1, sp, #40	; 0x28
 8013f50:	3010      	adds	r0, #16
 8013f52:	f008 fd8d 	bl	801ca70 <rcl_action_take_result_response>
 8013f56:	4605      	mov	r5, r0
 8013f58:	2800      	cmp	r0, #0
 8013f5a:	d1e0      	bne.n	8013f1e <_rclc_take_new_data+0xc6>
 8013f5c:	6860      	ldr	r0, [r4, #4]
 8013f5e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8013f62:	f009 f9f5 	bl	801d350 <rclc_action_find_handle_by_result_request_sequence_number>
 8013f66:	2800      	cmp	r0, #0
 8013f68:	d098      	beq.n	8013e9c <_rclc_take_new_data+0x44>
 8013f6a:	2301      	movs	r3, #1
 8013f6c:	f880 3023 	strb.w	r3, [r0, #35]	; 0x23
 8013f70:	e794      	b.n	8013e9c <_rclc_take_new_data+0x44>
 8013f72:	250b      	movs	r5, #11
 8013f74:	4628      	mov	r0, r5
 8013f76:	b01b      	add	sp, #108	; 0x6c
 8013f78:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8013f7a:	ae04      	add	r6, sp, #16
 8013f7c:	3010      	adds	r0, #16
 8013f7e:	aa0a      	add	r2, sp, #40	; 0x28
 8013f80:	4631      	mov	r1, r6
 8013f82:	f008 ffe9 	bl	801cf58 <rcl_action_take_cancel_request>
 8013f86:	4605      	mov	r5, r0
 8013f88:	2800      	cmp	r0, #0
 8013f8a:	d1c8      	bne.n	8013f1e <_rclc_take_new_data+0xc6>
 8013f8c:	a90a      	add	r1, sp, #40	; 0x28
 8013f8e:	6860      	ldr	r0, [r4, #4]
 8013f90:	f009 f99e 	bl	801d2d0 <rclc_action_find_goal_handle_by_uuid>
 8013f94:	4607      	mov	r7, r0
 8013f96:	2800      	cmp	r0, #0
 8013f98:	f000 80bb 	beq.w	8014112 <_rclc_take_new_data+0x2ba>
 8013f9c:	2101      	movs	r1, #1
 8013f9e:	f990 0008 	ldrsb.w	r0, [r0, #8]
 8013fa2:	f009 f91f 	bl	801d1e4 <rcl_action_transition_goal_state>
 8013fa6:	2803      	cmp	r0, #3
 8013fa8:	4684      	mov	ip, r0
 8013faa:	f040 80a7 	bne.w	80140fc <_rclc_take_new_data+0x2a4>
 8013fae:	f107 0458 	add.w	r4, r7, #88	; 0x58
 8013fb2:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8013fb4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013fb6:	e896 0003 	ldmia.w	r6, {r0, r1}
 8013fba:	e884 0003 	stmia.w	r4, {r0, r1}
 8013fbe:	f887 c008 	strb.w	ip, [r7, #8]
 8013fc2:	e76b      	b.n	8013e9c <_rclc_take_new_data+0x44>
 8013fc4:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8013fc6:	3010      	adds	r0, #16
 8013fc8:	f008 fdd2 	bl	801cb70 <rcl_action_take_feedback>
 8013fcc:	4605      	mov	r5, r0
 8013fce:	2800      	cmp	r0, #0
 8013fd0:	d1a5      	bne.n	8013f1e <_rclc_take_new_data+0xc6>
 8013fd2:	6860      	ldr	r0, [r4, #4]
 8013fd4:	6a81      	ldr	r1, [r0, #40]	; 0x28
 8013fd6:	f009 f97b 	bl	801d2d0 <rclc_action_find_goal_handle_by_uuid>
 8013fda:	4603      	mov	r3, r0
 8013fdc:	2800      	cmp	r0, #0
 8013fde:	f000 80a3 	beq.w	8014128 <_rclc_take_new_data+0x2d0>
 8013fe2:	2201      	movs	r2, #1
 8013fe4:	6860      	ldr	r0, [r4, #4]
 8013fe6:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 8013fea:	e7a6      	b.n	8013f3a <_rclc_take_new_data+0xe2>
 8013fec:	f009 f94a 	bl	801d284 <rclc_action_take_goal_handle>
 8013ff0:	4606      	mov	r6, r0
 8013ff2:	6860      	ldr	r0, [r4, #4]
 8013ff4:	2e00      	cmp	r6, #0
 8013ff6:	f43f af47 	beq.w	8013e88 <_rclc_take_new_data+0x30>
 8013ffa:	6070      	str	r0, [r6, #4]
 8013ffc:	f106 0128 	add.w	r1, r6, #40	; 0x28
 8014000:	69f2      	ldr	r2, [r6, #28]
 8014002:	3010      	adds	r0, #16
 8014004:	f008 fef2 	bl	801cdec <rcl_action_take_goal_request>
 8014008:	4605      	mov	r5, r0
 801400a:	2800      	cmp	r0, #0
 801400c:	f040 808e 	bne.w	801412c <_rclc_take_new_data+0x2d4>
 8014010:	69f7      	ldr	r7, [r6, #28]
 8014012:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8014014:	7235      	strb	r5, [r6, #8]
 8014016:	f8c6 0009 	str.w	r0, [r6, #9]
 801401a:	f8c6 100d 	str.w	r1, [r6, #13]
 801401e:	6860      	ldr	r0, [r4, #4]
 8014020:	f8c6 2011 	str.w	r2, [r6, #17]
 8014024:	f8c6 3015 	str.w	r3, [r6, #21]
 8014028:	e72e      	b.n	8013e88 <_rclc_take_new_data+0x30>
 801402a:	aa04      	add	r2, sp, #16
 801402c:	a90a      	add	r1, sp, #40	; 0x28
 801402e:	3010      	adds	r0, #16
 8014030:	f008 fca6 	bl	801c980 <rcl_action_take_goal_response>
 8014034:	4605      	mov	r5, r0
 8014036:	2800      	cmp	r0, #0
 8014038:	f47f af71 	bne.w	8013f1e <_rclc_take_new_data+0xc6>
 801403c:	6860      	ldr	r0, [r4, #4]
 801403e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8014042:	f009 f973 	bl	801d32c <rclc_action_find_handle_by_goal_request_sequence_number>
 8014046:	b130      	cbz	r0, 8014056 <_rclc_take_new_data+0x1fe>
 8014048:	f89d 3010 	ldrb.w	r3, [sp, #16]
 801404c:	2201      	movs	r2, #1
 801404e:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
 8014052:	f880 2020 	strb.w	r2, [r0, #32]
 8014056:	6860      	ldr	r0, [r4, #4]
 8014058:	e769      	b.n	8013f2e <_rclc_take_new_data+0xd6>
 801405a:	3010      	adds	r0, #16
 801405c:	aa04      	add	r2, sp, #16
 801405e:	a90a      	add	r1, sp, #40	; 0x28
 8014060:	f008 ff3a 	bl	801ced8 <rcl_action_take_result_request>
 8014064:	4605      	mov	r5, r0
 8014066:	2800      	cmp	r0, #0
 8014068:	f47f af59 	bne.w	8013f1e <_rclc_take_new_data+0xc6>
 801406c:	a904      	add	r1, sp, #16
 801406e:	6860      	ldr	r0, [r4, #4]
 8014070:	f009 f92e 	bl	801d2d0 <rclc_action_find_goal_handle_by_uuid>
 8014074:	4607      	mov	r7, r0
 8014076:	b160      	cbz	r0, 8014092 <_rclc_take_new_data+0x23a>
 8014078:	ad0a      	add	r5, sp, #40	; 0x28
 801407a:	f100 0640 	add.w	r6, r0, #64	; 0x40
 801407e:	f04f 0c02 	mov.w	ip, #2
 8014082:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8014084:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8014086:	e895 0003 	ldmia.w	r5, {r0, r1}
 801408a:	e886 0003 	stmia.w	r6, {r0, r1}
 801408e:	f887 c008 	strb.w	ip, [r7, #8]
 8014092:	6860      	ldr	r0, [r4, #4]
 8014094:	2300      	movs	r3, #0
 8014096:	f880 3022 	strb.w	r3, [r0, #34]	; 0x22
 801409a:	e6fa      	b.n	8013e92 <_rclc_take_new_data+0x3a>
 801409c:	f100 0230 	add.w	r2, r0, #48	; 0x30
 80140a0:	a90a      	add	r1, sp, #40	; 0x28
 80140a2:	3010      	adds	r0, #16
 80140a4:	f008 fd24 	bl	801caf0 <rcl_action_take_cancel_response>
 80140a8:	4605      	mov	r5, r0
 80140aa:	2800      	cmp	r0, #0
 80140ac:	f47f af37 	bne.w	8013f1e <_rclc_take_new_data+0xc6>
 80140b0:	6860      	ldr	r0, [r4, #4]
 80140b2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80140b6:	f009 f95d 	bl	801d374 <rclc_action_find_handle_by_cancel_request_sequence_number>
 80140ba:	4606      	mov	r6, r0
 80140bc:	6860      	ldr	r0, [r4, #4]
 80140be:	2e00      	cmp	r6, #0
 80140c0:	f43f af40 	beq.w	8013f44 <_rclc_take_new_data+0xec>
 80140c4:	2701      	movs	r7, #1
 80140c6:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80140c8:	84b7      	strh	r7, [r6, #36]	; 0x24
 80140ca:	2b00      	cmp	r3, #0
 80140cc:	f43f af3a 	beq.w	8013f44 <_rclc_take_new_data+0xec>
 80140d0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80140d2:	eb05 0145 	add.w	r1, r5, r5, lsl #1
 80140d6:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 80140da:	f009 f8f9 	bl	801d2d0 <rclc_action_find_goal_handle_by_uuid>
 80140de:	b138      	cbz	r0, 80140f0 <_rclc_take_new_data+0x298>
 80140e0:	6860      	ldr	r0, [r4, #4]
 80140e2:	3501      	adds	r5, #1
 80140e4:	f886 7025 	strb.w	r7, [r6, #37]	; 0x25
 80140e8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80140ea:	42ab      	cmp	r3, r5
 80140ec:	d8f0      	bhi.n	80140d0 <_rclc_take_new_data+0x278>
 80140ee:	e729      	b.n	8013f44 <_rclc_take_new_data+0xec>
 80140f0:	6860      	ldr	r0, [r4, #4]
 80140f2:	3501      	adds	r5, #1
 80140f4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80140f6:	42ab      	cmp	r3, r5
 80140f8:	d8ea      	bhi.n	80140d0 <_rclc_take_new_data+0x278>
 80140fa:	e723      	b.n	8013f44 <_rclc_take_new_data+0xec>
 80140fc:	ab06      	add	r3, sp, #24
 80140fe:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8014100:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8014104:	2103      	movs	r1, #3
 8014106:	6860      	ldr	r0, [r4, #4]
 8014108:	e896 000c 	ldmia.w	r6, {r2, r3}
 801410c:	f009 f9a8 	bl	801d460 <rclc_action_server_goal_cancel_reject>
 8014110:	e6c4      	b.n	8013e9c <_rclc_take_new_data+0x44>
 8014112:	ab06      	add	r3, sp, #24
 8014114:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8014116:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 801411a:	2102      	movs	r1, #2
 801411c:	6860      	ldr	r0, [r4, #4]
 801411e:	e896 000c 	ldmia.w	r6, {r2, r3}
 8014122:	f009 f99d 	bl	801d460 <rclc_action_server_goal_cancel_reject>
 8014126:	e6b9      	b.n	8013e9c <_rclc_take_new_data+0x44>
 8014128:	6860      	ldr	r0, [r4, #4]
 801412a:	e706      	b.n	8013f3a <_rclc_take_new_data+0xe2>
 801412c:	4631      	mov	r1, r6
 801412e:	6860      	ldr	r0, [r4, #4]
 8014130:	f009 f8b8 	bl	801d2a4 <rclc_action_remove_used_goal_handle>
 8014134:	f000 fe58 	bl	8014de8 <rcutils_reset_error>
 8014138:	e6b0      	b.n	8013e9c <_rclc_take_new_data+0x44>
 801413a:	2501      	movs	r5, #1
 801413c:	e6ae      	b.n	8013e9c <_rclc_take_new_data+0x44>
 801413e:	bf00      	nop

08014140 <_rclc_execute.part.0>:
 8014140:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014142:	7803      	ldrb	r3, [r0, #0]
 8014144:	b085      	sub	sp, #20
 8014146:	4604      	mov	r4, r0
 8014148:	2b0a      	cmp	r3, #10
 801414a:	f200 8139 	bhi.w	80143c0 <_rclc_execute.part.0+0x280>
 801414e:	e8df f003 	tbb	[pc, r3]
 8014152:	4268      	.short	0x4268
 8014154:	06a75b4d 	.word	0x06a75b4d
 8014158:	721d0606 	.word	0x721d0606
 801415c:	62          	.byte	0x62
 801415d:	00          	.byte	0x00
 801415e:	2b06      	cmp	r3, #6
 8014160:	f000 8126 	beq.w	80143b0 <_rclc_execute.part.0+0x270>
 8014164:	2b07      	cmp	r3, #7
 8014166:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8014168:	f040 811c 	bne.w	80143a4 <_rclc_execute.part.0+0x264>
 801416c:	f104 0510 	add.w	r5, r4, #16
 8014170:	e9d0 120a 	ldrd	r1, r2, [r0, #40]	; 0x28
 8014174:	6880      	ldr	r0, [r0, #8]
 8014176:	4798      	blx	r3
 8014178:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 801417a:	4629      	mov	r1, r5
 801417c:	6860      	ldr	r0, [r4, #4]
 801417e:	f7ff fcb3 	bl	8013ae8 <rcl_send_response>
 8014182:	4604      	mov	r4, r0
 8014184:	b378      	cbz	r0, 80141e6 <_rclc_execute.part.0+0xa6>
 8014186:	f000 fe2f 	bl	8014de8 <rcutils_reset_error>
 801418a:	e02c      	b.n	80141e6 <_rclc_execute.part.0+0xa6>
 801418c:	6840      	ldr	r0, [r0, #4]
 801418e:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 8014192:	2b00      	cmp	r3, #0
 8014194:	f000 808e 	beq.w	80142b4 <_rclc_execute.part.0+0x174>
 8014198:	2600      	movs	r6, #0
 801419a:	2701      	movs	r7, #1
 801419c:	e004      	b.n	80141a8 <_rclc_execute.part.0+0x68>
 801419e:	f009 f84b 	bl	801d238 <rclc_action_send_result_request>
 80141a2:	b998      	cbnz	r0, 80141cc <_rclc_execute.part.0+0x8c>
 80141a4:	722f      	strb	r7, [r5, #8]
 80141a6:	6860      	ldr	r0, [r4, #4]
 80141a8:	f009 f8f6 	bl	801d398 <rclc_action_find_first_handle_with_goal_response>
 80141ac:	4605      	mov	r5, r0
 80141ae:	2800      	cmp	r0, #0
 80141b0:	d07f      	beq.n	80142b2 <_rclc_execute.part.0+0x172>
 80141b2:	6863      	ldr	r3, [r4, #4]
 80141b4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80141b6:	699b      	ldr	r3, [r3, #24]
 80141b8:	f895 1021 	ldrb.w	r1, [r5, #33]	; 0x21
 80141bc:	f885 6020 	strb.w	r6, [r5, #32]
 80141c0:	4798      	blx	r3
 80141c2:	f895 3021 	ldrb.w	r3, [r5, #33]	; 0x21
 80141c6:	4628      	mov	r0, r5
 80141c8:	2b00      	cmp	r3, #0
 80141ca:	d1e8      	bne.n	801419e <_rclc_execute.part.0+0x5e>
 80141cc:	6860      	ldr	r0, [r4, #4]
 80141ce:	4629      	mov	r1, r5
 80141d0:	f009 f868 	bl	801d2a4 <rclc_action_remove_used_goal_handle>
 80141d4:	e7e7      	b.n	80141a6 <_rclc_execute.part.0+0x66>
 80141d6:	f890 0039 	ldrb.w	r0, [r0, #57]	; 0x39
 80141da:	e9d4 130b 	ldrd	r1, r3, [r4, #44]	; 0x2c
 80141de:	b100      	cbz	r0, 80141e2 <_rclc_execute.part.0+0xa2>
 80141e0:	68a0      	ldr	r0, [r4, #8]
 80141e2:	2400      	movs	r4, #0
 80141e4:	4798      	blx	r3
 80141e6:	4620      	mov	r0, r4
 80141e8:	b005      	add	sp, #20
 80141ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80141ec:	6840      	ldr	r0, [r0, #4]
 80141ee:	f007 fc7d 	bl	801baec <rcl_timer_call>
 80141f2:	f240 3321 	movw	r3, #801	; 0x321
 80141f6:	4604      	mov	r4, r0
 80141f8:	4298      	cmp	r0, r3
 80141fa:	d001      	beq.n	8014200 <_rclc_execute.part.0+0xc0>
 80141fc:	2800      	cmp	r0, #0
 80141fe:	d1c2      	bne.n	8014186 <_rclc_execute.part.0+0x46>
 8014200:	2400      	movs	r4, #0
 8014202:	4620      	mov	r0, r4
 8014204:	b005      	add	sp, #20
 8014206:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014208:	2400      	movs	r4, #0
 801420a:	6b03      	ldr	r3, [r0, #48]	; 0x30
 801420c:	6880      	ldr	r0, [r0, #8]
 801420e:	4798      	blx	r3
 8014210:	4620      	mov	r0, r4
 8014212:	b005      	add	sp, #20
 8014214:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014216:	2400      	movs	r4, #0
 8014218:	6b03      	ldr	r3, [r0, #48]	; 0x30
 801421a:	4798      	blx	r3
 801421c:	4620      	mov	r0, r4
 801421e:	b005      	add	sp, #20
 8014220:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014222:	f890 0039 	ldrb.w	r0, [r0, #57]	; 0x39
 8014226:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8014228:	b100      	cbz	r0, 801422c <_rclc_execute.part.0+0xec>
 801422a:	68a0      	ldr	r0, [r4, #8]
 801422c:	2400      	movs	r4, #0
 801422e:	4798      	blx	r3
 8014230:	4620      	mov	r0, r4
 8014232:	b005      	add	sp, #20
 8014234:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014236:	6840      	ldr	r0, [r0, #4]
 8014238:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 801423c:	bb3b      	cbnz	r3, 801428e <_rclc_execute.part.0+0x14e>
 801423e:	f890 3020 	ldrb.w	r3, [r0, #32]
 8014242:	2b00      	cmp	r3, #0
 8014244:	d07d      	beq.n	8014342 <_rclc_execute.part.0+0x202>
 8014246:	f640 0634 	movw	r6, #2100	; 0x834
 801424a:	2701      	movs	r7, #1
 801424c:	e007      	b.n	801425e <_rclc_execute.part.0+0x11e>
 801424e:	4628      	mov	r0, r5
 8014250:	f009 f8ba 	bl	801d3c8 <rclc_action_server_response_goal_request>
 8014254:	4629      	mov	r1, r5
 8014256:	6860      	ldr	r0, [r4, #4]
 8014258:	f009 f824 	bl	801d2a4 <rclc_action_remove_used_goal_handle>
 801425c:	6860      	ldr	r0, [r4, #4]
 801425e:	2100      	movs	r1, #0
 8014260:	f009 f84c 	bl	801d2fc <rclc_action_find_first_handle_by_status>
 8014264:	4605      	mov	r5, r0
 8014266:	2800      	cmp	r0, #0
 8014268:	d068      	beq.n	801433c <_rclc_execute.part.0+0x1fc>
 801426a:	6863      	ldr	r3, [r4, #4]
 801426c:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 801426e:	699b      	ldr	r3, [r3, #24]
 8014270:	4798      	blx	r3
 8014272:	42b0      	cmp	r0, r6
 8014274:	f04f 0100 	mov.w	r1, #0
 8014278:	d1e9      	bne.n	801424e <_rclc_execute.part.0+0x10e>
 801427a:	2101      	movs	r1, #1
 801427c:	4628      	mov	r0, r5
 801427e:	f009 f8a3 	bl	801d3c8 <rclc_action_server_response_goal_request>
 8014282:	722f      	strb	r7, [r5, #8]
 8014284:	e7ea      	b.n	801425c <_rclc_execute.part.0+0x11c>
 8014286:	6848      	ldr	r0, [r1, #4]
 8014288:	f009 f80c 	bl	801d2a4 <rclc_action_remove_used_goal_handle>
 801428c:	6860      	ldr	r0, [r4, #4]
 801428e:	f009 f841 	bl	801d314 <rclc_action_find_first_terminated_handle>
 8014292:	4601      	mov	r1, r0
 8014294:	2800      	cmp	r0, #0
 8014296:	d1f6      	bne.n	8014286 <_rclc_execute.part.0+0x146>
 8014298:	6860      	ldr	r0, [r4, #4]
 801429a:	f880 1024 	strb.w	r1, [r0, #36]	; 0x24
 801429e:	e7ce      	b.n	801423e <_rclc_execute.part.0+0xfe>
 80142a0:	2400      	movs	r4, #0
 80142a2:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80142a4:	f100 0110 	add.w	r1, r0, #16
 80142a8:	6880      	ldr	r0, [r0, #8]
 80142aa:	4798      	blx	r3
 80142ac:	4620      	mov	r0, r4
 80142ae:	b005      	add	sp, #20
 80142b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80142b2:	6860      	ldr	r0, [r4, #4]
 80142b4:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80142b8:	b18b      	cbz	r3, 80142de <_rclc_execute.part.0+0x19e>
 80142ba:	68c5      	ldr	r5, [r0, #12]
 80142bc:	b32d      	cbz	r5, 801430a <_rclc_execute.part.0+0x1ca>
 80142be:	2600      	movs	r6, #0
 80142c0:	f895 3022 	ldrb.w	r3, [r5, #34]	; 0x22
 80142c4:	b143      	cbz	r3, 80142d8 <_rclc_execute.part.0+0x198>
 80142c6:	69c3      	ldr	r3, [r0, #28]
 80142c8:	f885 6022 	strb.w	r6, [r5, #34]	; 0x22
 80142cc:	b123      	cbz	r3, 80142d8 <_rclc_execute.part.0+0x198>
 80142ce:	6a81      	ldr	r1, [r0, #40]	; 0x28
 80142d0:	4628      	mov	r0, r5
 80142d2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80142d4:	4798      	blx	r3
 80142d6:	6860      	ldr	r0, [r4, #4]
 80142d8:	682d      	ldr	r5, [r5, #0]
 80142da:	2d00      	cmp	r5, #0
 80142dc:	d1f0      	bne.n	80142c0 <_rclc_execute.part.0+0x180>
 80142de:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 80142e2:	b193      	cbz	r3, 801430a <_rclc_execute.part.0+0x1ca>
 80142e4:	68c5      	ldr	r5, [r0, #12]
 80142e6:	b185      	cbz	r5, 801430a <_rclc_execute.part.0+0x1ca>
 80142e8:	2600      	movs	r6, #0
 80142ea:	f895 3024 	ldrb.w	r3, [r5, #36]	; 0x24
 80142ee:	b14b      	cbz	r3, 8014304 <_rclc_execute.part.0+0x1c4>
 80142f0:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80142f2:	f885 6024 	strb.w	r6, [r5, #36]	; 0x24
 80142f6:	b12b      	cbz	r3, 8014304 <_rclc_execute.part.0+0x1c4>
 80142f8:	4628      	mov	r0, r5
 80142fa:	f895 1025 	ldrb.w	r1, [r5, #37]	; 0x25
 80142fe:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8014300:	4798      	blx	r3
 8014302:	6860      	ldr	r0, [r4, #4]
 8014304:	682d      	ldr	r5, [r5, #0]
 8014306:	2d00      	cmp	r5, #0
 8014308:	d1ef      	bne.n	80142ea <_rclc_execute.part.0+0x1aa>
 801430a:	f890 3043 	ldrb.w	r3, [r0, #67]	; 0x43
 801430e:	2b00      	cmp	r3, #0
 8014310:	f43f af76 	beq.w	8014200 <_rclc_execute.part.0+0xc0>
 8014314:	2700      	movs	r7, #0
 8014316:	e00b      	b.n	8014330 <_rclc_execute.part.0+0x1f0>
 8014318:	6863      	ldr	r3, [r4, #4]
 801431a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 801431c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 801431e:	6a1e      	ldr	r6, [r3, #32]
 8014320:	f885 7023 	strb.w	r7, [r5, #35]	; 0x23
 8014324:	47b0      	blx	r6
 8014326:	6860      	ldr	r0, [r4, #4]
 8014328:	4629      	mov	r1, r5
 801432a:	f008 ffbb 	bl	801d2a4 <rclc_action_remove_used_goal_handle>
 801432e:	6860      	ldr	r0, [r4, #4]
 8014330:	f009 f83e 	bl	801d3b0 <rclc_action_find_first_handle_with_result_response>
 8014334:	4605      	mov	r5, r0
 8014336:	2800      	cmp	r0, #0
 8014338:	d1ee      	bne.n	8014318 <_rclc_execute.part.0+0x1d8>
 801433a:	e761      	b.n	8014200 <_rclc_execute.part.0+0xc0>
 801433c:	6860      	ldr	r0, [r4, #4]
 801433e:	f880 5020 	strb.w	r5, [r0, #32]
 8014342:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8014346:	2b00      	cmp	r3, #0
 8014348:	f43f af5a 	beq.w	8014200 <_rclc_execute.part.0+0xc0>
 801434c:	68c5      	ldr	r5, [r0, #12]
 801434e:	b1b5      	cbz	r5, 801437e <_rclc_execute.part.0+0x23e>
 8014350:	2602      	movs	r6, #2
 8014352:	e001      	b.n	8014358 <_rclc_execute.part.0+0x218>
 8014354:	682d      	ldr	r5, [r5, #0]
 8014356:	b195      	cbz	r5, 801437e <_rclc_execute.part.0+0x23e>
 8014358:	f995 3008 	ldrsb.w	r3, [r5, #8]
 801435c:	2b03      	cmp	r3, #3
 801435e:	d1f9      	bne.n	8014354 <_rclc_execute.part.0+0x214>
 8014360:	69c3      	ldr	r3, [r0, #28]
 8014362:	4628      	mov	r0, r5
 8014364:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 8014366:	4798      	blx	r3
 8014368:	4603      	mov	r3, r0
 801436a:	f105 0260 	add.w	r2, r5, #96	; 0x60
 801436e:	4628      	mov	r0, r5
 8014370:	f885 3025 	strb.w	r3, [r5, #37]	; 0x25
 8014374:	b143      	cbz	r3, 8014388 <_rclc_execute.part.0+0x248>
 8014376:	f009 f847 	bl	801d408 <rclc_action_server_goal_cancel_accept>
 801437a:	6860      	ldr	r0, [r4, #4]
 801437c:	e7ea      	b.n	8014354 <_rclc_execute.part.0+0x214>
 801437e:	2300      	movs	r3, #0
 8014380:	461c      	mov	r4, r3
 8014382:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
 8014386:	e72e      	b.n	80141e6 <_rclc_execute.part.0+0xa6>
 8014388:	ca0f      	ldmia	r2, {r0, r1, r2, r3}
 801438a:	f105 0758 	add.w	r7, r5, #88	; 0x58
 801438e:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8014392:	2101      	movs	r1, #1
 8014394:	6860      	ldr	r0, [r4, #4]
 8014396:	e9d7 2300 	ldrd	r2, r3, [r7]
 801439a:	f009 f861 	bl	801d460 <rclc_action_server_goal_cancel_reject>
 801439e:	722e      	strb	r6, [r5, #8]
 80143a0:	6860      	ldr	r0, [r4, #4]
 80143a2:	e7d7      	b.n	8014354 <_rclc_execute.part.0+0x214>
 80143a4:	6a81      	ldr	r1, [r0, #40]	; 0x28
 80143a6:	f104 0510 	add.w	r5, r4, #16
 80143aa:	6880      	ldr	r0, [r0, #8]
 80143ac:	4798      	blx	r3
 80143ae:	e6e3      	b.n	8014178 <_rclc_execute.part.0+0x38>
 80143b0:	f100 0510 	add.w	r5, r0, #16
 80143b4:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80143b6:	6a82      	ldr	r2, [r0, #40]	; 0x28
 80143b8:	4629      	mov	r1, r5
 80143ba:	6880      	ldr	r0, [r0, #8]
 80143bc:	4798      	blx	r3
 80143be:	e6db      	b.n	8014178 <_rclc_execute.part.0+0x38>
 80143c0:	2401      	movs	r4, #1
 80143c2:	e710      	b.n	80141e6 <_rclc_execute.part.0+0xa6>

080143c4 <rclc_executor_trigger_any>:
 80143c4:	2800      	cmp	r0, #0
 80143c6:	d03d      	beq.n	8014444 <rclc_executor_trigger_any+0x80>
 80143c8:	2900      	cmp	r1, #0
 80143ca:	d03c      	beq.n	8014446 <rclc_executor_trigger_any+0x82>
 80143cc:	4603      	mov	r3, r0
 80143ce:	f890 0038 	ldrb.w	r0, [r0, #56]	; 0x38
 80143d2:	2200      	movs	r2, #0
 80143d4:	2800      	cmp	r0, #0
 80143d6:	d035      	beq.n	8014444 <rclc_executor_trigger_any+0x80>
 80143d8:	b430      	push	{r4, r5}
 80143da:	f893 c000 	ldrb.w	ip, [r3]
 80143de:	f1bc 0f08 	cmp.w	ip, #8
 80143e2:	d11d      	bne.n	8014420 <rclc_executor_trigger_any+0x5c>
 80143e4:	685c      	ldr	r4, [r3, #4]
 80143e6:	6c25      	ldr	r5, [r4, #64]	; 0x40
 80143e8:	f035 457f 	bics.w	r5, r5, #4278190080	; 0xff000000
 80143ec:	d105      	bne.n	80143fa <rclc_executor_trigger_any+0x36>
 80143ee:	f894 0044 	ldrb.w	r0, [r4, #68]	; 0x44
 80143f2:	b910      	cbnz	r0, 80143fa <rclc_executor_trigger_any+0x36>
 80143f4:	f894 0043 	ldrb.w	r0, [r4, #67]	; 0x43
 80143f8:	b128      	cbz	r0, 8014406 <rclc_executor_trigger_any+0x42>
 80143fa:	bc30      	pop	{r4, r5}
 80143fc:	4770      	bx	lr
 80143fe:	f893 0039 	ldrb.w	r0, [r3, #57]	; 0x39
 8014402:	2800      	cmp	r0, #0
 8014404:	d1f9      	bne.n	80143fa <rclc_executor_trigger_any+0x36>
 8014406:	3201      	adds	r2, #1
 8014408:	3340      	adds	r3, #64	; 0x40
 801440a:	4291      	cmp	r1, r2
 801440c:	d017      	beq.n	801443e <rclc_executor_trigger_any+0x7a>
 801440e:	f893 0038 	ldrb.w	r0, [r3, #56]	; 0x38
 8014412:	2800      	cmp	r0, #0
 8014414:	d0f1      	beq.n	80143fa <rclc_executor_trigger_any+0x36>
 8014416:	f893 c000 	ldrb.w	ip, [r3]
 801441a:	f1bc 0f08 	cmp.w	ip, #8
 801441e:	d0e1      	beq.n	80143e4 <rclc_executor_trigger_any+0x20>
 8014420:	f1bc 0f09 	cmp.w	ip, #9
 8014424:	d1eb      	bne.n	80143fe <rclc_executor_trigger_any+0x3a>
 8014426:	685c      	ldr	r4, [r3, #4]
 8014428:	6a25      	ldr	r5, [r4, #32]
 801442a:	2d00      	cmp	r5, #0
 801442c:	d1e5      	bne.n	80143fa <rclc_executor_trigger_any+0x36>
 801442e:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
 8014432:	2800      	cmp	r0, #0
 8014434:	d1e1      	bne.n	80143fa <rclc_executor_trigger_any+0x36>
 8014436:	3201      	adds	r2, #1
 8014438:	3340      	adds	r3, #64	; 0x40
 801443a:	4291      	cmp	r1, r2
 801443c:	d1e7      	bne.n	801440e <rclc_executor_trigger_any+0x4a>
 801443e:	2000      	movs	r0, #0
 8014440:	bc30      	pop	{r4, r5}
 8014442:	4770      	bx	lr
 8014444:	4770      	bx	lr
 8014446:	4608      	mov	r0, r1
 8014448:	4770      	bx	lr
 801444a:	bf00      	nop

0801444c <rclc_executor_get_zero_initialized_executor>:
 801444c:	b510      	push	{r4, lr}
 801444e:	4604      	mov	r4, r0
 8014450:	2288      	movs	r2, #136	; 0x88
 8014452:	4902      	ldr	r1, [pc, #8]	; (801445c <rclc_executor_get_zero_initialized_executor+0x10>)
 8014454:	f00c fbeb 	bl	8020c2e <memcpy>
 8014458:	4620      	mov	r0, r4
 801445a:	bd10      	pop	{r4, pc}
 801445c:	08024cd8 	.word	0x08024cd8

08014460 <rclc_executor_init>:
 8014460:	2900      	cmp	r1, #0
 8014462:	d06a      	beq.n	801453a <rclc_executor_init+0xda>
 8014464:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014468:	4605      	mov	r5, r0
 801446a:	b0b0      	sub	sp, #192	; 0xc0
 801446c:	2800      	cmp	r0, #0
 801446e:	d05c      	beq.n	801452a <rclc_executor_init+0xca>
 8014470:	4616      	mov	r6, r2
 8014472:	4618      	mov	r0, r3
 8014474:	4688      	mov	r8, r1
 8014476:	461f      	mov	r7, r3
 8014478:	f000 fc78 	bl	8014d6c <rcutils_allocator_is_valid>
 801447c:	2e00      	cmp	r6, #0
 801447e:	d054      	beq.n	801452a <rclc_executor_init+0xca>
 8014480:	f080 0401 	eor.w	r4, r0, #1
 8014484:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8014488:	d14f      	bne.n	801452a <rclc_executor_init+0xca>
 801448a:	2288      	movs	r2, #136	; 0x88
 801448c:	4930      	ldr	r1, [pc, #192]	; (8014550 <rclc_executor_init+0xf0>)
 801448e:	a80e      	add	r0, sp, #56	; 0x38
 8014490:	f00c fbcd 	bl	8020c2e <memcpy>
 8014494:	a90e      	add	r1, sp, #56	; 0x38
 8014496:	2288      	movs	r2, #136	; 0x88
 8014498:	4628      	mov	r0, r5
 801449a:	f00c fbc8 	bl	8020c2e <memcpy>
 801449e:	4668      	mov	r0, sp
 80144a0:	f8c5 8000 	str.w	r8, [r5]
 80144a4:	60ae      	str	r6, [r5, #8]
 80144a6:	f007 fc97 	bl	801bdd8 <rcl_get_zero_initialized_wait_set>
 80144aa:	46ec      	mov	ip, sp
 80144ac:	f105 0e14 	add.w	lr, r5, #20
 80144b0:	f8d7 8000 	ldr.w	r8, [r7]
 80144b4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80144b8:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80144bc:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80144c0:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80144c4:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80144c8:	ed9f 7b1f 	vldr	d7, [pc, #124]	; 8014548 <rclc_executor_init+0xe8>
 80144cc:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80144d0:	f8dc 3000 	ldr.w	r3, [ip]
 80144d4:	01b0      	lsls	r0, r6, #6
 80144d6:	6939      	ldr	r1, [r7, #16]
 80144d8:	f8ce 3000 	str.w	r3, [lr]
 80144dc:	612f      	str	r7, [r5, #16]
 80144de:	ed85 7b1a 	vstr	d7, [r5, #104]	; 0x68
 80144e2:	47c0      	blx	r8
 80144e4:	6068      	str	r0, [r5, #4]
 80144e6:	b908      	cbnz	r0, 80144ec <rclc_executor_init+0x8c>
 80144e8:	e029      	b.n	801453e <rclc_executor_init+0xde>
 80144ea:	6868      	ldr	r0, [r5, #4]
 80144ec:	eb00 1084 	add.w	r0, r0, r4, lsl #6
 80144f0:	3401      	adds	r4, #1
 80144f2:	4631      	mov	r1, r6
 80144f4:	f000 fac0 	bl	8014a78 <rclc_executor_handle_init>
 80144f8:	42a6      	cmp	r6, r4
 80144fa:	d8f6      	bhi.n	80144ea <rclc_executor_init+0x8a>
 80144fc:	f105 0048 	add.w	r0, r5, #72	; 0x48
 8014500:	f000 faae 	bl	8014a60 <rclc_executor_handle_counters_zero_init>
 8014504:	4a13      	ldr	r2, [pc, #76]	; (8014554 <rclc_executor_init+0xf4>)
 8014506:	2300      	movs	r3, #0
 8014508:	6868      	ldr	r0, [r5, #4]
 801450a:	e9c5 231e 	strd	r2, r3, [r5, #120]	; 0x78
 801450e:	b168      	cbz	r0, 801452c <rclc_executor_init+0xcc>
 8014510:	68ab      	ldr	r3, [r5, #8]
 8014512:	b173      	cbz	r3, 8014532 <rclc_executor_init+0xd2>
 8014514:	692a      	ldr	r2, [r5, #16]
 8014516:	fab2 f382 	clz	r3, r2
 801451a:	095b      	lsrs	r3, r3, #5
 801451c:	b14a      	cbz	r2, 8014532 <rclc_executor_init+0xd2>
 801451e:	4618      	mov	r0, r3
 8014520:	f885 3080 	strb.w	r3, [r5, #128]	; 0x80
 8014524:	b030      	add	sp, #192	; 0xc0
 8014526:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801452a:	200b      	movs	r0, #11
 801452c:	b030      	add	sp, #192	; 0xc0
 801452e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014532:	2000      	movs	r0, #0
 8014534:	b030      	add	sp, #192	; 0xc0
 8014536:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801453a:	200b      	movs	r0, #11
 801453c:	4770      	bx	lr
 801453e:	200a      	movs	r0, #10
 8014540:	e7f4      	b.n	801452c <rclc_executor_init+0xcc>
 8014542:	bf00      	nop
 8014544:	f3af 8000 	nop.w
 8014548:	3b9aca00 	.word	0x3b9aca00
 801454c:	00000000 	.word	0x00000000
 8014550:	08024cd8 	.word	0x08024cd8
 8014554:	080143c5 	.word	0x080143c5

08014558 <rclc_executor_add_subscription>:
 8014558:	2b00      	cmp	r3, #0
 801455a:	bf18      	it	ne
 801455c:	2a00      	cmpne	r2, #0
 801455e:	b570      	push	{r4, r5, r6, lr}
 8014560:	4604      	mov	r4, r0
 8014562:	bf0c      	ite	eq
 8014564:	2001      	moveq	r0, #1
 8014566:	2000      	movne	r0, #0
 8014568:	f89d c010 	ldrb.w	ip, [sp, #16]
 801456c:	2900      	cmp	r1, #0
 801456e:	bf08      	it	eq
 8014570:	f040 0001 	orreq.w	r0, r0, #1
 8014574:	bb28      	cbnz	r0, 80145c2 <rclc_executor_add_subscription+0x6a>
 8014576:	fab4 f584 	clz	r5, r4
 801457a:	096d      	lsrs	r5, r5, #5
 801457c:	b30c      	cbz	r4, 80145c2 <rclc_executor_add_subscription+0x6a>
 801457e:	e9d4 0602 	ldrd	r0, r6, [r4, #8]
 8014582:	4286      	cmp	r6, r0
 8014584:	d301      	bcc.n	801458a <rclc_executor_add_subscription+0x32>
 8014586:	2001      	movs	r0, #1
 8014588:	bd70      	pop	{r4, r5, r6, pc}
 801458a:	6860      	ldr	r0, [r4, #4]
 801458c:	ea4f 1e86 	mov.w	lr, r6, lsl #6
 8014590:	f800 500e 	strb.w	r5, [r0, lr]
 8014594:	eb00 1086 	add.w	r0, r0, r6, lsl #6
 8014598:	3601      	adds	r6, #1
 801459a:	6303      	str	r3, [r0, #48]	; 0x30
 801459c:	2301      	movs	r3, #1
 801459e:	62c5      	str	r5, [r0, #44]	; 0x2c
 80145a0:	f104 0514 	add.w	r5, r4, #20
 80145a4:	f880 c001 	strb.w	ip, [r0, #1]
 80145a8:	8703      	strh	r3, [r0, #56]	; 0x38
 80145aa:	e9c0 1201 	strd	r1, r2, [r0, #4]
 80145ae:	4628      	mov	r0, r5
 80145b0:	60e6      	str	r6, [r4, #12]
 80145b2:	f007 fc25 	bl	801be00 <rcl_wait_set_is_valid>
 80145b6:	b930      	cbnz	r0, 80145c6 <rclc_executor_add_subscription+0x6e>
 80145b8:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 80145ba:	2000      	movs	r0, #0
 80145bc:	3301      	adds	r3, #1
 80145be:	64a3      	str	r3, [r4, #72]	; 0x48
 80145c0:	bd70      	pop	{r4, r5, r6, pc}
 80145c2:	200b      	movs	r0, #11
 80145c4:	bd70      	pop	{r4, r5, r6, pc}
 80145c6:	4628      	mov	r0, r5
 80145c8:	f007 fc20 	bl	801be0c <rcl_wait_set_fini>
 80145cc:	2800      	cmp	r0, #0
 80145ce:	d0f3      	beq.n	80145b8 <rclc_executor_add_subscription+0x60>
 80145d0:	bd70      	pop	{r4, r5, r6, pc}
 80145d2:	bf00      	nop

080145d4 <rclc_executor_add_service>:
 80145d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80145d6:	9d06      	ldr	r5, [sp, #24]
 80145d8:	4604      	mov	r4, r0
 80145da:	2b00      	cmp	r3, #0
 80145dc:	bf18      	it	ne
 80145de:	2d00      	cmpne	r5, #0
 80145e0:	bf0c      	ite	eq
 80145e2:	2001      	moveq	r0, #1
 80145e4:	2000      	movne	r0, #0
 80145e6:	2a00      	cmp	r2, #0
 80145e8:	bf08      	it	eq
 80145ea:	f040 0001 	orreq.w	r0, r0, #1
 80145ee:	2900      	cmp	r1, #0
 80145f0:	bf08      	it	eq
 80145f2:	f040 0001 	orreq.w	r0, r0, #1
 80145f6:	bb40      	cbnz	r0, 801464a <rclc_executor_add_service+0x76>
 80145f8:	fab4 f684 	clz	r6, r4
 80145fc:	0976      	lsrs	r6, r6, #5
 80145fe:	b324      	cbz	r4, 801464a <rclc_executor_add_service+0x76>
 8014600:	e9d4 7002 	ldrd	r7, r0, [r4, #8]
 8014604:	42b8      	cmp	r0, r7
 8014606:	d301      	bcc.n	801460c <rclc_executor_add_service+0x38>
 8014608:	2001      	movs	r0, #1
 801460a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801460c:	6867      	ldr	r7, [r4, #4]
 801460e:	ea4f 1e80 	mov.w	lr, r0, lsl #6
 8014612:	f100 0c01 	add.w	ip, r0, #1
 8014616:	eb07 1080 	add.w	r0, r7, r0, lsl #6
 801461a:	6283      	str	r3, [r0, #40]	; 0x28
 801461c:	2305      	movs	r3, #5
 801461e:	6305      	str	r5, [r0, #48]	; 0x30
 8014620:	f104 0514 	add.w	r5, r4, #20
 8014624:	e9c0 1201 	strd	r1, r2, [r0, #4]
 8014628:	f827 300e 	strh.w	r3, [r7, lr]
 801462c:	2301      	movs	r3, #1
 801462e:	62c6      	str	r6, [r0, #44]	; 0x2c
 8014630:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
 8014634:	4628      	mov	r0, r5
 8014636:	f8c4 c00c 	str.w	ip, [r4, #12]
 801463a:	f007 fbe1 	bl	801be00 <rcl_wait_set_is_valid>
 801463e:	b930      	cbnz	r0, 801464e <rclc_executor_add_service+0x7a>
 8014640:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8014642:	2000      	movs	r0, #0
 8014644:	3301      	adds	r3, #1
 8014646:	6563      	str	r3, [r4, #84]	; 0x54
 8014648:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801464a:	200b      	movs	r0, #11
 801464c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801464e:	4628      	mov	r0, r5
 8014650:	f007 fbdc 	bl	801be0c <rcl_wait_set_fini>
 8014654:	2800      	cmp	r0, #0
 8014656:	d0f3      	beq.n	8014640 <rclc_executor_add_service+0x6c>
 8014658:	e7d7      	b.n	801460a <rclc_executor_add_service+0x36>
 801465a:	bf00      	nop

0801465c <rclc_executor_prepare>:
 801465c:	2800      	cmp	r0, #0
 801465e:	d044      	beq.n	80146ea <rclc_executor_prepare+0x8e>
 8014660:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014662:	f100 0514 	add.w	r5, r0, #20
 8014666:	b09b      	sub	sp, #108	; 0x6c
 8014668:	4604      	mov	r4, r0
 801466a:	4628      	mov	r0, r5
 801466c:	f007 fbc8 	bl	801be00 <rcl_wait_set_is_valid>
 8014670:	b110      	cbz	r0, 8014678 <rclc_executor_prepare+0x1c>
 8014672:	2000      	movs	r0, #0
 8014674:	b01b      	add	sp, #108	; 0x6c
 8014676:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014678:	4628      	mov	r0, r5
 801467a:	f007 fbc7 	bl	801be0c <rcl_wait_set_fini>
 801467e:	2800      	cmp	r0, #0
 8014680:	d130      	bne.n	80146e4 <rclc_executor_prepare+0x88>
 8014682:	a80c      	add	r0, sp, #48	; 0x30
 8014684:	ae04      	add	r6, sp, #16
 8014686:	f007 fba7 	bl	801bdd8 <rcl_get_zero_initialized_wait_set>
 801468a:	f10d 0c30 	add.w	ip, sp, #48	; 0x30
 801468e:	46ae      	mov	lr, r5
 8014690:	6927      	ldr	r7, [r4, #16]
 8014692:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 8014696:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801469a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801469e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80146a2:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 80146a6:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80146aa:	f8dc 3000 	ldr.w	r3, [ip]
 80146ae:	f8ce 3000 	str.w	r3, [lr]
 80146b2:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 80146b4:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 80146b6:	683b      	ldr	r3, [r7, #0]
 80146b8:	4628      	mov	r0, r5
 80146ba:	6822      	ldr	r2, [r4, #0]
 80146bc:	6033      	str	r3, [r6, #0]
 80146be:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80146c0:	6d61      	ldr	r1, [r4, #84]	; 0x54
 80146c2:	e9cd 3202 	strd	r3, r2, [sp, #8]
 80146c6:	e9d4 3213 	ldrd	r3, r2, [r4, #76]	; 0x4c
 80146ca:	e9cd 2100 	strd	r2, r1, [sp]
 80146ce:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80146d0:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80146d2:	f007 fe9b 	bl	801c40c <rcl_wait_set_init>
 80146d6:	2800      	cmp	r0, #0
 80146d8:	d0cc      	beq.n	8014674 <rclc_executor_prepare+0x18>
 80146da:	900b      	str	r0, [sp, #44]	; 0x2c
 80146dc:	f000 fb84 	bl	8014de8 <rcutils_reset_error>
 80146e0:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80146e2:	e7c7      	b.n	8014674 <rclc_executor_prepare+0x18>
 80146e4:	f000 fb80 	bl	8014de8 <rcutils_reset_error>
 80146e8:	e7cb      	b.n	8014682 <rclc_executor_prepare+0x26>
 80146ea:	200b      	movs	r0, #11
 80146ec:	4770      	bx	lr
 80146ee:	bf00      	nop

080146f0 <rclc_executor_spin_some.part.0>:
 80146f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80146f4:	4605      	mov	r5, r0
 80146f6:	4691      	mov	r9, r2
 80146f8:	4698      	mov	r8, r3
 80146fa:	f7ff ffaf 	bl	801465c <rclc_executor_prepare>
 80146fe:	f105 0614 	add.w	r6, r5, #20
 8014702:	4630      	mov	r0, r6
 8014704:	f007 fc4e 	bl	801bfa4 <rcl_wait_set_clear>
 8014708:	4607      	mov	r7, r0
 801470a:	2800      	cmp	r0, #0
 801470c:	f040 80a8 	bne.w	8014860 <rclc_executor_spin_some.part.0+0x170>
 8014710:	68ab      	ldr	r3, [r5, #8]
 8014712:	b30b      	cbz	r3, 8014758 <rclc_executor_spin_some.part.0+0x68>
 8014714:	4604      	mov	r4, r0
 8014716:	6869      	ldr	r1, [r5, #4]
 8014718:	01a2      	lsls	r2, r4, #6
 801471a:	eb01 1c84 	add.w	ip, r1, r4, lsl #6
 801471e:	f89c 3038 	ldrb.w	r3, [ip, #56]	; 0x38
 8014722:	b1cb      	cbz	r3, 8014758 <rclc_executor_spin_some.part.0+0x68>
 8014724:	5c8b      	ldrb	r3, [r1, r2]
 8014726:	2b0a      	cmp	r3, #10
 8014728:	f200 80de 	bhi.w	80148e8 <rclc_executor_spin_some.part.0+0x1f8>
 801472c:	e8df f003 	tbb	[pc, r3]
 8014730:	8da99d9d 	.word	0x8da99d9d
 8014734:	0606068d 	.word	0x0606068d
 8014738:	c1ce      	.short	0xc1ce
 801473a:	b5          	.byte	0xb5
 801473b:	00          	.byte	0x00
 801473c:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 8014740:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8014744:	4630      	mov	r0, r6
 8014746:	f007 ff7d 	bl	801c644 <rcl_wait_set_add_service>
 801474a:	2800      	cmp	r0, #0
 801474c:	f040 8087 	bne.w	801485e <rclc_executor_spin_some.part.0+0x16e>
 8014750:	3401      	adds	r4, #1
 8014752:	68ab      	ldr	r3, [r5, #8]
 8014754:	429c      	cmp	r4, r3
 8014756:	d3de      	bcc.n	8014716 <rclc_executor_spin_some.part.0+0x26>
 8014758:	4643      	mov	r3, r8
 801475a:	464a      	mov	r2, r9
 801475c:	4630      	mov	r0, r6
 801475e:	f007 ff9f 	bl	801c6a0 <rcl_wait>
 8014762:	f895 3080 	ldrb.w	r3, [r5, #128]	; 0x80
 8014766:	2b00      	cmp	r3, #0
 8014768:	f000 80c6 	beq.w	80148f8 <rclc_executor_spin_some.part.0+0x208>
 801476c:	2b01      	cmp	r3, #1
 801476e:	f040 80bb 	bne.w	80148e8 <rclc_executor_spin_some.part.0+0x1f8>
 8014772:	68ab      	ldr	r3, [r5, #8]
 8014774:	2b00      	cmp	r3, #0
 8014776:	f000 8159 	beq.w	8014a2c <rclc_executor_spin_some.part.0+0x33c>
 801477a:	2400      	movs	r4, #0
 801477c:	f240 1991 	movw	r9, #401	; 0x191
 8014780:	46a0      	mov	r8, r4
 8014782:	e00a      	b.n	801479a <rclc_executor_spin_some.part.0+0xaa>
 8014784:	f7ff fb1a 	bl	8013dbc <_rclc_check_for_new_data>
 8014788:	4604      	mov	r4, r0
 801478a:	b110      	cbz	r0, 8014792 <rclc_executor_spin_some.part.0+0xa2>
 801478c:	4548      	cmp	r0, r9
 801478e:	f040 80b1 	bne.w	80148f4 <rclc_executor_spin_some.part.0+0x204>
 8014792:	68ab      	ldr	r3, [r5, #8]
 8014794:	4598      	cmp	r8, r3
 8014796:	f080 8126 	bcs.w	80149e6 <rclc_executor_spin_some.part.0+0x2f6>
 801479a:	686a      	ldr	r2, [r5, #4]
 801479c:	4631      	mov	r1, r6
 801479e:	eb02 1088 	add.w	r0, r2, r8, lsl #6
 80147a2:	f108 0801 	add.w	r8, r8, #1
 80147a6:	f890 c038 	ldrb.w	ip, [r0, #56]	; 0x38
 80147aa:	f1bc 0f00 	cmp.w	ip, #0
 80147ae:	d1e9      	bne.n	8014784 <rclc_executor_spin_some.part.0+0x94>
 80147b0:	4619      	mov	r1, r3
 80147b2:	4610      	mov	r0, r2
 80147b4:	e9d5 321e 	ldrd	r3, r2, [r5, #120]	; 0x78
 80147b8:	4798      	blx	r3
 80147ba:	2800      	cmp	r0, #0
 80147bc:	f000 809a 	beq.w	80148f4 <rclc_executor_spin_some.part.0+0x204>
 80147c0:	68ab      	ldr	r3, [r5, #8]
 80147c2:	2b00      	cmp	r3, #0
 80147c4:	f000 8096 	beq.w	80148f4 <rclc_executor_spin_some.part.0+0x204>
 80147c8:	f04f 0800 	mov.w	r8, #0
 80147cc:	f240 1991 	movw	r9, #401	; 0x191
 80147d0:	e009      	b.n	80147e6 <rclc_executor_spin_some.part.0+0xf6>
 80147d2:	f7ff fb41 	bl	8013e58 <_rclc_take_new_data>
 80147d6:	4604      	mov	r4, r0
 80147d8:	b110      	cbz	r0, 80147e0 <rclc_executor_spin_some.part.0+0xf0>
 80147da:	4548      	cmp	r0, r9
 80147dc:	f040 808a 	bne.w	80148f4 <rclc_executor_spin_some.part.0+0x204>
 80147e0:	68ab      	ldr	r3, [r5, #8]
 80147e2:	4598      	cmp	r8, r3
 80147e4:	d209      	bcs.n	80147fa <rclc_executor_spin_some.part.0+0x10a>
 80147e6:	6868      	ldr	r0, [r5, #4]
 80147e8:	4631      	mov	r1, r6
 80147ea:	eb00 1088 	add.w	r0, r0, r8, lsl #6
 80147ee:	f108 0801 	add.w	r8, r8, #1
 80147f2:	f890 2038 	ldrb.w	r2, [r0, #56]	; 0x38
 80147f6:	2a00      	cmp	r2, #0
 80147f8:	d1eb      	bne.n	80147d2 <rclc_executor_spin_some.part.0+0xe2>
 80147fa:	2b00      	cmp	r3, #0
 80147fc:	d07a      	beq.n	80148f4 <rclc_executor_spin_some.part.0+0x204>
 80147fe:	2600      	movs	r6, #0
 8014800:	e00e      	b.n	8014820 <rclc_executor_spin_some.part.0+0x130>
 8014802:	f812 200c 	ldrb.w	r2, [r2, ip]
 8014806:	2a08      	cmp	r2, #8
 8014808:	f000 80fc 	beq.w	8014a04 <rclc_executor_spin_some.part.0+0x314>
 801480c:	2a09      	cmp	r2, #9
 801480e:	f000 80ee 	beq.w	80149ee <rclc_executor_spin_some.part.0+0x2fe>
 8014812:	f890 2039 	ldrb.w	r2, [r0, #57]	; 0x39
 8014816:	b98a      	cbnz	r2, 801483c <rclc_executor_spin_some.part.0+0x14c>
 8014818:	3601      	adds	r6, #1
 801481a:	429e      	cmp	r6, r3
 801481c:	d267      	bcs.n	80148ee <rclc_executor_spin_some.part.0+0x1fe>
 801481e:	2400      	movs	r4, #0
 8014820:	686a      	ldr	r2, [r5, #4]
 8014822:	ea4f 1c86 	mov.w	ip, r6, lsl #6
 8014826:	eb02 1086 	add.w	r0, r2, r6, lsl #6
 801482a:	f890 1038 	ldrb.w	r1, [r0, #56]	; 0x38
 801482e:	2900      	cmp	r1, #0
 8014830:	d060      	beq.n	80148f4 <rclc_executor_spin_some.part.0+0x204>
 8014832:	7841      	ldrb	r1, [r0, #1]
 8014834:	2900      	cmp	r1, #0
 8014836:	d0e4      	beq.n	8014802 <rclc_executor_spin_some.part.0+0x112>
 8014838:	2901      	cmp	r1, #1
 801483a:	d1ed      	bne.n	8014818 <rclc_executor_spin_some.part.0+0x128>
 801483c:	f7ff fc80 	bl	8014140 <_rclc_execute.part.0>
 8014840:	2800      	cmp	r0, #0
 8014842:	f040 80b5 	bne.w	80149b0 <rclc_executor_spin_some.part.0+0x2c0>
 8014846:	68ab      	ldr	r3, [r5, #8]
 8014848:	e7e6      	b.n	8014818 <rclc_executor_spin_some.part.0+0x128>
 801484a:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 801484e:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8014852:	4630      	mov	r0, r6
 8014854:	f007 feca 	bl	801c5ec <rcl_wait_set_add_client>
 8014858:	2800      	cmp	r0, #0
 801485a:	f43f af79 	beq.w	8014750 <rclc_executor_spin_some.part.0+0x60>
 801485e:	4607      	mov	r7, r0
 8014860:	f000 fac2 	bl	8014de8 <rcutils_reset_error>
 8014864:	4638      	mov	r0, r7
 8014866:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801486a:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 801486e:	f8dc 1004 	ldr.w	r1, [ip, #4]
 8014872:	4630      	mov	r0, r6
 8014874:	f007 fb6a 	bl	801bf4c <rcl_wait_set_add_subscription>
 8014878:	2800      	cmp	r0, #0
 801487a:	f43f af69 	beq.w	8014750 <rclc_executor_spin_some.part.0+0x60>
 801487e:	4607      	mov	r7, r0
 8014880:	e7ee      	b.n	8014860 <rclc_executor_spin_some.part.0+0x170>
 8014882:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 8014886:	f8dc 1004 	ldr.w	r1, [ip, #4]
 801488a:	4630      	mov	r0, r6
 801488c:	f007 fe7e 	bl	801c58c <rcl_wait_set_add_timer>
 8014890:	2800      	cmp	r0, #0
 8014892:	f43f af5d 	beq.w	8014750 <rclc_executor_spin_some.part.0+0x60>
 8014896:	4607      	mov	r7, r0
 8014898:	e7e2      	b.n	8014860 <rclc_executor_spin_some.part.0+0x170>
 801489a:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 801489e:	f8dc 1004 	ldr.w	r1, [ip, #4]
 80148a2:	4630      	mov	r0, r6
 80148a4:	f007 fe46 	bl	801c534 <rcl_wait_set_add_guard_condition>
 80148a8:	2800      	cmp	r0, #0
 80148aa:	f43f af51 	beq.w	8014750 <rclc_executor_spin_some.part.0+0x60>
 80148ae:	4607      	mov	r7, r0
 80148b0:	e7d6      	b.n	8014860 <rclc_executor_spin_some.part.0+0x170>
 80148b2:	f8dc 1004 	ldr.w	r1, [ip, #4]
 80148b6:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 80148ba:	4630      	mov	r0, r6
 80148bc:	3110      	adds	r1, #16
 80148be:	f008 fbc3 	bl	801d048 <rcl_action_wait_set_add_action_server>
 80148c2:	2800      	cmp	r0, #0
 80148c4:	f43f af44 	beq.w	8014750 <rclc_executor_spin_some.part.0+0x60>
 80148c8:	4607      	mov	r7, r0
 80148ca:	e7c9      	b.n	8014860 <rclc_executor_spin_some.part.0+0x170>
 80148cc:	f8dc 1004 	ldr.w	r1, [ip, #4]
 80148d0:	2300      	movs	r3, #0
 80148d2:	f10c 0234 	add.w	r2, ip, #52	; 0x34
 80148d6:	4630      	mov	r0, r6
 80148d8:	3110      	adds	r1, #16
 80148da:	f008 f98d 	bl	801cbf8 <rcl_action_wait_set_add_action_client>
 80148de:	2800      	cmp	r0, #0
 80148e0:	f43f af36 	beq.w	8014750 <rclc_executor_spin_some.part.0+0x60>
 80148e4:	4607      	mov	r7, r0
 80148e6:	e7bb      	b.n	8014860 <rclc_executor_spin_some.part.0+0x170>
 80148e8:	2701      	movs	r7, #1
 80148ea:	f000 fa7d 	bl	8014de8 <rcutils_reset_error>
 80148ee:	4638      	mov	r0, r7
 80148f0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80148f4:	4627      	mov	r7, r4
 80148f6:	e7fa      	b.n	80148ee <rclc_executor_spin_some.part.0+0x1fe>
 80148f8:	68ab      	ldr	r3, [r5, #8]
 80148fa:	2b00      	cmp	r3, #0
 80148fc:	f000 8093 	beq.w	8014a26 <rclc_executor_spin_some.part.0+0x336>
 8014900:	2400      	movs	r4, #0
 8014902:	f240 1991 	movw	r9, #401	; 0x191
 8014906:	46a0      	mov	r8, r4
 8014908:	e008      	b.n	801491c <rclc_executor_spin_some.part.0+0x22c>
 801490a:	f7ff fa57 	bl	8013dbc <_rclc_check_for_new_data>
 801490e:	4604      	mov	r4, r0
 8014910:	b108      	cbz	r0, 8014916 <rclc_executor_spin_some.part.0+0x226>
 8014912:	4548      	cmp	r0, r9
 8014914:	d1ee      	bne.n	80148f4 <rclc_executor_spin_some.part.0+0x204>
 8014916:	68ab      	ldr	r3, [r5, #8]
 8014918:	4598      	cmp	r8, r3
 801491a:	d266      	bcs.n	80149ea <rclc_executor_spin_some.part.0+0x2fa>
 801491c:	686a      	ldr	r2, [r5, #4]
 801491e:	4631      	mov	r1, r6
 8014920:	eb02 1088 	add.w	r0, r2, r8, lsl #6
 8014924:	f108 0801 	add.w	r8, r8, #1
 8014928:	f890 c038 	ldrb.w	ip, [r0, #56]	; 0x38
 801492c:	f1bc 0f00 	cmp.w	ip, #0
 8014930:	d1eb      	bne.n	801490a <rclc_executor_spin_some.part.0+0x21a>
 8014932:	4619      	mov	r1, r3
 8014934:	4610      	mov	r0, r2
 8014936:	e9d5 321e 	ldrd	r3, r2, [r5, #120]	; 0x78
 801493a:	4798      	blx	r3
 801493c:	2800      	cmp	r0, #0
 801493e:	d0d9      	beq.n	80148f4 <rclc_executor_spin_some.part.0+0x204>
 8014940:	68ab      	ldr	r3, [r5, #8]
 8014942:	2b00      	cmp	r3, #0
 8014944:	d0d6      	beq.n	80148f4 <rclc_executor_spin_some.part.0+0x204>
 8014946:	f04f 0a00 	mov.w	sl, #0
 801494a:	f240 1891 	movw	r8, #401	; 0x191
 801494e:	f240 2959 	movw	r9, #601	; 0x259
 8014952:	e00e      	b.n	8014972 <rclc_executor_spin_some.part.0+0x282>
 8014954:	f813 300b 	ldrb.w	r3, [r3, fp]
 8014958:	2b08      	cmp	r3, #8
 801495a:	d034      	beq.n	80149c6 <rclc_executor_spin_some.part.0+0x2d6>
 801495c:	2b09      	cmp	r3, #9
 801495e:	d029      	beq.n	80149b4 <rclc_executor_spin_some.part.0+0x2c4>
 8014960:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8014964:	bb03      	cbnz	r3, 80149a8 <rclc_executor_spin_some.part.0+0x2b8>
 8014966:	f10a 0a01 	add.w	sl, sl, #1
 801496a:	68ab      	ldr	r3, [r5, #8]
 801496c:	459a      	cmp	sl, r3
 801496e:	d2be      	bcs.n	80148ee <rclc_executor_spin_some.part.0+0x1fe>
 8014970:	2400      	movs	r4, #0
 8014972:	6868      	ldr	r0, [r5, #4]
 8014974:	ea4f 1b8a 	mov.w	fp, sl, lsl #6
 8014978:	eb00 108a 	add.w	r0, r0, sl, lsl #6
 801497c:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8014980:	2b00      	cmp	r3, #0
 8014982:	d0b7      	beq.n	80148f4 <rclc_executor_spin_some.part.0+0x204>
 8014984:	4631      	mov	r1, r6
 8014986:	f7ff fa67 	bl	8013e58 <_rclc_take_new_data>
 801498a:	2800      	cmp	r0, #0
 801498c:	bf18      	it	ne
 801498e:	4540      	cmpne	r0, r8
 8014990:	d001      	beq.n	8014996 <rclc_executor_spin_some.part.0+0x2a6>
 8014992:	4548      	cmp	r0, r9
 8014994:	d10c      	bne.n	80149b0 <rclc_executor_spin_some.part.0+0x2c0>
 8014996:	686b      	ldr	r3, [r5, #4]
 8014998:	eb13 000b 	adds.w	r0, r3, fp
 801499c:	d021      	beq.n	80149e2 <rclc_executor_spin_some.part.0+0x2f2>
 801499e:	7842      	ldrb	r2, [r0, #1]
 80149a0:	2a00      	cmp	r2, #0
 80149a2:	d0d7      	beq.n	8014954 <rclc_executor_spin_some.part.0+0x264>
 80149a4:	2a01      	cmp	r2, #1
 80149a6:	d1de      	bne.n	8014966 <rclc_executor_spin_some.part.0+0x276>
 80149a8:	f7ff fbca 	bl	8014140 <_rclc_execute.part.0>
 80149ac:	2800      	cmp	r0, #0
 80149ae:	d0da      	beq.n	8014966 <rclc_executor_spin_some.part.0+0x276>
 80149b0:	4607      	mov	r7, r0
 80149b2:	e79c      	b.n	80148ee <rclc_executor_spin_some.part.0+0x1fe>
 80149b4:	6843      	ldr	r3, [r0, #4]
 80149b6:	6a1a      	ldr	r2, [r3, #32]
 80149b8:	2a00      	cmp	r2, #0
 80149ba:	d1f5      	bne.n	80149a8 <rclc_executor_spin_some.part.0+0x2b8>
 80149bc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80149c0:	2b00      	cmp	r3, #0
 80149c2:	d0d0      	beq.n	8014966 <rclc_executor_spin_some.part.0+0x276>
 80149c4:	e7f0      	b.n	80149a8 <rclc_executor_spin_some.part.0+0x2b8>
 80149c6:	6843      	ldr	r3, [r0, #4]
 80149c8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80149ca:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80149ce:	d1eb      	bne.n	80149a8 <rclc_executor_spin_some.part.0+0x2b8>
 80149d0:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 80149d4:	2a00      	cmp	r2, #0
 80149d6:	d1e7      	bne.n	80149a8 <rclc_executor_spin_some.part.0+0x2b8>
 80149d8:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80149dc:	2b00      	cmp	r3, #0
 80149de:	d0c2      	beq.n	8014966 <rclc_executor_spin_some.part.0+0x276>
 80149e0:	e7e2      	b.n	80149a8 <rclc_executor_spin_some.part.0+0x2b8>
 80149e2:	270b      	movs	r7, #11
 80149e4:	e783      	b.n	80148ee <rclc_executor_spin_some.part.0+0x1fe>
 80149e6:	686a      	ldr	r2, [r5, #4]
 80149e8:	e6e2      	b.n	80147b0 <rclc_executor_spin_some.part.0+0xc0>
 80149ea:	686a      	ldr	r2, [r5, #4]
 80149ec:	e7a1      	b.n	8014932 <rclc_executor_spin_some.part.0+0x242>
 80149ee:	6842      	ldr	r2, [r0, #4]
 80149f0:	6a11      	ldr	r1, [r2, #32]
 80149f2:	2900      	cmp	r1, #0
 80149f4:	f47f af22 	bne.w	801483c <rclc_executor_spin_some.part.0+0x14c>
 80149f8:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 80149fc:	2a00      	cmp	r2, #0
 80149fe:	f43f af0b 	beq.w	8014818 <rclc_executor_spin_some.part.0+0x128>
 8014a02:	e71b      	b.n	801483c <rclc_executor_spin_some.part.0+0x14c>
 8014a04:	6842      	ldr	r2, [r0, #4]
 8014a06:	6c11      	ldr	r1, [r2, #64]	; 0x40
 8014a08:	f031 417f 	bics.w	r1, r1, #4278190080	; 0xff000000
 8014a0c:	f47f af16 	bne.w	801483c <rclc_executor_spin_some.part.0+0x14c>
 8014a10:	f892 1044 	ldrb.w	r1, [r2, #68]	; 0x44
 8014a14:	2900      	cmp	r1, #0
 8014a16:	f47f af11 	bne.w	801483c <rclc_executor_spin_some.part.0+0x14c>
 8014a1a:	f892 2043 	ldrb.w	r2, [r2, #67]	; 0x43
 8014a1e:	2a00      	cmp	r2, #0
 8014a20:	f43f aefa 	beq.w	8014818 <rclc_executor_spin_some.part.0+0x128>
 8014a24:	e70a      	b.n	801483c <rclc_executor_spin_some.part.0+0x14c>
 8014a26:	686a      	ldr	r2, [r5, #4]
 8014a28:	461c      	mov	r4, r3
 8014a2a:	e782      	b.n	8014932 <rclc_executor_spin_some.part.0+0x242>
 8014a2c:	686a      	ldr	r2, [r5, #4]
 8014a2e:	461c      	mov	r4, r3
 8014a30:	e6be      	b.n	80147b0 <rclc_executor_spin_some.part.0+0xc0>
 8014a32:	bf00      	nop

08014a34 <rclc_executor_spin_some>:
 8014a34:	b190      	cbz	r0, 8014a5c <rclc_executor_spin_some+0x28>
 8014a36:	b570      	push	{r4, r5, r6, lr}
 8014a38:	4604      	mov	r4, r0
 8014a3a:	6800      	ldr	r0, [r0, #0]
 8014a3c:	4616      	mov	r6, r2
 8014a3e:	461d      	mov	r5, r3
 8014a40:	f006 fb96 	bl	801b170 <rcl_context_is_valid>
 8014a44:	b130      	cbz	r0, 8014a54 <rclc_executor_spin_some+0x20>
 8014a46:	4632      	mov	r2, r6
 8014a48:	462b      	mov	r3, r5
 8014a4a:	4620      	mov	r0, r4
 8014a4c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8014a50:	f7ff be4e 	b.w	80146f0 <rclc_executor_spin_some.part.0>
 8014a54:	f000 f9c8 	bl	8014de8 <rcutils_reset_error>
 8014a58:	2001      	movs	r0, #1
 8014a5a:	bd70      	pop	{r4, r5, r6, pc}
 8014a5c:	200b      	movs	r0, #11
 8014a5e:	4770      	bx	lr

08014a60 <rclc_executor_handle_counters_zero_init>:
 8014a60:	b130      	cbz	r0, 8014a70 <rclc_executor_handle_counters_zero_init+0x10>
 8014a62:	2220      	movs	r2, #32
 8014a64:	2100      	movs	r1, #0
 8014a66:	b508      	push	{r3, lr}
 8014a68:	f00c f814 	bl	8020a94 <memset>
 8014a6c:	2000      	movs	r0, #0
 8014a6e:	bd08      	pop	{r3, pc}
 8014a70:	200b      	movs	r0, #11
 8014a72:	4770      	bx	lr
 8014a74:	0000      	movs	r0, r0
	...

08014a78 <rclc_executor_handle_init>:
 8014a78:	4603      	mov	r3, r0
 8014a7a:	b178      	cbz	r0, 8014a9c <rclc_executor_handle_init+0x24>
 8014a7c:	2200      	movs	r2, #0
 8014a7e:	f04f 0c0b 	mov.w	ip, #11
 8014a82:	6341      	str	r1, [r0, #52]	; 0x34
 8014a84:	4610      	mov	r0, r2
 8014a86:	f8a3 c000 	strh.w	ip, [r3]
 8014a8a:	631a      	str	r2, [r3, #48]	; 0x30
 8014a8c:	871a      	strh	r2, [r3, #56]	; 0x38
 8014a8e:	ed9f 7b04 	vldr	d7, [pc, #16]	; 8014aa0 <rclc_executor_handle_init+0x28>
 8014a92:	e9c3 2201 	strd	r2, r2, [r3, #4]
 8014a96:	ed83 7b0a 	vstr	d7, [r3, #40]	; 0x28
 8014a9a:	4770      	bx	lr
 8014a9c:	200b      	movs	r0, #11
 8014a9e:	4770      	bx	lr
	...

08014aa8 <rclc_support_init_with_options>:
 8014aa8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014aac:	b083      	sub	sp, #12
 8014aae:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8014ab0:	2b00      	cmp	r3, #0
 8014ab2:	bf18      	it	ne
 8014ab4:	2f00      	cmpne	r7, #0
 8014ab6:	d027      	beq.n	8014b08 <rclc_support_init_with_options+0x60>
 8014ab8:	4604      	mov	r4, r0
 8014aba:	b328      	cbz	r0, 8014b08 <rclc_support_init_with_options+0x60>
 8014abc:	46e9      	mov	r9, sp
 8014abe:	461d      	mov	r5, r3
 8014ac0:	460e      	mov	r6, r1
 8014ac2:	4690      	mov	r8, r2
 8014ac4:	4648      	mov	r0, r9
 8014ac6:	f006 fb49 	bl	801b15c <rcl_get_zero_initialized_context>
 8014aca:	462a      	mov	r2, r5
 8014acc:	4623      	mov	r3, r4
 8014ace:	e899 0003 	ldmia.w	r9, {r0, r1}
 8014ad2:	e884 0003 	stmia.w	r4, {r0, r1}
 8014ad6:	4641      	mov	r1, r8
 8014ad8:	4630      	mov	r0, r6
 8014ada:	f006 fc5d 	bl	801b398 <rcl_init>
 8014ade:	4605      	mov	r5, r0
 8014ae0:	b960      	cbnz	r0, 8014afc <rclc_support_init_with_options+0x54>
 8014ae2:	463a      	mov	r2, r7
 8014ae4:	f104 010c 	add.w	r1, r4, #12
 8014ae8:	2003      	movs	r0, #3
 8014aea:	60a7      	str	r7, [r4, #8]
 8014aec:	f006 ff6a 	bl	801b9c4 <rcl_clock_init>
 8014af0:	4605      	mov	r5, r0
 8014af2:	b918      	cbnz	r0, 8014afc <rclc_support_init_with_options+0x54>
 8014af4:	4628      	mov	r0, r5
 8014af6:	b003      	add	sp, #12
 8014af8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014afc:	f000 f974 	bl	8014de8 <rcutils_reset_error>
 8014b00:	4628      	mov	r0, r5
 8014b02:	b003      	add	sp, #12
 8014b04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014b08:	250b      	movs	r5, #11
 8014b0a:	4628      	mov	r0, r5
 8014b0c:	b003      	add	sp, #12
 8014b0e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014b12:	bf00      	nop

08014b14 <rclc_node_init_with_options>:
 8014b14:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014b18:	b087      	sub	sp, #28
 8014b1a:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8014b1c:	2e00      	cmp	r6, #0
 8014b1e:	bf18      	it	ne
 8014b20:	2b00      	cmpne	r3, #0
 8014b22:	bf0c      	ite	eq
 8014b24:	f04f 0c01 	moveq.w	ip, #1
 8014b28:	f04f 0c00 	movne.w	ip, #0
 8014b2c:	2a00      	cmp	r2, #0
 8014b2e:	bf08      	it	eq
 8014b30:	f04c 0c01 	orreq.w	ip, ip, #1
 8014b34:	2900      	cmp	r1, #0
 8014b36:	bf08      	it	eq
 8014b38:	f04c 0c01 	orreq.w	ip, ip, #1
 8014b3c:	f1bc 0f00 	cmp.w	ip, #0
 8014b40:	d118      	bne.n	8014b74 <rclc_node_init_with_options+0x60>
 8014b42:	4604      	mov	r4, r0
 8014b44:	b1b0      	cbz	r0, 8014b74 <rclc_node_init_with_options+0x60>
 8014b46:	f10d 0910 	add.w	r9, sp, #16
 8014b4a:	460d      	mov	r5, r1
 8014b4c:	4698      	mov	r8, r3
 8014b4e:	4617      	mov	r7, r2
 8014b50:	4648      	mov	r0, r9
 8014b52:	f7fe fc09 	bl	8013368 <rcl_get_zero_initialized_node>
 8014b56:	9600      	str	r6, [sp, #0]
 8014b58:	4643      	mov	r3, r8
 8014b5a:	463a      	mov	r2, r7
 8014b5c:	e899 0003 	ldmia.w	r9, {r0, r1}
 8014b60:	e884 0003 	stmia.w	r4, {r0, r1}
 8014b64:	4629      	mov	r1, r5
 8014b66:	4620      	mov	r0, r4
 8014b68:	f7fe fc08 	bl	801337c <rcl_node_init>
 8014b6c:	b930      	cbnz	r0, 8014b7c <rclc_node_init_with_options+0x68>
 8014b6e:	b007      	add	sp, #28
 8014b70:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014b74:	200b      	movs	r0, #11
 8014b76:	b007      	add	sp, #28
 8014b78:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014b7c:	9003      	str	r0, [sp, #12]
 8014b7e:	f000 f933 	bl	8014de8 <rcutils_reset_error>
 8014b82:	9803      	ldr	r0, [sp, #12]
 8014b84:	b007      	add	sp, #28
 8014b86:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014b8a:	bf00      	nop

08014b8c <rclc_publisher_init_default>:
 8014b8c:	2b00      	cmp	r3, #0
 8014b8e:	bf18      	it	ne
 8014b90:	2a00      	cmpne	r2, #0
 8014b92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014b96:	4616      	mov	r6, r2
 8014b98:	bf0c      	ite	eq
 8014b9a:	2201      	moveq	r2, #1
 8014b9c:	2200      	movne	r2, #0
 8014b9e:	b0a0      	sub	sp, #128	; 0x80
 8014ba0:	2900      	cmp	r1, #0
 8014ba2:	bf08      	it	eq
 8014ba4:	f042 0201 	orreq.w	r2, r2, #1
 8014ba8:	bb1a      	cbnz	r2, 8014bf2 <rclc_publisher_init_default+0x66>
 8014baa:	4604      	mov	r4, r0
 8014bac:	b308      	cbz	r0, 8014bf2 <rclc_publisher_init_default+0x66>
 8014bae:	f10d 0810 	add.w	r8, sp, #16
 8014bb2:	461f      	mov	r7, r3
 8014bb4:	460d      	mov	r5, r1
 8014bb6:	f7fe fd81 	bl	80136bc <rcl_get_zero_initialized_publisher>
 8014bba:	6020      	str	r0, [r4, #0]
 8014bbc:	4640      	mov	r0, r8
 8014bbe:	f7fe fe1d 	bl	80137fc <rcl_publisher_get_default_options>
 8014bc2:	2250      	movs	r2, #80	; 0x50
 8014bc4:	490d      	ldr	r1, [pc, #52]	; (8014bfc <rclc_publisher_init_default+0x70>)
 8014bc6:	4640      	mov	r0, r8
 8014bc8:	f00c f831 	bl	8020c2e <memcpy>
 8014bcc:	463b      	mov	r3, r7
 8014bce:	4632      	mov	r2, r6
 8014bd0:	4629      	mov	r1, r5
 8014bd2:	4620      	mov	r0, r4
 8014bd4:	f8cd 8000 	str.w	r8, [sp]
 8014bd8:	f7fe fd76 	bl	80136c8 <rcl_publisher_init>
 8014bdc:	b910      	cbnz	r0, 8014be4 <rclc_publisher_init_default+0x58>
 8014bde:	b020      	add	sp, #128	; 0x80
 8014be0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014be4:	9003      	str	r0, [sp, #12]
 8014be6:	f000 f8ff 	bl	8014de8 <rcutils_reset_error>
 8014bea:	9803      	ldr	r0, [sp, #12]
 8014bec:	b020      	add	sp, #128	; 0x80
 8014bee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014bf2:	200b      	movs	r0, #11
 8014bf4:	b020      	add	sp, #128	; 0x80
 8014bf6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014bfa:	bf00      	nop
 8014bfc:	08024d60 	.word	0x08024d60

08014c00 <rclc_service_init_default>:
 8014c00:	2b00      	cmp	r3, #0
 8014c02:	bf18      	it	ne
 8014c04:	2a00      	cmpne	r2, #0
 8014c06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014c0a:	4616      	mov	r6, r2
 8014c0c:	bf0c      	ite	eq
 8014c0e:	2201      	moveq	r2, #1
 8014c10:	2200      	movne	r2, #0
 8014c12:	b09e      	sub	sp, #120	; 0x78
 8014c14:	2900      	cmp	r1, #0
 8014c16:	bf08      	it	eq
 8014c18:	f042 0201 	orreq.w	r2, r2, #1
 8014c1c:	bb1a      	cbnz	r2, 8014c66 <rclc_service_init_default+0x66>
 8014c1e:	4604      	mov	r4, r0
 8014c20:	b308      	cbz	r0, 8014c66 <rclc_service_init_default+0x66>
 8014c22:	f10d 0810 	add.w	r8, sp, #16
 8014c26:	461f      	mov	r7, r3
 8014c28:	460d      	mov	r5, r1
 8014c2a:	f7fe fe5b 	bl	80138e4 <rcl_get_zero_initialized_service>
 8014c2e:	6020      	str	r0, [r4, #0]
 8014c30:	4640      	mov	r0, r8
 8014c32:	f7fe feef 	bl	8013a14 <rcl_service_get_default_options>
 8014c36:	2250      	movs	r2, #80	; 0x50
 8014c38:	490d      	ldr	r1, [pc, #52]	; (8014c70 <rclc_service_init_default+0x70>)
 8014c3a:	4640      	mov	r0, r8
 8014c3c:	f00b fff7 	bl	8020c2e <memcpy>
 8014c40:	463b      	mov	r3, r7
 8014c42:	4632      	mov	r2, r6
 8014c44:	4629      	mov	r1, r5
 8014c46:	4620      	mov	r0, r4
 8014c48:	f8cd 8000 	str.w	r8, [sp]
 8014c4c:	f7fe fe50 	bl	80138f0 <rcl_service_init>
 8014c50:	b910      	cbnz	r0, 8014c58 <rclc_service_init_default+0x58>
 8014c52:	b01e      	add	sp, #120	; 0x78
 8014c54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014c58:	9003      	str	r0, [sp, #12]
 8014c5a:	f000 f8c5 	bl	8014de8 <rcutils_reset_error>
 8014c5e:	9803      	ldr	r0, [sp, #12]
 8014c60:	b01e      	add	sp, #120	; 0x78
 8014c62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014c66:	200b      	movs	r0, #11
 8014c68:	b01e      	add	sp, #120	; 0x78
 8014c6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014c6e:	bf00      	nop
 8014c70:	08024db0 	.word	0x08024db0

08014c74 <rclc_subscription_init_default>:
 8014c74:	2b00      	cmp	r3, #0
 8014c76:	bf18      	it	ne
 8014c78:	2a00      	cmpne	r2, #0
 8014c7a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014c7e:	4616      	mov	r6, r2
 8014c80:	bf0c      	ite	eq
 8014c82:	2201      	moveq	r2, #1
 8014c84:	2200      	movne	r2, #0
 8014c86:	b0a0      	sub	sp, #128	; 0x80
 8014c88:	2900      	cmp	r1, #0
 8014c8a:	bf08      	it	eq
 8014c8c:	f042 0201 	orreq.w	r2, r2, #1
 8014c90:	bb1a      	cbnz	r2, 8014cda <rclc_subscription_init_default+0x66>
 8014c92:	4604      	mov	r4, r0
 8014c94:	b308      	cbz	r0, 8014cda <rclc_subscription_init_default+0x66>
 8014c96:	f10d 0810 	add.w	r8, sp, #16
 8014c9a:	461f      	mov	r7, r3
 8014c9c:	460d      	mov	r5, r1
 8014c9e:	f7fe ff45 	bl	8013b2c <rcl_get_zero_initialized_subscription>
 8014ca2:	6020      	str	r0, [r4, #0]
 8014ca4:	4640      	mov	r0, r8
 8014ca6:	f7fe fff5 	bl	8013c94 <rcl_subscription_get_default_options>
 8014caa:	2250      	movs	r2, #80	; 0x50
 8014cac:	490d      	ldr	r1, [pc, #52]	; (8014ce4 <rclc_subscription_init_default+0x70>)
 8014cae:	4640      	mov	r0, r8
 8014cb0:	f00b ffbd 	bl	8020c2e <memcpy>
 8014cb4:	463b      	mov	r3, r7
 8014cb6:	4632      	mov	r2, r6
 8014cb8:	4629      	mov	r1, r5
 8014cba:	4620      	mov	r0, r4
 8014cbc:	f8cd 8000 	str.w	r8, [sp]
 8014cc0:	f7fe ff3a 	bl	8013b38 <rcl_subscription_init>
 8014cc4:	b910      	cbnz	r0, 8014ccc <rclc_subscription_init_default+0x58>
 8014cc6:	b020      	add	sp, #128	; 0x80
 8014cc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014ccc:	9003      	str	r0, [sp, #12]
 8014cce:	f000 f88b 	bl	8014de8 <rcutils_reset_error>
 8014cd2:	9803      	ldr	r0, [sp, #12]
 8014cd4:	b020      	add	sp, #128	; 0x80
 8014cd6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014cda:	200b      	movs	r0, #11
 8014cdc:	b020      	add	sp, #128	; 0x80
 8014cde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014ce2:	bf00      	nop
 8014ce4:	08024e00 	.word	0x08024e00

08014ce8 <__default_zero_allocate>:
 8014ce8:	f00a ba78 	b.w	801f1dc <calloc>

08014cec <__default_reallocate>:
 8014cec:	f00a bc16 	b.w	801f51c <realloc>

08014cf0 <__default_deallocate>:
 8014cf0:	f00a baf4 	b.w	801f2dc <free>

08014cf4 <__default_allocate>:
 8014cf4:	f00a baea 	b.w	801f2cc <malloc>

08014cf8 <rcutils_get_zero_initialized_allocator>:
 8014cf8:	b510      	push	{r4, lr}
 8014cfa:	4c05      	ldr	r4, [pc, #20]	; (8014d10 <rcutils_get_zero_initialized_allocator+0x18>)
 8014cfc:	4686      	mov	lr, r0
 8014cfe:	4684      	mov	ip, r0
 8014d00:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8014d02:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014d06:	6823      	ldr	r3, [r4, #0]
 8014d08:	4670      	mov	r0, lr
 8014d0a:	f8cc 3000 	str.w	r3, [ip]
 8014d0e:	bd10      	pop	{r4, pc}
 8014d10:	08024e50 	.word	0x08024e50

08014d14 <rcutils_set_default_allocator>:
 8014d14:	b1a8      	cbz	r0, 8014d42 <rcutils_set_default_allocator+0x2e>
 8014d16:	6802      	ldr	r2, [r0, #0]
 8014d18:	b1a2      	cbz	r2, 8014d44 <rcutils_set_default_allocator+0x30>
 8014d1a:	6841      	ldr	r1, [r0, #4]
 8014d1c:	b1a1      	cbz	r1, 8014d48 <rcutils_set_default_allocator+0x34>
 8014d1e:	b410      	push	{r4}
 8014d20:	68c4      	ldr	r4, [r0, #12]
 8014d22:	b164      	cbz	r4, 8014d3e <rcutils_set_default_allocator+0x2a>
 8014d24:	6880      	ldr	r0, [r0, #8]
 8014d26:	b138      	cbz	r0, 8014d38 <rcutils_set_default_allocator+0x24>
 8014d28:	4b08      	ldr	r3, [pc, #32]	; (8014d4c <rcutils_set_default_allocator+0x38>)
 8014d2a:	601a      	str	r2, [r3, #0]
 8014d2c:	2200      	movs	r2, #0
 8014d2e:	e9c3 1001 	strd	r1, r0, [r3, #4]
 8014d32:	2001      	movs	r0, #1
 8014d34:	e9c3 4203 	strd	r4, r2, [r3, #12]
 8014d38:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014d3c:	4770      	bx	lr
 8014d3e:	4620      	mov	r0, r4
 8014d40:	e7fa      	b.n	8014d38 <rcutils_set_default_allocator+0x24>
 8014d42:	4770      	bx	lr
 8014d44:	4610      	mov	r0, r2
 8014d46:	4770      	bx	lr
 8014d48:	4608      	mov	r0, r1
 8014d4a:	4770      	bx	lr
 8014d4c:	200008a8 	.word	0x200008a8

08014d50 <rcutils_get_default_allocator>:
 8014d50:	b510      	push	{r4, lr}
 8014d52:	4c05      	ldr	r4, [pc, #20]	; (8014d68 <rcutils_get_default_allocator+0x18>)
 8014d54:	4686      	mov	lr, r0
 8014d56:	4684      	mov	ip, r0
 8014d58:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8014d5a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8014d5e:	6823      	ldr	r3, [r4, #0]
 8014d60:	4670      	mov	r0, lr
 8014d62:	f8cc 3000 	str.w	r3, [ip]
 8014d66:	bd10      	pop	{r4, pc}
 8014d68:	200008a8 	.word	0x200008a8

08014d6c <rcutils_allocator_is_valid>:
 8014d6c:	b158      	cbz	r0, 8014d86 <rcutils_allocator_is_valid+0x1a>
 8014d6e:	6803      	ldr	r3, [r0, #0]
 8014d70:	b143      	cbz	r3, 8014d84 <rcutils_allocator_is_valid+0x18>
 8014d72:	6843      	ldr	r3, [r0, #4]
 8014d74:	b133      	cbz	r3, 8014d84 <rcutils_allocator_is_valid+0x18>
 8014d76:	68c3      	ldr	r3, [r0, #12]
 8014d78:	b123      	cbz	r3, 8014d84 <rcutils_allocator_is_valid+0x18>
 8014d7a:	6880      	ldr	r0, [r0, #8]
 8014d7c:	3800      	subs	r0, #0
 8014d7e:	bf18      	it	ne
 8014d80:	2001      	movne	r0, #1
 8014d82:	4770      	bx	lr
 8014d84:	4618      	mov	r0, r3
 8014d86:	4770      	bx	lr

08014d88 <rcutils_get_env>:
 8014d88:	b168      	cbz	r0, 8014da6 <rcutils_get_env+0x1e>
 8014d8a:	b510      	push	{r4, lr}
 8014d8c:	460c      	mov	r4, r1
 8014d8e:	b129      	cbz	r1, 8014d9c <rcutils_get_env+0x14>
 8014d90:	f00a fa54 	bl	801f23c <getenv>
 8014d94:	b120      	cbz	r0, 8014da0 <rcutils_get_env+0x18>
 8014d96:	6020      	str	r0, [r4, #0]
 8014d98:	2000      	movs	r0, #0
 8014d9a:	bd10      	pop	{r4, pc}
 8014d9c:	4803      	ldr	r0, [pc, #12]	; (8014dac <rcutils_get_env+0x24>)
 8014d9e:	bd10      	pop	{r4, pc}
 8014da0:	4b03      	ldr	r3, [pc, #12]	; (8014db0 <rcutils_get_env+0x28>)
 8014da2:	6023      	str	r3, [r4, #0]
 8014da4:	bd10      	pop	{r4, pc}
 8014da6:	4803      	ldr	r0, [pc, #12]	; (8014db4 <rcutils_get_env+0x2c>)
 8014da8:	4770      	bx	lr
 8014daa:	bf00      	nop
 8014dac:	08024e80 	.word	0x08024e80
 8014db0:	08025238 	.word	0x08025238
 8014db4:	08024e64 	.word	0x08024e64

08014db8 <rcutils_get_error_string>:
 8014db8:	4b06      	ldr	r3, [pc, #24]	; (8014dd4 <rcutils_get_error_string+0x1c>)
 8014dba:	781b      	ldrb	r3, [r3, #0]
 8014dbc:	b13b      	cbz	r3, 8014dce <rcutils_get_error_string+0x16>
 8014dbe:	4b06      	ldr	r3, [pc, #24]	; (8014dd8 <rcutils_get_error_string+0x20>)
 8014dc0:	781a      	ldrb	r2, [r3, #0]
 8014dc2:	b90a      	cbnz	r2, 8014dc8 <rcutils_get_error_string+0x10>
 8014dc4:	2201      	movs	r2, #1
 8014dc6:	701a      	strb	r2, [r3, #0]
 8014dc8:	4b04      	ldr	r3, [pc, #16]	; (8014ddc <rcutils_get_error_string+0x24>)
 8014dca:	7818      	ldrb	r0, [r3, #0]
 8014dcc:	4770      	bx	lr
 8014dce:	4b04      	ldr	r3, [pc, #16]	; (8014de0 <rcutils_get_error_string+0x28>)
 8014dd0:	7818      	ldrb	r0, [r3, #0]
 8014dd2:	4770      	bx	lr
 8014dd4:	200123e8 	.word	0x200123e8
 8014dd8:	20012401 	.word	0x20012401
 8014ddc:	20012400 	.word	0x20012400
 8014de0:	08024510 	.word	0x08024510
 8014de4:	00000000 	.word	0x00000000

08014de8 <rcutils_reset_error>:
 8014de8:	ed9f 7b07 	vldr	d7, [pc, #28]	; 8014e08 <rcutils_reset_error+0x20>
 8014dec:	2300      	movs	r3, #0
 8014dee:	4a08      	ldr	r2, [pc, #32]	; (8014e10 <rcutils_reset_error+0x28>)
 8014df0:	4808      	ldr	r0, [pc, #32]	; (8014e14 <rcutils_reset_error+0x2c>)
 8014df2:	8013      	strh	r3, [r2, #0]
 8014df4:	4908      	ldr	r1, [pc, #32]	; (8014e18 <rcutils_reset_error+0x30>)
 8014df6:	7003      	strb	r3, [r0, #0]
 8014df8:	700b      	strb	r3, [r1, #0]
 8014dfa:	ed82 7b02 	vstr	d7, [r2, #8]
 8014dfe:	4a07      	ldr	r2, [pc, #28]	; (8014e1c <rcutils_reset_error+0x34>)
 8014e00:	7013      	strb	r3, [r2, #0]
 8014e02:	4770      	bx	lr
 8014e04:	f3af 8000 	nop.w
	...
 8014e10:	200123f0 	.word	0x200123f0
 8014e14:	20012401 	.word	0x20012401
 8014e18:	20012400 	.word	0x20012400
 8014e1c:	200123e8 	.word	0x200123e8

08014e20 <rcutils_format_string_limit>:
 8014e20:	b40f      	push	{r0, r1, r2, r3}
 8014e22:	b5f0      	push	{r4, r5, r6, r7, lr}
 8014e24:	b083      	sub	sp, #12
 8014e26:	ac08      	add	r4, sp, #32
 8014e28:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 8014e2a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8014e2e:	b326      	cbz	r6, 8014e7a <rcutils_format_string_limit+0x5a>
 8014e30:	a808      	add	r0, sp, #32
 8014e32:	f7ff ff9b 	bl	8014d6c <rcutils_allocator_is_valid>
 8014e36:	b300      	cbz	r0, 8014e7a <rcutils_format_string_limit+0x5a>
 8014e38:	2100      	movs	r1, #0
 8014e3a:	ab0f      	add	r3, sp, #60	; 0x3c
 8014e3c:	4632      	mov	r2, r6
 8014e3e:	4608      	mov	r0, r1
 8014e40:	e9cd 3300 	strd	r3, r3, [sp]
 8014e44:	f000 f906 	bl	8015054 <rcutils_vsnprintf>
 8014e48:	1c43      	adds	r3, r0, #1
 8014e4a:	4605      	mov	r5, r0
 8014e4c:	d015      	beq.n	8014e7a <rcutils_format_string_limit+0x5a>
 8014e4e:	1c47      	adds	r7, r0, #1
 8014e50:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014e52:	429f      	cmp	r7, r3
 8014e54:	d901      	bls.n	8014e5a <rcutils_format_string_limit+0x3a>
 8014e56:	1e5d      	subs	r5, r3, #1
 8014e58:	461f      	mov	r7, r3
 8014e5a:	9b08      	ldr	r3, [sp, #32]
 8014e5c:	4638      	mov	r0, r7
 8014e5e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8014e60:	4798      	blx	r3
 8014e62:	4604      	mov	r4, r0
 8014e64:	b148      	cbz	r0, 8014e7a <rcutils_format_string_limit+0x5a>
 8014e66:	4632      	mov	r2, r6
 8014e68:	4639      	mov	r1, r7
 8014e6a:	9b01      	ldr	r3, [sp, #4]
 8014e6c:	f000 f8f2 	bl	8015054 <rcutils_vsnprintf>
 8014e70:	2800      	cmp	r0, #0
 8014e72:	db09      	blt.n	8014e88 <rcutils_format_string_limit+0x68>
 8014e74:	2300      	movs	r3, #0
 8014e76:	5563      	strb	r3, [r4, r5]
 8014e78:	e000      	b.n	8014e7c <rcutils_format_string_limit+0x5c>
 8014e7a:	2400      	movs	r4, #0
 8014e7c:	4620      	mov	r0, r4
 8014e7e:	b003      	add	sp, #12
 8014e80:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8014e84:	b004      	add	sp, #16
 8014e86:	4770      	bx	lr
 8014e88:	4620      	mov	r0, r4
 8014e8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014e8c:	990c      	ldr	r1, [sp, #48]	; 0x30
 8014e8e:	2400      	movs	r4, #0
 8014e90:	4798      	blx	r3
 8014e92:	e7f3      	b.n	8014e7c <rcutils_format_string_limit+0x5c>

08014e94 <rcutils_repl_str>:
 8014e94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014e98:	ed2d 8b02 	vpush	{d8}
 8014e9c:	b087      	sub	sp, #28
 8014e9e:	2600      	movs	r6, #0
 8014ea0:	4680      	mov	r8, r0
 8014ea2:	468a      	mov	sl, r1
 8014ea4:	9000      	str	r0, [sp, #0]
 8014ea6:	4608      	mov	r0, r1
 8014ea8:	ee08 2a10 	vmov	s16, r2
 8014eac:	4699      	mov	r9, r3
 8014eae:	2510      	movs	r5, #16
 8014eb0:	f7eb fa26 	bl	8000300 <strlen>
 8014eb4:	4637      	mov	r7, r6
 8014eb6:	46b3      	mov	fp, r6
 8014eb8:	9001      	str	r0, [sp, #4]
 8014eba:	e01e      	b.n	8014efa <rcutils_repl_str+0x66>
 8014ebc:	f10b 0b01 	add.w	fp, fp, #1
 8014ec0:	9b01      	ldr	r3, [sp, #4]
 8014ec2:	455e      	cmp	r6, fp
 8014ec4:	eb04 0803 	add.w	r8, r4, r3
 8014ec8:	d211      	bcs.n	8014eee <rcutils_repl_str+0x5a>
 8014eca:	442e      	add	r6, r5
 8014ecc:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8014ed0:	f8d9 2010 	ldr.w	r2, [r9, #16]
 8014ed4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8014ed8:	00b1      	lsls	r1, r6, #2
 8014eda:	4798      	blx	r3
 8014edc:	2800      	cmp	r0, #0
 8014ede:	f000 8088 	beq.w	8014ff2 <rcutils_repl_str+0x15e>
 8014ee2:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
 8014ee6:	4607      	mov	r7, r0
 8014ee8:	bf28      	it	cs
 8014eea:	f44f 1580 	movcs.w	r5, #1048576	; 0x100000
 8014eee:	9a00      	ldr	r2, [sp, #0]
 8014ef0:	eb07 038b 	add.w	r3, r7, fp, lsl #2
 8014ef4:	1aa4      	subs	r4, r4, r2
 8014ef6:	f843 4c04 	str.w	r4, [r3, #-4]
 8014efa:	4651      	mov	r1, sl
 8014efc:	4640      	mov	r0, r8
 8014efe:	f00b fdf0 	bl	8020ae2 <strstr>
 8014f02:	4604      	mov	r4, r0
 8014f04:	4638      	mov	r0, r7
 8014f06:	2c00      	cmp	r4, #0
 8014f08:	d1d8      	bne.n	8014ebc <rcutils_repl_str+0x28>
 8014f0a:	4640      	mov	r0, r8
 8014f0c:	f7eb f9f8 	bl	8000300 <strlen>
 8014f10:	9b00      	ldr	r3, [sp, #0]
 8014f12:	eba8 0803 	sub.w	r8, r8, r3
 8014f16:	eb08 0400 	add.w	r4, r8, r0
 8014f1a:	9402      	str	r4, [sp, #8]
 8014f1c:	f1bb 0f00 	cmp.w	fp, #0
 8014f20:	d045      	beq.n	8014fae <rcutils_repl_str+0x11a>
 8014f22:	ee18 0a10 	vmov	r0, s16
 8014f26:	f7eb f9eb 	bl	8000300 <strlen>
 8014f2a:	9a01      	ldr	r2, [sp, #4]
 8014f2c:	4606      	mov	r6, r0
 8014f2e:	f8d9 3000 	ldr.w	r3, [r9]
 8014f32:	1a82      	subs	r2, r0, r2
 8014f34:	f8d9 1010 	ldr.w	r1, [r9, #16]
 8014f38:	fb0b 4202 	mla	r2, fp, r2, r4
 8014f3c:	1c50      	adds	r0, r2, #1
 8014f3e:	9205      	str	r2, [sp, #20]
 8014f40:	4798      	blx	r3
 8014f42:	4682      	mov	sl, r0
 8014f44:	2800      	cmp	r0, #0
 8014f46:	d054      	beq.n	8014ff2 <rcutils_repl_str+0x15e>
 8014f48:	683a      	ldr	r2, [r7, #0]
 8014f4a:	463d      	mov	r5, r7
 8014f4c:	9900      	ldr	r1, [sp, #0]
 8014f4e:	2401      	movs	r4, #1
 8014f50:	f00b fe6d 	bl	8020c2e <memcpy>
 8014f54:	683b      	ldr	r3, [r7, #0]
 8014f56:	e9cd 7a03 	strd	r7, sl, [sp, #12]
 8014f5a:	eb0a 0803 	add.w	r8, sl, r3
 8014f5e:	ee18 7a10 	vmov	r7, s16
 8014f62:	f8dd a000 	ldr.w	sl, [sp]
 8014f66:	f8cd 9000 	str.w	r9, [sp]
 8014f6a:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8014f6e:	4632      	mov	r2, r6
 8014f70:	4639      	mov	r1, r7
 8014f72:	4640      	mov	r0, r8
 8014f74:	44b0      	add	r8, r6
 8014f76:	f00b fe5a 	bl	8020c2e <memcpy>
 8014f7a:	f855 2b04 	ldr.w	r2, [r5], #4
 8014f7e:	45a3      	cmp	fp, r4
 8014f80:	444a      	add	r2, r9
 8014f82:	eb0a 0102 	add.w	r1, sl, r2
 8014f86:	d02a      	beq.n	8014fde <rcutils_repl_str+0x14a>
 8014f88:	6828      	ldr	r0, [r5, #0]
 8014f8a:	1a82      	subs	r2, r0, r2
 8014f8c:	4640      	mov	r0, r8
 8014f8e:	4490      	add	r8, r2
 8014f90:	f00b fe4d 	bl	8020c2e <memcpy>
 8014f94:	1c62      	adds	r2, r4, #1
 8014f96:	45a3      	cmp	fp, r4
 8014f98:	4614      	mov	r4, r2
 8014f9a:	d8e8      	bhi.n	8014f6e <rcutils_repl_str+0xda>
 8014f9c:	f8dd 9000 	ldr.w	r9, [sp]
 8014fa0:	e9dd 7a03 	ldrd	r7, sl, [sp, #12]
 8014fa4:	2300      	movs	r3, #0
 8014fa6:	9a05      	ldr	r2, [sp, #20]
 8014fa8:	f80a 3002 	strb.w	r3, [sl, r2]
 8014fac:	e00b      	b.n	8014fc6 <rcutils_repl_str+0x132>
 8014fae:	4620      	mov	r0, r4
 8014fb0:	f8d9 3000 	ldr.w	r3, [r9]
 8014fb4:	f8d9 1010 	ldr.w	r1, [r9, #16]
 8014fb8:	3001      	adds	r0, #1
 8014fba:	4798      	blx	r3
 8014fbc:	4682      	mov	sl, r0
 8014fbe:	b110      	cbz	r0, 8014fc6 <rcutils_repl_str+0x132>
 8014fc0:	9900      	ldr	r1, [sp, #0]
 8014fc2:	f00b fe2c 	bl	8020c1e <strcpy>
 8014fc6:	4638      	mov	r0, r7
 8014fc8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8014fcc:	f8d9 1010 	ldr.w	r1, [r9, #16]
 8014fd0:	4798      	blx	r3
 8014fd2:	4650      	mov	r0, sl
 8014fd4:	b007      	add	sp, #28
 8014fd6:	ecbd 8b02 	vpop	{d8}
 8014fda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014fde:	9b02      	ldr	r3, [sp, #8]
 8014fe0:	4640      	mov	r0, r8
 8014fe2:	f8dd 9000 	ldr.w	r9, [sp]
 8014fe6:	1a9a      	subs	r2, r3, r2
 8014fe8:	e9dd 7a03 	ldrd	r7, sl, [sp, #12]
 8014fec:	f00b fe1f 	bl	8020c2e <memcpy>
 8014ff0:	e7d8      	b.n	8014fa4 <rcutils_repl_str+0x110>
 8014ff2:	f04f 0a00 	mov.w	sl, #0
 8014ff6:	e7e6      	b.n	8014fc6 <rcutils_repl_str+0x132>

08014ff8 <rcutils_snprintf>:
 8014ff8:	b40c      	push	{r2, r3}
 8014ffa:	b530      	push	{r4, r5, lr}
 8014ffc:	b083      	sub	sp, #12
 8014ffe:	ab06      	add	r3, sp, #24
 8015000:	f853 2b04 	ldr.w	r2, [r3], #4
 8015004:	9301      	str	r3, [sp, #4]
 8015006:	b1e2      	cbz	r2, 8015042 <rcutils_snprintf+0x4a>
 8015008:	fab0 f480 	clz	r4, r0
 801500c:	fab1 f581 	clz	r5, r1
 8015010:	ea50 0c01 	orrs.w	ip, r0, r1
 8015014:	ea4f 1454 	mov.w	r4, r4, lsr #5
 8015018:	ea4f 1555 	mov.w	r5, r5, lsr #5
 801501c:	d008      	beq.n	8015030 <rcutils_snprintf+0x38>
 801501e:	b984      	cbnz	r4, 8015042 <rcutils_snprintf+0x4a>
 8015020:	b97d      	cbnz	r5, 8015042 <rcutils_snprintf+0x4a>
 8015022:	f00b fc69 	bl	80208f8 <vsniprintf>
 8015026:	b003      	add	sp, #12
 8015028:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801502c:	b002      	add	sp, #8
 801502e:	4770      	bx	lr
 8015030:	4661      	mov	r1, ip
 8015032:	4660      	mov	r0, ip
 8015034:	f00b fc60 	bl	80208f8 <vsniprintf>
 8015038:	b003      	add	sp, #12
 801503a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801503e:	b002      	add	sp, #8
 8015040:	4770      	bx	lr
 8015042:	f00b fdbf 	bl	8020bc4 <__errno>
 8015046:	2216      	movs	r2, #22
 8015048:	4603      	mov	r3, r0
 801504a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801504e:	601a      	str	r2, [r3, #0]
 8015050:	e7e9      	b.n	8015026 <rcutils_snprintf+0x2e>
 8015052:	bf00      	nop

08015054 <rcutils_vsnprintf>:
 8015054:	b570      	push	{r4, r5, r6, lr}
 8015056:	b1b2      	cbz	r2, 8015086 <rcutils_vsnprintf+0x32>
 8015058:	fab0 f480 	clz	r4, r0
 801505c:	fab1 f581 	clz	r5, r1
 8015060:	ea50 0c01 	orrs.w	ip, r0, r1
 8015064:	ea4f 1454 	mov.w	r4, r4, lsr #5
 8015068:	ea4f 1555 	mov.w	r5, r5, lsr #5
 801506c:	d005      	beq.n	801507a <rcutils_vsnprintf+0x26>
 801506e:	b954      	cbnz	r4, 8015086 <rcutils_vsnprintf+0x32>
 8015070:	b94d      	cbnz	r5, 8015086 <rcutils_vsnprintf+0x32>
 8015072:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8015076:	f00b bc3f 	b.w	80208f8 <vsniprintf>
 801507a:	4661      	mov	r1, ip
 801507c:	4660      	mov	r0, ip
 801507e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8015082:	f00b bc39 	b.w	80208f8 <vsniprintf>
 8015086:	f00b fd9d 	bl	8020bc4 <__errno>
 801508a:	2316      	movs	r3, #22
 801508c:	6003      	str	r3, [r0, #0]
 801508e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8015092:	bd70      	pop	{r4, r5, r6, pc}

08015094 <rcutils_strdup>:
 8015094:	b084      	sub	sp, #16
 8015096:	b570      	push	{r4, r5, r6, lr}
 8015098:	b082      	sub	sp, #8
 801509a:	4605      	mov	r5, r0
 801509c:	ac07      	add	r4, sp, #28
 801509e:	e884 000e 	stmia.w	r4, {r1, r2, r3}
 80150a2:	b1b0      	cbz	r0, 80150d2 <rcutils_strdup+0x3e>
 80150a4:	f7eb f92c 	bl	8000300 <strlen>
 80150a8:	1c42      	adds	r2, r0, #1
 80150aa:	9b07      	ldr	r3, [sp, #28]
 80150ac:	4606      	mov	r6, r0
 80150ae:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80150b0:	4610      	mov	r0, r2
 80150b2:	9201      	str	r2, [sp, #4]
 80150b4:	4798      	blx	r3
 80150b6:	4604      	mov	r4, r0
 80150b8:	b128      	cbz	r0, 80150c6 <rcutils_strdup+0x32>
 80150ba:	9a01      	ldr	r2, [sp, #4]
 80150bc:	4629      	mov	r1, r5
 80150be:	f00b fdb6 	bl	8020c2e <memcpy>
 80150c2:	2300      	movs	r3, #0
 80150c4:	55a3      	strb	r3, [r4, r6]
 80150c6:	4620      	mov	r0, r4
 80150c8:	b002      	add	sp, #8
 80150ca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80150ce:	b004      	add	sp, #16
 80150d0:	4770      	bx	lr
 80150d2:	4604      	mov	r4, r0
 80150d4:	e7f7      	b.n	80150c6 <rcutils_strdup+0x32>
 80150d6:	bf00      	nop

080150d8 <rcutils_strndup>:
 80150d8:	b082      	sub	sp, #8
 80150da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80150dc:	ac06      	add	r4, sp, #24
 80150de:	4605      	mov	r5, r0
 80150e0:	e884 000c 	stmia.w	r4, {r2, r3}
 80150e4:	b188      	cbz	r0, 801510a <rcutils_strndup+0x32>
 80150e6:	1c4f      	adds	r7, r1, #1
 80150e8:	460e      	mov	r6, r1
 80150ea:	990a      	ldr	r1, [sp, #40]	; 0x28
 80150ec:	4638      	mov	r0, r7
 80150ee:	4790      	blx	r2
 80150f0:	4604      	mov	r4, r0
 80150f2:	b128      	cbz	r0, 8015100 <rcutils_strndup+0x28>
 80150f4:	463a      	mov	r2, r7
 80150f6:	4629      	mov	r1, r5
 80150f8:	f00b fd99 	bl	8020c2e <memcpy>
 80150fc:	2300      	movs	r3, #0
 80150fe:	55a3      	strb	r3, [r4, r6]
 8015100:	4620      	mov	r0, r4
 8015102:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8015106:	b002      	add	sp, #8
 8015108:	4770      	bx	lr
 801510a:	4604      	mov	r4, r0
 801510c:	e7f8      	b.n	8015100 <rcutils_strndup+0x28>
 801510e:	bf00      	nop

08015110 <rcutils_system_time_now>:
 8015110:	b300      	cbz	r0, 8015154 <rcutils_system_time_now+0x44>
 8015112:	b570      	push	{r4, r5, r6, lr}
 8015114:	b084      	sub	sp, #16
 8015116:	4604      	mov	r4, r0
 8015118:	2001      	movs	r0, #1
 801511a:	4669      	mov	r1, sp
 801511c:	f7ed fea0 	bl	8002e60 <clock_gettime>
 8015120:	e9dd 3100 	ldrd	r3, r1, [sp]
 8015124:	2900      	cmp	r1, #0
 8015126:	db12      	blt.n	801514e <rcutils_system_time_now+0x3e>
 8015128:	ea53 0201 	orrs.w	r2, r3, r1
 801512c:	9d02      	ldr	r5, [sp, #8]
 801512e:	d101      	bne.n	8015134 <rcutils_system_time_now+0x24>
 8015130:	2d00      	cmp	r5, #0
 8015132:	db0c      	blt.n	801514e <rcutils_system_time_now+0x3e>
 8015134:	4e08      	ldr	r6, [pc, #32]	; (8015158 <rcutils_system_time_now+0x48>)
 8015136:	2000      	movs	r0, #0
 8015138:	fba3 3206 	umull	r3, r2, r3, r6
 801513c:	195b      	adds	r3, r3, r5
 801513e:	fb06 2201 	mla	r2, r6, r1, r2
 8015142:	eb42 72e5 	adc.w	r2, r2, r5, asr #31
 8015146:	e9c4 3200 	strd	r3, r2, [r4]
 801514a:	b004      	add	sp, #16
 801514c:	bd70      	pop	{r4, r5, r6, pc}
 801514e:	2002      	movs	r0, #2
 8015150:	b004      	add	sp, #16
 8015152:	bd70      	pop	{r4, r5, r6, pc}
 8015154:	200b      	movs	r0, #11
 8015156:	4770      	bx	lr
 8015158:	3b9aca00 	.word	0x3b9aca00

0801515c <rcutils_steady_time_now>:
 801515c:	b300      	cbz	r0, 80151a0 <rcutils_steady_time_now+0x44>
 801515e:	b570      	push	{r4, r5, r6, lr}
 8015160:	b084      	sub	sp, #16
 8015162:	4604      	mov	r4, r0
 8015164:	2000      	movs	r0, #0
 8015166:	4669      	mov	r1, sp
 8015168:	f7ed fe7a 	bl	8002e60 <clock_gettime>
 801516c:	e9dd 3100 	ldrd	r3, r1, [sp]
 8015170:	2900      	cmp	r1, #0
 8015172:	db12      	blt.n	801519a <rcutils_steady_time_now+0x3e>
 8015174:	ea53 0201 	orrs.w	r2, r3, r1
 8015178:	9d02      	ldr	r5, [sp, #8]
 801517a:	d101      	bne.n	8015180 <rcutils_steady_time_now+0x24>
 801517c:	2d00      	cmp	r5, #0
 801517e:	db0c      	blt.n	801519a <rcutils_steady_time_now+0x3e>
 8015180:	4e08      	ldr	r6, [pc, #32]	; (80151a4 <rcutils_steady_time_now+0x48>)
 8015182:	2000      	movs	r0, #0
 8015184:	fba3 3206 	umull	r3, r2, r3, r6
 8015188:	195b      	adds	r3, r3, r5
 801518a:	fb06 2201 	mla	r2, r6, r1, r2
 801518e:	eb42 72e5 	adc.w	r2, r2, r5, asr #31
 8015192:	e9c4 3200 	strd	r3, r2, [r4]
 8015196:	b004      	add	sp, #16
 8015198:	bd70      	pop	{r4, r5, r6, pc}
 801519a:	2002      	movs	r0, #2
 801519c:	b004      	add	sp, #16
 801519e:	bd70      	pop	{r4, r5, r6, pc}
 80151a0:	200b      	movs	r0, #11
 80151a2:	4770      	bx	lr
 80151a4:	3b9aca00 	.word	0x3b9aca00

080151a8 <rmw_get_zero_initialized_init_options>:
 80151a8:	b510      	push	{r4, lr}
 80151aa:	4604      	mov	r4, r0
 80151ac:	2238      	movs	r2, #56	; 0x38
 80151ae:	2100      	movs	r1, #0
 80151b0:	f00b fc70 	bl	8020a94 <memset>
 80151b4:	f104 0010 	add.w	r0, r4, #16
 80151b8:	f000 f80a 	bl	80151d0 <rmw_get_default_security_options>
 80151bc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80151c0:	4620      	mov	r0, r4
 80151c2:	60e3      	str	r3, [r4, #12]
 80151c4:	bd10      	pop	{r4, pc}
 80151c6:	bf00      	nop

080151c8 <rmw_get_default_publisher_options>:
 80151c8:	2200      	movs	r2, #0
 80151ca:	6002      	str	r2, [r0, #0]
 80151cc:	7102      	strb	r2, [r0, #4]
 80151ce:	4770      	bx	lr

080151d0 <rmw_get_default_security_options>:
 80151d0:	2200      	movs	r2, #0
 80151d2:	7002      	strb	r2, [r0, #0]
 80151d4:	6042      	str	r2, [r0, #4]
 80151d6:	4770      	bx	lr

080151d8 <rmw_subscription_content_filter_options_fini>:
 80151d8:	b1b0      	cbz	r0, 8015208 <rmw_subscription_content_filter_options_fini+0x30>
 80151da:	b538      	push	{r3, r4, r5, lr}
 80151dc:	4604      	mov	r4, r0
 80151de:	4608      	mov	r0, r1
 80151e0:	460d      	mov	r5, r1
 80151e2:	f7ff fdc3 	bl	8014d6c <rcutils_allocator_is_valid>
 80151e6:	b168      	cbz	r0, 8015204 <rmw_subscription_content_filter_options_fini+0x2c>
 80151e8:	6820      	ldr	r0, [r4, #0]
 80151ea:	b120      	cbz	r0, 80151f6 <rmw_subscription_content_filter_options_fini+0x1e>
 80151ec:	686b      	ldr	r3, [r5, #4]
 80151ee:	6929      	ldr	r1, [r5, #16]
 80151f0:	4798      	blx	r3
 80151f2:	2300      	movs	r3, #0
 80151f4:	6023      	str	r3, [r4, #0]
 80151f6:	1d20      	adds	r0, r4, #4
 80151f8:	f008 fa06 	bl	801d608 <rcutils_string_array_fini>
 80151fc:	3800      	subs	r0, #0
 80151fe:	bf18      	it	ne
 8015200:	2001      	movne	r0, #1
 8015202:	bd38      	pop	{r3, r4, r5, pc}
 8015204:	200b      	movs	r0, #11
 8015206:	bd38      	pop	{r3, r4, r5, pc}
 8015208:	200b      	movs	r0, #11
 801520a:	4770      	bx	lr

0801520c <rmw_get_default_subscription_options>:
 801520c:	2200      	movs	r2, #0
 801520e:	e9c0 2200 	strd	r2, r2, [r0]
 8015212:	6082      	str	r2, [r0, #8]
 8015214:	4770      	bx	lr
 8015216:	bf00      	nop

08015218 <rmw_get_zero_initialized_message_info>:
 8015218:	b510      	push	{r4, lr}
 801521a:	4604      	mov	r4, r0
 801521c:	2240      	movs	r2, #64	; 0x40
 801521e:	2100      	movs	r1, #0
 8015220:	f00b fc38 	bl	8020a94 <memset>
 8015224:	4620      	mov	r0, r4
 8015226:	bd10      	pop	{r4, pc}

08015228 <rmw_validate_namespace_with_size>:
 8015228:	2800      	cmp	r0, #0
 801522a:	d043      	beq.n	80152b4 <rmw_validate_namespace_with_size+0x8c>
 801522c:	b570      	push	{r4, r5, r6, lr}
 801522e:	4614      	mov	r4, r2
 8015230:	b0c2      	sub	sp, #264	; 0x108
 8015232:	b32a      	cbz	r2, 8015280 <rmw_validate_namespace_with_size+0x58>
 8015234:	2901      	cmp	r1, #1
 8015236:	460d      	mov	r5, r1
 8015238:	461e      	mov	r6, r3
 801523a:	d102      	bne.n	8015242 <rmw_validate_namespace_with_size+0x1a>
 801523c:	7803      	ldrb	r3, [r0, #0]
 801523e:	2b2f      	cmp	r3, #47	; 0x2f
 8015240:	d012      	beq.n	8015268 <rmw_validate_namespace_with_size+0x40>
 8015242:	aa01      	add	r2, sp, #4
 8015244:	4669      	mov	r1, sp
 8015246:	f008 fbd3 	bl	801d9f0 <rmw_validate_full_topic_name>
 801524a:	b980      	cbnz	r0, 801526e <rmw_validate_namespace_with_size+0x46>
 801524c:	9a00      	ldr	r2, [sp, #0]
 801524e:	b14a      	cbz	r2, 8015264 <rmw_validate_namespace_with_size+0x3c>
 8015250:	2a07      	cmp	r2, #7
 8015252:	d007      	beq.n	8015264 <rmw_validate_namespace_with_size+0x3c>
 8015254:	1e53      	subs	r3, r2, #1
 8015256:	2b05      	cmp	r3, #5
 8015258:	d82e      	bhi.n	80152b8 <rmw_validate_namespace_with_size+0x90>
 801525a:	e8df f003 	tbb	[pc, r3]
 801525e:	1f1c      	.short	0x1f1c
 8015260:	14282522 	.word	0x14282522
 8015264:	2df5      	cmp	r5, #245	; 0xf5
 8015266:	d804      	bhi.n	8015272 <rmw_validate_namespace_with_size+0x4a>
 8015268:	2300      	movs	r3, #0
 801526a:	4618      	mov	r0, r3
 801526c:	6023      	str	r3, [r4, #0]
 801526e:	b042      	add	sp, #264	; 0x108
 8015270:	bd70      	pop	{r4, r5, r6, pc}
 8015272:	2307      	movs	r3, #7
 8015274:	6023      	str	r3, [r4, #0]
 8015276:	2e00      	cmp	r6, #0
 8015278:	d0f9      	beq.n	801526e <rmw_validate_namespace_with_size+0x46>
 801527a:	23f4      	movs	r3, #244	; 0xf4
 801527c:	6033      	str	r3, [r6, #0]
 801527e:	e7f6      	b.n	801526e <rmw_validate_namespace_with_size+0x46>
 8015280:	200b      	movs	r0, #11
 8015282:	b042      	add	sp, #264	; 0x108
 8015284:	bd70      	pop	{r4, r5, r6, pc}
 8015286:	2306      	movs	r3, #6
 8015288:	6023      	str	r3, [r4, #0]
 801528a:	2e00      	cmp	r6, #0
 801528c:	d0ef      	beq.n	801526e <rmw_validate_namespace_with_size+0x46>
 801528e:	9b01      	ldr	r3, [sp, #4]
 8015290:	6033      	str	r3, [r6, #0]
 8015292:	b042      	add	sp, #264	; 0x108
 8015294:	bd70      	pop	{r4, r5, r6, pc}
 8015296:	2301      	movs	r3, #1
 8015298:	6023      	str	r3, [r4, #0]
 801529a:	e7f6      	b.n	801528a <rmw_validate_namespace_with_size+0x62>
 801529c:	2302      	movs	r3, #2
 801529e:	6023      	str	r3, [r4, #0]
 80152a0:	e7f3      	b.n	801528a <rmw_validate_namespace_with_size+0x62>
 80152a2:	2303      	movs	r3, #3
 80152a4:	6023      	str	r3, [r4, #0]
 80152a6:	e7f0      	b.n	801528a <rmw_validate_namespace_with_size+0x62>
 80152a8:	2304      	movs	r3, #4
 80152aa:	6023      	str	r3, [r4, #0]
 80152ac:	e7ed      	b.n	801528a <rmw_validate_namespace_with_size+0x62>
 80152ae:	2305      	movs	r3, #5
 80152b0:	6023      	str	r3, [r4, #0]
 80152b2:	e7ea      	b.n	801528a <rmw_validate_namespace_with_size+0x62>
 80152b4:	200b      	movs	r0, #11
 80152b6:	4770      	bx	lr
 80152b8:	4613      	mov	r3, r2
 80152ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80152be:	4a03      	ldr	r2, [pc, #12]	; (80152cc <rmw_validate_namespace_with_size+0xa4>)
 80152c0:	a802      	add	r0, sp, #8
 80152c2:	f7ff fe99 	bl	8014ff8 <rcutils_snprintf>
 80152c6:	2001      	movs	r0, #1
 80152c8:	e7d1      	b.n	801526e <rmw_validate_namespace_with_size+0x46>
 80152ca:	bf00      	nop
 80152cc:	08024e9c 	.word	0x08024e9c

080152d0 <rmw_validate_namespace>:
 80152d0:	b168      	cbz	r0, 80152ee <rmw_validate_namespace+0x1e>
 80152d2:	b570      	push	{r4, r5, r6, lr}
 80152d4:	460d      	mov	r5, r1
 80152d6:	4616      	mov	r6, r2
 80152d8:	4604      	mov	r4, r0
 80152da:	f7eb f811 	bl	8000300 <strlen>
 80152de:	4633      	mov	r3, r6
 80152e0:	4601      	mov	r1, r0
 80152e2:	462a      	mov	r2, r5
 80152e4:	4620      	mov	r0, r4
 80152e6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80152ea:	f7ff bf9d 	b.w	8015228 <rmw_validate_namespace_with_size>
 80152ee:	200b      	movs	r0, #11
 80152f0:	4770      	bx	lr
 80152f2:	bf00      	nop

080152f4 <rmw_namespace_validation_result_string>:
 80152f4:	2807      	cmp	r0, #7
 80152f6:	d803      	bhi.n	8015300 <rmw_namespace_validation_result_string+0xc>
 80152f8:	4b02      	ldr	r3, [pc, #8]	; (8015304 <rmw_namespace_validation_result_string+0x10>)
 80152fa:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 80152fe:	4770      	bx	lr
 8015300:	4801      	ldr	r0, [pc, #4]	; (8015308 <rmw_namespace_validation_result_string+0x14>)
 8015302:	4770      	bx	lr
 8015304:	08025094 	.word	0x08025094
 8015308:	08024eec 	.word	0x08024eec

0801530c <rmw_validate_node_name>:
 801530c:	2800      	cmp	r0, #0
 801530e:	d042      	beq.n	8015396 <rmw_validate_node_name+0x8a>
 8015310:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015314:	460d      	mov	r5, r1
 8015316:	2900      	cmp	r1, #0
 8015318:	d03f      	beq.n	801539a <rmw_validate_node_name+0x8e>
 801531a:	4604      	mov	r4, r0
 801531c:	4616      	mov	r6, r2
 801531e:	f7ea ffef 	bl	8000300 <strlen>
 8015322:	b310      	cbz	r0, 801536a <rmw_validate_node_name+0x5e>
 8015324:	1e63      	subs	r3, r4, #1
 8015326:	f1c4 0101 	rsb	r1, r4, #1
 801532a:	eb03 0800 	add.w	r8, r3, r0
 801532e:	18cf      	adds	r7, r1, r3
 8015330:	f813 ef01 	ldrb.w	lr, [r3, #1]!
 8015334:	f1ae 0230 	sub.w	r2, lr, #48	; 0x30
 8015338:	f02e 0c20 	bic.w	ip, lr, #32
 801533c:	2a09      	cmp	r2, #9
 801533e:	f1ac 0c41 	sub.w	ip, ip, #65	; 0x41
 8015342:	d905      	bls.n	8015350 <rmw_validate_node_name+0x44>
 8015344:	f1bc 0f19 	cmp.w	ip, #25
 8015348:	d902      	bls.n	8015350 <rmw_validate_node_name+0x44>
 801534a:	f1be 0f5f 	cmp.w	lr, #95	; 0x5f
 801534e:	d114      	bne.n	801537a <rmw_validate_node_name+0x6e>
 8015350:	4598      	cmp	r8, r3
 8015352:	d1ec      	bne.n	801532e <rmw_validate_node_name+0x22>
 8015354:	7822      	ldrb	r2, [r4, #0]
 8015356:	4b16      	ldr	r3, [pc, #88]	; (80153b0 <rmw_validate_node_name+0xa4>)
 8015358:	5cd3      	ldrb	r3, [r2, r3]
 801535a:	f013 0304 	ands.w	r3, r3, #4
 801535e:	d113      	bne.n	8015388 <rmw_validate_node_name+0x7c>
 8015360:	28ff      	cmp	r0, #255	; 0xff
 8015362:	d81c      	bhi.n	801539e <rmw_validate_node_name+0x92>
 8015364:	4618      	mov	r0, r3
 8015366:	602b      	str	r3, [r5, #0]
 8015368:	e00c      	b.n	8015384 <rmw_validate_node_name+0x78>
 801536a:	2301      	movs	r3, #1
 801536c:	602b      	str	r3, [r5, #0]
 801536e:	b17e      	cbz	r6, 8015390 <rmw_validate_node_name+0x84>
 8015370:	2300      	movs	r3, #0
 8015372:	4618      	mov	r0, r3
 8015374:	6033      	str	r3, [r6, #0]
 8015376:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801537a:	2302      	movs	r3, #2
 801537c:	602b      	str	r3, [r5, #0]
 801537e:	b13e      	cbz	r6, 8015390 <rmw_validate_node_name+0x84>
 8015380:	2000      	movs	r0, #0
 8015382:	6037      	str	r7, [r6, #0]
 8015384:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015388:	2303      	movs	r3, #3
 801538a:	602b      	str	r3, [r5, #0]
 801538c:	2e00      	cmp	r6, #0
 801538e:	d1ef      	bne.n	8015370 <rmw_validate_node_name+0x64>
 8015390:	2000      	movs	r0, #0
 8015392:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015396:	200b      	movs	r0, #11
 8015398:	4770      	bx	lr
 801539a:	200b      	movs	r0, #11
 801539c:	e7f2      	b.n	8015384 <rmw_validate_node_name+0x78>
 801539e:	2204      	movs	r2, #4
 80153a0:	602a      	str	r2, [r5, #0]
 80153a2:	2e00      	cmp	r6, #0
 80153a4:	d0f4      	beq.n	8015390 <rmw_validate_node_name+0x84>
 80153a6:	22fe      	movs	r2, #254	; 0xfe
 80153a8:	4618      	mov	r0, r3
 80153aa:	6032      	str	r2, [r6, #0]
 80153ac:	e7ea      	b.n	8015384 <rmw_validate_node_name+0x78>
 80153ae:	bf00      	nop
 80153b0:	080258cc 	.word	0x080258cc

080153b4 <rmw_node_name_validation_result_string>:
 80153b4:	2804      	cmp	r0, #4
 80153b6:	d803      	bhi.n	80153c0 <rmw_node_name_validation_result_string+0xc>
 80153b8:	4b02      	ldr	r3, [pc, #8]	; (80153c4 <rmw_node_name_validation_result_string+0x10>)
 80153ba:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
 80153be:	4770      	bx	lr
 80153c0:	4801      	ldr	r0, [pc, #4]	; (80153c8 <rmw_node_name_validation_result_string+0x14>)
 80153c2:	4770      	bx	lr
 80153c4:	080251a0 	.word	0x080251a0
 80153c8:	080250b4 	.word	0x080250b4

080153cc <rmw_uros_set_custom_transport>:
 80153cc:	b470      	push	{r4, r5, r6}
 80153ce:	e9dd 5603 	ldrd	r5, r6, [sp, #12]
 80153d2:	b162      	cbz	r2, 80153ee <rmw_uros_set_custom_transport+0x22>
 80153d4:	b15b      	cbz	r3, 80153ee <rmw_uros_set_custom_transport+0x22>
 80153d6:	b155      	cbz	r5, 80153ee <rmw_uros_set_custom_transport+0x22>
 80153d8:	b14e      	cbz	r6, 80153ee <rmw_uros_set_custom_transport+0x22>
 80153da:	4c06      	ldr	r4, [pc, #24]	; (80153f4 <rmw_uros_set_custom_transport+0x28>)
 80153dc:	7020      	strb	r0, [r4, #0]
 80153de:	2000      	movs	r0, #0
 80153e0:	6166      	str	r6, [r4, #20]
 80153e2:	e9c4 1201 	strd	r1, r2, [r4, #4]
 80153e6:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80153ea:	bc70      	pop	{r4, r5, r6}
 80153ec:	4770      	bx	lr
 80153ee:	200b      	movs	r0, #11
 80153f0:	bc70      	pop	{r4, r5, r6}
 80153f2:	4770      	bx	lr
 80153f4:	20012404 	.word	0x20012404

080153f8 <rmw_init_options_init>:
 80153f8:	b084      	sub	sp, #16
 80153fa:	b5f0      	push	{r4, r5, r6, r7, lr}
 80153fc:	b083      	sub	sp, #12
 80153fe:	ad09      	add	r5, sp, #36	; 0x24
 8015400:	e885 000e 	stmia.w	r5, {r1, r2, r3}
 8015404:	b130      	cbz	r0, 8015414 <rmw_init_options_init+0x1c>
 8015406:	4604      	mov	r4, r0
 8015408:	4628      	mov	r0, r5
 801540a:	f7ff fcaf 	bl	8014d6c <rcutils_allocator_is_valid>
 801540e:	b108      	cbz	r0, 8015414 <rmw_init_options_init+0x1c>
 8015410:	68a6      	ldr	r6, [r4, #8]
 8015412:	b12e      	cbz	r6, 8015420 <rmw_init_options_init+0x28>
 8015414:	200b      	movs	r0, #11
 8015416:	b003      	add	sp, #12
 8015418:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 801541c:	b004      	add	sp, #16
 801541e:	4770      	bx	lr
 8015420:	2200      	movs	r2, #0
 8015422:	2300      	movs	r3, #0
 8015424:	f104 0c20 	add.w	ip, r4, #32
 8015428:	f8df e098 	ldr.w	lr, [pc, #152]	; 80154c4 <rmw_init_options_init+0xcc>
 801542c:	466f      	mov	r7, sp
 801542e:	e9c4 2300 	strd	r2, r3, [r4]
 8015432:	4b20      	ldr	r3, [pc, #128]	; (80154b4 <rmw_init_options_init+0xbc>)
 8015434:	681b      	ldr	r3, [r3, #0]
 8015436:	60a3      	str	r3, [r4, #8]
 8015438:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801543a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801543e:	682b      	ldr	r3, [r5, #0]
 8015440:	4638      	mov	r0, r7
 8015442:	f8cc 3000 	str.w	r3, [ip]
 8015446:	f8c4 e01c 	str.w	lr, [r4, #28]
 801544a:	60e6      	str	r6, [r4, #12]
 801544c:	f7ff fec0 	bl	80151d0 <rmw_get_default_security_options>
 8015450:	f104 0310 	add.w	r3, r4, #16
 8015454:	2203      	movs	r2, #3
 8015456:	e897 0003 	ldmia.w	r7, {r0, r1}
 801545a:	e883 0003 	stmia.w	r3, {r0, r1}
 801545e:	4816      	ldr	r0, [pc, #88]	; (80154b8 <rmw_init_options_init+0xc0>)
 8015460:	4916      	ldr	r1, [pc, #88]	; (80154bc <rmw_init_options_init+0xc4>)
 8015462:	7626      	strb	r6, [r4, #24]
 8015464:	f001 fa62 	bl	801692c <rmw_uxrce_init_init_options_impl_memory>
 8015468:	4813      	ldr	r0, [pc, #76]	; (80154b8 <rmw_init_options_init+0xc0>)
 801546a:	f008 fc25 	bl	801dcb8 <get_memory>
 801546e:	b1f0      	cbz	r0, 80154ae <rmw_init_options_init+0xb6>
 8015470:	4a13      	ldr	r2, [pc, #76]	; (80154c0 <rmw_init_options_init+0xc8>)
 8015472:	6883      	ldr	r3, [r0, #8]
 8015474:	6851      	ldr	r1, [r2, #4]
 8015476:	6363      	str	r3, [r4, #52]	; 0x34
 8015478:	7810      	ldrb	r0, [r2, #0]
 801547a:	6159      	str	r1, [r3, #20]
 801547c:	68d1      	ldr	r1, [r2, #12]
 801547e:	7418      	strb	r0, [r3, #16]
 8015480:	61d9      	str	r1, [r3, #28]
 8015482:	6911      	ldr	r1, [r2, #16]
 8015484:	6219      	str	r1, [r3, #32]
 8015486:	6951      	ldr	r1, [r2, #20]
 8015488:	6892      	ldr	r2, [r2, #8]
 801548a:	6259      	str	r1, [r3, #36]	; 0x24
 801548c:	619a      	str	r2, [r3, #24]
 801548e:	f004 fb65 	bl	8019b5c <uxr_nanos>
 8015492:	f009 ffd7 	bl	801f444 <srand>
 8015496:	f00a f803 	bl	801f4a0 <rand>
 801549a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801549c:	6298      	str	r0, [r3, #40]	; 0x28
 801549e:	2800      	cmp	r0, #0
 80154a0:	d0f9      	beq.n	8015496 <rmw_init_options_init+0x9e>
 80154a2:	2000      	movs	r0, #0
 80154a4:	b003      	add	sp, #12
 80154a6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 80154aa:	b004      	add	sp, #16
 80154ac:	4770      	bx	lr
 80154ae:	2001      	movs	r0, #1
 80154b0:	e7b1      	b.n	8015416 <rmw_init_options_init+0x1e>
 80154b2:	bf00      	nop
 80154b4:	08025824 	.word	0x08025824
 80154b8:	20016e5c 	.word	0x20016e5c
 80154bc:	200126f8 	.word	0x200126f8
 80154c0:	20012404 	.word	0x20012404
 80154c4:	08024bb0 	.word	0x08024bb0

080154c8 <rmw_init_options_copy>:
 80154c8:	2800      	cmp	r0, #0
 80154ca:	d047      	beq.n	801555c <rmw_init_options_copy+0x94>
 80154cc:	b570      	push	{r4, r5, r6, lr}
 80154ce:	460d      	mov	r5, r1
 80154d0:	b149      	cbz	r1, 80154e6 <rmw_init_options_copy+0x1e>
 80154d2:	4604      	mov	r4, r0
 80154d4:	6880      	ldr	r0, [r0, #8]
 80154d6:	b120      	cbz	r0, 80154e2 <rmw_init_options_copy+0x1a>
 80154d8:	4b22      	ldr	r3, [pc, #136]	; (8015564 <rmw_init_options_copy+0x9c>)
 80154da:	6819      	ldr	r1, [r3, #0]
 80154dc:	f7ea feb0 	bl	8000240 <strcmp>
 80154e0:	bba8      	cbnz	r0, 801554e <rmw_init_options_copy+0x86>
 80154e2:	68ab      	ldr	r3, [r5, #8]
 80154e4:	b11b      	cbz	r3, 80154ee <rmw_init_options_copy+0x26>
 80154e6:	f04f 0c0b 	mov.w	ip, #11
 80154ea:	4660      	mov	r0, ip
 80154ec:	bd70      	pop	{r4, r5, r6, pc}
 80154ee:	4623      	mov	r3, r4
 80154f0:	462a      	mov	r2, r5
 80154f2:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80154f6:	f8d3 e000 	ldr.w	lr, [r3]
 80154fa:	3310      	adds	r3, #16
 80154fc:	f853 cc0c 	ldr.w	ip, [r3, #-12]
 8015500:	3210      	adds	r2, #16
 8015502:	f853 0c08 	ldr.w	r0, [r3, #-8]
 8015506:	f853 1c04 	ldr.w	r1, [r3, #-4]
 801550a:	42b3      	cmp	r3, r6
 801550c:	f842 ec10 	str.w	lr, [r2, #-16]
 8015510:	f842 cc0c 	str.w	ip, [r2, #-12]
 8015514:	f842 0c08 	str.w	r0, [r2, #-8]
 8015518:	f842 1c04 	str.w	r1, [r2, #-4]
 801551c:	d1eb      	bne.n	80154f6 <rmw_init_options_copy+0x2e>
 801551e:	6819      	ldr	r1, [r3, #0]
 8015520:	685b      	ldr	r3, [r3, #4]
 8015522:	4811      	ldr	r0, [pc, #68]	; (8015568 <rmw_init_options_copy+0xa0>)
 8015524:	6011      	str	r1, [r2, #0]
 8015526:	6053      	str	r3, [r2, #4]
 8015528:	f008 fbc6 	bl	801dcb8 <get_memory>
 801552c:	b198      	cbz	r0, 8015556 <rmw_init_options_copy+0x8e>
 801552e:	6883      	ldr	r3, [r0, #8]
 8015530:	f04f 0c00 	mov.w	ip, #0
 8015534:	636b      	str	r3, [r5, #52]	; 0x34
 8015536:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8015538:	f103 0410 	add.w	r4, r3, #16
 801553c:	3510      	adds	r5, #16
 801553e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8015540:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8015542:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8015546:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 801554a:	4660      	mov	r0, ip
 801554c:	bd70      	pop	{r4, r5, r6, pc}
 801554e:	f04f 0c0c 	mov.w	ip, #12
 8015552:	4660      	mov	r0, ip
 8015554:	bd70      	pop	{r4, r5, r6, pc}
 8015556:	f04f 0c01 	mov.w	ip, #1
 801555a:	e7c6      	b.n	80154ea <rmw_init_options_copy+0x22>
 801555c:	f04f 0c0b 	mov.w	ip, #11
 8015560:	4660      	mov	r0, ip
 8015562:	4770      	bx	lr
 8015564:	08025824 	.word	0x08025824
 8015568:	20016e5c 	.word	0x20016e5c

0801556c <rmw_init_options_fini>:
 801556c:	b510      	push	{r4, lr}
 801556e:	b08e      	sub	sp, #56	; 0x38
 8015570:	b388      	cbz	r0, 80155d6 <rmw_init_options_fini+0x6a>
 8015572:	4604      	mov	r4, r0
 8015574:	3020      	adds	r0, #32
 8015576:	f7ff fbf9 	bl	8014d6c <rcutils_allocator_is_valid>
 801557a:	b360      	cbz	r0, 80155d6 <rmw_init_options_fini+0x6a>
 801557c:	68a0      	ldr	r0, [r4, #8]
 801557e:	b120      	cbz	r0, 801558a <rmw_init_options_fini+0x1e>
 8015580:	4b1a      	ldr	r3, [pc, #104]	; (80155ec <rmw_init_options_fini+0x80>)
 8015582:	6819      	ldr	r1, [r3, #0]
 8015584:	f7ea fe5c 	bl	8000240 <strcmp>
 8015588:	bb68      	cbnz	r0, 80155e6 <rmw_init_options_fini+0x7a>
 801558a:	4b19      	ldr	r3, [pc, #100]	; (80155f0 <rmw_init_options_fini+0x84>)
 801558c:	6819      	ldr	r1, [r3, #0]
 801558e:	b331      	cbz	r1, 80155de <rmw_init_options_fini+0x72>
 8015590:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8015592:	e001      	b.n	8015598 <rmw_init_options_fini+0x2c>
 8015594:	6849      	ldr	r1, [r1, #4]
 8015596:	b311      	cbz	r1, 80155de <rmw_init_options_fini+0x72>
 8015598:	688b      	ldr	r3, [r1, #8]
 801559a:	429a      	cmp	r2, r3
 801559c:	d1fa      	bne.n	8015594 <rmw_init_options_fini+0x28>
 801559e:	4814      	ldr	r0, [pc, #80]	; (80155f0 <rmw_init_options_fini+0x84>)
 80155a0:	f008 fb9a 	bl	801dcd8 <put_memory>
 80155a4:	4668      	mov	r0, sp
 80155a6:	f7ff fdff 	bl	80151a8 <rmw_get_zero_initialized_init_options>
 80155aa:	46ee      	mov	lr, sp
 80155ac:	46a4      	mov	ip, r4
 80155ae:	2400      	movs	r4, #0
 80155b0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80155b4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80155b8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80155bc:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80155c0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 80155c4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 80155c8:	e89e 0003 	ldmia.w	lr, {r0, r1}
 80155cc:	e88c 0003 	stmia.w	ip, {r0, r1}
 80155d0:	4620      	mov	r0, r4
 80155d2:	b00e      	add	sp, #56	; 0x38
 80155d4:	bd10      	pop	{r4, pc}
 80155d6:	240b      	movs	r4, #11
 80155d8:	4620      	mov	r0, r4
 80155da:	b00e      	add	sp, #56	; 0x38
 80155dc:	bd10      	pop	{r4, pc}
 80155de:	2401      	movs	r4, #1
 80155e0:	4620      	mov	r0, r4
 80155e2:	b00e      	add	sp, #56	; 0x38
 80155e4:	bd10      	pop	{r4, pc}
 80155e6:	240c      	movs	r4, #12
 80155e8:	e7f2      	b.n	80155d0 <rmw_init_options_fini+0x64>
 80155ea:	bf00      	nop
 80155ec:	08025824 	.word	0x08025824
 80155f0:	20016e5c 	.word	0x20016e5c

080155f4 <rmw_init>:
 80155f4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80155f8:	b083      	sub	sp, #12
 80155fa:	2800      	cmp	r0, #0
 80155fc:	f000 80d3 	beq.w	80157a6 <rmw_init+0x1b2>
 8015600:	460e      	mov	r6, r1
 8015602:	2900      	cmp	r1, #0
 8015604:	f000 80cf 	beq.w	80157a6 <rmw_init+0x1b2>
 8015608:	6b43      	ldr	r3, [r0, #52]	; 0x34
 801560a:	4605      	mov	r5, r0
 801560c:	2b00      	cmp	r3, #0
 801560e:	f000 80ca 	beq.w	80157a6 <rmw_init+0x1b2>
 8015612:	4b78      	ldr	r3, [pc, #480]	; (80157f4 <rmw_init+0x200>)
 8015614:	6880      	ldr	r0, [r0, #8]
 8015616:	681f      	ldr	r7, [r3, #0]
 8015618:	b128      	cbz	r0, 8015626 <rmw_init+0x32>
 801561a:	4639      	mov	r1, r7
 801561c:	f7ea fe10 	bl	8000240 <strcmp>
 8015620:	2800      	cmp	r0, #0
 8015622:	f040 80ca 	bne.w	80157ba <rmw_init+0x1c6>
 8015626:	4c74      	ldr	r4, [pc, #464]	; (80157f8 <rmw_init+0x204>)
 8015628:	f04f 0800 	mov.w	r8, #0
 801562c:	4973      	ldr	r1, [pc, #460]	; (80157fc <rmw_init+0x208>)
 801562e:	4874      	ldr	r0, [pc, #464]	; (8015800 <rmw_init+0x20c>)
 8015630:	e9d5 2300 	ldrd	r2, r3, [r5]
 8015634:	60b7      	str	r7, [r6, #8]
 8015636:	e9c6 2300 	strd	r2, r3, [r6]
 801563a:	68eb      	ldr	r3, [r5, #12]
 801563c:	2201      	movs	r2, #1
 801563e:	64b3      	str	r3, [r6, #72]	; 0x48
 8015640:	f001 f914 	bl	801686c <rmw_uxrce_init_session_memory>
 8015644:	4620      	mov	r0, r4
 8015646:	2204      	movs	r2, #4
 8015648:	496e      	ldr	r1, [pc, #440]	; (8015804 <rmw_init+0x210>)
 801564a:	f001 f94f 	bl	80168ec <rmw_uxrce_init_static_input_buffer_memory>
 801564e:	486c      	ldr	r0, [pc, #432]	; (8015800 <rmw_init+0x20c>)
 8015650:	f884 800d 	strb.w	r8, [r4, #13]
 8015654:	f008 fb30 	bl	801dcb8 <get_memory>
 8015658:	2800      	cmp	r0, #0
 801565a:	f000 80a9 	beq.w	80157b0 <rmw_init+0x1bc>
 801565e:	6884      	ldr	r4, [r0, #8]
 8015660:	6b68      	ldr	r0, [r5, #52]	; 0x34
 8015662:	f104 0910 	add.w	r9, r4, #16
 8015666:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8015668:	f890 c010 	ldrb.w	ip, [r0, #16]
 801566c:	e9d0 2306 	ldrd	r2, r3, [r0, #24]
 8015670:	9101      	str	r1, [sp, #4]
 8015672:	4661      	mov	r1, ip
 8015674:	6a00      	ldr	r0, [r0, #32]
 8015676:	9000      	str	r0, [sp, #0]
 8015678:	4648      	mov	r0, r9
 801567a:	f002 fa19 	bl	8017ab0 <uxr_set_custom_transport_callbacks>
 801567e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8015682:	f504 5380 	add.w	r3, r4, #4096	; 0x1000
 8015686:	4960      	ldr	r1, [pc, #384]	; (8015808 <rmw_init+0x214>)
 8015688:	4860      	ldr	r0, [pc, #384]	; (801580c <rmw_init+0x218>)
 801568a:	e9c4 22e3 	strd	r2, r2, [r4, #908]	; 0x38c
 801568e:	f504 725e 	add.w	r2, r4, #888	; 0x378
 8015692:	e9c4 22e1 	strd	r2, r2, [r4, #900]	; 0x384
 8015696:	f8c3 8594 	str.w	r8, [r3, #1428]	; 0x594
 801569a:	2201      	movs	r2, #1
 801569c:	f8c3 8598 	str.w	r8, [r3, #1432]	; 0x598
 80156a0:	f8c3 859c 	str.w	r8, [r3, #1436]	; 0x59c
 80156a4:	f8c3 85a0 	str.w	r8, [r3, #1440]	; 0x5a0
 80156a8:	e9c4 78da 	strd	r7, r8, [r4, #872]	; 0x368
 80156ac:	64f4      	str	r4, [r6, #76]	; 0x4c
 80156ae:	f001 f8bd 	bl	801682c <rmw_uxrce_init_node_memory>
 80156b2:	2205      	movs	r2, #5
 80156b4:	4956      	ldr	r1, [pc, #344]	; (8015810 <rmw_init+0x21c>)
 80156b6:	4857      	ldr	r0, [pc, #348]	; (8015814 <rmw_init+0x220>)
 80156b8:	f001 f898 	bl	80167ec <rmw_uxrce_init_subscription_memory>
 80156bc:	220a      	movs	r2, #10
 80156be:	4956      	ldr	r1, [pc, #344]	; (8015818 <rmw_init+0x224>)
 80156c0:	4856      	ldr	r0, [pc, #344]	; (801581c <rmw_init+0x228>)
 80156c2:	f001 f873 	bl	80167ac <rmw_uxrce_init_publisher_memory>
 80156c6:	2201      	movs	r2, #1
 80156c8:	4955      	ldr	r1, [pc, #340]	; (8015820 <rmw_init+0x22c>)
 80156ca:	4856      	ldr	r0, [pc, #344]	; (8015824 <rmw_init+0x230>)
 80156cc:	f001 f82e 	bl	801672c <rmw_uxrce_init_service_memory>
 80156d0:	2201      	movs	r2, #1
 80156d2:	4955      	ldr	r1, [pc, #340]	; (8015828 <rmw_init+0x234>)
 80156d4:	4855      	ldr	r0, [pc, #340]	; (801582c <rmw_init+0x238>)
 80156d6:	f001 f849 	bl	801676c <rmw_uxrce_init_client_memory>
 80156da:	220f      	movs	r2, #15
 80156dc:	4954      	ldr	r1, [pc, #336]	; (8015830 <rmw_init+0x23c>)
 80156de:	4855      	ldr	r0, [pc, #340]	; (8015834 <rmw_init+0x240>)
 80156e0:	f001 f8e4 	bl	80168ac <rmw_uxrce_init_topic_memory>
 80156e4:	2203      	movs	r2, #3
 80156e6:	4954      	ldr	r1, [pc, #336]	; (8015838 <rmw_init+0x244>)
 80156e8:	4854      	ldr	r0, [pc, #336]	; (801583c <rmw_init+0x248>)
 80156ea:	f001 f91f 	bl	801692c <rmw_uxrce_init_init_options_impl_memory>
 80156ee:	2204      	movs	r2, #4
 80156f0:	4953      	ldr	r1, [pc, #332]	; (8015840 <rmw_init+0x24c>)
 80156f2:	4854      	ldr	r0, [pc, #336]	; (8015844 <rmw_init+0x250>)
 80156f4:	f001 f93a 	bl	801696c <rmw_uxrce_init_wait_set_memory>
 80156f8:	4953      	ldr	r1, [pc, #332]	; (8015848 <rmw_init+0x254>)
 80156fa:	4854      	ldr	r0, [pc, #336]	; (801584c <rmw_init+0x258>)
 80156fc:	2204      	movs	r2, #4
 80156fe:	f001 f955 	bl	80169ac <rmw_uxrce_init_guard_condition_memory>
 8015702:	4642      	mov	r2, r8
 8015704:	6b69      	ldr	r1, [r5, #52]	; 0x34
 8015706:	6cf0      	ldr	r0, [r6, #76]	; 0x4c
 8015708:	f000 fff8 	bl	80166fc <rmw_uxrce_transport_init>
 801570c:	4607      	mov	r7, r0
 801570e:	2800      	cmp	r0, #0
 8015710:	d158      	bne.n	80157c4 <rmw_init+0x1d0>
 8015712:	6b6b      	ldr	r3, [r5, #52]	; 0x34
 8015714:	f504 7528 	add.w	r5, r4, #672	; 0x2a0
 8015718:	f504 7122 	add.w	r1, r4, #648	; 0x288
 801571c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801571e:	4628      	mov	r0, r5
 8015720:	f002 fbf6 	bl	8017f10 <uxr_init_session>
 8015724:	4622      	mov	r2, r4
 8015726:	494a      	ldr	r1, [pc, #296]	; (8015850 <rmw_init+0x25c>)
 8015728:	4628      	mov	r0, r5
 801572a:	f002 fc15 	bl	8017f58 <uxr_set_topic_callback>
 801572e:	463a      	mov	r2, r7
 8015730:	4948      	ldr	r1, [pc, #288]	; (8015854 <rmw_init+0x260>)
 8015732:	4628      	mov	r0, r5
 8015734:	f002 fc0c 	bl	8017f50 <uxr_set_status_callback>
 8015738:	463a      	mov	r2, r7
 801573a:	4947      	ldr	r1, [pc, #284]	; (8015858 <rmw_init+0x264>)
 801573c:	4628      	mov	r0, r5
 801573e:	f002 fc0f 	bl	8017f60 <uxr_set_request_callback>
 8015742:	463a      	mov	r2, r7
 8015744:	4945      	ldr	r1, [pc, #276]	; (801585c <rmw_init+0x268>)
 8015746:	4628      	mov	r0, r5
 8015748:	f002 fc0e 	bl	8017f68 <uxr_set_reply_callback>
 801574c:	f8b4 2298 	ldrh.w	r2, [r4, #664]	; 0x298
 8015750:	2304      	movs	r3, #4
 8015752:	f504 7165 	add.w	r1, r4, #916	; 0x394
 8015756:	0092      	lsls	r2, r2, #2
 8015758:	4628      	mov	r0, r5
 801575a:	f002 fc45 	bl	8017fe8 <uxr_create_input_reliable_stream>
 801575e:	f8b4 2298 	ldrh.w	r2, [r4, #664]	; 0x298
 8015762:	2304      	movs	r3, #4
 8015764:	f604 3194 	addw	r1, r4, #2964	; 0xb94
 8015768:	0092      	lsls	r2, r2, #2
 801576a:	f8c4 0374 	str.w	r0, [r4, #884]	; 0x374
 801576e:	4628      	mov	r0, r5
 8015770:	f002 fc10 	bl	8017f94 <uxr_create_output_reliable_stream>
 8015774:	f8c4 0378 	str.w	r0, [r4, #888]	; 0x378
 8015778:	4628      	mov	r0, r5
 801577a:	f002 fc2f 	bl	8017fdc <uxr_create_input_best_effort_stream>
 801577e:	f241 3194 	movw	r1, #5012	; 0x1394
 8015782:	f8c4 0380 	str.w	r0, [r4, #896]	; 0x380
 8015786:	4628      	mov	r0, r5
 8015788:	4421      	add	r1, r4
 801578a:	f8b4 2298 	ldrh.w	r2, [r4, #664]	; 0x298
 801578e:	f002 fbef 	bl	8017f70 <uxr_create_output_best_effort_stream>
 8015792:	f8c4 037c 	str.w	r0, [r4, #892]	; 0x37c
 8015796:	4628      	mov	r0, r5
 8015798:	f003 f978 	bl	8018a8c <uxr_create_session>
 801579c:	b1f8      	cbz	r0, 80157de <rmw_init+0x1ea>
 801579e:	4638      	mov	r0, r7
 80157a0:	b003      	add	sp, #12
 80157a2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80157a6:	270b      	movs	r7, #11
 80157a8:	4638      	mov	r0, r7
 80157aa:	b003      	add	sp, #12
 80157ac:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80157b0:	2701      	movs	r7, #1
 80157b2:	4638      	mov	r0, r7
 80157b4:	b003      	add	sp, #12
 80157b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80157ba:	270c      	movs	r7, #12
 80157bc:	4638      	mov	r0, r7
 80157be:	b003      	add	sp, #12
 80157c0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80157c4:	4648      	mov	r0, r9
 80157c6:	f002 f9b1 	bl	8017b2c <uxr_close_custom_transport>
 80157ca:	4621      	mov	r1, r4
 80157cc:	480c      	ldr	r0, [pc, #48]	; (8015800 <rmw_init+0x20c>)
 80157ce:	f008 fa83 	bl	801dcd8 <put_memory>
 80157d2:	4638      	mov	r0, r7
 80157d4:	f8c6 804c 	str.w	r8, [r6, #76]	; 0x4c
 80157d8:	b003      	add	sp, #12
 80157da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80157de:	4648      	mov	r0, r9
 80157e0:	f002 f9a4 	bl	8017b2c <uxr_close_custom_transport>
 80157e4:	4621      	mov	r1, r4
 80157e6:	4806      	ldr	r0, [pc, #24]	; (8015800 <rmw_init+0x20c>)
 80157e8:	f008 fa76 	bl	801dcd8 <put_memory>
 80157ec:	64f7      	str	r7, [r6, #76]	; 0x4c
 80157ee:	2701      	movs	r7, #1
 80157f0:	e7d5      	b.n	801579e <rmw_init+0x1aa>
 80157f2:	bf00      	nop
 80157f4:	08025824 	.word	0x08025824
 80157f8:	20016eac 	.word	0x20016eac
 80157fc:	20013158 	.word	0x20013158
 8015800:	20016e9c 	.word	0x20016e9c
 8015804:	20014700 	.word	0x20014700
 8015808:	2001277c 	.word	0x2001277c
 801580c:	20016e6c 	.word	0x20016e6c
 8015810:	20016800 	.word	0x20016800
 8015814:	20016ebc 	.word	0x20016ebc
 8015818:	20012820 	.word	0x20012820
 801581c:	20016e7c 	.word	0x20016e7c
 8015820:	20013090 	.word	0x20013090
 8015824:	20016e8c 	.word	0x20016e8c
 8015828:	200125b0 	.word	0x200125b0
 801582c:	2001259c 	.word	0x2001259c
 8015830:	20016c38 	.word	0x20016c38
 8015834:	20016ecc 	.word	0x20016ecc
 8015838:	200126f8 	.word	0x200126f8
 801583c:	20016e5c 	.word	0x20016e5c
 8015840:	20016ddc 	.word	0x20016ddc
 8015844:	20016edc 	.word	0x20016edc
 8015848:	20012678 	.word	0x20012678
 801584c:	20016e4c 	.word	0x20016e4c
 8015850:	0801daf1 	.word	0x0801daf1
 8015854:	0801dae9 	.word	0x0801dae9
 8015858:	0801db89 	.word	0x0801db89
 801585c:	0801dc25 	.word	0x0801dc25

08015860 <rmw_context_fini>:
 8015860:	4b17      	ldr	r3, [pc, #92]	; (80158c0 <rmw_context_fini+0x60>)
 8015862:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8015864:	b570      	push	{r4, r5, r6, lr}
 8015866:	681c      	ldr	r4, [r3, #0]
 8015868:	4605      	mov	r5, r0
 801586a:	b334      	cbz	r4, 80158ba <rmw_context_fini+0x5a>
 801586c:	2600      	movs	r6, #0
 801586e:	e9d4 4001 	ldrd	r4, r0, [r4, #4]
 8015872:	6902      	ldr	r2, [r0, #16]
 8015874:	428a      	cmp	r2, r1
 8015876:	d018      	beq.n	80158aa <rmw_context_fini+0x4a>
 8015878:	2c00      	cmp	r4, #0
 801587a:	d1f8      	bne.n	801586e <rmw_context_fini+0xe>
 801587c:	b189      	cbz	r1, 80158a2 <rmw_context_fini+0x42>
 801587e:	f8d1 3388 	ldr.w	r3, [r1, #904]	; 0x388
 8015882:	f501 7028 	add.w	r0, r1, #672	; 0x2a0
 8015886:	789b      	ldrb	r3, [r3, #2]
 8015888:	2b01      	cmp	r3, #1
 801588a:	bf14      	ite	ne
 801588c:	210a      	movne	r1, #10
 801588e:	2100      	moveq	r1, #0
 8015890:	f003 f8d4 	bl	8018a3c <uxr_delete_session_retries>
 8015894:	6ce8      	ldr	r0, [r5, #76]	; 0x4c
 8015896:	f001 f8a9 	bl	80169ec <rmw_uxrce_fini_session_memory>
 801589a:	6ce8      	ldr	r0, [r5, #76]	; 0x4c
 801589c:	3010      	adds	r0, #16
 801589e:	f002 f945 	bl	8017b2c <uxr_close_custom_transport>
 80158a2:	2300      	movs	r3, #0
 80158a4:	4630      	mov	r0, r6
 80158a6:	64eb      	str	r3, [r5, #76]	; 0x4c
 80158a8:	bd70      	pop	{r4, r5, r6, pc}
 80158aa:	3018      	adds	r0, #24
 80158ac:	f000 f89c 	bl	80159e8 <rmw_destroy_node>
 80158b0:	6ce9      	ldr	r1, [r5, #76]	; 0x4c
 80158b2:	4606      	mov	r6, r0
 80158b4:	2c00      	cmp	r4, #0
 80158b6:	d1da      	bne.n	801586e <rmw_context_fini+0xe>
 80158b8:	e7e0      	b.n	801587c <rmw_context_fini+0x1c>
 80158ba:	4626      	mov	r6, r4
 80158bc:	e7de      	b.n	801587c <rmw_context_fini+0x1c>
 80158be:	bf00      	nop
 80158c0:	20016e6c 	.word	0x20016e6c

080158c4 <create_node>:
 80158c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80158c8:	b083      	sub	sp, #12
 80158ca:	2b00      	cmp	r3, #0
 80158cc:	d064      	beq.n	8015998 <create_node+0xd4>
 80158ce:	4606      	mov	r6, r0
 80158d0:	4838      	ldr	r0, [pc, #224]	; (80159b4 <create_node+0xf0>)
 80158d2:	460f      	mov	r7, r1
 80158d4:	4690      	mov	r8, r2
 80158d6:	461d      	mov	r5, r3
 80158d8:	f008 f9ee 	bl	801dcb8 <get_memory>
 80158dc:	2800      	cmp	r0, #0
 80158de:	d05b      	beq.n	8015998 <create_node+0xd4>
 80158e0:	6884      	ldr	r4, [r0, #8]
 80158e2:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 80158e4:	f104 092c 	add.w	r9, r4, #44	; 0x2c
 80158e8:	f104 0518 	add.w	r5, r4, #24
 80158ec:	6123      	str	r3, [r4, #16]
 80158ee:	f008 fa4b 	bl	801dd88 <rmw_get_implementation_identifier>
 80158f2:	f8c4 9020 	str.w	r9, [r4, #32]
 80158f6:	e9c4 0406 	strd	r0, r4, [r4, #24]
 80158fa:	4630      	mov	r0, r6
 80158fc:	f7ea fd00 	bl	8000300 <strlen>
 8015900:	1c42      	adds	r2, r0, #1
 8015902:	2a3c      	cmp	r2, #60	; 0x3c
 8015904:	d840      	bhi.n	8015988 <create_node+0xc4>
 8015906:	4648      	mov	r0, r9
 8015908:	f104 0968 	add.w	r9, r4, #104	; 0x68
 801590c:	4631      	mov	r1, r6
 801590e:	f00b f98e 	bl	8020c2e <memcpy>
 8015912:	4638      	mov	r0, r7
 8015914:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
 8015918:	f7ea fcf2 	bl	8000300 <strlen>
 801591c:	1c42      	adds	r2, r0, #1
 801591e:	2a3c      	cmp	r2, #60	; 0x3c
 8015920:	d832      	bhi.n	8015988 <create_node+0xc4>
 8015922:	4639      	mov	r1, r7
 8015924:	4648      	mov	r0, r9
 8015926:	f00b f982 	bl	8020c2e <memcpy>
 801592a:	6923      	ldr	r3, [r4, #16]
 801592c:	2101      	movs	r1, #1
 801592e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8015932:	f8b3 0594 	ldrh.w	r0, [r3, #1428]	; 0x594
 8015936:	1842      	adds	r2, r0, r1
 8015938:	f8a3 2594 	strh.w	r2, [r3, #1428]	; 0x594
 801593c:	f002 f8fa 	bl	8017b34 <uxr_object_id>
 8015940:	6160      	str	r0, [r4, #20]
 8015942:	783b      	ldrb	r3, [r7, #0]
 8015944:	2b2f      	cmp	r3, #47	; 0x2f
 8015946:	d12c      	bne.n	80159a2 <create_node+0xde>
 8015948:	787b      	ldrb	r3, [r7, #1]
 801594a:	bb53      	cbnz	r3, 80159a2 <create_node+0xde>
 801594c:	4633      	mov	r3, r6
 801594e:	4a1a      	ldr	r2, [pc, #104]	; (80159b8 <create_node+0xf4>)
 8015950:	213c      	movs	r1, #60	; 0x3c
 8015952:	481a      	ldr	r0, [pc, #104]	; (80159bc <create_node+0xf8>)
 8015954:	f00a ff0e 	bl	8020774 <sniprintf>
 8015958:	6920      	ldr	r0, [r4, #16]
 801595a:	2106      	movs	r1, #6
 801595c:	fa1f f388 	uxth.w	r3, r8
 8015960:	f8d0 2384 	ldr.w	r2, [r0, #900]	; 0x384
 8015964:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8015968:	9101      	str	r1, [sp, #4]
 801596a:	4914      	ldr	r1, [pc, #80]	; (80159bc <create_node+0xf8>)
 801596c:	9100      	str	r1, [sp, #0]
 801596e:	6811      	ldr	r1, [r2, #0]
 8015970:	6962      	ldr	r2, [r4, #20]
 8015972:	f001 fe31 	bl	80175d8 <uxr_buffer_create_participant_bin>
 8015976:	4602      	mov	r2, r0
 8015978:	6920      	ldr	r0, [r4, #16]
 801597a:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 801597e:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 8015982:	f001 f9b7 	bl	8016cf4 <run_xrce_session>
 8015986:	b918      	cbnz	r0, 8015990 <create_node+0xcc>
 8015988:	4628      	mov	r0, r5
 801598a:	2500      	movs	r5, #0
 801598c:	f001 f834 	bl	80169f8 <rmw_uxrce_fini_node_memory>
 8015990:	4628      	mov	r0, r5
 8015992:	b003      	add	sp, #12
 8015994:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015998:	2500      	movs	r5, #0
 801599a:	4628      	mov	r0, r5
 801599c:	b003      	add	sp, #12
 801599e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80159a2:	463b      	mov	r3, r7
 80159a4:	4a06      	ldr	r2, [pc, #24]	; (80159c0 <create_node+0xfc>)
 80159a6:	213c      	movs	r1, #60	; 0x3c
 80159a8:	9600      	str	r6, [sp, #0]
 80159aa:	4804      	ldr	r0, [pc, #16]	; (80159bc <create_node+0xf8>)
 80159ac:	f00a fee2 	bl	8020774 <sniprintf>
 80159b0:	e7d2      	b.n	8015958 <create_node+0x94>
 80159b2:	bf00      	nop
 80159b4:	20016e6c 	.word	0x20016e6c
 80159b8:	080251c4 	.word	0x080251c4
 80159bc:	20012420 	.word	0x20012420
 80159c0:	08024bc0 	.word	0x08024bc0

080159c4 <rmw_create_node>:
 80159c4:	468c      	mov	ip, r1
 80159c6:	4611      	mov	r1, r2
 80159c8:	f1bc 0f00 	cmp.w	ip, #0
 80159cc:	d00a      	beq.n	80159e4 <rmw_create_node+0x20>
 80159ce:	f89c 3000 	ldrb.w	r3, [ip]
 80159d2:	b13b      	cbz	r3, 80159e4 <rmw_create_node+0x20>
 80159d4:	b132      	cbz	r2, 80159e4 <rmw_create_node+0x20>
 80159d6:	7813      	ldrb	r3, [r2, #0]
 80159d8:	b123      	cbz	r3, 80159e4 <rmw_create_node+0x20>
 80159da:	4603      	mov	r3, r0
 80159dc:	6c82      	ldr	r2, [r0, #72]	; 0x48
 80159de:	4660      	mov	r0, ip
 80159e0:	f7ff bf70 	b.w	80158c4 <create_node>
 80159e4:	2000      	movs	r0, #0
 80159e6:	4770      	bx	lr

080159e8 <rmw_destroy_node>:
 80159e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80159ea:	b328      	cbz	r0, 8015a38 <rmw_destroy_node+0x50>
 80159ec:	4607      	mov	r7, r0
 80159ee:	6800      	ldr	r0, [r0, #0]
 80159f0:	b120      	cbz	r0, 80159fc <rmw_destroy_node+0x14>
 80159f2:	4b37      	ldr	r3, [pc, #220]	; (8015ad0 <rmw_destroy_node+0xe8>)
 80159f4:	6819      	ldr	r1, [r3, #0]
 80159f6:	f7ea fc23 	bl	8000240 <strcmp>
 80159fa:	b9e8      	cbnz	r0, 8015a38 <rmw_destroy_node+0x50>
 80159fc:	687d      	ldr	r5, [r7, #4]
 80159fe:	b1dd      	cbz	r5, 8015a38 <rmw_destroy_node+0x50>
 8015a00:	4b34      	ldr	r3, [pc, #208]	; (8015ad4 <rmw_destroy_node+0xec>)
 8015a02:	681c      	ldr	r4, [r3, #0]
 8015a04:	2c00      	cmp	r4, #0
 8015a06:	d060      	beq.n	8015aca <rmw_destroy_node+0xe2>
 8015a08:	2600      	movs	r6, #0
 8015a0a:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 8015a0e:	f8d1 3080 	ldr.w	r3, [r1, #128]	; 0x80
 8015a12:	429d      	cmp	r5, r3
 8015a14:	d013      	beq.n	8015a3e <rmw_destroy_node+0x56>
 8015a16:	2c00      	cmp	r4, #0
 8015a18:	d1f7      	bne.n	8015a0a <rmw_destroy_node+0x22>
 8015a1a:	4b2f      	ldr	r3, [pc, #188]	; (8015ad8 <rmw_destroy_node+0xf0>)
 8015a1c:	681c      	ldr	r4, [r3, #0]
 8015a1e:	b1c4      	cbz	r4, 8015a52 <rmw_destroy_node+0x6a>
 8015a20:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 8015a24:	6a0b      	ldr	r3, [r1, #32]
 8015a26:	429d      	cmp	r5, r3
 8015a28:	d1f9      	bne.n	8015a1e <rmw_destroy_node+0x36>
 8015a2a:	317c      	adds	r1, #124	; 0x7c
 8015a2c:	4638      	mov	r0, r7
 8015a2e:	f000 fdaf 	bl	8016590 <rmw_destroy_subscription>
 8015a32:	2801      	cmp	r0, #1
 8015a34:	4606      	mov	r6, r0
 8015a36:	d1f2      	bne.n	8015a1e <rmw_destroy_node+0x36>
 8015a38:	2601      	movs	r6, #1
 8015a3a:	4630      	mov	r0, r6
 8015a3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015a3e:	3184      	adds	r1, #132	; 0x84
 8015a40:	4638      	mov	r0, r7
 8015a42:	f000 f9b1 	bl	8015da8 <rmw_destroy_publisher>
 8015a46:	2801      	cmp	r0, #1
 8015a48:	4606      	mov	r6, r0
 8015a4a:	d0f5      	beq.n	8015a38 <rmw_destroy_node+0x50>
 8015a4c:	2c00      	cmp	r4, #0
 8015a4e:	d1dc      	bne.n	8015a0a <rmw_destroy_node+0x22>
 8015a50:	e7e3      	b.n	8015a1a <rmw_destroy_node+0x32>
 8015a52:	4b22      	ldr	r3, [pc, #136]	; (8015adc <rmw_destroy_node+0xf4>)
 8015a54:	681c      	ldr	r4, [r3, #0]
 8015a56:	b16c      	cbz	r4, 8015a74 <rmw_destroy_node+0x8c>
 8015a58:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 8015a5c:	6f8b      	ldr	r3, [r1, #120]	; 0x78
 8015a5e:	429d      	cmp	r5, r3
 8015a60:	d1f9      	bne.n	8015a56 <rmw_destroy_node+0x6e>
 8015a62:	317c      	adds	r1, #124	; 0x7c
 8015a64:	4638      	mov	r0, r7
 8015a66:	f000 fc1d 	bl	80162a4 <rmw_destroy_service>
 8015a6a:	2801      	cmp	r0, #1
 8015a6c:	4606      	mov	r6, r0
 8015a6e:	d0e3      	beq.n	8015a38 <rmw_destroy_node+0x50>
 8015a70:	2c00      	cmp	r4, #0
 8015a72:	d1f1      	bne.n	8015a58 <rmw_destroy_node+0x70>
 8015a74:	4b1a      	ldr	r3, [pc, #104]	; (8015ae0 <rmw_destroy_node+0xf8>)
 8015a76:	681c      	ldr	r4, [r3, #0]
 8015a78:	b16c      	cbz	r4, 8015a96 <rmw_destroy_node+0xae>
 8015a7a:	e9d4 4101 	ldrd	r4, r1, [r4, #4]
 8015a7e:	6f8b      	ldr	r3, [r1, #120]	; 0x78
 8015a80:	429d      	cmp	r5, r3
 8015a82:	d1f9      	bne.n	8015a78 <rmw_destroy_node+0x90>
 8015a84:	317c      	adds	r1, #124	; 0x7c
 8015a86:	4638      	mov	r0, r7
 8015a88:	f008 f93a 	bl	801dd00 <rmw_destroy_client>
 8015a8c:	2801      	cmp	r0, #1
 8015a8e:	4606      	mov	r6, r0
 8015a90:	d0d2      	beq.n	8015a38 <rmw_destroy_node+0x50>
 8015a92:	2c00      	cmp	r4, #0
 8015a94:	d1f1      	bne.n	8015a7a <rmw_destroy_node+0x92>
 8015a96:	6928      	ldr	r0, [r5, #16]
 8015a98:	696a      	ldr	r2, [r5, #20]
 8015a9a:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8015a9e:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8015aa2:	6819      	ldr	r1, [r3, #0]
 8015aa4:	f001 fd4c 	bl	8017540 <uxr_buffer_delete_entity>
 8015aa8:	4602      	mov	r2, r0
 8015aaa:	6928      	ldr	r0, [r5, #16]
 8015aac:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 8015ab0:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 8015ab4:	f001 f91e 	bl	8016cf4 <run_xrce_session>
 8015ab8:	4603      	mov	r3, r0
 8015aba:	4638      	mov	r0, r7
 8015abc:	2b00      	cmp	r3, #0
 8015abe:	bf08      	it	eq
 8015ac0:	2602      	moveq	r6, #2
 8015ac2:	f000 ff99 	bl	80169f8 <rmw_uxrce_fini_node_memory>
 8015ac6:	4630      	mov	r0, r6
 8015ac8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015aca:	4626      	mov	r6, r4
 8015acc:	e7a5      	b.n	8015a1a <rmw_destroy_node+0x32>
 8015ace:	bf00      	nop
 8015ad0:	08025824 	.word	0x08025824
 8015ad4:	20016e7c 	.word	0x20016e7c
 8015ad8:	20016ebc 	.word	0x20016ebc
 8015adc:	20016e8c 	.word	0x20016e8c
 8015ae0:	2001259c 	.word	0x2001259c

08015ae4 <rmw_node_get_graph_guard_condition>:
 8015ae4:	6843      	ldr	r3, [r0, #4]
 8015ae6:	6918      	ldr	r0, [r3, #16]
 8015ae8:	f500 705a 	add.w	r0, r0, #872	; 0x368
 8015aec:	4770      	bx	lr
 8015aee:	bf00      	nop

08015af0 <flush_session>:
 8015af0:	6fc9      	ldr	r1, [r1, #124]	; 0x7c
 8015af2:	f002 be59 	b.w	80187a8 <uxr_run_session_until_confirm_delivery>
 8015af6:	bf00      	nop

08015af8 <rmw_publish>:
 8015af8:	2800      	cmp	r0, #0
 8015afa:	d053      	beq.n	8015ba4 <rmw_publish+0xac>
 8015afc:	b570      	push	{r4, r5, r6, lr}
 8015afe:	460d      	mov	r5, r1
 8015b00:	b08e      	sub	sp, #56	; 0x38
 8015b02:	2900      	cmp	r1, #0
 8015b04:	d04b      	beq.n	8015b9e <rmw_publish+0xa6>
 8015b06:	4604      	mov	r4, r0
 8015b08:	6800      	ldr	r0, [r0, #0]
 8015b0a:	f001 fa05 	bl	8016f18 <is_uxrce_rmw_identifier_valid>
 8015b0e:	2800      	cmp	r0, #0
 8015b10:	d045      	beq.n	8015b9e <rmw_publish+0xa6>
 8015b12:	6866      	ldr	r6, [r4, #4]
 8015b14:	2e00      	cmp	r6, #0
 8015b16:	d042      	beq.n	8015b9e <rmw_publish+0xa6>
 8015b18:	69b4      	ldr	r4, [r6, #24]
 8015b1a:	4628      	mov	r0, r5
 8015b1c:	6923      	ldr	r3, [r4, #16]
 8015b1e:	4798      	blx	r3
 8015b20:	69f3      	ldr	r3, [r6, #28]
 8015b22:	9005      	str	r0, [sp, #20]
 8015b24:	b113      	cbz	r3, 8015b2c <rmw_publish+0x34>
 8015b26:	a805      	add	r0, sp, #20
 8015b28:	4798      	blx	r3
 8015b2a:	9805      	ldr	r0, [sp, #20]
 8015b2c:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 8015b30:	691b      	ldr	r3, [r3, #16]
 8015b32:	9000      	str	r0, [sp, #0]
 8015b34:	f503 7028 	add.w	r0, r3, #672	; 0x2a0
 8015b38:	6972      	ldr	r2, [r6, #20]
 8015b3a:	ab06      	add	r3, sp, #24
 8015b3c:	6fb1      	ldr	r1, [r6, #120]	; 0x78
 8015b3e:	f004 f8ad 	bl	8019c9c <uxr_prepare_output_stream>
 8015b42:	b1d8      	cbz	r0, 8015b7c <rmw_publish+0x84>
 8015b44:	68a3      	ldr	r3, [r4, #8]
 8015b46:	a906      	add	r1, sp, #24
 8015b48:	4628      	mov	r0, r5
 8015b4a:	4798      	blx	r3
 8015b4c:	6a33      	ldr	r3, [r6, #32]
 8015b4e:	4604      	mov	r4, r0
 8015b50:	b10b      	cbz	r3, 8015b56 <rmw_publish+0x5e>
 8015b52:	a806      	add	r0, sp, #24
 8015b54:	4798      	blx	r3
 8015b56:	f896 307a 	ldrb.w	r3, [r6, #122]	; 0x7a
 8015b5a:	2b01      	cmp	r3, #1
 8015b5c:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 8015b60:	d022      	beq.n	8015ba8 <rmw_publish+0xb0>
 8015b62:	6918      	ldr	r0, [r3, #16]
 8015b64:	6ff1      	ldr	r1, [r6, #124]	; 0x7c
 8015b66:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8015b6a:	f002 fe1d 	bl	80187a8 <uxr_run_session_until_confirm_delivery>
 8015b6e:	4020      	ands	r0, r4
 8015b70:	b2c4      	uxtb	r4, r0
 8015b72:	f084 0001 	eor.w	r0, r4, #1
 8015b76:	b2c0      	uxtb	r0, r0
 8015b78:	b00e      	add	sp, #56	; 0x38
 8015b7a:	bd70      	pop	{r4, r5, r6, pc}
 8015b7c:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 8015b80:	6918      	ldr	r0, [r3, #16]
 8015b82:	9b05      	ldr	r3, [sp, #20]
 8015b84:	9602      	str	r6, [sp, #8]
 8015b86:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8015b8a:	9300      	str	r3, [sp, #0]
 8015b8c:	4b09      	ldr	r3, [pc, #36]	; (8015bb4 <rmw_publish+0xbc>)
 8015b8e:	9301      	str	r3, [sp, #4]
 8015b90:	ab06      	add	r3, sp, #24
 8015b92:	6972      	ldr	r2, [r6, #20]
 8015b94:	6fb1      	ldr	r1, [r6, #120]	; 0x78
 8015b96:	f004 f8b1 	bl	8019cfc <uxr_prepare_output_stream_fragmented>
 8015b9a:	2800      	cmp	r0, #0
 8015b9c:	d1d2      	bne.n	8015b44 <rmw_publish+0x4c>
 8015b9e:	2001      	movs	r0, #1
 8015ba0:	b00e      	add	sp, #56	; 0x38
 8015ba2:	bd70      	pop	{r4, r5, r6, pc}
 8015ba4:	2001      	movs	r0, #1
 8015ba6:	4770      	bx	lr
 8015ba8:	6918      	ldr	r0, [r3, #16]
 8015baa:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8015bae:	f002 fa41 	bl	8018034 <uxr_flash_output_streams>
 8015bb2:	e7de      	b.n	8015b72 <rmw_publish+0x7a>
 8015bb4:	08015af1 	.word	0x08015af1

08015bb8 <rmw_create_publisher>:
 8015bb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015bbc:	b087      	sub	sp, #28
 8015bbe:	2800      	cmp	r0, #0
 8015bc0:	f000 80d2 	beq.w	8015d68 <rmw_create_publisher+0x1b0>
 8015bc4:	460e      	mov	r6, r1
 8015bc6:	2900      	cmp	r1, #0
 8015bc8:	f000 80ce 	beq.w	8015d68 <rmw_create_publisher+0x1b0>
 8015bcc:	4604      	mov	r4, r0
 8015bce:	6800      	ldr	r0, [r0, #0]
 8015bd0:	4615      	mov	r5, r2
 8015bd2:	461f      	mov	r7, r3
 8015bd4:	f001 f9a0 	bl	8016f18 <is_uxrce_rmw_identifier_valid>
 8015bd8:	f080 0001 	eor.w	r0, r0, #1
 8015bdc:	b2c0      	uxtb	r0, r0
 8015bde:	2800      	cmp	r0, #0
 8015be0:	f040 80c2 	bne.w	8015d68 <rmw_create_publisher+0x1b0>
 8015be4:	2d00      	cmp	r5, #0
 8015be6:	f000 80bf 	beq.w	8015d68 <rmw_create_publisher+0x1b0>
 8015bea:	782b      	ldrb	r3, [r5, #0]
 8015bec:	2b00      	cmp	r3, #0
 8015bee:	f000 80bb 	beq.w	8015d68 <rmw_create_publisher+0x1b0>
 8015bf2:	2f00      	cmp	r7, #0
 8015bf4:	f000 80b8 	beq.w	8015d68 <rmw_create_publisher+0x1b0>
 8015bf8:	485e      	ldr	r0, [pc, #376]	; (8015d74 <rmw_create_publisher+0x1bc>)
 8015bfa:	f8d4 9004 	ldr.w	r9, [r4, #4]
 8015bfe:	f008 f85b 	bl	801dcb8 <get_memory>
 8015c02:	2800      	cmp	r0, #0
 8015c04:	f000 80b0 	beq.w	8015d68 <rmw_create_publisher+0x1b0>
 8015c08:	6884      	ldr	r4, [r0, #8]
 8015c0a:	f104 0a9c 	add.w	sl, r4, #156	; 0x9c
 8015c0e:	f8c4 4088 	str.w	r4, [r4, #136]	; 0x88
 8015c12:	f008 f8b9 	bl	801dd88 <rmw_get_implementation_identifier>
 8015c16:	f8c4 0084 	str.w	r0, [r4, #132]	; 0x84
 8015c1a:	f8c4 a08c 	str.w	sl, [r4, #140]	; 0x8c
 8015c1e:	4628      	mov	r0, r5
 8015c20:	f7ea fb6e 	bl	8000300 <strlen>
 8015c24:	3001      	adds	r0, #1
 8015c26:	f104 0884 	add.w	r8, r4, #132	; 0x84
 8015c2a:	283c      	cmp	r0, #60	; 0x3c
 8015c2c:	f200 808f 	bhi.w	8015d4e <rmw_create_publisher+0x196>
 8015c30:	462b      	mov	r3, r5
 8015c32:	4a51      	ldr	r2, [pc, #324]	; (8015d78 <rmw_create_publisher+0x1c0>)
 8015c34:	213c      	movs	r1, #60	; 0x3c
 8015c36:	4650      	mov	r0, sl
 8015c38:	f00a fd9c 	bl	8020774 <sniprintf>
 8015c3c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8015c40:	4639      	mov	r1, r7
 8015c42:	2250      	movs	r2, #80	; 0x50
 8015c44:	67e3      	str	r3, [r4, #124]	; 0x7c
 8015c46:	f104 0028 	add.w	r0, r4, #40	; 0x28
 8015c4a:	f8c4 9080 	str.w	r9, [r4, #128]	; 0x80
 8015c4e:	f00a ffee 	bl	8020c2e <memcpy>
 8015c52:	7a3b      	ldrb	r3, [r7, #8]
 8015c54:	4630      	mov	r0, r6
 8015c56:	4949      	ldr	r1, [pc, #292]	; (8015d7c <rmw_create_publisher+0x1c4>)
 8015c58:	2b02      	cmp	r3, #2
 8015c5a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8015c5e:	bf0c      	ite	eq
 8015c60:	f8d3 337c 	ldreq.w	r3, [r3, #892]	; 0x37c
 8015c64:	f8d3 3378 	ldrne.w	r3, [r3, #888]	; 0x378
 8015c68:	67a3      	str	r3, [r4, #120]	; 0x78
 8015c6a:	2300      	movs	r3, #0
 8015c6c:	e9c4 3307 	strd	r3, r3, [r4, #28]
 8015c70:	f001 f960 	bl	8016f34 <get_message_typesupport_handle>
 8015c74:	2800      	cmp	r0, #0
 8015c76:	d06a      	beq.n	8015d4e <rmw_create_publisher+0x196>
 8015c78:	6842      	ldr	r2, [r0, #4]
 8015c7a:	61a2      	str	r2, [r4, #24]
 8015c7c:	2a00      	cmp	r2, #0
 8015c7e:	d066      	beq.n	8015d4e <rmw_create_publisher+0x196>
 8015c80:	4629      	mov	r1, r5
 8015c82:	463b      	mov	r3, r7
 8015c84:	4648      	mov	r0, r9
 8015c86:	f008 f8af 	bl	801dde8 <create_topic>
 8015c8a:	6260      	str	r0, [r4, #36]	; 0x24
 8015c8c:	2800      	cmp	r0, #0
 8015c8e:	d062      	beq.n	8015d56 <rmw_create_publisher+0x19e>
 8015c90:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8015c94:	2103      	movs	r1, #3
 8015c96:	2506      	movs	r5, #6
 8015c98:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8015c9c:	f8b3 0598 	ldrh.w	r0, [r3, #1432]	; 0x598
 8015ca0:	1c42      	adds	r2, r0, #1
 8015ca2:	f8a3 2598 	strh.w	r2, [r3, #1432]	; 0x598
 8015ca6:	f001 ff45 	bl	8017b34 <uxr_object_id>
 8015caa:	f8d4 2080 	ldr.w	r2, [r4, #128]	; 0x80
 8015cae:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8015cb2:	6120      	str	r0, [r4, #16]
 8015cb4:	f8d3 3384 	ldr.w	r3, [r3, #900]	; 0x384
 8015cb8:	6910      	ldr	r0, [r2, #16]
 8015cba:	9500      	str	r5, [sp, #0]
 8015cbc:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8015cc0:	6819      	ldr	r1, [r3, #0]
 8015cc2:	6922      	ldr	r2, [r4, #16]
 8015cc4:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8015cc8:	f001 fcee 	bl	80176a8 <uxr_buffer_create_publisher_bin>
 8015ccc:	4602      	mov	r2, r0
 8015cce:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8015cd2:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 8015cd6:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 8015cda:	f001 f80b 	bl	8016cf4 <run_xrce_session>
 8015cde:	b3b0      	cbz	r0, 8015d4e <rmw_create_publisher+0x196>
 8015ce0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8015ce4:	2105      	movs	r1, #5
 8015ce6:	f10d 0a10 	add.w	sl, sp, #16
 8015cea:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8015cee:	f8b3 059a 	ldrh.w	r0, [r3, #1434]	; 0x59a
 8015cf2:	1c42      	adds	r2, r0, #1
 8015cf4:	f8a3 259a 	strh.w	r2, [r3, #1434]	; 0x59a
 8015cf8:	f001 ff1c 	bl	8017b34 <uxr_object_id>
 8015cfc:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8015d00:	4639      	mov	r1, r7
 8015d02:	6160      	str	r0, [r4, #20]
 8015d04:	691e      	ldr	r6, [r3, #16]
 8015d06:	4650      	mov	r0, sl
 8015d08:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8015d0c:	f8d4 b024 	ldr.w	fp, [r4, #36]	; 0x24
 8015d10:	f506 7628 	add.w	r6, r6, #672	; 0x2a0
 8015d14:	f8d3 7384 	ldr.w	r7, [r3, #900]	; 0x384
 8015d18:	f001 f808 	bl	8016d2c <convert_qos_profile>
 8015d1c:	9503      	str	r5, [sp, #12]
 8015d1e:	e89a 0003 	ldmia.w	sl, {r0, r1}
 8015d22:	9001      	str	r0, [sp, #4]
 8015d24:	4630      	mov	r0, r6
 8015d26:	f8ad 1008 	strh.w	r1, [sp, #8]
 8015d2a:	f8db 3010 	ldr.w	r3, [fp, #16]
 8015d2e:	9300      	str	r3, [sp, #0]
 8015d30:	6839      	ldr	r1, [r7, #0]
 8015d32:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 8015d36:	f001 fd17 	bl	8017768 <uxr_buffer_create_datawriter_bin>
 8015d3a:	4602      	mov	r2, r0
 8015d3c:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8015d40:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 8015d44:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 8015d48:	f000 ffd4 	bl	8016cf4 <run_xrce_session>
 8015d4c:	b970      	cbnz	r0, 8015d6c <rmw_create_publisher+0x1b4>
 8015d4e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8015d50:	b108      	cbz	r0, 8015d56 <rmw_create_publisher+0x19e>
 8015d52:	f000 fec1 	bl	8016ad8 <rmw_uxrce_fini_topic_memory>
 8015d56:	4640      	mov	r0, r8
 8015d58:	f04f 0800 	mov.w	r8, #0
 8015d5c:	f000 fe64 	bl	8016a28 <rmw_uxrce_fini_publisher_memory>
 8015d60:	4640      	mov	r0, r8
 8015d62:	b007      	add	sp, #28
 8015d64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015d68:	f04f 0800 	mov.w	r8, #0
 8015d6c:	4640      	mov	r0, r8
 8015d6e:	b007      	add	sp, #28
 8015d70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015d74:	20016e7c 	.word	0x20016e7c
 8015d78:	080251c4 	.word	0x080251c4
 8015d7c:	0802447c 	.word	0x0802447c

08015d80 <rmw_publisher_get_actual_qos>:
 8015d80:	b178      	cbz	r0, 8015da2 <rmw_publisher_get_actual_qos+0x22>
 8015d82:	b510      	push	{r4, lr}
 8015d84:	fab1 f481 	clz	r4, r1
 8015d88:	0964      	lsrs	r4, r4, #5
 8015d8a:	b141      	cbz	r1, 8015d9e <rmw_publisher_get_actual_qos+0x1e>
 8015d8c:	6843      	ldr	r3, [r0, #4]
 8015d8e:	2250      	movs	r2, #80	; 0x50
 8015d90:	4608      	mov	r0, r1
 8015d92:	f103 0128 	add.w	r1, r3, #40	; 0x28
 8015d96:	f00a ff4a 	bl	8020c2e <memcpy>
 8015d9a:	4620      	mov	r0, r4
 8015d9c:	bd10      	pop	{r4, pc}
 8015d9e:	200b      	movs	r0, #11
 8015da0:	bd10      	pop	{r4, pc}
 8015da2:	200b      	movs	r0, #11
 8015da4:	4770      	bx	lr
 8015da6:	bf00      	nop

08015da8 <rmw_destroy_publisher>:
 8015da8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015dac:	b128      	cbz	r0, 8015dba <rmw_destroy_publisher+0x12>
 8015dae:	4604      	mov	r4, r0
 8015db0:	6800      	ldr	r0, [r0, #0]
 8015db2:	460d      	mov	r5, r1
 8015db4:	f001 f8b0 	bl	8016f18 <is_uxrce_rmw_identifier_valid>
 8015db8:	b918      	cbnz	r0, 8015dc2 <rmw_destroy_publisher+0x1a>
 8015dba:	2401      	movs	r4, #1
 8015dbc:	4620      	mov	r0, r4
 8015dbe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015dc2:	6863      	ldr	r3, [r4, #4]
 8015dc4:	2b00      	cmp	r3, #0
 8015dc6:	d0f8      	beq.n	8015dba <rmw_destroy_publisher+0x12>
 8015dc8:	fab5 f485 	clz	r4, r5
 8015dcc:	0964      	lsrs	r4, r4, #5
 8015dce:	2d00      	cmp	r5, #0
 8015dd0:	d0f3      	beq.n	8015dba <rmw_destroy_publisher+0x12>
 8015dd2:	6828      	ldr	r0, [r5, #0]
 8015dd4:	f001 f8a0 	bl	8016f18 <is_uxrce_rmw_identifier_valid>
 8015dd8:	2800      	cmp	r0, #0
 8015dda:	d0ee      	beq.n	8015dba <rmw_destroy_publisher+0x12>
 8015ddc:	686e      	ldr	r6, [r5, #4]
 8015dde:	2e00      	cmp	r6, #0
 8015de0:	d0eb      	beq.n	8015dba <rmw_destroy_publisher+0x12>
 8015de2:	6a70      	ldr	r0, [r6, #36]	; 0x24
 8015de4:	f8d6 7080 	ldr.w	r7, [r6, #128]	; 0x80
 8015de8:	f008 f84e 	bl	801de88 <destroy_topic>
 8015dec:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 8015df0:	6972      	ldr	r2, [r6, #20]
 8015df2:	6918      	ldr	r0, [r3, #16]
 8015df4:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8015df8:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8015dfc:	6819      	ldr	r1, [r3, #0]
 8015dfe:	f001 fb9f 	bl	8017540 <uxr_buffer_delete_entity>
 8015e02:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 8015e06:	4680      	mov	r8, r0
 8015e08:	6932      	ldr	r2, [r6, #16]
 8015e0a:	6918      	ldr	r0, [r3, #16]
 8015e0c:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8015e10:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8015e14:	6819      	ldr	r1, [r3, #0]
 8015e16:	f001 fb93 	bl	8017540 <uxr_buffer_delete_entity>
 8015e1a:	4606      	mov	r6, r0
 8015e1c:	6938      	ldr	r0, [r7, #16]
 8015e1e:	4642      	mov	r2, r8
 8015e20:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 8015e24:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 8015e28:	f000 ff64 	bl	8016cf4 <run_xrce_session>
 8015e2c:	693f      	ldr	r7, [r7, #16]
 8015e2e:	4632      	mov	r2, r6
 8015e30:	4606      	mov	r6, r0
 8015e32:	f8d7 3390 	ldr.w	r3, [r7, #912]	; 0x390
 8015e36:	4638      	mov	r0, r7
 8015e38:	f8d7 1388 	ldr.w	r1, [r7, #904]	; 0x388
 8015e3c:	f000 ff5a 	bl	8016cf4 <run_xrce_session>
 8015e40:	b126      	cbz	r6, 8015e4c <rmw_destroy_publisher+0xa4>
 8015e42:	b118      	cbz	r0, 8015e4c <rmw_destroy_publisher+0xa4>
 8015e44:	4628      	mov	r0, r5
 8015e46:	f000 fdef 	bl	8016a28 <rmw_uxrce_fini_publisher_memory>
 8015e4a:	e7b7      	b.n	8015dbc <rmw_destroy_publisher+0x14>
 8015e4c:	2402      	movs	r4, #2
 8015e4e:	e7f9      	b.n	8015e44 <rmw_destroy_publisher+0x9c>

08015e50 <rmw_send_request>:
 8015e50:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015e54:	4604      	mov	r4, r0
 8015e56:	6800      	ldr	r0, [r0, #0]
 8015e58:	b08b      	sub	sp, #44	; 0x2c
 8015e5a:	460e      	mov	r6, r1
 8015e5c:	4615      	mov	r5, r2
 8015e5e:	b128      	cbz	r0, 8015e6c <rmw_send_request+0x1c>
 8015e60:	4b21      	ldr	r3, [pc, #132]	; (8015ee8 <rmw_send_request+0x98>)
 8015e62:	6819      	ldr	r1, [r3, #0]
 8015e64:	f7ea f9ec 	bl	8000240 <strcmp>
 8015e68:	2800      	cmp	r0, #0
 8015e6a:	d139      	bne.n	8015ee0 <rmw_send_request+0x90>
 8015e6c:	6864      	ldr	r4, [r4, #4]
 8015e6e:	2700      	movs	r7, #0
 8015e70:	6963      	ldr	r3, [r4, #20]
 8015e72:	f8d4 8078 	ldr.w	r8, [r4, #120]	; 0x78
 8015e76:	689b      	ldr	r3, [r3, #8]
 8015e78:	4798      	blx	r3
 8015e7a:	f8d0 9004 	ldr.w	r9, [r0, #4]
 8015e7e:	4630      	mov	r0, r6
 8015e80:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8015e84:	4798      	blx	r3
 8015e86:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8015e8a:	9000      	str	r0, [sp, #0]
 8015e8c:	f503 7028 	add.w	r0, r3, #672	; 0x2a0
 8015e90:	6922      	ldr	r2, [r4, #16]
 8015e92:	ab02      	add	r3, sp, #8
 8015e94:	6f21      	ldr	r1, [r4, #112]	; 0x70
 8015e96:	f003 ff01 	bl	8019c9c <uxr_prepare_output_stream>
 8015e9a:	e9c5 0700 	strd	r0, r7, [r5]
 8015e9e:	b198      	cbz	r0, 8015ec8 <rmw_send_request+0x78>
 8015ea0:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8015ea4:	a902      	add	r1, sp, #8
 8015ea6:	4630      	mov	r0, r6
 8015ea8:	4798      	blx	r3
 8015eaa:	f894 3072 	ldrb.w	r3, [r4, #114]	; 0x72
 8015eae:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8015eb2:	2b01      	cmp	r3, #1
 8015eb4:	d00c      	beq.n	8015ed0 <rmw_send_request+0x80>
 8015eb6:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8015eb8:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8015ebc:	f002 fc74 	bl	80187a8 <uxr_run_session_until_confirm_delivery>
 8015ec0:	4638      	mov	r0, r7
 8015ec2:	b00b      	add	sp, #44	; 0x2c
 8015ec4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015ec8:	2001      	movs	r0, #1
 8015eca:	b00b      	add	sp, #44	; 0x2c
 8015ecc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015ed0:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8015ed4:	f002 f8ae 	bl	8018034 <uxr_flash_output_streams>
 8015ed8:	4638      	mov	r0, r7
 8015eda:	b00b      	add	sp, #44	; 0x2c
 8015edc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015ee0:	200c      	movs	r0, #12
 8015ee2:	b00b      	add	sp, #44	; 0x2c
 8015ee4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015ee8:	08025824 	.word	0x08025824

08015eec <rmw_take_request>:
 8015eec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015ef0:	4605      	mov	r5, r0
 8015ef2:	6800      	ldr	r0, [r0, #0]
 8015ef4:	b089      	sub	sp, #36	; 0x24
 8015ef6:	460c      	mov	r4, r1
 8015ef8:	4690      	mov	r8, r2
 8015efa:	461e      	mov	r6, r3
 8015efc:	b128      	cbz	r0, 8015f0a <rmw_take_request+0x1e>
 8015efe:	4b28      	ldr	r3, [pc, #160]	; (8015fa0 <rmw_take_request+0xb4>)
 8015f00:	6819      	ldr	r1, [r3, #0]
 8015f02:	f7ea f99d 	bl	8000240 <strcmp>
 8015f06:	2800      	cmp	r0, #0
 8015f08:	d146      	bne.n	8015f98 <rmw_take_request+0xac>
 8015f0a:	b10e      	cbz	r6, 8015f10 <rmw_take_request+0x24>
 8015f0c:	2300      	movs	r3, #0
 8015f0e:	7033      	strb	r3, [r6, #0]
 8015f10:	f8d5 9004 	ldr.w	r9, [r5, #4]
 8015f14:	f000 fe70 	bl	8016bf8 <rmw_uxrce_clean_expired_static_input_buffer>
 8015f18:	4648      	mov	r0, r9
 8015f1a:	f000 fe43 	bl	8016ba4 <rmw_uxrce_find_static_input_buffer_by_owner>
 8015f1e:	4607      	mov	r7, r0
 8015f20:	b3b0      	cbz	r0, 8015f90 <rmw_take_request+0xa4>
 8015f22:	6885      	ldr	r5, [r0, #8]
 8015f24:	f8d5 2838 	ldr.w	r2, [r5, #2104]	; 0x838
 8015f28:	f8d5 383c 	ldr.w	r3, [r5, #2108]	; 0x83c
 8015f2c:	e9c4 3208 	strd	r3, r2, [r4, #32]
 8015f30:	f895 3837 	ldrb.w	r3, [r5, #2103]	; 0x837
 8015f34:	7423      	strb	r3, [r4, #16]
 8015f36:	f8b5 2834 	ldrh.w	r2, [r5, #2100]	; 0x834
 8015f3a:	f895 3836 	ldrb.w	r3, [r5, #2102]	; 0x836
 8015f3e:	f8a4 2011 	strh.w	r2, [r4, #17]
 8015f42:	74e3      	strb	r3, [r4, #19]
 8015f44:	f8d5 1828 	ldr.w	r1, [r5, #2088]	; 0x828
 8015f48:	f8d5 282c 	ldr.w	r2, [r5, #2092]	; 0x82c
 8015f4c:	f8d5 3830 	ldr.w	r3, [r5, #2096]	; 0x830
 8015f50:	6161      	str	r1, [r4, #20]
 8015f52:	61a2      	str	r2, [r4, #24]
 8015f54:	61e3      	str	r3, [r4, #28]
 8015f56:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8015f5a:	689b      	ldr	r3, [r3, #8]
 8015f5c:	4798      	blx	r3
 8015f5e:	6844      	ldr	r4, [r0, #4]
 8015f60:	f8d5 2810 	ldr.w	r2, [r5, #2064]	; 0x810
 8015f64:	f105 0110 	add.w	r1, r5, #16
 8015f68:	4668      	mov	r0, sp
 8015f6a:	f7fd f829 	bl	8012fc0 <ucdr_init_buffer>
 8015f6e:	4641      	mov	r1, r8
 8015f70:	68e3      	ldr	r3, [r4, #12]
 8015f72:	4668      	mov	r0, sp
 8015f74:	4798      	blx	r3
 8015f76:	4639      	mov	r1, r7
 8015f78:	4604      	mov	r4, r0
 8015f7a:	480a      	ldr	r0, [pc, #40]	; (8015fa4 <rmw_take_request+0xb8>)
 8015f7c:	f007 feac 	bl	801dcd8 <put_memory>
 8015f80:	b106      	cbz	r6, 8015f84 <rmw_take_request+0x98>
 8015f82:	7034      	strb	r4, [r6, #0]
 8015f84:	f084 0001 	eor.w	r0, r4, #1
 8015f88:	b2c0      	uxtb	r0, r0
 8015f8a:	b009      	add	sp, #36	; 0x24
 8015f8c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015f90:	2001      	movs	r0, #1
 8015f92:	b009      	add	sp, #36	; 0x24
 8015f94:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015f98:	200c      	movs	r0, #12
 8015f9a:	b009      	add	sp, #36	; 0x24
 8015f9c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015fa0:	08025824 	.word	0x08025824
 8015fa4:	20016eac 	.word	0x20016eac

08015fa8 <rmw_send_response>:
 8015fa8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015faa:	4605      	mov	r5, r0
 8015fac:	6800      	ldr	r0, [r0, #0]
 8015fae:	b091      	sub	sp, #68	; 0x44
 8015fb0:	460c      	mov	r4, r1
 8015fb2:	4616      	mov	r6, r2
 8015fb4:	b128      	cbz	r0, 8015fc2 <rmw_send_response+0x1a>
 8015fb6:	4b29      	ldr	r3, [pc, #164]	; (801605c <rmw_send_response+0xb4>)
 8015fb8:	6819      	ldr	r1, [r3, #0]
 8015fba:	f7ea f941 	bl	8000240 <strcmp>
 8015fbe:	2800      	cmp	r0, #0
 8015fc0:	d141      	bne.n	8016046 <rmw_send_response+0x9e>
 8015fc2:	686d      	ldr	r5, [r5, #4]
 8015fc4:	68a1      	ldr	r1, [r4, #8]
 8015fc6:	6860      	ldr	r0, [r4, #4]
 8015fc8:	6faf      	ldr	r7, [r5, #120]	; 0x78
 8015fca:	e9d4 3204 	ldrd	r3, r2, [r4, #16]
 8015fce:	9307      	str	r3, [sp, #28]
 8015fd0:	4623      	mov	r3, r4
 8015fd2:	9206      	str	r2, [sp, #24]
 8015fd4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015fd8:	789b      	ldrb	r3, [r3, #2]
 8015fda:	f88d 2017 	strb.w	r2, [sp, #23]
 8015fde:	f88d 3016 	strb.w	r3, [sp, #22]
 8015fe2:	f8b4 3001 	ldrh.w	r3, [r4, #1]
 8015fe6:	68e2      	ldr	r2, [r4, #12]
 8015fe8:	f8ad 3014 	strh.w	r3, [sp, #20]
 8015fec:	ab02      	add	r3, sp, #8
 8015fee:	696c      	ldr	r4, [r5, #20]
 8015ff0:	c307      	stmia	r3!, {r0, r1, r2}
 8015ff2:	68e3      	ldr	r3, [r4, #12]
 8015ff4:	4798      	blx	r3
 8015ff6:	6844      	ldr	r4, [r0, #4]
 8015ff8:	4630      	mov	r0, r6
 8015ffa:	6923      	ldr	r3, [r4, #16]
 8015ffc:	4798      	blx	r3
 8015ffe:	f100 0318 	add.w	r3, r0, #24
 8016002:	6938      	ldr	r0, [r7, #16]
 8016004:	9300      	str	r3, [sp, #0]
 8016006:	ab08      	add	r3, sp, #32
 8016008:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801600c:	692a      	ldr	r2, [r5, #16]
 801600e:	6f29      	ldr	r1, [r5, #112]	; 0x70
 8016010:	f003 fe44 	bl	8019c9c <uxr_prepare_output_stream>
 8016014:	b910      	cbnz	r0, 801601c <rmw_send_response+0x74>
 8016016:	2001      	movs	r0, #1
 8016018:	b011      	add	sp, #68	; 0x44
 801601a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801601c:	a902      	add	r1, sp, #8
 801601e:	a808      	add	r0, sp, #32
 8016020:	f004 ffa8 	bl	801af74 <uxr_serialize_SampleIdentity>
 8016024:	68a3      	ldr	r3, [r4, #8]
 8016026:	a908      	add	r1, sp, #32
 8016028:	4630      	mov	r0, r6
 801602a:	4798      	blx	r3
 801602c:	f895 3072 	ldrb.w	r3, [r5, #114]	; 0x72
 8016030:	6938      	ldr	r0, [r7, #16]
 8016032:	2b01      	cmp	r3, #1
 8016034:	d00a      	beq.n	801604c <rmw_send_response+0xa4>
 8016036:	6f69      	ldr	r1, [r5, #116]	; 0x74
 8016038:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801603c:	f002 fbb4 	bl	80187a8 <uxr_run_session_until_confirm_delivery>
 8016040:	2000      	movs	r0, #0
 8016042:	b011      	add	sp, #68	; 0x44
 8016044:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016046:	200c      	movs	r0, #12
 8016048:	b011      	add	sp, #68	; 0x44
 801604a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801604c:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8016050:	f001 fff0 	bl	8018034 <uxr_flash_output_streams>
 8016054:	2000      	movs	r0, #0
 8016056:	b011      	add	sp, #68	; 0x44
 8016058:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801605a:	bf00      	nop
 801605c:	08025824 	.word	0x08025824

08016060 <rmw_take_response>:
 8016060:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016064:	4604      	mov	r4, r0
 8016066:	6800      	ldr	r0, [r0, #0]
 8016068:	b088      	sub	sp, #32
 801606a:	460f      	mov	r7, r1
 801606c:	4690      	mov	r8, r2
 801606e:	461d      	mov	r5, r3
 8016070:	b120      	cbz	r0, 801607c <rmw_take_response+0x1c>
 8016072:	4b1d      	ldr	r3, [pc, #116]	; (80160e8 <rmw_take_response+0x88>)
 8016074:	6819      	ldr	r1, [r3, #0]
 8016076:	f7ea f8e3 	bl	8000240 <strcmp>
 801607a:	bb68      	cbnz	r0, 80160d8 <rmw_take_response+0x78>
 801607c:	b10d      	cbz	r5, 8016082 <rmw_take_response+0x22>
 801607e:	2300      	movs	r3, #0
 8016080:	702b      	strb	r3, [r5, #0]
 8016082:	6864      	ldr	r4, [r4, #4]
 8016084:	f000 fdb8 	bl	8016bf8 <rmw_uxrce_clean_expired_static_input_buffer>
 8016088:	4620      	mov	r0, r4
 801608a:	f000 fd8b 	bl	8016ba4 <rmw_uxrce_find_static_input_buffer_by_owner>
 801608e:	4606      	mov	r6, r0
 8016090:	b330      	cbz	r0, 80160e0 <rmw_take_response+0x80>
 8016092:	6963      	ldr	r3, [r4, #20]
 8016094:	6884      	ldr	r4, [r0, #8]
 8016096:	68db      	ldr	r3, [r3, #12]
 8016098:	f504 6203 	add.w	r2, r4, #2096	; 0x830
 801609c:	e952 0102 	ldrd	r0, r1, [r2, #-8]
 80160a0:	e9c7 0108 	strd	r0, r1, [r7, #32]
 80160a4:	4798      	blx	r3
 80160a6:	6847      	ldr	r7, [r0, #4]
 80160a8:	f8d4 2810 	ldr.w	r2, [r4, #2064]	; 0x810
 80160ac:	f104 0110 	add.w	r1, r4, #16
 80160b0:	4668      	mov	r0, sp
 80160b2:	f7fc ff85 	bl	8012fc0 <ucdr_init_buffer>
 80160b6:	4641      	mov	r1, r8
 80160b8:	68fb      	ldr	r3, [r7, #12]
 80160ba:	4668      	mov	r0, sp
 80160bc:	4798      	blx	r3
 80160be:	4631      	mov	r1, r6
 80160c0:	4604      	mov	r4, r0
 80160c2:	480a      	ldr	r0, [pc, #40]	; (80160ec <rmw_take_response+0x8c>)
 80160c4:	f007 fe08 	bl	801dcd8 <put_memory>
 80160c8:	b105      	cbz	r5, 80160cc <rmw_take_response+0x6c>
 80160ca:	702c      	strb	r4, [r5, #0]
 80160cc:	f084 0001 	eor.w	r0, r4, #1
 80160d0:	b2c0      	uxtb	r0, r0
 80160d2:	b008      	add	sp, #32
 80160d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80160d8:	200c      	movs	r0, #12
 80160da:	b008      	add	sp, #32
 80160dc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80160e0:	2001      	movs	r0, #1
 80160e2:	b008      	add	sp, #32
 80160e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80160e8:	08025824 	.word	0x08025824
 80160ec:	20016eac 	.word	0x20016eac

080160f0 <rmw_create_service>:
 80160f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80160f4:	b091      	sub	sp, #68	; 0x44
 80160f6:	2900      	cmp	r1, #0
 80160f8:	f000 80bb 	beq.w	8016272 <rmw_create_service+0x182>
 80160fc:	4606      	mov	r6, r0
 80160fe:	2800      	cmp	r0, #0
 8016100:	f000 80b7 	beq.w	8016272 <rmw_create_service+0x182>
 8016104:	4614      	mov	r4, r2
 8016106:	6800      	ldr	r0, [r0, #0]
 8016108:	4689      	mov	r9, r1
 801610a:	461d      	mov	r5, r3
 801610c:	f000 ff04 	bl	8016f18 <is_uxrce_rmw_identifier_valid>
 8016110:	2c00      	cmp	r4, #0
 8016112:	f000 80ae 	beq.w	8016272 <rmw_create_service+0x182>
 8016116:	f080 0001 	eor.w	r0, r0, #1
 801611a:	b2c0      	uxtb	r0, r0
 801611c:	2800      	cmp	r0, #0
 801611e:	f040 80a8 	bne.w	8016272 <rmw_create_service+0x182>
 8016122:	7823      	ldrb	r3, [r4, #0]
 8016124:	2b00      	cmp	r3, #0
 8016126:	f000 80a4 	beq.w	8016272 <rmw_create_service+0x182>
 801612a:	2d00      	cmp	r5, #0
 801612c:	f000 80a1 	beq.w	8016272 <rmw_create_service+0x182>
 8016130:	4856      	ldr	r0, [pc, #344]	; (801628c <rmw_create_service+0x19c>)
 8016132:	f8d6 8004 	ldr.w	r8, [r6, #4]
 8016136:	f007 fdbf 	bl	801dcb8 <get_memory>
 801613a:	4606      	mov	r6, r0
 801613c:	2800      	cmp	r0, #0
 801613e:	f000 8099 	beq.w	8016274 <rmw_create_service+0x184>
 8016142:	6887      	ldr	r7, [r0, #8]
 8016144:	f107 0a88 	add.w	sl, r7, #136	; 0x88
 8016148:	f8c7 7080 	str.w	r7, [r7, #128]	; 0x80
 801614c:	f007 fe1c 	bl	801dd88 <rmw_get_implementation_identifier>
 8016150:	67f8      	str	r0, [r7, #124]	; 0x7c
 8016152:	f8c7 a084 	str.w	sl, [r7, #132]	; 0x84
 8016156:	4620      	mov	r0, r4
 8016158:	f7ea f8d2 	bl	8000300 <strlen>
 801615c:	1c42      	adds	r2, r0, #1
 801615e:	f107 067c 	add.w	r6, r7, #124	; 0x7c
 8016162:	2a3c      	cmp	r2, #60	; 0x3c
 8016164:	f200 808a 	bhi.w	801627c <rmw_create_service+0x18c>
 8016168:	4621      	mov	r1, r4
 801616a:	4650      	mov	r0, sl
 801616c:	f00a fd5f 	bl	8020c2e <memcpy>
 8016170:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8016174:	4629      	mov	r1, r5
 8016176:	2250      	movs	r2, #80	; 0x50
 8016178:	f107 0020 	add.w	r0, r7, #32
 801617c:	f8c7 8078 	str.w	r8, [r7, #120]	; 0x78
 8016180:	677b      	str	r3, [r7, #116]	; 0x74
 8016182:	f00a fd54 	bl	8020c2e <memcpy>
 8016186:	4648      	mov	r0, r9
 8016188:	4941      	ldr	r1, [pc, #260]	; (8016290 <rmw_create_service+0x1a0>)
 801618a:	f000 fedf 	bl	8016f4c <get_service_typesupport_handle>
 801618e:	2800      	cmp	r0, #0
 8016190:	d074      	beq.n	801627c <rmw_create_service+0x18c>
 8016192:	6843      	ldr	r3, [r0, #4]
 8016194:	617b      	str	r3, [r7, #20]
 8016196:	2b00      	cmp	r3, #0
 8016198:	d070      	beq.n	801627c <rmw_create_service+0x18c>
 801619a:	f8d8 3010 	ldr.w	r3, [r8, #16]
 801619e:	2108      	movs	r1, #8
 80161a0:	f8df a0f4 	ldr.w	sl, [pc, #244]	; 8016298 <rmw_create_service+0x1a8>
 80161a4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80161a8:	f8df 90f0 	ldr.w	r9, [pc, #240]	; 801629c <rmw_create_service+0x1ac>
 80161ac:	f8b3 05a2 	ldrh.w	r0, [r3, #1442]	; 0x5a2
 80161b0:	1c42      	adds	r2, r0, #1
 80161b2:	f8a3 25a2 	strh.w	r2, [r3, #1442]	; 0x5a2
 80161b6:	f001 fcbd 	bl	8017b34 <uxr_object_id>
 80161ba:	2364      	movs	r3, #100	; 0x64
 80161bc:	6138      	str	r0, [r7, #16]
 80161be:	4652      	mov	r2, sl
 80161c0:	4649      	mov	r1, r9
 80161c2:	6978      	ldr	r0, [r7, #20]
 80161c4:	f000 fdfc 	bl	8016dc0 <generate_service_types>
 80161c8:	2800      	cmp	r0, #0
 80161ca:	d057      	beq.n	801627c <rmw_create_service+0x18c>
 80161cc:	f8df b0d0 	ldr.w	fp, [pc, #208]	; 80162a0 <rmw_create_service+0x1b0>
 80161d0:	233c      	movs	r3, #60	; 0x3c
 80161d2:	4a30      	ldr	r2, [pc, #192]	; (8016294 <rmw_create_service+0x1a4>)
 80161d4:	4620      	mov	r0, r4
 80161d6:	4659      	mov	r1, fp
 80161d8:	f000 fdc0 	bl	8016d5c <generate_service_topics>
 80161dc:	2800      	cmp	r0, #0
 80161de:	d04d      	beq.n	801627c <rmw_create_service+0x18c>
 80161e0:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80161e4:	a80c      	add	r0, sp, #48	; 0x30
 80161e6:	4629      	mov	r1, r5
 80161e8:	f8d3 2384 	ldr.w	r2, [r3, #900]	; 0x384
 80161ec:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80161f0:	f000 fd9c 	bl	8016d2c <convert_qos_profile>
 80161f4:	4a27      	ldr	r2, [pc, #156]	; (8016294 <rmw_create_service+0x1a4>)
 80161f6:	a80c      	add	r0, sp, #48	; 0x30
 80161f8:	9400      	str	r4, [sp, #0]
 80161fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80161fc:	e9cd b203 	strd	fp, r2, [sp, #12]
 8016200:	e9cd 9a01 	strd	r9, sl, [sp, #4]
 8016204:	c803      	ldmia	r0, {r0, r1}
 8016206:	9a08      	ldr	r2, [sp, #32]
 8016208:	9005      	str	r0, [sp, #20]
 801620a:	f503 7028 	add.w	r0, r3, #672	; 0x2a0
 801620e:	2306      	movs	r3, #6
 8016210:	f8ad 1018 	strh.w	r1, [sp, #24]
 8016214:	9307      	str	r3, [sp, #28]
 8016216:	6811      	ldr	r1, [r2, #0]
 8016218:	f8d8 3014 	ldr.w	r3, [r8, #20]
 801621c:	693a      	ldr	r2, [r7, #16]
 801621e:	f001 fb91 	bl	8017944 <uxr_buffer_create_replier_bin>
 8016222:	4602      	mov	r2, r0
 8016224:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8016228:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 801622c:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 8016230:	f000 fd60 	bl	8016cf4 <run_xrce_session>
 8016234:	b310      	cbz	r0, 801627c <rmw_create_service+0x18c>
 8016236:	7a2b      	ldrb	r3, [r5, #8]
 8016238:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801623c:	f8d8 0010 	ldr.w	r0, [r8, #16]
 8016240:	2b02      	cmp	r3, #2
 8016242:	920e      	str	r2, [sp, #56]	; 0x38
 8016244:	f04f 0200 	mov.w	r2, #0
 8016248:	920f      	str	r2, [sp, #60]	; 0x3c
 801624a:	bf0c      	ite	eq
 801624c:	e9d0 23df 	ldrdeq	r2, r3, [r0, #892]	; 0x37c
 8016250:	e9d0 32dd 	ldrdne	r3, r2, [r0, #884]	; 0x374
 8016254:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8016258:	930b      	str	r3, [sp, #44]	; 0x2c
 801625a:	ab0e      	add	r3, sp, #56	; 0x38
 801625c:	673a      	str	r2, [r7, #112]	; 0x70
 801625e:	f8d0 20e4 	ldr.w	r2, [r0, #228]	; 0xe4
 8016262:	9300      	str	r3, [sp, #0]
 8016264:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016266:	6811      	ldr	r1, [r2, #0]
 8016268:	693a      	ldr	r2, [r7, #16]
 801626a:	f001 fc93 	bl	8017b94 <uxr_buffer_request_data>
 801626e:	8338      	strh	r0, [r7, #24]
 8016270:	e000      	b.n	8016274 <rmw_create_service+0x184>
 8016272:	2600      	movs	r6, #0
 8016274:	4630      	mov	r0, r6
 8016276:	b011      	add	sp, #68	; 0x44
 8016278:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801627c:	4630      	mov	r0, r6
 801627e:	2600      	movs	r6, #0
 8016280:	f000 fbfe 	bl	8016a80 <rmw_uxrce_fini_service_memory>
 8016284:	4630      	mov	r0, r6
 8016286:	b011      	add	sp, #68	; 0x44
 8016288:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801628c:	20016e8c 	.word	0x20016e8c
 8016290:	0802447c 	.word	0x0802447c
 8016294:	200124fc 	.word	0x200124fc
 8016298:	20012538 	.word	0x20012538
 801629c:	20012498 	.word	0x20012498
 80162a0:	2001245c 	.word	0x2001245c

080162a4 <rmw_destroy_service>:
 80162a4:	b570      	push	{r4, r5, r6, lr}
 80162a6:	b128      	cbz	r0, 80162b4 <rmw_destroy_service+0x10>
 80162a8:	4604      	mov	r4, r0
 80162aa:	6800      	ldr	r0, [r0, #0]
 80162ac:	460d      	mov	r5, r1
 80162ae:	f000 fe33 	bl	8016f18 <is_uxrce_rmw_identifier_valid>
 80162b2:	b910      	cbnz	r0, 80162ba <rmw_destroy_service+0x16>
 80162b4:	2401      	movs	r4, #1
 80162b6:	4620      	mov	r0, r4
 80162b8:	bd70      	pop	{r4, r5, r6, pc}
 80162ba:	6863      	ldr	r3, [r4, #4]
 80162bc:	2b00      	cmp	r3, #0
 80162be:	d0f9      	beq.n	80162b4 <rmw_destroy_service+0x10>
 80162c0:	2d00      	cmp	r5, #0
 80162c2:	d0f7      	beq.n	80162b4 <rmw_destroy_service+0x10>
 80162c4:	6828      	ldr	r0, [r5, #0]
 80162c6:	f000 fe27 	bl	8016f18 <is_uxrce_rmw_identifier_valid>
 80162ca:	2800      	cmp	r0, #0
 80162cc:	d0f2      	beq.n	80162b4 <rmw_destroy_service+0x10>
 80162ce:	686e      	ldr	r6, [r5, #4]
 80162d0:	2e00      	cmp	r6, #0
 80162d2:	d0ef      	beq.n	80162b4 <rmw_destroy_service+0x10>
 80162d4:	6864      	ldr	r4, [r4, #4]
 80162d6:	6932      	ldr	r2, [r6, #16]
 80162d8:	6920      	ldr	r0, [r4, #16]
 80162da:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 80162de:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80162e2:	6819      	ldr	r1, [r3, #0]
 80162e4:	f001 fc90 	bl	8017c08 <uxr_buffer_cancel_data>
 80162e8:	4602      	mov	r2, r0
 80162ea:	6920      	ldr	r0, [r4, #16]
 80162ec:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 80162f0:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 80162f4:	f000 fcfe 	bl	8016cf4 <run_xrce_session>
 80162f8:	6920      	ldr	r0, [r4, #16]
 80162fa:	6932      	ldr	r2, [r6, #16]
 80162fc:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8016300:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8016304:	6819      	ldr	r1, [r3, #0]
 8016306:	f001 f91b 	bl	8017540 <uxr_buffer_delete_entity>
 801630a:	4602      	mov	r2, r0
 801630c:	6920      	ldr	r0, [r4, #16]
 801630e:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 8016312:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 8016316:	f000 fced 	bl	8016cf4 <run_xrce_session>
 801631a:	4603      	mov	r3, r0
 801631c:	4628      	mov	r0, r5
 801631e:	2b00      	cmp	r3, #0
 8016320:	bf14      	ite	ne
 8016322:	2400      	movne	r4, #0
 8016324:	2402      	moveq	r4, #2
 8016326:	f000 fbab 	bl	8016a80 <rmw_uxrce_fini_service_memory>
 801632a:	e7c4      	b.n	80162b6 <rmw_destroy_service+0x12>

0801632c <rmw_service_response_publisher_get_actual_qos>:
 801632c:	b181      	cbz	r1, 8016350 <rmw_service_response_publisher_get_actual_qos+0x24>
 801632e:	4603      	mov	r3, r0
 8016330:	b510      	push	{r4, lr}
 8016332:	fab0 f480 	clz	r4, r0
 8016336:	0964      	lsrs	r4, r4, #5
 8016338:	b140      	cbz	r0, 801634c <rmw_service_response_publisher_get_actual_qos+0x20>
 801633a:	685b      	ldr	r3, [r3, #4]
 801633c:	4608      	mov	r0, r1
 801633e:	2250      	movs	r2, #80	; 0x50
 8016340:	f103 0120 	add.w	r1, r3, #32
 8016344:	f00a fc73 	bl	8020c2e <memcpy>
 8016348:	4620      	mov	r0, r4
 801634a:	bd10      	pop	{r4, pc}
 801634c:	200b      	movs	r0, #11
 801634e:	bd10      	pop	{r4, pc}
 8016350:	200b      	movs	r0, #11
 8016352:	4770      	bx	lr

08016354 <rmw_service_request_subscription_get_actual_qos>:
 8016354:	b178      	cbz	r0, 8016376 <rmw_service_request_subscription_get_actual_qos+0x22>
 8016356:	b510      	push	{r4, lr}
 8016358:	fab1 f481 	clz	r4, r1
 801635c:	0964      	lsrs	r4, r4, #5
 801635e:	b141      	cbz	r1, 8016372 <rmw_service_request_subscription_get_actual_qos+0x1e>
 8016360:	6843      	ldr	r3, [r0, #4]
 8016362:	2250      	movs	r2, #80	; 0x50
 8016364:	4608      	mov	r0, r1
 8016366:	f103 0120 	add.w	r1, r3, #32
 801636a:	f00a fc60 	bl	8020c2e <memcpy>
 801636e:	4620      	mov	r0, r4
 8016370:	bd10      	pop	{r4, pc}
 8016372:	200b      	movs	r0, #11
 8016374:	bd10      	pop	{r4, pc}
 8016376:	200b      	movs	r0, #11
 8016378:	4770      	bx	lr
 801637a:	bf00      	nop

0801637c <rmw_create_subscription>:
 801637c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016380:	b08d      	sub	sp, #52	; 0x34
 8016382:	2900      	cmp	r1, #0
 8016384:	f000 80d8 	beq.w	8016538 <rmw_create_subscription+0x1bc>
 8016388:	4604      	mov	r4, r0
 801638a:	2800      	cmp	r0, #0
 801638c:	f000 80d4 	beq.w	8016538 <rmw_create_subscription+0x1bc>
 8016390:	6800      	ldr	r0, [r0, #0]
 8016392:	460e      	mov	r6, r1
 8016394:	4615      	mov	r5, r2
 8016396:	461f      	mov	r7, r3
 8016398:	f000 fdbe 	bl	8016f18 <is_uxrce_rmw_identifier_valid>
 801639c:	f080 0001 	eor.w	r0, r0, #1
 80163a0:	b2c0      	uxtb	r0, r0
 80163a2:	2800      	cmp	r0, #0
 80163a4:	f040 80c8 	bne.w	8016538 <rmw_create_subscription+0x1bc>
 80163a8:	2d00      	cmp	r5, #0
 80163aa:	f000 80c5 	beq.w	8016538 <rmw_create_subscription+0x1bc>
 80163ae:	782b      	ldrb	r3, [r5, #0]
 80163b0:	2b00      	cmp	r3, #0
 80163b2:	f000 80c1 	beq.w	8016538 <rmw_create_subscription+0x1bc>
 80163b6:	2f00      	cmp	r7, #0
 80163b8:	f000 80be 	beq.w	8016538 <rmw_create_subscription+0x1bc>
 80163bc:	4867      	ldr	r0, [pc, #412]	; (801655c <rmw_create_subscription+0x1e0>)
 80163be:	f8d4 9004 	ldr.w	r9, [r4, #4]
 80163c2:	f007 fc79 	bl	801dcb8 <get_memory>
 80163c6:	4604      	mov	r4, r0
 80163c8:	2800      	cmp	r0, #0
 80163ca:	f000 80b6 	beq.w	801653a <rmw_create_subscription+0x1be>
 80163ce:	f8d0 8008 	ldr.w	r8, [r0, #8]
 80163d2:	f108 0a98 	add.w	sl, r8, #152	; 0x98
 80163d6:	f8c8 8080 	str.w	r8, [r8, #128]	; 0x80
 80163da:	f007 fcd5 	bl	801dd88 <rmw_get_implementation_identifier>
 80163de:	f8c8 007c 	str.w	r0, [r8, #124]	; 0x7c
 80163e2:	f8c8 a084 	str.w	sl, [r8, #132]	; 0x84
 80163e6:	4628      	mov	r0, r5
 80163e8:	f7e9 ff8a 	bl	8000300 <strlen>
 80163ec:	3001      	adds	r0, #1
 80163ee:	f108 047c 	add.w	r4, r8, #124	; 0x7c
 80163f2:	283c      	cmp	r0, #60	; 0x3c
 80163f4:	f200 80a5 	bhi.w	8016542 <rmw_create_subscription+0x1c6>
 80163f8:	462b      	mov	r3, r5
 80163fa:	4a59      	ldr	r2, [pc, #356]	; (8016560 <rmw_create_subscription+0x1e4>)
 80163fc:	213c      	movs	r1, #60	; 0x3c
 80163fe:	4650      	mov	r0, sl
 8016400:	f00a f9b8 	bl	8020774 <sniprintf>
 8016404:	4639      	mov	r1, r7
 8016406:	2250      	movs	r2, #80	; 0x50
 8016408:	f108 0028 	add.w	r0, r8, #40	; 0x28
 801640c:	f8c8 9020 	str.w	r9, [r8, #32]
 8016410:	f00a fc0d 	bl	8020c2e <memcpy>
 8016414:	4630      	mov	r0, r6
 8016416:	4953      	ldr	r1, [pc, #332]	; (8016564 <rmw_create_subscription+0x1e8>)
 8016418:	f000 fd8c 	bl	8016f34 <get_message_typesupport_handle>
 801641c:	2800      	cmp	r0, #0
 801641e:	f000 8090 	beq.w	8016542 <rmw_create_subscription+0x1c6>
 8016422:	6842      	ldr	r2, [r0, #4]
 8016424:	f8c8 2018 	str.w	r2, [r8, #24]
 8016428:	2a00      	cmp	r2, #0
 801642a:	f000 808a 	beq.w	8016542 <rmw_create_subscription+0x1c6>
 801642e:	4629      	mov	r1, r5
 8016430:	463b      	mov	r3, r7
 8016432:	4648      	mov	r0, r9
 8016434:	f007 fcd8 	bl	801dde8 <create_topic>
 8016438:	f8c8 001c 	str.w	r0, [r8, #28]
 801643c:	2800      	cmp	r0, #0
 801643e:	f000 8085 	beq.w	801654c <rmw_create_subscription+0x1d0>
 8016442:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8016446:	2104      	movs	r1, #4
 8016448:	2506      	movs	r5, #6
 801644a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801644e:	f8b3 059c 	ldrh.w	r0, [r3, #1436]	; 0x59c
 8016452:	1c42      	adds	r2, r0, #1
 8016454:	f8a3 259c 	strh.w	r2, [r3, #1436]	; 0x59c
 8016458:	f001 fb6c 	bl	8017b34 <uxr_object_id>
 801645c:	f8c8 0010 	str.w	r0, [r8, #16]
 8016460:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8016464:	f8d0 3384 	ldr.w	r3, [r0, #900]	; 0x384
 8016468:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801646c:	9500      	str	r5, [sp, #0]
 801646e:	6819      	ldr	r1, [r3, #0]
 8016470:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8016474:	f8d9 3014 	ldr.w	r3, [r9, #20]
 8016478:	f001 f946 	bl	8017708 <uxr_buffer_create_subscriber_bin>
 801647c:	4602      	mov	r2, r0
 801647e:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8016482:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 8016486:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 801648a:	f000 fc33 	bl	8016cf4 <run_xrce_session>
 801648e:	2800      	cmp	r0, #0
 8016490:	d057      	beq.n	8016542 <rmw_create_subscription+0x1c6>
 8016492:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8016496:	4629      	mov	r1, r5
 8016498:	ae08      	add	r6, sp, #32
 801649a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801649e:	f8b3 059e 	ldrh.w	r0, [r3, #1438]	; 0x59e
 80164a2:	1c42      	adds	r2, r0, #1
 80164a4:	f8a3 259e 	strh.w	r2, [r3, #1438]	; 0x59e
 80164a8:	f001 fb44 	bl	8017b34 <uxr_object_id>
 80164ac:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80164b0:	f8d8 301c 	ldr.w	r3, [r8, #28]
 80164b4:	4639      	mov	r1, r7
 80164b6:	f8c8 0014 	str.w	r0, [r8, #20]
 80164ba:	4630      	mov	r0, r6
 80164bc:	f8da b384 	ldr.w	fp, [sl, #900]	; 0x384
 80164c0:	9305      	str	r3, [sp, #20]
 80164c2:	f000 fc33 	bl	8016d2c <convert_qos_profile>
 80164c6:	9503      	str	r5, [sp, #12]
 80164c8:	9b05      	ldr	r3, [sp, #20]
 80164ca:	e896 0003 	ldmia.w	r6, {r0, r1}
 80164ce:	9001      	str	r0, [sp, #4]
 80164d0:	f50a 7028 	add.w	r0, sl, #672	; 0x2a0
 80164d4:	f8ad 1008 	strh.w	r1, [sp, #8]
 80164d8:	691b      	ldr	r3, [r3, #16]
 80164da:	9300      	str	r3, [sp, #0]
 80164dc:	f8db 1000 	ldr.w	r1, [fp]
 80164e0:	e9d8 3204 	ldrd	r3, r2, [r8, #16]
 80164e4:	f001 f9b6 	bl	8017854 <uxr_buffer_create_datareader_bin>
 80164e8:	4602      	mov	r2, r0
 80164ea:	f8d9 0010 	ldr.w	r0, [r9, #16]
 80164ee:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 80164f2:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 80164f6:	f000 fbfd 	bl	8016cf4 <run_xrce_session>
 80164fa:	b310      	cbz	r0, 8016542 <rmw_create_subscription+0x1c6>
 80164fc:	7a3b      	ldrb	r3, [r7, #8]
 80164fe:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8016502:	f8d9 0010 	ldr.w	r0, [r9, #16]
 8016506:	2b02      	cmp	r3, #2
 8016508:	920a      	str	r2, [sp, #40]	; 0x28
 801650a:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 801650e:	f04f 0200 	mov.w	r2, #0
 8016512:	bf08      	it	eq
 8016514:	f8d0 3380 	ldreq.w	r3, [r0, #896]	; 0x380
 8016518:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801651c:	bf18      	it	ne
 801651e:	f8d0 30d4 	ldrne.w	r3, [r0, #212]	; 0xd4
 8016522:	920b      	str	r2, [sp, #44]	; 0x2c
 8016524:	9307      	str	r3, [sp, #28]
 8016526:	ab0a      	add	r3, sp, #40	; 0x28
 8016528:	9300      	str	r3, [sp, #0]
 801652a:	9b07      	ldr	r3, [sp, #28]
 801652c:	f8d8 2014 	ldr.w	r2, [r8, #20]
 8016530:	6809      	ldr	r1, [r1, #0]
 8016532:	f001 fb2f 	bl	8017b94 <uxr_buffer_request_data>
 8016536:	e000      	b.n	801653a <rmw_create_subscription+0x1be>
 8016538:	2400      	movs	r4, #0
 801653a:	4620      	mov	r0, r4
 801653c:	b00d      	add	sp, #52	; 0x34
 801653e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016542:	f8d8 001c 	ldr.w	r0, [r8, #28]
 8016546:	b108      	cbz	r0, 801654c <rmw_create_subscription+0x1d0>
 8016548:	f000 fac6 	bl	8016ad8 <rmw_uxrce_fini_topic_memory>
 801654c:	4620      	mov	r0, r4
 801654e:	2400      	movs	r4, #0
 8016550:	f000 fa80 	bl	8016a54 <rmw_uxrce_fini_subscription_memory>
 8016554:	4620      	mov	r0, r4
 8016556:	b00d      	add	sp, #52	; 0x34
 8016558:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801655c:	20016ebc 	.word	0x20016ebc
 8016560:	080251c4 	.word	0x080251c4
 8016564:	0802447c 	.word	0x0802447c

08016568 <rmw_subscription_get_actual_qos>:
 8016568:	b178      	cbz	r0, 801658a <rmw_subscription_get_actual_qos+0x22>
 801656a:	b510      	push	{r4, lr}
 801656c:	fab1 f481 	clz	r4, r1
 8016570:	0964      	lsrs	r4, r4, #5
 8016572:	b141      	cbz	r1, 8016586 <rmw_subscription_get_actual_qos+0x1e>
 8016574:	6843      	ldr	r3, [r0, #4]
 8016576:	2250      	movs	r2, #80	; 0x50
 8016578:	4608      	mov	r0, r1
 801657a:	f103 0128 	add.w	r1, r3, #40	; 0x28
 801657e:	f00a fb56 	bl	8020c2e <memcpy>
 8016582:	4620      	mov	r0, r4
 8016584:	bd10      	pop	{r4, pc}
 8016586:	200b      	movs	r0, #11
 8016588:	bd10      	pop	{r4, pc}
 801658a:	200b      	movs	r0, #11
 801658c:	4770      	bx	lr
 801658e:	bf00      	nop

08016590 <rmw_destroy_subscription>:
 8016590:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016594:	b128      	cbz	r0, 80165a2 <rmw_destroy_subscription+0x12>
 8016596:	4604      	mov	r4, r0
 8016598:	6800      	ldr	r0, [r0, #0]
 801659a:	460d      	mov	r5, r1
 801659c:	f000 fcbc 	bl	8016f18 <is_uxrce_rmw_identifier_valid>
 80165a0:	b918      	cbnz	r0, 80165aa <rmw_destroy_subscription+0x1a>
 80165a2:	2401      	movs	r4, #1
 80165a4:	4620      	mov	r0, r4
 80165a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80165aa:	6863      	ldr	r3, [r4, #4]
 80165ac:	2b00      	cmp	r3, #0
 80165ae:	d0f8      	beq.n	80165a2 <rmw_destroy_subscription+0x12>
 80165b0:	fab5 f485 	clz	r4, r5
 80165b4:	0964      	lsrs	r4, r4, #5
 80165b6:	2d00      	cmp	r5, #0
 80165b8:	d0f3      	beq.n	80165a2 <rmw_destroy_subscription+0x12>
 80165ba:	6828      	ldr	r0, [r5, #0]
 80165bc:	f000 fcac 	bl	8016f18 <is_uxrce_rmw_identifier_valid>
 80165c0:	2800      	cmp	r0, #0
 80165c2:	d0ee      	beq.n	80165a2 <rmw_destroy_subscription+0x12>
 80165c4:	686e      	ldr	r6, [r5, #4]
 80165c6:	2e00      	cmp	r6, #0
 80165c8:	d0eb      	beq.n	80165a2 <rmw_destroy_subscription+0x12>
 80165ca:	6a37      	ldr	r7, [r6, #32]
 80165cc:	6972      	ldr	r2, [r6, #20]
 80165ce:	6938      	ldr	r0, [r7, #16]
 80165d0:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 80165d4:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 80165d8:	6819      	ldr	r1, [r3, #0]
 80165da:	f001 fb15 	bl	8017c08 <uxr_buffer_cancel_data>
 80165de:	4602      	mov	r2, r0
 80165e0:	6938      	ldr	r0, [r7, #16]
 80165e2:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 80165e6:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 80165ea:	f000 fb83 	bl	8016cf4 <run_xrce_session>
 80165ee:	69f0      	ldr	r0, [r6, #28]
 80165f0:	f007 fc4a 	bl	801de88 <destroy_topic>
 80165f4:	6a33      	ldr	r3, [r6, #32]
 80165f6:	6972      	ldr	r2, [r6, #20]
 80165f8:	6918      	ldr	r0, [r3, #16]
 80165fa:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 80165fe:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8016602:	6819      	ldr	r1, [r3, #0]
 8016604:	f000 ff9c 	bl	8017540 <uxr_buffer_delete_entity>
 8016608:	6a33      	ldr	r3, [r6, #32]
 801660a:	4680      	mov	r8, r0
 801660c:	6932      	ldr	r2, [r6, #16]
 801660e:	6918      	ldr	r0, [r3, #16]
 8016610:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 8016614:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8016618:	6819      	ldr	r1, [r3, #0]
 801661a:	f000 ff91 	bl	8017540 <uxr_buffer_delete_entity>
 801661e:	4606      	mov	r6, r0
 8016620:	6938      	ldr	r0, [r7, #16]
 8016622:	4642      	mov	r2, r8
 8016624:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 8016628:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 801662c:	f000 fb62 	bl	8016cf4 <run_xrce_session>
 8016630:	693f      	ldr	r7, [r7, #16]
 8016632:	4632      	mov	r2, r6
 8016634:	4606      	mov	r6, r0
 8016636:	f8d7 3390 	ldr.w	r3, [r7, #912]	; 0x390
 801663a:	4638      	mov	r0, r7
 801663c:	f8d7 1388 	ldr.w	r1, [r7, #904]	; 0x388
 8016640:	f000 fb58 	bl	8016cf4 <run_xrce_session>
 8016644:	b126      	cbz	r6, 8016650 <rmw_destroy_subscription+0xc0>
 8016646:	b118      	cbz	r0, 8016650 <rmw_destroy_subscription+0xc0>
 8016648:	4628      	mov	r0, r5
 801664a:	f000 fa03 	bl	8016a54 <rmw_uxrce_fini_subscription_memory>
 801664e:	e7a9      	b.n	80165a4 <rmw_destroy_subscription+0x14>
 8016650:	2402      	movs	r4, #2
 8016652:	e7f9      	b.n	8016648 <rmw_destroy_subscription+0xb8>

08016654 <rmw_take_with_info>:
 8016654:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016656:	4604      	mov	r4, r0
 8016658:	6800      	ldr	r0, [r0, #0]
 801665a:	b089      	sub	sp, #36	; 0x24
 801665c:	460f      	mov	r7, r1
 801665e:	4615      	mov	r5, r2
 8016660:	b128      	cbz	r0, 801666e <rmw_take_with_info+0x1a>
 8016662:	4b24      	ldr	r3, [pc, #144]	; (80166f4 <rmw_take_with_info+0xa0>)
 8016664:	6819      	ldr	r1, [r3, #0]
 8016666:	f7e9 fdeb 	bl	8000240 <strcmp>
 801666a:	2800      	cmp	r0, #0
 801666c:	d13e      	bne.n	80166ec <rmw_take_with_info+0x98>
 801666e:	b305      	cbz	r5, 80166b2 <rmw_take_with_info+0x5e>
 8016670:	2300      	movs	r3, #0
 8016672:	6864      	ldr	r4, [r4, #4]
 8016674:	702b      	strb	r3, [r5, #0]
 8016676:	f000 fabf 	bl	8016bf8 <rmw_uxrce_clean_expired_static_input_buffer>
 801667a:	4620      	mov	r0, r4
 801667c:	f000 fa92 	bl	8016ba4 <rmw_uxrce_find_static_input_buffer_by_owner>
 8016680:	4606      	mov	r6, r0
 8016682:	b1f0      	cbz	r0, 80166c2 <rmw_take_with_info+0x6e>
 8016684:	6881      	ldr	r1, [r0, #8]
 8016686:	4668      	mov	r0, sp
 8016688:	f8d1 2810 	ldr.w	r2, [r1, #2064]	; 0x810
 801668c:	3110      	adds	r1, #16
 801668e:	f7fc fc97 	bl	8012fc0 <ucdr_init_buffer>
 8016692:	69a3      	ldr	r3, [r4, #24]
 8016694:	4639      	mov	r1, r7
 8016696:	4668      	mov	r0, sp
 8016698:	68db      	ldr	r3, [r3, #12]
 801669a:	4798      	blx	r3
 801669c:	4604      	mov	r4, r0
 801669e:	4631      	mov	r1, r6
 80166a0:	4815      	ldr	r0, [pc, #84]	; (80166f8 <rmw_take_with_info+0xa4>)
 80166a2:	f007 fb19 	bl	801dcd8 <put_memory>
 80166a6:	702c      	strb	r4, [r5, #0]
 80166a8:	f084 0001 	eor.w	r0, r4, #1
 80166ac:	b2c0      	uxtb	r0, r0
 80166ae:	b009      	add	sp, #36	; 0x24
 80166b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80166b2:	6864      	ldr	r4, [r4, #4]
 80166b4:	f000 faa0 	bl	8016bf8 <rmw_uxrce_clean_expired_static_input_buffer>
 80166b8:	4620      	mov	r0, r4
 80166ba:	f000 fa73 	bl	8016ba4 <rmw_uxrce_find_static_input_buffer_by_owner>
 80166be:	4605      	mov	r5, r0
 80166c0:	b910      	cbnz	r0, 80166c8 <rmw_take_with_info+0x74>
 80166c2:	2001      	movs	r0, #1
 80166c4:	b009      	add	sp, #36	; 0x24
 80166c6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80166c8:	68a9      	ldr	r1, [r5, #8]
 80166ca:	4668      	mov	r0, sp
 80166cc:	f8d1 2810 	ldr.w	r2, [r1, #2064]	; 0x810
 80166d0:	3110      	adds	r1, #16
 80166d2:	f7fc fc75 	bl	8012fc0 <ucdr_init_buffer>
 80166d6:	69a3      	ldr	r3, [r4, #24]
 80166d8:	4639      	mov	r1, r7
 80166da:	4668      	mov	r0, sp
 80166dc:	68db      	ldr	r3, [r3, #12]
 80166de:	4798      	blx	r3
 80166e0:	4629      	mov	r1, r5
 80166e2:	4604      	mov	r4, r0
 80166e4:	4804      	ldr	r0, [pc, #16]	; (80166f8 <rmw_take_with_info+0xa4>)
 80166e6:	f007 faf7 	bl	801dcd8 <put_memory>
 80166ea:	e7dd      	b.n	80166a8 <rmw_take_with_info+0x54>
 80166ec:	200c      	movs	r0, #12
 80166ee:	b009      	add	sp, #36	; 0x24
 80166f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80166f2:	bf00      	nop
 80166f4:	08025824 	.word	0x08025824
 80166f8:	20016eac 	.word	0x20016eac

080166fc <rmw_uxrce_transport_init>:
 80166fc:	b508      	push	{r3, lr}
 80166fe:	b108      	cbz	r0, 8016704 <rmw_uxrce_transport_init+0x8>
 8016700:	f100 0210 	add.w	r2, r0, #16
 8016704:	b139      	cbz	r1, 8016716 <rmw_uxrce_transport_init+0x1a>
 8016706:	6949      	ldr	r1, [r1, #20]
 8016708:	4610      	mov	r0, r2
 801670a:	f001 f9db 	bl	8017ac4 <uxr_init_custom_transport>
 801670e:	f080 0001 	eor.w	r0, r0, #1
 8016712:	b2c0      	uxtb	r0, r0
 8016714:	bd08      	pop	{r3, pc}
 8016716:	4b04      	ldr	r3, [pc, #16]	; (8016728 <rmw_uxrce_transport_init+0x2c>)
 8016718:	4610      	mov	r0, r2
 801671a:	6859      	ldr	r1, [r3, #4]
 801671c:	f001 f9d2 	bl	8017ac4 <uxr_init_custom_transport>
 8016720:	f080 0001 	eor.w	r0, r0, #1
 8016724:	b2c0      	uxtb	r0, r0
 8016726:	bd08      	pop	{r3, pc}
 8016728:	20012404 	.word	0x20012404

0801672c <rmw_uxrce_init_service_memory>:
 801672c:	b1e2      	cbz	r2, 8016768 <rmw_uxrce_init_service_memory+0x3c>
 801672e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016732:	7b05      	ldrb	r5, [r0, #12]
 8016734:	4606      	mov	r6, r0
 8016736:	b9ad      	cbnz	r5, 8016764 <rmw_uxrce_init_service_memory+0x38>
 8016738:	23c8      	movs	r3, #200	; 0xc8
 801673a:	4617      	mov	r7, r2
 801673c:	460c      	mov	r4, r1
 801673e:	46a8      	mov	r8, r5
 8016740:	6083      	str	r3, [r0, #8]
 8016742:	f240 1301 	movw	r3, #257	; 0x101
 8016746:	e9c0 5500 	strd	r5, r5, [r0]
 801674a:	8183      	strh	r3, [r0, #12]
 801674c:	3501      	adds	r5, #1
 801674e:	4621      	mov	r1, r4
 8016750:	4630      	mov	r0, r6
 8016752:	f007 fac1 	bl	801dcd8 <put_memory>
 8016756:	42af      	cmp	r7, r5
 8016758:	60a4      	str	r4, [r4, #8]
 801675a:	f104 04c8 	add.w	r4, r4, #200	; 0xc8
 801675e:	f804 8cbc 	strb.w	r8, [r4, #-188]
 8016762:	d1f3      	bne.n	801674c <rmw_uxrce_init_service_memory+0x20>
 8016764:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016768:	4770      	bx	lr
 801676a:	bf00      	nop

0801676c <rmw_uxrce_init_client_memory>:
 801676c:	b1e2      	cbz	r2, 80167a8 <rmw_uxrce_init_client_memory+0x3c>
 801676e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016772:	7b05      	ldrb	r5, [r0, #12]
 8016774:	4606      	mov	r6, r0
 8016776:	b9ad      	cbnz	r5, 80167a4 <rmw_uxrce_init_client_memory+0x38>
 8016778:	23c8      	movs	r3, #200	; 0xc8
 801677a:	4617      	mov	r7, r2
 801677c:	460c      	mov	r4, r1
 801677e:	46a8      	mov	r8, r5
 8016780:	6083      	str	r3, [r0, #8]
 8016782:	f240 1301 	movw	r3, #257	; 0x101
 8016786:	e9c0 5500 	strd	r5, r5, [r0]
 801678a:	8183      	strh	r3, [r0, #12]
 801678c:	3501      	adds	r5, #1
 801678e:	4621      	mov	r1, r4
 8016790:	4630      	mov	r0, r6
 8016792:	f007 faa1 	bl	801dcd8 <put_memory>
 8016796:	42af      	cmp	r7, r5
 8016798:	60a4      	str	r4, [r4, #8]
 801679a:	f104 04c8 	add.w	r4, r4, #200	; 0xc8
 801679e:	f804 8cbc 	strb.w	r8, [r4, #-188]
 80167a2:	d1f3      	bne.n	801678c <rmw_uxrce_init_client_memory+0x20>
 80167a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80167a8:	4770      	bx	lr
 80167aa:	bf00      	nop

080167ac <rmw_uxrce_init_publisher_memory>:
 80167ac:	b1e2      	cbz	r2, 80167e8 <rmw_uxrce_init_publisher_memory+0x3c>
 80167ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80167b2:	7b05      	ldrb	r5, [r0, #12]
 80167b4:	4606      	mov	r6, r0
 80167b6:	b9ad      	cbnz	r5, 80167e4 <rmw_uxrce_init_publisher_memory+0x38>
 80167b8:	23d8      	movs	r3, #216	; 0xd8
 80167ba:	4617      	mov	r7, r2
 80167bc:	460c      	mov	r4, r1
 80167be:	46a8      	mov	r8, r5
 80167c0:	6083      	str	r3, [r0, #8]
 80167c2:	f240 1301 	movw	r3, #257	; 0x101
 80167c6:	e9c0 5500 	strd	r5, r5, [r0]
 80167ca:	8183      	strh	r3, [r0, #12]
 80167cc:	3501      	adds	r5, #1
 80167ce:	4621      	mov	r1, r4
 80167d0:	4630      	mov	r0, r6
 80167d2:	f007 fa81 	bl	801dcd8 <put_memory>
 80167d6:	42af      	cmp	r7, r5
 80167d8:	60a4      	str	r4, [r4, #8]
 80167da:	f104 04d8 	add.w	r4, r4, #216	; 0xd8
 80167de:	f804 8ccc 	strb.w	r8, [r4, #-204]
 80167e2:	d1f3      	bne.n	80167cc <rmw_uxrce_init_publisher_memory+0x20>
 80167e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80167e8:	4770      	bx	lr
 80167ea:	bf00      	nop

080167ec <rmw_uxrce_init_subscription_memory>:
 80167ec:	b1e2      	cbz	r2, 8016828 <rmw_uxrce_init_subscription_memory+0x3c>
 80167ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80167f2:	7b05      	ldrb	r5, [r0, #12]
 80167f4:	4606      	mov	r6, r0
 80167f6:	b9ad      	cbnz	r5, 8016824 <rmw_uxrce_init_subscription_memory+0x38>
 80167f8:	23d8      	movs	r3, #216	; 0xd8
 80167fa:	4617      	mov	r7, r2
 80167fc:	460c      	mov	r4, r1
 80167fe:	46a8      	mov	r8, r5
 8016800:	6083      	str	r3, [r0, #8]
 8016802:	f240 1301 	movw	r3, #257	; 0x101
 8016806:	e9c0 5500 	strd	r5, r5, [r0]
 801680a:	8183      	strh	r3, [r0, #12]
 801680c:	3501      	adds	r5, #1
 801680e:	4621      	mov	r1, r4
 8016810:	4630      	mov	r0, r6
 8016812:	f007 fa61 	bl	801dcd8 <put_memory>
 8016816:	42af      	cmp	r7, r5
 8016818:	60a4      	str	r4, [r4, #8]
 801681a:	f104 04d8 	add.w	r4, r4, #216	; 0xd8
 801681e:	f804 8ccc 	strb.w	r8, [r4, #-204]
 8016822:	d1f3      	bne.n	801680c <rmw_uxrce_init_subscription_memory+0x20>
 8016824:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016828:	4770      	bx	lr
 801682a:	bf00      	nop

0801682c <rmw_uxrce_init_node_memory>:
 801682c:	b1e2      	cbz	r2, 8016868 <rmw_uxrce_init_node_memory+0x3c>
 801682e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016832:	7b05      	ldrb	r5, [r0, #12]
 8016834:	4606      	mov	r6, r0
 8016836:	b9ad      	cbnz	r5, 8016864 <rmw_uxrce_init_node_memory+0x38>
 8016838:	23a4      	movs	r3, #164	; 0xa4
 801683a:	4617      	mov	r7, r2
 801683c:	460c      	mov	r4, r1
 801683e:	46a8      	mov	r8, r5
 8016840:	6083      	str	r3, [r0, #8]
 8016842:	f240 1301 	movw	r3, #257	; 0x101
 8016846:	e9c0 5500 	strd	r5, r5, [r0]
 801684a:	8183      	strh	r3, [r0, #12]
 801684c:	3501      	adds	r5, #1
 801684e:	4621      	mov	r1, r4
 8016850:	4630      	mov	r0, r6
 8016852:	f007 fa41 	bl	801dcd8 <put_memory>
 8016856:	42af      	cmp	r7, r5
 8016858:	60a4      	str	r4, [r4, #8]
 801685a:	f104 04a4 	add.w	r4, r4, #164	; 0xa4
 801685e:	f804 8c98 	strb.w	r8, [r4, #-152]
 8016862:	d1f3      	bne.n	801684c <rmw_uxrce_init_node_memory+0x20>
 8016864:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016868:	4770      	bx	lr
 801686a:	bf00      	nop

0801686c <rmw_uxrce_init_session_memory>:
 801686c:	b1ea      	cbz	r2, 80168aa <rmw_uxrce_init_session_memory+0x3e>
 801686e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016872:	7b05      	ldrb	r5, [r0, #12]
 8016874:	4606      	mov	r6, r0
 8016876:	b9b5      	cbnz	r5, 80168a6 <rmw_uxrce_init_session_memory+0x3a>
 8016878:	f241 58a8 	movw	r8, #5544	; 0x15a8
 801687c:	f240 1301 	movw	r3, #257	; 0x101
 8016880:	4617      	mov	r7, r2
 8016882:	460c      	mov	r4, r1
 8016884:	46a9      	mov	r9, r5
 8016886:	f8c0 8008 	str.w	r8, [r0, #8]
 801688a:	8183      	strh	r3, [r0, #12]
 801688c:	e9c0 5500 	strd	r5, r5, [r0]
 8016890:	3501      	adds	r5, #1
 8016892:	4621      	mov	r1, r4
 8016894:	4630      	mov	r0, r6
 8016896:	f007 fa1f 	bl	801dcd8 <put_memory>
 801689a:	42af      	cmp	r7, r5
 801689c:	60a4      	str	r4, [r4, #8]
 801689e:	f884 900c 	strb.w	r9, [r4, #12]
 80168a2:	4444      	add	r4, r8
 80168a4:	d1f4      	bne.n	8016890 <rmw_uxrce_init_session_memory+0x24>
 80168a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80168aa:	4770      	bx	lr

080168ac <rmw_uxrce_init_topic_memory>:
 80168ac:	b1e2      	cbz	r2, 80168e8 <rmw_uxrce_init_topic_memory+0x3c>
 80168ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80168b2:	7b05      	ldrb	r5, [r0, #12]
 80168b4:	4606      	mov	r6, r0
 80168b6:	b9ad      	cbnz	r5, 80168e4 <rmw_uxrce_init_topic_memory+0x38>
 80168b8:	231c      	movs	r3, #28
 80168ba:	4617      	mov	r7, r2
 80168bc:	460c      	mov	r4, r1
 80168be:	46a8      	mov	r8, r5
 80168c0:	6083      	str	r3, [r0, #8]
 80168c2:	f240 1301 	movw	r3, #257	; 0x101
 80168c6:	e9c0 5500 	strd	r5, r5, [r0]
 80168ca:	8183      	strh	r3, [r0, #12]
 80168cc:	3501      	adds	r5, #1
 80168ce:	4621      	mov	r1, r4
 80168d0:	4630      	mov	r0, r6
 80168d2:	f007 fa01 	bl	801dcd8 <put_memory>
 80168d6:	42af      	cmp	r7, r5
 80168d8:	60a4      	str	r4, [r4, #8]
 80168da:	f104 041c 	add.w	r4, r4, #28
 80168de:	f804 8c10 	strb.w	r8, [r4, #-16]
 80168e2:	d1f3      	bne.n	80168cc <rmw_uxrce_init_topic_memory+0x20>
 80168e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80168e8:	4770      	bx	lr
 80168ea:	bf00      	nop

080168ec <rmw_uxrce_init_static_input_buffer_memory>:
 80168ec:	b1ea      	cbz	r2, 801692a <rmw_uxrce_init_static_input_buffer_memory+0x3e>
 80168ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80168f2:	7b05      	ldrb	r5, [r0, #12]
 80168f4:	4606      	mov	r6, r0
 80168f6:	b9b5      	cbnz	r5, 8016926 <rmw_uxrce_init_static_input_buffer_memory+0x3a>
 80168f8:	f44f 6304 	mov.w	r3, #2112	; 0x840
 80168fc:	4617      	mov	r7, r2
 80168fe:	460c      	mov	r4, r1
 8016900:	46a8      	mov	r8, r5
 8016902:	6083      	str	r3, [r0, #8]
 8016904:	f240 1301 	movw	r3, #257	; 0x101
 8016908:	e9c0 5500 	strd	r5, r5, [r0]
 801690c:	8183      	strh	r3, [r0, #12]
 801690e:	3501      	adds	r5, #1
 8016910:	4621      	mov	r1, r4
 8016912:	4630      	mov	r0, r6
 8016914:	f007 f9e0 	bl	801dcd8 <put_memory>
 8016918:	42af      	cmp	r7, r5
 801691a:	60a4      	str	r4, [r4, #8]
 801691c:	f884 800c 	strb.w	r8, [r4, #12]
 8016920:	f504 6404 	add.w	r4, r4, #2112	; 0x840
 8016924:	d1f3      	bne.n	801690e <rmw_uxrce_init_static_input_buffer_memory+0x22>
 8016926:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801692a:	4770      	bx	lr

0801692c <rmw_uxrce_init_init_options_impl_memory>:
 801692c:	b1e2      	cbz	r2, 8016968 <rmw_uxrce_init_init_options_impl_memory+0x3c>
 801692e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016932:	7b05      	ldrb	r5, [r0, #12]
 8016934:	4606      	mov	r6, r0
 8016936:	b9ad      	cbnz	r5, 8016964 <rmw_uxrce_init_init_options_impl_memory+0x38>
 8016938:	232c      	movs	r3, #44	; 0x2c
 801693a:	4617      	mov	r7, r2
 801693c:	460c      	mov	r4, r1
 801693e:	46a8      	mov	r8, r5
 8016940:	6083      	str	r3, [r0, #8]
 8016942:	f240 1301 	movw	r3, #257	; 0x101
 8016946:	e9c0 5500 	strd	r5, r5, [r0]
 801694a:	8183      	strh	r3, [r0, #12]
 801694c:	3501      	adds	r5, #1
 801694e:	4621      	mov	r1, r4
 8016950:	4630      	mov	r0, r6
 8016952:	f007 f9c1 	bl	801dcd8 <put_memory>
 8016956:	42af      	cmp	r7, r5
 8016958:	60a4      	str	r4, [r4, #8]
 801695a:	f104 042c 	add.w	r4, r4, #44	; 0x2c
 801695e:	f804 8c20 	strb.w	r8, [r4, #-32]
 8016962:	d1f3      	bne.n	801694c <rmw_uxrce_init_init_options_impl_memory+0x20>
 8016964:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016968:	4770      	bx	lr
 801696a:	bf00      	nop

0801696c <rmw_uxrce_init_wait_set_memory>:
 801696c:	b1e2      	cbz	r2, 80169a8 <rmw_uxrce_init_wait_set_memory+0x3c>
 801696e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016972:	7b05      	ldrb	r5, [r0, #12]
 8016974:	4606      	mov	r6, r0
 8016976:	b9ad      	cbnz	r5, 80169a4 <rmw_uxrce_init_wait_set_memory+0x38>
 8016978:	231c      	movs	r3, #28
 801697a:	4617      	mov	r7, r2
 801697c:	460c      	mov	r4, r1
 801697e:	46a8      	mov	r8, r5
 8016980:	6083      	str	r3, [r0, #8]
 8016982:	f240 1301 	movw	r3, #257	; 0x101
 8016986:	e9c0 5500 	strd	r5, r5, [r0]
 801698a:	8183      	strh	r3, [r0, #12]
 801698c:	3501      	adds	r5, #1
 801698e:	4621      	mov	r1, r4
 8016990:	4630      	mov	r0, r6
 8016992:	f007 f9a1 	bl	801dcd8 <put_memory>
 8016996:	42af      	cmp	r7, r5
 8016998:	60a4      	str	r4, [r4, #8]
 801699a:	f104 041c 	add.w	r4, r4, #28
 801699e:	f804 8c10 	strb.w	r8, [r4, #-16]
 80169a2:	d1f3      	bne.n	801698c <rmw_uxrce_init_wait_set_memory+0x20>
 80169a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80169a8:	4770      	bx	lr
 80169aa:	bf00      	nop

080169ac <rmw_uxrce_init_guard_condition_memory>:
 80169ac:	b1e2      	cbz	r2, 80169e8 <rmw_uxrce_init_guard_condition_memory+0x3c>
 80169ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80169b2:	7b05      	ldrb	r5, [r0, #12]
 80169b4:	4606      	mov	r6, r0
 80169b6:	b9ad      	cbnz	r5, 80169e4 <rmw_uxrce_init_guard_condition_memory+0x38>
 80169b8:	2320      	movs	r3, #32
 80169ba:	4617      	mov	r7, r2
 80169bc:	460c      	mov	r4, r1
 80169be:	46a8      	mov	r8, r5
 80169c0:	6083      	str	r3, [r0, #8]
 80169c2:	f240 1301 	movw	r3, #257	; 0x101
 80169c6:	e9c0 5500 	strd	r5, r5, [r0]
 80169ca:	8183      	strh	r3, [r0, #12]
 80169cc:	3501      	adds	r5, #1
 80169ce:	4621      	mov	r1, r4
 80169d0:	4630      	mov	r0, r6
 80169d2:	f007 f981 	bl	801dcd8 <put_memory>
 80169d6:	42af      	cmp	r7, r5
 80169d8:	60a4      	str	r4, [r4, #8]
 80169da:	f104 0420 	add.w	r4, r4, #32
 80169de:	f804 8c14 	strb.w	r8, [r4, #-20]
 80169e2:	d1f3      	bne.n	80169cc <rmw_uxrce_init_guard_condition_memory+0x20>
 80169e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80169e8:	4770      	bx	lr
 80169ea:	bf00      	nop

080169ec <rmw_uxrce_fini_session_memory>:
 80169ec:	4601      	mov	r1, r0
 80169ee:	4801      	ldr	r0, [pc, #4]	; (80169f4 <rmw_uxrce_fini_session_memory+0x8>)
 80169f0:	f007 b972 	b.w	801dcd8 <put_memory>
 80169f4:	20016e9c 	.word	0x20016e9c

080169f8 <rmw_uxrce_fini_node_memory>:
 80169f8:	b538      	push	{r3, r4, r5, lr}
 80169fa:	4604      	mov	r4, r0
 80169fc:	6800      	ldr	r0, [r0, #0]
 80169fe:	b128      	cbz	r0, 8016a0c <rmw_uxrce_fini_node_memory+0x14>
 8016a00:	4b07      	ldr	r3, [pc, #28]	; (8016a20 <rmw_uxrce_fini_node_memory+0x28>)
 8016a02:	6819      	ldr	r1, [r3, #0]
 8016a04:	f7e9 fc1c 	bl	8000240 <strcmp>
 8016a08:	b940      	cbnz	r0, 8016a1c <rmw_uxrce_fini_node_memory+0x24>
 8016a0a:	6020      	str	r0, [r4, #0]
 8016a0c:	6861      	ldr	r1, [r4, #4]
 8016a0e:	b129      	cbz	r1, 8016a1c <rmw_uxrce_fini_node_memory+0x24>
 8016a10:	2500      	movs	r5, #0
 8016a12:	4804      	ldr	r0, [pc, #16]	; (8016a24 <rmw_uxrce_fini_node_memory+0x2c>)
 8016a14:	610d      	str	r5, [r1, #16]
 8016a16:	f007 f95f 	bl	801dcd8 <put_memory>
 8016a1a:	6065      	str	r5, [r4, #4]
 8016a1c:	bd38      	pop	{r3, r4, r5, pc}
 8016a1e:	bf00      	nop
 8016a20:	08025824 	.word	0x08025824
 8016a24:	20016e6c 	.word	0x20016e6c

08016a28 <rmw_uxrce_fini_publisher_memory>:
 8016a28:	b510      	push	{r4, lr}
 8016a2a:	4604      	mov	r4, r0
 8016a2c:	6800      	ldr	r0, [r0, #0]
 8016a2e:	b128      	cbz	r0, 8016a3c <rmw_uxrce_fini_publisher_memory+0x14>
 8016a30:	4b06      	ldr	r3, [pc, #24]	; (8016a4c <rmw_uxrce_fini_publisher_memory+0x24>)
 8016a32:	6819      	ldr	r1, [r3, #0]
 8016a34:	f7e9 fc04 	bl	8000240 <strcmp>
 8016a38:	b938      	cbnz	r0, 8016a4a <rmw_uxrce_fini_publisher_memory+0x22>
 8016a3a:	6020      	str	r0, [r4, #0]
 8016a3c:	6861      	ldr	r1, [r4, #4]
 8016a3e:	b121      	cbz	r1, 8016a4a <rmw_uxrce_fini_publisher_memory+0x22>
 8016a40:	4803      	ldr	r0, [pc, #12]	; (8016a50 <rmw_uxrce_fini_publisher_memory+0x28>)
 8016a42:	f007 f949 	bl	801dcd8 <put_memory>
 8016a46:	2300      	movs	r3, #0
 8016a48:	6063      	str	r3, [r4, #4]
 8016a4a:	bd10      	pop	{r4, pc}
 8016a4c:	08025824 	.word	0x08025824
 8016a50:	20016e7c 	.word	0x20016e7c

08016a54 <rmw_uxrce_fini_subscription_memory>:
 8016a54:	b510      	push	{r4, lr}
 8016a56:	4604      	mov	r4, r0
 8016a58:	6800      	ldr	r0, [r0, #0]
 8016a5a:	b128      	cbz	r0, 8016a68 <rmw_uxrce_fini_subscription_memory+0x14>
 8016a5c:	4b06      	ldr	r3, [pc, #24]	; (8016a78 <rmw_uxrce_fini_subscription_memory+0x24>)
 8016a5e:	6819      	ldr	r1, [r3, #0]
 8016a60:	f7e9 fbee 	bl	8000240 <strcmp>
 8016a64:	b938      	cbnz	r0, 8016a76 <rmw_uxrce_fini_subscription_memory+0x22>
 8016a66:	6020      	str	r0, [r4, #0]
 8016a68:	6861      	ldr	r1, [r4, #4]
 8016a6a:	b121      	cbz	r1, 8016a76 <rmw_uxrce_fini_subscription_memory+0x22>
 8016a6c:	4803      	ldr	r0, [pc, #12]	; (8016a7c <rmw_uxrce_fini_subscription_memory+0x28>)
 8016a6e:	f007 f933 	bl	801dcd8 <put_memory>
 8016a72:	2300      	movs	r3, #0
 8016a74:	6063      	str	r3, [r4, #4]
 8016a76:	bd10      	pop	{r4, pc}
 8016a78:	08025824 	.word	0x08025824
 8016a7c:	20016ebc 	.word	0x20016ebc

08016a80 <rmw_uxrce_fini_service_memory>:
 8016a80:	b510      	push	{r4, lr}
 8016a82:	4604      	mov	r4, r0
 8016a84:	6800      	ldr	r0, [r0, #0]
 8016a86:	b128      	cbz	r0, 8016a94 <rmw_uxrce_fini_service_memory+0x14>
 8016a88:	4b06      	ldr	r3, [pc, #24]	; (8016aa4 <rmw_uxrce_fini_service_memory+0x24>)
 8016a8a:	6819      	ldr	r1, [r3, #0]
 8016a8c:	f7e9 fbd8 	bl	8000240 <strcmp>
 8016a90:	b938      	cbnz	r0, 8016aa2 <rmw_uxrce_fini_service_memory+0x22>
 8016a92:	6020      	str	r0, [r4, #0]
 8016a94:	6861      	ldr	r1, [r4, #4]
 8016a96:	b121      	cbz	r1, 8016aa2 <rmw_uxrce_fini_service_memory+0x22>
 8016a98:	4803      	ldr	r0, [pc, #12]	; (8016aa8 <rmw_uxrce_fini_service_memory+0x28>)
 8016a9a:	f007 f91d 	bl	801dcd8 <put_memory>
 8016a9e:	2300      	movs	r3, #0
 8016aa0:	6063      	str	r3, [r4, #4]
 8016aa2:	bd10      	pop	{r4, pc}
 8016aa4:	08025824 	.word	0x08025824
 8016aa8:	20016e8c 	.word	0x20016e8c

08016aac <rmw_uxrce_fini_client_memory>:
 8016aac:	b510      	push	{r4, lr}
 8016aae:	4604      	mov	r4, r0
 8016ab0:	6800      	ldr	r0, [r0, #0]
 8016ab2:	b128      	cbz	r0, 8016ac0 <rmw_uxrce_fini_client_memory+0x14>
 8016ab4:	4b06      	ldr	r3, [pc, #24]	; (8016ad0 <rmw_uxrce_fini_client_memory+0x24>)
 8016ab6:	6819      	ldr	r1, [r3, #0]
 8016ab8:	f7e9 fbc2 	bl	8000240 <strcmp>
 8016abc:	b938      	cbnz	r0, 8016ace <rmw_uxrce_fini_client_memory+0x22>
 8016abe:	6020      	str	r0, [r4, #0]
 8016ac0:	6861      	ldr	r1, [r4, #4]
 8016ac2:	b121      	cbz	r1, 8016ace <rmw_uxrce_fini_client_memory+0x22>
 8016ac4:	4803      	ldr	r0, [pc, #12]	; (8016ad4 <rmw_uxrce_fini_client_memory+0x28>)
 8016ac6:	f007 f907 	bl	801dcd8 <put_memory>
 8016aca:	2300      	movs	r3, #0
 8016acc:	6063      	str	r3, [r4, #4]
 8016ace:	bd10      	pop	{r4, pc}
 8016ad0:	08025824 	.word	0x08025824
 8016ad4:	2001259c 	.word	0x2001259c

08016ad8 <rmw_uxrce_fini_topic_memory>:
 8016ad8:	b510      	push	{r4, lr}
 8016ada:	4604      	mov	r4, r0
 8016adc:	4803      	ldr	r0, [pc, #12]	; (8016aec <rmw_uxrce_fini_topic_memory+0x14>)
 8016ade:	4621      	mov	r1, r4
 8016ae0:	f007 f8fa 	bl	801dcd8 <put_memory>
 8016ae4:	2300      	movs	r3, #0
 8016ae6:	61a3      	str	r3, [r4, #24]
 8016ae8:	bd10      	pop	{r4, pc}
 8016aea:	bf00      	nop
 8016aec:	20016ecc 	.word	0x20016ecc

08016af0 <rmw_uxrce_get_static_input_buffer_for_entity>:
 8016af0:	b082      	sub	sp, #8
 8016af2:	492b      	ldr	r1, [pc, #172]	; (8016ba0 <rmw_uxrce_get_static_input_buffer_for_entity+0xb0>)
 8016af4:	b530      	push	{r4, r5, lr}
 8016af6:	680d      	ldr	r5, [r1, #0]
 8016af8:	ac03      	add	r4, sp, #12
 8016afa:	e884 000c 	stmia.w	r4, {r2, r3}
 8016afe:	461c      	mov	r4, r3
 8016b00:	2d00      	cmp	r5, #0
 8016b02:	d04b      	beq.n	8016b9c <rmw_uxrce_get_static_input_buffer_for_entity+0xac>
 8016b04:	462b      	mov	r3, r5
 8016b06:	2100      	movs	r1, #0
 8016b08:	689a      	ldr	r2, [r3, #8]
 8016b0a:	685b      	ldr	r3, [r3, #4]
 8016b0c:	f8d2 2814 	ldr.w	r2, [r2, #2068]	; 0x814
 8016b10:	4290      	cmp	r0, r2
 8016b12:	bf08      	it	eq
 8016b14:	3101      	addeq	r1, #1
 8016b16:	2b00      	cmp	r3, #0
 8016b18:	d1f6      	bne.n	8016b08 <rmw_uxrce_get_static_input_buffer_for_entity+0x18>
 8016b1a:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8016b1e:	2b02      	cmp	r3, #2
 8016b20:	d029      	beq.n	8016b76 <rmw_uxrce_get_static_input_buffer_for_entity+0x86>
 8016b22:	d820      	bhi.n	8016b66 <rmw_uxrce_get_static_input_buffer_for_entity+0x76>
 8016b24:	428c      	cmp	r4, r1
 8016b26:	d828      	bhi.n	8016b7a <rmw_uxrce_get_static_input_buffer_for_entity+0x8a>
 8016b28:	fab4 f284 	clz	r2, r4
 8016b2c:	0952      	lsrs	r2, r2, #5
 8016b2e:	b324      	cbz	r4, 8016b7a <rmw_uxrce_get_static_input_buffer_for_entity+0x8a>
 8016b30:	b1dd      	cbz	r5, 8016b6a <rmw_uxrce_get_static_input_buffer_for_entity+0x7a>
 8016b32:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8016b36:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
 8016b3a:	e001      	b.n	8016b40 <rmw_uxrce_get_static_input_buffer_for_entity+0x50>
 8016b3c:	686d      	ldr	r5, [r5, #4]
 8016b3e:	b1ad      	cbz	r5, 8016b6c <rmw_uxrce_get_static_input_buffer_for_entity+0x7c>
 8016b40:	68ab      	ldr	r3, [r5, #8]
 8016b42:	f8d3 1814 	ldr.w	r1, [r3, #2068]	; 0x814
 8016b46:	4288      	cmp	r0, r1
 8016b48:	d1f8      	bne.n	8016b3c <rmw_uxrce_get_static_input_buffer_for_entity+0x4c>
 8016b4a:	f8d3 1818 	ldr.w	r1, [r3, #2072]	; 0x818
 8016b4e:	f503 6302 	add.w	r3, r3, #2080	; 0x820
 8016b52:	4561      	cmp	r1, ip
 8016b54:	f853 3c04 	ldr.w	r3, [r3, #-4]
 8016b58:	eb73 0e04 	sbcs.w	lr, r3, r4
 8016b5c:	daee      	bge.n	8016b3c <rmw_uxrce_get_static_input_buffer_for_entity+0x4c>
 8016b5e:	468c      	mov	ip, r1
 8016b60:	461c      	mov	r4, r3
 8016b62:	462a      	mov	r2, r5
 8016b64:	e7ea      	b.n	8016b3c <rmw_uxrce_get_static_input_buffer_for_entity+0x4c>
 8016b66:	2b03      	cmp	r3, #3
 8016b68:	d0dc      	beq.n	8016b24 <rmw_uxrce_get_static_input_buffer_for_entity+0x34>
 8016b6a:	2200      	movs	r2, #0
 8016b6c:	4610      	mov	r0, r2
 8016b6e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016b72:	b002      	add	sp, #8
 8016b74:	4770      	bx	lr
 8016b76:	428c      	cmp	r4, r1
 8016b78:	d905      	bls.n	8016b86 <rmw_uxrce_get_static_input_buffer_for_entity+0x96>
 8016b7a:	4809      	ldr	r0, [pc, #36]	; (8016ba0 <rmw_uxrce_get_static_input_buffer_for_entity+0xb0>)
 8016b7c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016b80:	b002      	add	sp, #8
 8016b82:	f007 b899 	b.w	801dcb8 <get_memory>
 8016b86:	fab4 f284 	clz	r2, r4
 8016b8a:	0952      	lsrs	r2, r2, #5
 8016b8c:	2c00      	cmp	r4, #0
 8016b8e:	d1ed      	bne.n	8016b6c <rmw_uxrce_get_static_input_buffer_for_entity+0x7c>
 8016b90:	4803      	ldr	r0, [pc, #12]	; (8016ba0 <rmw_uxrce_get_static_input_buffer_for_entity+0xb0>)
 8016b92:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8016b96:	b002      	add	sp, #8
 8016b98:	f007 b88e 	b.w	801dcb8 <get_memory>
 8016b9c:	4629      	mov	r1, r5
 8016b9e:	e7bc      	b.n	8016b1a <rmw_uxrce_get_static_input_buffer_for_entity+0x2a>
 8016ba0:	20016eac 	.word	0x20016eac

08016ba4 <rmw_uxrce_find_static_input_buffer_by_owner>:
 8016ba4:	4b12      	ldr	r3, [pc, #72]	; (8016bf0 <rmw_uxrce_find_static_input_buffer_by_owner+0x4c>)
 8016ba6:	681b      	ldr	r3, [r3, #0]
 8016ba8:	b530      	push	{r4, r5, lr}
 8016baa:	b1f3      	cbz	r3, 8016bea <rmw_uxrce_find_static_input_buffer_by_owner+0x46>
 8016bac:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 8016bb0:	f06f 4c00 	mvn.w	ip, #2147483648	; 0x80000000
 8016bb4:	2400      	movs	r4, #0
 8016bb6:	e001      	b.n	8016bbc <rmw_uxrce_find_static_input_buffer_by_owner+0x18>
 8016bb8:	685b      	ldr	r3, [r3, #4]
 8016bba:	b1a3      	cbz	r3, 8016be6 <rmw_uxrce_find_static_input_buffer_by_owner+0x42>
 8016bbc:	689a      	ldr	r2, [r3, #8]
 8016bbe:	f8d2 1814 	ldr.w	r1, [r2, #2068]	; 0x814
 8016bc2:	4288      	cmp	r0, r1
 8016bc4:	d1f8      	bne.n	8016bb8 <rmw_uxrce_find_static_input_buffer_by_owner+0x14>
 8016bc6:	f8d2 1818 	ldr.w	r1, [r2, #2072]	; 0x818
 8016bca:	f502 6202 	add.w	r2, r2, #2080	; 0x820
 8016bce:	4571      	cmp	r1, lr
 8016bd0:	f852 2c04 	ldr.w	r2, [r2, #-4]
 8016bd4:	eb72 050c 	sbcs.w	r5, r2, ip
 8016bd8:	daee      	bge.n	8016bb8 <rmw_uxrce_find_static_input_buffer_by_owner+0x14>
 8016bda:	461c      	mov	r4, r3
 8016bdc:	685b      	ldr	r3, [r3, #4]
 8016bde:	468e      	mov	lr, r1
 8016be0:	4694      	mov	ip, r2
 8016be2:	2b00      	cmp	r3, #0
 8016be4:	d1ea      	bne.n	8016bbc <rmw_uxrce_find_static_input_buffer_by_owner+0x18>
 8016be6:	4620      	mov	r0, r4
 8016be8:	bd30      	pop	{r4, r5, pc}
 8016bea:	461c      	mov	r4, r3
 8016bec:	4620      	mov	r0, r4
 8016bee:	bd30      	pop	{r4, r5, pc}
 8016bf0:	20016eac 	.word	0x20016eac
 8016bf4:	00000000 	.word	0x00000000

08016bf8 <rmw_uxrce_clean_expired_static_input_buffer>:
 8016bf8:	4b3d      	ldr	r3, [pc, #244]	; (8016cf0 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 8016bfa:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016bfe:	681f      	ldr	r7, [r3, #0]
 8016c00:	ed2d 8b06 	vpush	{d8-d10}
 8016c04:	b08d      	sub	sp, #52	; 0x34
 8016c06:	f007 fae3 	bl	801e1d0 <rmw_uros_epoch_nanos>
 8016c0a:	2f00      	cmp	r7, #0
 8016c0c:	d05d      	beq.n	8016cca <rmw_uxrce_clean_expired_static_input_buffer+0xd2>
 8016c0e:	46b8      	mov	r8, r7
 8016c10:	4681      	mov	r9, r0
 8016c12:	468a      	mov	sl, r1
 8016c14:	ac04      	add	r4, sp, #16
 8016c16:	f8d8 5008 	ldr.w	r5, [r8, #8]
 8016c1a:	f895 3820 	ldrb.w	r3, [r5, #2080]	; 0x820
 8016c1e:	2b04      	cmp	r3, #4
 8016c20:	ed9f 8b2d 	vldr	d8, [pc, #180]	; 8016cd8 <rmw_uxrce_clean_expired_static_input_buffer+0xe0>
 8016c24:	ed9f ab2e 	vldr	d10, [pc, #184]	; 8016ce0 <rmw_uxrce_clean_expired_static_input_buffer+0xe8>
 8016c28:	ed9f 9b2f 	vldr	d9, [pc, #188]	; 8016ce8 <rmw_uxrce_clean_expired_static_input_buffer+0xf0>
 8016c2c:	d03f      	beq.n	8016cae <rmw_uxrce_clean_expired_static_input_buffer+0xb6>
 8016c2e:	2b05      	cmp	r3, #5
 8016c30:	d044      	beq.n	8016cbc <rmw_uxrce_clean_expired_static_input_buffer+0xc4>
 8016c32:	2b03      	cmp	r3, #3
 8016c34:	d03b      	beq.n	8016cae <rmw_uxrce_clean_expired_static_input_buffer+0xb6>
 8016c36:	ed8d 8b04 	vstr	d8, [sp, #16]
 8016c3a:	ed8d ab06 	vstr	d10, [sp, #24]
 8016c3e:	ab08      	add	r3, sp, #32
 8016c40:	ed8d 8b08 	vstr	d8, [sp, #32]
 8016c44:	ed8d 8b0a 	vstr	d8, [sp, #40]	; 0x28
 8016c48:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8016c4a:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 8016c4e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8016c52:	f006 fe45 	bl	801d8e0 <rmw_time_equal>
 8016c56:	b118      	cbz	r0, 8016c60 <rmw_uxrce_clean_expired_static_input_buffer+0x68>
 8016c58:	ed8d 9b04 	vstr	d9, [sp, #16]
 8016c5c:	ed8d 8b06 	vstr	d8, [sp, #24]
 8016c60:	f8d5 6818 	ldr.w	r6, [r5, #2072]	; 0x818
 8016c64:	f505 6502 	add.w	r5, r5, #2080	; 0x820
 8016c68:	f855 7c04 	ldr.w	r7, [r5, #-4]
 8016c6c:	f8d8 b004 	ldr.w	fp, [r8, #4]
 8016c70:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8016c74:	f006 fe8a 	bl	801d98c <rmw_time_total_nsec>
 8016c78:	1830      	adds	r0, r6, r0
 8016c7a:	eb47 0101 	adc.w	r1, r7, r1
 8016c7e:	4548      	cmp	r0, r9
 8016c80:	eb71 030a 	sbcs.w	r3, r1, sl
 8016c84:	db05      	blt.n	8016c92 <rmw_uxrce_clean_expired_static_input_buffer+0x9a>
 8016c86:	e955 2302 	ldrd	r2, r3, [r5, #-8]
 8016c8a:	4591      	cmp	r9, r2
 8016c8c:	eb7a 0303 	sbcs.w	r3, sl, r3
 8016c90:	da03      	bge.n	8016c9a <rmw_uxrce_clean_expired_static_input_buffer+0xa2>
 8016c92:	4641      	mov	r1, r8
 8016c94:	4816      	ldr	r0, [pc, #88]	; (8016cf0 <rmw_uxrce_clean_expired_static_input_buffer+0xf8>)
 8016c96:	f007 f81f 	bl	801dcd8 <put_memory>
 8016c9a:	f1bb 0f00 	cmp.w	fp, #0
 8016c9e:	d014      	beq.n	8016cca <rmw_uxrce_clean_expired_static_input_buffer+0xd2>
 8016ca0:	46d8      	mov	r8, fp
 8016ca2:	f8d8 5008 	ldr.w	r5, [r8, #8]
 8016ca6:	f895 3820 	ldrb.w	r3, [r5, #2080]	; 0x820
 8016caa:	2b04      	cmp	r3, #4
 8016cac:	d1bf      	bne.n	8016c2e <rmw_uxrce_clean_expired_static_input_buffer+0x36>
 8016cae:	f8d5 3814 	ldr.w	r3, [r5, #2068]	; 0x814
 8016cb2:	3340      	adds	r3, #64	; 0x40
 8016cb4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8016cb6:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8016cba:	e7c0      	b.n	8016c3e <rmw_uxrce_clean_expired_static_input_buffer+0x46>
 8016cbc:	f8d5 3814 	ldr.w	r3, [r5, #2068]	; 0x814
 8016cc0:	3348      	adds	r3, #72	; 0x48
 8016cc2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8016cc4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8016cc8:	e7b9      	b.n	8016c3e <rmw_uxrce_clean_expired_static_input_buffer+0x46>
 8016cca:	b00d      	add	sp, #52	; 0x34
 8016ccc:	ecbd 8b06 	vpop	{d8-d10}
 8016cd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016cd4:	f3af 8000 	nop.w
	...
 8016ce0:	00000001 	.word	0x00000001
 8016ce4:	00000000 	.word	0x00000000
 8016ce8:	0000001e 	.word	0x0000001e
 8016cec:	00000000 	.word	0x00000000
 8016cf0:	20016eac 	.word	0x20016eac

08016cf4 <run_xrce_session>:
 8016cf4:	b510      	push	{r4, lr}
 8016cf6:	788c      	ldrb	r4, [r1, #2]
 8016cf8:	b086      	sub	sp, #24
 8016cfa:	2c01      	cmp	r4, #1
 8016cfc:	f8ad 200e 	strh.w	r2, [sp, #14]
 8016d00:	d00c      	beq.n	8016d1c <run_xrce_session+0x28>
 8016d02:	2401      	movs	r4, #1
 8016d04:	4619      	mov	r1, r3
 8016d06:	f10d 020e 	add.w	r2, sp, #14
 8016d0a:	f10d 0317 	add.w	r3, sp, #23
 8016d0e:	9400      	str	r4, [sp, #0]
 8016d10:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8016d14:	f001 fd6c 	bl	80187f0 <uxr_run_session_until_all_status>
 8016d18:	b006      	add	sp, #24
 8016d1a:	bd10      	pop	{r4, pc}
 8016d1c:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 8016d20:	f001 f988 	bl	8018034 <uxr_flash_output_streams>
 8016d24:	4620      	mov	r0, r4
 8016d26:	b006      	add	sp, #24
 8016d28:	bd10      	pop	{r4, pc}
 8016d2a:	bf00      	nop

08016d2c <convert_qos_profile>:
 8016d2c:	7a4a      	ldrb	r2, [r1, #9]
 8016d2e:	f891 c008 	ldrb.w	ip, [r1, #8]
 8016d32:	2a02      	cmp	r2, #2
 8016d34:	bf18      	it	ne
 8016d36:	2200      	movne	r2, #0
 8016d38:	7002      	strb	r2, [r0, #0]
 8016d3a:	f1ac 0202 	sub.w	r2, ip, #2
 8016d3e:	fab2 f282 	clz	r2, r2
 8016d42:	0952      	lsrs	r2, r2, #5
 8016d44:	7042      	strb	r2, [r0, #1]
 8016d46:	780a      	ldrb	r2, [r1, #0]
 8016d48:	8889      	ldrh	r1, [r1, #4]
 8016d4a:	f1a2 0202 	sub.w	r2, r2, #2
 8016d4e:	8081      	strh	r1, [r0, #4]
 8016d50:	fab2 f282 	clz	r2, r2
 8016d54:	0952      	lsrs	r2, r2, #5
 8016d56:	7082      	strb	r2, [r0, #2]
 8016d58:	4770      	bx	lr
 8016d5a:	bf00      	nop

08016d5c <generate_service_topics>:
 8016d5c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016d5e:	461d      	mov	r5, r3
 8016d60:	b083      	sub	sp, #12
 8016d62:	4606      	mov	r6, r0
 8016d64:	4c11      	ldr	r4, [pc, #68]	; (8016dac <generate_service_topics+0x50>)
 8016d66:	4608      	mov	r0, r1
 8016d68:	4b11      	ldr	r3, [pc, #68]	; (8016db0 <generate_service_topics+0x54>)
 8016d6a:	4617      	mov	r7, r2
 8016d6c:	4629      	mov	r1, r5
 8016d6e:	4a11      	ldr	r2, [pc, #68]	; (8016db4 <generate_service_topics+0x58>)
 8016d70:	9401      	str	r4, [sp, #4]
 8016d72:	9600      	str	r6, [sp, #0]
 8016d74:	f009 fcfe 	bl	8020774 <sniprintf>
 8016d78:	4a0f      	ldr	r2, [pc, #60]	; (8016db8 <generate_service_topics+0x5c>)
 8016d7a:	4604      	mov	r4, r0
 8016d7c:	4b0f      	ldr	r3, [pc, #60]	; (8016dbc <generate_service_topics+0x60>)
 8016d7e:	9201      	str	r2, [sp, #4]
 8016d80:	4638      	mov	r0, r7
 8016d82:	4a0c      	ldr	r2, [pc, #48]	; (8016db4 <generate_service_topics+0x58>)
 8016d84:	4629      	mov	r1, r5
 8016d86:	9600      	str	r6, [sp, #0]
 8016d88:	f009 fcf4 	bl	8020774 <sniprintf>
 8016d8c:	2c00      	cmp	r4, #0
 8016d8e:	bfa8      	it	ge
 8016d90:	42a5      	cmpge	r5, r4
 8016d92:	bfcc      	ite	gt
 8016d94:	2401      	movgt	r4, #1
 8016d96:	2400      	movle	r4, #0
 8016d98:	dd05      	ble.n	8016da6 <generate_service_topics+0x4a>
 8016d9a:	2800      	cmp	r0, #0
 8016d9c:	bfa8      	it	ge
 8016d9e:	4285      	cmpge	r5, r0
 8016da0:	bfcc      	ite	gt
 8016da2:	2401      	movgt	r4, #1
 8016da4:	2400      	movle	r4, #0
 8016da6:	4620      	mov	r0, r4
 8016da8:	b003      	add	sp, #12
 8016daa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8016dac:	080251e0 	.word	0x080251e0
 8016db0:	080251dc 	.word	0x080251dc
 8016db4:	080251c0 	.word	0x080251c0
 8016db8:	080251d4 	.word	0x080251d4
 8016dbc:	080251d0 	.word	0x080251d0

08016dc0 <generate_service_types>:
 8016dc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016dc4:	4606      	mov	r6, r0
 8016dc6:	b087      	sub	sp, #28
 8016dc8:	461c      	mov	r4, r3
 8016dca:	6883      	ldr	r3, [r0, #8]
 8016dcc:	460d      	mov	r5, r1
 8016dce:	4617      	mov	r7, r2
 8016dd0:	4798      	blx	r3
 8016dd2:	68f3      	ldr	r3, [r6, #12]
 8016dd4:	4606      	mov	r6, r0
 8016dd6:	4798      	blx	r3
 8016dd8:	2300      	movs	r3, #0
 8016dda:	f8d0 b004 	ldr.w	fp, [r0, #4]
 8016dde:	6872      	ldr	r2, [r6, #4]
 8016de0:	702b      	strb	r3, [r5, #0]
 8016de2:	6813      	ldr	r3, [r2, #0]
 8016de4:	2b00      	cmp	r3, #0
 8016de6:	d03f      	beq.n	8016e68 <generate_service_types+0xa8>
 8016de8:	f8df 9090 	ldr.w	r9, [pc, #144]	; 8016e7c <generate_service_types+0xbc>
 8016dec:	4649      	mov	r1, r9
 8016dee:	f8df 8094 	ldr.w	r8, [pc, #148]	; 8016e84 <generate_service_types+0xc4>
 8016df2:	4628      	mov	r0, r5
 8016df4:	f8df a090 	ldr.w	sl, [pc, #144]	; 8016e88 <generate_service_types+0xc8>
 8016df8:	f8cd 8014 	str.w	r8, [sp, #20]
 8016dfc:	6852      	ldr	r2, [r2, #4]
 8016dfe:	9100      	str	r1, [sp, #0]
 8016e00:	4621      	mov	r1, r4
 8016e02:	f8cd 8008 	str.w	r8, [sp, #8]
 8016e06:	f8cd a004 	str.w	sl, [sp, #4]
 8016e0a:	e9cd 9203 	strd	r9, r2, [sp, #12]
 8016e0e:	4a1a      	ldr	r2, [pc, #104]	; (8016e78 <generate_service_types+0xb8>)
 8016e10:	f009 fcb0 	bl	8020774 <sniprintf>
 8016e14:	2300      	movs	r3, #0
 8016e16:	42a0      	cmp	r0, r4
 8016e18:	ea6f 0600 	mvn.w	r6, r0
 8016e1c:	703b      	strb	r3, [r7, #0]
 8016e1e:	f8db 3000 	ldr.w	r3, [fp]
 8016e22:	ea4f 76d6 	mov.w	r6, r6, lsr #31
 8016e26:	bfac      	ite	ge
 8016e28:	2500      	movge	r5, #0
 8016e2a:	2501      	movlt	r5, #1
 8016e2c:	b30b      	cbz	r3, 8016e72 <generate_service_types+0xb2>
 8016e2e:	4a13      	ldr	r2, [pc, #76]	; (8016e7c <generate_service_types+0xbc>)
 8016e30:	f8cd 8014 	str.w	r8, [sp, #20]
 8016e34:	402e      	ands	r6, r5
 8016e36:	f8db 1004 	ldr.w	r1, [fp, #4]
 8016e3a:	4638      	mov	r0, r7
 8016e3c:	9104      	str	r1, [sp, #16]
 8016e3e:	4621      	mov	r1, r4
 8016e40:	e9cd 2a00 	strd	r2, sl, [sp]
 8016e44:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8016e48:	4a0b      	ldr	r2, [pc, #44]	; (8016e78 <generate_service_types+0xb8>)
 8016e4a:	f009 fc93 	bl	8020774 <sniprintf>
 8016e4e:	2800      	cmp	r0, #0
 8016e50:	bfb4      	ite	lt
 8016e52:	2600      	movlt	r6, #0
 8016e54:	f006 0601 	andge.w	r6, r6, #1
 8016e58:	42a0      	cmp	r0, r4
 8016e5a:	bfac      	ite	ge
 8016e5c:	2000      	movge	r0, #0
 8016e5e:	f006 0001 	andlt.w	r0, r6, #1
 8016e62:	b007      	add	sp, #28
 8016e64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016e68:	4b05      	ldr	r3, [pc, #20]	; (8016e80 <generate_service_types+0xc0>)
 8016e6a:	f8df 9010 	ldr.w	r9, [pc, #16]	; 8016e7c <generate_service_types+0xbc>
 8016e6e:	4619      	mov	r1, r3
 8016e70:	e7bd      	b.n	8016dee <generate_service_types+0x2e>
 8016e72:	4b03      	ldr	r3, [pc, #12]	; (8016e80 <generate_service_types+0xc0>)
 8016e74:	461a      	mov	r2, r3
 8016e76:	e7db      	b.n	8016e30 <generate_service_types+0x70>
 8016e78:	080251b8 	.word	0x080251b8
 8016e7c:	080251b4 	.word	0x080251b4
 8016e80:	08025238 	.word	0x08025238
 8016e84:	080251c8 	.word	0x080251c8
 8016e88:	080251cc 	.word	0x080251cc

08016e8c <generate_type_name>:
 8016e8c:	2300      	movs	r3, #0
 8016e8e:	b530      	push	{r4, r5, lr}
 8016e90:	700b      	strb	r3, [r1, #0]
 8016e92:	b087      	sub	sp, #28
 8016e94:	6803      	ldr	r3, [r0, #0]
 8016e96:	4614      	mov	r4, r2
 8016e98:	b1bb      	cbz	r3, 8016eca <generate_type_name+0x3e>
 8016e9a:	4a0e      	ldr	r2, [pc, #56]	; (8016ed4 <generate_type_name+0x48>)
 8016e9c:	4615      	mov	r5, r2
 8016e9e:	9500      	str	r5, [sp, #0]
 8016ea0:	9203      	str	r2, [sp, #12]
 8016ea2:	4d0d      	ldr	r5, [pc, #52]	; (8016ed8 <generate_type_name+0x4c>)
 8016ea4:	6842      	ldr	r2, [r0, #4]
 8016ea6:	4608      	mov	r0, r1
 8016ea8:	490c      	ldr	r1, [pc, #48]	; (8016edc <generate_type_name+0x50>)
 8016eaa:	9204      	str	r2, [sp, #16]
 8016eac:	9105      	str	r1, [sp, #20]
 8016eae:	9102      	str	r1, [sp, #8]
 8016eb0:	4621      	mov	r1, r4
 8016eb2:	4a0b      	ldr	r2, [pc, #44]	; (8016ee0 <generate_type_name+0x54>)
 8016eb4:	9501      	str	r5, [sp, #4]
 8016eb6:	f009 fc5d 	bl	8020774 <sniprintf>
 8016eba:	2800      	cmp	r0, #0
 8016ebc:	bfa8      	it	ge
 8016ebe:	4284      	cmpge	r4, r0
 8016ec0:	bfcc      	ite	gt
 8016ec2:	2001      	movgt	r0, #1
 8016ec4:	2000      	movle	r0, #0
 8016ec6:	b007      	add	sp, #28
 8016ec8:	bd30      	pop	{r4, r5, pc}
 8016eca:	4b06      	ldr	r3, [pc, #24]	; (8016ee4 <generate_type_name+0x58>)
 8016ecc:	4a01      	ldr	r2, [pc, #4]	; (8016ed4 <generate_type_name+0x48>)
 8016ece:	461d      	mov	r5, r3
 8016ed0:	e7e5      	b.n	8016e9e <generate_type_name+0x12>
 8016ed2:	bf00      	nop
 8016ed4:	080251b4 	.word	0x080251b4
 8016ed8:	080251cc 	.word	0x080251cc
 8016edc:	080251c8 	.word	0x080251c8
 8016ee0:	080251b8 	.word	0x080251b8
 8016ee4:	08025238 	.word	0x08025238

08016ee8 <generate_topic_name>:
 8016ee8:	b530      	push	{r4, r5, lr}
 8016eea:	4614      	mov	r4, r2
 8016eec:	b083      	sub	sp, #12
 8016eee:	4605      	mov	r5, r0
 8016ef0:	4b07      	ldr	r3, [pc, #28]	; (8016f10 <generate_topic_name+0x28>)
 8016ef2:	4a08      	ldr	r2, [pc, #32]	; (8016f14 <generate_topic_name+0x2c>)
 8016ef4:	4608      	mov	r0, r1
 8016ef6:	9500      	str	r5, [sp, #0]
 8016ef8:	4621      	mov	r1, r4
 8016efa:	f009 fc3b 	bl	8020774 <sniprintf>
 8016efe:	2800      	cmp	r0, #0
 8016f00:	bfa8      	it	ge
 8016f02:	4284      	cmpge	r4, r0
 8016f04:	bfcc      	ite	gt
 8016f06:	2001      	movgt	r0, #1
 8016f08:	2000      	movle	r0, #0
 8016f0a:	b003      	add	sp, #12
 8016f0c:	bd30      	pop	{r4, r5, pc}
 8016f0e:	bf00      	nop
 8016f10:	080251e8 	.word	0x080251e8
 8016f14:	08024bb8 	.word	0x08024bb8

08016f18 <is_uxrce_rmw_identifier_valid>:
 8016f18:	b510      	push	{r4, lr}
 8016f1a:	4604      	mov	r4, r0
 8016f1c:	b140      	cbz	r0, 8016f30 <is_uxrce_rmw_identifier_valid+0x18>
 8016f1e:	f006 ff33 	bl	801dd88 <rmw_get_implementation_identifier>
 8016f22:	4601      	mov	r1, r0
 8016f24:	4620      	mov	r0, r4
 8016f26:	f7e9 f98b 	bl	8000240 <strcmp>
 8016f2a:	fab0 f080 	clz	r0, r0
 8016f2e:	0940      	lsrs	r0, r0, #5
 8016f30:	bd10      	pop	{r4, pc}
 8016f32:	bf00      	nop

08016f34 <get_message_typesupport_handle>:
 8016f34:	6883      	ldr	r3, [r0, #8]
 8016f36:	4718      	bx	r3

08016f38 <get_message_typesupport_handle_function>:
 8016f38:	b510      	push	{r4, lr}
 8016f3a:	4604      	mov	r4, r0
 8016f3c:	6800      	ldr	r0, [r0, #0]
 8016f3e:	f7e9 f97f 	bl	8000240 <strcmp>
 8016f42:	2800      	cmp	r0, #0
 8016f44:	bf0c      	ite	eq
 8016f46:	4620      	moveq	r0, r4
 8016f48:	2000      	movne	r0, #0
 8016f4a:	bd10      	pop	{r4, pc}

08016f4c <get_service_typesupport_handle>:
 8016f4c:	6883      	ldr	r3, [r0, #8]
 8016f4e:	4718      	bx	r3

08016f50 <get_service_typesupport_handle_function>:
 8016f50:	b510      	push	{r4, lr}
 8016f52:	4604      	mov	r4, r0
 8016f54:	6800      	ldr	r0, [r0, #0]
 8016f56:	f7e9 f973 	bl	8000240 <strcmp>
 8016f5a:	2800      	cmp	r0, #0
 8016f5c:	bf0c      	ite	eq
 8016f5e:	4620      	moveq	r0, r4
 8016f60:	2000      	movne	r0, #0
 8016f62:	bd10      	pop	{r4, pc}

08016f64 <rosidl_runtime_c__String__init>:
 8016f64:	b510      	push	{r4, lr}
 8016f66:	4604      	mov	r4, r0
 8016f68:	b086      	sub	sp, #24
 8016f6a:	b170      	cbz	r0, 8016f8a <rosidl_runtime_c__String__init+0x26>
 8016f6c:	a801      	add	r0, sp, #4
 8016f6e:	f7fd feef 	bl	8014d50 <rcutils_get_default_allocator>
 8016f72:	9b01      	ldr	r3, [sp, #4]
 8016f74:	9905      	ldr	r1, [sp, #20]
 8016f76:	2001      	movs	r0, #1
 8016f78:	4798      	blx	r3
 8016f7a:	6020      	str	r0, [r4, #0]
 8016f7c:	b128      	cbz	r0, 8016f8a <rosidl_runtime_c__String__init+0x26>
 8016f7e:	2100      	movs	r1, #0
 8016f80:	2201      	movs	r2, #1
 8016f82:	7001      	strb	r1, [r0, #0]
 8016f84:	4610      	mov	r0, r2
 8016f86:	e9c4 1201 	strd	r1, r2, [r4, #4]
 8016f8a:	b006      	add	sp, #24
 8016f8c:	bd10      	pop	{r4, pc}
 8016f8e:	bf00      	nop

08016f90 <rosidl_runtime_c__String__fini>:
 8016f90:	b320      	cbz	r0, 8016fdc <rosidl_runtime_c__String__fini+0x4c>
 8016f92:	6803      	ldr	r3, [r0, #0]
 8016f94:	b510      	push	{r4, lr}
 8016f96:	4604      	mov	r4, r0
 8016f98:	b086      	sub	sp, #24
 8016f9a:	b173      	cbz	r3, 8016fba <rosidl_runtime_c__String__fini+0x2a>
 8016f9c:	6883      	ldr	r3, [r0, #8]
 8016f9e:	b1f3      	cbz	r3, 8016fde <rosidl_runtime_c__String__fini+0x4e>
 8016fa0:	a801      	add	r0, sp, #4
 8016fa2:	f7fd fed5 	bl	8014d50 <rcutils_get_default_allocator>
 8016fa6:	9b02      	ldr	r3, [sp, #8]
 8016fa8:	9905      	ldr	r1, [sp, #20]
 8016faa:	6820      	ldr	r0, [r4, #0]
 8016fac:	4798      	blx	r3
 8016fae:	2300      	movs	r3, #0
 8016fb0:	e9c4 3300 	strd	r3, r3, [r4]
 8016fb4:	60a3      	str	r3, [r4, #8]
 8016fb6:	b006      	add	sp, #24
 8016fb8:	bd10      	pop	{r4, pc}
 8016fba:	6843      	ldr	r3, [r0, #4]
 8016fbc:	b9db      	cbnz	r3, 8016ff6 <rosidl_runtime_c__String__fini+0x66>
 8016fbe:	6883      	ldr	r3, [r0, #8]
 8016fc0:	2b00      	cmp	r3, #0
 8016fc2:	d0f8      	beq.n	8016fb6 <rosidl_runtime_c__String__fini+0x26>
 8016fc4:	4b12      	ldr	r3, [pc, #72]	; (8017010 <rosidl_runtime_c__String__fini+0x80>)
 8016fc6:	2251      	movs	r2, #81	; 0x51
 8016fc8:	2101      	movs	r1, #1
 8016fca:	4812      	ldr	r0, [pc, #72]	; (8017014 <rosidl_runtime_c__String__fini+0x84>)
 8016fcc:	681b      	ldr	r3, [r3, #0]
 8016fce:	68db      	ldr	r3, [r3, #12]
 8016fd0:	f009 faa6 	bl	8020520 <fwrite>
 8016fd4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8016fd8:	f008 f91e 	bl	801f218 <exit>
 8016fdc:	4770      	bx	lr
 8016fde:	4b0c      	ldr	r3, [pc, #48]	; (8017010 <rosidl_runtime_c__String__fini+0x80>)
 8016fe0:	224c      	movs	r2, #76	; 0x4c
 8016fe2:	2101      	movs	r1, #1
 8016fe4:	480c      	ldr	r0, [pc, #48]	; (8017018 <rosidl_runtime_c__String__fini+0x88>)
 8016fe6:	681b      	ldr	r3, [r3, #0]
 8016fe8:	68db      	ldr	r3, [r3, #12]
 8016fea:	f009 fa99 	bl	8020520 <fwrite>
 8016fee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8016ff2:	f008 f911 	bl	801f218 <exit>
 8016ff6:	4b06      	ldr	r3, [pc, #24]	; (8017010 <rosidl_runtime_c__String__fini+0x80>)
 8016ff8:	224e      	movs	r2, #78	; 0x4e
 8016ffa:	2101      	movs	r1, #1
 8016ffc:	4807      	ldr	r0, [pc, #28]	; (801701c <rosidl_runtime_c__String__fini+0x8c>)
 8016ffe:	681b      	ldr	r3, [r3, #0]
 8017000:	68db      	ldr	r3, [r3, #12]
 8017002:	f009 fa8d 	bl	8020520 <fwrite>
 8017006:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801700a:	f008 f905 	bl	801f218 <exit>
 801700e:	bf00      	nop
 8017010:	200009a0 	.word	0x200009a0
 8017014:	0802528c 	.word	0x0802528c
 8017018:	080251ec 	.word	0x080251ec
 801701c:	0802523c 	.word	0x0802523c

08017020 <rosidl_runtime_c__String__assignn>:
 8017020:	2900      	cmp	r1, #0
 8017022:	bf18      	it	ne
 8017024:	f1b2 3fff 	cmpne.w	r2, #4294967295	; 0xffffffff
 8017028:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801702c:	bf0c      	ite	eq
 801702e:	2401      	moveq	r4, #1
 8017030:	2400      	movne	r4, #0
 8017032:	b087      	sub	sp, #28
 8017034:	2800      	cmp	r0, #0
 8017036:	bf08      	it	eq
 8017038:	f044 0401 	orreq.w	r4, r4, #1
 801703c:	b124      	cbz	r4, 8017048 <rosidl_runtime_c__String__assignn+0x28>
 801703e:	2400      	movs	r4, #0
 8017040:	4620      	mov	r0, r4
 8017042:	b007      	add	sp, #28
 8017044:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017048:	4616      	mov	r6, r2
 801704a:	4605      	mov	r5, r0
 801704c:	a801      	add	r0, sp, #4
 801704e:	460f      	mov	r7, r1
 8017050:	f106 0901 	add.w	r9, r6, #1
 8017054:	f7fd fe7c 	bl	8014d50 <rcutils_get_default_allocator>
 8017058:	9b03      	ldr	r3, [sp, #12]
 801705a:	9a05      	ldr	r2, [sp, #20]
 801705c:	4649      	mov	r1, r9
 801705e:	6828      	ldr	r0, [r5, #0]
 8017060:	4798      	blx	r3
 8017062:	4680      	mov	r8, r0
 8017064:	2800      	cmp	r0, #0
 8017066:	d0eb      	beq.n	8017040 <rosidl_runtime_c__String__assignn+0x20>
 8017068:	4639      	mov	r1, r7
 801706a:	4632      	mov	r2, r6
 801706c:	f009 fddf 	bl	8020c2e <memcpy>
 8017070:	f808 4006 	strb.w	r4, [r8, r6]
 8017074:	2401      	movs	r4, #1
 8017076:	f8c5 9008 	str.w	r9, [r5, #8]
 801707a:	4620      	mov	r0, r4
 801707c:	e9c5 8600 	strd	r8, r6, [r5]
 8017080:	b007      	add	sp, #28
 8017082:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017086:	bf00      	nop

08017088 <rosidl_typesupport_c__get_message_typesupport_handle_function>:
 8017088:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801708c:	6805      	ldr	r5, [r0, #0]
 801708e:	4604      	mov	r4, r0
 8017090:	460e      	mov	r6, r1
 8017092:	4628      	mov	r0, r5
 8017094:	f7e9 f8d4 	bl	8000240 <strcmp>
 8017098:	b1c8      	cbz	r0, 80170ce <rosidl_typesupport_c__get_message_typesupport_handle_function+0x46>
 801709a:	4b11      	ldr	r3, [pc, #68]	; (80170e0 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x58>)
 801709c:	681b      	ldr	r3, [r3, #0]
 801709e:	429d      	cmp	r5, r3
 80170a0:	d112      	bne.n	80170c8 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 80170a2:	f8d4 8004 	ldr.w	r8, [r4, #4]
 80170a6:	f8d8 4000 	ldr.w	r4, [r8]
 80170aa:	b16c      	cbz	r4, 80170c8 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x40>
 80170ac:	f8d8 5008 	ldr.w	r5, [r8, #8]
 80170b0:	2700      	movs	r7, #0
 80170b2:	3d04      	subs	r5, #4
 80170b4:	4631      	mov	r1, r6
 80170b6:	f855 0f04 	ldr.w	r0, [r5, #4]!
 80170ba:	f7e9 f8c1 	bl	8000240 <strcmp>
 80170be:	00bb      	lsls	r3, r7, #2
 80170c0:	b140      	cbz	r0, 80170d4 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x4c>
 80170c2:	3701      	adds	r7, #1
 80170c4:	42bc      	cmp	r4, r7
 80170c6:	d1f5      	bne.n	80170b4 <rosidl_typesupport_c__get_message_typesupport_handle_function+0x2c>
 80170c8:	2000      	movs	r0, #0
 80170ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80170ce:	4620      	mov	r0, r4
 80170d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80170d4:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80170d8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80170dc:	58d3      	ldr	r3, [r2, r3]
 80170de:	4718      	bx	r3
 80170e0:	200008bc 	.word	0x200008bc

080170e4 <rosidl_typesupport_c__get_service_typesupport_handle_function>:
 80170e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80170e8:	6805      	ldr	r5, [r0, #0]
 80170ea:	4604      	mov	r4, r0
 80170ec:	460e      	mov	r6, r1
 80170ee:	4628      	mov	r0, r5
 80170f0:	f7e9 f8a6 	bl	8000240 <strcmp>
 80170f4:	b1c8      	cbz	r0, 801712a <rosidl_typesupport_c__get_service_typesupport_handle_function+0x46>
 80170f6:	4b11      	ldr	r3, [pc, #68]	; (801713c <rosidl_typesupport_c__get_service_typesupport_handle_function+0x58>)
 80170f8:	681b      	ldr	r3, [r3, #0]
 80170fa:	429d      	cmp	r5, r3
 80170fc:	d112      	bne.n	8017124 <rosidl_typesupport_c__get_service_typesupport_handle_function+0x40>
 80170fe:	f8d4 8004 	ldr.w	r8, [r4, #4]
 8017102:	f8d8 4000 	ldr.w	r4, [r8]
 8017106:	b16c      	cbz	r4, 8017124 <rosidl_typesupport_c__get_service_typesupport_handle_function+0x40>
 8017108:	f8d8 5008 	ldr.w	r5, [r8, #8]
 801710c:	2700      	movs	r7, #0
 801710e:	3d04      	subs	r5, #4
 8017110:	4631      	mov	r1, r6
 8017112:	f855 0f04 	ldr.w	r0, [r5, #4]!
 8017116:	f7e9 f893 	bl	8000240 <strcmp>
 801711a:	00bb      	lsls	r3, r7, #2
 801711c:	b140      	cbz	r0, 8017130 <rosidl_typesupport_c__get_service_typesupport_handle_function+0x4c>
 801711e:	3701      	adds	r7, #1
 8017120:	42bc      	cmp	r4, r7
 8017122:	d1f5      	bne.n	8017110 <rosidl_typesupport_c__get_service_typesupport_handle_function+0x2c>
 8017124:	2000      	movs	r0, #0
 8017126:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801712a:	4620      	mov	r0, r4
 801712c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017130:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8017134:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017138:	58d3      	ldr	r3, [r2, r3]
 801713a:	4718      	bx	r3
 801713c:	200008bc 	.word	0x200008bc

08017140 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String>:
 8017140:	4b04      	ldr	r3, [pc, #16]	; (8017154 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String+0x14>)
 8017142:	681a      	ldr	r2, [r3, #0]
 8017144:	b10a      	cbz	r2, 801714a <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String+0xa>
 8017146:	4803      	ldr	r0, [pc, #12]	; (8017154 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String+0x14>)
 8017148:	4770      	bx	lr
 801714a:	4a03      	ldr	r2, [pc, #12]	; (8017158 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String+0x18>)
 801714c:	4801      	ldr	r0, [pc, #4]	; (8017154 <rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String+0x14>)
 801714e:	6812      	ldr	r2, [r2, #0]
 8017150:	601a      	str	r2, [r3, #0]
 8017152:	4770      	bx	lr
 8017154:	200008cc 	.word	0x200008cc
 8017158:	200008bc 	.word	0x200008bc

0801715c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String>:
 801715c:	4a02      	ldr	r2, [pc, #8]	; (8017168 <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String+0xc>)
 801715e:	4b03      	ldr	r3, [pc, #12]	; (801716c <_GLOBAL__sub_I_rosidl_typesupport_c__get_message_type_support_handle__std_msgs__msg__String+0x10>)
 8017160:	6812      	ldr	r2, [r2, #0]
 8017162:	601a      	str	r2, [r3, #0]
 8017164:	4770      	bx	lr
 8017166:	bf00      	nop
 8017168:	200008bc 	.word	0x200008bc
 801716c:	200008cc 	.word	0x200008cc

08017170 <std_msgs__msg__String__rosidl_typesupport_introspection_c__String_init_function>:
 8017170:	f007 b83c 	b.w	801e1ec <std_msgs__msg__String__init>

08017174 <std_msgs__msg__String__rosidl_typesupport_introspection_c__String_fini_function>:
 8017174:	f007 b84c 	b.w	801e210 <std_msgs__msg__String__fini>

08017178 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__String>:
 8017178:	4b04      	ldr	r3, [pc, #16]	; (801718c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__String+0x14>)
 801717a:	681a      	ldr	r2, [r3, #0]
 801717c:	b10a      	cbz	r2, 8017182 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__String+0xa>
 801717e:	4803      	ldr	r0, [pc, #12]	; (801718c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__String+0x14>)
 8017180:	4770      	bx	lr
 8017182:	4a03      	ldr	r2, [pc, #12]	; (8017190 <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__String+0x18>)
 8017184:	4801      	ldr	r0, [pc, #4]	; (801718c <rosidl_typesupport_introspection_c__get_message_type_support_handle__std_msgs__msg__String+0x14>)
 8017186:	6812      	ldr	r2, [r2, #0]
 8017188:	601a      	str	r2, [r3, #0]
 801718a:	4770      	bx	lr
 801718c:	20000914 	.word	0x20000914
 8017190:	200008c0 	.word	0x200008c0

08017194 <_String__max_serialized_size>:
 8017194:	2000      	movs	r0, #0
 8017196:	4770      	bx	lr

08017198 <_String__cdr_serialize>:
 8017198:	b1c8      	cbz	r0, 80171ce <_String__cdr_serialize+0x36>
 801719a:	b570      	push	{r4, r5, r6, lr}
 801719c:	6806      	ldr	r6, [r0, #0]
 801719e:	4604      	mov	r4, r0
 80171a0:	460d      	mov	r5, r1
 80171a2:	b15e      	cbz	r6, 80171bc <_String__cdr_serialize+0x24>
 80171a4:	4630      	mov	r0, r6
 80171a6:	f7e9 f8ab 	bl	8000300 <strlen>
 80171aa:	4603      	mov	r3, r0
 80171ac:	1c42      	adds	r2, r0, #1
 80171ae:	4631      	mov	r1, r6
 80171b0:	4628      	mov	r0, r5
 80171b2:	6063      	str	r3, [r4, #4]
 80171b4:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80171b8:	f7fb bf76 	b.w	80130a8 <ucdr_serialize_sequence_char>
 80171bc:	4633      	mov	r3, r6
 80171be:	4632      	mov	r2, r6
 80171c0:	4631      	mov	r1, r6
 80171c2:	4628      	mov	r0, r5
 80171c4:	6063      	str	r3, [r4, #4]
 80171c6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80171ca:	f7fb bf6d 	b.w	80130a8 <ucdr_serialize_sequence_char>
 80171ce:	4770      	bx	lr

080171d0 <get_serialized_size_std_msgs__msg__String>:
 80171d0:	b510      	push	{r4, lr}
 80171d2:	4604      	mov	r4, r0
 80171d4:	b130      	cbz	r0, 80171e4 <get_serialized_size_std_msgs__msg__String+0x14>
 80171d6:	4608      	mov	r0, r1
 80171d8:	2104      	movs	r1, #4
 80171da:	f7fb fef5 	bl	8012fc8 <ucdr_alignment>
 80171de:	6863      	ldr	r3, [r4, #4]
 80171e0:	3305      	adds	r3, #5
 80171e2:	4418      	add	r0, r3
 80171e4:	bd10      	pop	{r4, pc}
 80171e6:	bf00      	nop

080171e8 <_String__cdr_deserialize>:
 80171e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80171ea:	460c      	mov	r4, r1
 80171ec:	b083      	sub	sp, #12
 80171ee:	b1a1      	cbz	r1, 801721a <_String__cdr_deserialize+0x32>
 80171f0:	688f      	ldr	r7, [r1, #8]
 80171f2:	ab01      	add	r3, sp, #4
 80171f4:	6809      	ldr	r1, [r1, #0]
 80171f6:	4606      	mov	r6, r0
 80171f8:	463a      	mov	r2, r7
 80171fa:	f7fb ff67 	bl	80130cc <ucdr_deserialize_sequence_char>
 80171fe:	9b01      	ldr	r3, [sp, #4]
 8017200:	4605      	mov	r5, r0
 8017202:	b920      	cbnz	r0, 801720e <_String__cdr_deserialize+0x26>
 8017204:	429f      	cmp	r7, r3
 8017206:	d30c      	bcc.n	8017222 <_String__cdr_deserialize+0x3a>
 8017208:	4628      	mov	r0, r5
 801720a:	b003      	add	sp, #12
 801720c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801720e:	b103      	cbz	r3, 8017212 <_String__cdr_deserialize+0x2a>
 8017210:	3b01      	subs	r3, #1
 8017212:	4628      	mov	r0, r5
 8017214:	6063      	str	r3, [r4, #4]
 8017216:	b003      	add	sp, #12
 8017218:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801721a:	460d      	mov	r5, r1
 801721c:	4628      	mov	r0, r5
 801721e:	b003      	add	sp, #12
 8017220:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017222:	2101      	movs	r1, #1
 8017224:	4630      	mov	r0, r6
 8017226:	75b5      	strb	r5, [r6, #22]
 8017228:	7571      	strb	r1, [r6, #21]
 801722a:	6065      	str	r5, [r4, #4]
 801722c:	f7fb fee4 	bl	8012ff8 <ucdr_align_to>
 8017230:	4630      	mov	r0, r6
 8017232:	9901      	ldr	r1, [sp, #4]
 8017234:	f7fb ff18 	bl	8013068 <ucdr_advance_buffer>
 8017238:	4628      	mov	r0, r5
 801723a:	b003      	add	sp, #12
 801723c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801723e:	bf00      	nop

08017240 <_String__get_serialized_size>:
 8017240:	b510      	push	{r4, lr}
 8017242:	4604      	mov	r4, r0
 8017244:	b130      	cbz	r0, 8017254 <_String__get_serialized_size+0x14>
 8017246:	2104      	movs	r1, #4
 8017248:	2000      	movs	r0, #0
 801724a:	f7fb febd 	bl	8012fc8 <ucdr_alignment>
 801724e:	6863      	ldr	r3, [r4, #4]
 8017250:	3305      	adds	r3, #5
 8017252:	4418      	add	r0, r3
 8017254:	bd10      	pop	{r4, pc}
 8017256:	bf00      	nop

08017258 <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__String>:
 8017258:	4800      	ldr	r0, [pc, #0]	; (801725c <rosidl_typesupport_microxrcedds_c__get_message_type_support_handle__std_msgs__msg__String+0x4>)
 801725a:	4770      	bx	lr
 801725c:	20000920 	.word	0x20000920

08017260 <custom_test_msgs__srv__AddThreeInts_Request__init>:
 8017260:	3800      	subs	r0, #0
 8017262:	bf18      	it	ne
 8017264:	2001      	movne	r0, #1
 8017266:	4770      	bx	lr

08017268 <custom_test_msgs__srv__AddThreeInts_Request__fini>:
 8017268:	4770      	bx	lr
 801726a:	bf00      	nop

0801726c <custom_test_msgs__srv__AddThreeInts_Response__init>:
 801726c:	3800      	subs	r0, #0
 801726e:	bf18      	it	ne
 8017270:	2001      	movne	r0, #1
 8017272:	4770      	bx	lr

08017274 <custom_test_msgs__srv__AddThreeInts_Response__fini>:
 8017274:	4770      	bx	lr
 8017276:	bf00      	nop

08017278 <drive_msgs__msg__Omni__init>:
 8017278:	b538      	push	{r3, r4, r5, lr}
 801727a:	4604      	mov	r4, r0
 801727c:	b128      	cbz	r0, 801728a <drive_msgs__msg__Omni__init+0x12>
 801727e:	f7ff fe71 	bl	8016f64 <rosidl_runtime_c__String__init>
 8017282:	4605      	mov	r5, r0
 8017284:	b120      	cbz	r0, 8017290 <drive_msgs__msg__Omni__init+0x18>
 8017286:	4628      	mov	r0, r5
 8017288:	bd38      	pop	{r3, r4, r5, pc}
 801728a:	4605      	mov	r5, r0
 801728c:	4628      	mov	r0, r5
 801728e:	bd38      	pop	{r3, r4, r5, pc}
 8017290:	4620      	mov	r0, r4
 8017292:	f7ff fe7d 	bl	8016f90 <rosidl_runtime_c__String__fini>
 8017296:	4628      	mov	r0, r5
 8017298:	bd38      	pop	{r3, r4, r5, pc}
 801729a:	bf00      	nop

0801729c <drive_msgs__msg__Omni__fini>:
 801729c:	b108      	cbz	r0, 80172a2 <drive_msgs__msg__Omni__fini+0x6>
 801729e:	f7ff be77 	b.w	8016f90 <rosidl_runtime_c__String__fini>
 80172a2:	4770      	bx	lr

080172a4 <drive_msgs__msg__OmniEnc__init>:
 80172a4:	b538      	push	{r3, r4, r5, lr}
 80172a6:	4604      	mov	r4, r0
 80172a8:	b128      	cbz	r0, 80172b6 <drive_msgs__msg__OmniEnc__init+0x12>
 80172aa:	f7ff fe5b 	bl	8016f64 <rosidl_runtime_c__String__init>
 80172ae:	4605      	mov	r5, r0
 80172b0:	b120      	cbz	r0, 80172bc <drive_msgs__msg__OmniEnc__init+0x18>
 80172b2:	4628      	mov	r0, r5
 80172b4:	bd38      	pop	{r3, r4, r5, pc}
 80172b6:	4605      	mov	r5, r0
 80172b8:	4628      	mov	r0, r5
 80172ba:	bd38      	pop	{r3, r4, r5, pc}
 80172bc:	4620      	mov	r0, r4
 80172be:	f7ff fe67 	bl	8016f90 <rosidl_runtime_c__String__fini>
 80172c2:	4628      	mov	r0, r5
 80172c4:	bd38      	pop	{r3, r4, r5, pc}
 80172c6:	bf00      	nop

080172c8 <drive_msgs__msg__OmniEnc__fini>:
 80172c8:	b108      	cbz	r0, 80172ce <drive_msgs__msg__OmniEnc__fini+0x6>
 80172ca:	f7ff be61 	b.w	8016f90 <rosidl_runtime_c__String__fini>
 80172ce:	4770      	bx	lr

080172d0 <manip_msgs__msg__Cmd__init>:
 80172d0:	3800      	subs	r0, #0
 80172d2:	bf18      	it	ne
 80172d4:	2001      	movne	r0, #1
 80172d6:	4770      	bx	lr

080172d8 <manip_msgs__msg__Cmd__fini>:
 80172d8:	4770      	bx	lr
 80172da:	bf00      	nop

080172dc <ucdr_serialize_endian_array_char>:
 80172dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80172e0:	4619      	mov	r1, r3
 80172e2:	461f      	mov	r7, r3
 80172e4:	4605      	mov	r5, r0
 80172e6:	4690      	mov	r8, r2
 80172e8:	f7fb fe16 	bl	8012f18 <ucdr_check_buffer_available_for>
 80172ec:	b9e0      	cbnz	r0, 8017328 <ucdr_serialize_endian_array_char+0x4c>
 80172ee:	463e      	mov	r6, r7
 80172f0:	e00b      	b.n	801730a <ucdr_serialize_endian_array_char+0x2e>
 80172f2:	4441      	add	r1, r8
 80172f4:	68a8      	ldr	r0, [r5, #8]
 80172f6:	4622      	mov	r2, r4
 80172f8:	1b36      	subs	r6, r6, r4
 80172fa:	f009 fc98 	bl	8020c2e <memcpy>
 80172fe:	68ab      	ldr	r3, [r5, #8]
 8017300:	6928      	ldr	r0, [r5, #16]
 8017302:	4423      	add	r3, r4
 8017304:	4420      	add	r0, r4
 8017306:	60ab      	str	r3, [r5, #8]
 8017308:	6128      	str	r0, [r5, #16]
 801730a:	4631      	mov	r1, r6
 801730c:	2201      	movs	r2, #1
 801730e:	4628      	mov	r0, r5
 8017310:	f7fb fe8c 	bl	801302c <ucdr_check_final_buffer_behavior_array>
 8017314:	1bb9      	subs	r1, r7, r6
 8017316:	4604      	mov	r4, r0
 8017318:	2800      	cmp	r0, #0
 801731a:	d1ea      	bne.n	80172f2 <ucdr_serialize_endian_array_char+0x16>
 801731c:	2301      	movs	r3, #1
 801731e:	7da8      	ldrb	r0, [r5, #22]
 8017320:	756b      	strb	r3, [r5, #21]
 8017322:	4058      	eors	r0, r3
 8017324:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017328:	463a      	mov	r2, r7
 801732a:	4641      	mov	r1, r8
 801732c:	68a8      	ldr	r0, [r5, #8]
 801732e:	f009 fc7e 	bl	8020c2e <memcpy>
 8017332:	68aa      	ldr	r2, [r5, #8]
 8017334:	692b      	ldr	r3, [r5, #16]
 8017336:	443a      	add	r2, r7
 8017338:	443b      	add	r3, r7
 801733a:	60aa      	str	r2, [r5, #8]
 801733c:	612b      	str	r3, [r5, #16]
 801733e:	e7ed      	b.n	801731c <ucdr_serialize_endian_array_char+0x40>

08017340 <ucdr_deserialize_endian_array_char>:
 8017340:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017344:	4619      	mov	r1, r3
 8017346:	461f      	mov	r7, r3
 8017348:	4605      	mov	r5, r0
 801734a:	4690      	mov	r8, r2
 801734c:	f7fb fde4 	bl	8012f18 <ucdr_check_buffer_available_for>
 8017350:	b9e8      	cbnz	r0, 801738e <ucdr_deserialize_endian_array_char+0x4e>
 8017352:	463e      	mov	r6, r7
 8017354:	e00c      	b.n	8017370 <ucdr_deserialize_endian_array_char+0x30>
 8017356:	eb08 0003 	add.w	r0, r8, r3
 801735a:	68a9      	ldr	r1, [r5, #8]
 801735c:	4622      	mov	r2, r4
 801735e:	1b36      	subs	r6, r6, r4
 8017360:	f009 fc65 	bl	8020c2e <memcpy>
 8017364:	68ab      	ldr	r3, [r5, #8]
 8017366:	6928      	ldr	r0, [r5, #16]
 8017368:	4423      	add	r3, r4
 801736a:	4420      	add	r0, r4
 801736c:	60ab      	str	r3, [r5, #8]
 801736e:	6128      	str	r0, [r5, #16]
 8017370:	4631      	mov	r1, r6
 8017372:	2201      	movs	r2, #1
 8017374:	4628      	mov	r0, r5
 8017376:	f7fb fe59 	bl	801302c <ucdr_check_final_buffer_behavior_array>
 801737a:	1bbb      	subs	r3, r7, r6
 801737c:	4604      	mov	r4, r0
 801737e:	2800      	cmp	r0, #0
 8017380:	d1e9      	bne.n	8017356 <ucdr_deserialize_endian_array_char+0x16>
 8017382:	2301      	movs	r3, #1
 8017384:	7da8      	ldrb	r0, [r5, #22]
 8017386:	756b      	strb	r3, [r5, #21]
 8017388:	4058      	eors	r0, r3
 801738a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801738e:	463a      	mov	r2, r7
 8017390:	68a9      	ldr	r1, [r5, #8]
 8017392:	4640      	mov	r0, r8
 8017394:	f009 fc4b 	bl	8020c2e <memcpy>
 8017398:	68aa      	ldr	r2, [r5, #8]
 801739a:	692b      	ldr	r3, [r5, #16]
 801739c:	443a      	add	r2, r7
 801739e:	443b      	add	r3, r7
 80173a0:	60aa      	str	r2, [r5, #8]
 80173a2:	612b      	str	r3, [r5, #16]
 80173a4:	e7ed      	b.n	8017382 <ucdr_deserialize_endian_array_char+0x42>
 80173a6:	bf00      	nop

080173a8 <ucdr_serialize_array_uint8_t>:
 80173a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80173ac:	4688      	mov	r8, r1
 80173ae:	4611      	mov	r1, r2
 80173b0:	4617      	mov	r7, r2
 80173b2:	4605      	mov	r5, r0
 80173b4:	f7fb fdb0 	bl	8012f18 <ucdr_check_buffer_available_for>
 80173b8:	b9e0      	cbnz	r0, 80173f4 <ucdr_serialize_array_uint8_t+0x4c>
 80173ba:	463e      	mov	r6, r7
 80173bc:	e00b      	b.n	80173d6 <ucdr_serialize_array_uint8_t+0x2e>
 80173be:	4441      	add	r1, r8
 80173c0:	68a8      	ldr	r0, [r5, #8]
 80173c2:	4622      	mov	r2, r4
 80173c4:	1b36      	subs	r6, r6, r4
 80173c6:	f009 fc32 	bl	8020c2e <memcpy>
 80173ca:	68ab      	ldr	r3, [r5, #8]
 80173cc:	6928      	ldr	r0, [r5, #16]
 80173ce:	4423      	add	r3, r4
 80173d0:	4420      	add	r0, r4
 80173d2:	60ab      	str	r3, [r5, #8]
 80173d4:	6128      	str	r0, [r5, #16]
 80173d6:	4631      	mov	r1, r6
 80173d8:	2201      	movs	r2, #1
 80173da:	4628      	mov	r0, r5
 80173dc:	f7fb fe26 	bl	801302c <ucdr_check_final_buffer_behavior_array>
 80173e0:	1bb9      	subs	r1, r7, r6
 80173e2:	4604      	mov	r4, r0
 80173e4:	2800      	cmp	r0, #0
 80173e6:	d1ea      	bne.n	80173be <ucdr_serialize_array_uint8_t+0x16>
 80173e8:	2301      	movs	r3, #1
 80173ea:	7da8      	ldrb	r0, [r5, #22]
 80173ec:	756b      	strb	r3, [r5, #21]
 80173ee:	4058      	eors	r0, r3
 80173f0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80173f4:	463a      	mov	r2, r7
 80173f6:	4641      	mov	r1, r8
 80173f8:	68a8      	ldr	r0, [r5, #8]
 80173fa:	f009 fc18 	bl	8020c2e <memcpy>
 80173fe:	68aa      	ldr	r2, [r5, #8]
 8017400:	692b      	ldr	r3, [r5, #16]
 8017402:	443a      	add	r2, r7
 8017404:	443b      	add	r3, r7
 8017406:	60aa      	str	r2, [r5, #8]
 8017408:	612b      	str	r3, [r5, #16]
 801740a:	e7ed      	b.n	80173e8 <ucdr_serialize_array_uint8_t+0x40>

0801740c <ucdr_serialize_endian_array_uint8_t>:
 801740c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017410:	4619      	mov	r1, r3
 8017412:	461f      	mov	r7, r3
 8017414:	4605      	mov	r5, r0
 8017416:	4690      	mov	r8, r2
 8017418:	f7fb fd7e 	bl	8012f18 <ucdr_check_buffer_available_for>
 801741c:	b9e0      	cbnz	r0, 8017458 <ucdr_serialize_endian_array_uint8_t+0x4c>
 801741e:	463e      	mov	r6, r7
 8017420:	e00b      	b.n	801743a <ucdr_serialize_endian_array_uint8_t+0x2e>
 8017422:	4441      	add	r1, r8
 8017424:	68a8      	ldr	r0, [r5, #8]
 8017426:	4622      	mov	r2, r4
 8017428:	1b36      	subs	r6, r6, r4
 801742a:	f009 fc00 	bl	8020c2e <memcpy>
 801742e:	68ab      	ldr	r3, [r5, #8]
 8017430:	6928      	ldr	r0, [r5, #16]
 8017432:	4423      	add	r3, r4
 8017434:	4420      	add	r0, r4
 8017436:	60ab      	str	r3, [r5, #8]
 8017438:	6128      	str	r0, [r5, #16]
 801743a:	4631      	mov	r1, r6
 801743c:	2201      	movs	r2, #1
 801743e:	4628      	mov	r0, r5
 8017440:	f7fb fdf4 	bl	801302c <ucdr_check_final_buffer_behavior_array>
 8017444:	1bb9      	subs	r1, r7, r6
 8017446:	4604      	mov	r4, r0
 8017448:	2800      	cmp	r0, #0
 801744a:	d1ea      	bne.n	8017422 <ucdr_serialize_endian_array_uint8_t+0x16>
 801744c:	2301      	movs	r3, #1
 801744e:	7da8      	ldrb	r0, [r5, #22]
 8017450:	756b      	strb	r3, [r5, #21]
 8017452:	4058      	eors	r0, r3
 8017454:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017458:	463a      	mov	r2, r7
 801745a:	4641      	mov	r1, r8
 801745c:	68a8      	ldr	r0, [r5, #8]
 801745e:	f009 fbe6 	bl	8020c2e <memcpy>
 8017462:	68aa      	ldr	r2, [r5, #8]
 8017464:	692b      	ldr	r3, [r5, #16]
 8017466:	443a      	add	r2, r7
 8017468:	443b      	add	r3, r7
 801746a:	60aa      	str	r2, [r5, #8]
 801746c:	612b      	str	r3, [r5, #16]
 801746e:	e7ed      	b.n	801744c <ucdr_serialize_endian_array_uint8_t+0x40>

08017470 <ucdr_deserialize_array_uint8_t>:
 8017470:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017474:	4688      	mov	r8, r1
 8017476:	4611      	mov	r1, r2
 8017478:	4617      	mov	r7, r2
 801747a:	4605      	mov	r5, r0
 801747c:	f7fb fd4c 	bl	8012f18 <ucdr_check_buffer_available_for>
 8017480:	b9e8      	cbnz	r0, 80174be <ucdr_deserialize_array_uint8_t+0x4e>
 8017482:	463e      	mov	r6, r7
 8017484:	e00c      	b.n	80174a0 <ucdr_deserialize_array_uint8_t+0x30>
 8017486:	eb08 0003 	add.w	r0, r8, r3
 801748a:	68a9      	ldr	r1, [r5, #8]
 801748c:	4622      	mov	r2, r4
 801748e:	1b36      	subs	r6, r6, r4
 8017490:	f009 fbcd 	bl	8020c2e <memcpy>
 8017494:	68ab      	ldr	r3, [r5, #8]
 8017496:	6928      	ldr	r0, [r5, #16]
 8017498:	4423      	add	r3, r4
 801749a:	4420      	add	r0, r4
 801749c:	60ab      	str	r3, [r5, #8]
 801749e:	6128      	str	r0, [r5, #16]
 80174a0:	4631      	mov	r1, r6
 80174a2:	2201      	movs	r2, #1
 80174a4:	4628      	mov	r0, r5
 80174a6:	f7fb fdc1 	bl	801302c <ucdr_check_final_buffer_behavior_array>
 80174aa:	1bbb      	subs	r3, r7, r6
 80174ac:	4604      	mov	r4, r0
 80174ae:	2800      	cmp	r0, #0
 80174b0:	d1e9      	bne.n	8017486 <ucdr_deserialize_array_uint8_t+0x16>
 80174b2:	2301      	movs	r3, #1
 80174b4:	7da8      	ldrb	r0, [r5, #22]
 80174b6:	756b      	strb	r3, [r5, #21]
 80174b8:	4058      	eors	r0, r3
 80174ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80174be:	463a      	mov	r2, r7
 80174c0:	68a9      	ldr	r1, [r5, #8]
 80174c2:	4640      	mov	r0, r8
 80174c4:	f009 fbb3 	bl	8020c2e <memcpy>
 80174c8:	68aa      	ldr	r2, [r5, #8]
 80174ca:	692b      	ldr	r3, [r5, #16]
 80174cc:	443a      	add	r2, r7
 80174ce:	443b      	add	r3, r7
 80174d0:	60aa      	str	r2, [r5, #8]
 80174d2:	612b      	str	r3, [r5, #16]
 80174d4:	e7ed      	b.n	80174b2 <ucdr_deserialize_array_uint8_t+0x42>
 80174d6:	bf00      	nop

080174d8 <ucdr_deserialize_endian_array_uint8_t>:
 80174d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80174dc:	4619      	mov	r1, r3
 80174de:	461f      	mov	r7, r3
 80174e0:	4605      	mov	r5, r0
 80174e2:	4690      	mov	r8, r2
 80174e4:	f7fb fd18 	bl	8012f18 <ucdr_check_buffer_available_for>
 80174e8:	b9e8      	cbnz	r0, 8017526 <ucdr_deserialize_endian_array_uint8_t+0x4e>
 80174ea:	463e      	mov	r6, r7
 80174ec:	e00c      	b.n	8017508 <ucdr_deserialize_endian_array_uint8_t+0x30>
 80174ee:	eb08 0003 	add.w	r0, r8, r3
 80174f2:	68a9      	ldr	r1, [r5, #8]
 80174f4:	4622      	mov	r2, r4
 80174f6:	1b36      	subs	r6, r6, r4
 80174f8:	f009 fb99 	bl	8020c2e <memcpy>
 80174fc:	68ab      	ldr	r3, [r5, #8]
 80174fe:	6928      	ldr	r0, [r5, #16]
 8017500:	4423      	add	r3, r4
 8017502:	4420      	add	r0, r4
 8017504:	60ab      	str	r3, [r5, #8]
 8017506:	6128      	str	r0, [r5, #16]
 8017508:	4631      	mov	r1, r6
 801750a:	2201      	movs	r2, #1
 801750c:	4628      	mov	r0, r5
 801750e:	f7fb fd8d 	bl	801302c <ucdr_check_final_buffer_behavior_array>
 8017512:	1bbb      	subs	r3, r7, r6
 8017514:	4604      	mov	r4, r0
 8017516:	2800      	cmp	r0, #0
 8017518:	d1e9      	bne.n	80174ee <ucdr_deserialize_endian_array_uint8_t+0x16>
 801751a:	2301      	movs	r3, #1
 801751c:	7da8      	ldrb	r0, [r5, #22]
 801751e:	756b      	strb	r3, [r5, #21]
 8017520:	4058      	eors	r0, r3
 8017522:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017526:	463a      	mov	r2, r7
 8017528:	68a9      	ldr	r1, [r5, #8]
 801752a:	4640      	mov	r0, r8
 801752c:	f009 fb7f 	bl	8020c2e <memcpy>
 8017530:	68aa      	ldr	r2, [r5, #8]
 8017532:	692b      	ldr	r3, [r5, #16]
 8017534:	443a      	add	r2, r7
 8017536:	443b      	add	r3, r7
 8017538:	60aa      	str	r2, [r5, #8]
 801753a:	612b      	str	r3, [r5, #16]
 801753c:	e7ed      	b.n	801751a <ucdr_deserialize_endian_array_uint8_t+0x42>
 801753e:	bf00      	nop

08017540 <uxr_buffer_delete_entity>:
 8017540:	b510      	push	{r4, lr}
 8017542:	2300      	movs	r3, #0
 8017544:	b08e      	sub	sp, #56	; 0x38
 8017546:	4604      	mov	r4, r0
 8017548:	9103      	str	r1, [sp, #12]
 801754a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 801754e:	2303      	movs	r3, #3
 8017550:	2204      	movs	r2, #4
 8017552:	9300      	str	r3, [sp, #0]
 8017554:	ab06      	add	r3, sp, #24
 8017556:	f001 fb77 	bl	8018c48 <uxr_prepare_stream_to_write_submessage>
 801755a:	b918      	cbnz	r0, 8017564 <uxr_buffer_delete_entity+0x24>
 801755c:	4604      	mov	r4, r0
 801755e:	4620      	mov	r0, r4
 8017560:	b00e      	add	sp, #56	; 0x38
 8017562:	bd10      	pop	{r4, pc}
 8017564:	9902      	ldr	r1, [sp, #8]
 8017566:	aa05      	add	r2, sp, #20
 8017568:	4620      	mov	r0, r4
 801756a:	f001 fca9 	bl	8018ec0 <uxr_init_base_object_request>
 801756e:	4604      	mov	r4, r0
 8017570:	a905      	add	r1, sp, #20
 8017572:	a806      	add	r0, sp, #24
 8017574:	f003 fbae 	bl	801acd4 <uxr_serialize_DELETE_Payload>
 8017578:	4620      	mov	r0, r4
 801757a:	b00e      	add	sp, #56	; 0x38
 801757c:	bd10      	pop	{r4, pc}
 801757e:	bf00      	nop

08017580 <uxr_common_create_entity>:
 8017580:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 8017584:	b510      	push	{r4, lr}
 8017586:	f1bc 0f01 	cmp.w	ip, #1
 801758a:	b08c      	sub	sp, #48	; 0x30
 801758c:	4604      	mov	r4, r0
 801758e:	9202      	str	r2, [sp, #8]
 8017590:	bf0c      	ite	eq
 8017592:	f003 0201 	andeq.w	r2, r3, #1
 8017596:	2200      	movne	r2, #0
 8017598:	330e      	adds	r3, #14
 801759a:	9103      	str	r1, [sp, #12]
 801759c:	f89d 1038 	ldrb.w	r1, [sp, #56]	; 0x38
 80175a0:	441a      	add	r2, r3
 80175a2:	ab04      	add	r3, sp, #16
 80175a4:	9101      	str	r1, [sp, #4]
 80175a6:	2101      	movs	r1, #1
 80175a8:	b292      	uxth	r2, r2
 80175aa:	9100      	str	r1, [sp, #0]
 80175ac:	9903      	ldr	r1, [sp, #12]
 80175ae:	f001 fb4b 	bl	8018c48 <uxr_prepare_stream_to_write_submessage>
 80175b2:	b918      	cbnz	r0, 80175bc <uxr_common_create_entity+0x3c>
 80175b4:	4604      	mov	r4, r0
 80175b6:	4620      	mov	r0, r4
 80175b8:	b00c      	add	sp, #48	; 0x30
 80175ba:	bd10      	pop	{r4, pc}
 80175bc:	9902      	ldr	r1, [sp, #8]
 80175be:	4620      	mov	r0, r4
 80175c0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80175c2:	f001 fc7d 	bl	8018ec0 <uxr_init_base_object_request>
 80175c6:	4604      	mov	r4, r0
 80175c8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80175ca:	a804      	add	r0, sp, #16
 80175cc:	f003 fadc 	bl	801ab88 <uxr_serialize_CREATE_Payload>
 80175d0:	4620      	mov	r0, r4
 80175d2:	b00c      	add	sp, #48	; 0x30
 80175d4:	bd10      	pop	{r4, pc}
 80175d6:	bf00      	nop

080175d8 <uxr_buffer_create_participant_bin>:
 80175d8:	b570      	push	{r4, r5, r6, lr}
 80175da:	f5ad 7d16 	sub.w	sp, sp, #600	; 0x258
 80175de:	4605      	mov	r5, r0
 80175e0:	ac11      	add	r4, sp, #68	; 0x44
 80175e2:	f8ad 3254 	strh.w	r3, [sp, #596]	; 0x254
 80175e6:	2303      	movs	r3, #3
 80175e8:	f89d 626c 	ldrb.w	r6, [sp, #620]	; 0x26c
 80175ec:	e9cd 2102 	strd	r2, r1, [sp, #8]
 80175f0:	7223      	strb	r3, [r4, #8]
 80175f2:	2300      	movs	r3, #0
 80175f4:	2201      	movs	r2, #1
 80175f6:	f88d 3014 	strb.w	r3, [sp, #20]
 80175fa:	9b9a      	ldr	r3, [sp, #616]	; 0x268
 80175fc:	7122      	strb	r2, [r4, #4]
 80175fe:	b1cb      	cbz	r3, 8017634 <uxr_buffer_create_participant_bin+0x5c>
 8017600:	f88d 201c 	strb.w	r2, [sp, #28]
 8017604:	9308      	str	r3, [sp, #32]
 8017606:	f44f 7200 	mov.w	r2, #512	; 0x200
 801760a:	a915      	add	r1, sp, #84	; 0x54
 801760c:	a809      	add	r0, sp, #36	; 0x24
 801760e:	f7fb fcd7 	bl	8012fc0 <ucdr_init_buffer>
 8017612:	a905      	add	r1, sp, #20
 8017614:	a809      	add	r0, sp, #36	; 0x24
 8017616:	f002 fe6d 	bl	801a2f4 <uxr_serialize_OBJK_DomainParticipant_Binary>
 801761a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801761c:	9600      	str	r6, [sp, #0]
 801761e:	4628      	mov	r0, r5
 8017620:	9401      	str	r4, [sp, #4]
 8017622:	60e3      	str	r3, [r4, #12]
 8017624:	b29b      	uxth	r3, r3
 8017626:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 801762a:	f7ff ffa9 	bl	8017580 <uxr_common_create_entity>
 801762e:	f50d 7d16 	add.w	sp, sp, #600	; 0x258
 8017632:	bd70      	pop	{r4, r5, r6, pc}
 8017634:	f88d 301c 	strb.w	r3, [sp, #28]
 8017638:	e7e5      	b.n	8017606 <uxr_buffer_create_participant_bin+0x2e>
 801763a:	bf00      	nop

0801763c <uxr_buffer_create_topic_bin>:
 801763c:	b570      	push	{r4, r5, r6, lr}
 801763e:	f5ad 7d18 	sub.w	sp, sp, #608	; 0x260
 8017642:	4605      	mov	r5, r0
 8017644:	4618      	mov	r0, r3
 8017646:	9105      	str	r1, [sp, #20]
 8017648:	a997      	add	r1, sp, #604	; 0x25c
 801764a:	f89d 6278 	ldrb.w	r6, [sp, #632]	; 0x278
 801764e:	ac13      	add	r4, sp, #76	; 0x4c
 8017650:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8017654:	2302      	movs	r3, #2
 8017656:	f88d 3050 	strb.w	r3, [sp, #80]	; 0x50
 801765a:	f000 fa8d 	bl	8017b78 <uxr_object_id_to_raw>
 801765e:	9b9c      	ldr	r3, [sp, #624]	; 0x270
 8017660:	f44f 7200 	mov.w	r2, #512	; 0x200
 8017664:	a917      	add	r1, sp, #92	; 0x5c
 8017666:	a80b      	add	r0, sp, #44	; 0x2c
 8017668:	9306      	str	r3, [sp, #24]
 801766a:	9b9d      	ldr	r3, [sp, #628]	; 0x274
 801766c:	930a      	str	r3, [sp, #40]	; 0x28
 801766e:	2303      	movs	r3, #3
 8017670:	f88d 3054 	strb.w	r3, [sp, #84]	; 0x54
 8017674:	2301      	movs	r3, #1
 8017676:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 801767a:	2300      	movs	r3, #0
 801767c:	f88d 301c 	strb.w	r3, [sp, #28]
 8017680:	f7fb fc9e 	bl	8012fc0 <ucdr_init_buffer>
 8017684:	a906      	add	r1, sp, #24
 8017686:	a80b      	add	r0, sp, #44	; 0x2c
 8017688:	f002 fe56 	bl	801a338 <uxr_serialize_OBJK_Topic_Binary>
 801768c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801768e:	4628      	mov	r0, r5
 8017690:	9600      	str	r6, [sp, #0]
 8017692:	9316      	str	r3, [sp, #88]	; 0x58
 8017694:	b29b      	uxth	r3, r3
 8017696:	9401      	str	r4, [sp, #4]
 8017698:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 801769c:	f7ff ff70 	bl	8017580 <uxr_common_create_entity>
 80176a0:	f50d 7d18 	add.w	sp, sp, #608	; 0x260
 80176a4:	bd70      	pop	{r4, r5, r6, pc}
 80176a6:	bf00      	nop

080176a8 <uxr_buffer_create_publisher_bin>:
 80176a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80176aa:	f2ad 4d8c 	subw	sp, sp, #1164	; 0x48c
 80176ae:	2603      	movs	r6, #3
 80176b0:	4605      	mov	r5, r0
 80176b2:	4618      	mov	r0, r3
 80176b4:	9105      	str	r1, [sp, #20]
 80176b6:	a992      	add	r1, sp, #584	; 0x248
 80176b8:	f89d 74a0 	ldrb.w	r7, [sp, #1184]	; 0x4a0
 80176bc:	ac0e      	add	r4, sp, #56	; 0x38
 80176be:	f88d 603c 	strb.w	r6, [sp, #60]	; 0x3c
 80176c2:	e9cd 3203 	strd	r3, r2, [sp, #12]
 80176c6:	f000 fa57 	bl	8017b78 <uxr_object_id_to_raw>
 80176ca:	2300      	movs	r3, #0
 80176cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80176d0:	a912      	add	r1, sp, #72	; 0x48
 80176d2:	a806      	add	r0, sp, #24
 80176d4:	f88d 324c 	strb.w	r3, [sp, #588]	; 0x24c
 80176d8:	f88d 3254 	strb.w	r3, [sp, #596]	; 0x254
 80176dc:	f88d 6040 	strb.w	r6, [sp, #64]	; 0x40
 80176e0:	f7fb fc6e 	bl	8012fc0 <ucdr_init_buffer>
 80176e4:	a993      	add	r1, sp, #588	; 0x24c
 80176e6:	a806      	add	r0, sp, #24
 80176e8:	f002 feda 	bl	801a4a0 <uxr_serialize_OBJK_Publisher_Binary>
 80176ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80176ee:	4628      	mov	r0, r5
 80176f0:	9700      	str	r7, [sp, #0]
 80176f2:	9311      	str	r3, [sp, #68]	; 0x44
 80176f4:	b29b      	uxth	r3, r3
 80176f6:	9401      	str	r4, [sp, #4]
 80176f8:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 80176fc:	f7ff ff40 	bl	8017580 <uxr_common_create_entity>
 8017700:	f20d 4d8c 	addw	sp, sp, #1164	; 0x48c
 8017704:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8017706:	bf00      	nop

08017708 <uxr_buffer_create_subscriber_bin>:
 8017708:	b570      	push	{r4, r5, r6, lr}
 801770a:	f5ad 6d91 	sub.w	sp, sp, #1160	; 0x488
 801770e:	4605      	mov	r5, r0
 8017710:	4618      	mov	r0, r3
 8017712:	9105      	str	r1, [sp, #20]
 8017714:	a992      	add	r1, sp, #584	; 0x248
 8017716:	f89d 6498 	ldrb.w	r6, [sp, #1176]	; 0x498
 801771a:	ac0e      	add	r4, sp, #56	; 0x38
 801771c:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8017720:	2304      	movs	r3, #4
 8017722:	f88d 303c 	strb.w	r3, [sp, #60]	; 0x3c
 8017726:	f000 fa27 	bl	8017b78 <uxr_object_id_to_raw>
 801772a:	2300      	movs	r3, #0
 801772c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8017730:	a912      	add	r1, sp, #72	; 0x48
 8017732:	a806      	add	r0, sp, #24
 8017734:	f88d 324c 	strb.w	r3, [sp, #588]	; 0x24c
 8017738:	f88d 3254 	strb.w	r3, [sp, #596]	; 0x254
 801773c:	2303      	movs	r3, #3
 801773e:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
 8017742:	f7fb fc3d 	bl	8012fc0 <ucdr_init_buffer>
 8017746:	a993      	add	r1, sp, #588	; 0x24c
 8017748:	a806      	add	r0, sp, #24
 801774a:	f002 ff59 	bl	801a600 <uxr_serialize_OBJK_Subscriber_Binary>
 801774e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017750:	4628      	mov	r0, r5
 8017752:	9600      	str	r6, [sp, #0]
 8017754:	9311      	str	r3, [sp, #68]	; 0x44
 8017756:	b29b      	uxth	r3, r3
 8017758:	9401      	str	r4, [sp, #4]
 801775a:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 801775e:	f7ff ff0f 	bl	8017580 <uxr_common_create_entity>
 8017762:	f50d 6d91 	add.w	sp, sp, #1160	; 0x488
 8017766:	bd70      	pop	{r4, r5, r6, pc}

08017768 <uxr_buffer_create_datawriter_bin>:
 8017768:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801776c:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8017770:	4606      	mov	r6, r0
 8017772:	4618      	mov	r0, r3
 8017774:	2703      	movs	r7, #3
 8017776:	ac1d      	add	r4, sp, #116	; 0x74
 8017778:	f8bd 52a8 	ldrh.w	r5, [sp, #680]	; 0x2a8
 801777c:	9105      	str	r1, [sp, #20]
 801777e:	a9a1      	add	r1, sp, #644	; 0x284
 8017780:	f89d 82ac 	ldrb.w	r8, [sp, #684]	; 0x2ac
 8017784:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8017788:	2305      	movs	r3, #5
 801778a:	7123      	strb	r3, [r4, #4]
 801778c:	f000 f9f4 	bl	8017b78 <uxr_object_id_to_raw>
 8017790:	a90e      	add	r1, sp, #56	; 0x38
 8017792:	98a8      	ldr	r0, [sp, #672]	; 0x2a0
 8017794:	7227      	strb	r7, [r4, #8]
 8017796:	f000 f9ef 	bl	8017b78 <uxr_object_id_to_raw>
 801779a:	2300      	movs	r3, #0
 801779c:	f8ad 5044 	strh.w	r5, [sp, #68]	; 0x44
 80177a0:	3d00      	subs	r5, #0
 80177a2:	f89d 22a5 	ldrb.w	r2, [sp, #677]	; 0x2a5
 80177a6:	f88d 3064 	strb.w	r3, [sp, #100]	; 0x64
 80177aa:	bf18      	it	ne
 80177ac:	2501      	movne	r5, #1
 80177ae:	f88d 3046 	strb.w	r3, [sp, #70]	; 0x46
 80177b2:	f88d 304c 	strb.w	r3, [sp, #76]	; 0x4c
 80177b6:	f88d 3054 	strb.w	r3, [sp, #84]	; 0x54
 80177ba:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
 80177be:	2301      	movs	r3, #1
 80177c0:	f88d 5042 	strb.w	r5, [sp, #66]	; 0x42
 80177c4:	f88d 303a 	strb.w	r3, [sp, #58]	; 0x3a
 80177c8:	bb8a      	cbnz	r2, 801782e <uxr_buffer_create_datawriter_bin+0xc6>
 80177ca:	f04f 0e23 	mov.w	lr, #35	; 0x23
 80177ce:	f04f 0c13 	mov.w	ip, #19
 80177d2:	250b      	movs	r5, #11
 80177d4:	2221      	movs	r2, #33	; 0x21
 80177d6:	2111      	movs	r1, #17
 80177d8:	2009      	movs	r0, #9
 80177da:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
 80177de:	f89d 32a6 	ldrb.w	r3, [sp, #678]	; 0x2a6
 80177e2:	b923      	cbnz	r3, 80177ee <uxr_buffer_create_datawriter_bin+0x86>
 80177e4:	4672      	mov	r2, lr
 80177e6:	4661      	mov	r1, ip
 80177e8:	4628      	mov	r0, r5
 80177ea:	f8ad 7040 	strh.w	r7, [sp, #64]	; 0x40
 80177ee:	f89d 32a4 	ldrb.w	r3, [sp, #676]	; 0x2a4
 80177f2:	2b01      	cmp	r3, #1
 80177f4:	d025      	beq.n	8017842 <uxr_buffer_create_datawriter_bin+0xda>
 80177f6:	2b03      	cmp	r3, #3
 80177f8:	d029      	beq.n	801784e <uxr_buffer_create_datawriter_bin+0xe6>
 80177fa:	b32b      	cbz	r3, 8017848 <uxr_buffer_create_datawriter_bin+0xe0>
 80177fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8017800:	a921      	add	r1, sp, #132	; 0x84
 8017802:	a806      	add	r0, sp, #24
 8017804:	f7fb fbdc 	bl	8012fc0 <ucdr_init_buffer>
 8017808:	a90e      	add	r1, sp, #56	; 0x38
 801780a:	a806      	add	r0, sp, #24
 801780c:	f002 ffaa 	bl	801a764 <uxr_serialize_OBJK_DataWriter_Binary>
 8017810:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017812:	f8cd 8000 	str.w	r8, [sp]
 8017816:	4630      	mov	r0, r6
 8017818:	9401      	str	r4, [sp, #4]
 801781a:	60e3      	str	r3, [r4, #12]
 801781c:	b29b      	uxth	r3, r3
 801781e:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8017822:	f7ff fead 	bl	8017580 <uxr_common_create_entity>
 8017826:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 801782a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801782e:	f04f 0e22 	mov.w	lr, #34	; 0x22
 8017832:	f04f 0c12 	mov.w	ip, #18
 8017836:	250a      	movs	r5, #10
 8017838:	2220      	movs	r2, #32
 801783a:	2110      	movs	r1, #16
 801783c:	2008      	movs	r0, #8
 801783e:	2702      	movs	r7, #2
 8017840:	e7cd      	b.n	80177de <uxr_buffer_create_datawriter_bin+0x76>
 8017842:	f8ad 1040 	strh.w	r1, [sp, #64]	; 0x40
 8017846:	e7d9      	b.n	80177fc <uxr_buffer_create_datawriter_bin+0x94>
 8017848:	f8ad 0040 	strh.w	r0, [sp, #64]	; 0x40
 801784c:	e7d6      	b.n	80177fc <uxr_buffer_create_datawriter_bin+0x94>
 801784e:	f8ad 2040 	strh.w	r2, [sp, #64]	; 0x40
 8017852:	e7d3      	b.n	80177fc <uxr_buffer_create_datawriter_bin+0x94>

08017854 <uxr_buffer_create_datareader_bin>:
 8017854:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017858:	f5ad 7d24 	sub.w	sp, sp, #656	; 0x290
 801785c:	4606      	mov	r6, r0
 801785e:	4618      	mov	r0, r3
 8017860:	2703      	movs	r7, #3
 8017862:	ac1f      	add	r4, sp, #124	; 0x7c
 8017864:	f8bd 52b0 	ldrh.w	r5, [sp, #688]	; 0x2b0
 8017868:	9105      	str	r1, [sp, #20]
 801786a:	a9a3      	add	r1, sp, #652	; 0x28c
 801786c:	f89d 82b4 	ldrb.w	r8, [sp, #692]	; 0x2b4
 8017870:	e9cd 3203 	strd	r3, r2, [sp, #12]
 8017874:	2306      	movs	r3, #6
 8017876:	7123      	strb	r3, [r4, #4]
 8017878:	f000 f97e 	bl	8017b78 <uxr_object_id_to_raw>
 801787c:	a90e      	add	r1, sp, #56	; 0x38
 801787e:	98aa      	ldr	r0, [sp, #680]	; 0x2a8
 8017880:	7227      	strb	r7, [r4, #8]
 8017882:	f000 f979 	bl	8017b78 <uxr_object_id_to_raw>
 8017886:	2300      	movs	r3, #0
 8017888:	f8ad 5044 	strh.w	r5, [sp, #68]	; 0x44
 801788c:	3d00      	subs	r5, #0
 801788e:	f89d 22ad 	ldrb.w	r2, [sp, #685]	; 0x2ad
 8017892:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
 8017896:	bf18      	it	ne
 8017898:	2501      	movne	r5, #1
 801789a:	f88d 3064 	strb.w	r3, [sp, #100]	; 0x64
 801789e:	f88d 3046 	strb.w	r3, [sp, #70]	; 0x46
 80178a2:	f88d 304c 	strb.w	r3, [sp, #76]	; 0x4c
 80178a6:	f88d 3054 	strb.w	r3, [sp, #84]	; 0x54
 80178aa:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
 80178ae:	2301      	movs	r3, #1
 80178b0:	f88d 5042 	strb.w	r5, [sp, #66]	; 0x42
 80178b4:	f88d 303a 	strb.w	r3, [sp, #58]	; 0x3a
 80178b8:	bb8a      	cbnz	r2, 801791e <uxr_buffer_create_datareader_bin+0xca>
 80178ba:	f04f 0e23 	mov.w	lr, #35	; 0x23
 80178be:	f04f 0c13 	mov.w	ip, #19
 80178c2:	250b      	movs	r5, #11
 80178c4:	2221      	movs	r2, #33	; 0x21
 80178c6:	2111      	movs	r1, #17
 80178c8:	2009      	movs	r0, #9
 80178ca:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
 80178ce:	f89d 32ae 	ldrb.w	r3, [sp, #686]	; 0x2ae
 80178d2:	b923      	cbnz	r3, 80178de <uxr_buffer_create_datareader_bin+0x8a>
 80178d4:	4672      	mov	r2, lr
 80178d6:	4661      	mov	r1, ip
 80178d8:	4628      	mov	r0, r5
 80178da:	f8ad 7040 	strh.w	r7, [sp, #64]	; 0x40
 80178de:	f89d 32ac 	ldrb.w	r3, [sp, #684]	; 0x2ac
 80178e2:	2b01      	cmp	r3, #1
 80178e4:	d025      	beq.n	8017932 <uxr_buffer_create_datareader_bin+0xde>
 80178e6:	2b03      	cmp	r3, #3
 80178e8:	d029      	beq.n	801793e <uxr_buffer_create_datareader_bin+0xea>
 80178ea:	b32b      	cbz	r3, 8017938 <uxr_buffer_create_datareader_bin+0xe4>
 80178ec:	f44f 7200 	mov.w	r2, #512	; 0x200
 80178f0:	a923      	add	r1, sp, #140	; 0x8c
 80178f2:	a806      	add	r0, sp, #24
 80178f4:	f7fb fb64 	bl	8012fc0 <ucdr_init_buffer>
 80178f8:	a90e      	add	r1, sp, #56	; 0x38
 80178fa:	a806      	add	r0, sp, #24
 80178fc:	f002 fef6 	bl	801a6ec <uxr_serialize_OBJK_DataReader_Binary>
 8017900:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017902:	f8cd 8000 	str.w	r8, [sp]
 8017906:	4630      	mov	r0, r6
 8017908:	9401      	str	r4, [sp, #4]
 801790a:	60e3      	str	r3, [r4, #12]
 801790c:	b29b      	uxth	r3, r3
 801790e:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 8017912:	f7ff fe35 	bl	8017580 <uxr_common_create_entity>
 8017916:	f50d 7d24 	add.w	sp, sp, #656	; 0x290
 801791a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801791e:	f04f 0e22 	mov.w	lr, #34	; 0x22
 8017922:	f04f 0c12 	mov.w	ip, #18
 8017926:	250a      	movs	r5, #10
 8017928:	2220      	movs	r2, #32
 801792a:	2110      	movs	r1, #16
 801792c:	2008      	movs	r0, #8
 801792e:	2702      	movs	r7, #2
 8017930:	e7cd      	b.n	80178ce <uxr_buffer_create_datareader_bin+0x7a>
 8017932:	f8ad 1040 	strh.w	r1, [sp, #64]	; 0x40
 8017936:	e7d9      	b.n	80178ec <uxr_buffer_create_datareader_bin+0x98>
 8017938:	f8ad 0040 	strh.w	r0, [sp, #64]	; 0x40
 801793c:	e7d6      	b.n	80178ec <uxr_buffer_create_datareader_bin+0x98>
 801793e:	f8ad 2040 	strh.w	r2, [sp, #64]	; 0x40
 8017942:	e7d3      	b.n	80178ec <uxr_buffer_create_datareader_bin+0x98>

08017944 <uxr_buffer_create_replier_bin>:
 8017944:	b570      	push	{r4, r5, r6, lr}
 8017946:	f5ad 7d1a 	sub.w	sp, sp, #616	; 0x268
 801794a:	4605      	mov	r5, r0
 801794c:	4618      	mov	r0, r3
 801794e:	9105      	str	r1, [sp, #20]
 8017950:	a999      	add	r1, sp, #612	; 0x264
 8017952:	f89d 6294 	ldrb.w	r6, [sp, #660]	; 0x294
 8017956:	ac15      	add	r4, sp, #84	; 0x54
 8017958:	e9cd 3203 	strd	r3, r2, [sp, #12]
 801795c:	2308      	movs	r3, #8
 801795e:	f88d 3058 	strb.w	r3, [sp, #88]	; 0x58
 8017962:	f000 f909 	bl	8017b78 <uxr_object_id_to_raw>
 8017966:	9b9e      	ldr	r3, [sp, #632]	; 0x278
 8017968:	f44f 7200 	mov.w	r2, #512	; 0x200
 801796c:	a919      	add	r1, sp, #100	; 0x64
 801796e:	a80d      	add	r0, sp, #52	; 0x34
 8017970:	9306      	str	r3, [sp, #24]
 8017972:	9b9f      	ldr	r3, [sp, #636]	; 0x27c
 8017974:	9307      	str	r3, [sp, #28]
 8017976:	9ba0      	ldr	r3, [sp, #640]	; 0x280
 8017978:	9308      	str	r3, [sp, #32]
 801797a:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 801797c:	930c      	str	r3, [sp, #48]	; 0x30
 801797e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8017980:	930a      	str	r3, [sp, #40]	; 0x28
 8017982:	2301      	movs	r3, #1
 8017984:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
 8017988:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
 801798c:	2303      	movs	r3, #3
 801798e:	f88d 305c 	strb.w	r3, [sp, #92]	; 0x5c
 8017992:	f7fb fb15 	bl	8012fc0 <ucdr_init_buffer>
 8017996:	a906      	add	r1, sp, #24
 8017998:	a80d      	add	r0, sp, #52	; 0x34
 801799a:	f002 ff0f 	bl	801a7bc <uxr_serialize_OBJK_Replier_Binary>
 801799e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80179a0:	4628      	mov	r0, r5
 80179a2:	9600      	str	r6, [sp, #0]
 80179a4:	9318      	str	r3, [sp, #96]	; 0x60
 80179a6:	b29b      	uxth	r3, r3
 80179a8:	9401      	str	r4, [sp, #4]
 80179aa:	e9dd 2104 	ldrd	r2, r1, [sp, #16]
 80179ae:	f7ff fde7 	bl	8017580 <uxr_common_create_entity>
 80179b2:	f50d 7d1a 	add.w	sp, sp, #616	; 0x268
 80179b6:	bd70      	pop	{r4, r5, r6, pc}

080179b8 <get_custom_error>:
 80179b8:	4b01      	ldr	r3, [pc, #4]	; (80179c0 <get_custom_error+0x8>)
 80179ba:	7818      	ldrb	r0, [r3, #0]
 80179bc:	4770      	bx	lr
 80179be:	bf00      	nop
 80179c0:	20016eec 	.word	0x20016eec

080179c4 <recv_custom_msg>:
 80179c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80179c8:	4693      	mov	fp, r2
 80179ca:	b089      	sub	sp, #36	; 0x24
 80179cc:	2200      	movs	r2, #0
 80179ce:	4604      	mov	r4, r0
 80179d0:	468a      	mov	sl, r1
 80179d2:	9305      	str	r3, [sp, #20]
 80179d4:	f88d 201e 	strb.w	r2, [sp, #30]
 80179d8:	f890 2200 	ldrb.w	r2, [r0, #512]	; 0x200
 80179dc:	b322      	cbz	r2, 8017a28 <recv_custom_msg+0x64>
 80179de:	f200 2902 	addw	r9, r0, #514	; 0x202
 80179e2:	f10d 081f 	add.w	r8, sp, #31
 80179e6:	af05      	add	r7, sp, #20
 80179e8:	f10d 061e 	add.w	r6, sp, #30
 80179ec:	f44f 7500 	mov.w	r5, #512	; 0x200
 80179f0:	e002      	b.n	80179f8 <recv_custom_msg+0x34>
 80179f2:	9b05      	ldr	r3, [sp, #20]
 80179f4:	2b00      	cmp	r3, #0
 80179f6:	dd0f      	ble.n	8017a18 <recv_custom_msg+0x54>
 80179f8:	f8d4 1274 	ldr.w	r1, [r4, #628]	; 0x274
 80179fc:	4623      	mov	r3, r4
 80179fe:	4622      	mov	r2, r4
 8017a00:	4648      	mov	r0, r9
 8017a02:	e9cd 7802 	strd	r7, r8, [sp, #8]
 8017a06:	e9cd 5600 	strd	r5, r6, [sp]
 8017a0a:	f001 fc6f 	bl	80192ec <uxr_read_framed_msg>
 8017a0e:	2800      	cmp	r0, #0
 8017a10:	d0ef      	beq.n	80179f2 <recv_custom_msg+0x2e>
 8017a12:	f89d 301e 	ldrb.w	r3, [sp, #30]
 8017a16:	b1b3      	cbz	r3, 8017a46 <recv_custom_msg+0x82>
 8017a18:	4b0f      	ldr	r3, [pc, #60]	; (8017a58 <recv_custom_msg+0x94>)
 8017a1a:	2000      	movs	r0, #0
 8017a1c:	f89d 201f 	ldrb.w	r2, [sp, #31]
 8017a20:	701a      	strb	r2, [r3, #0]
 8017a22:	b009      	add	sp, #36	; 0x24
 8017a24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017a28:	f10d 021f 	add.w	r2, sp, #31
 8017a2c:	4601      	mov	r1, r0
 8017a2e:	9200      	str	r2, [sp, #0]
 8017a30:	f44f 7200 	mov.w	r2, #512	; 0x200
 8017a34:	f8d0 5274 	ldr.w	r5, [r0, #628]	; 0x274
 8017a38:	47a8      	blx	r5
 8017a3a:	2800      	cmp	r0, #0
 8017a3c:	d0ec      	beq.n	8017a18 <recv_custom_msg+0x54>
 8017a3e:	f89d 301e 	ldrb.w	r3, [sp, #30]
 8017a42:	2b00      	cmp	r3, #0
 8017a44:	d1e8      	bne.n	8017a18 <recv_custom_msg+0x54>
 8017a46:	f8cb 0000 	str.w	r0, [fp]
 8017a4a:	2001      	movs	r0, #1
 8017a4c:	f8ca 4000 	str.w	r4, [sl]
 8017a50:	b009      	add	sp, #36	; 0x24
 8017a52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017a56:	bf00      	nop
 8017a58:	20016eec 	.word	0x20016eec

08017a5c <send_custom_msg>:
 8017a5c:	b530      	push	{r4, r5, lr}
 8017a5e:	f890 5200 	ldrb.w	r5, [r0, #512]	; 0x200
 8017a62:	b087      	sub	sp, #28
 8017a64:	4614      	mov	r4, r2
 8017a66:	b995      	cbnz	r5, 8017a8e <send_custom_msg+0x32>
 8017a68:	f8d0 5270 	ldr.w	r5, [r0, #624]	; 0x270
 8017a6c:	f10d 0317 	add.w	r3, sp, #23
 8017a70:	47a8      	blx	r5
 8017a72:	1e03      	subs	r3, r0, #0
 8017a74:	bf18      	it	ne
 8017a76:	2301      	movne	r3, #1
 8017a78:	42a0      	cmp	r0, r4
 8017a7a:	bf18      	it	ne
 8017a7c:	2300      	movne	r3, #0
 8017a7e:	b91b      	cbnz	r3, 8017a88 <send_custom_msg+0x2c>
 8017a80:	4a0a      	ldr	r2, [pc, #40]	; (8017aac <send_custom_msg+0x50>)
 8017a82:	f89d 1017 	ldrb.w	r1, [sp, #23]
 8017a86:	7011      	strb	r1, [r2, #0]
 8017a88:	4618      	mov	r0, r3
 8017a8a:	b007      	add	sp, #28
 8017a8c:	bd30      	pop	{r4, r5, pc}
 8017a8e:	460b      	mov	r3, r1
 8017a90:	2200      	movs	r2, #0
 8017a92:	f10d 0117 	add.w	r1, sp, #23
 8017a96:	9400      	str	r4, [sp, #0]
 8017a98:	e9cd 2101 	strd	r2, r1, [sp, #4]
 8017a9c:	4602      	mov	r2, r0
 8017a9e:	f8d0 1270 	ldr.w	r1, [r0, #624]	; 0x270
 8017aa2:	f200 2002 	addw	r0, r0, #514	; 0x202
 8017aa6:	f001 fa43 	bl	8018f30 <uxr_write_framed_msg>
 8017aaa:	e7e2      	b.n	8017a72 <send_custom_msg+0x16>
 8017aac:	20016eec 	.word	0x20016eec

08017ab0 <uxr_set_custom_transport_callbacks>:
 8017ab0:	f880 1200 	strb.w	r1, [r0, #512]	; 0x200
 8017ab4:	9901      	ldr	r1, [sp, #4]
 8017ab6:	e9c0 239a 	strd	r2, r3, [r0, #616]	; 0x268
 8017aba:	9b00      	ldr	r3, [sp, #0]
 8017abc:	e9c0 319c 	strd	r3, r1, [r0, #624]	; 0x270
 8017ac0:	4770      	bx	lr
 8017ac2:	bf00      	nop

08017ac4 <uxr_init_custom_transport>:
 8017ac4:	b538      	push	{r3, r4, r5, lr}
 8017ac6:	f8d0 3268 	ldr.w	r3, [r0, #616]	; 0x268
 8017aca:	b303      	cbz	r3, 8017b0e <uxr_init_custom_transport+0x4a>
 8017acc:	f8d0 226c 	ldr.w	r2, [r0, #620]	; 0x26c
 8017ad0:	4604      	mov	r4, r0
 8017ad2:	b1e2      	cbz	r2, 8017b0e <uxr_init_custom_transport+0x4a>
 8017ad4:	f8d0 2270 	ldr.w	r2, [r0, #624]	; 0x270
 8017ad8:	b1ca      	cbz	r2, 8017b0e <uxr_init_custom_transport+0x4a>
 8017ada:	f8d0 2274 	ldr.w	r2, [r0, #628]	; 0x274
 8017ade:	b1b2      	cbz	r2, 8017b0e <uxr_init_custom_transport+0x4a>
 8017ae0:	f8c0 128c 	str.w	r1, [r0, #652]	; 0x28c
 8017ae4:	4798      	blx	r3
 8017ae6:	4605      	mov	r5, r0
 8017ae8:	b188      	cbz	r0, 8017b0e <uxr_init_custom_transport+0x4a>
 8017aea:	f894 3200 	ldrb.w	r3, [r4, #512]	; 0x200
 8017aee:	b98b      	cbnz	r3, 8017b14 <uxr_init_custom_transport+0x50>
 8017af0:	4b0b      	ldr	r3, [pc, #44]	; (8017b20 <uxr_init_custom_transport+0x5c>)
 8017af2:	4628      	mov	r0, r5
 8017af4:	490b      	ldr	r1, [pc, #44]	; (8017b24 <uxr_init_custom_transport+0x60>)
 8017af6:	4a0c      	ldr	r2, [pc, #48]	; (8017b28 <uxr_init_custom_transport+0x64>)
 8017af8:	f8c4 3280 	str.w	r3, [r4, #640]	; 0x280
 8017afc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8017b00:	f8c4 2284 	str.w	r2, [r4, #644]	; 0x284
 8017b04:	f8a4 3288 	strh.w	r3, [r4, #648]	; 0x288
 8017b08:	e9c4 419e 	strd	r4, r1, [r4, #632]	; 0x278
 8017b0c:	bd38      	pop	{r3, r4, r5, pc}
 8017b0e:	2500      	movs	r5, #0
 8017b10:	4628      	mov	r0, r5
 8017b12:	bd38      	pop	{r3, r4, r5, pc}
 8017b14:	2100      	movs	r1, #0
 8017b16:	f204 2002 	addw	r0, r4, #514	; 0x202
 8017b1a:	f001 fa03 	bl	8018f24 <uxr_init_framing_io>
 8017b1e:	e7e7      	b.n	8017af0 <uxr_init_custom_transport+0x2c>
 8017b20:	080179c5 	.word	0x080179c5
 8017b24:	08017a5d 	.word	0x08017a5d
 8017b28:	080179b9 	.word	0x080179b9

08017b2c <uxr_close_custom_transport>:
 8017b2c:	f8d0 326c 	ldr.w	r3, [r0, #620]	; 0x26c
 8017b30:	4718      	bx	r3
 8017b32:	bf00      	nop

08017b34 <uxr_object_id>:
 8017b34:	b082      	sub	sp, #8
 8017b36:	2300      	movs	r3, #0
 8017b38:	f88d 1006 	strb.w	r1, [sp, #6]
 8017b3c:	f360 030f 	bfi	r3, r0, #0, #16
 8017b40:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8017b44:	f362 431f 	bfi	r3, r2, #16, #16
 8017b48:	4618      	mov	r0, r3
 8017b4a:	b002      	add	sp, #8
 8017b4c:	4770      	bx	lr
 8017b4e:	bf00      	nop

08017b50 <uxr_object_id_from_raw>:
 8017b50:	7843      	ldrb	r3, [r0, #1]
 8017b52:	b082      	sub	sp, #8
 8017b54:	7801      	ldrb	r1, [r0, #0]
 8017b56:	2000      	movs	r0, #0
 8017b58:	091a      	lsrs	r2, r3, #4
 8017b5a:	f003 030f 	and.w	r3, r3, #15
 8017b5e:	eb02 1201 	add.w	r2, r2, r1, lsl #4
 8017b62:	f88d 3006 	strb.w	r3, [sp, #6]
 8017b66:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8017b6a:	f362 000f 	bfi	r0, r2, #0, #16
 8017b6e:	f363 401f 	bfi	r0, r3, #16, #16
 8017b72:	b002      	add	sp, #8
 8017b74:	4770      	bx	lr
 8017b76:	bf00      	nop

08017b78 <uxr_object_id_to_raw>:
 8017b78:	4602      	mov	r2, r0
 8017b7a:	f3c0 4303 	ubfx	r3, r0, #16, #4
 8017b7e:	b082      	sub	sp, #8
 8017b80:	f3c2 1c0b 	ubfx	ip, r2, #4, #12
 8017b84:	eb03 1002 	add.w	r0, r3, r2, lsl #4
 8017b88:	f881 c000 	strb.w	ip, [r1]
 8017b8c:	7048      	strb	r0, [r1, #1]
 8017b8e:	b002      	add	sp, #8
 8017b90:	4770      	bx	lr
 8017b92:	bf00      	nop

08017b94 <uxr_buffer_request_data>:
 8017b94:	b530      	push	{r4, r5, lr}
 8017b96:	b095      	sub	sp, #84	; 0x54
 8017b98:	4604      	mov	r4, r0
 8017b9a:	9d18      	ldr	r5, [sp, #96]	; 0x60
 8017b9c:	9303      	str	r3, [sp, #12]
 8017b9e:	2d00      	cmp	r5, #0
 8017ba0:	f88d 301c 	strb.w	r3, [sp, #28]
 8017ba4:	e9cd 2104 	strd	r2, r1, [sp, #16]
 8017ba8:	f04f 0200 	mov.w	r2, #0
 8017bac:	bf14      	ite	ne
 8017bae:	2101      	movne	r1, #1
 8017bb0:	4611      	moveq	r1, r2
 8017bb2:	f88d 201d 	strb.w	r2, [sp, #29]
 8017bb6:	f88d 201e 	strb.w	r2, [sp, #30]
 8017bba:	f88d 1024 	strb.w	r1, [sp, #36]	; 0x24
 8017bbe:	d021      	beq.n	8017c04 <uxr_buffer_request_data+0x70>
 8017bc0:	686b      	ldr	r3, [r5, #4]
 8017bc2:	2210      	movs	r2, #16
 8017bc4:	6829      	ldr	r1, [r5, #0]
 8017bc6:	f8cd 302a 	str.w	r3, [sp, #42]	; 0x2a
 8017bca:	f8cd 1026 	str.w	r1, [sp, #38]	; 0x26
 8017bce:	2308      	movs	r3, #8
 8017bd0:	2100      	movs	r1, #0
 8017bd2:	4620      	mov	r0, r4
 8017bd4:	e9cd 3100 	strd	r3, r1, [sp]
 8017bd8:	ab0c      	add	r3, sp, #48	; 0x30
 8017bda:	9905      	ldr	r1, [sp, #20]
 8017bdc:	f001 f834 	bl	8018c48 <uxr_prepare_stream_to_write_submessage>
 8017be0:	b918      	cbnz	r0, 8017bea <uxr_buffer_request_data+0x56>
 8017be2:	4604      	mov	r4, r0
 8017be4:	4620      	mov	r0, r4
 8017be6:	b015      	add	sp, #84	; 0x54
 8017be8:	bd30      	pop	{r4, r5, pc}
 8017bea:	9904      	ldr	r1, [sp, #16]
 8017bec:	aa06      	add	r2, sp, #24
 8017bee:	4620      	mov	r0, r4
 8017bf0:	f001 f966 	bl	8018ec0 <uxr_init_base_object_request>
 8017bf4:	4604      	mov	r4, r0
 8017bf6:	a906      	add	r1, sp, #24
 8017bf8:	a80c      	add	r0, sp, #48	; 0x30
 8017bfa:	f003 f915 	bl	801ae28 <uxr_serialize_READ_DATA_Payload>
 8017bfe:	4620      	mov	r0, r4
 8017c00:	b015      	add	sp, #84	; 0x54
 8017c02:	bd30      	pop	{r4, r5, pc}
 8017c04:	2208      	movs	r2, #8
 8017c06:	e7e2      	b.n	8017bce <uxr_buffer_request_data+0x3a>

08017c08 <uxr_buffer_cancel_data>:
 8017c08:	b510      	push	{r4, lr}
 8017c0a:	2300      	movs	r3, #0
 8017c0c:	b094      	sub	sp, #80	; 0x50
 8017c0e:	4604      	mov	r4, r0
 8017c10:	9205      	str	r2, [sp, #20]
 8017c12:	9301      	str	r3, [sp, #4]
 8017c14:	f8ad 301c 	strh.w	r3, [sp, #28]
 8017c18:	f88d 301e 	strb.w	r3, [sp, #30]
 8017c1c:	f8cd 3026 	str.w	r3, [sp, #38]	; 0x26
 8017c20:	f8cd 302a 	str.w	r3, [sp, #42]	; 0x2a
 8017c24:	2308      	movs	r3, #8
 8017c26:	e9cd 2102 	strd	r2, r1, [sp, #8]
 8017c2a:	2201      	movs	r2, #1
 8017c2c:	9300      	str	r3, [sp, #0]
 8017c2e:	ab0c      	add	r3, sp, #48	; 0x30
 8017c30:	f88d 2024 	strb.w	r2, [sp, #36]	; 0x24
 8017c34:	2210      	movs	r2, #16
 8017c36:	f001 f807 	bl	8018c48 <uxr_prepare_stream_to_write_submessage>
 8017c3a:	b918      	cbnz	r0, 8017c44 <uxr_buffer_cancel_data+0x3c>
 8017c3c:	4604      	mov	r4, r0
 8017c3e:	4620      	mov	r0, r4
 8017c40:	b014      	add	sp, #80	; 0x50
 8017c42:	bd10      	pop	{r4, pc}
 8017c44:	9905      	ldr	r1, [sp, #20]
 8017c46:	aa06      	add	r2, sp, #24
 8017c48:	4620      	mov	r0, r4
 8017c4a:	f001 f939 	bl	8018ec0 <uxr_init_base_object_request>
 8017c4e:	4604      	mov	r4, r0
 8017c50:	a906      	add	r1, sp, #24
 8017c52:	a80c      	add	r0, sp, #48	; 0x30
 8017c54:	f003 f8e8 	bl	801ae28 <uxr_serialize_READ_DATA_Payload>
 8017c58:	4620      	mov	r0, r4
 8017c5a:	b014      	add	sp, #80	; 0x50
 8017c5c:	bd10      	pop	{r4, pc}
 8017c5e:	bf00      	nop

08017c60 <read_submessage_format>:
 8017c60:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8017c64:	b095      	sub	sp, #84	; 0x54
 8017c66:	f8bd 7078 	ldrh.w	r7, [sp, #120]	; 0x78
 8017c6a:	b113      	cbz	r3, 8017c72 <read_submessage_format+0x12>
 8017c6c:	b015      	add	sp, #84	; 0x54
 8017c6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017c72:	4606      	mov	r6, r0
 8017c74:	981c      	ldr	r0, [sp, #112]	; 0x70
 8017c76:	460c      	mov	r4, r1
 8017c78:	4615      	mov	r5, r2
 8017c7a:	9004      	str	r0, [sp, #16]
 8017c7c:	4699      	mov	r9, r3
 8017c7e:	981d      	ldr	r0, [sp, #116]	; 0x74
 8017c80:	f89d 8076 	ldrb.w	r8, [sp, #118]	; 0x76
 8017c84:	9005      	str	r0, [sp, #20]
 8017c86:	a80c      	add	r0, sp, #48	; 0x30
 8017c88:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8017c8c:	1a52      	subs	r2, r2, r1
 8017c8e:	f7fb f997 	bl	8012fc0 <ucdr_init_buffer>
 8017c92:	a80c      	add	r0, sp, #48	; 0x30
 8017c94:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 8017c98:	f7fb f966 	bl	8012f68 <ucdr_set_on_full_buffer_callback>
 8017c9c:	69e2      	ldr	r2, [r4, #28]
 8017c9e:	b19a      	cbz	r2, 8017cc8 <read_submessage_format+0x68>
 8017ca0:	f1b8 0f07 	cmp.w	r8, #7
 8017ca4:	f882 9014 	strb.w	r9, [r2, #20]
 8017ca8:	d040      	beq.n	8017d2c <read_submessage_format+0xcc>
 8017caa:	f1b8 0f08 	cmp.w	r8, #8
 8017cae:	d02e      	beq.n	8017d0e <read_submessage_format+0xae>
 8017cb0:	f1b8 0f06 	cmp.w	r8, #6
 8017cb4:	d011      	beq.n	8017cda <read_submessage_format+0x7a>
 8017cb6:	2301      	movs	r3, #1
 8017cb8:	7513      	strb	r3, [r2, #20]
 8017cba:	4629      	mov	r1, r5
 8017cbc:	4620      	mov	r0, r4
 8017cbe:	f7fb f9d3 	bl	8013068 <ucdr_advance_buffer>
 8017cc2:	b015      	add	sp, #84	; 0x54
 8017cc4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017cc8:	f1b8 0f07 	cmp.w	r8, #7
 8017ccc:	d02e      	beq.n	8017d2c <read_submessage_format+0xcc>
 8017cce:	f1b8 0f08 	cmp.w	r8, #8
 8017cd2:	d01c      	beq.n	8017d0e <read_submessage_format+0xae>
 8017cd4:	f1b8 0f06 	cmp.w	r8, #6
 8017cd8:	d1ef      	bne.n	8017cba <read_submessage_format+0x5a>
 8017cda:	f8d6 8088 	ldr.w	r8, [r6, #136]	; 0x88
 8017cde:	f1b8 0f00 	cmp.w	r8, #0
 8017ce2:	d011      	beq.n	8017d08 <read_submessage_format+0xa8>
 8017ce4:	ab0c      	add	r3, sp, #48	; 0x30
 8017ce6:	9501      	str	r5, [sp, #4]
 8017ce8:	463a      	mov	r2, r7
 8017cea:	4630      	mov	r0, r6
 8017cec:	9300      	str	r3, [sp, #0]
 8017cee:	2306      	movs	r3, #6
 8017cf0:	f88d 3016 	strb.w	r3, [sp, #22]
 8017cf4:	f8d6 308c 	ldr.w	r3, [r6, #140]	; 0x8c
 8017cf8:	9302      	str	r3, [sp, #8]
 8017cfa:	e9dd 3104 	ldrd	r3, r1, [sp, #16]
 8017cfe:	47c0      	blx	r8
 8017d00:	2301      	movs	r3, #1
 8017d02:	69e2      	ldr	r2, [r4, #28]
 8017d04:	f886 30b4 	strb.w	r3, [r6, #180]	; 0xb4
 8017d08:	2a00      	cmp	r2, #0
 8017d0a:	d1d4      	bne.n	8017cb6 <read_submessage_format+0x56>
 8017d0c:	e7d5      	b.n	8017cba <read_submessage_format+0x5a>
 8017d0e:	f8d6 30a4 	ldr.w	r3, [r6, #164]	; 0xa4
 8017d12:	2b00      	cmp	r3, #0
 8017d14:	d0f8      	beq.n	8017d08 <read_submessage_format+0xa8>
 8017d16:	a80c      	add	r0, sp, #48	; 0x30
 8017d18:	a906      	add	r1, sp, #24
 8017d1a:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
 8017d1e:	f003 f94f 	bl	801afc0 <uxr_deserialize_SampleIdentity>
 8017d22:	b9a0      	cbnz	r0, 8017d4e <read_submessage_format+0xee>
 8017d24:	69e2      	ldr	r2, [r4, #28]
 8017d26:	2a00      	cmp	r2, #0
 8017d28:	d1c5      	bne.n	8017cb6 <read_submessage_format+0x56>
 8017d2a:	e7c6      	b.n	8017cba <read_submessage_format+0x5a>
 8017d2c:	f8d6 30ac 	ldr.w	r3, [r6, #172]	; 0xac
 8017d30:	b13b      	cbz	r3, 8017d42 <read_submessage_format+0xe2>
 8017d32:	a906      	add	r1, sp, #24
 8017d34:	a80c      	add	r0, sp, #48	; 0x30
 8017d36:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
 8017d3a:	f002 fe15 	bl	801a968 <uxr_deserialize_BaseObjectRequest>
 8017d3e:	bb60      	cbnz	r0, 8017d9a <read_submessage_format+0x13a>
 8017d40:	69e2      	ldr	r2, [r4, #28]
 8017d42:	68a3      	ldr	r3, [r4, #8]
 8017d44:	442b      	add	r3, r5
 8017d46:	60a3      	str	r3, [r4, #8]
 8017d48:	2a00      	cmp	r2, #0
 8017d4a:	d1b4      	bne.n	8017cb6 <read_submessage_format+0x56>
 8017d4c:	e7b5      	b.n	8017cba <read_submessage_format+0x5a>
 8017d4e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8017d50:	a80c      	add	r0, sp, #48	; 0x30
 8017d52:	eba8 0803 	sub.w	r8, r8, r3
 8017d56:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	; 0x34
 8017d5a:	44a8      	add	r8, r5
 8017d5c:	1a52      	subs	r2, r2, r1
 8017d5e:	f7fb f92f 	bl	8012fc0 <ucdr_init_buffer>
 8017d62:	a80c      	add	r0, sp, #48	; 0x30
 8017d64:	fa1f f888 	uxth.w	r8, r8
 8017d68:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 8017d6c:	f7fb f8fc 	bl	8012f68 <ucdr_set_on_full_buffer_callback>
 8017d70:	ab0c      	add	r3, sp, #48	; 0x30
 8017d72:	2108      	movs	r1, #8
 8017d74:	f8cd 8004 	str.w	r8, [sp, #4]
 8017d78:	9300      	str	r3, [sp, #0]
 8017d7a:	463a      	mov	r2, r7
 8017d7c:	f88d 1016 	strb.w	r1, [sp, #22]
 8017d80:	ab06      	add	r3, sp, #24
 8017d82:	f8d6 10a8 	ldr.w	r1, [r6, #168]	; 0xa8
 8017d86:	4630      	mov	r0, r6
 8017d88:	9102      	str	r1, [sp, #8]
 8017d8a:	9905      	ldr	r1, [sp, #20]
 8017d8c:	f8d6 70a4 	ldr.w	r7, [r6, #164]	; 0xa4
 8017d90:	47b8      	blx	r7
 8017d92:	2301      	movs	r3, #1
 8017d94:	f886 30b4 	strb.w	r3, [r6, #180]	; 0xb4
 8017d98:	e7c4      	b.n	8017d24 <read_submessage_format+0xc4>
 8017d9a:	e9dd 210d 	ldrd	r2, r1, [sp, #52]	; 0x34
 8017d9e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8017da0:	a80c      	add	r0, sp, #48	; 0x30
 8017da2:	1a52      	subs	r2, r2, r1
 8017da4:	eba8 0803 	sub.w	r8, r8, r3
 8017da8:	f7fb f90a 	bl	8012fc0 <ucdr_init_buffer>
 8017dac:	a80c      	add	r0, sp, #48	; 0x30
 8017dae:	44a8      	add	r8, r5
 8017db0:	e9d4 1206 	ldrd	r1, r2, [r4, #24]
 8017db4:	f7fb f8d8 	bl	8012f68 <ucdr_set_on_full_buffer_callback>
 8017db8:	ab0c      	add	r3, sp, #48	; 0x30
 8017dba:	f89d 1018 	ldrb.w	r1, [sp, #24]
 8017dbe:	fa1f f888 	uxth.w	r8, r8
 8017dc2:	9300      	str	r3, [sp, #0]
 8017dc4:	463a      	mov	r2, r7
 8017dc6:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8017dca:	4630      	mov	r0, r6
 8017dcc:	f8cd 8004 	str.w	r8, [sp, #4]
 8017dd0:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8017dd4:	2107      	movs	r1, #7
 8017dd6:	f88d 1016 	strb.w	r1, [sp, #22]
 8017dda:	b29b      	uxth	r3, r3
 8017ddc:	f8d6 10b0 	ldr.w	r1, [r6, #176]	; 0xb0
 8017de0:	9102      	str	r1, [sp, #8]
 8017de2:	9905      	ldr	r1, [sp, #20]
 8017de4:	f8d6 70ac 	ldr.w	r7, [r6, #172]	; 0xac
 8017de8:	47b8      	blx	r7
 8017dea:	2301      	movs	r3, #1
 8017dec:	f886 30b4 	strb.w	r3, [r6, #180]	; 0xb4
 8017df0:	e7a6      	b.n	8017d40 <read_submessage_format+0xe0>
 8017df2:	bf00      	nop

08017df4 <on_get_fragmentation_info>:
 8017df4:	b500      	push	{lr}
 8017df6:	b08b      	sub	sp, #44	; 0x2c
 8017df8:	4601      	mov	r1, r0
 8017dfa:	2204      	movs	r2, #4
 8017dfc:	a802      	add	r0, sp, #8
 8017dfe:	f7fb f8df 	bl	8012fc0 <ucdr_init_buffer>
 8017e02:	f10d 0305 	add.w	r3, sp, #5
 8017e06:	f10d 0206 	add.w	r2, sp, #6
 8017e0a:	a901      	add	r1, sp, #4
 8017e0c:	a802      	add	r0, sp, #8
 8017e0e:	f001 fe5d 	bl	8019acc <uxr_read_submessage_header>
 8017e12:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8017e16:	2b0d      	cmp	r3, #13
 8017e18:	d003      	beq.n	8017e22 <on_get_fragmentation_info+0x2e>
 8017e1a:	2000      	movs	r0, #0
 8017e1c:	b00b      	add	sp, #44	; 0x2c
 8017e1e:	f85d fb04 	ldr.w	pc, [sp], #4
 8017e22:	f89d 3005 	ldrb.w	r3, [sp, #5]
 8017e26:	f013 0f02 	tst.w	r3, #2
 8017e2a:	bf14      	ite	ne
 8017e2c:	2002      	movne	r0, #2
 8017e2e:	2001      	moveq	r0, #1
 8017e30:	b00b      	add	sp, #44	; 0x2c
 8017e32:	f85d fb04 	ldr.w	pc, [sp], #4
 8017e36:	bf00      	nop

08017e38 <read_submessage_get_info>:
 8017e38:	b570      	push	{r4, r5, r6, lr}
 8017e3a:	2500      	movs	r5, #0
 8017e3c:	f5ad 7d34 	sub.w	sp, sp, #720	; 0x2d0
 8017e40:	460e      	mov	r6, r1
 8017e42:	4604      	mov	r4, r0
 8017e44:	f44f 7224 	mov.w	r2, #656	; 0x290
 8017e48:	4629      	mov	r1, r5
 8017e4a:	a810      	add	r0, sp, #64	; 0x40
 8017e4c:	9503      	str	r5, [sp, #12]
 8017e4e:	9504      	str	r5, [sp, #16]
 8017e50:	f008 fe20 	bl	8020a94 <memset>
 8017e54:	a903      	add	r1, sp, #12
 8017e56:	4630      	mov	r0, r6
 8017e58:	f002 ff26 	bl	801aca8 <uxr_deserialize_GET_INFO_Payload>
 8017e5c:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8017e60:	4620      	mov	r0, r4
 8017e62:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
 8017e66:	f001 f823 	bl	8018eb0 <uxr_session_header_offset>
 8017e6a:	462b      	mov	r3, r5
 8017e6c:	220c      	movs	r2, #12
 8017e6e:	a905      	add	r1, sp, #20
 8017e70:	9000      	str	r0, [sp, #0]
 8017e72:	a808      	add	r0, sp, #32
 8017e74:	f7fb f892 	bl	8012f9c <ucdr_init_buffer_origin_offset>
 8017e78:	a910      	add	r1, sp, #64	; 0x40
 8017e7a:	a808      	add	r0, sp, #32
 8017e7c:	f002 ff88 	bl	801ad90 <uxr_serialize_INFO_Payload>
 8017e80:	9b08      	ldr	r3, [sp, #32]
 8017e82:	462a      	mov	r2, r5
 8017e84:	4629      	mov	r1, r5
 8017e86:	4620      	mov	r0, r4
 8017e88:	f000 ffbe 	bl	8018e08 <uxr_stamp_session_header>
 8017e8c:	a808      	add	r0, sp, #32
 8017e8e:	f7fb f8c5 	bl	801301c <ucdr_buffer_length>
 8017e92:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8017e94:	4602      	mov	r2, r0
 8017e96:	a905      	add	r1, sp, #20
 8017e98:	e9d3 0400 	ldrd	r0, r4, [r3]
 8017e9c:	47a0      	blx	r4
 8017e9e:	f50d 7d34 	add.w	sp, sp, #720	; 0x2d0
 8017ea2:	bd70      	pop	{r4, r5, r6, pc}

08017ea4 <write_submessage_acknack.isra.0>:
 8017ea4:	b570      	push	{r4, r5, r6, lr}
 8017ea6:	b092      	sub	sp, #72	; 0x48
 8017ea8:	4605      	mov	r5, r0
 8017eaa:	460e      	mov	r6, r1
 8017eac:	4614      	mov	r4, r2
 8017eae:	f000 ffff 	bl	8018eb0 <uxr_session_header_offset>
 8017eb2:	a905      	add	r1, sp, #20
 8017eb4:	9000      	str	r0, [sp, #0]
 8017eb6:	2300      	movs	r3, #0
 8017eb8:	a80a      	add	r0, sp, #40	; 0x28
 8017eba:	2211      	movs	r2, #17
 8017ebc:	f7fb f86e 	bl	8012f9c <ucdr_init_buffer_origin_offset>
 8017ec0:	2218      	movs	r2, #24
 8017ec2:	2300      	movs	r3, #0
 8017ec4:	210a      	movs	r1, #10
 8017ec6:	fb02 5404 	mla	r4, r2, r4, r5
 8017eca:	a80a      	add	r0, sp, #40	; 0x28
 8017ecc:	2205      	movs	r2, #5
 8017ece:	3450      	adds	r4, #80	; 0x50
 8017ed0:	f001 fde2 	bl	8019a98 <uxr_buffer_submessage_header>
 8017ed4:	a903      	add	r1, sp, #12
 8017ed6:	4620      	mov	r0, r4
 8017ed8:	f006 fb50 	bl	801e57c <uxr_compute_acknack>
 8017edc:	ba40      	rev16	r0, r0
 8017ede:	a903      	add	r1, sp, #12
 8017ee0:	f88d 6010 	strb.w	r6, [sp, #16]
 8017ee4:	f8ad 000e 	strh.w	r0, [sp, #14]
 8017ee8:	a80a      	add	r0, sp, #40	; 0x28
 8017eea:	f002 ffc3 	bl	801ae74 <uxr_serialize_ACKNACK_Payload>
 8017eee:	2200      	movs	r2, #0
 8017ef0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017ef2:	4628      	mov	r0, r5
 8017ef4:	4611      	mov	r1, r2
 8017ef6:	f000 ff87 	bl	8018e08 <uxr_stamp_session_header>
 8017efa:	a80a      	add	r0, sp, #40	; 0x28
 8017efc:	f7fb f88e 	bl	801301c <ucdr_buffer_length>
 8017f00:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8017f02:	4602      	mov	r2, r0
 8017f04:	a905      	add	r1, sp, #20
 8017f06:	e9d3 0400 	ldrd	r0, r4, [r3]
 8017f0a:	47a0      	blx	r4
 8017f0c:	b012      	add	sp, #72	; 0x48
 8017f0e:	bd70      	pop	{r4, r5, r6, pc}

08017f10 <uxr_init_session>:
 8017f10:	ed9f 7b0d 	vldr	d7, [pc, #52]	; 8017f48 <uxr_init_session+0x38>
 8017f14:	2300      	movs	r3, #0
 8017f16:	b510      	push	{r4, lr}
 8017f18:	4604      	mov	r4, r0
 8017f1a:	f880 30a0 	strb.w	r3, [r0, #160]	; 0xa0
 8017f1e:	e9c0 131c 	strd	r1, r3, [r0, #112]	; 0x70
 8017f22:	e9c0 331e 	strd	r3, r3, [r0, #120]	; 0x78
 8017f26:	e9c0 3320 	strd	r3, r3, [r0, #128]	; 0x80
 8017f2a:	e9c0 3322 	strd	r3, r3, [r0, #136]	; 0x88
 8017f2e:	e9c0 3324 	strd	r3, r3, [r0, #144]	; 0x90
 8017f32:	ed80 7b26 	vstr	d7, [r0, #152]	; 0x98
 8017f36:	2181      	movs	r1, #129	; 0x81
 8017f38:	f000 feca 	bl	8018cd0 <uxr_init_session_info>
 8017f3c:	f104 0008 	add.w	r0, r4, #8
 8017f40:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017f44:	f001 bcc4 	b.w	80198d0 <uxr_init_stream_storage>
	...

08017f50 <uxr_set_status_callback>:
 8017f50:	e9c0 1220 	strd	r1, r2, [r0, #128]	; 0x80
 8017f54:	4770      	bx	lr
 8017f56:	bf00      	nop

08017f58 <uxr_set_topic_callback>:
 8017f58:	e9c0 1222 	strd	r1, r2, [r0, #136]	; 0x88
 8017f5c:	4770      	bx	lr
 8017f5e:	bf00      	nop

08017f60 <uxr_set_request_callback>:
 8017f60:	e9c0 1229 	strd	r1, r2, [r0, #164]	; 0xa4
 8017f64:	4770      	bx	lr
 8017f66:	bf00      	nop

08017f68 <uxr_set_reply_callback>:
 8017f68:	e9c0 122b 	strd	r1, r2, [r0, #172]	; 0xac
 8017f6c:	4770      	bx	lr
 8017f6e:	bf00      	nop

08017f70 <uxr_create_output_best_effort_stream>:
 8017f70:	b510      	push	{r4, lr}
 8017f72:	4604      	mov	r4, r0
 8017f74:	b084      	sub	sp, #16
 8017f76:	e9cd 2100 	strd	r2, r1, [sp]
 8017f7a:	f000 ff99 	bl	8018eb0 <uxr_session_header_offset>
 8017f7e:	4603      	mov	r3, r0
 8017f80:	f104 0008 	add.w	r0, r4, #8
 8017f84:	e9dd 2100 	ldrd	r2, r1, [sp]
 8017f88:	b004      	add	sp, #16
 8017f8a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8017f8e:	f001 bce5 	b.w	801995c <uxr_add_output_best_effort_buffer>
 8017f92:	bf00      	nop

08017f94 <uxr_create_output_reliable_stream>:
 8017f94:	b530      	push	{r4, r5, lr}
 8017f96:	b089      	sub	sp, #36	; 0x24
 8017f98:	4604      	mov	r4, r0
 8017f9a:	e9cd 2104 	strd	r2, r1, [sp, #16]
 8017f9e:	9303      	str	r3, [sp, #12]
 8017fa0:	f000 ff86 	bl	8018eb0 <uxr_session_header_offset>
 8017fa4:	4605      	mov	r5, r0
 8017fa6:	9905      	ldr	r1, [sp, #20]
 8017fa8:	f104 0008 	add.w	r0, r4, #8
 8017fac:	9500      	str	r5, [sp, #0]
 8017fae:	e9dd 3203 	ldrd	r3, r2, [sp, #12]
 8017fb2:	f001 fce7 	bl	8019984 <uxr_add_output_reliable_buffer>
 8017fb6:	2200      	movs	r2, #0
 8017fb8:	fa5f fc80 	uxtb.w	ip, r0
 8017fbc:	f3c0 2407 	ubfx	r4, r0, #8, #8
 8017fc0:	f3c0 4107 	ubfx	r1, r0, #16, #8
 8017fc4:	0e03      	lsrs	r3, r0, #24
 8017fc6:	f36c 0207 	bfi	r2, ip, #0, #8
 8017fca:	f364 220f 	bfi	r2, r4, #8, #8
 8017fce:	f361 4217 	bfi	r2, r1, #16, #8
 8017fd2:	f363 621f 	bfi	r2, r3, #24, #8
 8017fd6:	4610      	mov	r0, r2
 8017fd8:	b009      	add	sp, #36	; 0x24
 8017fda:	bd30      	pop	{r4, r5, pc}

08017fdc <uxr_create_input_best_effort_stream>:
 8017fdc:	b082      	sub	sp, #8
 8017fde:	3008      	adds	r0, #8
 8017fe0:	b002      	add	sp, #8
 8017fe2:	f001 bce9 	b.w	80199b8 <uxr_add_input_best_effort_buffer>
 8017fe6:	bf00      	nop

08017fe8 <uxr_create_input_reliable_stream>:
 8017fe8:	b510      	push	{r4, lr}
 8017fea:	4c0c      	ldr	r4, [pc, #48]	; (801801c <uxr_create_input_reliable_stream+0x34>)
 8017fec:	b084      	sub	sp, #16
 8017fee:	3008      	adds	r0, #8
 8017ff0:	9400      	str	r4, [sp, #0]
 8017ff2:	f001 fcf7 	bl	80199e4 <uxr_add_input_reliable_buffer>
 8017ff6:	2200      	movs	r2, #0
 8017ff8:	fa5f fe80 	uxtb.w	lr, r0
 8017ffc:	f3c0 2c07 	ubfx	ip, r0, #8, #8
 8018000:	f3c0 4107 	ubfx	r1, r0, #16, #8
 8018004:	0e03      	lsrs	r3, r0, #24
 8018006:	f36e 0207 	bfi	r2, lr, #0, #8
 801800a:	f36c 220f 	bfi	r2, ip, #8, #8
 801800e:	f361 4217 	bfi	r2, r1, #16, #8
 8018012:	f363 621f 	bfi	r2, r3, #24, #8
 8018016:	4610      	mov	r0, r2
 8018018:	b004      	add	sp, #16
 801801a:	bd10      	pop	{r4, pc}
 801801c:	08017df5 	.word	0x08017df5

08018020 <uxr_epoch_nanos>:
 8018020:	b510      	push	{r4, lr}
 8018022:	4604      	mov	r4, r0
 8018024:	f001 fd9a 	bl	8019b5c <uxr_nanos>
 8018028:	e9d4 3226 	ldrd	r3, r2, [r4, #152]	; 0x98
 801802c:	1ac0      	subs	r0, r0, r3
 801802e:	eb61 0102 	sbc.w	r1, r1, r2
 8018032:	bd10      	pop	{r4, pc}

08018034 <uxr_flash_output_streams>:
 8018034:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018038:	7e03      	ldrb	r3, [r0, #24]
 801803a:	b084      	sub	sp, #16
 801803c:	4604      	mov	r4, r0
 801803e:	b1fb      	cbz	r3, 8018080 <uxr_flash_output_streams+0x4c>
 8018040:	f04f 0900 	mov.w	r9, #0
 8018044:	f10d 0802 	add.w	r8, sp, #2
 8018048:	af03      	add	r7, sp, #12
 801804a:	ae02      	add	r6, sp, #8
 801804c:	4648      	mov	r0, r9
 801804e:	2201      	movs	r2, #1
 8018050:	eb04 1500 	add.w	r5, r4, r0, lsl #4
 8018054:	4611      	mov	r1, r2
 8018056:	3508      	adds	r5, #8
 8018058:	f001 fbe0 	bl	801981c <uxr_stream_id>
 801805c:	4684      	mov	ip, r0
 801805e:	4643      	mov	r3, r8
 8018060:	463a      	mov	r2, r7
 8018062:	4631      	mov	r1, r6
 8018064:	4628      	mov	r0, r5
 8018066:	f8cd c004 	str.w	ip, [sp, #4]
 801806a:	f006 fb11 	bl	801e690 <uxr_prepare_best_effort_buffer_to_send>
 801806e:	2800      	cmp	r0, #0
 8018070:	d13d      	bne.n	80180ee <uxr_flash_output_streams+0xba>
 8018072:	f109 0901 	add.w	r9, r9, #1
 8018076:	7e23      	ldrb	r3, [r4, #24]
 8018078:	fa5f f089 	uxtb.w	r0, r9
 801807c:	4283      	cmp	r3, r0
 801807e:	d8e6      	bhi.n	801804e <uxr_flash_output_streams+0x1a>
 8018080:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
 8018084:	b383      	cbz	r3, 80180e8 <uxr_flash_output_streams+0xb4>
 8018086:	f04f 0900 	mov.w	r9, #0
 801808a:	f10d 0802 	add.w	r8, sp, #2
 801808e:	af03      	add	r7, sp, #12
 8018090:	ae02      	add	r6, sp, #8
 8018092:	4648      	mov	r0, r9
 8018094:	eb00 0580 	add.w	r5, r0, r0, lsl #2
 8018098:	2201      	movs	r2, #1
 801809a:	2102      	movs	r1, #2
 801809c:	eb04 05c5 	add.w	r5, r4, r5, lsl #3
 80180a0:	f001 fbbc 	bl	801981c <uxr_stream_id>
 80180a4:	9001      	str	r0, [sp, #4]
 80180a6:	3520      	adds	r5, #32
 80180a8:	e00c      	b.n	80180c4 <uxr_flash_output_streams+0x90>
 80180aa:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 80180ae:	f89d 1004 	ldrb.w	r1, [sp, #4]
 80180b2:	9b02      	ldr	r3, [sp, #8]
 80180b4:	f000 fea8 	bl	8018e08 <uxr_stamp_session_header>
 80180b8:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80180ba:	e9dd 1202 	ldrd	r1, r2, [sp, #8]
 80180be:	e9d3 0a00 	ldrd	r0, sl, [r3]
 80180c2:	47d0      	blx	sl
 80180c4:	4643      	mov	r3, r8
 80180c6:	463a      	mov	r2, r7
 80180c8:	4631      	mov	r1, r6
 80180ca:	4628      	mov	r0, r5
 80180cc:	f006 fd04 	bl	801ead8 <uxr_prepare_next_reliable_buffer_to_send>
 80180d0:	4603      	mov	r3, r0
 80180d2:	4620      	mov	r0, r4
 80180d4:	2b00      	cmp	r3, #0
 80180d6:	d1e8      	bne.n	80180aa <uxr_flash_output_streams+0x76>
 80180d8:	f109 0901 	add.w	r9, r9, #1
 80180dc:	f894 3048 	ldrb.w	r3, [r4, #72]	; 0x48
 80180e0:	fa5f f089 	uxtb.w	r0, r9
 80180e4:	4283      	cmp	r3, r0
 80180e6:	d8d5      	bhi.n	8018094 <uxr_flash_output_streams+0x60>
 80180e8:	b004      	add	sp, #16
 80180ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80180ee:	9b02      	ldr	r3, [sp, #8]
 80180f0:	4620      	mov	r0, r4
 80180f2:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 80180f6:	f109 0901 	add.w	r9, r9, #1
 80180fa:	f89d 1004 	ldrb.w	r1, [sp, #4]
 80180fe:	f000 fe83 	bl	8018e08 <uxr_stamp_session_header>
 8018102:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8018104:	9a03      	ldr	r2, [sp, #12]
 8018106:	685d      	ldr	r5, [r3, #4]
 8018108:	6818      	ldr	r0, [r3, #0]
 801810a:	9902      	ldr	r1, [sp, #8]
 801810c:	47a8      	blx	r5
 801810e:	7e23      	ldrb	r3, [r4, #24]
 8018110:	fa5f f089 	uxtb.w	r0, r9
 8018114:	4283      	cmp	r3, r0
 8018116:	d89a      	bhi.n	801804e <uxr_flash_output_streams+0x1a>
 8018118:	e7b2      	b.n	8018080 <uxr_flash_output_streams+0x4c>
 801811a:	bf00      	nop

0801811c <read_submessage_info>:
 801811c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018120:	460d      	mov	r5, r1
 8018122:	f5ad 7d24 	sub.w	sp, sp, #656	; 0x290
 8018126:	4606      	mov	r6, r0
 8018128:	4669      	mov	r1, sp
 801812a:	4628      	mov	r0, r5
 801812c:	f002 fcce 	bl	801aacc <uxr_deserialize_BaseObjectReply>
 8018130:	4604      	mov	r4, r0
 8018132:	a902      	add	r1, sp, #8
 8018134:	4628      	mov	r0, r5
 8018136:	f89d 7005 	ldrb.w	r7, [sp, #5]
 801813a:	f7f9 fc51 	bl	80119e0 <ucdr_deserialize_bool>
 801813e:	f89d 3008 	ldrb.w	r3, [sp, #8]
 8018142:	4004      	ands	r4, r0
 8018144:	b2e4      	uxtb	r4, r4
 8018146:	b95b      	cbnz	r3, 8018160 <read_submessage_info+0x44>
 8018148:	a987      	add	r1, sp, #540	; 0x21c
 801814a:	4628      	mov	r0, r5
 801814c:	f7f9 fc48 	bl	80119e0 <ucdr_deserialize_bool>
 8018150:	f89d 321c 	ldrb.w	r3, [sp, #540]	; 0x21c
 8018154:	4680      	mov	r8, r0
 8018156:	b94b      	cbnz	r3, 801816c <read_submessage_info+0x50>
 8018158:	f50d 7d24 	add.w	sp, sp, #656	; 0x290
 801815c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018160:	a903      	add	r1, sp, #12
 8018162:	4628      	mov	r0, r5
 8018164:	f002 fb5e 	bl	801a824 <uxr_deserialize_ObjectVariant>
 8018168:	4004      	ands	r4, r0
 801816a:	e7ed      	b.n	8018148 <read_submessage_info+0x2c>
 801816c:	a988      	add	r1, sp, #544	; 0x220
 801816e:	4628      	mov	r0, r5
 8018170:	f7f9 fc64 	bl	8011a3c <ucdr_deserialize_uint8_t>
 8018174:	ea14 0f08 	tst.w	r4, r8
 8018178:	d0ee      	beq.n	8018158 <read_submessage_info+0x3c>
 801817a:	2800      	cmp	r0, #0
 801817c:	d0ec      	beq.n	8018158 <read_submessage_info+0x3c>
 801817e:	f89d 3220 	ldrb.w	r3, [sp, #544]	; 0x220
 8018182:	2b0d      	cmp	r3, #13
 8018184:	d1e8      	bne.n	8018158 <read_submessage_info+0x3c>
 8018186:	a98a      	add	r1, sp, #552	; 0x228
 8018188:	4628      	mov	r0, r5
 801818a:	f7fa f9fd 	bl	8012588 <ucdr_deserialize_int16_t>
 801818e:	b138      	cbz	r0, 80181a0 <read_submessage_info+0x84>
 8018190:	f9bd 3228 	ldrsh.w	r3, [sp, #552]	; 0x228
 8018194:	2b00      	cmp	r3, #0
 8018196:	dd06      	ble.n	80181a6 <read_submessage_info+0x8a>
 8018198:	2f00      	cmp	r7, #0
 801819a:	bf14      	ite	ne
 801819c:	2001      	movne	r0, #1
 801819e:	2002      	moveq	r0, #2
 80181a0:	f886 00b5 	strb.w	r0, [r6, #181]	; 0xb5
 80181a4:	e7d8      	b.n	8018158 <read_submessage_info+0x3c>
 80181a6:	2000      	movs	r0, #0
 80181a8:	e7fa      	b.n	80181a0 <read_submessage_info+0x84>
 80181aa:	bf00      	nop

080181ac <read_submessage_list>:
 80181ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80181b0:	4604      	mov	r4, r0
 80181b2:	b097      	sub	sp, #92	; 0x5c
 80181b4:	460d      	mov	r5, r1
 80181b6:	4ec1      	ldr	r6, [pc, #772]	; (80184bc <read_submessage_list+0x310>)
 80181b8:	9209      	str	r2, [sp, #36]	; 0x24
 80181ba:	f10d 032f 	add.w	r3, sp, #47	; 0x2f
 80181be:	aa0c      	add	r2, sp, #48	; 0x30
 80181c0:	f10d 012e 	add.w	r1, sp, #46	; 0x2e
 80181c4:	4628      	mov	r0, r5
 80181c6:	f001 fc81 	bl	8019acc <uxr_read_submessage_header>
 80181ca:	2800      	cmp	r0, #0
 80181cc:	f000 8142 	beq.w	8018454 <read_submessage_list+0x2a8>
 80181d0:	f89d 302e 	ldrb.w	r3, [sp, #46]	; 0x2e
 80181d4:	f89d 2026 	ldrb.w	r2, [sp, #38]	; 0x26
 80181d8:	3b02      	subs	r3, #2
 80181da:	2b0d      	cmp	r3, #13
 80181dc:	d8ed      	bhi.n	80181ba <read_submessage_list+0xe>
 80181de:	a101      	add	r1, pc, #4	; (adr r1, 80181e4 <read_submessage_list+0x38>)
 80181e0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80181e4:	0801844b 	.word	0x0801844b
 80181e8:	080181bb 	.word	0x080181bb
 80181ec:	0801843b 	.word	0x0801843b
 80181f0:	080183d9 	.word	0x080183d9
 80181f4:	080183cf 	.word	0x080183cf
 80181f8:	080181bb 	.word	0x080181bb
 80181fc:	080181bb 	.word	0x080181bb
 8018200:	08018325 	.word	0x08018325
 8018204:	080182b7 	.word	0x080182b7
 8018208:	08018277 	.word	0x08018277
 801820c:	080181bb 	.word	0x080181bb
 8018210:	080181bb 	.word	0x080181bb
 8018214:	080181bb 	.word	0x080181bb
 8018218:	0801821d 	.word	0x0801821d
 801821c:	a910      	add	r1, sp, #64	; 0x40
 801821e:	4628      	mov	r0, r5
 8018220:	f002 fe7c 	bl	801af1c <uxr_deserialize_TIMESTAMP_REPLY_Payload>
 8018224:	f8d4 8090 	ldr.w	r8, [r4, #144]	; 0x90
 8018228:	f1b8 0f00 	cmp.w	r8, #0
 801822c:	f000 811a 	beq.w	8018464 <read_submessage_list+0x2b8>
 8018230:	f001 fc94 	bl	8019b5c <uxr_nanos>
 8018234:	4602      	mov	r2, r0
 8018236:	460b      	mov	r3, r1
 8018238:	f8d4 0094 	ldr.w	r0, [r4, #148]	; 0x94
 801823c:	2100      	movs	r1, #0
 801823e:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8018240:	9006      	str	r0, [sp, #24]
 8018242:	468c      	mov	ip, r1
 8018244:	9815      	ldr	r0, [sp, #84]	; 0x54
 8018246:	fbc7 0c06 	smlal	r0, ip, r7, r6
 801824a:	9f10      	ldr	r7, [sp, #64]	; 0x40
 801824c:	e9cd 0c04 	strd	r0, ip, [sp, #16]
 8018250:	468c      	mov	ip, r1
 8018252:	9811      	ldr	r0, [sp, #68]	; 0x44
 8018254:	fbc7 0c06 	smlal	r0, ip, r7, r6
 8018258:	e9cd 0c02 	strd	r0, ip, [sp, #8]
 801825c:	e9dd 7012 	ldrd	r7, r0, [sp, #72]	; 0x48
 8018260:	fbc7 0106 	smlal	r0, r1, r7, r6
 8018264:	e9cd 0100 	strd	r0, r1, [sp]
 8018268:	4620      	mov	r0, r4
 801826a:	47c0      	blx	r8
 801826c:	f04f 0301 	mov.w	r3, #1
 8018270:	f884 30a0 	strb.w	r3, [r4, #160]	; 0xa0
 8018274:	e7a1      	b.n	80181ba <read_submessage_list+0xe>
 8018276:	a910      	add	r1, sp, #64	; 0x40
 8018278:	4628      	mov	r0, r5
 801827a:	f002 fe3b 	bl	801aef4 <uxr_deserialize_HEARTBEAT_Payload>
 801827e:	2100      	movs	r1, #0
 8018280:	f89d 0044 	ldrb.w	r0, [sp, #68]	; 0x44
 8018284:	f001 faf8 	bl	8019878 <uxr_stream_id_from_raw>
 8018288:	f3c0 2807 	ubfx	r8, r0, #8, #8
 801828c:	900f      	str	r0, [sp, #60]	; 0x3c
 801828e:	f104 0008 	add.w	r0, r4, #8
 8018292:	4641      	mov	r1, r8
 8018294:	f001 fbde 	bl	8019a54 <uxr_get_input_reliable_stream>
 8018298:	2800      	cmp	r0, #0
 801829a:	d08e      	beq.n	80181ba <read_submessage_list+0xe>
 801829c:	f8bd 1040 	ldrh.w	r1, [sp, #64]	; 0x40
 80182a0:	f8bd 2042 	ldrh.w	r2, [sp, #66]	; 0x42
 80182a4:	f006 f95e 	bl	801e564 <uxr_process_heartbeat>
 80182a8:	4642      	mov	r2, r8
 80182aa:	f89d 103c 	ldrb.w	r1, [sp, #60]	; 0x3c
 80182ae:	4620      	mov	r0, r4
 80182b0:	f7ff fdf8 	bl	8017ea4 <write_submessage_acknack.isra.0>
 80182b4:	e781      	b.n	80181ba <read_submessage_list+0xe>
 80182b6:	a910      	add	r1, sp, #64	; 0x40
 80182b8:	4628      	mov	r0, r5
 80182ba:	f002 fdf3 	bl	801aea4 <uxr_deserialize_ACKNACK_Payload>
 80182be:	2100      	movs	r1, #0
 80182c0:	f89d 0044 	ldrb.w	r0, [sp, #68]	; 0x44
 80182c4:	f001 fad8 	bl	8019878 <uxr_stream_id_from_raw>
 80182c8:	f3c0 2107 	ubfx	r1, r0, #8, #8
 80182cc:	900d      	str	r0, [sp, #52]	; 0x34
 80182ce:	f104 0008 	add.w	r0, r4, #8
 80182d2:	f001 fba9 	bl	8019a28 <uxr_get_output_reliable_stream>
 80182d6:	4680      	mov	r8, r0
 80182d8:	2800      	cmp	r0, #0
 80182da:	f43f af6e 	beq.w	80181ba <read_submessage_list+0xe>
 80182de:	f89d 3042 	ldrb.w	r3, [sp, #66]	; 0x42
 80182e2:	f10d 0a38 	add.w	sl, sp, #56	; 0x38
 80182e6:	f89d 1043 	ldrb.w	r1, [sp, #67]	; 0x43
 80182ea:	f8bd 2040 	ldrh.w	r2, [sp, #64]	; 0x40
 80182ee:	eb01 2103 	add.w	r1, r1, r3, lsl #8
 80182f2:	b289      	uxth	r1, r1
 80182f4:	f006 fc98 	bl	801ec28 <uxr_process_acknack>
 80182f8:	4640      	mov	r0, r8
 80182fa:	f006 fc59 	bl	801ebb0 <uxr_begin_output_nack_buffer_it>
 80182fe:	f8ad 0032 	strh.w	r0, [sp, #50]	; 0x32
 8018302:	e005      	b.n	8018310 <read_submessage_list+0x164>
 8018304:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8018306:	e9dd 120e 	ldrd	r1, r2, [sp, #56]	; 0x38
 801830a:	e9d3 0900 	ldrd	r0, r9, [r3]
 801830e:	47c8      	blx	r9
 8018310:	f10d 0332 	add.w	r3, sp, #50	; 0x32
 8018314:	aa0f      	add	r2, sp, #60	; 0x3c
 8018316:	4651      	mov	r1, sl
 8018318:	4640      	mov	r0, r8
 801831a:	f006 fc4b 	bl	801ebb4 <uxr_next_reliable_nack_buffer_to_send>
 801831e:	2800      	cmp	r0, #0
 8018320:	d1f0      	bne.n	8018304 <read_submessage_list+0x158>
 8018322:	e74a      	b.n	80181ba <read_submessage_list+0xe>
 8018324:	f89d 3025 	ldrb.w	r3, [sp, #37]	; 0x25
 8018328:	f10d 0a38 	add.w	sl, sp, #56	; 0x38
 801832c:	f8bd 8030 	ldrh.w	r8, [sp, #48]	; 0x30
 8018330:	4628      	mov	r0, r5
 8018332:	f88d 3035 	strb.w	r3, [sp, #53]	; 0x35
 8018336:	4651      	mov	r1, sl
 8018338:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
 801833c:	f1a8 0804 	sub.w	r8, r8, #4
 8018340:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
 8018344:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
 8018348:	fa1f f888 	uxth.w	r8, r8
 801834c:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 8018350:	f009 090e 	and.w	r9, r9, #14
 8018354:	f88d 2036 	strb.w	r2, [sp, #54]	; 0x36
 8018358:	f88d 3034 	strb.w	r3, [sp, #52]	; 0x34
 801835c:	f002 fb04 	bl	801a968 <uxr_deserialize_BaseObjectRequest>
 8018360:	4650      	mov	r0, sl
 8018362:	a90f      	add	r1, sp, #60	; 0x3c
 8018364:	f10d 0232 	add.w	r2, sp, #50	; 0x32
 8018368:	f000 fdca 	bl	8018f00 <uxr_parse_base_object_request>
 801836c:	990f      	ldr	r1, [sp, #60]	; 0x3c
 801836e:	f8d4 b080 	ldr.w	fp, [r4, #128]	; 0x80
 8018372:	f8bd a032 	ldrh.w	sl, [sp, #50]	; 0x32
 8018376:	9110      	str	r1, [sp, #64]	; 0x40
 8018378:	f1bb 0f00 	cmp.w	fp, #0
 801837c:	d006      	beq.n	801838c <read_submessage_list+0x1e0>
 801837e:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8018382:	4652      	mov	r2, sl
 8018384:	4620      	mov	r0, r4
 8018386:	9300      	str	r3, [sp, #0]
 8018388:	2300      	movs	r3, #0
 801838a:	47d8      	blx	fp
 801838c:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 801838e:	b182      	cbz	r2, 80183b2 <read_submessage_list+0x206>
 8018390:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8018392:	f04f 0c00 	mov.w	ip, #0
 8018396:	3902      	subs	r1, #2
 8018398:	e003      	b.n	80183a2 <read_submessage_list+0x1f6>
 801839a:	f10c 0c01 	add.w	ip, ip, #1
 801839e:	4594      	cmp	ip, r2
 80183a0:	d007      	beq.n	80183b2 <read_submessage_list+0x206>
 80183a2:	f831 3f02 	ldrh.w	r3, [r1, #2]!
 80183a6:	4553      	cmp	r3, sl
 80183a8:	d1f7      	bne.n	801839a <read_submessage_list+0x1ee>
 80183aa:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 80183ac:	2200      	movs	r2, #0
 80183ae:	f803 200c 	strb.w	r2, [r3, ip]
 80183b2:	f8bd 1032 	ldrh.w	r1, [sp, #50]	; 0x32
 80183b6:	464b      	mov	r3, r9
 80183b8:	4642      	mov	r2, r8
 80183ba:	4620      	mov	r0, r4
 80183bc:	9102      	str	r1, [sp, #8]
 80183be:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80183c0:	9101      	str	r1, [sp, #4]
 80183c2:	990d      	ldr	r1, [sp, #52]	; 0x34
 80183c4:	9100      	str	r1, [sp, #0]
 80183c6:	4629      	mov	r1, r5
 80183c8:	f7ff fc4a 	bl	8017c60 <read_submessage_format>
 80183cc:	e6f5      	b.n	80181ba <read_submessage_list+0xe>
 80183ce:	4629      	mov	r1, r5
 80183d0:	4620      	mov	r0, r4
 80183d2:	f7ff fea3 	bl	801811c <read_submessage_info>
 80183d6:	e6f0      	b.n	80181ba <read_submessage_list+0xe>
 80183d8:	2a00      	cmp	r2, #0
 80183da:	d03e      	beq.n	801845a <read_submessage_list+0x2ae>
 80183dc:	a910      	add	r1, sp, #64	; 0x40
 80183de:	4628      	mov	r0, r5
 80183e0:	f002 fcb8 	bl	801ad54 <uxr_deserialize_STATUS_Payload>
 80183e4:	a90e      	add	r1, sp, #56	; 0x38
 80183e6:	aa0d      	add	r2, sp, #52	; 0x34
 80183e8:	a810      	add	r0, sp, #64	; 0x40
 80183ea:	f000 fd89 	bl	8018f00 <uxr_parse_base_object_request>
 80183ee:	990e      	ldr	r1, [sp, #56]	; 0x38
 80183f0:	f8d4 a080 	ldr.w	sl, [r4, #128]	; 0x80
 80183f4:	f89d 9044 	ldrb.w	r9, [sp, #68]	; 0x44
 80183f8:	f8bd 8034 	ldrh.w	r8, [sp, #52]	; 0x34
 80183fc:	910f      	str	r1, [sp, #60]	; 0x3c
 80183fe:	f1ba 0f00 	cmp.w	sl, #0
 8018402:	d006      	beq.n	8018412 <read_submessage_list+0x266>
 8018404:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8018408:	4642      	mov	r2, r8
 801840a:	4620      	mov	r0, r4
 801840c:	9300      	str	r3, [sp, #0]
 801840e:	464b      	mov	r3, r9
 8018410:	47d0      	blx	sl
 8018412:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8018414:	2a00      	cmp	r2, #0
 8018416:	f43f aed0 	beq.w	80181ba <read_submessage_list+0xe>
 801841a:	6f60      	ldr	r0, [r4, #116]	; 0x74
 801841c:	2100      	movs	r1, #0
 801841e:	3802      	subs	r0, #2
 8018420:	e003      	b.n	801842a <read_submessage_list+0x27e>
 8018422:	3101      	adds	r1, #1
 8018424:	4291      	cmp	r1, r2
 8018426:	f43f aec8 	beq.w	80181ba <read_submessage_list+0xe>
 801842a:	f830 3f02 	ldrh.w	r3, [r0, #2]!
 801842e:	4543      	cmp	r3, r8
 8018430:	d1f7      	bne.n	8018422 <read_submessage_list+0x276>
 8018432:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8018434:	f803 9001 	strb.w	r9, [r3, r1]
 8018438:	e6bf      	b.n	80181ba <read_submessage_list+0xe>
 801843a:	2a00      	cmp	r2, #0
 801843c:	f47f aebd 	bne.w	80181ba <read_submessage_list+0xe>
 8018440:	4629      	mov	r1, r5
 8018442:	4620      	mov	r0, r4
 8018444:	f000 fca0 	bl	8018d88 <uxr_read_create_session_status>
 8018448:	e6b7      	b.n	80181ba <read_submessage_list+0xe>
 801844a:	4629      	mov	r1, r5
 801844c:	4620      	mov	r0, r4
 801844e:	f7ff fcf3 	bl	8017e38 <read_submessage_get_info>
 8018452:	e6b2      	b.n	80181ba <read_submessage_list+0xe>
 8018454:	b017      	add	sp, #92	; 0x5c
 8018456:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801845a:	4629      	mov	r1, r5
 801845c:	4620      	mov	r0, r4
 801845e:	f000 fca1 	bl	8018da4 <uxr_read_delete_session_status>
 8018462:	e6aa      	b.n	80181ba <read_submessage_list+0xe>
 8018464:	f001 fb7a 	bl	8019b5c <uxr_nanos>
 8018468:	4642      	mov	r2, r8
 801846a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 801846c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801846e:	fbc7 3206 	smlal	r3, r2, r7, r6
 8018472:	1818      	adds	r0, r3, r0
 8018474:	9f12      	ldr	r7, [sp, #72]	; 0x48
 8018476:	eb42 0101 	adc.w	r1, r2, r1
 801847a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 801847c:	4642      	mov	r2, r8
 801847e:	fbc7 3206 	smlal	r3, r2, r7, r6
 8018482:	469c      	mov	ip, r3
 8018484:	e9dd 3710 	ldrd	r3, r7, [sp, #64]	; 0x40
 8018488:	fbc3 7806 	smlal	r7, r8, r3, r6
 801848c:	4643      	mov	r3, r8
 801848e:	eb1c 0c07 	adds.w	ip, ip, r7
 8018492:	eb42 0203 	adc.w	r2, r2, r3
 8018496:	ebb0 030c 	subs.w	r3, r0, ip
 801849a:	eb61 0202 	sbc.w	r2, r1, r2
 801849e:	2a00      	cmp	r2, #0
 80184a0:	db08      	blt.n	80184b4 <read_submessage_list+0x308>
 80184a2:	085b      	lsrs	r3, r3, #1
 80184a4:	ea43 73c2 	orr.w	r3, r3, r2, lsl #31
 80184a8:	1052      	asrs	r2, r2, #1
 80184aa:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98
 80184ae:	f8c4 209c 	str.w	r2, [r4, #156]	; 0x9c
 80184b2:	e6db      	b.n	801826c <read_submessage_list+0xc0>
 80184b4:	3301      	adds	r3, #1
 80184b6:	f142 0200 	adc.w	r2, r2, #0
 80184ba:	e7f2      	b.n	80184a2 <read_submessage_list+0x2f6>
 80184bc:	3b9aca00 	.word	0x3b9aca00

080184c0 <listen_message_reliably>:
 80184c0:	1e0b      	subs	r3, r1, #0
 80184c2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80184c6:	bfb8      	it	lt
 80184c8:	f06f 4300 	mvnlt.w	r3, #2147483648	; 0x80000000
 80184cc:	b09d      	sub	sp, #116	; 0x74
 80184ce:	4680      	mov	r8, r0
 80184d0:	9305      	str	r3, [sp, #20]
 80184d2:	f001 fb27 	bl	8019b24 <uxr_millis>
 80184d6:	f898 2048 	ldrb.w	r2, [r8, #72]	; 0x48
 80184da:	4681      	mov	r9, r0
 80184dc:	2a00      	cmp	r2, #0
 80184de:	f000 809a 	beq.w	8018616 <listen_message_reliably+0x156>
 80184e2:	2600      	movs	r6, #0
 80184e4:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80184e8:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 80184ec:	460f      	mov	r7, r1
 80184ee:	4630      	mov	r0, r6
 80184f0:	9303      	str	r3, [sp, #12]
 80184f2:	e00e      	b.n	8018512 <listen_message_reliably+0x52>
 80184f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80184f6:	3601      	adds	r6, #1
 80184f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80184fa:	455a      	cmp	r2, fp
 80184fc:	9903      	ldr	r1, [sp, #12]
 80184fe:	b2f0      	uxtb	r0, r6
 8018500:	eb73 0101 	sbcs.w	r1, r3, r1
 8018504:	da01      	bge.n	801850a <listen_message_reliably+0x4a>
 8018506:	4693      	mov	fp, r2
 8018508:	9303      	str	r3, [sp, #12]
 801850a:	f898 3048 	ldrb.w	r3, [r8, #72]	; 0x48
 801850e:	4283      	cmp	r3, r0
 8018510:	d95f      	bls.n	80185d2 <listen_message_reliably+0x112>
 8018512:	eb00 0480 	add.w	r4, r0, r0, lsl #2
 8018516:	2102      	movs	r1, #2
 8018518:	2201      	movs	r2, #1
 801851a:	00e4      	lsls	r4, r4, #3
 801851c:	f001 f97e 	bl	801981c <uxr_stream_id>
 8018520:	4601      	mov	r1, r0
 8018522:	f104 0520 	add.w	r5, r4, #32
 8018526:	463b      	mov	r3, r7
 8018528:	464a      	mov	r2, r9
 801852a:	9109      	str	r1, [sp, #36]	; 0x24
 801852c:	4445      	add	r5, r8
 801852e:	4628      	mov	r0, r5
 8018530:	f006 fb12 	bl	801eb58 <uxr_update_output_stream_heartbeat_timestamp>
 8018534:	eb08 0304 	add.w	r3, r8, r4
 8018538:	2800      	cmp	r0, #0
 801853a:	d0db      	beq.n	80184f4 <listen_message_reliably+0x34>
 801853c:	f89d 5025 	ldrb.w	r5, [sp, #37]	; 0x25
 8018540:	f10d 0a50 	add.w	sl, sp, #80	; 0x50
 8018544:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 8018548:	4640      	mov	r0, r8
 801854a:	3501      	adds	r5, #1
 801854c:	4444      	add	r4, r8
 801854e:	9304      	str	r3, [sp, #16]
 8018550:	f000 fcae 	bl	8018eb0 <uxr_session_header_offset>
 8018554:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8018558:	2300      	movs	r3, #0
 801855a:	2211      	movs	r2, #17
 801855c:	a90c      	add	r1, sp, #48	; 0x30
 801855e:	eb08 05c5 	add.w	r5, r8, r5, lsl #3
 8018562:	9000      	str	r0, [sp, #0]
 8018564:	4650      	mov	r0, sl
 8018566:	3601      	adds	r6, #1
 8018568:	f7fa fd18 	bl	8012f9c <ucdr_init_buffer_origin_offset>
 801856c:	2300      	movs	r3, #0
 801856e:	2205      	movs	r2, #5
 8018570:	210b      	movs	r1, #11
 8018572:	4650      	mov	r0, sl
 8018574:	f001 fa90 	bl	8019a98 <uxr_buffer_submessage_header>
 8018578:	2101      	movs	r1, #1
 801857a:	8968      	ldrh	r0, [r5, #10]
 801857c:	f006 fbb0 	bl	801ece0 <uxr_seq_num_add>
 8018580:	892b      	ldrh	r3, [r5, #8]
 8018582:	4602      	mov	r2, r0
 8018584:	a90a      	add	r1, sp, #40	; 0x28
 8018586:	f8ad 302a 	strh.w	r3, [sp, #42]	; 0x2a
 801858a:	4650      	mov	r0, sl
 801858c:	9b04      	ldr	r3, [sp, #16]
 801858e:	f8ad 2028 	strh.w	r2, [sp, #40]	; 0x28
 8018592:	f88d 302c 	strb.w	r3, [sp, #44]	; 0x2c
 8018596:	f002 fc99 	bl	801aecc <uxr_serialize_HEARTBEAT_Payload>
 801859a:	2200      	movs	r2, #0
 801859c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801859e:	4640      	mov	r0, r8
 80185a0:	4611      	mov	r1, r2
 80185a2:	f000 fc31 	bl	8018e08 <uxr_stamp_session_header>
 80185a6:	4650      	mov	r0, sl
 80185a8:	f7fa fd38 	bl	801301c <ucdr_buffer_length>
 80185ac:	f8d8 3070 	ldr.w	r3, [r8, #112]	; 0x70
 80185b0:	4602      	mov	r2, r0
 80185b2:	a90c      	add	r1, sp, #48	; 0x30
 80185b4:	e9d3 0500 	ldrd	r0, r5, [r3]
 80185b8:	47a8      	blx	r5
 80185ba:	9903      	ldr	r1, [sp, #12]
 80185bc:	b2f0      	uxtb	r0, r6
 80185be:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	; 0x38
 80185c2:	455a      	cmp	r2, fp
 80185c4:	eb73 0101 	sbcs.w	r1, r3, r1
 80185c8:	db9d      	blt.n	8018506 <listen_message_reliably+0x46>
 80185ca:	f898 3048 	ldrb.w	r3, [r8, #72]	; 0x48
 80185ce:	4283      	cmp	r3, r0
 80185d0:	d89f      	bhi.n	8018512 <listen_message_reliably+0x52>
 80185d2:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80185d6:	9a03      	ldr	r2, [sp, #12]
 80185d8:	429a      	cmp	r2, r3
 80185da:	bf08      	it	eq
 80185dc:	f1bb 3fff 	cmpeq.w	fp, #4294967295	; 0xffffffff
 80185e0:	d019      	beq.n	8018616 <listen_message_reliably+0x156>
 80185e2:	ebab 0309 	sub.w	r3, fp, r9
 80185e6:	2b00      	cmp	r3, #0
 80185e8:	9d05      	ldr	r5, [sp, #20]
 80185ea:	f8d8 0070 	ldr.w	r0, [r8, #112]	; 0x70
 80185ee:	aa08      	add	r2, sp, #32
 80185f0:	bf08      	it	eq
 80185f2:	2301      	moveq	r3, #1
 80185f4:	a907      	add	r1, sp, #28
 80185f6:	6884      	ldr	r4, [r0, #8]
 80185f8:	429d      	cmp	r5, r3
 80185fa:	6800      	ldr	r0, [r0, #0]
 80185fc:	bfa8      	it	ge
 80185fe:	461d      	movge	r5, r3
 8018600:	462b      	mov	r3, r5
 8018602:	47a0      	blx	r4
 8018604:	b948      	cbnz	r0, 801861a <listen_message_reliably+0x15a>
 8018606:	9b05      	ldr	r3, [sp, #20]
 8018608:	1b5b      	subs	r3, r3, r5
 801860a:	2b00      	cmp	r3, #0
 801860c:	9305      	str	r3, [sp, #20]
 801860e:	f73f af60 	bgt.w	80184d2 <listen_message_reliably+0x12>
 8018612:	4604      	mov	r4, r0
 8018614:	e012      	b.n	801863c <listen_message_reliably+0x17c>
 8018616:	9b05      	ldr	r3, [sp, #20]
 8018618:	e7e5      	b.n	80185e6 <listen_message_reliably+0x126>
 801861a:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 801861e:	4604      	mov	r4, r0
 8018620:	2500      	movs	r5, #0
 8018622:	a80c      	add	r0, sp, #48	; 0x30
 8018624:	f7fa fccc 	bl	8012fc0 <ucdr_init_buffer>
 8018628:	f10d 031a 	add.w	r3, sp, #26
 801862c:	aa06      	add	r2, sp, #24
 801862e:	a90c      	add	r1, sp, #48	; 0x30
 8018630:	4640      	mov	r0, r8
 8018632:	f88d 5018 	strb.w	r5, [sp, #24]
 8018636:	f000 fbfb 	bl	8018e30 <uxr_read_session_header>
 801863a:	b918      	cbnz	r0, 8018644 <listen_message_reliably+0x184>
 801863c:	4620      	mov	r0, r4
 801863e:	b01d      	add	sp, #116	; 0x74
 8018640:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018644:	4629      	mov	r1, r5
 8018646:	f89d 0018 	ldrb.w	r0, [sp, #24]
 801864a:	f001 f915 	bl	8019878 <uxr_stream_id_from_raw>
 801864e:	f3c0 4607 	ubfx	r6, r0, #16, #8
 8018652:	f8bd a01a 	ldrh.w	sl, [sp, #26]
 8018656:	f3c0 2507 	ubfx	r5, r0, #8, #8
 801865a:	2e01      	cmp	r6, #1
 801865c:	e9cd 0009 	strd	r0, r0, [sp, #36]	; 0x24
 8018660:	d04b      	beq.n	80186fa <listen_message_reliably+0x23a>
 8018662:	2e02      	cmp	r6, #2
 8018664:	d00f      	beq.n	8018686 <listen_message_reliably+0x1c6>
 8018666:	2e00      	cmp	r6, #0
 8018668:	d1e8      	bne.n	801863c <listen_message_reliably+0x17c>
 801866a:	4631      	mov	r1, r6
 801866c:	4630      	mov	r0, r6
 801866e:	f001 f903 	bl	8019878 <uxr_stream_id_from_raw>
 8018672:	4602      	mov	r2, r0
 8018674:	a90c      	add	r1, sp, #48	; 0x30
 8018676:	4640      	mov	r0, r8
 8018678:	920a      	str	r2, [sp, #40]	; 0x28
 801867a:	f7ff fd97 	bl	80181ac <read_submessage_list>
 801867e:	4620      	mov	r0, r4
 8018680:	b01d      	add	sp, #116	; 0x74
 8018682:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018686:	4629      	mov	r1, r5
 8018688:	f108 0008 	add.w	r0, r8, #8
 801868c:	f89d 9024 	ldrb.w	r9, [sp, #36]	; 0x24
 8018690:	f001 f9e0 	bl	8019a54 <uxr_get_input_reliable_stream>
 8018694:	4607      	mov	r7, r0
 8018696:	b338      	cbz	r0, 80186e8 <listen_message_reliably+0x228>
 8018698:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801869a:	a80c      	add	r0, sp, #48	; 0x30
 801869c:	9203      	str	r2, [sp, #12]
 801869e:	f7fa fcc1 	bl	8013024 <ucdr_buffer_remaining>
 80186a2:	4603      	mov	r3, r0
 80186a4:	f10d 0019 	add.w	r0, sp, #25
 80186a8:	9a03      	ldr	r2, [sp, #12]
 80186aa:	4651      	mov	r1, sl
 80186ac:	9000      	str	r0, [sp, #0]
 80186ae:	4638      	mov	r0, r7
 80186b0:	f005 fe5c 	bl	801e36c <uxr_receive_reliable_message>
 80186b4:	b1c0      	cbz	r0, 80186e8 <listen_message_reliably+0x228>
 80186b6:	f89d 3019 	ldrb.w	r3, [sp, #25]
 80186ba:	b393      	cbz	r3, 8018722 <listen_message_reliably+0x262>
 80186bc:	ae14      	add	r6, sp, #80	; 0x50
 80186be:	f04f 0a02 	mov.w	sl, #2
 80186c2:	e00a      	b.n	80186da <listen_message_reliably+0x21a>
 80186c4:	f88d 9028 	strb.w	r9, [sp, #40]	; 0x28
 80186c8:	4631      	mov	r1, r6
 80186ca:	f88d 5029 	strb.w	r5, [sp, #41]	; 0x29
 80186ce:	4640      	mov	r0, r8
 80186d0:	f88d a02a 	strb.w	sl, [sp, #42]	; 0x2a
 80186d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80186d6:	f7ff fd69 	bl	80181ac <read_submessage_list>
 80186da:	2204      	movs	r2, #4
 80186dc:	4631      	mov	r1, r6
 80186de:	4638      	mov	r0, r7
 80186e0:	f005 fec6 	bl	801e470 <uxr_next_input_reliable_buffer_available>
 80186e4:	2800      	cmp	r0, #0
 80186e6:	d1ed      	bne.n	80186c4 <listen_message_reliably+0x204>
 80186e8:	4640      	mov	r0, r8
 80186ea:	462a      	mov	r2, r5
 80186ec:	4649      	mov	r1, r9
 80186ee:	f7ff fbd9 	bl	8017ea4 <write_submessage_acknack.isra.0>
 80186f2:	4620      	mov	r0, r4
 80186f4:	b01d      	add	sp, #116	; 0x74
 80186f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80186fa:	4629      	mov	r1, r5
 80186fc:	f108 0008 	add.w	r0, r8, #8
 8018700:	f001 f99e 	bl	8019a40 <uxr_get_input_best_effort_stream>
 8018704:	2800      	cmp	r0, #0
 8018706:	d099      	beq.n	801863c <listen_message_reliably+0x17c>
 8018708:	4651      	mov	r1, sl
 801870a:	f005 fda5 	bl	801e258 <uxr_receive_best_effort_message>
 801870e:	2800      	cmp	r0, #0
 8018710:	d094      	beq.n	801863c <listen_message_reliably+0x17c>
 8018712:	f88d 602a 	strb.w	r6, [sp, #42]	; 0x2a
 8018716:	a90c      	add	r1, sp, #48	; 0x30
 8018718:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801871a:	4640      	mov	r0, r8
 801871c:	f7ff fd46 	bl	80181ac <read_submessage_list>
 8018720:	e78c      	b.n	801863c <listen_message_reliably+0x17c>
 8018722:	f88d 602a 	strb.w	r6, [sp, #42]	; 0x2a
 8018726:	a90c      	add	r1, sp, #48	; 0x30
 8018728:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801872a:	4640      	mov	r0, r8
 801872c:	f7ff fd3e 	bl	80181ac <read_submessage_list>
 8018730:	e7c4      	b.n	80186bc <listen_message_reliably+0x1fc>
 8018732:	bf00      	nop

08018734 <uxr_run_session_timeout>:
 8018734:	b570      	push	{r4, r5, r6, lr}
 8018736:	4604      	mov	r4, r0
 8018738:	460d      	mov	r5, r1
 801873a:	f001 f9f3 	bl	8019b24 <uxr_millis>
 801873e:	4606      	mov	r6, r0
 8018740:	4620      	mov	r0, r4
 8018742:	f7ff fc77 	bl	8018034 <uxr_flash_output_streams>
 8018746:	4629      	mov	r1, r5
 8018748:	4620      	mov	r0, r4
 801874a:	f7ff feb9 	bl	80184c0 <listen_message_reliably>
 801874e:	f001 f9e9 	bl	8019b24 <uxr_millis>
 8018752:	1b83      	subs	r3, r0, r6
 8018754:	1ae9      	subs	r1, r5, r3
 8018756:	2900      	cmp	r1, #0
 8018758:	dcf6      	bgt.n	8018748 <uxr_run_session_timeout+0x14>
 801875a:	f104 0008 	add.w	r0, r4, #8
 801875e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8018762:	f001 b983 	b.w	8019a6c <uxr_output_streams_confirmed>
 8018766:	bf00      	nop

08018768 <uxr_run_session_until_data>:
 8018768:	b570      	push	{r4, r5, r6, lr}
 801876a:	4604      	mov	r4, r0
 801876c:	460d      	mov	r5, r1
 801876e:	f001 f9d9 	bl	8019b24 <uxr_millis>
 8018772:	4606      	mov	r6, r0
 8018774:	4620      	mov	r0, r4
 8018776:	f7ff fc5d 	bl	8018034 <uxr_flash_output_streams>
 801877a:	2300      	movs	r3, #0
 801877c:	4629      	mov	r1, r5
 801877e:	f884 30b4 	strb.w	r3, [r4, #180]	; 0xb4
 8018782:	e005      	b.n	8018790 <uxr_run_session_until_data+0x28>
 8018784:	f001 f9ce 	bl	8019b24 <uxr_millis>
 8018788:	1b83      	subs	r3, r0, r6
 801878a:	1ae9      	subs	r1, r5, r3
 801878c:	2900      	cmp	r1, #0
 801878e:	dd07      	ble.n	80187a0 <uxr_run_session_until_data+0x38>
 8018790:	4620      	mov	r0, r4
 8018792:	f7ff fe95 	bl	80184c0 <listen_message_reliably>
 8018796:	f894 00b4 	ldrb.w	r0, [r4, #180]	; 0xb4
 801879a:	2800      	cmp	r0, #0
 801879c:	d0f2      	beq.n	8018784 <uxr_run_session_until_data+0x1c>
 801879e:	bd70      	pop	{r4, r5, r6, pc}
 80187a0:	f894 00b4 	ldrb.w	r0, [r4, #180]	; 0xb4
 80187a4:	bd70      	pop	{r4, r5, r6, pc}
 80187a6:	bf00      	nop

080187a8 <uxr_run_session_until_confirm_delivery>:
 80187a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80187ac:	4606      	mov	r6, r0
 80187ae:	460d      	mov	r5, r1
 80187b0:	f001 f9b8 	bl	8019b24 <uxr_millis>
 80187b4:	4607      	mov	r7, r0
 80187b6:	4630      	mov	r0, r6
 80187b8:	f106 0808 	add.w	r8, r6, #8
 80187bc:	f7ff fc3a 	bl	8018034 <uxr_flash_output_streams>
 80187c0:	2d00      	cmp	r5, #0
 80187c2:	db10      	blt.n	80187e6 <uxr_run_session_until_confirm_delivery+0x3e>
 80187c4:	462c      	mov	r4, r5
 80187c6:	e006      	b.n	80187d6 <uxr_run_session_until_confirm_delivery+0x2e>
 80187c8:	f7ff fe7a 	bl	80184c0 <listen_message_reliably>
 80187cc:	f001 f9aa 	bl	8019b24 <uxr_millis>
 80187d0:	1bc3      	subs	r3, r0, r7
 80187d2:	1aec      	subs	r4, r5, r3
 80187d4:	d407      	bmi.n	80187e6 <uxr_run_session_until_confirm_delivery+0x3e>
 80187d6:	4640      	mov	r0, r8
 80187d8:	f001 f948 	bl	8019a6c <uxr_output_streams_confirmed>
 80187dc:	4603      	mov	r3, r0
 80187de:	4621      	mov	r1, r4
 80187e0:	4630      	mov	r0, r6
 80187e2:	2b00      	cmp	r3, #0
 80187e4:	d0f0      	beq.n	80187c8 <uxr_run_session_until_confirm_delivery+0x20>
 80187e6:	4640      	mov	r0, r8
 80187e8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80187ec:	f001 b93e 	b.w	8019a6c <uxr_output_streams_confirmed>

080187f0 <uxr_run_session_until_all_status>:
 80187f0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80187f4:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 80187f8:	4606      	mov	r6, r0
 80187fa:	4688      	mov	r8, r1
 80187fc:	4692      	mov	sl, r2
 80187fe:	461f      	mov	r7, r3
 8018800:	f7ff fc18 	bl	8018034 <uxr_flash_output_streams>
 8018804:	f1bb 0f00 	cmp.w	fp, #0
 8018808:	d004      	beq.n	8018814 <uxr_run_session_until_all_status+0x24>
 801880a:	465a      	mov	r2, fp
 801880c:	21ff      	movs	r1, #255	; 0xff
 801880e:	4638      	mov	r0, r7
 8018810:	f008 f940 	bl	8020a94 <memset>
 8018814:	f8c6 b07c 	str.w	fp, [r6, #124]	; 0x7c
 8018818:	1e7d      	subs	r5, r7, #1
 801881a:	e9c6 a71d 	strd	sl, r7, [r6, #116]	; 0x74
 801881e:	f001 f981 	bl	8019b24 <uxr_millis>
 8018822:	4641      	mov	r1, r8
 8018824:	4681      	mov	r9, r0
 8018826:	4630      	mov	r0, r6
 8018828:	f7ff fe4a 	bl	80184c0 <listen_message_reliably>
 801882c:	f001 f97a 	bl	8019b24 <uxr_millis>
 8018830:	eba0 0009 	sub.w	r0, r0, r9
 8018834:	eba8 0100 	sub.w	r1, r8, r0
 8018838:	f1bb 0f00 	cmp.w	fp, #0
 801883c:	d029      	beq.n	8018892 <uxr_run_session_until_all_status+0xa2>
 801883e:	46ae      	mov	lr, r5
 8018840:	f04f 0c00 	mov.w	ip, #0
 8018844:	f81e 4f01 	ldrb.w	r4, [lr, #1]!
 8018848:	2cff      	cmp	r4, #255	; 0xff
 801884a:	d015      	beq.n	8018878 <uxr_run_session_until_all_status+0x88>
 801884c:	f10c 0c01 	add.w	ip, ip, #1
 8018850:	45e3      	cmp	fp, ip
 8018852:	d8f7      	bhi.n	8018844 <uxr_run_session_until_all_status+0x54>
 8018854:	2300      	movs	r3, #0
 8018856:	67f3      	str	r3, [r6, #124]	; 0x7c
 8018858:	e000      	b.n	801885c <uxr_run_session_until_all_status+0x6c>
 801885a:	b158      	cbz	r0, 8018874 <uxr_run_session_until_all_status+0x84>
 801885c:	462b      	mov	r3, r5
 801885e:	f815 0f01 	ldrb.w	r0, [r5, #1]!
 8018862:	3302      	adds	r3, #2
 8018864:	2801      	cmp	r0, #1
 8018866:	eba3 0307 	sub.w	r3, r3, r7
 801886a:	bf8c      	ite	hi
 801886c:	2000      	movhi	r0, #0
 801886e:	2001      	movls	r0, #1
 8018870:	459b      	cmp	fp, r3
 8018872:	d8f2      	bhi.n	801885a <uxr_run_session_until_all_status+0x6a>
 8018874:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018878:	f83a 301c 	ldrh.w	r3, [sl, ip, lsl #1]
 801887c:	f10c 0c01 	add.w	ip, ip, #1
 8018880:	45dc      	cmp	ip, fp
 8018882:	d201      	bcs.n	8018888 <uxr_run_session_until_all_status+0x98>
 8018884:	2b00      	cmp	r3, #0
 8018886:	d0dd      	beq.n	8018844 <uxr_run_session_until_all_status+0x54>
 8018888:	2900      	cmp	r1, #0
 801888a:	dde3      	ble.n	8018854 <uxr_run_session_until_all_status+0x64>
 801888c:	2b00      	cmp	r3, #0
 801888e:	d1ca      	bne.n	8018826 <uxr_run_session_until_all_status+0x36>
 8018890:	e7e0      	b.n	8018854 <uxr_run_session_until_all_status+0x64>
 8018892:	2001      	movs	r0, #1
 8018894:	f8c6 b07c 	str.w	fp, [r6, #124]	; 0x7c
 8018898:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801889c <wait_session_status>:
 801889c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80188a0:	4604      	mov	r4, r0
 80188a2:	b09d      	sub	sp, #116	; 0x74
 80188a4:	20ff      	movs	r0, #255	; 0xff
 80188a6:	9303      	str	r3, [sp, #12]
 80188a8:	7160      	strb	r0, [r4, #5]
 80188aa:	2b00      	cmp	r3, #0
 80188ac:	f000 80b6 	beq.w	8018a1c <wait_session_status+0x180>
 80188b0:	4689      	mov	r9, r1
 80188b2:	4692      	mov	sl, r2
 80188b4:	f04f 0b00 	mov.w	fp, #0
 80188b8:	6f23      	ldr	r3, [r4, #112]	; 0x70
 80188ba:	4652      	mov	r2, sl
 80188bc:	4649      	mov	r1, r9
 80188be:	e9d3 0500 	ldrd	r0, r5, [r3]
 80188c2:	47a8      	blx	r5
 80188c4:	f001 f92e 	bl	8019b24 <uxr_millis>
 80188c8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80188cc:	4605      	mov	r5, r0
 80188ce:	e009      	b.n	80188e4 <wait_session_status+0x48>
 80188d0:	f001 f928 	bl	8019b24 <uxr_millis>
 80188d4:	1b40      	subs	r0, r0, r5
 80188d6:	f5c0 737a 	rsb	r3, r0, #1000	; 0x3e8
 80188da:	2b00      	cmp	r3, #0
 80188dc:	dd40      	ble.n	8018960 <wait_session_status+0xc4>
 80188de:	7960      	ldrb	r0, [r4, #5]
 80188e0:	28ff      	cmp	r0, #255	; 0xff
 80188e2:	d145      	bne.n	8018970 <wait_session_status+0xd4>
 80188e4:	6f22      	ldr	r2, [r4, #112]	; 0x70
 80188e6:	a908      	add	r1, sp, #32
 80188e8:	6896      	ldr	r6, [r2, #8]
 80188ea:	6810      	ldr	r0, [r2, #0]
 80188ec:	aa09      	add	r2, sp, #36	; 0x24
 80188ee:	47b0      	blx	r6
 80188f0:	2800      	cmp	r0, #0
 80188f2:	d0ed      	beq.n	80188d0 <wait_session_status+0x34>
 80188f4:	a80c      	add	r0, sp, #48	; 0x30
 80188f6:	2600      	movs	r6, #0
 80188f8:	e9dd 1208 	ldrd	r1, r2, [sp, #32]
 80188fc:	f7fa fb60 	bl	8012fc0 <ucdr_init_buffer>
 8018900:	f10d 031e 	add.w	r3, sp, #30
 8018904:	aa07      	add	r2, sp, #28
 8018906:	a90c      	add	r1, sp, #48	; 0x30
 8018908:	4620      	mov	r0, r4
 801890a:	f88d 601c 	strb.w	r6, [sp, #28]
 801890e:	f000 fa8f 	bl	8018e30 <uxr_read_session_header>
 8018912:	2800      	cmp	r0, #0
 8018914:	d0dc      	beq.n	80188d0 <wait_session_status+0x34>
 8018916:	4631      	mov	r1, r6
 8018918:	f89d 001c 	ldrb.w	r0, [sp, #28]
 801891c:	f000 ffac 	bl	8019878 <uxr_stream_id_from_raw>
 8018920:	f3c0 4707 	ubfx	r7, r0, #16, #8
 8018924:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 8018928:	f3c0 2607 	ubfx	r6, r0, #8, #8
 801892c:	2f01      	cmp	r7, #1
 801892e:	9302      	str	r3, [sp, #8]
 8018930:	e9cd 000a 	strd	r0, r0, [sp, #40]	; 0x28
 8018934:	d05c      	beq.n	80189f0 <wait_session_status+0x154>
 8018936:	2f02      	cmp	r7, #2
 8018938:	d020      	beq.n	801897c <wait_session_status+0xe0>
 801893a:	2f00      	cmp	r7, #0
 801893c:	d1c8      	bne.n	80188d0 <wait_session_status+0x34>
 801893e:	4639      	mov	r1, r7
 8018940:	4638      	mov	r0, r7
 8018942:	f000 ff99 	bl	8019878 <uxr_stream_id_from_raw>
 8018946:	a90c      	add	r1, sp, #48	; 0x30
 8018948:	4602      	mov	r2, r0
 801894a:	900b      	str	r0, [sp, #44]	; 0x2c
 801894c:	4620      	mov	r0, r4
 801894e:	f7ff fc2d 	bl	80181ac <read_submessage_list>
 8018952:	f001 f8e7 	bl	8019b24 <uxr_millis>
 8018956:	1b40      	subs	r0, r0, r5
 8018958:	f5c0 737a 	rsb	r3, r0, #1000	; 0x3e8
 801895c:	2b00      	cmp	r3, #0
 801895e:	dcbe      	bgt.n	80188de <wait_session_status+0x42>
 8018960:	f10b 0b01 	add.w	fp, fp, #1
 8018964:	9b03      	ldr	r3, [sp, #12]
 8018966:	7960      	ldrb	r0, [r4, #5]
 8018968:	455b      	cmp	r3, fp
 801896a:	d001      	beq.n	8018970 <wait_session_status+0xd4>
 801896c:	28ff      	cmp	r0, #255	; 0xff
 801896e:	d0a3      	beq.n	80188b8 <wait_session_status+0x1c>
 8018970:	38ff      	subs	r0, #255	; 0xff
 8018972:	bf18      	it	ne
 8018974:	2001      	movne	r0, #1
 8018976:	b01d      	add	sp, #116	; 0x74
 8018978:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801897c:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
 8018980:	4631      	mov	r1, r6
 8018982:	f104 0008 	add.w	r0, r4, #8
 8018986:	9304      	str	r3, [sp, #16]
 8018988:	f001 f864 	bl	8019a54 <uxr_get_input_reliable_stream>
 801898c:	4680      	mov	r8, r0
 801898e:	b348      	cbz	r0, 80189e4 <wait_session_status+0x148>
 8018990:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8018992:	a80c      	add	r0, sp, #48	; 0x30
 8018994:	9205      	str	r2, [sp, #20]
 8018996:	f7fa fb45 	bl	8013024 <ucdr_buffer_remaining>
 801899a:	4603      	mov	r3, r0
 801899c:	f10d 001d 	add.w	r0, sp, #29
 80189a0:	9a05      	ldr	r2, [sp, #20]
 80189a2:	9000      	str	r0, [sp, #0]
 80189a4:	4640      	mov	r0, r8
 80189a6:	9902      	ldr	r1, [sp, #8]
 80189a8:	f005 fce0 	bl	801e36c <uxr_receive_reliable_message>
 80189ac:	b1d0      	cbz	r0, 80189e4 <wait_session_status+0x148>
 80189ae:	f89d 301d 	ldrb.w	r3, [sp, #29]
 80189b2:	2b00      	cmp	r3, #0
 80189b4:	d03a      	beq.n	8018a2c <wait_session_status+0x190>
 80189b6:	9f04      	ldr	r7, [sp, #16]
 80189b8:	e00a      	b.n	80189d0 <wait_session_status+0x134>
 80189ba:	f04f 0302 	mov.w	r3, #2
 80189be:	f88d 702c 	strb.w	r7, [sp, #44]	; 0x2c
 80189c2:	f88d 602d 	strb.w	r6, [sp, #45]	; 0x2d
 80189c6:	f88d 302e 	strb.w	r3, [sp, #46]	; 0x2e
 80189ca:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80189cc:	f7ff fbee 	bl	80181ac <read_submessage_list>
 80189d0:	a914      	add	r1, sp, #80	; 0x50
 80189d2:	2204      	movs	r2, #4
 80189d4:	4640      	mov	r0, r8
 80189d6:	f005 fd4b 	bl	801e470 <uxr_next_input_reliable_buffer_available>
 80189da:	4603      	mov	r3, r0
 80189dc:	a914      	add	r1, sp, #80	; 0x50
 80189de:	4620      	mov	r0, r4
 80189e0:	2b00      	cmp	r3, #0
 80189e2:	d1ea      	bne.n	80189ba <wait_session_status+0x11e>
 80189e4:	4632      	mov	r2, r6
 80189e6:	9904      	ldr	r1, [sp, #16]
 80189e8:	4620      	mov	r0, r4
 80189ea:	f7ff fa5b 	bl	8017ea4 <write_submessage_acknack.isra.0>
 80189ee:	e76f      	b.n	80188d0 <wait_session_status+0x34>
 80189f0:	4631      	mov	r1, r6
 80189f2:	f104 0008 	add.w	r0, r4, #8
 80189f6:	f001 f823 	bl	8019a40 <uxr_get_input_best_effort_stream>
 80189fa:	2800      	cmp	r0, #0
 80189fc:	f43f af68 	beq.w	80188d0 <wait_session_status+0x34>
 8018a00:	9902      	ldr	r1, [sp, #8]
 8018a02:	f005 fc29 	bl	801e258 <uxr_receive_best_effort_message>
 8018a06:	2800      	cmp	r0, #0
 8018a08:	f43f af62 	beq.w	80188d0 <wait_session_status+0x34>
 8018a0c:	f88d 702e 	strb.w	r7, [sp, #46]	; 0x2e
 8018a10:	a90c      	add	r1, sp, #48	; 0x30
 8018a12:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8018a14:	4620      	mov	r0, r4
 8018a16:	f7ff fbc9 	bl	80181ac <read_submessage_list>
 8018a1a:	e759      	b.n	80188d0 <wait_session_status+0x34>
 8018a1c:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8018a1e:	e9d3 0400 	ldrd	r0, r4, [r3]
 8018a22:	47a0      	blx	r4
 8018a24:	2001      	movs	r0, #1
 8018a26:	b01d      	add	sp, #116	; 0x74
 8018a28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018a2c:	f88d 702e 	strb.w	r7, [sp, #46]	; 0x2e
 8018a30:	a90c      	add	r1, sp, #48	; 0x30
 8018a32:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8018a34:	4620      	mov	r0, r4
 8018a36:	f7ff fbb9 	bl	80181ac <read_submessage_list>
 8018a3a:	e7bc      	b.n	80189b6 <wait_session_status+0x11a>

08018a3c <uxr_delete_session_retries>:
 8018a3c:	b530      	push	{r4, r5, lr}
 8018a3e:	b08f      	sub	sp, #60	; 0x3c
 8018a40:	4604      	mov	r4, r0
 8018a42:	460d      	mov	r5, r1
 8018a44:	f000 fa34 	bl	8018eb0 <uxr_session_header_offset>
 8018a48:	2300      	movs	r3, #0
 8018a4a:	2210      	movs	r2, #16
 8018a4c:	a902      	add	r1, sp, #8
 8018a4e:	9000      	str	r0, [sp, #0]
 8018a50:	a806      	add	r0, sp, #24
 8018a52:	f7fa faa3 	bl	8012f9c <ucdr_init_buffer_origin_offset>
 8018a56:	a906      	add	r1, sp, #24
 8018a58:	4620      	mov	r0, r4
 8018a5a:	f000 f979 	bl	8018d50 <uxr_buffer_delete_session>
 8018a5e:	2200      	movs	r2, #0
 8018a60:	9b06      	ldr	r3, [sp, #24]
 8018a62:	4620      	mov	r0, r4
 8018a64:	4611      	mov	r1, r2
 8018a66:	f000 f9cf 	bl	8018e08 <uxr_stamp_session_header>
 8018a6a:	a806      	add	r0, sp, #24
 8018a6c:	f7fa fad6 	bl	801301c <ucdr_buffer_length>
 8018a70:	462b      	mov	r3, r5
 8018a72:	4602      	mov	r2, r0
 8018a74:	a902      	add	r1, sp, #8
 8018a76:	4620      	mov	r0, r4
 8018a78:	f7ff ff10 	bl	801889c <wait_session_status>
 8018a7c:	b118      	cbz	r0, 8018a86 <uxr_delete_session_retries+0x4a>
 8018a7e:	7960      	ldrb	r0, [r4, #5]
 8018a80:	fab0 f080 	clz	r0, r0
 8018a84:	0940      	lsrs	r0, r0, #5
 8018a86:	b00f      	add	sp, #60	; 0x3c
 8018a88:	bd30      	pop	{r4, r5, pc}
 8018a8a:	bf00      	nop

08018a8c <uxr_create_session>:
 8018a8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018a90:	f100 0b08 	add.w	fp, r0, #8
 8018a94:	4604      	mov	r4, r0
 8018a96:	b0ab      	sub	sp, #172	; 0xac
 8018a98:	4658      	mov	r0, fp
 8018a9a:	465e      	mov	r6, fp
 8018a9c:	f000 ff22 	bl	80198e4 <uxr_reset_stream_storage>
 8018aa0:	4620      	mov	r0, r4
 8018aa2:	f000 fa05 	bl	8018eb0 <uxr_session_header_offset>
 8018aa6:	2300      	movs	r3, #0
 8018aa8:	221c      	movs	r2, #28
 8018aaa:	a90b      	add	r1, sp, #44	; 0x2c
 8018aac:	9000      	str	r0, [sp, #0]
 8018aae:	a812      	add	r0, sp, #72	; 0x48
 8018ab0:	f7fa fa74 	bl	8012f9c <ucdr_init_buffer_origin_offset>
 8018ab4:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8018ab6:	a912      	add	r1, sp, #72	; 0x48
 8018ab8:	4620      	mov	r0, r4
 8018aba:	8a1a      	ldrh	r2, [r3, #16]
 8018abc:	3a04      	subs	r2, #4
 8018abe:	b292      	uxth	r2, r2
 8018ac0:	f000 f91c 	bl	8018cfc <uxr_buffer_create_session>
 8018ac4:	9912      	ldr	r1, [sp, #72]	; 0x48
 8018ac6:	4620      	mov	r0, r4
 8018ac8:	f000 f98a 	bl	8018de0 <uxr_stamp_create_session_header>
 8018acc:	a812      	add	r0, sp, #72	; 0x48
 8018ace:	f7fa faa5 	bl	801301c <ucdr_buffer_length>
 8018ad2:	23ff      	movs	r3, #255	; 0xff
 8018ad4:	4681      	mov	r9, r0
 8018ad6:	7163      	strb	r3, [r4, #5]
 8018ad8:	230a      	movs	r3, #10
 8018ada:	9303      	str	r3, [sp, #12]
 8018adc:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8018ade:	464a      	mov	r2, r9
 8018ae0:	a90b      	add	r1, sp, #44	; 0x2c
 8018ae2:	e9d3 0500 	ldrd	r0, r5, [r3]
 8018ae6:	47a8      	blx	r5
 8018ae8:	f001 f81c 	bl	8019b24 <uxr_millis>
 8018aec:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8018af0:	4605      	mov	r5, r0
 8018af2:	e009      	b.n	8018b08 <uxr_create_session+0x7c>
 8018af4:	f001 f816 	bl	8019b24 <uxr_millis>
 8018af8:	1b40      	subs	r0, r0, r5
 8018afa:	7962      	ldrb	r2, [r4, #5]
 8018afc:	f5c0 737a 	rsb	r3, r0, #1000	; 0x3e8
 8018b00:	2b00      	cmp	r3, #0
 8018b02:	dd38      	ble.n	8018b76 <uxr_create_session+0xea>
 8018b04:	2aff      	cmp	r2, #255	; 0xff
 8018b06:	d13c      	bne.n	8018b82 <uxr_create_session+0xf6>
 8018b08:	6f22      	ldr	r2, [r4, #112]	; 0x70
 8018b0a:	a907      	add	r1, sp, #28
 8018b0c:	6897      	ldr	r7, [r2, #8]
 8018b0e:	6810      	ldr	r0, [r2, #0]
 8018b10:	aa08      	add	r2, sp, #32
 8018b12:	47b8      	blx	r7
 8018b14:	2800      	cmp	r0, #0
 8018b16:	d0ed      	beq.n	8018af4 <uxr_create_session+0x68>
 8018b18:	a81a      	add	r0, sp, #104	; 0x68
 8018b1a:	2700      	movs	r7, #0
 8018b1c:	e9dd 1207 	ldrd	r1, r2, [sp, #28]
 8018b20:	f7fa fa4e 	bl	8012fc0 <ucdr_init_buffer>
 8018b24:	f10d 031a 	add.w	r3, sp, #26
 8018b28:	aa06      	add	r2, sp, #24
 8018b2a:	a91a      	add	r1, sp, #104	; 0x68
 8018b2c:	4620      	mov	r0, r4
 8018b2e:	f88d 7018 	strb.w	r7, [sp, #24]
 8018b32:	f000 f97d 	bl	8018e30 <uxr_read_session_header>
 8018b36:	2800      	cmp	r0, #0
 8018b38:	d0dc      	beq.n	8018af4 <uxr_create_session+0x68>
 8018b3a:	4639      	mov	r1, r7
 8018b3c:	f89d 0018 	ldrb.w	r0, [sp, #24]
 8018b40:	f000 fe9a 	bl	8019878 <uxr_stream_id_from_raw>
 8018b44:	f3c0 4707 	ubfx	r7, r0, #16, #8
 8018b48:	f8bd b01a 	ldrh.w	fp, [sp, #26]
 8018b4c:	f3c0 2807 	ubfx	r8, r0, #8, #8
 8018b50:	2f01      	cmp	r7, #1
 8018b52:	e9cd 0009 	strd	r0, r0, [sp, #36]	; 0x24
 8018b56:	d053      	beq.n	8018c00 <uxr_create_session+0x174>
 8018b58:	2f02      	cmp	r7, #2
 8018b5a:	d018      	beq.n	8018b8e <uxr_create_session+0x102>
 8018b5c:	2f00      	cmp	r7, #0
 8018b5e:	d1c9      	bne.n	8018af4 <uxr_create_session+0x68>
 8018b60:	4639      	mov	r1, r7
 8018b62:	4638      	mov	r0, r7
 8018b64:	f000 fe88 	bl	8019878 <uxr_stream_id_from_raw>
 8018b68:	a91a      	add	r1, sp, #104	; 0x68
 8018b6a:	4602      	mov	r2, r0
 8018b6c:	900a      	str	r0, [sp, #40]	; 0x28
 8018b6e:	4620      	mov	r0, r4
 8018b70:	f7ff fb1c 	bl	80181ac <read_submessage_list>
 8018b74:	e7be      	b.n	8018af4 <uxr_create_session+0x68>
 8018b76:	9b03      	ldr	r3, [sp, #12]
 8018b78:	3b01      	subs	r3, #1
 8018b7a:	9303      	str	r3, [sp, #12]
 8018b7c:	d001      	beq.n	8018b82 <uxr_create_session+0xf6>
 8018b7e:	2aff      	cmp	r2, #255	; 0xff
 8018b80:	d0ac      	beq.n	8018adc <uxr_create_session+0x50>
 8018b82:	2a00      	cmp	r2, #0
 8018b84:	d051      	beq.n	8018c2a <uxr_create_session+0x19e>
 8018b86:	2000      	movs	r0, #0
 8018b88:	b02b      	add	sp, #172	; 0xac
 8018b8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018b8e:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
 8018b92:	4641      	mov	r1, r8
 8018b94:	4630      	mov	r0, r6
 8018b96:	9304      	str	r3, [sp, #16]
 8018b98:	f000 ff5c 	bl	8019a54 <uxr_get_input_reliable_stream>
 8018b9c:	4682      	mov	sl, r0
 8018b9e:	b348      	cbz	r0, 8018bf4 <uxr_create_session+0x168>
 8018ba0:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8018ba2:	a81a      	add	r0, sp, #104	; 0x68
 8018ba4:	9205      	str	r2, [sp, #20]
 8018ba6:	f7fa fa3d 	bl	8013024 <ucdr_buffer_remaining>
 8018baa:	4603      	mov	r3, r0
 8018bac:	f10d 0019 	add.w	r0, sp, #25
 8018bb0:	9a05      	ldr	r2, [sp, #20]
 8018bb2:	4659      	mov	r1, fp
 8018bb4:	9000      	str	r0, [sp, #0]
 8018bb6:	4650      	mov	r0, sl
 8018bb8:	f005 fbd8 	bl	801e36c <uxr_receive_reliable_message>
 8018bbc:	b1d0      	cbz	r0, 8018bf4 <uxr_create_session+0x168>
 8018bbe:	f89d 3019 	ldrb.w	r3, [sp, #25]
 8018bc2:	2b00      	cmp	r3, #0
 8018bc4:	d038      	beq.n	8018c38 <uxr_create_session+0x1ac>
 8018bc6:	9f04      	ldr	r7, [sp, #16]
 8018bc8:	e00a      	b.n	8018be0 <uxr_create_session+0x154>
 8018bca:	f04f 0302 	mov.w	r3, #2
 8018bce:	f88d 7028 	strb.w	r7, [sp, #40]	; 0x28
 8018bd2:	f88d 8029 	strb.w	r8, [sp, #41]	; 0x29
 8018bd6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8018bda:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8018bdc:	f7ff fae6 	bl	80181ac <read_submessage_list>
 8018be0:	a922      	add	r1, sp, #136	; 0x88
 8018be2:	2204      	movs	r2, #4
 8018be4:	4650      	mov	r0, sl
 8018be6:	f005 fc43 	bl	801e470 <uxr_next_input_reliable_buffer_available>
 8018bea:	4603      	mov	r3, r0
 8018bec:	a922      	add	r1, sp, #136	; 0x88
 8018bee:	4620      	mov	r0, r4
 8018bf0:	2b00      	cmp	r3, #0
 8018bf2:	d1ea      	bne.n	8018bca <uxr_create_session+0x13e>
 8018bf4:	4642      	mov	r2, r8
 8018bf6:	9904      	ldr	r1, [sp, #16]
 8018bf8:	4620      	mov	r0, r4
 8018bfa:	f7ff f953 	bl	8017ea4 <write_submessage_acknack.isra.0>
 8018bfe:	e779      	b.n	8018af4 <uxr_create_session+0x68>
 8018c00:	4641      	mov	r1, r8
 8018c02:	4630      	mov	r0, r6
 8018c04:	f000 ff1c 	bl	8019a40 <uxr_get_input_best_effort_stream>
 8018c08:	2800      	cmp	r0, #0
 8018c0a:	f43f af73 	beq.w	8018af4 <uxr_create_session+0x68>
 8018c0e:	4659      	mov	r1, fp
 8018c10:	f005 fb22 	bl	801e258 <uxr_receive_best_effort_message>
 8018c14:	2800      	cmp	r0, #0
 8018c16:	f43f af6d 	beq.w	8018af4 <uxr_create_session+0x68>
 8018c1a:	f88d 702a 	strb.w	r7, [sp, #42]	; 0x2a
 8018c1e:	a91a      	add	r1, sp, #104	; 0x68
 8018c20:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8018c22:	4620      	mov	r0, r4
 8018c24:	f7ff fac2 	bl	80181ac <read_submessage_list>
 8018c28:	e764      	b.n	8018af4 <uxr_create_session+0x68>
 8018c2a:	4630      	mov	r0, r6
 8018c2c:	f000 fe5a 	bl	80198e4 <uxr_reset_stream_storage>
 8018c30:	2001      	movs	r0, #1
 8018c32:	b02b      	add	sp, #172	; 0xac
 8018c34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018c38:	f88d 702a 	strb.w	r7, [sp, #42]	; 0x2a
 8018c3c:	a91a      	add	r1, sp, #104	; 0x68
 8018c3e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8018c40:	4620      	mov	r0, r4
 8018c42:	f7ff fab3 	bl	80181ac <read_submessage_list>
 8018c46:	e7be      	b.n	8018bc6 <uxr_create_session+0x13a>

08018c48 <uxr_prepare_stream_to_write_submessage>:
 8018c48:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018c4c:	b082      	sub	sp, #8
 8018c4e:	4604      	mov	r4, r0
 8018c50:	4610      	mov	r0, r2
 8018c52:	4615      	mov	r5, r2
 8018c54:	461e      	mov	r6, r3
 8018c56:	f3c1 2a07 	ubfx	sl, r1, #8, #8
 8018c5a:	f89d 7028 	ldrb.w	r7, [sp, #40]	; 0x28
 8018c5e:	f105 0904 	add.w	r9, r5, #4
 8018c62:	f89d 802c 	ldrb.w	r8, [sp, #44]	; 0x2c
 8018c66:	9101      	str	r1, [sp, #4]
 8018c68:	f000 ff56 	bl	8019b18 <uxr_submessage_padding>
 8018c6c:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8018c70:	4481      	add	r9, r0
 8018c72:	2b01      	cmp	r3, #1
 8018c74:	d01d      	beq.n	8018cb2 <uxr_prepare_stream_to_write_submessage+0x6a>
 8018c76:	2b02      	cmp	r3, #2
 8018c78:	d116      	bne.n	8018ca8 <uxr_prepare_stream_to_write_submessage+0x60>
 8018c7a:	f104 0008 	add.w	r0, r4, #8
 8018c7e:	4651      	mov	r1, sl
 8018c80:	f000 fed2 	bl	8019a28 <uxr_get_output_reliable_stream>
 8018c84:	4604      	mov	r4, r0
 8018c86:	b158      	cbz	r0, 8018ca0 <uxr_prepare_stream_to_write_submessage+0x58>
 8018c88:	4649      	mov	r1, r9
 8018c8a:	4632      	mov	r2, r6
 8018c8c:	f005 fdb6 	bl	801e7fc <uxr_prepare_reliable_buffer_to_write>
 8018c90:	4604      	mov	r4, r0
 8018c92:	b12c      	cbz	r4, 8018ca0 <uxr_prepare_stream_to_write_submessage+0x58>
 8018c94:	4643      	mov	r3, r8
 8018c96:	b2aa      	uxth	r2, r5
 8018c98:	4639      	mov	r1, r7
 8018c9a:	4630      	mov	r0, r6
 8018c9c:	f000 fefc 	bl	8019a98 <uxr_buffer_submessage_header>
 8018ca0:	4620      	mov	r0, r4
 8018ca2:	b002      	add	sp, #8
 8018ca4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018ca8:	2400      	movs	r4, #0
 8018caa:	4620      	mov	r0, r4
 8018cac:	b002      	add	sp, #8
 8018cae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018cb2:	f104 0008 	add.w	r0, r4, #8
 8018cb6:	4651      	mov	r1, sl
 8018cb8:	f000 feae 	bl	8019a18 <uxr_get_output_best_effort_stream>
 8018cbc:	4604      	mov	r4, r0
 8018cbe:	2800      	cmp	r0, #0
 8018cc0:	d0ee      	beq.n	8018ca0 <uxr_prepare_stream_to_write_submessage+0x58>
 8018cc2:	4649      	mov	r1, r9
 8018cc4:	4632      	mov	r2, r6
 8018cc6:	f005 fcc3 	bl	801e650 <uxr_prepare_best_effort_buffer_to_write>
 8018cca:	4604      	mov	r4, r0
 8018ccc:	e7e1      	b.n	8018c92 <uxr_prepare_stream_to_write_submessage+0x4a>
 8018cce:	bf00      	nop

08018cd0 <uxr_init_session_info>:
 8018cd0:	ea4f 6c12 	mov.w	ip, r2, lsr #24
 8018cd4:	23ff      	movs	r3, #255	; 0xff
 8018cd6:	7102      	strb	r2, [r0, #4]
 8018cd8:	f880 c001 	strb.w	ip, [r0, #1]
 8018cdc:	f3c2 4c07 	ubfx	ip, r2, #16, #8
 8018ce0:	f3c2 2207 	ubfx	r2, r2, #8, #8
 8018ce4:	7001      	strb	r1, [r0, #0]
 8018ce6:	f880 c002 	strb.w	ip, [r0, #2]
 8018cea:	7143      	strb	r3, [r0, #5]
 8018cec:	70c2      	strb	r2, [r0, #3]
 8018cee:	b500      	push	{lr}
 8018cf0:	f04f 0e09 	mov.w	lr, #9
 8018cf4:	f8a0 e006 	strh.w	lr, [r0, #6]
 8018cf8:	f85d fb04 	ldr.w	pc, [sp], #4

08018cfc <uxr_buffer_create_session>:
 8018cfc:	b530      	push	{r4, r5, lr}
 8018cfe:	2300      	movs	r3, #0
 8018d00:	b089      	sub	sp, #36	; 0x24
 8018d02:	4d12      	ldr	r5, [pc, #72]	; (8018d4c <uxr_buffer_create_session+0x50>)
 8018d04:	460c      	mov	r4, r1
 8018d06:	9307      	str	r3, [sp, #28]
 8018d08:	4619      	mov	r1, r3
 8018d0a:	f8ad 201c 	strh.w	r2, [sp, #28]
 8018d0e:	2201      	movs	r2, #1
 8018d10:	9301      	str	r3, [sp, #4]
 8018d12:	80c2      	strh	r2, [r0, #6]
 8018d14:	f88d 2004 	strb.w	r2, [sp, #4]
 8018d18:	682a      	ldr	r2, [r5, #0]
 8018d1a:	9303      	str	r3, [sp, #12]
 8018d1c:	9200      	str	r2, [sp, #0]
 8018d1e:	88aa      	ldrh	r2, [r5, #4]
 8018d20:	9306      	str	r3, [sp, #24]
 8018d22:	f8ad 2006 	strh.w	r2, [sp, #6]
 8018d26:	f8d0 2001 	ldr.w	r2, [r0, #1]
 8018d2a:	9202      	str	r2, [sp, #8]
 8018d2c:	7802      	ldrb	r2, [r0, #0]
 8018d2e:	4620      	mov	r0, r4
 8018d30:	f88d 200c 	strb.w	r2, [sp, #12]
 8018d34:	2210      	movs	r2, #16
 8018d36:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8018d3a:	f000 fead 	bl	8019a98 <uxr_buffer_submessage_header>
 8018d3e:	4669      	mov	r1, sp
 8018d40:	4620      	mov	r0, r4
 8018d42:	f001 ff1f 	bl	801ab84 <uxr_serialize_CREATE_CLIENT_Payload>
 8018d46:	b009      	add	sp, #36	; 0x24
 8018d48:	bd30      	pop	{r4, r5, pc}
 8018d4a:	bf00      	nop
 8018d4c:	080242a4 	.word	0x080242a4

08018d50 <uxr_buffer_delete_session>:
 8018d50:	4a0c      	ldr	r2, [pc, #48]	; (8018d84 <uxr_buffer_delete_session+0x34>)
 8018d52:	2302      	movs	r3, #2
 8018d54:	f44f 7c00 	mov.w	ip, #512	; 0x200
 8018d58:	b510      	push	{r4, lr}
 8018d5a:	460c      	mov	r4, r1
 8018d5c:	b082      	sub	sp, #8
 8018d5e:	8911      	ldrh	r1, [r2, #8]
 8018d60:	2204      	movs	r2, #4
 8018d62:	80c3      	strh	r3, [r0, #6]
 8018d64:	2300      	movs	r3, #0
 8018d66:	f8ad 1006 	strh.w	r1, [sp, #6]
 8018d6a:	4620      	mov	r0, r4
 8018d6c:	2103      	movs	r1, #3
 8018d6e:	f8ad c004 	strh.w	ip, [sp, #4]
 8018d72:	f000 fe91 	bl	8019a98 <uxr_buffer_submessage_header>
 8018d76:	a901      	add	r1, sp, #4
 8018d78:	4620      	mov	r0, r4
 8018d7a:	f001 ffab 	bl	801acd4 <uxr_serialize_DELETE_Payload>
 8018d7e:	b002      	add	sp, #8
 8018d80:	bd10      	pop	{r4, pc}
 8018d82:	bf00      	nop
 8018d84:	080242a4 	.word	0x080242a4

08018d88 <uxr_read_create_session_status>:
 8018d88:	b510      	push	{r4, lr}
 8018d8a:	460b      	mov	r3, r1
 8018d8c:	b088      	sub	sp, #32
 8018d8e:	4604      	mov	r4, r0
 8018d90:	a901      	add	r1, sp, #4
 8018d92:	4618      	mov	r0, r3
 8018d94:	f001 ffae 	bl	801acf4 <uxr_deserialize_STATUS_AGENT_Payload>
 8018d98:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8018d9c:	7163      	strb	r3, [r4, #5]
 8018d9e:	b008      	add	sp, #32
 8018da0:	bd10      	pop	{r4, pc}
 8018da2:	bf00      	nop

08018da4 <uxr_read_delete_session_status>:
 8018da4:	b510      	push	{r4, lr}
 8018da6:	b084      	sub	sp, #16
 8018da8:	4604      	mov	r4, r0
 8018daa:	4608      	mov	r0, r1
 8018dac:	a902      	add	r1, sp, #8
 8018dae:	f001 ffd1 	bl	801ad54 <uxr_deserialize_STATUS_Payload>
 8018db2:	88e3      	ldrh	r3, [r4, #6]
 8018db4:	2b02      	cmp	r3, #2
 8018db6:	d001      	beq.n	8018dbc <uxr_read_delete_session_status+0x18>
 8018db8:	b004      	add	sp, #16
 8018dba:	bd10      	pop	{r4, pc}
 8018dbc:	f10d 000a 	add.w	r0, sp, #10
 8018dc0:	f7fe fec6 	bl	8017b50 <uxr_object_id_from_raw>
 8018dc4:	f89d 2008 	ldrb.w	r2, [sp, #8]
 8018dc8:	f89d 3009 	ldrb.w	r3, [sp, #9]
 8018dcc:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8018dd0:	b29b      	uxth	r3, r3
 8018dd2:	2b02      	cmp	r3, #2
 8018dd4:	d1f0      	bne.n	8018db8 <uxr_read_delete_session_status+0x14>
 8018dd6:	f89d 300c 	ldrb.w	r3, [sp, #12]
 8018dda:	7163      	strb	r3, [r4, #5]
 8018ddc:	e7ec      	b.n	8018db8 <uxr_read_delete_session_status+0x14>
 8018dde:	bf00      	nop

08018de0 <uxr_stamp_create_session_header>:
 8018de0:	b510      	push	{r4, lr}
 8018de2:	2208      	movs	r2, #8
 8018de4:	b08a      	sub	sp, #40	; 0x28
 8018de6:	4604      	mov	r4, r0
 8018de8:	eb0d 0002 	add.w	r0, sp, r2
 8018dec:	f7fa f8e8 	bl	8012fc0 <ucdr_init_buffer>
 8018df0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018df4:	2300      	movs	r3, #0
 8018df6:	a802      	add	r0, sp, #8
 8018df8:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8018dfc:	9400      	str	r4, [sp, #0]
 8018dfe:	461a      	mov	r2, r3
 8018e00:	f001 f846 	bl	8019e90 <uxr_serialize_message_header>
 8018e04:	b00a      	add	sp, #40	; 0x28
 8018e06:	bd10      	pop	{r4, pc}

08018e08 <uxr_stamp_session_header>:
 8018e08:	b530      	push	{r4, r5, lr}
 8018e0a:	b08d      	sub	sp, #52	; 0x34
 8018e0c:	4604      	mov	r4, r0
 8018e0e:	460d      	mov	r5, r1
 8018e10:	4619      	mov	r1, r3
 8018e12:	a804      	add	r0, sp, #16
 8018e14:	9203      	str	r2, [sp, #12]
 8018e16:	2208      	movs	r2, #8
 8018e18:	f7fa f8d2 	bl	8012fc0 <ucdr_init_buffer>
 8018e1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8018e20:	9b03      	ldr	r3, [sp, #12]
 8018e22:	462a      	mov	r2, r5
 8018e24:	a804      	add	r0, sp, #16
 8018e26:	9400      	str	r4, [sp, #0]
 8018e28:	f001 f832 	bl	8019e90 <uxr_serialize_message_header>
 8018e2c:	b00d      	add	sp, #52	; 0x34
 8018e2e:	bd30      	pop	{r4, r5, pc}

08018e30 <uxr_read_session_header>:
 8018e30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018e34:	4607      	mov	r7, r0
 8018e36:	b084      	sub	sp, #16
 8018e38:	4608      	mov	r0, r1
 8018e3a:	460c      	mov	r4, r1
 8018e3c:	4615      	mov	r5, r2
 8018e3e:	461e      	mov	r6, r3
 8018e40:	f7fa f8f0 	bl	8013024 <ucdr_buffer_remaining>
 8018e44:	2808      	cmp	r0, #8
 8018e46:	d803      	bhi.n	8018e50 <uxr_read_session_header+0x20>
 8018e48:	2000      	movs	r0, #0
 8018e4a:	b004      	add	sp, #16
 8018e4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018e50:	f10d 080c 	add.w	r8, sp, #12
 8018e54:	4633      	mov	r3, r6
 8018e56:	462a      	mov	r2, r5
 8018e58:	4620      	mov	r0, r4
 8018e5a:	f10d 010b 	add.w	r1, sp, #11
 8018e5e:	f8cd 8000 	str.w	r8, [sp]
 8018e62:	f001 f833 	bl	8019ecc <uxr_deserialize_message_header>
 8018e66:	783a      	ldrb	r2, [r7, #0]
 8018e68:	f89d 300b 	ldrb.w	r3, [sp, #11]
 8018e6c:	4293      	cmp	r3, r2
 8018e6e:	d1eb      	bne.n	8018e48 <uxr_read_session_header+0x18>
 8018e70:	061b      	lsls	r3, r3, #24
 8018e72:	d41b      	bmi.n	8018eac <uxr_read_session_header+0x7c>
 8018e74:	f89d 200c 	ldrb.w	r2, [sp, #12]
 8018e78:	787b      	ldrb	r3, [r7, #1]
 8018e7a:	429a      	cmp	r2, r3
 8018e7c:	d003      	beq.n	8018e86 <uxr_read_session_header+0x56>
 8018e7e:	2001      	movs	r0, #1
 8018e80:	f080 0001 	eor.w	r0, r0, #1
 8018e84:	e7e1      	b.n	8018e4a <uxr_read_session_header+0x1a>
 8018e86:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8018e8a:	1cb8      	adds	r0, r7, #2
 8018e8c:	78bb      	ldrb	r3, [r7, #2]
 8018e8e:	429a      	cmp	r2, r3
 8018e90:	d1f5      	bne.n	8018e7e <uxr_read_session_header+0x4e>
 8018e92:	f89d 200e 	ldrb.w	r2, [sp, #14]
 8018e96:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 8018e9a:	429a      	cmp	r2, r3
 8018e9c:	d1ef      	bne.n	8018e7e <uxr_read_session_header+0x4e>
 8018e9e:	f89d 200f 	ldrb.w	r2, [sp, #15]
 8018ea2:	7843      	ldrb	r3, [r0, #1]
 8018ea4:	429a      	cmp	r2, r3
 8018ea6:	d1ea      	bne.n	8018e7e <uxr_read_session_header+0x4e>
 8018ea8:	2000      	movs	r0, #0
 8018eaa:	e7e9      	b.n	8018e80 <uxr_read_session_header+0x50>
 8018eac:	2001      	movs	r0, #1
 8018eae:	e7cc      	b.n	8018e4a <uxr_read_session_header+0x1a>

08018eb0 <uxr_session_header_offset>:
 8018eb0:	f990 3000 	ldrsb.w	r3, [r0]
 8018eb4:	2b00      	cmp	r3, #0
 8018eb6:	bfac      	ite	ge
 8018eb8:	2008      	movge	r0, #8
 8018eba:	2004      	movlt	r0, #4
 8018ebc:	4770      	bx	lr
 8018ebe:	bf00      	nop

08018ec0 <uxr_init_base_object_request>:
 8018ec0:	b510      	push	{r4, lr}
 8018ec2:	b082      	sub	sp, #8
 8018ec4:	f64f 74f4 	movw	r4, #65524	; 0xfff4
 8018ec8:	9101      	str	r1, [sp, #4]
 8018eca:	88c3      	ldrh	r3, [r0, #6]
 8018ecc:	f1a3 010a 	sub.w	r1, r3, #10
 8018ed0:	b289      	uxth	r1, r1
 8018ed2:	42a1      	cmp	r1, r4
 8018ed4:	d80f      	bhi.n	8018ef6 <uxr_init_base_object_request+0x36>
 8018ed6:	3301      	adds	r3, #1
 8018ed8:	b29c      	uxth	r4, r3
 8018eda:	f3c3 2c07 	ubfx	ip, r3, #8, #8
 8018ede:	b2db      	uxtb	r3, r3
 8018ee0:	80c4      	strh	r4, [r0, #6]
 8018ee2:	1c91      	adds	r1, r2, #2
 8018ee4:	9801      	ldr	r0, [sp, #4]
 8018ee6:	f882 c000 	strb.w	ip, [r2]
 8018eea:	7053      	strb	r3, [r2, #1]
 8018eec:	f7fe fe44 	bl	8017b78 <uxr_object_id_to_raw>
 8018ef0:	4620      	mov	r0, r4
 8018ef2:	b002      	add	sp, #8
 8018ef4:	bd10      	pop	{r4, pc}
 8018ef6:	230a      	movs	r3, #10
 8018ef8:	f04f 0c00 	mov.w	ip, #0
 8018efc:	461c      	mov	r4, r3
 8018efe:	e7ef      	b.n	8018ee0 <uxr_init_base_object_request+0x20>

08018f00 <uxr_parse_base_object_request>:
 8018f00:	b570      	push	{r4, r5, r6, lr}
 8018f02:	4604      	mov	r4, r0
 8018f04:	3002      	adds	r0, #2
 8018f06:	460d      	mov	r5, r1
 8018f08:	4616      	mov	r6, r2
 8018f0a:	f7fe fe21 	bl	8017b50 <uxr_object_id_from_raw>
 8018f0e:	f3c0 430f 	ubfx	r3, r0, #16, #16
 8018f12:	8028      	strh	r0, [r5, #0]
 8018f14:	806b      	strh	r3, [r5, #2]
 8018f16:	7822      	ldrb	r2, [r4, #0]
 8018f18:	7863      	ldrb	r3, [r4, #1]
 8018f1a:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8018f1e:	8033      	strh	r3, [r6, #0]
 8018f20:	bd70      	pop	{r4, r5, r6, pc}
 8018f22:	bf00      	nop

08018f24 <uxr_init_framing_io>:
 8018f24:	2300      	movs	r3, #0
 8018f26:	7041      	strb	r1, [r0, #1]
 8018f28:	7003      	strb	r3, [r0, #0]
 8018f2a:	8583      	strh	r3, [r0, #44]	; 0x2c
 8018f2c:	4770      	bx	lr
 8018f2e:	bf00      	nop

08018f30 <uxr_write_framed_msg>:
 8018f30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018f34:	4617      	mov	r7, r2
 8018f36:	7842      	ldrb	r2, [r0, #1]
 8018f38:	460e      	mov	r6, r1
 8018f3a:	b083      	sub	sp, #12
 8018f3c:	f1a2 017d 	sub.w	r1, r2, #125	; 0x7d
 8018f40:	469b      	mov	fp, r3
 8018f42:	237e      	movs	r3, #126	; 0x7e
 8018f44:	4604      	mov	r4, r0
 8018f46:	2901      	cmp	r1, #1
 8018f48:	f8dd a038 	ldr.w	sl, [sp, #56]	; 0x38
 8018f4c:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
 8018f50:	f89d 0034 	ldrb.w	r0, [sp, #52]	; 0x34
 8018f54:	f240 8115 	bls.w	8019182 <uxr_write_framed_msg+0x252>
 8018f58:	f1a0 017d 	sub.w	r1, r0, #125	; 0x7d
 8018f5c:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
 8018f60:	2202      	movs	r2, #2
 8018f62:	2901      	cmp	r1, #1
 8018f64:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8018f68:	d952      	bls.n	8019010 <uxr_write_framed_msg+0xe0>
 8018f6a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8018f6c:	2103      	movs	r1, #3
 8018f6e:	f884 003a 	strb.w	r0, [r4, #58]	; 0x3a
 8018f72:	b2dd      	uxtb	r5, r3
 8018f74:	f884 1062 	strb.w	r1, [r4, #98]	; 0x62
 8018f78:	f1a5 027d 	sub.w	r2, r5, #125	; 0x7d
 8018f7c:	2a01      	cmp	r2, #1
 8018f7e:	d95c      	bls.n	801903a <uxr_write_framed_msg+0x10a>
 8018f80:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8018f82:	1862      	adds	r2, r4, r1
 8018f84:	3101      	adds	r1, #1
 8018f86:	f3c3 2007 	ubfx	r0, r3, #8, #8
 8018f8a:	f882 5038 	strb.w	r5, [r2, #56]	; 0x38
 8018f8e:	f884 1062 	strb.w	r1, [r4, #98]	; 0x62
 8018f92:	f1a0 027d 	sub.w	r2, r0, #125	; 0x7d
 8018f96:	2a01      	cmp	r2, #1
 8018f98:	d961      	bls.n	801905e <uxr_write_framed_msg+0x12e>
 8018f9a:	1c4a      	adds	r2, r1, #1
 8018f9c:	4421      	add	r1, r4
 8018f9e:	b2d2      	uxtb	r2, r2
 8018fa0:	f881 0038 	strb.w	r0, [r1, #56]	; 0x38
 8018fa4:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8018fa8:	2b00      	cmp	r3, #0
 8018faa:	d06a      	beq.n	8019082 <uxr_write_framed_msg+0x152>
 8018fac:	f04f 0800 	mov.w	r8, #0
 8018fb0:	46c1      	mov	r9, r8
 8018fb2:	e016      	b.n	8018fe2 <uxr_write_framed_msg+0xb2>
 8018fb4:	2a29      	cmp	r2, #41	; 0x29
 8018fb6:	d868      	bhi.n	801908a <uxr_write_framed_msg+0x15a>
 8018fb8:	18a0      	adds	r0, r4, r2
 8018fba:	3201      	adds	r2, #1
 8018fbc:	f880 1038 	strb.w	r1, [r0, #56]	; 0x38
 8018fc0:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8018fc4:	ea88 0101 	eor.w	r1, r8, r1
 8018fc8:	4b7d      	ldr	r3, [pc, #500]	; (80191c0 <uxr_write_framed_msg+0x290>)
 8018fca:	f109 0901 	add.w	r9, r9, #1
 8018fce:	b2c9      	uxtb	r1, r1
 8018fd0:	f833 2011 	ldrh.w	r2, [r3, r1, lsl #1]
 8018fd4:	ea82 2818 	eor.w	r8, r2, r8, lsr #8
 8018fd8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8018fda:	454b      	cmp	r3, r9
 8018fdc:	d969      	bls.n	80190b2 <uxr_write_framed_msg+0x182>
 8018fde:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 8018fe2:	f81b 1009 	ldrb.w	r1, [fp, r9]
 8018fe6:	f1a1 007d 	sub.w	r0, r1, #125	; 0x7d
 8018fea:	2801      	cmp	r0, #1
 8018fec:	d8e2      	bhi.n	8018fb4 <uxr_write_framed_msg+0x84>
 8018fee:	1c50      	adds	r0, r2, #1
 8018ff0:	b2c0      	uxtb	r0, r0
 8018ff2:	2829      	cmp	r0, #41	; 0x29
 8018ff4:	d849      	bhi.n	801908a <uxr_write_framed_msg+0x15a>
 8018ff6:	18a0      	adds	r0, r4, r2
 8018ff8:	f04f 037d 	mov.w	r3, #125	; 0x7d
 8018ffc:	3202      	adds	r2, #2
 8018ffe:	f081 0520 	eor.w	r5, r1, #32
 8019002:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
 8019006:	f880 5039 	strb.w	r5, [r0, #57]	; 0x39
 801900a:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 801900e:	e7d9      	b.n	8018fc4 <uxr_write_framed_msg+0x94>
 8019010:	2104      	movs	r1, #4
 8019012:	f04f 0c03 	mov.w	ip, #3
 8019016:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8019018:	4422      	add	r2, r4
 801901a:	f04f 0e7d 	mov.w	lr, #125	; 0x7d
 801901e:	44a4      	add	ip, r4
 8019020:	b2dd      	uxtb	r5, r3
 8019022:	f080 0020 	eor.w	r0, r0, #32
 8019026:	f882 e038 	strb.w	lr, [r2, #56]	; 0x38
 801902a:	f1a5 027d 	sub.w	r2, r5, #125	; 0x7d
 801902e:	f88c 0038 	strb.w	r0, [ip, #56]	; 0x38
 8019032:	f884 1062 	strb.w	r1, [r4, #98]	; 0x62
 8019036:	2a01      	cmp	r2, #1
 8019038:	d8a2      	bhi.n	8018f80 <uxr_write_framed_msg+0x50>
 801903a:	1862      	adds	r2, r4, r1
 801903c:	207d      	movs	r0, #125	; 0x7d
 801903e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8019040:	f085 0520 	eor.w	r5, r5, #32
 8019044:	f882 0038 	strb.w	r0, [r2, #56]	; 0x38
 8019048:	3102      	adds	r1, #2
 801904a:	f3c3 2007 	ubfx	r0, r3, #8, #8
 801904e:	f882 5039 	strb.w	r5, [r2, #57]	; 0x39
 8019052:	f884 1062 	strb.w	r1, [r4, #98]	; 0x62
 8019056:	f1a0 027d 	sub.w	r2, r0, #125	; 0x7d
 801905a:	2a01      	cmp	r2, #1
 801905c:	d89d      	bhi.n	8018f9a <uxr_write_framed_msg+0x6a>
 801905e:	1c4d      	adds	r5, r1, #1
 8019060:	1c8a      	adds	r2, r1, #2
 8019062:	f080 0020 	eor.w	r0, r0, #32
 8019066:	4421      	add	r1, r4
 8019068:	fa54 f585 	uxtab	r5, r4, r5
 801906c:	b2d2      	uxtb	r2, r2
 801906e:	f04f 0c7d 	mov.w	ip, #125	; 0x7d
 8019072:	f881 c038 	strb.w	ip, [r1, #56]	; 0x38
 8019076:	f885 0038 	strb.w	r0, [r5, #56]	; 0x38
 801907a:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 801907e:	2b00      	cmp	r3, #0
 8019080:	d194      	bne.n	8018fac <uxr_write_framed_msg+0x7c>
 8019082:	4619      	mov	r1, r3
 8019084:	f8ad 3004 	strh.w	r3, [sp, #4]
 8019088:	e019      	b.n	80190be <uxr_write_framed_msg+0x18e>
 801908a:	2500      	movs	r5, #0
 801908c:	e000      	b.n	8019090 <uxr_write_framed_msg+0x160>
 801908e:	b160      	cbz	r0, 80190aa <uxr_write_framed_msg+0x17a>
 8019090:	f105 0138 	add.w	r1, r5, #56	; 0x38
 8019094:	1b52      	subs	r2, r2, r5
 8019096:	4653      	mov	r3, sl
 8019098:	4638      	mov	r0, r7
 801909a:	4421      	add	r1, r4
 801909c:	47b0      	blx	r6
 801909e:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 80190a2:	4405      	add	r5, r0
 80190a4:	4295      	cmp	r5, r2
 80190a6:	d3f2      	bcc.n	801908e <uxr_write_framed_msg+0x15e>
 80190a8:	d066      	beq.n	8019178 <uxr_write_framed_msg+0x248>
 80190aa:	2000      	movs	r0, #0
 80190ac:	b003      	add	sp, #12
 80190ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80190b2:	fa5f f188 	uxtb.w	r1, r8
 80190b6:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 80190ba:	f8ad 8004 	strh.w	r8, [sp, #4]
 80190be:	f04f 0900 	mov.w	r9, #0
 80190c2:	f04f 0b7d 	mov.w	fp, #125	; 0x7d
 80190c6:	46c8      	mov	r8, r9
 80190c8:	e013      	b.n	80190f2 <uxr_write_framed_msg+0x1c2>
 80190ca:	2a29      	cmp	r2, #41	; 0x29
 80190cc:	d824      	bhi.n	8019118 <uxr_write_framed_msg+0x1e8>
 80190ce:	18a3      	adds	r3, r4, r2
 80190d0:	3201      	adds	r2, #1
 80190d2:	f883 1038 	strb.w	r1, [r3, #56]	; 0x38
 80190d6:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 80190da:	f109 0901 	add.w	r9, r9, #1
 80190de:	f1b9 0f02 	cmp.w	r9, #2
 80190e2:	d02d      	beq.n	8019140 <uxr_write_framed_msg+0x210>
 80190e4:	f109 0308 	add.w	r3, r9, #8
 80190e8:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 80190ec:	446b      	add	r3, sp
 80190ee:	f813 1c04 	ldrb.w	r1, [r3, #-4]
 80190f2:	f1a1 037d 	sub.w	r3, r1, #125	; 0x7d
 80190f6:	2b01      	cmp	r3, #1
 80190f8:	d8e7      	bhi.n	80190ca <uxr_write_framed_msg+0x19a>
 80190fa:	1c53      	adds	r3, r2, #1
 80190fc:	b2db      	uxtb	r3, r3
 80190fe:	2b29      	cmp	r3, #41	; 0x29
 8019100:	d80a      	bhi.n	8019118 <uxr_write_framed_msg+0x1e8>
 8019102:	18a3      	adds	r3, r4, r2
 8019104:	f081 0120 	eor.w	r1, r1, #32
 8019108:	3202      	adds	r2, #2
 801910a:	f883 1039 	strb.w	r1, [r3, #57]	; 0x39
 801910e:	f883 b038 	strb.w	fp, [r3, #56]	; 0x38
 8019112:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 8019116:	e7e0      	b.n	80190da <uxr_write_framed_msg+0x1aa>
 8019118:	2500      	movs	r5, #0
 801911a:	e001      	b.n	8019120 <uxr_write_framed_msg+0x1f0>
 801911c:	2800      	cmp	r0, #0
 801911e:	d0c4      	beq.n	80190aa <uxr_write_framed_msg+0x17a>
 8019120:	f105 0138 	add.w	r1, r5, #56	; 0x38
 8019124:	1b52      	subs	r2, r2, r5
 8019126:	4653      	mov	r3, sl
 8019128:	4638      	mov	r0, r7
 801912a:	4421      	add	r1, r4
 801912c:	47b0      	blx	r6
 801912e:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 8019132:	4405      	add	r5, r0
 8019134:	4295      	cmp	r5, r2
 8019136:	d3f1      	bcc.n	801911c <uxr_write_framed_msg+0x1ec>
 8019138:	d1b7      	bne.n	80190aa <uxr_write_framed_msg+0x17a>
 801913a:	f884 8062 	strb.w	r8, [r4, #98]	; 0x62
 801913e:	e7d1      	b.n	80190e4 <uxr_write_framed_msg+0x1b4>
 8019140:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 8019144:	b19a      	cbz	r2, 801916e <uxr_write_framed_msg+0x23e>
 8019146:	2500      	movs	r5, #0
 8019148:	e001      	b.n	801914e <uxr_write_framed_msg+0x21e>
 801914a:	2800      	cmp	r0, #0
 801914c:	d0ad      	beq.n	80190aa <uxr_write_framed_msg+0x17a>
 801914e:	f105 0138 	add.w	r1, r5, #56	; 0x38
 8019152:	1b52      	subs	r2, r2, r5
 8019154:	4653      	mov	r3, sl
 8019156:	4638      	mov	r0, r7
 8019158:	4421      	add	r1, r4
 801915a:	47b0      	blx	r6
 801915c:	f894 2062 	ldrb.w	r2, [r4, #98]	; 0x62
 8019160:	4405      	add	r5, r0
 8019162:	4295      	cmp	r5, r2
 8019164:	d3f1      	bcc.n	801914a <uxr_write_framed_msg+0x21a>
 8019166:	d1a0      	bne.n	80190aa <uxr_write_framed_msg+0x17a>
 8019168:	2300      	movs	r3, #0
 801916a:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
 801916e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8019170:	b298      	uxth	r0, r3
 8019172:	b003      	add	sp, #12
 8019174:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019178:	f04f 0300 	mov.w	r3, #0
 801917c:	f884 3062 	strb.w	r3, [r4, #98]	; 0x62
 8019180:	e72a      	b.n	8018fd8 <uxr_write_framed_msg+0xa8>
 8019182:	217d      	movs	r1, #125	; 0x7d
 8019184:	f082 0220 	eor.w	r2, r2, #32
 8019188:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
 801918c:	f1a0 017d 	sub.w	r1, r0, #125	; 0x7d
 8019190:	f884 203a 	strb.w	r2, [r4, #58]	; 0x3a
 8019194:	2203      	movs	r2, #3
 8019196:	2901      	cmp	r1, #1
 8019198:	f884 2062 	strb.w	r2, [r4, #98]	; 0x62
 801919c:	d803      	bhi.n	80191a6 <uxr_write_framed_msg+0x276>
 801919e:	2105      	movs	r1, #5
 80191a0:	f04f 0c04 	mov.w	ip, #4
 80191a4:	e737      	b.n	8019016 <uxr_write_framed_msg+0xe6>
 80191a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80191a8:	2104      	movs	r1, #4
 80191aa:	f884 003b 	strb.w	r0, [r4, #59]	; 0x3b
 80191ae:	b2dd      	uxtb	r5, r3
 80191b0:	f884 1062 	strb.w	r1, [r4, #98]	; 0x62
 80191b4:	f1a5 027d 	sub.w	r2, r5, #125	; 0x7d
 80191b8:	2a01      	cmp	r2, #1
 80191ba:	f63f aee1 	bhi.w	8018f80 <uxr_write_framed_msg+0x50>
 80191be:	e73c      	b.n	801903a <uxr_write_framed_msg+0x10a>
 80191c0:	08025424 	.word	0x08025424

080191c4 <uxr_framing_read_transport>:
 80191c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80191c8:	4604      	mov	r4, r0
 80191ca:	b085      	sub	sp, #20
 80191cc:	4692      	mov	sl, r2
 80191ce:	4689      	mov	r9, r1
 80191d0:	461d      	mov	r5, r3
 80191d2:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 80191d4:	f000 fca6 	bl	8019b24 <uxr_millis>
 80191d8:	f894 202c 	ldrb.w	r2, [r4, #44]	; 0x2c
 80191dc:	f894 702d 	ldrb.w	r7, [r4, #45]	; 0x2d
 80191e0:	4680      	mov	r8, r0
 80191e2:	42ba      	cmp	r2, r7
 80191e4:	d05f      	beq.n	80192a6 <uxr_framing_read_transport+0xe2>
 80191e6:	d817      	bhi.n	8019218 <uxr_framing_read_transport+0x54>
 80191e8:	3f01      	subs	r7, #1
 80191ea:	1aba      	subs	r2, r7, r2
 80191ec:	2700      	movs	r7, #0
 80191ee:	b2d2      	uxtb	r2, r2
 80191f0:	42b2      	cmp	r2, r6
 80191f2:	d81a      	bhi.n	801922a <uxr_framing_read_transport+0x66>
 80191f4:	19d3      	adds	r3, r2, r7
 80191f6:	42b3      	cmp	r3, r6
 80191f8:	d852      	bhi.n	80192a0 <uxr_framing_read_transport+0xdc>
 80191fa:	b9d2      	cbnz	r2, 8019232 <uxr_framing_read_transport+0x6e>
 80191fc:	2600      	movs	r6, #0
 80191fe:	f000 fc91 	bl	8019b24 <uxr_millis>
 8019202:	682b      	ldr	r3, [r5, #0]
 8019204:	eba0 0008 	sub.w	r0, r0, r8
 8019208:	1a1b      	subs	r3, r3, r0
 801920a:	4630      	mov	r0, r6
 801920c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8019210:	602b      	str	r3, [r5, #0]
 8019212:	b005      	add	sp, #20
 8019214:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019218:	2f00      	cmp	r7, #0
 801921a:	d060      	beq.n	80192de <uxr_framing_read_transport+0x11a>
 801921c:	f1c2 022a 	rsb	r2, r2, #42	; 0x2a
 8019220:	3f01      	subs	r7, #1
 8019222:	b2d2      	uxtb	r2, r2
 8019224:	b2ff      	uxtb	r7, r7
 8019226:	42b2      	cmp	r2, r6
 8019228:	d9e4      	bls.n	80191f4 <uxr_framing_read_transport+0x30>
 801922a:	b2f2      	uxtb	r2, r6
 801922c:	2700      	movs	r7, #0
 801922e:	2a00      	cmp	r2, #0
 8019230:	d0e4      	beq.n	80191fc <uxr_framing_read_transport+0x38>
 8019232:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8019234:	4650      	mov	r0, sl
 8019236:	9203      	str	r2, [sp, #12]
 8019238:	9300      	str	r3, [sp, #0]
 801923a:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 801923e:	682b      	ldr	r3, [r5, #0]
 8019240:	3102      	adds	r1, #2
 8019242:	f8df b0a4 	ldr.w	fp, [pc, #164]	; 80192e8 <uxr_framing_read_transport+0x124>
 8019246:	4421      	add	r1, r4
 8019248:	47c8      	blx	r9
 801924a:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 801924e:	4606      	mov	r6, r0
 8019250:	4403      	add	r3, r0
 8019252:	0859      	lsrs	r1, r3, #1
 8019254:	fbab 2101 	umull	r2, r1, fp, r1
 8019258:	222a      	movs	r2, #42	; 0x2a
 801925a:	0889      	lsrs	r1, r1, #2
 801925c:	fb02 3111 	mls	r1, r2, r1, r3
 8019260:	f884 102c 	strb.w	r1, [r4, #44]	; 0x2c
 8019264:	2800      	cmp	r0, #0
 8019266:	d0c9      	beq.n	80191fc <uxr_framing_read_transport+0x38>
 8019268:	9a03      	ldr	r2, [sp, #12]
 801926a:	4290      	cmp	r0, r2
 801926c:	d1c7      	bne.n	80191fe <uxr_framing_read_transport+0x3a>
 801926e:	2f00      	cmp	r7, #0
 8019270:	d0c5      	beq.n	80191fe <uxr_framing_read_transport+0x3a>
 8019272:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8019274:	3102      	adds	r1, #2
 8019276:	463a      	mov	r2, r7
 8019278:	4650      	mov	r0, sl
 801927a:	4421      	add	r1, r4
 801927c:	9300      	str	r3, [sp, #0]
 801927e:	2300      	movs	r3, #0
 8019280:	47c8      	blx	r9
 8019282:	f894 202c 	ldrb.w	r2, [r4, #44]	; 0x2c
 8019286:	4406      	add	r6, r0
 8019288:	1813      	adds	r3, r2, r0
 801928a:	085a      	lsrs	r2, r3, #1
 801928c:	fbab 1b02 	umull	r1, fp, fp, r2
 8019290:	222a      	movs	r2, #42	; 0x2a
 8019292:	ea4f 0b9b 	mov.w	fp, fp, lsr #2
 8019296:	fb02 331b 	mls	r3, r2, fp, r3
 801929a:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
 801929e:	e7ae      	b.n	80191fe <uxr_framing_read_transport+0x3a>
 80192a0:	1ab6      	subs	r6, r6, r2
 80192a2:	b2f7      	uxtb	r7, r6
 80192a4:	e7a9      	b.n	80191fa <uxr_framing_read_transport+0x36>
 80192a6:	2300      	movs	r3, #0
 80192a8:	2e28      	cmp	r6, #40	; 0x28
 80192aa:	85a3      	strh	r3, [r4, #44]	; 0x2c
 80192ac:	d9bd      	bls.n	801922a <uxr_framing_read_transport+0x66>
 80192ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80192b0:	2229      	movs	r2, #41	; 0x29
 80192b2:	1ca1      	adds	r1, r4, #2
 80192b4:	4650      	mov	r0, sl
 80192b6:	9300      	str	r3, [sp, #0]
 80192b8:	682b      	ldr	r3, [r5, #0]
 80192ba:	47c8      	blx	r9
 80192bc:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 80192c0:	4606      	mov	r6, r0
 80192c2:	212a      	movs	r1, #42	; 0x2a
 80192c4:	4403      	add	r3, r0
 80192c6:	4808      	ldr	r0, [pc, #32]	; (80192e8 <uxr_framing_read_transport+0x124>)
 80192c8:	085a      	lsrs	r2, r3, #1
 80192ca:	fba0 0202 	umull	r0, r2, r0, r2
 80192ce:	0892      	lsrs	r2, r2, #2
 80192d0:	fb01 3312 	mls	r3, r1, r2, r3
 80192d4:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
 80192d8:	2e00      	cmp	r6, #0
 80192da:	d08f      	beq.n	80191fc <uxr_framing_read_transport+0x38>
 80192dc:	e78f      	b.n	80191fe <uxr_framing_read_transport+0x3a>
 80192de:	f1c2 0229 	rsb	r2, r2, #41	; 0x29
 80192e2:	b2d2      	uxtb	r2, r2
 80192e4:	e784      	b.n	80191f0 <uxr_framing_read_transport+0x2c>
 80192e6:	bf00      	nop
 80192e8:	30c30c31 	.word	0x30c30c31

080192ec <uxr_read_framed_msg>:
 80192ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80192f0:	461e      	mov	r6, r3
 80192f2:	f890 502c 	ldrb.w	r5, [r0, #44]	; 0x2c
 80192f6:	f890 302d 	ldrb.w	r3, [r0, #45]	; 0x2d
 80192fa:	b083      	sub	sp, #12
 80192fc:	4604      	mov	r4, r0
 80192fe:	4688      	mov	r8, r1
 8019300:	429d      	cmp	r5, r3
 8019302:	4691      	mov	r9, r2
 8019304:	f000 818c 	beq.w	8019620 <uxr_read_framed_msg+0x334>
 8019308:	7823      	ldrb	r3, [r4, #0]
 801930a:	4dc3      	ldr	r5, [pc, #780]	; (8019618 <uxr_read_framed_msg+0x32c>)
 801930c:	4fc3      	ldr	r7, [pc, #780]	; (801961c <uxr_read_framed_msg+0x330>)
 801930e:	2b07      	cmp	r3, #7
 8019310:	d8fd      	bhi.n	801930e <uxr_read_framed_msg+0x22>
 8019312:	e8df f013 	tbh	[pc, r3, lsl #1]
 8019316:	011c      	.short	0x011c
 8019318:	00d900fb 	.word	0x00d900fb
 801931c:	008f00ba 	.word	0x008f00ba
 8019320:	00320051 	.word	0x00320051
 8019324:	0008      	.short	0x0008
 8019326:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 801932a:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 801932e:	4299      	cmp	r1, r3
 8019330:	f000 814d 	beq.w	80195ce <uxr_read_framed_msg+0x2e2>
 8019334:	18e2      	adds	r2, r4, r3
 8019336:	7892      	ldrb	r2, [r2, #2]
 8019338:	2a7d      	cmp	r2, #125	; 0x7d
 801933a:	f000 81b8 	beq.w	80196ae <uxr_read_framed_msg+0x3c2>
 801933e:	3301      	adds	r3, #1
 8019340:	212a      	movs	r1, #42	; 0x2a
 8019342:	2a7e      	cmp	r2, #126	; 0x7e
 8019344:	ea4f 0053 	mov.w	r0, r3, lsr #1
 8019348:	fba5 c000 	umull	ip, r0, r5, r0
 801934c:	ea4f 0090 	mov.w	r0, r0, lsr #2
 8019350:	fb01 3310 	mls	r3, r1, r0, r3
 8019354:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8019358:	f000 8257 	beq.w	801980a <uxr_read_framed_msg+0x51e>
 801935c:	8ea3      	ldrh	r3, [r4, #52]	; 0x34
 801935e:	2000      	movs	r0, #0
 8019360:	8ee1      	ldrh	r1, [r4, #54]	; 0x36
 8019362:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8019366:	7020      	strb	r0, [r4, #0]
 8019368:	b29b      	uxth	r3, r3
 801936a:	4299      	cmp	r1, r3
 801936c:	86a3      	strh	r3, [r4, #52]	; 0x34
 801936e:	f000 8178 	beq.w	8019662 <uxr_read_framed_msg+0x376>
 8019372:	2000      	movs	r0, #0
 8019374:	b003      	add	sp, #12
 8019376:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801937a:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 801937e:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8019382:	4298      	cmp	r0, r3
 8019384:	f000 8132 	beq.w	80195ec <uxr_read_framed_msg+0x300>
 8019388:	18e2      	adds	r2, r4, r3
 801938a:	7891      	ldrb	r1, [r2, #2]
 801938c:	297d      	cmp	r1, #125	; 0x7d
 801938e:	f000 8170 	beq.w	8019672 <uxr_read_framed_msg+0x386>
 8019392:	3301      	adds	r3, #1
 8019394:	202a      	movs	r0, #42	; 0x2a
 8019396:	297e      	cmp	r1, #126	; 0x7e
 8019398:	ea4f 0253 	mov.w	r2, r3, lsr #1
 801939c:	fba5 c202 	umull	ip, r2, r5, r2
 80193a0:	ea4f 0292 	mov.w	r2, r2, lsr #2
 80193a4:	fb00 3312 	mls	r3, r0, r2, r3
 80193a8:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 80193ac:	f000 821d 	beq.w	80197ea <uxr_read_framed_msg+0x4fe>
 80193b0:	2307      	movs	r3, #7
 80193b2:	86a1      	strh	r1, [r4, #52]	; 0x34
 80193b4:	7023      	strb	r3, [r4, #0]
 80193b6:	e7aa      	b.n	801930e <uxr_read_framed_msg+0x22>
 80193b8:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 80193ba:	f8b4 e030 	ldrh.w	lr, [r4, #48]	; 0x30
 80193be:	459e      	cmp	lr, r3
 80193c0:	d827      	bhi.n	8019412 <uxr_read_framed_msg+0x126>
 80193c2:	e032      	b.n	801942a <uxr_read_framed_msg+0x13e>
 80193c4:	fba5 b101 	umull	fp, r1, r5, r1
 80193c8:	f89c c002 	ldrb.w	ip, [ip, #2]
 80193cc:	f04f 0b2a 	mov.w	fp, #42	; 0x2a
 80193d0:	0889      	lsrs	r1, r1, #2
 80193d2:	f1bc 0f7d 	cmp.w	ip, #125	; 0x7d
 80193d6:	fb0b 0111 	mls	r1, fp, r1, r0
 80193da:	f000 80d4 	beq.w	8019586 <uxr_read_framed_msg+0x29a>
 80193de:	f1bc 0f7e 	cmp.w	ip, #126	; 0x7e
 80193e2:	f884 102d 	strb.w	r1, [r4, #45]	; 0x2d
 80193e6:	f000 80cb 	beq.w	8019580 <uxr_read_framed_msg+0x294>
 80193ea:	f806 c003 	strb.w	ip, [r6, r3]
 80193ee:	8ee0      	ldrh	r0, [r4, #54]	; 0x36
 80193f0:	8e63      	ldrh	r3, [r4, #50]	; 0x32
 80193f2:	ea80 010c 	eor.w	r1, r0, ip
 80193f6:	f8b4 e030 	ldrh.w	lr, [r4, #48]	; 0x30
 80193fa:	3301      	adds	r3, #1
 80193fc:	b2c9      	uxtb	r1, r1
 80193fe:	b29b      	uxth	r3, r3
 8019400:	f837 2011 	ldrh.w	r2, [r7, r1, lsl #1]
 8019404:	4573      	cmp	r3, lr
 8019406:	8663      	strh	r3, [r4, #50]	; 0x32
 8019408:	ea82 2210 	eor.w	r2, r2, r0, lsr #8
 801940c:	86e2      	strh	r2, [r4, #54]	; 0x36
 801940e:	f080 811d 	bcs.w	801964c <uxr_read_framed_msg+0x360>
 8019412:	f894 202d 	ldrb.w	r2, [r4, #45]	; 0x2d
 8019416:	f894 a02c 	ldrb.w	sl, [r4, #44]	; 0x2c
 801941a:	1c50      	adds	r0, r2, #1
 801941c:	eb04 0c02 	add.w	ip, r4, r2
 8019420:	4592      	cmp	sl, r2
 8019422:	ea4f 0150 	mov.w	r1, r0, lsr #1
 8019426:	d1cd      	bne.n	80193c4 <uxr_read_framed_msg+0xd8>
 8019428:	459e      	cmp	lr, r3
 801942a:	f040 8114 	bne.w	8019656 <uxr_read_framed_msg+0x36a>
 801942e:	2306      	movs	r3, #6
 8019430:	7023      	strb	r3, [r4, #0]
 8019432:	e76c      	b.n	801930e <uxr_read_framed_msg+0x22>
 8019434:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 8019438:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 801943c:	4298      	cmp	r0, r3
 801943e:	f000 80c6 	beq.w	80195ce <uxr_read_framed_msg+0x2e2>
 8019442:	18e2      	adds	r2, r4, r3
 8019444:	7891      	ldrb	r1, [r2, #2]
 8019446:	297d      	cmp	r1, #125	; 0x7d
 8019448:	f000 8193 	beq.w	8019772 <uxr_read_framed_msg+0x486>
 801944c:	3301      	adds	r3, #1
 801944e:	202a      	movs	r0, #42	; 0x2a
 8019450:	297e      	cmp	r1, #126	; 0x7e
 8019452:	ea4f 0253 	mov.w	r2, r3, lsr #1
 8019456:	fba5 c202 	umull	ip, r2, r5, r2
 801945a:	ea4f 0292 	mov.w	r2, r2, lsr #2
 801945e:	fb00 3312 	mls	r3, r0, r2, r3
 8019462:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8019466:	f000 81d0 	beq.w	801980a <uxr_read_framed_msg+0x51e>
 801946a:	8e23      	ldrh	r3, [r4, #48]	; 0x30
 801946c:	2000      	movs	r0, #0
 801946e:	eb03 2301 	add.w	r3, r3, r1, lsl #8
 8019472:	990c      	ldr	r1, [sp, #48]	; 0x30
 8019474:	8660      	strh	r0, [r4, #50]	; 0x32
 8019476:	b29b      	uxth	r3, r3
 8019478:	86e0      	strh	r0, [r4, #54]	; 0x36
 801947a:	428b      	cmp	r3, r1
 801947c:	8623      	strh	r3, [r4, #48]	; 0x30
 801947e:	f240 80e2 	bls.w	8019646 <uxr_read_framed_msg+0x35a>
 8019482:	7020      	strb	r0, [r4, #0]
 8019484:	b003      	add	sp, #12
 8019486:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801948a:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 801948e:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 8019492:	4298      	cmp	r0, r3
 8019494:	f000 80aa 	beq.w	80195ec <uxr_read_framed_msg+0x300>
 8019498:	18e2      	adds	r2, r4, r3
 801949a:	7891      	ldrb	r1, [r2, #2]
 801949c:	297d      	cmp	r1, #125	; 0x7d
 801949e:	f000 8186 	beq.w	80197ae <uxr_read_framed_msg+0x4c2>
 80194a2:	3301      	adds	r3, #1
 80194a4:	202a      	movs	r0, #42	; 0x2a
 80194a6:	297e      	cmp	r1, #126	; 0x7e
 80194a8:	ea4f 0253 	mov.w	r2, r3, lsr #1
 80194ac:	fba5 c202 	umull	ip, r2, r5, r2
 80194b0:	ea4f 0292 	mov.w	r2, r2, lsr #2
 80194b4:	fb00 3312 	mls	r3, r0, r2, r3
 80194b8:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 80194bc:	f000 8195 	beq.w	80197ea <uxr_read_framed_msg+0x4fe>
 80194c0:	2304      	movs	r3, #4
 80194c2:	8621      	strh	r1, [r4, #48]	; 0x30
 80194c4:	7023      	strb	r3, [r4, #0]
 80194c6:	e722      	b.n	801930e <uxr_read_framed_msg+0x22>
 80194c8:	f894 002c 	ldrb.w	r0, [r4, #44]	; 0x2c
 80194cc:	f894 202d 	ldrb.w	r2, [r4, #45]	; 0x2d
 80194d0:	4290      	cmp	r0, r2
 80194d2:	f000 80b4 	beq.w	801963e <uxr_read_framed_msg+0x352>
 80194d6:	18a3      	adds	r3, r4, r2
 80194d8:	7899      	ldrb	r1, [r3, #2]
 80194da:	297d      	cmp	r1, #125	; 0x7d
 80194dc:	f000 8107 	beq.w	80196ee <uxr_read_framed_msg+0x402>
 80194e0:	3201      	adds	r2, #1
 80194e2:	232a      	movs	r3, #42	; 0x2a
 80194e4:	297e      	cmp	r1, #126	; 0x7e
 80194e6:	ea4f 0052 	mov.w	r0, r2, lsr #1
 80194ea:	fba5 c000 	umull	ip, r0, r5, r0
 80194ee:	ea4f 0090 	mov.w	r0, r0, lsr #2
 80194f2:	fb03 2210 	mls	r2, r3, r0, r2
 80194f6:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
 80194fa:	f000 818a 	beq.w	8019812 <uxr_read_framed_msg+0x526>
 80194fe:	7863      	ldrb	r3, [r4, #1]
 8019500:	428b      	cmp	r3, r1
 8019502:	bf0c      	ite	eq
 8019504:	2303      	moveq	r3, #3
 8019506:	2300      	movne	r3, #0
 8019508:	7023      	strb	r3, [r4, #0]
 801950a:	e700      	b.n	801930e <uxr_read_framed_msg+0x22>
 801950c:	2300      	movs	r3, #0
 801950e:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 8019512:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
 8019516:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 801951a:	4299      	cmp	r1, r3
 801951c:	d06a      	beq.n	80195f4 <uxr_read_framed_msg+0x308>
 801951e:	18e2      	adds	r2, r4, r3
 8019520:	7890      	ldrb	r0, [r2, #2]
 8019522:	287d      	cmp	r0, #125	; 0x7d
 8019524:	f000 8100 	beq.w	8019728 <uxr_read_framed_msg+0x43c>
 8019528:	3301      	adds	r3, #1
 801952a:	212a      	movs	r1, #42	; 0x2a
 801952c:	287e      	cmp	r0, #126	; 0x7e
 801952e:	f884 002e 	strb.w	r0, [r4, #46]	; 0x2e
 8019532:	ea4f 0253 	mov.w	r2, r3, lsr #1
 8019536:	fba5 c202 	umull	ip, r2, r5, r2
 801953a:	ea4f 0292 	mov.w	r2, r2, lsr #2
 801953e:	fb01 3312 	mls	r3, r1, r2, r3
 8019542:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8019546:	d055      	beq.n	80195f4 <uxr_read_framed_msg+0x308>
 8019548:	2302      	movs	r3, #2
 801954a:	7023      	strb	r3, [r4, #0]
 801954c:	e6df      	b.n	801930e <uxr_read_framed_msg+0x22>
 801954e:	f894 c02c 	ldrb.w	ip, [r4, #44]	; 0x2c
 8019552:	f04f 0e2a 	mov.w	lr, #42	; 0x2a
 8019556:	f894 302d 	ldrb.w	r3, [r4, #45]	; 0x2d
 801955a:	1c5a      	adds	r2, r3, #1
 801955c:	459c      	cmp	ip, r3
 801955e:	eb04 0103 	add.w	r1, r4, r3
 8019562:	ea4f 0352 	mov.w	r3, r2, lsr #1
 8019566:	f43f af04 	beq.w	8019372 <uxr_read_framed_msg+0x86>
 801956a:	fba5 0303 	umull	r0, r3, r5, r3
 801956e:	7889      	ldrb	r1, [r1, #2]
 8019570:	089b      	lsrs	r3, r3, #2
 8019572:	297e      	cmp	r1, #126	; 0x7e
 8019574:	fb0e 2313 	mls	r3, lr, r3, r2
 8019578:	b2db      	uxtb	r3, r3
 801957a:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 801957e:	d1ec      	bne.n	801955a <uxr_read_framed_msg+0x26e>
 8019580:	2301      	movs	r3, #1
 8019582:	7023      	strb	r3, [r4, #0]
 8019584:	e6c3      	b.n	801930e <uxr_read_framed_msg+0x22>
 8019586:	1c50      	adds	r0, r2, #1
 8019588:	f04f 0b2a 	mov.w	fp, #42	; 0x2a
 801958c:	3202      	adds	r2, #2
 801958e:	0841      	lsrs	r1, r0, #1
 8019590:	fba5 c101 	umull	ip, r1, r5, r1
 8019594:	0889      	lsrs	r1, r1, #2
 8019596:	fb0b 0111 	mls	r1, fp, r1, r0
 801959a:	1860      	adds	r0, r4, r1
 801959c:	b2c9      	uxtb	r1, r1
 801959e:	458a      	cmp	sl, r1
 80195a0:	f43f af42 	beq.w	8019428 <uxr_read_framed_msg+0x13c>
 80195a4:	0851      	lsrs	r1, r2, #1
 80195a6:	7880      	ldrb	r0, [r0, #2]
 80195a8:	fba5 a101 	umull	sl, r1, r5, r1
 80195ac:	287e      	cmp	r0, #126	; 0x7e
 80195ae:	f080 0c20 	eor.w	ip, r0, #32
 80195b2:	ea4f 0191 	mov.w	r1, r1, lsr #2
 80195b6:	fb0b 2211 	mls	r2, fp, r1, r2
 80195ba:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
 80195be:	f47f af14 	bne.w	80193ea <uxr_read_framed_msg+0xfe>
 80195c2:	459e      	cmp	lr, r3
 80195c4:	f43f af33 	beq.w	801942e <uxr_read_framed_msg+0x142>
 80195c8:	2301      	movs	r3, #1
 80195ca:	7023      	strb	r3, [r4, #0]
 80195cc:	e69f      	b.n	801930e <uxr_read_framed_msg+0x22>
 80195ce:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80195d0:	9300      	str	r3, [sp, #0]
 80195d2:	2301      	movs	r3, #1
 80195d4:	9301      	str	r3, [sp, #4]
 80195d6:	464a      	mov	r2, r9
 80195d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80195da:	4641      	mov	r1, r8
 80195dc:	4620      	mov	r0, r4
 80195de:	f7ff fdf1 	bl	80191c4 <uxr_framing_read_transport>
 80195e2:	2800      	cmp	r0, #0
 80195e4:	f43f aec5 	beq.w	8019372 <uxr_read_framed_msg+0x86>
 80195e8:	7823      	ldrb	r3, [r4, #0]
 80195ea:	e690      	b.n	801930e <uxr_read_framed_msg+0x22>
 80195ec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80195ee:	9300      	str	r3, [sp, #0]
 80195f0:	2302      	movs	r3, #2
 80195f2:	e7ef      	b.n	80195d4 <uxr_read_framed_msg+0x2e8>
 80195f4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80195f6:	464a      	mov	r2, r9
 80195f8:	4641      	mov	r1, r8
 80195fa:	4620      	mov	r0, r4
 80195fc:	9300      	str	r3, [sp, #0]
 80195fe:	2304      	movs	r3, #4
 8019600:	9301      	str	r3, [sp, #4]
 8019602:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8019604:	f7ff fdde 	bl	80191c4 <uxr_framing_read_transport>
 8019608:	2800      	cmp	r0, #0
 801960a:	d1ed      	bne.n	80195e8 <uxr_read_framed_msg+0x2fc>
 801960c:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
 8019610:	2b7e      	cmp	r3, #126	; 0x7e
 8019612:	d0e9      	beq.n	80195e8 <uxr_read_framed_msg+0x2fc>
 8019614:	e6ad      	b.n	8019372 <uxr_read_framed_msg+0x86>
 8019616:	bf00      	nop
 8019618:	30c30c31 	.word	0x30c30c31
 801961c:	08025424 	.word	0x08025424
 8019620:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8019622:	9300      	str	r3, [sp, #0]
 8019624:	2305      	movs	r3, #5
 8019626:	9301      	str	r3, [sp, #4]
 8019628:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801962a:	f7ff fdcb 	bl	80191c4 <uxr_framing_read_transport>
 801962e:	f894 202d 	ldrb.w	r2, [r4, #45]	; 0x2d
 8019632:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 8019636:	429a      	cmp	r2, r3
 8019638:	f43f ae9b 	beq.w	8019372 <uxr_read_framed_msg+0x86>
 801963c:	e664      	b.n	8019308 <uxr_read_framed_msg+0x1c>
 801963e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8019640:	9300      	str	r3, [sp, #0]
 8019642:	2303      	movs	r3, #3
 8019644:	e7c6      	b.n	80195d4 <uxr_read_framed_msg+0x2e8>
 8019646:	2305      	movs	r3, #5
 8019648:	7023      	strb	r3, [r4, #0]
 801964a:	e660      	b.n	801930e <uxr_read_framed_msg+0x22>
 801964c:	f43f aeef 	beq.w	801942e <uxr_read_framed_msg+0x142>
 8019650:	f1bc 0f7e 	cmp.w	ip, #126	; 0x7e
 8019654:	d094      	beq.n	8019580 <uxr_read_framed_msg+0x294>
 8019656:	ebae 0303 	sub.w	r3, lr, r3
 801965a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 801965c:	3302      	adds	r3, #2
 801965e:	9200      	str	r2, [sp, #0]
 8019660:	e7b8      	b.n	80195d4 <uxr_read_framed_msg+0x2e8>
 8019662:	f894 302e 	ldrb.w	r3, [r4, #46]	; 0x2e
 8019666:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8019668:	7013      	strb	r3, [r2, #0]
 801966a:	8e20      	ldrh	r0, [r4, #48]	; 0x30
 801966c:	b003      	add	sp, #12
 801966e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019672:	1c59      	adds	r1, r3, #1
 8019674:	f04f 0c2a 	mov.w	ip, #42	; 0x2a
 8019678:	084a      	lsrs	r2, r1, #1
 801967a:	fba5 e202 	umull	lr, r2, r5, r2
 801967e:	0892      	lsrs	r2, r2, #2
 8019680:	fb0c 1212 	mls	r2, ip, r2, r1
 8019684:	b2d1      	uxtb	r1, r2
 8019686:	4288      	cmp	r0, r1
 8019688:	d0b0      	beq.n	80195ec <uxr_read_framed_msg+0x300>
 801968a:	3302      	adds	r3, #2
 801968c:	4422      	add	r2, r4
 801968e:	7891      	ldrb	r1, [r2, #2]
 8019690:	085a      	lsrs	r2, r3, #1
 8019692:	fba5 0202 	umull	r0, r2, r5, r2
 8019696:	297e      	cmp	r1, #126	; 0x7e
 8019698:	ea4f 0292 	mov.w	r2, r2, lsr #2
 801969c:	fb0c 3312 	mls	r3, ip, r2, r3
 80196a0:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 80196a4:	f000 80a1 	beq.w	80197ea <uxr_read_framed_msg+0x4fe>
 80196a8:	f081 0120 	eor.w	r1, r1, #32
 80196ac:	e680      	b.n	80193b0 <uxr_read_framed_msg+0xc4>
 80196ae:	f103 0c01 	add.w	ip, r3, #1
 80196b2:	202a      	movs	r0, #42	; 0x2a
 80196b4:	ea4f 025c 	mov.w	r2, ip, lsr #1
 80196b8:	fba5 e202 	umull	lr, r2, r5, r2
 80196bc:	0892      	lsrs	r2, r2, #2
 80196be:	fb00 c212 	mls	r2, r0, r2, ip
 80196c2:	fa5f fc82 	uxtb.w	ip, r2
 80196c6:	4561      	cmp	r1, ip
 80196c8:	d081      	beq.n	80195ce <uxr_read_framed_msg+0x2e2>
 80196ca:	3302      	adds	r3, #2
 80196cc:	4422      	add	r2, r4
 80196ce:	0859      	lsrs	r1, r3, #1
 80196d0:	7892      	ldrb	r2, [r2, #2]
 80196d2:	fba5 c101 	umull	ip, r1, r5, r1
 80196d6:	2a7e      	cmp	r2, #126	; 0x7e
 80196d8:	ea4f 0191 	mov.w	r1, r1, lsr #2
 80196dc:	fb00 3311 	mls	r3, r0, r1, r3
 80196e0:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 80196e4:	f000 8091 	beq.w	801980a <uxr_read_framed_msg+0x51e>
 80196e8:	f082 0220 	eor.w	r2, r2, #32
 80196ec:	e636      	b.n	801935c <uxr_read_framed_msg+0x70>
 80196ee:	1c51      	adds	r1, r2, #1
 80196f0:	f04f 0c2a 	mov.w	ip, #42	; 0x2a
 80196f4:	084b      	lsrs	r3, r1, #1
 80196f6:	fba5 e303 	umull	lr, r3, r5, r3
 80196fa:	089b      	lsrs	r3, r3, #2
 80196fc:	fb0c 1313 	mls	r3, ip, r3, r1
 8019700:	b2d9      	uxtb	r1, r3
 8019702:	4288      	cmp	r0, r1
 8019704:	d09b      	beq.n	801963e <uxr_read_framed_msg+0x352>
 8019706:	3202      	adds	r2, #2
 8019708:	4423      	add	r3, r4
 801970a:	0850      	lsrs	r0, r2, #1
 801970c:	789b      	ldrb	r3, [r3, #2]
 801970e:	fba5 1000 	umull	r1, r0, r5, r0
 8019712:	2b7e      	cmp	r3, #126	; 0x7e
 8019714:	ea4f 0090 	mov.w	r0, r0, lsr #2
 8019718:	fb0c 2210 	mls	r2, ip, r0, r2
 801971c:	f884 202d 	strb.w	r2, [r4, #45]	; 0x2d
 8019720:	d077      	beq.n	8019812 <uxr_read_framed_msg+0x526>
 8019722:	f083 0120 	eor.w	r1, r3, #32
 8019726:	e6ea      	b.n	80194fe <uxr_read_framed_msg+0x212>
 8019728:	f103 0c01 	add.w	ip, r3, #1
 801972c:	202a      	movs	r0, #42	; 0x2a
 801972e:	ea4f 025c 	mov.w	r2, ip, lsr #1
 8019732:	fba5 e202 	umull	lr, r2, r5, r2
 8019736:	0892      	lsrs	r2, r2, #2
 8019738:	fb00 c212 	mls	r2, r0, r2, ip
 801973c:	fa5f fc82 	uxtb.w	ip, r2
 8019740:	4561      	cmp	r1, ip
 8019742:	f43f af57 	beq.w	80195f4 <uxr_read_framed_msg+0x308>
 8019746:	3302      	adds	r3, #2
 8019748:	4422      	add	r2, r4
 801974a:	7891      	ldrb	r1, [r2, #2]
 801974c:	085a      	lsrs	r2, r3, #1
 801974e:	fba5 c202 	umull	ip, r2, r5, r2
 8019752:	297e      	cmp	r1, #126	; 0x7e
 8019754:	f884 102e 	strb.w	r1, [r4, #46]	; 0x2e
 8019758:	ea4f 0292 	mov.w	r2, r2, lsr #2
 801975c:	fb00 3312 	mls	r3, r0, r2, r3
 8019760:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 8019764:	f43f af46 	beq.w	80195f4 <uxr_read_framed_msg+0x308>
 8019768:	f081 0120 	eor.w	r1, r1, #32
 801976c:	f884 102e 	strb.w	r1, [r4, #46]	; 0x2e
 8019770:	e6ea      	b.n	8019548 <uxr_read_framed_msg+0x25c>
 8019772:	1c59      	adds	r1, r3, #1
 8019774:	f04f 0c2a 	mov.w	ip, #42	; 0x2a
 8019778:	084a      	lsrs	r2, r1, #1
 801977a:	fba5 e202 	umull	lr, r2, r5, r2
 801977e:	0892      	lsrs	r2, r2, #2
 8019780:	fb0c 1212 	mls	r2, ip, r2, r1
 8019784:	b2d1      	uxtb	r1, r2
 8019786:	4288      	cmp	r0, r1
 8019788:	f43f af21 	beq.w	80195ce <uxr_read_framed_msg+0x2e2>
 801978c:	3302      	adds	r3, #2
 801978e:	4422      	add	r2, r4
 8019790:	7891      	ldrb	r1, [r2, #2]
 8019792:	085a      	lsrs	r2, r3, #1
 8019794:	fba5 0202 	umull	r0, r2, r5, r2
 8019798:	297e      	cmp	r1, #126	; 0x7e
 801979a:	ea4f 0292 	mov.w	r2, r2, lsr #2
 801979e:	fb0c 3312 	mls	r3, ip, r2, r3
 80197a2:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 80197a6:	d030      	beq.n	801980a <uxr_read_framed_msg+0x51e>
 80197a8:	f081 0120 	eor.w	r1, r1, #32
 80197ac:	e65d      	b.n	801946a <uxr_read_framed_msg+0x17e>
 80197ae:	1c59      	adds	r1, r3, #1
 80197b0:	f04f 0c2a 	mov.w	ip, #42	; 0x2a
 80197b4:	084a      	lsrs	r2, r1, #1
 80197b6:	fba5 e202 	umull	lr, r2, r5, r2
 80197ba:	0892      	lsrs	r2, r2, #2
 80197bc:	fb0c 1212 	mls	r2, ip, r2, r1
 80197c0:	b2d1      	uxtb	r1, r2
 80197c2:	4288      	cmp	r0, r1
 80197c4:	f43f af12 	beq.w	80195ec <uxr_read_framed_msg+0x300>
 80197c8:	3302      	adds	r3, #2
 80197ca:	4422      	add	r2, r4
 80197cc:	7891      	ldrb	r1, [r2, #2]
 80197ce:	085a      	lsrs	r2, r3, #1
 80197d0:	fba5 0202 	umull	r0, r2, r5, r2
 80197d4:	297e      	cmp	r1, #126	; 0x7e
 80197d6:	ea4f 0292 	mov.w	r2, r2, lsr #2
 80197da:	fb0c 3312 	mls	r3, ip, r2, r3
 80197de:	f884 302d 	strb.w	r3, [r4, #45]	; 0x2d
 80197e2:	d002      	beq.n	80197ea <uxr_read_framed_msg+0x4fe>
 80197e4:	f081 0120 	eor.w	r1, r1, #32
 80197e8:	e66a      	b.n	80194c0 <uxr_read_framed_msg+0x1d4>
 80197ea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80197ec:	9300      	str	r3, [sp, #0]
 80197ee:	2302      	movs	r3, #2
 80197f0:	9301      	str	r3, [sp, #4]
 80197f2:	464a      	mov	r2, r9
 80197f4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80197f6:	4641      	mov	r1, r8
 80197f8:	4620      	mov	r0, r4
 80197fa:	f7ff fce3 	bl	80191c4 <uxr_framing_read_transport>
 80197fe:	2800      	cmp	r0, #0
 8019800:	f47f aef2 	bne.w	80195e8 <uxr_read_framed_msg+0x2fc>
 8019804:	2301      	movs	r3, #1
 8019806:	7023      	strb	r3, [r4, #0]
 8019808:	e581      	b.n	801930e <uxr_read_framed_msg+0x22>
 801980a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801980c:	9300      	str	r3, [sp, #0]
 801980e:	2301      	movs	r3, #1
 8019810:	e7ee      	b.n	80197f0 <uxr_read_framed_msg+0x504>
 8019812:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8019814:	9300      	str	r3, [sp, #0]
 8019816:	2303      	movs	r3, #3
 8019818:	e7ea      	b.n	80197f0 <uxr_read_framed_msg+0x504>
 801981a:	bf00      	nop

0801981c <uxr_stream_id>:
 801981c:	2901      	cmp	r1, #1
 801981e:	4684      	mov	ip, r0
 8019820:	b500      	push	{lr}
 8019822:	b083      	sub	sp, #12
 8019824:	d01f      	beq.n	8019866 <uxr_stream_id+0x4a>
 8019826:	2902      	cmp	r1, #2
 8019828:	f04f 0e00 	mov.w	lr, #0
 801982c:	d020      	beq.n	8019870 <uxr_stream_id+0x54>
 801982e:	2300      	movs	r3, #0
 8019830:	2000      	movs	r0, #0
 8019832:	f36e 0307 	bfi	r3, lr, #0, #8
 8019836:	f36c 230f 	bfi	r3, ip, #8, #8
 801983a:	f361 4317 	bfi	r3, r1, #16, #8
 801983e:	f362 631f 	bfi	r3, r2, #24, #8
 8019842:	fa5f fc83 	uxtb.w	ip, r3
 8019846:	f3c3 2107 	ubfx	r1, r3, #8, #8
 801984a:	f3c3 4207 	ubfx	r2, r3, #16, #8
 801984e:	0e1b      	lsrs	r3, r3, #24
 8019850:	f36c 0007 	bfi	r0, ip, #0, #8
 8019854:	f361 200f 	bfi	r0, r1, #8, #8
 8019858:	f362 4017 	bfi	r0, r2, #16, #8
 801985c:	f363 601f 	bfi	r0, r3, #24, #8
 8019860:	b003      	add	sp, #12
 8019862:	f85d fb04 	ldr.w	pc, [sp], #4
 8019866:	f100 0e01 	add.w	lr, r0, #1
 801986a:	fa5f fe8e 	uxtb.w	lr, lr
 801986e:	e7de      	b.n	801982e <uxr_stream_id+0x12>
 8019870:	f080 0e80 	eor.w	lr, r0, #128	; 0x80
 8019874:	e7db      	b.n	801982e <uxr_stream_id+0x12>
 8019876:	bf00      	nop

08019878 <uxr_stream_id_from_raw>:
 8019878:	b082      	sub	sp, #8
 801987a:	b130      	cbz	r0, 801988a <uxr_stream_id_from_raw+0x12>
 801987c:	0603      	lsls	r3, r0, #24
 801987e:	d421      	bmi.n	80198c4 <uxr_stream_id_from_raw+0x4c>
 8019880:	1e42      	subs	r2, r0, #1
 8019882:	f04f 0c01 	mov.w	ip, #1
 8019886:	b2d2      	uxtb	r2, r2
 8019888:	e001      	b.n	801988e <uxr_stream_id_from_raw+0x16>
 801988a:	4684      	mov	ip, r0
 801988c:	4602      	mov	r2, r0
 801988e:	2300      	movs	r3, #0
 8019890:	f360 0307 	bfi	r3, r0, #0, #8
 8019894:	2000      	movs	r0, #0
 8019896:	f362 230f 	bfi	r3, r2, #8, #8
 801989a:	f36c 4317 	bfi	r3, ip, #16, #8
 801989e:	f361 631f 	bfi	r3, r1, #24, #8
 80198a2:	fa5f fc83 	uxtb.w	ip, r3
 80198a6:	f3c3 2107 	ubfx	r1, r3, #8, #8
 80198aa:	f3c3 4207 	ubfx	r2, r3, #16, #8
 80198ae:	0e1b      	lsrs	r3, r3, #24
 80198b0:	f36c 0007 	bfi	r0, ip, #0, #8
 80198b4:	f361 200f 	bfi	r0, r1, #8, #8
 80198b8:	f362 4017 	bfi	r0, r2, #16, #8
 80198bc:	f363 601f 	bfi	r0, r3, #24, #8
 80198c0:	b002      	add	sp, #8
 80198c2:	4770      	bx	lr
 80198c4:	f080 0280 	eor.w	r2, r0, #128	; 0x80
 80198c8:	f04f 0c02 	mov.w	ip, #2
 80198cc:	e7df      	b.n	801988e <uxr_stream_id_from_raw+0x16>
 80198ce:	bf00      	nop

080198d0 <uxr_init_stream_storage>:
 80198d0:	2300      	movs	r3, #0
 80198d2:	7403      	strb	r3, [r0, #16]
 80198d4:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
 80198d8:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
 80198dc:	f880 3060 	strb.w	r3, [r0, #96]	; 0x60
 80198e0:	4770      	bx	lr
 80198e2:	bf00      	nop

080198e4 <uxr_reset_stream_storage>:
 80198e4:	b570      	push	{r4, r5, r6, lr}
 80198e6:	7c03      	ldrb	r3, [r0, #16]
 80198e8:	4604      	mov	r4, r0
 80198ea:	b14b      	cbz	r3, 8019900 <uxr_reset_stream_storage+0x1c>
 80198ec:	4606      	mov	r6, r0
 80198ee:	2500      	movs	r5, #0
 80198f0:	4630      	mov	r0, r6
 80198f2:	3501      	adds	r5, #1
 80198f4:	f004 fea6 	bl	801e644 <uxr_reset_output_best_effort_stream>
 80198f8:	7c23      	ldrb	r3, [r4, #16]
 80198fa:	3610      	adds	r6, #16
 80198fc:	42ab      	cmp	r3, r5
 80198fe:	d8f7      	bhi.n	80198f0 <uxr_reset_stream_storage+0xc>
 8019900:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8019904:	b15b      	cbz	r3, 801991e <uxr_reset_stream_storage+0x3a>
 8019906:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801990a:	2500      	movs	r5, #0
 801990c:	4630      	mov	r0, r6
 801990e:	3501      	adds	r5, #1
 8019910:	f004 fc9e 	bl	801e250 <uxr_reset_input_best_effort_stream>
 8019914:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8019918:	3602      	adds	r6, #2
 801991a:	42ab      	cmp	r3, r5
 801991c:	d8f6      	bhi.n	801990c <uxr_reset_stream_storage+0x28>
 801991e:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8019922:	b15b      	cbz	r3, 801993c <uxr_reset_stream_storage+0x58>
 8019924:	f104 0618 	add.w	r6, r4, #24
 8019928:	2500      	movs	r5, #0
 801992a:	4630      	mov	r0, r6
 801992c:	3501      	adds	r5, #1
 801992e:	f004 ff37 	bl	801e7a0 <uxr_reset_output_reliable_stream>
 8019932:	f894 3040 	ldrb.w	r3, [r4, #64]	; 0x40
 8019936:	3628      	adds	r6, #40	; 0x28
 8019938:	42ab      	cmp	r3, r5
 801993a:	d8f6      	bhi.n	801992a <uxr_reset_stream_storage+0x46>
 801993c:	f894 3060 	ldrb.w	r3, [r4, #96]	; 0x60
 8019940:	b15b      	cbz	r3, 801995a <uxr_reset_stream_storage+0x76>
 8019942:	f104 0648 	add.w	r6, r4, #72	; 0x48
 8019946:	2500      	movs	r5, #0
 8019948:	4630      	mov	r0, r6
 801994a:	3501      	adds	r5, #1
 801994c:	f004 fcec 	bl	801e328 <uxr_reset_input_reliable_stream>
 8019950:	f894 3060 	ldrb.w	r3, [r4, #96]	; 0x60
 8019954:	3618      	adds	r6, #24
 8019956:	42ab      	cmp	r3, r5
 8019958:	d8f6      	bhi.n	8019948 <uxr_reset_stream_storage+0x64>
 801995a:	bd70      	pop	{r4, r5, r6, pc}

0801995c <uxr_add_output_best_effort_buffer>:
 801995c:	b510      	push	{r4, lr}
 801995e:	7c04      	ldrb	r4, [r0, #16]
 8019960:	b082      	sub	sp, #8
 8019962:	f104 0c01 	add.w	ip, r4, #1
 8019966:	f880 c010 	strb.w	ip, [r0, #16]
 801996a:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 801996e:	f004 fe5f 	bl	801e630 <uxr_init_output_best_effort_stream>
 8019972:	2201      	movs	r2, #1
 8019974:	4620      	mov	r0, r4
 8019976:	4611      	mov	r1, r2
 8019978:	b002      	add	sp, #8
 801997a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801997e:	f7ff bf4d 	b.w	801981c <uxr_stream_id>
 8019982:	bf00      	nop

08019984 <uxr_add_output_reliable_buffer>:
 8019984:	b510      	push	{r4, lr}
 8019986:	b084      	sub	sp, #16
 8019988:	4684      	mov	ip, r0
 801998a:	2028      	movs	r0, #40	; 0x28
 801998c:	f89d 4018 	ldrb.w	r4, [sp, #24]
 8019990:	9400      	str	r4, [sp, #0]
 8019992:	f89c 4040 	ldrb.w	r4, [ip, #64]	; 0x40
 8019996:	fb00 c004 	mla	r0, r0, r4, ip
 801999a:	f104 0e01 	add.w	lr, r4, #1
 801999e:	3018      	adds	r0, #24
 80199a0:	f88c e040 	strb.w	lr, [ip, #64]	; 0x40
 80199a4:	f004 fec4 	bl	801e730 <uxr_init_output_reliable_stream>
 80199a8:	2201      	movs	r2, #1
 80199aa:	2102      	movs	r1, #2
 80199ac:	4620      	mov	r0, r4
 80199ae:	b004      	add	sp, #16
 80199b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80199b4:	f7ff bf32 	b.w	801981c <uxr_stream_id>

080199b8 <uxr_add_input_best_effort_buffer>:
 80199b8:	b510      	push	{r4, lr}
 80199ba:	f890 4044 	ldrb.w	r4, [r0, #68]	; 0x44
 80199be:	b082      	sub	sp, #8
 80199c0:	1c62      	adds	r2, r4, #1
 80199c2:	f104 0321 	add.w	r3, r4, #33	; 0x21
 80199c6:	f880 2044 	strb.w	r2, [r0, #68]	; 0x44
 80199ca:	eb00 0043 	add.w	r0, r0, r3, lsl #1
 80199ce:	f004 fc3b 	bl	801e248 <uxr_init_input_best_effort_stream>
 80199d2:	2200      	movs	r2, #0
 80199d4:	2101      	movs	r1, #1
 80199d6:	4620      	mov	r0, r4
 80199d8:	b002      	add	sp, #8
 80199da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80199de:	f7ff bf1d 	b.w	801981c <uxr_stream_id>
 80199e2:	bf00      	nop

080199e4 <uxr_add_input_reliable_buffer>:
 80199e4:	b510      	push	{r4, lr}
 80199e6:	b084      	sub	sp, #16
 80199e8:	4684      	mov	ip, r0
 80199ea:	2018      	movs	r0, #24
 80199ec:	9c06      	ldr	r4, [sp, #24]
 80199ee:	9400      	str	r4, [sp, #0]
 80199f0:	f89c 4060 	ldrb.w	r4, [ip, #96]	; 0x60
 80199f4:	fb00 c004 	mla	r0, r0, r4, ip
 80199f8:	f104 0e01 	add.w	lr, r4, #1
 80199fc:	3048      	adds	r0, #72	; 0x48
 80199fe:	f88c e060 	strb.w	lr, [ip, #96]	; 0x60
 8019a02:	f004 fc6b 	bl	801e2dc <uxr_init_input_reliable_stream>
 8019a06:	2200      	movs	r2, #0
 8019a08:	2102      	movs	r1, #2
 8019a0a:	4620      	mov	r0, r4
 8019a0c:	b004      	add	sp, #16
 8019a0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8019a12:	f7ff bf03 	b.w	801981c <uxr_stream_id>
 8019a16:	bf00      	nop

08019a18 <uxr_get_output_best_effort_stream>:
 8019a18:	7c03      	ldrb	r3, [r0, #16]
 8019a1a:	428b      	cmp	r3, r1
 8019a1c:	bf8c      	ite	hi
 8019a1e:	eb00 1001 	addhi.w	r0, r0, r1, lsl #4
 8019a22:	2000      	movls	r0, #0
 8019a24:	4770      	bx	lr
 8019a26:	bf00      	nop

08019a28 <uxr_get_output_reliable_stream>:
 8019a28:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8019a2c:	428b      	cmp	r3, r1
 8019a2e:	d904      	bls.n	8019a3a <uxr_get_output_reliable_stream+0x12>
 8019a30:	2328      	movs	r3, #40	; 0x28
 8019a32:	fb03 0001 	mla	r0, r3, r1, r0
 8019a36:	3018      	adds	r0, #24
 8019a38:	4770      	bx	lr
 8019a3a:	2000      	movs	r0, #0
 8019a3c:	4770      	bx	lr
 8019a3e:	bf00      	nop

08019a40 <uxr_get_input_best_effort_stream>:
 8019a40:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 8019a44:	428b      	cmp	r3, r1
 8019a46:	d903      	bls.n	8019a50 <uxr_get_input_best_effort_stream+0x10>
 8019a48:	3121      	adds	r1, #33	; 0x21
 8019a4a:	eb00 0041 	add.w	r0, r0, r1, lsl #1
 8019a4e:	4770      	bx	lr
 8019a50:	2000      	movs	r0, #0
 8019a52:	4770      	bx	lr

08019a54 <uxr_get_input_reliable_stream>:
 8019a54:	f890 3060 	ldrb.w	r3, [r0, #96]	; 0x60
 8019a58:	428b      	cmp	r3, r1
 8019a5a:	d904      	bls.n	8019a66 <uxr_get_input_reliable_stream+0x12>
 8019a5c:	2318      	movs	r3, #24
 8019a5e:	fb03 0001 	mla	r0, r3, r1, r0
 8019a62:	3048      	adds	r0, #72	; 0x48
 8019a64:	4770      	bx	lr
 8019a66:	2000      	movs	r0, #0
 8019a68:	4770      	bx	lr
 8019a6a:	bf00      	nop

08019a6c <uxr_output_streams_confirmed>:
 8019a6c:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8019a70:	b183      	cbz	r3, 8019a94 <uxr_output_streams_confirmed+0x28>
 8019a72:	b570      	push	{r4, r5, r6, lr}
 8019a74:	4606      	mov	r6, r0
 8019a76:	f100 0518 	add.w	r5, r0, #24
 8019a7a:	2400      	movs	r4, #0
 8019a7c:	e000      	b.n	8019a80 <uxr_output_streams_confirmed+0x14>
 8019a7e:	b140      	cbz	r0, 8019a92 <uxr_output_streams_confirmed+0x26>
 8019a80:	4628      	mov	r0, r5
 8019a82:	3401      	adds	r4, #1
 8019a84:	f005 f900 	bl	801ec88 <uxr_is_output_up_to_date>
 8019a88:	f896 3040 	ldrb.w	r3, [r6, #64]	; 0x40
 8019a8c:	3528      	adds	r5, #40	; 0x28
 8019a8e:	42a3      	cmp	r3, r4
 8019a90:	d8f5      	bhi.n	8019a7e <uxr_output_streams_confirmed+0x12>
 8019a92:	bd70      	pop	{r4, r5, r6, pc}
 8019a94:	2001      	movs	r0, #1
 8019a96:	4770      	bx	lr

08019a98 <uxr_buffer_submessage_header>:
 8019a98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019a9a:	460e      	mov	r6, r1
 8019a9c:	2104      	movs	r1, #4
 8019a9e:	4604      	mov	r4, r0
 8019aa0:	4615      	mov	r5, r2
 8019aa2:	461f      	mov	r7, r3
 8019aa4:	f7f9 faa8 	bl	8012ff8 <ucdr_align_to>
 8019aa8:	2301      	movs	r3, #1
 8019aaa:	4631      	mov	r1, r6
 8019aac:	4620      	mov	r0, r4
 8019aae:	ea47 0203 	orr.w	r2, r7, r3
 8019ab2:	7523      	strb	r3, [r4, #20]
 8019ab4:	462b      	mov	r3, r5
 8019ab6:	f000 fa29 	bl	8019f0c <uxr_serialize_submessage_header>
 8019aba:	4620      	mov	r0, r4
 8019abc:	f7f9 fab2 	bl	8013024 <ucdr_buffer_remaining>
 8019ac0:	42a8      	cmp	r0, r5
 8019ac2:	bf34      	ite	cc
 8019ac4:	2000      	movcc	r0, #0
 8019ac6:	2001      	movcs	r0, #1
 8019ac8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019aca:	bf00      	nop

08019acc <uxr_read_submessage_header>:
 8019acc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019ad0:	4604      	mov	r4, r0
 8019ad2:	460d      	mov	r5, r1
 8019ad4:	2104      	movs	r1, #4
 8019ad6:	4616      	mov	r6, r2
 8019ad8:	4698      	mov	r8, r3
 8019ada:	f7f9 fa8d 	bl	8012ff8 <ucdr_align_to>
 8019ade:	4620      	mov	r0, r4
 8019ae0:	f7f9 faa0 	bl	8013024 <ucdr_buffer_remaining>
 8019ae4:	2803      	cmp	r0, #3
 8019ae6:	bf8c      	ite	hi
 8019ae8:	2701      	movhi	r7, #1
 8019aea:	2700      	movls	r7, #0
 8019aec:	d802      	bhi.n	8019af4 <uxr_read_submessage_header+0x28>
 8019aee:	4638      	mov	r0, r7
 8019af0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019af4:	4633      	mov	r3, r6
 8019af6:	4642      	mov	r2, r8
 8019af8:	4620      	mov	r0, r4
 8019afa:	4629      	mov	r1, r5
 8019afc:	f000 fa1a 	bl	8019f34 <uxr_deserialize_submessage_header>
 8019b00:	f898 3000 	ldrb.w	r3, [r8]
 8019b04:	4638      	mov	r0, r7
 8019b06:	f003 0201 	and.w	r2, r3, #1
 8019b0a:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8019b0e:	f888 3000 	strb.w	r3, [r8]
 8019b12:	7522      	strb	r2, [r4, #20]
 8019b14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08019b18 <uxr_submessage_padding>:
 8019b18:	f010 0003 	ands.w	r0, r0, #3
 8019b1c:	bf18      	it	ne
 8019b1e:	f1c0 0004 	rsbne	r0, r0, #4
 8019b22:	4770      	bx	lr

08019b24 <uxr_millis>:
 8019b24:	b510      	push	{r4, lr}
 8019b26:	b084      	sub	sp, #16
 8019b28:	2001      	movs	r0, #1
 8019b2a:	4669      	mov	r1, sp
 8019b2c:	f7e9 f998 	bl	8002e60 <clock_gettime>
 8019b30:	4908      	ldr	r1, [pc, #32]	; (8019b54 <uxr_millis+0x30>)
 8019b32:	e89d 0015 	ldmia.w	sp, {r0, r2, r4}
 8019b36:	fba0 0301 	umull	r0, r3, r0, r1
 8019b3a:	1900      	adds	r0, r0, r4
 8019b3c:	fb01 3102 	mla	r1, r1, r2, r3
 8019b40:	4a05      	ldr	r2, [pc, #20]	; (8019b58 <uxr_millis+0x34>)
 8019b42:	f04f 0300 	mov.w	r3, #0
 8019b46:	eb41 71e4 	adc.w	r1, r1, r4, asr #31
 8019b4a:	f7e6 fd9d 	bl	8000688 <__aeabi_ldivmod>
 8019b4e:	b004      	add	sp, #16
 8019b50:	bd10      	pop	{r4, pc}
 8019b52:	bf00      	nop
 8019b54:	3b9aca00 	.word	0x3b9aca00
 8019b58:	000f4240 	.word	0x000f4240

08019b5c <uxr_nanos>:
 8019b5c:	b510      	push	{r4, lr}
 8019b5e:	b084      	sub	sp, #16
 8019b60:	2001      	movs	r0, #1
 8019b62:	4669      	mov	r1, sp
 8019b64:	f7e9 f97c 	bl	8002e60 <clock_gettime>
 8019b68:	4a06      	ldr	r2, [pc, #24]	; (8019b84 <uxr_nanos+0x28>)
 8019b6a:	9800      	ldr	r0, [sp, #0]
 8019b6c:	9902      	ldr	r1, [sp, #8]
 8019b6e:	fba0 0302 	umull	r0, r3, r0, r2
 8019b72:	9c01      	ldr	r4, [sp, #4]
 8019b74:	1840      	adds	r0, r0, r1
 8019b76:	fb02 3304 	mla	r3, r2, r4, r3
 8019b7a:	eb43 71e1 	adc.w	r1, r3, r1, asr #31
 8019b7e:	b004      	add	sp, #16
 8019b80:	bd10      	pop	{r4, pc}
 8019b82:	bf00      	nop
 8019b84:	3b9aca00 	.word	0x3b9aca00

08019b88 <on_full_output_buffer_fragmented>:
 8019b88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019b8c:	460c      	mov	r4, r1
 8019b8e:	b08a      	sub	sp, #40	; 0x28
 8019b90:	4606      	mov	r6, r0
 8019b92:	f891 10c1 	ldrb.w	r1, [r1, #193]	; 0xc1
 8019b96:	f104 0008 	add.w	r0, r4, #8
 8019b9a:	f7ff ff45 	bl	8019a28 <uxr_get_output_reliable_stream>
 8019b9e:	4605      	mov	r5, r0
 8019ba0:	f005 f87c 	bl	801ec9c <get_available_free_slots>
 8019ba4:	b968      	cbnz	r0, 8019bc2 <on_full_output_buffer_fragmented+0x3a>
 8019ba6:	4620      	mov	r0, r4
 8019ba8:	e9d4 312e 	ldrd	r3, r1, [r4, #184]	; 0xb8
 8019bac:	4798      	blx	r3
 8019bae:	b918      	cbnz	r0, 8019bb8 <on_full_output_buffer_fragmented+0x30>
 8019bb0:	2001      	movs	r0, #1
 8019bb2:	b00a      	add	sp, #40	; 0x28
 8019bb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019bb8:	4628      	mov	r0, r5
 8019bba:	f005 f86f 	bl	801ec9c <get_available_free_slots>
 8019bbe:	2800      	cmp	r0, #0
 8019bc0:	d0f6      	beq.n	8019bb0 <on_full_output_buffer_fragmented+0x28>
 8019bc2:	8929      	ldrh	r1, [r5, #8]
 8019bc4:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 8019bc8:	89eb      	ldrh	r3, [r5, #14]
 8019bca:	7b28      	ldrb	r0, [r5, #12]
 8019bcc:	686f      	ldr	r7, [r5, #4]
 8019bce:	1a12      	subs	r2, r2, r0
 8019bd0:	fbb3 f0f1 	udiv	r0, r3, r1
 8019bd4:	fbb7 f7f1 	udiv	r7, r7, r1
 8019bd8:	fb01 3110 	mls	r1, r1, r0, r3
 8019bdc:	f8d4 30c4 	ldr.w	r3, [r4, #196]	; 0xc4
 8019be0:	b289      	uxth	r1, r1
 8019be2:	fb07 f101 	mul.w	r1, r7, r1
 8019be6:	3f04      	subs	r7, #4
 8019be8:	443a      	add	r2, r7
 8019bea:	3104      	adds	r1, #4
 8019bec:	fa1f f882 	uxth.w	r8, r2
 8019bf0:	463a      	mov	r2, r7
 8019bf2:	eba3 0308 	sub.w	r3, r3, r8
 8019bf6:	f8c4 30c4 	str.w	r3, [r4, #196]	; 0xc4
 8019bfa:	682b      	ldr	r3, [r5, #0]
 8019bfc:	4419      	add	r1, r3
 8019bfe:	2300      	movs	r3, #0
 8019c00:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8019c04:	9000      	str	r0, [sp, #0]
 8019c06:	a802      	add	r0, sp, #8
 8019c08:	f7f9 f9c8 	bl	8012f9c <ucdr_init_buffer_origin_offset>
 8019c0c:	f8d4 20c4 	ldr.w	r2, [r4, #196]	; 0xc4
 8019c10:	f102 0308 	add.w	r3, r2, #8
 8019c14:	42bb      	cmp	r3, r7
 8019c16:	d927      	bls.n	8019c68 <on_full_output_buffer_fragmented+0xe0>
 8019c18:	4642      	mov	r2, r8
 8019c1a:	2300      	movs	r3, #0
 8019c1c:	210d      	movs	r1, #13
 8019c1e:	a802      	add	r0, sp, #8
 8019c20:	f7ff ff3a 	bl	8019a98 <uxr_buffer_submessage_header>
 8019c24:	8929      	ldrh	r1, [r5, #8]
 8019c26:	89eb      	ldrh	r3, [r5, #14]
 8019c28:	686a      	ldr	r2, [r5, #4]
 8019c2a:	fbb3 f0f1 	udiv	r0, r3, r1
 8019c2e:	fbb2 f2f1 	udiv	r2, r2, r1
 8019c32:	fb01 3310 	mls	r3, r1, r0, r3
 8019c36:	b29b      	uxth	r3, r3
 8019c38:	fb02 f303 	mul.w	r3, r2, r3
 8019c3c:	682a      	ldr	r2, [r5, #0]
 8019c3e:	50d7      	str	r7, [r2, r3]
 8019c40:	2101      	movs	r1, #1
 8019c42:	89e8      	ldrh	r0, [r5, #14]
 8019c44:	f005 f84c 	bl	801ece0 <uxr_seq_num_add>
 8019c48:	9904      	ldr	r1, [sp, #16]
 8019c4a:	9a03      	ldr	r2, [sp, #12]
 8019c4c:	81e8      	strh	r0, [r5, #14]
 8019c4e:	4630      	mov	r0, r6
 8019c50:	1a52      	subs	r2, r2, r1
 8019c52:	f7f9 f9b5 	bl	8012fc0 <ucdr_init_buffer>
 8019c56:	4630      	mov	r0, r6
 8019c58:	4622      	mov	r2, r4
 8019c5a:	490f      	ldr	r1, [pc, #60]	; (8019c98 <on_full_output_buffer_fragmented+0x110>)
 8019c5c:	f7f9 f984 	bl	8012f68 <ucdr_set_on_full_buffer_callback>
 8019c60:	2000      	movs	r0, #0
 8019c62:	b00a      	add	sp, #40	; 0x28
 8019c64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8019c68:	b292      	uxth	r2, r2
 8019c6a:	2302      	movs	r3, #2
 8019c6c:	210d      	movs	r1, #13
 8019c6e:	a802      	add	r0, sp, #8
 8019c70:	f7ff ff12 	bl	8019a98 <uxr_buffer_submessage_header>
 8019c74:	8928      	ldrh	r0, [r5, #8]
 8019c76:	89eb      	ldrh	r3, [r5, #14]
 8019c78:	6869      	ldr	r1, [r5, #4]
 8019c7a:	f8d4 20c4 	ldr.w	r2, [r4, #196]	; 0xc4
 8019c7e:	fbb3 f7f0 	udiv	r7, r3, r0
 8019c82:	fbb1 f1f0 	udiv	r1, r1, r0
 8019c86:	fb00 3317 	mls	r3, r0, r7, r3
 8019c8a:	3208      	adds	r2, #8
 8019c8c:	b29b      	uxth	r3, r3
 8019c8e:	fb01 f303 	mul.w	r3, r1, r3
 8019c92:	6829      	ldr	r1, [r5, #0]
 8019c94:	50ca      	str	r2, [r1, r3]
 8019c96:	e7d3      	b.n	8019c40 <on_full_output_buffer_fragmented+0xb8>
 8019c98:	08019b89 	.word	0x08019b89

08019c9c <uxr_prepare_output_stream>:
 8019c9c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8019c9e:	b087      	sub	sp, #28
 8019ca0:	2707      	movs	r7, #7
 8019ca2:	2500      	movs	r5, #0
 8019ca4:	461c      	mov	r4, r3
 8019ca6:	4606      	mov	r6, r0
 8019ca8:	e9cd 2102 	strd	r2, r1, [sp, #8]
 8019cac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8019cae:	e9cd 7500 	strd	r7, r5, [sp]
 8019cb2:	3204      	adds	r2, #4
 8019cb4:	f7fe ffc8 	bl	8018c48 <uxr_prepare_stream_to_write_submessage>
 8019cb8:	f080 0201 	eor.w	r2, r0, #1
 8019cbc:	b2d2      	uxtb	r2, r2
 8019cbe:	75a2      	strb	r2, [r4, #22]
 8019cc0:	b112      	cbz	r2, 8019cc8 <uxr_prepare_output_stream+0x2c>
 8019cc2:	4628      	mov	r0, r5
 8019cc4:	b007      	add	sp, #28
 8019cc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019cc8:	aa05      	add	r2, sp, #20
 8019cca:	9902      	ldr	r1, [sp, #8]
 8019ccc:	4630      	mov	r0, r6
 8019cce:	f7ff f8f7 	bl	8018ec0 <uxr_init_base_object_request>
 8019cd2:	a905      	add	r1, sp, #20
 8019cd4:	4605      	mov	r5, r0
 8019cd6:	4620      	mov	r0, r4
 8019cd8:	f001 f8bc 	bl	801ae54 <uxr_serialize_WRITE_DATA_Payload_Data>
 8019cdc:	69a6      	ldr	r6, [r4, #24]
 8019cde:	69e7      	ldr	r7, [r4, #28]
 8019ce0:	4620      	mov	r0, r4
 8019ce2:	e9d4 2101 	ldrd	r2, r1, [r4, #4]
 8019ce6:	1a52      	subs	r2, r2, r1
 8019ce8:	f7f9 f96a 	bl	8012fc0 <ucdr_init_buffer>
 8019cec:	4620      	mov	r0, r4
 8019cee:	463a      	mov	r2, r7
 8019cf0:	4631      	mov	r1, r6
 8019cf2:	f7f9 f939 	bl	8012f68 <ucdr_set_on_full_buffer_callback>
 8019cf6:	4628      	mov	r0, r5
 8019cf8:	b007      	add	sp, #28
 8019cfa:	bdf0      	pop	{r4, r5, r6, r7, pc}

08019cfc <uxr_prepare_output_stream_fragmented>:
 8019cfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019d00:	b091      	sub	sp, #68	; 0x44
 8019d02:	4605      	mov	r5, r0
 8019d04:	3008      	adds	r0, #8
 8019d06:	461e      	mov	r6, r3
 8019d08:	9105      	str	r1, [sp, #20]
 8019d0a:	f3c1 2107 	ubfx	r1, r1, #8, #8
 8019d0e:	9204      	str	r2, [sp, #16]
 8019d10:	f7ff fe8a 	bl	8019a28 <uxr_get_output_reliable_stream>
 8019d14:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8019d18:	2b01      	cmp	r3, #1
 8019d1a:	f000 8093 	beq.w	8019e44 <uxr_prepare_output_stream_fragmented+0x148>
 8019d1e:	4604      	mov	r4, r0
 8019d20:	2800      	cmp	r0, #0
 8019d22:	f000 808f 	beq.w	8019e44 <uxr_prepare_output_stream_fragmented+0x148>
 8019d26:	f004 ffb9 	bl	801ec9c <get_available_free_slots>
 8019d2a:	2800      	cmp	r0, #0
 8019d2c:	f000 8085 	beq.w	8019e3a <uxr_prepare_output_stream_fragmented+0x13e>
 8019d30:	8923      	ldrh	r3, [r4, #8]
 8019d32:	89e7      	ldrh	r7, [r4, #14]
 8019d34:	6862      	ldr	r2, [r4, #4]
 8019d36:	fbb7 f9f3 	udiv	r9, r7, r3
 8019d3a:	fbb2 f2f3 	udiv	r2, r2, r3
 8019d3e:	fb03 7919 	mls	r9, r3, r9, r7
 8019d42:	6823      	ldr	r3, [r4, #0]
 8019d44:	f1a2 0b04 	sub.w	fp, r2, #4
 8019d48:	9203      	str	r2, [sp, #12]
 8019d4a:	fa1f f989 	uxth.w	r9, r9
 8019d4e:	fb02 f909 	mul.w	r9, r2, r9
 8019d52:	f109 0904 	add.w	r9, r9, #4
 8019d56:	4499      	add	r9, r3
 8019d58:	7b23      	ldrb	r3, [r4, #12]
 8019d5a:	f859 8c04 	ldr.w	r8, [r9, #-4]
 8019d5e:	4543      	cmp	r3, r8
 8019d60:	d37c      	bcc.n	8019e5c <uxr_prepare_output_stream_fragmented+0x160>
 8019d62:	f1ab 0a04 	sub.w	sl, fp, #4
 8019d66:	465a      	mov	r2, fp
 8019d68:	4649      	mov	r1, r9
 8019d6a:	a808      	add	r0, sp, #32
 8019d6c:	ebaa 0a03 	sub.w	sl, sl, r3
 8019d70:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8019d72:	f8cd 8000 	str.w	r8, [sp]
 8019d76:	3308      	adds	r3, #8
 8019d78:	fa1f fa8a 	uxth.w	sl, sl
 8019d7c:	9302      	str	r3, [sp, #8]
 8019d7e:	2300      	movs	r3, #0
 8019d80:	f7f9 f90c 	bl	8012f9c <ucdr_init_buffer_origin_offset>
 8019d84:	9b02      	ldr	r3, [sp, #8]
 8019d86:	4652      	mov	r2, sl
 8019d88:	210d      	movs	r1, #13
 8019d8a:	455b      	cmp	r3, fp
 8019d8c:	bf34      	ite	cc
 8019d8e:	2302      	movcc	r3, #2
 8019d90:	2300      	movcs	r3, #0
 8019d92:	a808      	add	r0, sp, #32
 8019d94:	f7ff fe80 	bl	8019a98 <uxr_buffer_submessage_header>
 8019d98:	8921      	ldrh	r1, [r4, #8]
 8019d9a:	6863      	ldr	r3, [r4, #4]
 8019d9c:	4638      	mov	r0, r7
 8019d9e:	fbb7 f2f1 	udiv	r2, r7, r1
 8019da2:	fbb3 f3f1 	udiv	r3, r3, r1
 8019da6:	fb01 7212 	mls	r2, r1, r2, r7
 8019daa:	2101      	movs	r1, #1
 8019dac:	b292      	uxth	r2, r2
 8019dae:	fb02 f303 	mul.w	r3, r2, r3
 8019db2:	6822      	ldr	r2, [r4, #0]
 8019db4:	f842 b003 	str.w	fp, [r2, r3]
 8019db8:	f004 ff92 	bl	801ece0 <uxr_seq_num_add>
 8019dbc:	9b03      	ldr	r3, [sp, #12]
 8019dbe:	f108 0104 	add.w	r1, r8, #4
 8019dc2:	4607      	mov	r7, r0
 8019dc4:	f1a3 0208 	sub.w	r2, r3, #8
 8019dc8:	4630      	mov	r0, r6
 8019dca:	4449      	add	r1, r9
 8019dcc:	eba2 0208 	sub.w	r2, r2, r8
 8019dd0:	f7f9 f8f6 	bl	8012fc0 <ucdr_init_buffer>
 8019dd4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 8019dd6:	2107      	movs	r1, #7
 8019dd8:	81e7      	strh	r7, [r4, #14]
 8019dda:	1d1a      	adds	r2, r3, #4
 8019ddc:	2300      	movs	r3, #0
 8019dde:	4630      	mov	r0, r6
 8019de0:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8019de4:	bf28      	it	cs
 8019de6:	461a      	movcs	r2, r3
 8019de8:	b292      	uxth	r2, r2
 8019dea:	f7ff fe55 	bl	8019a98 <uxr_buffer_submessage_header>
 8019dee:	aa07      	add	r2, sp, #28
 8019df0:	9904      	ldr	r1, [sp, #16]
 8019df2:	4628      	mov	r0, r5
 8019df4:	f7ff f864 	bl	8018ec0 <uxr_init_base_object_request>
 8019df8:	4604      	mov	r4, r0
 8019dfa:	b320      	cbz	r0, 8019e46 <uxr_prepare_output_stream_fragmented+0x14a>
 8019dfc:	a907      	add	r1, sp, #28
 8019dfe:	4630      	mov	r0, r6
 8019e00:	f001 f828 	bl	801ae54 <uxr_serialize_WRITE_DATA_Payload_Data>
 8019e04:	4630      	mov	r0, r6
 8019e06:	e9d6 2101 	ldrd	r2, r1, [r6, #4]
 8019e0a:	1a52      	subs	r2, r2, r1
 8019e0c:	f7f9 f8d8 	bl	8012fc0 <ucdr_init_buffer>
 8019e10:	9b05      	ldr	r3, [sp, #20]
 8019e12:	9a02      	ldr	r2, [sp, #8]
 8019e14:	4630      	mov	r0, r6
 8019e16:	f8c5 30c0 	str.w	r3, [r5, #192]	; 0xc0
 8019e1a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8019e1c:	f8c5 20c4 	str.w	r2, [r5, #196]	; 0xc4
 8019e20:	462a      	mov	r2, r5
 8019e22:	f8c5 30b8 	str.w	r3, [r5, #184]	; 0xb8
 8019e26:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 8019e28:	4918      	ldr	r1, [pc, #96]	; (8019e8c <uxr_prepare_output_stream_fragmented+0x190>)
 8019e2a:	f8c5 30bc 	str.w	r3, [r5, #188]	; 0xbc
 8019e2e:	f7f9 f89b 	bl	8012f68 <ucdr_set_on_full_buffer_callback>
 8019e32:	4620      	mov	r0, r4
 8019e34:	b011      	add	sp, #68	; 0x44
 8019e36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019e3a:	991c      	ldr	r1, [sp, #112]	; 0x70
 8019e3c:	4628      	mov	r0, r5
 8019e3e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8019e40:	4798      	blx	r3
 8019e42:	b920      	cbnz	r0, 8019e4e <uxr_prepare_output_stream_fragmented+0x152>
 8019e44:	2400      	movs	r4, #0
 8019e46:	4620      	mov	r0, r4
 8019e48:	b011      	add	sp, #68	; 0x44
 8019e4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019e4e:	4620      	mov	r0, r4
 8019e50:	f004 ff24 	bl	801ec9c <get_available_free_slots>
 8019e54:	2800      	cmp	r0, #0
 8019e56:	f47f af6b 	bne.w	8019d30 <uxr_prepare_output_stream_fragmented+0x34>
 8019e5a:	e7f3      	b.n	8019e44 <uxr_prepare_output_stream_fragmented+0x148>
 8019e5c:	4638      	mov	r0, r7
 8019e5e:	2101      	movs	r1, #1
 8019e60:	f004 ff3e 	bl	801ece0 <uxr_seq_num_add>
 8019e64:	8922      	ldrh	r2, [r4, #8]
 8019e66:	6863      	ldr	r3, [r4, #4]
 8019e68:	4607      	mov	r7, r0
 8019e6a:	fbb3 f9f2 	udiv	r9, r3, r2
 8019e6e:	fbb0 f3f2 	udiv	r3, r0, r2
 8019e72:	fb02 0313 	mls	r3, r2, r3, r0
 8019e76:	b29b      	uxth	r3, r3
 8019e78:	fb03 f909 	mul.w	r9, r3, r9
 8019e7c:	6823      	ldr	r3, [r4, #0]
 8019e7e:	f109 0904 	add.w	r9, r9, #4
 8019e82:	4499      	add	r9, r3
 8019e84:	7b23      	ldrb	r3, [r4, #12]
 8019e86:	f859 8c04 	ldr.w	r8, [r9, #-4]
 8019e8a:	e76a      	b.n	8019d62 <uxr_prepare_output_stream_fragmented+0x66>
 8019e8c:	08019b89 	.word	0x08019b89

08019e90 <uxr_serialize_message_header>:
 8019e90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8019e92:	4616      	mov	r6, r2
 8019e94:	b083      	sub	sp, #12
 8019e96:	4604      	mov	r4, r0
 8019e98:	460d      	mov	r5, r1
 8019e9a:	9301      	str	r3, [sp, #4]
 8019e9c:	9f08      	ldr	r7, [sp, #32]
 8019e9e:	f7f7 fdb7 	bl	8011a10 <ucdr_serialize_uint8_t>
 8019ea2:	4631      	mov	r1, r6
 8019ea4:	4620      	mov	r0, r4
 8019ea6:	f7f7 fdb3 	bl	8011a10 <ucdr_serialize_uint8_t>
 8019eaa:	9a01      	ldr	r2, [sp, #4]
 8019eac:	2101      	movs	r1, #1
 8019eae:	4620      	mov	r0, r4
 8019eb0:	f7f7 fe5a 	bl	8011b68 <ucdr_serialize_endian_uint16_t>
 8019eb4:	062b      	lsls	r3, r5, #24
 8019eb6:	d501      	bpl.n	8019ebc <uxr_serialize_message_header+0x2c>
 8019eb8:	b003      	add	sp, #12
 8019eba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019ebc:	2204      	movs	r2, #4
 8019ebe:	4639      	mov	r1, r7
 8019ec0:	4620      	mov	r0, r4
 8019ec2:	b003      	add	sp, #12
 8019ec4:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8019ec8:	f7fd ba6e 	b.w	80173a8 <ucdr_serialize_array_uint8_t>

08019ecc <uxr_deserialize_message_header>:
 8019ecc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8019ece:	4616      	mov	r6, r2
 8019ed0:	b083      	sub	sp, #12
 8019ed2:	4604      	mov	r4, r0
 8019ed4:	460d      	mov	r5, r1
 8019ed6:	9301      	str	r3, [sp, #4]
 8019ed8:	9f08      	ldr	r7, [sp, #32]
 8019eda:	f7f7 fdaf 	bl	8011a3c <ucdr_deserialize_uint8_t>
 8019ede:	4631      	mov	r1, r6
 8019ee0:	4620      	mov	r0, r4
 8019ee2:	f7f7 fdab 	bl	8011a3c <ucdr_deserialize_uint8_t>
 8019ee6:	9a01      	ldr	r2, [sp, #4]
 8019ee8:	2101      	movs	r1, #1
 8019eea:	4620      	mov	r0, r4
 8019eec:	f7f7 ff30 	bl	8011d50 <ucdr_deserialize_endian_uint16_t>
 8019ef0:	f995 3000 	ldrsb.w	r3, [r5]
 8019ef4:	2b00      	cmp	r3, #0
 8019ef6:	da01      	bge.n	8019efc <uxr_deserialize_message_header+0x30>
 8019ef8:	b003      	add	sp, #12
 8019efa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019efc:	2204      	movs	r2, #4
 8019efe:	4639      	mov	r1, r7
 8019f00:	4620      	mov	r0, r4
 8019f02:	b003      	add	sp, #12
 8019f04:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
 8019f08:	f7fd bab2 	b.w	8017470 <ucdr_deserialize_array_uint8_t>

08019f0c <uxr_serialize_submessage_header>:
 8019f0c:	b530      	push	{r4, r5, lr}
 8019f0e:	4615      	mov	r5, r2
 8019f10:	b083      	sub	sp, #12
 8019f12:	4604      	mov	r4, r0
 8019f14:	9301      	str	r3, [sp, #4]
 8019f16:	f7f7 fd7b 	bl	8011a10 <ucdr_serialize_uint8_t>
 8019f1a:	4629      	mov	r1, r5
 8019f1c:	4620      	mov	r0, r4
 8019f1e:	f7f7 fd77 	bl	8011a10 <ucdr_serialize_uint8_t>
 8019f22:	9a01      	ldr	r2, [sp, #4]
 8019f24:	2101      	movs	r1, #1
 8019f26:	4620      	mov	r0, r4
 8019f28:	b003      	add	sp, #12
 8019f2a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8019f2e:	f7f7 be1b 	b.w	8011b68 <ucdr_serialize_endian_uint16_t>
 8019f32:	bf00      	nop

08019f34 <uxr_deserialize_submessage_header>:
 8019f34:	b530      	push	{r4, r5, lr}
 8019f36:	4615      	mov	r5, r2
 8019f38:	b083      	sub	sp, #12
 8019f3a:	4604      	mov	r4, r0
 8019f3c:	9301      	str	r3, [sp, #4]
 8019f3e:	f7f7 fd7d 	bl	8011a3c <ucdr_deserialize_uint8_t>
 8019f42:	4629      	mov	r1, r5
 8019f44:	4620      	mov	r0, r4
 8019f46:	f7f7 fd79 	bl	8011a3c <ucdr_deserialize_uint8_t>
 8019f4a:	9a01      	ldr	r2, [sp, #4]
 8019f4c:	2101      	movs	r1, #1
 8019f4e:	4620      	mov	r0, r4
 8019f50:	b003      	add	sp, #12
 8019f52:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8019f56:	f7f7 befb 	b.w	8011d50 <ucdr_deserialize_endian_uint16_t>
 8019f5a:	bf00      	nop

08019f5c <uxr_serialize_CLIENT_Representation>:
 8019f5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019f60:	2204      	movs	r2, #4
 8019f62:	460e      	mov	r6, r1
 8019f64:	4605      	mov	r5, r0
 8019f66:	f7fd fa1f 	bl	80173a8 <ucdr_serialize_array_uint8_t>
 8019f6a:	4607      	mov	r7, r0
 8019f6c:	2202      	movs	r2, #2
 8019f6e:	1d31      	adds	r1, r6, #4
 8019f70:	4628      	mov	r0, r5
 8019f72:	f7fd fa19 	bl	80173a8 <ucdr_serialize_array_uint8_t>
 8019f76:	4038      	ands	r0, r7
 8019f78:	2202      	movs	r2, #2
 8019f7a:	1db1      	adds	r1, r6, #6
 8019f7c:	b2c7      	uxtb	r7, r0
 8019f7e:	4628      	mov	r0, r5
 8019f80:	f7fd fa12 	bl	80173a8 <ucdr_serialize_array_uint8_t>
 8019f84:	2204      	movs	r2, #4
 8019f86:	4007      	ands	r7, r0
 8019f88:	f106 0108 	add.w	r1, r6, #8
 8019f8c:	4628      	mov	r0, r5
 8019f8e:	f7fd fa0b 	bl	80173a8 <ucdr_serialize_array_uint8_t>
 8019f92:	4007      	ands	r7, r0
 8019f94:	7b31      	ldrb	r1, [r6, #12]
 8019f96:	4628      	mov	r0, r5
 8019f98:	f7f7 fd3a 	bl	8011a10 <ucdr_serialize_uint8_t>
 8019f9c:	7b71      	ldrb	r1, [r6, #13]
 8019f9e:	4007      	ands	r7, r0
 8019fa0:	4628      	mov	r0, r5
 8019fa2:	f7f7 fd07 	bl	80119b4 <ucdr_serialize_bool>
 8019fa6:	7b73      	ldrb	r3, [r6, #13]
 8019fa8:	ea07 0800 	and.w	r8, r7, r0
 8019fac:	b93b      	cbnz	r3, 8019fbe <uxr_serialize_CLIENT_Representation+0x62>
 8019fae:	8bb1      	ldrh	r1, [r6, #28]
 8019fb0:	4628      	mov	r0, r5
 8019fb2:	f7f7 fd59 	bl	8011a68 <ucdr_serialize_uint16_t>
 8019fb6:	ea08 0000 	and.w	r0, r8, r0
 8019fba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019fbe:	6931      	ldr	r1, [r6, #16]
 8019fc0:	4628      	mov	r0, r5
 8019fc2:	f7f7 ff3b 	bl	8011e3c <ucdr_serialize_uint32_t>
 8019fc6:	6933      	ldr	r3, [r6, #16]
 8019fc8:	b1e3      	cbz	r3, 801a004 <uxr_serialize_CLIENT_Representation+0xa8>
 8019fca:	b1c0      	cbz	r0, 8019ffe <uxr_serialize_CLIENT_Representation+0xa2>
 8019fcc:	4637      	mov	r7, r6
 8019fce:	f04f 0900 	mov.w	r9, #0
 8019fd2:	e000      	b.n	8019fd6 <uxr_serialize_CLIENT_Representation+0x7a>
 8019fd4:	b19c      	cbz	r4, 8019ffe <uxr_serialize_CLIENT_Representation+0xa2>
 8019fd6:	6979      	ldr	r1, [r7, #20]
 8019fd8:	4628      	mov	r0, r5
 8019fda:	f004 f91d 	bl	801e218 <ucdr_serialize_string>
 8019fde:	69b9      	ldr	r1, [r7, #24]
 8019fe0:	4604      	mov	r4, r0
 8019fe2:	4628      	mov	r0, r5
 8019fe4:	f004 f918 	bl	801e218 <ucdr_serialize_string>
 8019fe8:	f109 0901 	add.w	r9, r9, #1
 8019fec:	6933      	ldr	r3, [r6, #16]
 8019fee:	4004      	ands	r4, r0
 8019ff0:	3708      	adds	r7, #8
 8019ff2:	4599      	cmp	r9, r3
 8019ff4:	b2e4      	uxtb	r4, r4
 8019ff6:	d3ed      	bcc.n	8019fd4 <uxr_serialize_CLIENT_Representation+0x78>
 8019ff8:	ea08 0804 	and.w	r8, r8, r4
 8019ffc:	e7d7      	b.n	8019fae <uxr_serialize_CLIENT_Representation+0x52>
 8019ffe:	f04f 0800 	mov.w	r8, #0
 801a002:	e7d4      	b.n	8019fae <uxr_serialize_CLIENT_Representation+0x52>
 801a004:	ea08 0800 	and.w	r8, r8, r0
 801a008:	e7d1      	b.n	8019fae <uxr_serialize_CLIENT_Representation+0x52>
 801a00a:	bf00      	nop

0801a00c <uxr_deserialize_CLIENT_Representation>:
 801a00c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a010:	2204      	movs	r2, #4
 801a012:	460c      	mov	r4, r1
 801a014:	4605      	mov	r5, r0
 801a016:	f7fd fa2b 	bl	8017470 <ucdr_deserialize_array_uint8_t>
 801a01a:	4607      	mov	r7, r0
 801a01c:	2202      	movs	r2, #2
 801a01e:	1d21      	adds	r1, r4, #4
 801a020:	4628      	mov	r0, r5
 801a022:	f7fd fa25 	bl	8017470 <ucdr_deserialize_array_uint8_t>
 801a026:	4038      	ands	r0, r7
 801a028:	2202      	movs	r2, #2
 801a02a:	1da1      	adds	r1, r4, #6
 801a02c:	b2c6      	uxtb	r6, r0
 801a02e:	4628      	mov	r0, r5
 801a030:	f7fd fa1e 	bl	8017470 <ucdr_deserialize_array_uint8_t>
 801a034:	2204      	movs	r2, #4
 801a036:	4006      	ands	r6, r0
 801a038:	f104 0108 	add.w	r1, r4, #8
 801a03c:	4628      	mov	r0, r5
 801a03e:	f7fd fa17 	bl	8017470 <ucdr_deserialize_array_uint8_t>
 801a042:	4006      	ands	r6, r0
 801a044:	f104 010c 	add.w	r1, r4, #12
 801a048:	4628      	mov	r0, r5
 801a04a:	f7f7 fcf7 	bl	8011a3c <ucdr_deserialize_uint8_t>
 801a04e:	f104 010d 	add.w	r1, r4, #13
 801a052:	ea06 0700 	and.w	r7, r6, r0
 801a056:	4628      	mov	r0, r5
 801a058:	f7f7 fcc2 	bl	80119e0 <ucdr_deserialize_bool>
 801a05c:	7b63      	ldrb	r3, [r4, #13]
 801a05e:	4007      	ands	r7, r0
 801a060:	b93b      	cbnz	r3, 801a072 <uxr_deserialize_CLIENT_Representation+0x66>
 801a062:	f104 011c 	add.w	r1, r4, #28
 801a066:	4628      	mov	r0, r5
 801a068:	f7f7 fdfe 	bl	8011c68 <ucdr_deserialize_uint16_t>
 801a06c:	4038      	ands	r0, r7
 801a06e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a072:	f104 0110 	add.w	r1, r4, #16
 801a076:	4628      	mov	r0, r5
 801a078:	f7f8 f810 	bl	801209c <ucdr_deserialize_uint32_t>
 801a07c:	6923      	ldr	r3, [r4, #16]
 801a07e:	2b01      	cmp	r3, #1
 801a080:	d903      	bls.n	801a08a <uxr_deserialize_CLIENT_Representation+0x7e>
 801a082:	2301      	movs	r3, #1
 801a084:	2700      	movs	r7, #0
 801a086:	75ab      	strb	r3, [r5, #22]
 801a088:	e7eb      	b.n	801a062 <uxr_deserialize_CLIENT_Representation+0x56>
 801a08a:	b30b      	cbz	r3, 801a0d0 <uxr_deserialize_CLIENT_Representation+0xc4>
 801a08c:	b1f0      	cbz	r0, 801a0cc <uxr_deserialize_CLIENT_Representation+0xc0>
 801a08e:	46a0      	mov	r8, r4
 801a090:	f04f 0900 	mov.w	r9, #0
 801a094:	e000      	b.n	801a098 <uxr_deserialize_CLIENT_Representation+0x8c>
 801a096:	b1ce      	cbz	r6, 801a0cc <uxr_deserialize_CLIENT_Representation+0xc0>
 801a098:	f8d8 1014 	ldr.w	r1, [r8, #20]
 801a09c:	f108 0808 	add.w	r8, r8, #8
 801a0a0:	f44f 7200 	mov.w	r2, #512	; 0x200
 801a0a4:	4628      	mov	r0, r5
 801a0a6:	f004 f8c7 	bl	801e238 <ucdr_deserialize_string>
 801a0aa:	f8d8 1010 	ldr.w	r1, [r8, #16]
 801a0ae:	4606      	mov	r6, r0
 801a0b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 801a0b4:	4628      	mov	r0, r5
 801a0b6:	f109 0901 	add.w	r9, r9, #1
 801a0ba:	f004 f8bd 	bl	801e238 <ucdr_deserialize_string>
 801a0be:	6923      	ldr	r3, [r4, #16]
 801a0c0:	4006      	ands	r6, r0
 801a0c2:	4599      	cmp	r9, r3
 801a0c4:	b2f6      	uxtb	r6, r6
 801a0c6:	d3e6      	bcc.n	801a096 <uxr_deserialize_CLIENT_Representation+0x8a>
 801a0c8:	4037      	ands	r7, r6
 801a0ca:	e7ca      	b.n	801a062 <uxr_deserialize_CLIENT_Representation+0x56>
 801a0cc:	2700      	movs	r7, #0
 801a0ce:	e7c8      	b.n	801a062 <uxr_deserialize_CLIENT_Representation+0x56>
 801a0d0:	4007      	ands	r7, r0
 801a0d2:	e7c6      	b.n	801a062 <uxr_deserialize_CLIENT_Representation+0x56>

0801a0d4 <uxr_serialize_AGENT_Representation>:
 801a0d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a0d8:	2204      	movs	r2, #4
 801a0da:	460f      	mov	r7, r1
 801a0dc:	4605      	mov	r5, r0
 801a0de:	f7fd f963 	bl	80173a8 <ucdr_serialize_array_uint8_t>
 801a0e2:	4604      	mov	r4, r0
 801a0e4:	2202      	movs	r2, #2
 801a0e6:	1d39      	adds	r1, r7, #4
 801a0e8:	4628      	mov	r0, r5
 801a0ea:	f7fd f95d 	bl	80173a8 <ucdr_serialize_array_uint8_t>
 801a0ee:	4020      	ands	r0, r4
 801a0f0:	2202      	movs	r2, #2
 801a0f2:	1db9      	adds	r1, r7, #6
 801a0f4:	b2c4      	uxtb	r4, r0
 801a0f6:	4628      	mov	r0, r5
 801a0f8:	f7fd f956 	bl	80173a8 <ucdr_serialize_array_uint8_t>
 801a0fc:	7a39      	ldrb	r1, [r7, #8]
 801a0fe:	4004      	ands	r4, r0
 801a100:	4628      	mov	r0, r5
 801a102:	f7f7 fc57 	bl	80119b4 <ucdr_serialize_bool>
 801a106:	7a3b      	ldrb	r3, [r7, #8]
 801a108:	ea00 0804 	and.w	r8, r0, r4
 801a10c:	b913      	cbnz	r3, 801a114 <uxr_serialize_AGENT_Representation+0x40>
 801a10e:	4640      	mov	r0, r8
 801a110:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a114:	68f9      	ldr	r1, [r7, #12]
 801a116:	4628      	mov	r0, r5
 801a118:	f7f7 fe90 	bl	8011e3c <ucdr_serialize_uint32_t>
 801a11c:	68fb      	ldr	r3, [r7, #12]
 801a11e:	b303      	cbz	r3, 801a162 <uxr_serialize_AGENT_Representation+0x8e>
 801a120:	b1d0      	cbz	r0, 801a158 <uxr_serialize_AGENT_Representation+0x84>
 801a122:	463e      	mov	r6, r7
 801a124:	f04f 0900 	mov.w	r9, #0
 801a128:	e000      	b.n	801a12c <uxr_serialize_AGENT_Representation+0x58>
 801a12a:	b1ac      	cbz	r4, 801a158 <uxr_serialize_AGENT_Representation+0x84>
 801a12c:	6931      	ldr	r1, [r6, #16]
 801a12e:	4628      	mov	r0, r5
 801a130:	f004 f872 	bl	801e218 <ucdr_serialize_string>
 801a134:	6971      	ldr	r1, [r6, #20]
 801a136:	4604      	mov	r4, r0
 801a138:	4628      	mov	r0, r5
 801a13a:	f004 f86d 	bl	801e218 <ucdr_serialize_string>
 801a13e:	f109 0901 	add.w	r9, r9, #1
 801a142:	68fb      	ldr	r3, [r7, #12]
 801a144:	4004      	ands	r4, r0
 801a146:	3608      	adds	r6, #8
 801a148:	4599      	cmp	r9, r3
 801a14a:	b2e4      	uxtb	r4, r4
 801a14c:	d3ed      	bcc.n	801a12a <uxr_serialize_AGENT_Representation+0x56>
 801a14e:	ea08 0804 	and.w	r8, r8, r4
 801a152:	4640      	mov	r0, r8
 801a154:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a158:	f04f 0800 	mov.w	r8, #0
 801a15c:	4640      	mov	r0, r8
 801a15e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a162:	ea08 0800 	and.w	r8, r8, r0
 801a166:	e7d2      	b.n	801a10e <uxr_serialize_AGENT_Representation+0x3a>

0801a168 <uxr_serialize_DATAWRITER_Representation>:
 801a168:	b570      	push	{r4, r5, r6, lr}
 801a16a:	460d      	mov	r5, r1
 801a16c:	7809      	ldrb	r1, [r1, #0]
 801a16e:	4606      	mov	r6, r0
 801a170:	f7f7 fc4e 	bl	8011a10 <ucdr_serialize_uint8_t>
 801a174:	4604      	mov	r4, r0
 801a176:	b130      	cbz	r0, 801a186 <uxr_serialize_DATAWRITER_Representation+0x1e>
 801a178:	782b      	ldrb	r3, [r5, #0]
 801a17a:	2b02      	cmp	r3, #2
 801a17c:	d00c      	beq.n	801a198 <uxr_serialize_DATAWRITER_Representation+0x30>
 801a17e:	2b03      	cmp	r3, #3
 801a180:	d010      	beq.n	801a1a4 <uxr_serialize_DATAWRITER_Representation+0x3c>
 801a182:	2b01      	cmp	r3, #1
 801a184:	d008      	beq.n	801a198 <uxr_serialize_DATAWRITER_Representation+0x30>
 801a186:	2202      	movs	r2, #2
 801a188:	f505 7102 	add.w	r1, r5, #520	; 0x208
 801a18c:	4630      	mov	r0, r6
 801a18e:	f7fd f90b 	bl	80173a8 <ucdr_serialize_array_uint8_t>
 801a192:	4020      	ands	r0, r4
 801a194:	b2c0      	uxtb	r0, r0
 801a196:	bd70      	pop	{r4, r5, r6, pc}
 801a198:	6869      	ldr	r1, [r5, #4]
 801a19a:	4630      	mov	r0, r6
 801a19c:	f004 f83c 	bl	801e218 <ucdr_serialize_string>
 801a1a0:	4604      	mov	r4, r0
 801a1a2:	e7f0      	b.n	801a186 <uxr_serialize_DATAWRITER_Representation+0x1e>
 801a1a4:	4629      	mov	r1, r5
 801a1a6:	4630      	mov	r0, r6
 801a1a8:	f851 2f04 	ldr.w	r2, [r1, #4]!
 801a1ac:	3104      	adds	r1, #4
 801a1ae:	f7f8 ffa7 	bl	8013100 <ucdr_serialize_sequence_uint8_t>
 801a1b2:	4604      	mov	r4, r0
 801a1b4:	e7e7      	b.n	801a186 <uxr_serialize_DATAWRITER_Representation+0x1e>
 801a1b6:	bf00      	nop

0801a1b8 <uxr_serialize_ObjectVariant.part.0>:
 801a1b8:	b570      	push	{r4, r5, r6, lr}
 801a1ba:	780b      	ldrb	r3, [r1, #0]
 801a1bc:	460c      	mov	r4, r1
 801a1be:	4605      	mov	r5, r0
 801a1c0:	3b01      	subs	r3, #1
 801a1c2:	2b0d      	cmp	r3, #13
 801a1c4:	d854      	bhi.n	801a270 <uxr_serialize_ObjectVariant.part.0+0xb8>
 801a1c6:	e8df f003 	tbb	[pc, r3]
 801a1ca:	0730      	.short	0x0730
 801a1cc:	07071b1b 	.word	0x07071b1b
 801a1d0:	0c530707 	.word	0x0c530707
 801a1d4:	494e0c0c 	.word	0x494e0c0c
 801a1d8:	3104      	adds	r1, #4
 801a1da:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801a1de:	f7ff bfc3 	b.w	801a168 <uxr_serialize_DATAWRITER_Representation>
 801a1e2:	7909      	ldrb	r1, [r1, #4]
 801a1e4:	f7f7 fc14 	bl	8011a10 <ucdr_serialize_uint8_t>
 801a1e8:	b1e8      	cbz	r0, 801a226 <uxr_serialize_ObjectVariant.part.0+0x6e>
 801a1ea:	7923      	ldrb	r3, [r4, #4]
 801a1ec:	2b01      	cmp	r3, #1
 801a1ee:	d001      	beq.n	801a1f4 <uxr_serialize_ObjectVariant.part.0+0x3c>
 801a1f0:	2b02      	cmp	r3, #2
 801a1f2:	d13d      	bne.n	801a270 <uxr_serialize_ObjectVariant.part.0+0xb8>
 801a1f4:	68a1      	ldr	r1, [r4, #8]
 801a1f6:	4628      	mov	r0, r5
 801a1f8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801a1fc:	f004 b80c 	b.w	801e218 <ucdr_serialize_string>
 801a200:	7909      	ldrb	r1, [r1, #4]
 801a202:	f7f7 fc05 	bl	8011a10 <ucdr_serialize_uint8_t>
 801a206:	4606      	mov	r6, r0
 801a208:	b120      	cbz	r0, 801a214 <uxr_serialize_ObjectVariant.part.0+0x5c>
 801a20a:	7923      	ldrb	r3, [r4, #4]
 801a20c:	2b02      	cmp	r3, #2
 801a20e:	d039      	beq.n	801a284 <uxr_serialize_ObjectVariant.part.0+0xcc>
 801a210:	2b03      	cmp	r3, #3
 801a212:	d02f      	beq.n	801a274 <uxr_serialize_ObjectVariant.part.0+0xbc>
 801a214:	2202      	movs	r2, #2
 801a216:	f504 7103 	add.w	r1, r4, #524	; 0x20c
 801a21a:	4628      	mov	r0, r5
 801a21c:	f7fd f8c4 	bl	80173a8 <ucdr_serialize_array_uint8_t>
 801a220:	4030      	ands	r0, r6
 801a222:	b2c0      	uxtb	r0, r0
 801a224:	bd70      	pop	{r4, r5, r6, pc}
 801a226:	2000      	movs	r0, #0
 801a228:	bd70      	pop	{r4, r5, r6, pc}
 801a22a:	7909      	ldrb	r1, [r1, #4]
 801a22c:	f7f7 fbf0 	bl	8011a10 <ucdr_serialize_uint8_t>
 801a230:	4606      	mov	r6, r0
 801a232:	b158      	cbz	r0, 801a24c <uxr_serialize_ObjectVariant.part.0+0x94>
 801a234:	7923      	ldrb	r3, [r4, #4]
 801a236:	2b02      	cmp	r3, #2
 801a238:	d003      	beq.n	801a242 <uxr_serialize_ObjectVariant.part.0+0x8a>
 801a23a:	2b03      	cmp	r3, #3
 801a23c:	d028      	beq.n	801a290 <uxr_serialize_ObjectVariant.part.0+0xd8>
 801a23e:	2b01      	cmp	r3, #1
 801a240:	d104      	bne.n	801a24c <uxr_serialize_ObjectVariant.part.0+0x94>
 801a242:	68a1      	ldr	r1, [r4, #8]
 801a244:	4628      	mov	r0, r5
 801a246:	f003 ffe7 	bl	801e218 <ucdr_serialize_string>
 801a24a:	4606      	mov	r6, r0
 801a24c:	f9b4 120c 	ldrsh.w	r1, [r4, #524]	; 0x20c
 801a250:	4628      	mov	r0, r5
 801a252:	f7f8 f919 	bl	8012488 <ucdr_serialize_int16_t>
 801a256:	4030      	ands	r0, r6
 801a258:	b2c0      	uxtb	r0, r0
 801a25a:	bd70      	pop	{r4, r5, r6, pc}
 801a25c:	3104      	adds	r1, #4
 801a25e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801a262:	f7ff be7b 	b.w	8019f5c <uxr_serialize_CLIENT_Representation>
 801a266:	3104      	adds	r1, #4
 801a268:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801a26c:	f7ff bf32 	b.w	801a0d4 <uxr_serialize_AGENT_Representation>
 801a270:	2001      	movs	r0, #1
 801a272:	bd70      	pop	{r4, r5, r6, pc}
 801a274:	68a2      	ldr	r2, [r4, #8]
 801a276:	f104 010c 	add.w	r1, r4, #12
 801a27a:	4628      	mov	r0, r5
 801a27c:	f7f8 ff40 	bl	8013100 <ucdr_serialize_sequence_uint8_t>
 801a280:	4606      	mov	r6, r0
 801a282:	e7c7      	b.n	801a214 <uxr_serialize_ObjectVariant.part.0+0x5c>
 801a284:	68a1      	ldr	r1, [r4, #8]
 801a286:	4628      	mov	r0, r5
 801a288:	f003 ffc6 	bl	801e218 <ucdr_serialize_string>
 801a28c:	4606      	mov	r6, r0
 801a28e:	e7c1      	b.n	801a214 <uxr_serialize_ObjectVariant.part.0+0x5c>
 801a290:	68a2      	ldr	r2, [r4, #8]
 801a292:	f104 010c 	add.w	r1, r4, #12
 801a296:	4628      	mov	r0, r5
 801a298:	f7f8 ff32 	bl	8013100 <ucdr_serialize_sequence_uint8_t>
 801a29c:	4606      	mov	r6, r0
 801a29e:	e7d5      	b.n	801a24c <uxr_serialize_ObjectVariant.part.0+0x94>

0801a2a0 <uxr_deserialize_DATAWRITER_Representation>:
 801a2a0:	b570      	push	{r4, r5, r6, lr}
 801a2a2:	4606      	mov	r6, r0
 801a2a4:	460d      	mov	r5, r1
 801a2a6:	f7f7 fbc9 	bl	8011a3c <ucdr_deserialize_uint8_t>
 801a2aa:	4604      	mov	r4, r0
 801a2ac:	b130      	cbz	r0, 801a2bc <uxr_deserialize_DATAWRITER_Representation+0x1c>
 801a2ae:	782b      	ldrb	r3, [r5, #0]
 801a2b0:	2b02      	cmp	r3, #2
 801a2b2:	d00c      	beq.n	801a2ce <uxr_deserialize_DATAWRITER_Representation+0x2e>
 801a2b4:	2b03      	cmp	r3, #3
 801a2b6:	d012      	beq.n	801a2de <uxr_deserialize_DATAWRITER_Representation+0x3e>
 801a2b8:	2b01      	cmp	r3, #1
 801a2ba:	d008      	beq.n	801a2ce <uxr_deserialize_DATAWRITER_Representation+0x2e>
 801a2bc:	2202      	movs	r2, #2
 801a2be:	f505 7102 	add.w	r1, r5, #520	; 0x208
 801a2c2:	4630      	mov	r0, r6
 801a2c4:	f7fd f8d4 	bl	8017470 <ucdr_deserialize_array_uint8_t>
 801a2c8:	4020      	ands	r0, r4
 801a2ca:	b2c0      	uxtb	r0, r0
 801a2cc:	bd70      	pop	{r4, r5, r6, pc}
 801a2ce:	f44f 7200 	mov.w	r2, #512	; 0x200
 801a2d2:	6869      	ldr	r1, [r5, #4]
 801a2d4:	4630      	mov	r0, r6
 801a2d6:	f003 ffaf 	bl	801e238 <ucdr_deserialize_string>
 801a2da:	4604      	mov	r4, r0
 801a2dc:	e7ee      	b.n	801a2bc <uxr_deserialize_DATAWRITER_Representation+0x1c>
 801a2de:	1d2b      	adds	r3, r5, #4
 801a2e0:	f44f 7200 	mov.w	r2, #512	; 0x200
 801a2e4:	f105 0108 	add.w	r1, r5, #8
 801a2e8:	4630      	mov	r0, r6
 801a2ea:	f7f8 ff1b 	bl	8013124 <ucdr_deserialize_sequence_uint8_t>
 801a2ee:	4604      	mov	r4, r0
 801a2f0:	e7e4      	b.n	801a2bc <uxr_deserialize_DATAWRITER_Representation+0x1c>
 801a2f2:	bf00      	nop

0801a2f4 <uxr_serialize_OBJK_DomainParticipant_Binary>:
 801a2f4:	b570      	push	{r4, r5, r6, lr}
 801a2f6:	460d      	mov	r5, r1
 801a2f8:	7809      	ldrb	r1, [r1, #0]
 801a2fa:	4606      	mov	r6, r0
 801a2fc:	f7f7 fb5a 	bl	80119b4 <ucdr_serialize_bool>
 801a300:	782b      	ldrb	r3, [r5, #0]
 801a302:	4604      	mov	r4, r0
 801a304:	b94b      	cbnz	r3, 801a31a <uxr_serialize_OBJK_DomainParticipant_Binary+0x26>
 801a306:	7a29      	ldrb	r1, [r5, #8]
 801a308:	4630      	mov	r0, r6
 801a30a:	f7f7 fb53 	bl	80119b4 <ucdr_serialize_bool>
 801a30e:	7a2b      	ldrb	r3, [r5, #8]
 801a310:	4004      	ands	r4, r0
 801a312:	b2e4      	uxtb	r4, r4
 801a314:	b943      	cbnz	r3, 801a328 <uxr_serialize_OBJK_DomainParticipant_Binary+0x34>
 801a316:	4620      	mov	r0, r4
 801a318:	bd70      	pop	{r4, r5, r6, pc}
 801a31a:	6869      	ldr	r1, [r5, #4]
 801a31c:	4630      	mov	r0, r6
 801a31e:	f003 ff7b 	bl	801e218 <ucdr_serialize_string>
 801a322:	4004      	ands	r4, r0
 801a324:	b2e4      	uxtb	r4, r4
 801a326:	e7ee      	b.n	801a306 <uxr_serialize_OBJK_DomainParticipant_Binary+0x12>
 801a328:	68e9      	ldr	r1, [r5, #12]
 801a32a:	4630      	mov	r0, r6
 801a32c:	f003 ff74 	bl	801e218 <ucdr_serialize_string>
 801a330:	4004      	ands	r4, r0
 801a332:	4620      	mov	r0, r4
 801a334:	bd70      	pop	{r4, r5, r6, pc}
 801a336:	bf00      	nop

0801a338 <uxr_serialize_OBJK_Topic_Binary>:
 801a338:	b570      	push	{r4, r5, r6, lr}
 801a33a:	460d      	mov	r5, r1
 801a33c:	4606      	mov	r6, r0
 801a33e:	6809      	ldr	r1, [r1, #0]
 801a340:	f003 ff6a 	bl	801e218 <ucdr_serialize_string>
 801a344:	4604      	mov	r4, r0
 801a346:	7929      	ldrb	r1, [r5, #4]
 801a348:	4630      	mov	r0, r6
 801a34a:	f7f7 fb33 	bl	80119b4 <ucdr_serialize_bool>
 801a34e:	792b      	ldrb	r3, [r5, #4]
 801a350:	4004      	ands	r4, r0
 801a352:	b2e4      	uxtb	r4, r4
 801a354:	b943      	cbnz	r3, 801a368 <uxr_serialize_OBJK_Topic_Binary+0x30>
 801a356:	7b29      	ldrb	r1, [r5, #12]
 801a358:	4630      	mov	r0, r6
 801a35a:	f7f7 fb2b 	bl	80119b4 <ucdr_serialize_bool>
 801a35e:	7b2b      	ldrb	r3, [r5, #12]
 801a360:	4004      	ands	r4, r0
 801a362:	b93b      	cbnz	r3, 801a374 <uxr_serialize_OBJK_Topic_Binary+0x3c>
 801a364:	4620      	mov	r0, r4
 801a366:	bd70      	pop	{r4, r5, r6, pc}
 801a368:	68a9      	ldr	r1, [r5, #8]
 801a36a:	4630      	mov	r0, r6
 801a36c:	f003 ff54 	bl	801e218 <ucdr_serialize_string>
 801a370:	4004      	ands	r4, r0
 801a372:	e7f0      	b.n	801a356 <uxr_serialize_OBJK_Topic_Binary+0x1e>
 801a374:	6929      	ldr	r1, [r5, #16]
 801a376:	4630      	mov	r0, r6
 801a378:	f003 ff4e 	bl	801e218 <ucdr_serialize_string>
 801a37c:	4004      	ands	r4, r0
 801a37e:	b2e4      	uxtb	r4, r4
 801a380:	4620      	mov	r0, r4
 801a382:	bd70      	pop	{r4, r5, r6, pc}

0801a384 <uxr_serialize_OBJK_Publisher_Binary_Qos>:
 801a384:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a388:	460c      	mov	r4, r1
 801a38a:	7809      	ldrb	r1, [r1, #0]
 801a38c:	4606      	mov	r6, r0
 801a38e:	f7f7 fb11 	bl	80119b4 <ucdr_serialize_bool>
 801a392:	7823      	ldrb	r3, [r4, #0]
 801a394:	4605      	mov	r5, r0
 801a396:	b96b      	cbnz	r3, 801a3b4 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x30>
 801a398:	f894 1028 	ldrb.w	r1, [r4, #40]	; 0x28
 801a39c:	4630      	mov	r0, r6
 801a39e:	f7f7 fb09 	bl	80119b4 <ucdr_serialize_bool>
 801a3a2:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 801a3a6:	4005      	ands	r5, r0
 801a3a8:	b2ed      	uxtb	r5, r5
 801a3aa:	2b00      	cmp	r3, #0
 801a3ac:	d169      	bne.n	801a482 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xfe>
 801a3ae:	4628      	mov	r0, r5
 801a3b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a3b4:	6861      	ldr	r1, [r4, #4]
 801a3b6:	4630      	mov	r0, r6
 801a3b8:	f7f7 fd40 	bl	8011e3c <ucdr_serialize_uint32_t>
 801a3bc:	6863      	ldr	r3, [r4, #4]
 801a3be:	2b00      	cmp	r3, #0
 801a3c0:	d06b      	beq.n	801a49a <uxr_serialize_OBJK_Publisher_Binary_Qos+0x116>
 801a3c2:	2800      	cmp	r0, #0
 801a3c4:	d067      	beq.n	801a496 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 801a3c6:	68a1      	ldr	r1, [r4, #8]
 801a3c8:	4630      	mov	r0, r6
 801a3ca:	f003 ff25 	bl	801e218 <ucdr_serialize_string>
 801a3ce:	6863      	ldr	r3, [r4, #4]
 801a3d0:	2b01      	cmp	r3, #1
 801a3d2:	d953      	bls.n	801a47c <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 801a3d4:	2800      	cmp	r0, #0
 801a3d6:	d05e      	beq.n	801a496 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 801a3d8:	68e1      	ldr	r1, [r4, #12]
 801a3da:	4630      	mov	r0, r6
 801a3dc:	f003 ff1c 	bl	801e218 <ucdr_serialize_string>
 801a3e0:	6863      	ldr	r3, [r4, #4]
 801a3e2:	2b02      	cmp	r3, #2
 801a3e4:	d94a      	bls.n	801a47c <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 801a3e6:	2800      	cmp	r0, #0
 801a3e8:	d055      	beq.n	801a496 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 801a3ea:	6921      	ldr	r1, [r4, #16]
 801a3ec:	4630      	mov	r0, r6
 801a3ee:	f003 ff13 	bl	801e218 <ucdr_serialize_string>
 801a3f2:	6863      	ldr	r3, [r4, #4]
 801a3f4:	2b03      	cmp	r3, #3
 801a3f6:	d941      	bls.n	801a47c <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 801a3f8:	2800      	cmp	r0, #0
 801a3fa:	d04c      	beq.n	801a496 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 801a3fc:	6961      	ldr	r1, [r4, #20]
 801a3fe:	4630      	mov	r0, r6
 801a400:	f003 ff0a 	bl	801e218 <ucdr_serialize_string>
 801a404:	6863      	ldr	r3, [r4, #4]
 801a406:	2b04      	cmp	r3, #4
 801a408:	d938      	bls.n	801a47c <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 801a40a:	2800      	cmp	r0, #0
 801a40c:	d043      	beq.n	801a496 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 801a40e:	69a1      	ldr	r1, [r4, #24]
 801a410:	4630      	mov	r0, r6
 801a412:	f003 ff01 	bl	801e218 <ucdr_serialize_string>
 801a416:	6863      	ldr	r3, [r4, #4]
 801a418:	2b05      	cmp	r3, #5
 801a41a:	d92f      	bls.n	801a47c <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 801a41c:	2800      	cmp	r0, #0
 801a41e:	d03a      	beq.n	801a496 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 801a420:	69e1      	ldr	r1, [r4, #28]
 801a422:	4630      	mov	r0, r6
 801a424:	f003 fef8 	bl	801e218 <ucdr_serialize_string>
 801a428:	6863      	ldr	r3, [r4, #4]
 801a42a:	2b06      	cmp	r3, #6
 801a42c:	d926      	bls.n	801a47c <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 801a42e:	b390      	cbz	r0, 801a496 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 801a430:	6a21      	ldr	r1, [r4, #32]
 801a432:	4630      	mov	r0, r6
 801a434:	f003 fef0 	bl	801e218 <ucdr_serialize_string>
 801a438:	6863      	ldr	r3, [r4, #4]
 801a43a:	2b07      	cmp	r3, #7
 801a43c:	d91e      	bls.n	801a47c <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 801a43e:	b350      	cbz	r0, 801a496 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 801a440:	6a61      	ldr	r1, [r4, #36]	; 0x24
 801a442:	4630      	mov	r0, r6
 801a444:	f003 fee8 	bl	801e218 <ucdr_serialize_string>
 801a448:	6863      	ldr	r3, [r4, #4]
 801a44a:	2b08      	cmp	r3, #8
 801a44c:	d916      	bls.n	801a47c <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 801a44e:	b310      	cbz	r0, 801a496 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 801a450:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 801a452:	4630      	mov	r0, r6
 801a454:	f003 fee0 	bl	801e218 <ucdr_serialize_string>
 801a458:	6863      	ldr	r3, [r4, #4]
 801a45a:	2b09      	cmp	r3, #9
 801a45c:	d90e      	bls.n	801a47c <uxr_serialize_OBJK_Publisher_Binary_Qos+0xf8>
 801a45e:	b1d0      	cbz	r0, 801a496 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 801a460:	f104 082c 	add.w	r8, r4, #44	; 0x2c
 801a464:	2709      	movs	r7, #9
 801a466:	e000      	b.n	801a46a <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe6>
 801a468:	b1a8      	cbz	r0, 801a496 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x112>
 801a46a:	f858 1b04 	ldr.w	r1, [r8], #4
 801a46e:	4630      	mov	r0, r6
 801a470:	f003 fed2 	bl	801e218 <ucdr_serialize_string>
 801a474:	3701      	adds	r7, #1
 801a476:	6862      	ldr	r2, [r4, #4]
 801a478:	4297      	cmp	r7, r2
 801a47a:	d3f5      	bcc.n	801a468 <uxr_serialize_OBJK_Publisher_Binary_Qos+0xe4>
 801a47c:	4005      	ands	r5, r0
 801a47e:	b2ed      	uxtb	r5, r5
 801a480:	e78a      	b.n	801a398 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 801a482:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 801a484:	f104 0130 	add.w	r1, r4, #48	; 0x30
 801a488:	4630      	mov	r0, r6
 801a48a:	f7f8 fe39 	bl	8013100 <ucdr_serialize_sequence_uint8_t>
 801a48e:	4005      	ands	r5, r0
 801a490:	4628      	mov	r0, r5
 801a492:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a496:	2500      	movs	r5, #0
 801a498:	e77e      	b.n	801a398 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>
 801a49a:	4028      	ands	r0, r5
 801a49c:	b2c5      	uxtb	r5, r0
 801a49e:	e77b      	b.n	801a398 <uxr_serialize_OBJK_Publisher_Binary_Qos+0x14>

0801a4a0 <uxr_serialize_OBJK_Publisher_Binary>:
 801a4a0:	b570      	push	{r4, r5, r6, lr}
 801a4a2:	460d      	mov	r5, r1
 801a4a4:	7809      	ldrb	r1, [r1, #0]
 801a4a6:	4606      	mov	r6, r0
 801a4a8:	f7f7 fa84 	bl	80119b4 <ucdr_serialize_bool>
 801a4ac:	782b      	ldrb	r3, [r5, #0]
 801a4ae:	4604      	mov	r4, r0
 801a4b0:	b94b      	cbnz	r3, 801a4c6 <uxr_serialize_OBJK_Publisher_Binary+0x26>
 801a4b2:	7a29      	ldrb	r1, [r5, #8]
 801a4b4:	4630      	mov	r0, r6
 801a4b6:	f7f7 fa7d 	bl	80119b4 <ucdr_serialize_bool>
 801a4ba:	7a2b      	ldrb	r3, [r5, #8]
 801a4bc:	4004      	ands	r4, r0
 801a4be:	b2e4      	uxtb	r4, r4
 801a4c0:	b943      	cbnz	r3, 801a4d4 <uxr_serialize_OBJK_Publisher_Binary+0x34>
 801a4c2:	4620      	mov	r0, r4
 801a4c4:	bd70      	pop	{r4, r5, r6, pc}
 801a4c6:	6869      	ldr	r1, [r5, #4]
 801a4c8:	4630      	mov	r0, r6
 801a4ca:	f003 fea5 	bl	801e218 <ucdr_serialize_string>
 801a4ce:	4004      	ands	r4, r0
 801a4d0:	b2e4      	uxtb	r4, r4
 801a4d2:	e7ee      	b.n	801a4b2 <uxr_serialize_OBJK_Publisher_Binary+0x12>
 801a4d4:	f105 010c 	add.w	r1, r5, #12
 801a4d8:	4630      	mov	r0, r6
 801a4da:	f7ff ff53 	bl	801a384 <uxr_serialize_OBJK_Publisher_Binary_Qos>
 801a4de:	4004      	ands	r4, r0
 801a4e0:	4620      	mov	r0, r4
 801a4e2:	bd70      	pop	{r4, r5, r6, pc}

0801a4e4 <uxr_serialize_OBJK_Subscriber_Binary_Qos>:
 801a4e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a4e8:	460c      	mov	r4, r1
 801a4ea:	7809      	ldrb	r1, [r1, #0]
 801a4ec:	4606      	mov	r6, r0
 801a4ee:	f7f7 fa61 	bl	80119b4 <ucdr_serialize_bool>
 801a4f2:	7823      	ldrb	r3, [r4, #0]
 801a4f4:	4605      	mov	r5, r0
 801a4f6:	b96b      	cbnz	r3, 801a514 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x30>
 801a4f8:	f894 1028 	ldrb.w	r1, [r4, #40]	; 0x28
 801a4fc:	4630      	mov	r0, r6
 801a4fe:	f7f7 fa59 	bl	80119b4 <ucdr_serialize_bool>
 801a502:	f894 3028 	ldrb.w	r3, [r4, #40]	; 0x28
 801a506:	4005      	ands	r5, r0
 801a508:	b2ed      	uxtb	r5, r5
 801a50a:	2b00      	cmp	r3, #0
 801a50c:	d169      	bne.n	801a5e2 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xfe>
 801a50e:	4628      	mov	r0, r5
 801a510:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a514:	6861      	ldr	r1, [r4, #4]
 801a516:	4630      	mov	r0, r6
 801a518:	f7f7 fc90 	bl	8011e3c <ucdr_serialize_uint32_t>
 801a51c:	6863      	ldr	r3, [r4, #4]
 801a51e:	2b00      	cmp	r3, #0
 801a520:	d06b      	beq.n	801a5fa <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x116>
 801a522:	2800      	cmp	r0, #0
 801a524:	d067      	beq.n	801a5f6 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 801a526:	68a1      	ldr	r1, [r4, #8]
 801a528:	4630      	mov	r0, r6
 801a52a:	f003 fe75 	bl	801e218 <ucdr_serialize_string>
 801a52e:	6863      	ldr	r3, [r4, #4]
 801a530:	2b01      	cmp	r3, #1
 801a532:	d953      	bls.n	801a5dc <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801a534:	2800      	cmp	r0, #0
 801a536:	d05e      	beq.n	801a5f6 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 801a538:	68e1      	ldr	r1, [r4, #12]
 801a53a:	4630      	mov	r0, r6
 801a53c:	f003 fe6c 	bl	801e218 <ucdr_serialize_string>
 801a540:	6863      	ldr	r3, [r4, #4]
 801a542:	2b02      	cmp	r3, #2
 801a544:	d94a      	bls.n	801a5dc <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801a546:	2800      	cmp	r0, #0
 801a548:	d055      	beq.n	801a5f6 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 801a54a:	6921      	ldr	r1, [r4, #16]
 801a54c:	4630      	mov	r0, r6
 801a54e:	f003 fe63 	bl	801e218 <ucdr_serialize_string>
 801a552:	6863      	ldr	r3, [r4, #4]
 801a554:	2b03      	cmp	r3, #3
 801a556:	d941      	bls.n	801a5dc <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801a558:	2800      	cmp	r0, #0
 801a55a:	d04c      	beq.n	801a5f6 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 801a55c:	6961      	ldr	r1, [r4, #20]
 801a55e:	4630      	mov	r0, r6
 801a560:	f003 fe5a 	bl	801e218 <ucdr_serialize_string>
 801a564:	6863      	ldr	r3, [r4, #4]
 801a566:	2b04      	cmp	r3, #4
 801a568:	d938      	bls.n	801a5dc <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801a56a:	2800      	cmp	r0, #0
 801a56c:	d043      	beq.n	801a5f6 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 801a56e:	69a1      	ldr	r1, [r4, #24]
 801a570:	4630      	mov	r0, r6
 801a572:	f003 fe51 	bl	801e218 <ucdr_serialize_string>
 801a576:	6863      	ldr	r3, [r4, #4]
 801a578:	2b05      	cmp	r3, #5
 801a57a:	d92f      	bls.n	801a5dc <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801a57c:	2800      	cmp	r0, #0
 801a57e:	d03a      	beq.n	801a5f6 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 801a580:	69e1      	ldr	r1, [r4, #28]
 801a582:	4630      	mov	r0, r6
 801a584:	f003 fe48 	bl	801e218 <ucdr_serialize_string>
 801a588:	6863      	ldr	r3, [r4, #4]
 801a58a:	2b06      	cmp	r3, #6
 801a58c:	d926      	bls.n	801a5dc <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801a58e:	b390      	cbz	r0, 801a5f6 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 801a590:	6a21      	ldr	r1, [r4, #32]
 801a592:	4630      	mov	r0, r6
 801a594:	f003 fe40 	bl	801e218 <ucdr_serialize_string>
 801a598:	6863      	ldr	r3, [r4, #4]
 801a59a:	2b07      	cmp	r3, #7
 801a59c:	d91e      	bls.n	801a5dc <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801a59e:	b350      	cbz	r0, 801a5f6 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 801a5a0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 801a5a2:	4630      	mov	r0, r6
 801a5a4:	f003 fe38 	bl	801e218 <ucdr_serialize_string>
 801a5a8:	6863      	ldr	r3, [r4, #4]
 801a5aa:	2b08      	cmp	r3, #8
 801a5ac:	d916      	bls.n	801a5dc <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801a5ae:	b310      	cbz	r0, 801a5f6 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 801a5b0:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 801a5b2:	4630      	mov	r0, r6
 801a5b4:	f003 fe30 	bl	801e218 <ucdr_serialize_string>
 801a5b8:	6863      	ldr	r3, [r4, #4]
 801a5ba:	2b09      	cmp	r3, #9
 801a5bc:	d90e      	bls.n	801a5dc <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xf8>
 801a5be:	b1d0      	cbz	r0, 801a5f6 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 801a5c0:	f104 082c 	add.w	r8, r4, #44	; 0x2c
 801a5c4:	2709      	movs	r7, #9
 801a5c6:	e000      	b.n	801a5ca <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe6>
 801a5c8:	b1a8      	cbz	r0, 801a5f6 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x112>
 801a5ca:	f858 1b04 	ldr.w	r1, [r8], #4
 801a5ce:	4630      	mov	r0, r6
 801a5d0:	f003 fe22 	bl	801e218 <ucdr_serialize_string>
 801a5d4:	3701      	adds	r7, #1
 801a5d6:	6862      	ldr	r2, [r4, #4]
 801a5d8:	4297      	cmp	r7, r2
 801a5da:	d3f5      	bcc.n	801a5c8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0xe4>
 801a5dc:	4005      	ands	r5, r0
 801a5de:	b2ed      	uxtb	r5, r5
 801a5e0:	e78a      	b.n	801a4f8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 801a5e2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 801a5e4:	f104 0130 	add.w	r1, r4, #48	; 0x30
 801a5e8:	4630      	mov	r0, r6
 801a5ea:	f7f8 fd89 	bl	8013100 <ucdr_serialize_sequence_uint8_t>
 801a5ee:	4005      	ands	r5, r0
 801a5f0:	4628      	mov	r0, r5
 801a5f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a5f6:	2500      	movs	r5, #0
 801a5f8:	e77e      	b.n	801a4f8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>
 801a5fa:	4028      	ands	r0, r5
 801a5fc:	b2c5      	uxtb	r5, r0
 801a5fe:	e77b      	b.n	801a4f8 <uxr_serialize_OBJK_Subscriber_Binary_Qos+0x14>

0801a600 <uxr_serialize_OBJK_Subscriber_Binary>:
 801a600:	b570      	push	{r4, r5, r6, lr}
 801a602:	460d      	mov	r5, r1
 801a604:	7809      	ldrb	r1, [r1, #0]
 801a606:	4606      	mov	r6, r0
 801a608:	f7f7 f9d4 	bl	80119b4 <ucdr_serialize_bool>
 801a60c:	782b      	ldrb	r3, [r5, #0]
 801a60e:	4604      	mov	r4, r0
 801a610:	b94b      	cbnz	r3, 801a626 <uxr_serialize_OBJK_Subscriber_Binary+0x26>
 801a612:	7a29      	ldrb	r1, [r5, #8]
 801a614:	4630      	mov	r0, r6
 801a616:	f7f7 f9cd 	bl	80119b4 <ucdr_serialize_bool>
 801a61a:	7a2b      	ldrb	r3, [r5, #8]
 801a61c:	4004      	ands	r4, r0
 801a61e:	b2e4      	uxtb	r4, r4
 801a620:	b943      	cbnz	r3, 801a634 <uxr_serialize_OBJK_Subscriber_Binary+0x34>
 801a622:	4620      	mov	r0, r4
 801a624:	bd70      	pop	{r4, r5, r6, pc}
 801a626:	6869      	ldr	r1, [r5, #4]
 801a628:	4630      	mov	r0, r6
 801a62a:	f003 fdf5 	bl	801e218 <ucdr_serialize_string>
 801a62e:	4004      	ands	r4, r0
 801a630:	b2e4      	uxtb	r4, r4
 801a632:	e7ee      	b.n	801a612 <uxr_serialize_OBJK_Subscriber_Binary+0x12>
 801a634:	f105 010c 	add.w	r1, r5, #12
 801a638:	4630      	mov	r0, r6
 801a63a:	f7ff ff53 	bl	801a4e4 <uxr_serialize_OBJK_Subscriber_Binary_Qos>
 801a63e:	4004      	ands	r4, r0
 801a640:	4620      	mov	r0, r4
 801a642:	bd70      	pop	{r4, r5, r6, pc}

0801a644 <uxr_serialize_OBJK_Endpoint_QosBinary>:
 801a644:	e92d 4368 	stmdb	sp!, {r3, r5, r6, r8, r9, lr}
 801a648:	4688      	mov	r8, r1
 801a64a:	4681      	mov	r9, r0
 801a64c:	8809      	ldrh	r1, [r1, #0]
 801a64e:	f7f7 fa0b 	bl	8011a68 <ucdr_serialize_uint16_t>
 801a652:	4606      	mov	r6, r0
 801a654:	f898 1002 	ldrb.w	r1, [r8, #2]
 801a658:	4648      	mov	r0, r9
 801a65a:	f7f7 f9ab 	bl	80119b4 <ucdr_serialize_bool>
 801a65e:	f898 3002 	ldrb.w	r3, [r8, #2]
 801a662:	4006      	ands	r6, r0
 801a664:	b2f5      	uxtb	r5, r6
 801a666:	b9eb      	cbnz	r3, 801a6a4 <uxr_serialize_OBJK_Endpoint_QosBinary+0x60>
 801a668:	f898 1006 	ldrb.w	r1, [r8, #6]
 801a66c:	4648      	mov	r0, r9
 801a66e:	f7f7 f9a1 	bl	80119b4 <ucdr_serialize_bool>
 801a672:	f898 3006 	ldrb.w	r3, [r8, #6]
 801a676:	4005      	ands	r5, r0
 801a678:	bb7b      	cbnz	r3, 801a6da <uxr_serialize_OBJK_Endpoint_QosBinary+0x96>
 801a67a:	f898 100c 	ldrb.w	r1, [r8, #12]
 801a67e:	4648      	mov	r0, r9
 801a680:	f7f7 f998 	bl	80119b4 <ucdr_serialize_bool>
 801a684:	f898 300c 	ldrb.w	r3, [r8, #12]
 801a688:	4005      	ands	r5, r0
 801a68a:	b9f3      	cbnz	r3, 801a6ca <uxr_serialize_OBJK_Endpoint_QosBinary+0x86>
 801a68c:	f898 1014 	ldrb.w	r1, [r8, #20]
 801a690:	4648      	mov	r0, r9
 801a692:	f7f7 f98f 	bl	80119b4 <ucdr_serialize_bool>
 801a696:	f898 3014 	ldrb.w	r3, [r8, #20]
 801a69a:	4005      	ands	r5, r0
 801a69c:	b94b      	cbnz	r3, 801a6b2 <uxr_serialize_OBJK_Endpoint_QosBinary+0x6e>
 801a69e:	4628      	mov	r0, r5
 801a6a0:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 801a6a4:	f8b8 1004 	ldrh.w	r1, [r8, #4]
 801a6a8:	4648      	mov	r0, r9
 801a6aa:	f7f7 f9dd 	bl	8011a68 <ucdr_serialize_uint16_t>
 801a6ae:	4005      	ands	r5, r0
 801a6b0:	e7da      	b.n	801a668 <uxr_serialize_OBJK_Endpoint_QosBinary+0x24>
 801a6b2:	f8d8 2018 	ldr.w	r2, [r8, #24]
 801a6b6:	f108 011c 	add.w	r1, r8, #28
 801a6ba:	4648      	mov	r0, r9
 801a6bc:	f7f8 fd20 	bl	8013100 <ucdr_serialize_sequence_uint8_t>
 801a6c0:	4028      	ands	r0, r5
 801a6c2:	b2c5      	uxtb	r5, r0
 801a6c4:	4628      	mov	r0, r5
 801a6c6:	e8bd 8368 	ldmia.w	sp!, {r3, r5, r6, r8, r9, pc}
 801a6ca:	f8d8 1010 	ldr.w	r1, [r8, #16]
 801a6ce:	4648      	mov	r0, r9
 801a6d0:	f7f7 fbb4 	bl	8011e3c <ucdr_serialize_uint32_t>
 801a6d4:	4028      	ands	r0, r5
 801a6d6:	b2c5      	uxtb	r5, r0
 801a6d8:	e7d8      	b.n	801a68c <uxr_serialize_OBJK_Endpoint_QosBinary+0x48>
 801a6da:	f8d8 1008 	ldr.w	r1, [r8, #8]
 801a6de:	4648      	mov	r0, r9
 801a6e0:	f7f7 fbac 	bl	8011e3c <ucdr_serialize_uint32_t>
 801a6e4:	4028      	ands	r0, r5
 801a6e6:	b2c5      	uxtb	r5, r0
 801a6e8:	e7c7      	b.n	801a67a <uxr_serialize_OBJK_Endpoint_QosBinary+0x36>
 801a6ea:	bf00      	nop

0801a6ec <uxr_serialize_OBJK_DataReader_Binary>:
 801a6ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a6ee:	2202      	movs	r2, #2
 801a6f0:	460c      	mov	r4, r1
 801a6f2:	4606      	mov	r6, r0
 801a6f4:	f7fc fe58 	bl	80173a8 <ucdr_serialize_array_uint8_t>
 801a6f8:	4605      	mov	r5, r0
 801a6fa:	78a1      	ldrb	r1, [r4, #2]
 801a6fc:	4630      	mov	r0, r6
 801a6fe:	f7f7 f959 	bl	80119b4 <ucdr_serialize_bool>
 801a702:	78a3      	ldrb	r3, [r4, #2]
 801a704:	4005      	ands	r5, r0
 801a706:	b2ed      	uxtb	r5, r5
 801a708:	b90b      	cbnz	r3, 801a70e <uxr_serialize_OBJK_DataReader_Binary+0x22>
 801a70a:	4628      	mov	r0, r5
 801a70c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a70e:	f104 0108 	add.w	r1, r4, #8
 801a712:	4630      	mov	r0, r6
 801a714:	f7ff ff96 	bl	801a644 <uxr_serialize_OBJK_Endpoint_QosBinary>
 801a718:	4607      	mov	r7, r0
 801a71a:	f894 102c 	ldrb.w	r1, [r4, #44]	; 0x2c
 801a71e:	4630      	mov	r0, r6
 801a720:	f7f7 f948 	bl	80119b4 <ucdr_serialize_bool>
 801a724:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
 801a728:	4038      	ands	r0, r7
 801a72a:	b2c7      	uxtb	r7, r0
 801a72c:	b95b      	cbnz	r3, 801a746 <uxr_serialize_OBJK_DataReader_Binary+0x5a>
 801a72e:	f894 1038 	ldrb.w	r1, [r4, #56]	; 0x38
 801a732:	4630      	mov	r0, r6
 801a734:	f7f7 f93e 	bl	80119b4 <ucdr_serialize_bool>
 801a738:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 801a73c:	4007      	ands	r7, r0
 801a73e:	b94b      	cbnz	r3, 801a754 <uxr_serialize_OBJK_DataReader_Binary+0x68>
 801a740:	403d      	ands	r5, r7
 801a742:	4628      	mov	r0, r5
 801a744:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a746:	e9d4 230c 	ldrd	r2, r3, [r4, #48]	; 0x30
 801a74a:	4630      	mov	r0, r6
 801a74c:	f7f7 fdcc 	bl	80122e8 <ucdr_serialize_uint64_t>
 801a750:	4007      	ands	r7, r0
 801a752:	e7ec      	b.n	801a72e <uxr_serialize_OBJK_DataReader_Binary+0x42>
 801a754:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 801a756:	4630      	mov	r0, r6
 801a758:	f003 fd5e 	bl	801e218 <ucdr_serialize_string>
 801a75c:	4007      	ands	r7, r0
 801a75e:	b2ff      	uxtb	r7, r7
 801a760:	e7ee      	b.n	801a740 <uxr_serialize_OBJK_DataReader_Binary+0x54>
 801a762:	bf00      	nop

0801a764 <uxr_serialize_OBJK_DataWriter_Binary>:
 801a764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a766:	2202      	movs	r2, #2
 801a768:	460d      	mov	r5, r1
 801a76a:	4606      	mov	r6, r0
 801a76c:	f7fc fe1c 	bl	80173a8 <ucdr_serialize_array_uint8_t>
 801a770:	4604      	mov	r4, r0
 801a772:	78a9      	ldrb	r1, [r5, #2]
 801a774:	4630      	mov	r0, r6
 801a776:	f7f7 f91d 	bl	80119b4 <ucdr_serialize_bool>
 801a77a:	78ab      	ldrb	r3, [r5, #2]
 801a77c:	4004      	ands	r4, r0
 801a77e:	b2e4      	uxtb	r4, r4
 801a780:	b90b      	cbnz	r3, 801a786 <uxr_serialize_OBJK_DataWriter_Binary+0x22>
 801a782:	4620      	mov	r0, r4
 801a784:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a786:	f105 0108 	add.w	r1, r5, #8
 801a78a:	4630      	mov	r0, r6
 801a78c:	f7ff ff5a 	bl	801a644 <uxr_serialize_OBJK_Endpoint_QosBinary>
 801a790:	4607      	mov	r7, r0
 801a792:	f895 102c 	ldrb.w	r1, [r5, #44]	; 0x2c
 801a796:	4630      	mov	r0, r6
 801a798:	f7f7 f90c 	bl	80119b4 <ucdr_serialize_bool>
 801a79c:	f895 302c 	ldrb.w	r3, [r5, #44]	; 0x2c
 801a7a0:	4038      	ands	r0, r7
 801a7a2:	b2c7      	uxtb	r7, r0
 801a7a4:	b913      	cbnz	r3, 801a7ac <uxr_serialize_OBJK_DataWriter_Binary+0x48>
 801a7a6:	403c      	ands	r4, r7
 801a7a8:	4620      	mov	r0, r4
 801a7aa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a7ac:	e9d5 230c 	ldrd	r2, r3, [r5, #48]	; 0x30
 801a7b0:	4630      	mov	r0, r6
 801a7b2:	f7f7 fd99 	bl	80122e8 <ucdr_serialize_uint64_t>
 801a7b6:	4007      	ands	r7, r0
 801a7b8:	e7f5      	b.n	801a7a6 <uxr_serialize_OBJK_DataWriter_Binary+0x42>
 801a7ba:	bf00      	nop

0801a7bc <uxr_serialize_OBJK_Replier_Binary>:
 801a7bc:	e92d 41b8 	stmdb	sp!, {r3, r4, r5, r7, r8, lr}
 801a7c0:	460f      	mov	r7, r1
 801a7c2:	4680      	mov	r8, r0
 801a7c4:	6809      	ldr	r1, [r1, #0]
 801a7c6:	f003 fd27 	bl	801e218 <ucdr_serialize_string>
 801a7ca:	4605      	mov	r5, r0
 801a7cc:	6879      	ldr	r1, [r7, #4]
 801a7ce:	4640      	mov	r0, r8
 801a7d0:	f003 fd22 	bl	801e218 <ucdr_serialize_string>
 801a7d4:	4005      	ands	r5, r0
 801a7d6:	68b9      	ldr	r1, [r7, #8]
 801a7d8:	4640      	mov	r0, r8
 801a7da:	b2ec      	uxtb	r4, r5
 801a7dc:	f003 fd1c 	bl	801e218 <ucdr_serialize_string>
 801a7e0:	7b39      	ldrb	r1, [r7, #12]
 801a7e2:	4004      	ands	r4, r0
 801a7e4:	4640      	mov	r0, r8
 801a7e6:	f7f7 f8e5 	bl	80119b4 <ucdr_serialize_bool>
 801a7ea:	7b3b      	ldrb	r3, [r7, #12]
 801a7ec:	4004      	ands	r4, r0
 801a7ee:	b94b      	cbnz	r3, 801a804 <uxr_serialize_OBJK_Replier_Binary+0x48>
 801a7f0:	7d39      	ldrb	r1, [r7, #20]
 801a7f2:	4640      	mov	r0, r8
 801a7f4:	f7f7 f8de 	bl	80119b4 <ucdr_serialize_bool>
 801a7f8:	7d3b      	ldrb	r3, [r7, #20]
 801a7fa:	4004      	ands	r4, r0
 801a7fc:	b943      	cbnz	r3, 801a810 <uxr_serialize_OBJK_Replier_Binary+0x54>
 801a7fe:	4620      	mov	r0, r4
 801a800:	e8bd 81b8 	ldmia.w	sp!, {r3, r4, r5, r7, r8, pc}
 801a804:	6939      	ldr	r1, [r7, #16]
 801a806:	4640      	mov	r0, r8
 801a808:	f003 fd06 	bl	801e218 <ucdr_serialize_string>
 801a80c:	4004      	ands	r4, r0
 801a80e:	e7ef      	b.n	801a7f0 <uxr_serialize_OBJK_Replier_Binary+0x34>
 801a810:	69b9      	ldr	r1, [r7, #24]
 801a812:	4640      	mov	r0, r8
 801a814:	f003 fd00 	bl	801e218 <ucdr_serialize_string>
 801a818:	4004      	ands	r4, r0
 801a81a:	b2e4      	uxtb	r4, r4
 801a81c:	4620      	mov	r0, r4
 801a81e:	e8bd 81b8 	ldmia.w	sp!, {r3, r4, r5, r7, r8, pc}
 801a822:	bf00      	nop

0801a824 <uxr_deserialize_ObjectVariant>:
 801a824:	b570      	push	{r4, r5, r6, lr}
 801a826:	4605      	mov	r5, r0
 801a828:	460e      	mov	r6, r1
 801a82a:	f7f7 f907 	bl	8011a3c <ucdr_deserialize_uint8_t>
 801a82e:	b168      	cbz	r0, 801a84c <uxr_deserialize_ObjectVariant+0x28>
 801a830:	7833      	ldrb	r3, [r6, #0]
 801a832:	4604      	mov	r4, r0
 801a834:	3b01      	subs	r3, #1
 801a836:	2b0d      	cmp	r3, #13
 801a838:	d809      	bhi.n	801a84e <uxr_deserialize_ObjectVariant+0x2a>
 801a83a:	e8df f003 	tbb	[pc, r3]
 801a83e:	0a41      	.short	0x0a41
 801a840:	0a0a2323 	.word	0x0a0a2323
 801a844:	10080a0a 	.word	0x10080a0a
 801a848:	565c1010 	.word	0x565c1010
 801a84c:	2400      	movs	r4, #0
 801a84e:	4620      	mov	r0, r4
 801a850:	bd70      	pop	{r4, r5, r6, pc}
 801a852:	1d31      	adds	r1, r6, #4
 801a854:	4628      	mov	r0, r5
 801a856:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801a85a:	f7ff bd21 	b.w	801a2a0 <uxr_deserialize_DATAWRITER_Representation>
 801a85e:	1d31      	adds	r1, r6, #4
 801a860:	4628      	mov	r0, r5
 801a862:	f7f7 f8eb 	bl	8011a3c <ucdr_deserialize_uint8_t>
 801a866:	2800      	cmp	r0, #0
 801a868:	d0f0      	beq.n	801a84c <uxr_deserialize_ObjectVariant+0x28>
 801a86a:	7933      	ldrb	r3, [r6, #4]
 801a86c:	2b01      	cmp	r3, #1
 801a86e:	d001      	beq.n	801a874 <uxr_deserialize_ObjectVariant+0x50>
 801a870:	2b02      	cmp	r3, #2
 801a872:	d1ec      	bne.n	801a84e <uxr_deserialize_ObjectVariant+0x2a>
 801a874:	68b1      	ldr	r1, [r6, #8]
 801a876:	4628      	mov	r0, r5
 801a878:	f44f 7200 	mov.w	r2, #512	; 0x200
 801a87c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801a880:	f003 bcda 	b.w	801e238 <ucdr_deserialize_string>
 801a884:	1d31      	adds	r1, r6, #4
 801a886:	4628      	mov	r0, r5
 801a888:	f7f7 f8d8 	bl	8011a3c <ucdr_deserialize_uint8_t>
 801a88c:	4604      	mov	r4, r0
 801a88e:	b170      	cbz	r0, 801a8ae <uxr_deserialize_ObjectVariant+0x8a>
 801a890:	7933      	ldrb	r3, [r6, #4]
 801a892:	2b02      	cmp	r3, #2
 801a894:	d04c      	beq.n	801a930 <uxr_deserialize_ObjectVariant+0x10c>
 801a896:	2b03      	cmp	r3, #3
 801a898:	d109      	bne.n	801a8ae <uxr_deserialize_ObjectVariant+0x8a>
 801a89a:	f106 0308 	add.w	r3, r6, #8
 801a89e:	f44f 7200 	mov.w	r2, #512	; 0x200
 801a8a2:	f106 010c 	add.w	r1, r6, #12
 801a8a6:	4628      	mov	r0, r5
 801a8a8:	f7f8 fc3c 	bl	8013124 <ucdr_deserialize_sequence_uint8_t>
 801a8ac:	4604      	mov	r4, r0
 801a8ae:	2202      	movs	r2, #2
 801a8b0:	f506 7103 	add.w	r1, r6, #524	; 0x20c
 801a8b4:	4628      	mov	r0, r5
 801a8b6:	f7fc fddb 	bl	8017470 <ucdr_deserialize_array_uint8_t>
 801a8ba:	4020      	ands	r0, r4
 801a8bc:	b2c4      	uxtb	r4, r0
 801a8be:	e7c6      	b.n	801a84e <uxr_deserialize_ObjectVariant+0x2a>
 801a8c0:	1d31      	adds	r1, r6, #4
 801a8c2:	4628      	mov	r0, r5
 801a8c4:	f7f7 f8ba 	bl	8011a3c <ucdr_deserialize_uint8_t>
 801a8c8:	4604      	mov	r4, r0
 801a8ca:	b130      	cbz	r0, 801a8da <uxr_deserialize_ObjectVariant+0xb6>
 801a8cc:	7933      	ldrb	r3, [r6, #4]
 801a8ce:	2b02      	cmp	r3, #2
 801a8d0:	d036      	beq.n	801a940 <uxr_deserialize_ObjectVariant+0x11c>
 801a8d2:	2b03      	cmp	r3, #3
 801a8d4:	d03c      	beq.n	801a950 <uxr_deserialize_ObjectVariant+0x12c>
 801a8d6:	2b01      	cmp	r3, #1
 801a8d8:	d032      	beq.n	801a940 <uxr_deserialize_ObjectVariant+0x11c>
 801a8da:	f506 7103 	add.w	r1, r6, #524	; 0x20c
 801a8de:	4628      	mov	r0, r5
 801a8e0:	f7f7 fe52 	bl	8012588 <ucdr_deserialize_int16_t>
 801a8e4:	4020      	ands	r0, r4
 801a8e6:	b2c4      	uxtb	r4, r0
 801a8e8:	e7b1      	b.n	801a84e <uxr_deserialize_ObjectVariant+0x2a>
 801a8ea:	1d31      	adds	r1, r6, #4
 801a8ec:	4628      	mov	r0, r5
 801a8ee:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801a8f2:	f7ff bb8b 	b.w	801a00c <uxr_deserialize_CLIENT_Representation>
 801a8f6:	2204      	movs	r2, #4
 801a8f8:	4628      	mov	r0, r5
 801a8fa:	18b1      	adds	r1, r6, r2
 801a8fc:	f7fc fdb8 	bl	8017470 <ucdr_deserialize_array_uint8_t>
 801a900:	4604      	mov	r4, r0
 801a902:	2202      	movs	r2, #2
 801a904:	f106 0108 	add.w	r1, r6, #8
 801a908:	4628      	mov	r0, r5
 801a90a:	f7fc fdb1 	bl	8017470 <ucdr_deserialize_array_uint8_t>
 801a90e:	4004      	ands	r4, r0
 801a910:	2202      	movs	r2, #2
 801a912:	f106 010a 	add.w	r1, r6, #10
 801a916:	4628      	mov	r0, r5
 801a918:	b2e4      	uxtb	r4, r4
 801a91a:	f7fc fda9 	bl	8017470 <ucdr_deserialize_array_uint8_t>
 801a91e:	4603      	mov	r3, r0
 801a920:	f106 010c 	add.w	r1, r6, #12
 801a924:	4628      	mov	r0, r5
 801a926:	401c      	ands	r4, r3
 801a928:	f7f7 f85a 	bl	80119e0 <ucdr_deserialize_bool>
 801a92c:	4004      	ands	r4, r0
 801a92e:	e78e      	b.n	801a84e <uxr_deserialize_ObjectVariant+0x2a>
 801a930:	f44f 7200 	mov.w	r2, #512	; 0x200
 801a934:	68b1      	ldr	r1, [r6, #8]
 801a936:	4628      	mov	r0, r5
 801a938:	f003 fc7e 	bl	801e238 <ucdr_deserialize_string>
 801a93c:	4604      	mov	r4, r0
 801a93e:	e7b6      	b.n	801a8ae <uxr_deserialize_ObjectVariant+0x8a>
 801a940:	f44f 7200 	mov.w	r2, #512	; 0x200
 801a944:	68b1      	ldr	r1, [r6, #8]
 801a946:	4628      	mov	r0, r5
 801a948:	f003 fc76 	bl	801e238 <ucdr_deserialize_string>
 801a94c:	4604      	mov	r4, r0
 801a94e:	e7c4      	b.n	801a8da <uxr_deserialize_ObjectVariant+0xb6>
 801a950:	f106 0308 	add.w	r3, r6, #8
 801a954:	f44f 7200 	mov.w	r2, #512	; 0x200
 801a958:	f106 010c 	add.w	r1, r6, #12
 801a95c:	4628      	mov	r0, r5
 801a95e:	f7f8 fbe1 	bl	8013124 <ucdr_deserialize_sequence_uint8_t>
 801a962:	4604      	mov	r4, r0
 801a964:	e7b9      	b.n	801a8da <uxr_deserialize_ObjectVariant+0xb6>
 801a966:	bf00      	nop

0801a968 <uxr_deserialize_BaseObjectRequest>:
 801a968:	b570      	push	{r4, r5, r6, lr}
 801a96a:	2202      	movs	r2, #2
 801a96c:	4605      	mov	r5, r0
 801a96e:	460e      	mov	r6, r1
 801a970:	f7fc fd7e 	bl	8017470 <ucdr_deserialize_array_uint8_t>
 801a974:	2202      	movs	r2, #2
 801a976:	4604      	mov	r4, r0
 801a978:	4628      	mov	r0, r5
 801a97a:	18b1      	adds	r1, r6, r2
 801a97c:	f7fc fd78 	bl	8017470 <ucdr_deserialize_array_uint8_t>
 801a980:	4020      	ands	r0, r4
 801a982:	b2c0      	uxtb	r0, r0
 801a984:	bd70      	pop	{r4, r5, r6, pc}
 801a986:	bf00      	nop

0801a988 <uxr_serialize_ActivityInfoVariant>:
 801a988:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a98c:	460e      	mov	r6, r1
 801a98e:	7809      	ldrb	r1, [r1, #0]
 801a990:	4680      	mov	r8, r0
 801a992:	f7f7 f83d 	bl	8011a10 <ucdr_serialize_uint8_t>
 801a996:	4607      	mov	r7, r0
 801a998:	b138      	cbz	r0, 801a9aa <uxr_serialize_ActivityInfoVariant+0x22>
 801a99a:	7833      	ldrb	r3, [r6, #0]
 801a99c:	2b06      	cmp	r3, #6
 801a99e:	f000 8081 	beq.w	801aaa4 <uxr_serialize_ActivityInfoVariant+0x11c>
 801a9a2:	2b0d      	cmp	r3, #13
 801a9a4:	d014      	beq.n	801a9d0 <uxr_serialize_ActivityInfoVariant+0x48>
 801a9a6:	2b05      	cmp	r3, #5
 801a9a8:	d002      	beq.n	801a9b0 <uxr_serialize_ActivityInfoVariant+0x28>
 801a9aa:	4638      	mov	r0, r7
 801a9ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a9b0:	f9b6 1008 	ldrsh.w	r1, [r6, #8]
 801a9b4:	4640      	mov	r0, r8
 801a9b6:	f7f7 fd67 	bl	8012488 <ucdr_serialize_int16_t>
 801a9ba:	4607      	mov	r7, r0
 801a9bc:	4640      	mov	r0, r8
 801a9be:	e9d6 2304 	ldrd	r2, r3, [r6, #16]
 801a9c2:	f7f7 fc91 	bl	80122e8 <ucdr_serialize_uint64_t>
 801a9c6:	4038      	ands	r0, r7
 801a9c8:	b2c7      	uxtb	r7, r0
 801a9ca:	4638      	mov	r0, r7
 801a9cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a9d0:	f9b6 1008 	ldrsh.w	r1, [r6, #8]
 801a9d4:	4640      	mov	r0, r8
 801a9d6:	f7f7 fd57 	bl	8012488 <ucdr_serialize_int16_t>
 801a9da:	68f1      	ldr	r1, [r6, #12]
 801a9dc:	4607      	mov	r7, r0
 801a9de:	4640      	mov	r0, r8
 801a9e0:	f7f7 fa2c 	bl	8011e3c <ucdr_serialize_uint32_t>
 801a9e4:	68f3      	ldr	r3, [r6, #12]
 801a9e6:	2b00      	cmp	r3, #0
 801a9e8:	d0ed      	beq.n	801a9c6 <uxr_serialize_ActivityInfoVariant+0x3e>
 801a9ea:	b318      	cbz	r0, 801aa34 <uxr_serialize_ActivityInfoVariant+0xac>
 801a9ec:	f106 090c 	add.w	r9, r6, #12
 801a9f0:	2400      	movs	r4, #0
 801a9f2:	eb04 0544 	add.w	r5, r4, r4, lsl #1
 801a9f6:	eb06 05c5 	add.w	r5, r6, r5, lsl #3
 801a9fa:	7c29      	ldrb	r1, [r5, #16]
 801a9fc:	4640      	mov	r0, r8
 801a9fe:	f7f7 f807 	bl	8011a10 <ucdr_serialize_uint8_t>
 801aa02:	ea4f 0a44 	mov.w	sl, r4, lsl #1
 801aa06:	eb04 0144 	add.w	r1, r4, r4, lsl #1
 801aa0a:	2800      	cmp	r0, #0
 801aa0c:	d051      	beq.n	801aab2 <uxr_serialize_ActivityInfoVariant+0x12a>
 801aa0e:	7c2b      	ldrb	r3, [r5, #16]
 801aa10:	00c9      	lsls	r1, r1, #3
 801aa12:	2b03      	cmp	r3, #3
 801aa14:	d854      	bhi.n	801aac0 <uxr_serialize_ActivityInfoVariant+0x138>
 801aa16:	e8df f003 	tbb	[pc, r3]
 801aa1a:	2133      	.short	0x2133
 801aa1c:	020f      	.short	0x020f
 801aa1e:	4449      	add	r1, r9
 801aa20:	4640      	mov	r0, r8
 801aa22:	6889      	ldr	r1, [r1, #8]
 801aa24:	f003 fbf8 	bl	801e218 <ucdr_serialize_string>
 801aa28:	3401      	adds	r4, #1
 801aa2a:	68f2      	ldr	r2, [r6, #12]
 801aa2c:	4294      	cmp	r4, r2
 801aa2e:	d244      	bcs.n	801aaba <uxr_serialize_ActivityInfoVariant+0x132>
 801aa30:	2800      	cmp	r0, #0
 801aa32:	d1de      	bne.n	801a9f2 <uxr_serialize_ActivityInfoVariant+0x6a>
 801aa34:	2700      	movs	r7, #0
 801aa36:	e7b8      	b.n	801a9aa <uxr_serialize_ActivityInfoVariant+0x22>
 801aa38:	3108      	adds	r1, #8
 801aa3a:	44a2      	add	sl, r4
 801aa3c:	2210      	movs	r2, #16
 801aa3e:	4640      	mov	r0, r8
 801aa40:	4449      	add	r1, r9
 801aa42:	eb06 0aca 	add.w	sl, r6, sl, lsl #3
 801aa46:	f7fc fcaf 	bl	80173a8 <ucdr_serialize_array_uint8_t>
 801aa4a:	4605      	mov	r5, r0
 801aa4c:	f8da 1024 	ldr.w	r1, [sl, #36]	; 0x24
 801aa50:	4640      	mov	r0, r8
 801aa52:	f7f7 f9f3 	bl	8011e3c <ucdr_serialize_uint32_t>
 801aa56:	4028      	ands	r0, r5
 801aa58:	b2c0      	uxtb	r0, r0
 801aa5a:	e7e5      	b.n	801aa28 <uxr_serialize_ActivityInfoVariant+0xa0>
 801aa5c:	3108      	adds	r1, #8
 801aa5e:	44a2      	add	sl, r4
 801aa60:	2204      	movs	r2, #4
 801aa62:	4640      	mov	r0, r8
 801aa64:	4449      	add	r1, r9
 801aa66:	eb06 0aca 	add.w	sl, r6, sl, lsl #3
 801aa6a:	f7fc fc9d 	bl	80173a8 <ucdr_serialize_array_uint8_t>
 801aa6e:	4605      	mov	r5, r0
 801aa70:	f8ba 1018 	ldrh.w	r1, [sl, #24]
 801aa74:	4640      	mov	r0, r8
 801aa76:	f7f6 fff7 	bl	8011a68 <ucdr_serialize_uint16_t>
 801aa7a:	4028      	ands	r0, r5
 801aa7c:	b2c0      	uxtb	r0, r0
 801aa7e:	e7d3      	b.n	801aa28 <uxr_serialize_ActivityInfoVariant+0xa0>
 801aa80:	3108      	adds	r1, #8
 801aa82:	44a2      	add	sl, r4
 801aa84:	2202      	movs	r2, #2
 801aa86:	4640      	mov	r0, r8
 801aa88:	4449      	add	r1, r9
 801aa8a:	eb06 0aca 	add.w	sl, r6, sl, lsl #3
 801aa8e:	f7fc fc8b 	bl	80173a8 <ucdr_serialize_array_uint8_t>
 801aa92:	4605      	mov	r5, r0
 801aa94:	f89a 1016 	ldrb.w	r1, [sl, #22]
 801aa98:	4640      	mov	r0, r8
 801aa9a:	f7f6 ffb9 	bl	8011a10 <ucdr_serialize_uint8_t>
 801aa9e:	4028      	ands	r0, r5
 801aaa0:	b2c0      	uxtb	r0, r0
 801aaa2:	e7c1      	b.n	801aa28 <uxr_serialize_ActivityInfoVariant+0xa0>
 801aaa4:	f9b6 1008 	ldrsh.w	r1, [r6, #8]
 801aaa8:	4640      	mov	r0, r8
 801aaaa:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801aaae:	f7f7 bceb 	b.w	8012488 <ucdr_serialize_int16_t>
 801aab2:	3401      	adds	r4, #1
 801aab4:	68f2      	ldr	r2, [r6, #12]
 801aab6:	42a2      	cmp	r2, r4
 801aab8:	d8bc      	bhi.n	801aa34 <uxr_serialize_ActivityInfoVariant+0xac>
 801aaba:	4007      	ands	r7, r0
 801aabc:	b2ff      	uxtb	r7, r7
 801aabe:	e774      	b.n	801a9aa <uxr_serialize_ActivityInfoVariant+0x22>
 801aac0:	3401      	adds	r4, #1
 801aac2:	68f3      	ldr	r3, [r6, #12]
 801aac4:	3518      	adds	r5, #24
 801aac6:	429c      	cmp	r4, r3
 801aac8:	d397      	bcc.n	801a9fa <uxr_serialize_ActivityInfoVariant+0x72>
 801aaca:	e76e      	b.n	801a9aa <uxr_serialize_ActivityInfoVariant+0x22>

0801aacc <uxr_deserialize_BaseObjectReply>:
 801aacc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801aad0:	2202      	movs	r2, #2
 801aad2:	4606      	mov	r6, r0
 801aad4:	460f      	mov	r7, r1
 801aad6:	f7fc fccb 	bl	8017470 <ucdr_deserialize_array_uint8_t>
 801aada:	2202      	movs	r2, #2
 801aadc:	4605      	mov	r5, r0
 801aade:	4630      	mov	r0, r6
 801aae0:	18b9      	adds	r1, r7, r2
 801aae2:	f7fc fcc5 	bl	8017470 <ucdr_deserialize_array_uint8_t>
 801aae6:	4680      	mov	r8, r0
 801aae8:	1d39      	adds	r1, r7, #4
 801aaea:	4630      	mov	r0, r6
 801aaec:	f7f6 ffa6 	bl	8011a3c <ucdr_deserialize_uint8_t>
 801aaf0:	ea05 0508 	and.w	r5, r5, r8
 801aaf4:	4604      	mov	r4, r0
 801aaf6:	1d79      	adds	r1, r7, #5
 801aaf8:	4630      	mov	r0, r6
 801aafa:	402c      	ands	r4, r5
 801aafc:	f7f6 ff9e 	bl	8011a3c <ucdr_deserialize_uint8_t>
 801ab00:	4020      	ands	r0, r4
 801ab02:	b2c0      	uxtb	r0, r0
 801ab04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801ab08 <uxr_serialize_ReadSpecification>:
 801ab08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ab0a:	460e      	mov	r6, r1
 801ab0c:	4607      	mov	r7, r0
 801ab0e:	7809      	ldrb	r1, [r1, #0]
 801ab10:	f7f6 ff7e 	bl	8011a10 <ucdr_serialize_uint8_t>
 801ab14:	4604      	mov	r4, r0
 801ab16:	7871      	ldrb	r1, [r6, #1]
 801ab18:	4638      	mov	r0, r7
 801ab1a:	f7f6 ff79 	bl	8011a10 <ucdr_serialize_uint8_t>
 801ab1e:	4004      	ands	r4, r0
 801ab20:	78b1      	ldrb	r1, [r6, #2]
 801ab22:	4638      	mov	r0, r7
 801ab24:	f7f6 ff46 	bl	80119b4 <ucdr_serialize_bool>
 801ab28:	78b3      	ldrb	r3, [r6, #2]
 801ab2a:	b2e4      	uxtb	r4, r4
 801ab2c:	4004      	ands	r4, r0
 801ab2e:	b943      	cbnz	r3, 801ab42 <uxr_serialize_ReadSpecification+0x3a>
 801ab30:	7a31      	ldrb	r1, [r6, #8]
 801ab32:	4638      	mov	r0, r7
 801ab34:	f7f6 ff3e 	bl	80119b4 <ucdr_serialize_bool>
 801ab38:	7a33      	ldrb	r3, [r6, #8]
 801ab3a:	4004      	ands	r4, r0
 801ab3c:	b93b      	cbnz	r3, 801ab4e <uxr_serialize_ReadSpecification+0x46>
 801ab3e:	4620      	mov	r0, r4
 801ab40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801ab42:	6871      	ldr	r1, [r6, #4]
 801ab44:	4638      	mov	r0, r7
 801ab46:	f003 fb67 	bl	801e218 <ucdr_serialize_string>
 801ab4a:	4004      	ands	r4, r0
 801ab4c:	e7f0      	b.n	801ab30 <uxr_serialize_ReadSpecification+0x28>
 801ab4e:	8971      	ldrh	r1, [r6, #10]
 801ab50:	4638      	mov	r0, r7
 801ab52:	f7f6 ff89 	bl	8011a68 <ucdr_serialize_uint16_t>
 801ab56:	4605      	mov	r5, r0
 801ab58:	89b1      	ldrh	r1, [r6, #12]
 801ab5a:	4638      	mov	r0, r7
 801ab5c:	f7f6 ff84 	bl	8011a68 <ucdr_serialize_uint16_t>
 801ab60:	4005      	ands	r5, r0
 801ab62:	89f1      	ldrh	r1, [r6, #14]
 801ab64:	4638      	mov	r0, r7
 801ab66:	b2ed      	uxtb	r5, r5
 801ab68:	f7f6 ff7e 	bl	8011a68 <ucdr_serialize_uint16_t>
 801ab6c:	8a31      	ldrh	r1, [r6, #16]
 801ab6e:	4025      	ands	r5, r4
 801ab70:	4604      	mov	r4, r0
 801ab72:	4638      	mov	r0, r7
 801ab74:	4025      	ands	r5, r4
 801ab76:	f7f6 ff77 	bl	8011a68 <ucdr_serialize_uint16_t>
 801ab7a:	ea00 0405 	and.w	r4, r0, r5
 801ab7e:	4620      	mov	r0, r4
 801ab80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801ab82:	bf00      	nop

0801ab84 <uxr_serialize_CREATE_CLIENT_Payload>:
 801ab84:	f7ff b9ea 	b.w	8019f5c <uxr_serialize_CLIENT_Representation>

0801ab88 <uxr_serialize_CREATE_Payload>:
 801ab88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ab8a:	2202      	movs	r2, #2
 801ab8c:	4607      	mov	r7, r0
 801ab8e:	460e      	mov	r6, r1
 801ab90:	f7fc fc0a 	bl	80173a8 <ucdr_serialize_array_uint8_t>
 801ab94:	2202      	movs	r2, #2
 801ab96:	4605      	mov	r5, r0
 801ab98:	4638      	mov	r0, r7
 801ab9a:	18b1      	adds	r1, r6, r2
 801ab9c:	f7fc fc04 	bl	80173a8 <ucdr_serialize_array_uint8_t>
 801aba0:	7931      	ldrb	r1, [r6, #4]
 801aba2:	4604      	mov	r4, r0
 801aba4:	4638      	mov	r0, r7
 801aba6:	f7f6 ff33 	bl	8011a10 <ucdr_serialize_uint8_t>
 801abaa:	b170      	cbz	r0, 801abca <uxr_serialize_CREATE_Payload+0x42>
 801abac:	7933      	ldrb	r3, [r6, #4]
 801abae:	402c      	ands	r4, r5
 801abb0:	3b01      	subs	r3, #1
 801abb2:	b2e4      	uxtb	r4, r4
 801abb4:	2b0d      	cmp	r3, #13
 801abb6:	d809      	bhi.n	801abcc <uxr_serialize_CREATE_Payload+0x44>
 801abb8:	e8df f003 	tbb	[pc, r3]
 801abbc:	23230a4c 	.word	0x23230a4c
 801abc0:	0a0a0a0a 	.word	0x0a0a0a0a
 801abc4:	12121208 	.word	0x12121208
 801abc8:	3e45      	.short	0x3e45
 801abca:	2400      	movs	r4, #0
 801abcc:	4620      	mov	r0, r4
 801abce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801abd0:	f106 0108 	add.w	r1, r6, #8
 801abd4:	4638      	mov	r0, r7
 801abd6:	f7ff fac7 	bl	801a168 <uxr_serialize_DATAWRITER_Representation>
 801abda:	4004      	ands	r4, r0
 801abdc:	4620      	mov	r0, r4
 801abde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801abe0:	7a31      	ldrb	r1, [r6, #8]
 801abe2:	4638      	mov	r0, r7
 801abe4:	f7f6 ff14 	bl	8011a10 <ucdr_serialize_uint8_t>
 801abe8:	2800      	cmp	r0, #0
 801abea:	d0ee      	beq.n	801abca <uxr_serialize_CREATE_Payload+0x42>
 801abec:	7a33      	ldrb	r3, [r6, #8]
 801abee:	2b01      	cmp	r3, #1
 801abf0:	d001      	beq.n	801abf6 <uxr_serialize_CREATE_Payload+0x6e>
 801abf2:	2b02      	cmp	r3, #2
 801abf4:	d1ea      	bne.n	801abcc <uxr_serialize_CREATE_Payload+0x44>
 801abf6:	68f1      	ldr	r1, [r6, #12]
 801abf8:	4638      	mov	r0, r7
 801abfa:	f003 fb0d 	bl	801e218 <ucdr_serialize_string>
 801abfe:	4004      	ands	r4, r0
 801ac00:	e7e4      	b.n	801abcc <uxr_serialize_CREATE_Payload+0x44>
 801ac02:	7a31      	ldrb	r1, [r6, #8]
 801ac04:	4638      	mov	r0, r7
 801ac06:	f7f6 ff03 	bl	8011a10 <ucdr_serialize_uint8_t>
 801ac0a:	4605      	mov	r5, r0
 801ac0c:	b158      	cbz	r0, 801ac26 <uxr_serialize_CREATE_Payload+0x9e>
 801ac0e:	7a33      	ldrb	r3, [r6, #8]
 801ac10:	2b02      	cmp	r3, #2
 801ac12:	d034      	beq.n	801ac7e <uxr_serialize_CREATE_Payload+0xf6>
 801ac14:	2b03      	cmp	r3, #3
 801ac16:	d106      	bne.n	801ac26 <uxr_serialize_CREATE_Payload+0x9e>
 801ac18:	68f2      	ldr	r2, [r6, #12]
 801ac1a:	f106 0110 	add.w	r1, r6, #16
 801ac1e:	4638      	mov	r0, r7
 801ac20:	f7f8 fa6e 	bl	8013100 <ucdr_serialize_sequence_uint8_t>
 801ac24:	4605      	mov	r5, r0
 801ac26:	2202      	movs	r2, #2
 801ac28:	f506 7104 	add.w	r1, r6, #528	; 0x210
 801ac2c:	4638      	mov	r0, r7
 801ac2e:	f7fc fbbb 	bl	80173a8 <ucdr_serialize_array_uint8_t>
 801ac32:	4028      	ands	r0, r5
 801ac34:	4004      	ands	r4, r0
 801ac36:	e7c9      	b.n	801abcc <uxr_serialize_CREATE_Payload+0x44>
 801ac38:	f106 0108 	add.w	r1, r6, #8
 801ac3c:	4638      	mov	r0, r7
 801ac3e:	f7ff f98d 	bl	8019f5c <uxr_serialize_CLIENT_Representation>
 801ac42:	4004      	ands	r4, r0
 801ac44:	e7c2      	b.n	801abcc <uxr_serialize_CREATE_Payload+0x44>
 801ac46:	f106 0108 	add.w	r1, r6, #8
 801ac4a:	4638      	mov	r0, r7
 801ac4c:	f7ff fa42 	bl	801a0d4 <uxr_serialize_AGENT_Representation>
 801ac50:	4004      	ands	r4, r0
 801ac52:	e7bb      	b.n	801abcc <uxr_serialize_CREATE_Payload+0x44>
 801ac54:	7a31      	ldrb	r1, [r6, #8]
 801ac56:	4638      	mov	r0, r7
 801ac58:	f7f6 feda 	bl	8011a10 <ucdr_serialize_uint8_t>
 801ac5c:	4605      	mov	r5, r0
 801ac5e:	b130      	cbz	r0, 801ac6e <uxr_serialize_CREATE_Payload+0xe6>
 801ac60:	7a33      	ldrb	r3, [r6, #8]
 801ac62:	2b02      	cmp	r3, #2
 801ac64:	d011      	beq.n	801ac8a <uxr_serialize_CREATE_Payload+0x102>
 801ac66:	2b03      	cmp	r3, #3
 801ac68:	d015      	beq.n	801ac96 <uxr_serialize_CREATE_Payload+0x10e>
 801ac6a:	2b01      	cmp	r3, #1
 801ac6c:	d00d      	beq.n	801ac8a <uxr_serialize_CREATE_Payload+0x102>
 801ac6e:	f9b6 1210 	ldrsh.w	r1, [r6, #528]	; 0x210
 801ac72:	4638      	mov	r0, r7
 801ac74:	f7f7 fc08 	bl	8012488 <ucdr_serialize_int16_t>
 801ac78:	4028      	ands	r0, r5
 801ac7a:	4004      	ands	r4, r0
 801ac7c:	e7a6      	b.n	801abcc <uxr_serialize_CREATE_Payload+0x44>
 801ac7e:	68f1      	ldr	r1, [r6, #12]
 801ac80:	4638      	mov	r0, r7
 801ac82:	f003 fac9 	bl	801e218 <ucdr_serialize_string>
 801ac86:	4605      	mov	r5, r0
 801ac88:	e7cd      	b.n	801ac26 <uxr_serialize_CREATE_Payload+0x9e>
 801ac8a:	68f1      	ldr	r1, [r6, #12]
 801ac8c:	4638      	mov	r0, r7
 801ac8e:	f003 fac3 	bl	801e218 <ucdr_serialize_string>
 801ac92:	4605      	mov	r5, r0
 801ac94:	e7eb      	b.n	801ac6e <uxr_serialize_CREATE_Payload+0xe6>
 801ac96:	68f2      	ldr	r2, [r6, #12]
 801ac98:	f106 0110 	add.w	r1, r6, #16
 801ac9c:	4638      	mov	r0, r7
 801ac9e:	f7f8 fa2f 	bl	8013100 <ucdr_serialize_sequence_uint8_t>
 801aca2:	4605      	mov	r5, r0
 801aca4:	e7e3      	b.n	801ac6e <uxr_serialize_CREATE_Payload+0xe6>
 801aca6:	bf00      	nop

0801aca8 <uxr_deserialize_GET_INFO_Payload>:
 801aca8:	b570      	push	{r4, r5, r6, lr}
 801acaa:	2202      	movs	r2, #2
 801acac:	4605      	mov	r5, r0
 801acae:	460e      	mov	r6, r1
 801acb0:	f7fc fbde 	bl	8017470 <ucdr_deserialize_array_uint8_t>
 801acb4:	2202      	movs	r2, #2
 801acb6:	4604      	mov	r4, r0
 801acb8:	4628      	mov	r0, r5
 801acba:	18b1      	adds	r1, r6, r2
 801acbc:	f7fc fbd8 	bl	8017470 <ucdr_deserialize_array_uint8_t>
 801acc0:	4603      	mov	r3, r0
 801acc2:	1d31      	adds	r1, r6, #4
 801acc4:	4628      	mov	r0, r5
 801acc6:	401c      	ands	r4, r3
 801acc8:	f7f7 f9e8 	bl	801209c <ucdr_deserialize_uint32_t>
 801accc:	b2e4      	uxtb	r4, r4
 801acce:	4020      	ands	r0, r4
 801acd0:	bd70      	pop	{r4, r5, r6, pc}
 801acd2:	bf00      	nop

0801acd4 <uxr_serialize_DELETE_Payload>:
 801acd4:	b570      	push	{r4, r5, r6, lr}
 801acd6:	2202      	movs	r2, #2
 801acd8:	4605      	mov	r5, r0
 801acda:	460e      	mov	r6, r1
 801acdc:	f7fc fb64 	bl	80173a8 <ucdr_serialize_array_uint8_t>
 801ace0:	2202      	movs	r2, #2
 801ace2:	4604      	mov	r4, r0
 801ace4:	4628      	mov	r0, r5
 801ace6:	18b1      	adds	r1, r6, r2
 801ace8:	f7fc fb5e 	bl	80173a8 <ucdr_serialize_array_uint8_t>
 801acec:	4020      	ands	r0, r4
 801acee:	b2c0      	uxtb	r0, r0
 801acf0:	bd70      	pop	{r4, r5, r6, pc}
 801acf2:	bf00      	nop

0801acf4 <uxr_deserialize_STATUS_AGENT_Payload>:
 801acf4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801acf8:	460e      	mov	r6, r1
 801acfa:	4605      	mov	r5, r0
 801acfc:	f7f6 fe9e 	bl	8011a3c <ucdr_deserialize_uint8_t>
 801ad00:	4604      	mov	r4, r0
 801ad02:	1c71      	adds	r1, r6, #1
 801ad04:	4628      	mov	r0, r5
 801ad06:	f7f6 fe99 	bl	8011a3c <ucdr_deserialize_uint8_t>
 801ad0a:	2204      	movs	r2, #4
 801ad0c:	4681      	mov	r9, r0
 801ad0e:	4628      	mov	r0, r5
 801ad10:	18b1      	adds	r1, r6, r2
 801ad12:	f7fc fbad 	bl	8017470 <ucdr_deserialize_array_uint8_t>
 801ad16:	f106 0108 	add.w	r1, r6, #8
 801ad1a:	4680      	mov	r8, r0
 801ad1c:	2202      	movs	r2, #2
 801ad1e:	4628      	mov	r0, r5
 801ad20:	f7fc fba6 	bl	8017470 <ucdr_deserialize_array_uint8_t>
 801ad24:	ea04 0309 	and.w	r3, r4, r9
 801ad28:	4607      	mov	r7, r0
 801ad2a:	2202      	movs	r2, #2
 801ad2c:	b2db      	uxtb	r3, r3
 801ad2e:	f106 010a 	add.w	r1, r6, #10
 801ad32:	4628      	mov	r0, r5
 801ad34:	ea03 0408 	and.w	r4, r3, r8
 801ad38:	f7fc fb9a 	bl	8017470 <ucdr_deserialize_array_uint8_t>
 801ad3c:	4603      	mov	r3, r0
 801ad3e:	4628      	mov	r0, r5
 801ad40:	403c      	ands	r4, r7
 801ad42:	f106 010c 	add.w	r1, r6, #12
 801ad46:	461d      	mov	r5, r3
 801ad48:	f7f6 fe4a 	bl	80119e0 <ucdr_deserialize_bool>
 801ad4c:	4025      	ands	r5, r4
 801ad4e:	4028      	ands	r0, r5
 801ad50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

0801ad54 <uxr_deserialize_STATUS_Payload>:
 801ad54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ad58:	2202      	movs	r2, #2
 801ad5a:	4606      	mov	r6, r0
 801ad5c:	460f      	mov	r7, r1
 801ad5e:	f7fc fb87 	bl	8017470 <ucdr_deserialize_array_uint8_t>
 801ad62:	2202      	movs	r2, #2
 801ad64:	4605      	mov	r5, r0
 801ad66:	4630      	mov	r0, r6
 801ad68:	18b9      	adds	r1, r7, r2
 801ad6a:	f7fc fb81 	bl	8017470 <ucdr_deserialize_array_uint8_t>
 801ad6e:	4680      	mov	r8, r0
 801ad70:	1d39      	adds	r1, r7, #4
 801ad72:	4630      	mov	r0, r6
 801ad74:	f7f6 fe62 	bl	8011a3c <ucdr_deserialize_uint8_t>
 801ad78:	ea05 0508 	and.w	r5, r5, r8
 801ad7c:	4604      	mov	r4, r0
 801ad7e:	1d79      	adds	r1, r7, #5
 801ad80:	4630      	mov	r0, r6
 801ad82:	402c      	ands	r4, r5
 801ad84:	f7f6 fe5a 	bl	8011a3c <ucdr_deserialize_uint8_t>
 801ad88:	4020      	ands	r0, r4
 801ad8a:	b2c0      	uxtb	r0, r0
 801ad8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801ad90 <uxr_serialize_INFO_Payload>:
 801ad90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ad94:	2202      	movs	r2, #2
 801ad96:	460c      	mov	r4, r1
 801ad98:	4605      	mov	r5, r0
 801ad9a:	f7fc fb05 	bl	80173a8 <ucdr_serialize_array_uint8_t>
 801ad9e:	2202      	movs	r2, #2
 801ada0:	4680      	mov	r8, r0
 801ada2:	4628      	mov	r0, r5
 801ada4:	18a1      	adds	r1, r4, r2
 801ada6:	f7fc faff 	bl	80173a8 <ucdr_serialize_array_uint8_t>
 801adaa:	4607      	mov	r7, r0
 801adac:	7921      	ldrb	r1, [r4, #4]
 801adae:	4628      	mov	r0, r5
 801adb0:	f7f6 fe2e 	bl	8011a10 <ucdr_serialize_uint8_t>
 801adb4:	ea08 0807 	and.w	r8, r8, r7
 801adb8:	4606      	mov	r6, r0
 801adba:	7961      	ldrb	r1, [r4, #5]
 801adbc:	4628      	mov	r0, r5
 801adbe:	ea06 0608 	and.w	r6, r6, r8
 801adc2:	f7f6 fe25 	bl	8011a10 <ucdr_serialize_uint8_t>
 801adc6:	7a21      	ldrb	r1, [r4, #8]
 801adc8:	4030      	ands	r0, r6
 801adca:	b2c7      	uxtb	r7, r0
 801adcc:	4628      	mov	r0, r5
 801adce:	f7f6 fdf1 	bl	80119b4 <ucdr_serialize_bool>
 801add2:	7a23      	ldrb	r3, [r4, #8]
 801add4:	4606      	mov	r6, r0
 801add6:	b96b      	cbnz	r3, 801adf4 <uxr_serialize_INFO_Payload+0x64>
 801add8:	f894 121c 	ldrb.w	r1, [r4, #540]	; 0x21c
 801addc:	4628      	mov	r0, r5
 801adde:	f7f6 fde9 	bl	80119b4 <ucdr_serialize_bool>
 801ade2:	f894 321c 	ldrb.w	r3, [r4, #540]	; 0x21c
 801ade6:	4030      	ands	r0, r6
 801ade8:	b2c6      	uxtb	r6, r0
 801adea:	b983      	cbnz	r3, 801ae0e <uxr_serialize_INFO_Payload+0x7e>
 801adec:	ea06 0007 	and.w	r0, r6, r7
 801adf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801adf4:	7b21      	ldrb	r1, [r4, #12]
 801adf6:	4628      	mov	r0, r5
 801adf8:	f7f6 fe0a 	bl	8011a10 <ucdr_serialize_uint8_t>
 801adfc:	b188      	cbz	r0, 801ae22 <uxr_serialize_INFO_Payload+0x92>
 801adfe:	f104 010c 	add.w	r1, r4, #12
 801ae02:	4628      	mov	r0, r5
 801ae04:	f7ff f9d8 	bl	801a1b8 <uxr_serialize_ObjectVariant.part.0>
 801ae08:	4030      	ands	r0, r6
 801ae0a:	b2c6      	uxtb	r6, r0
 801ae0c:	e7e4      	b.n	801add8 <uxr_serialize_INFO_Payload+0x48>
 801ae0e:	f504 7108 	add.w	r1, r4, #544	; 0x220
 801ae12:	4628      	mov	r0, r5
 801ae14:	f7ff fdb8 	bl	801a988 <uxr_serialize_ActivityInfoVariant>
 801ae18:	4006      	ands	r6, r0
 801ae1a:	ea06 0007 	and.w	r0, r6, r7
 801ae1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ae22:	4606      	mov	r6, r0
 801ae24:	e7d8      	b.n	801add8 <uxr_serialize_INFO_Payload+0x48>
 801ae26:	bf00      	nop

0801ae28 <uxr_serialize_READ_DATA_Payload>:
 801ae28:	b570      	push	{r4, r5, r6, lr}
 801ae2a:	2202      	movs	r2, #2
 801ae2c:	4605      	mov	r5, r0
 801ae2e:	460e      	mov	r6, r1
 801ae30:	f7fc faba 	bl	80173a8 <ucdr_serialize_array_uint8_t>
 801ae34:	2202      	movs	r2, #2
 801ae36:	4604      	mov	r4, r0
 801ae38:	4628      	mov	r0, r5
 801ae3a:	18b1      	adds	r1, r6, r2
 801ae3c:	f7fc fab4 	bl	80173a8 <ucdr_serialize_array_uint8_t>
 801ae40:	4603      	mov	r3, r0
 801ae42:	1d31      	adds	r1, r6, #4
 801ae44:	4628      	mov	r0, r5
 801ae46:	401c      	ands	r4, r3
 801ae48:	f7ff fe5e 	bl	801ab08 <uxr_serialize_ReadSpecification>
 801ae4c:	b2e4      	uxtb	r4, r4
 801ae4e:	4020      	ands	r0, r4
 801ae50:	bd70      	pop	{r4, r5, r6, pc}
 801ae52:	bf00      	nop

0801ae54 <uxr_serialize_WRITE_DATA_Payload_Data>:
 801ae54:	b570      	push	{r4, r5, r6, lr}
 801ae56:	2202      	movs	r2, #2
 801ae58:	4605      	mov	r5, r0
 801ae5a:	460e      	mov	r6, r1
 801ae5c:	f7fc faa4 	bl	80173a8 <ucdr_serialize_array_uint8_t>
 801ae60:	2202      	movs	r2, #2
 801ae62:	4604      	mov	r4, r0
 801ae64:	4628      	mov	r0, r5
 801ae66:	18b1      	adds	r1, r6, r2
 801ae68:	f7fc fa9e 	bl	80173a8 <ucdr_serialize_array_uint8_t>
 801ae6c:	4020      	ands	r0, r4
 801ae6e:	b2c0      	uxtb	r0, r0
 801ae70:	bd70      	pop	{r4, r5, r6, pc}
 801ae72:	bf00      	nop

0801ae74 <uxr_serialize_ACKNACK_Payload>:
 801ae74:	b570      	push	{r4, r5, r6, lr}
 801ae76:	460c      	mov	r4, r1
 801ae78:	4605      	mov	r5, r0
 801ae7a:	460e      	mov	r6, r1
 801ae7c:	f834 1b02 	ldrh.w	r1, [r4], #2
 801ae80:	f7f6 fdf2 	bl	8011a68 <ucdr_serialize_uint16_t>
 801ae84:	2202      	movs	r2, #2
 801ae86:	4621      	mov	r1, r4
 801ae88:	4604      	mov	r4, r0
 801ae8a:	4628      	mov	r0, r5
 801ae8c:	f7fc fa8c 	bl	80173a8 <ucdr_serialize_array_uint8_t>
 801ae90:	4603      	mov	r3, r0
 801ae92:	7931      	ldrb	r1, [r6, #4]
 801ae94:	4628      	mov	r0, r5
 801ae96:	401c      	ands	r4, r3
 801ae98:	f7f6 fdba 	bl	8011a10 <ucdr_serialize_uint8_t>
 801ae9c:	b2e4      	uxtb	r4, r4
 801ae9e:	4020      	ands	r0, r4
 801aea0:	bd70      	pop	{r4, r5, r6, pc}
 801aea2:	bf00      	nop

0801aea4 <uxr_deserialize_ACKNACK_Payload>:
 801aea4:	b570      	push	{r4, r5, r6, lr}
 801aea6:	460e      	mov	r6, r1
 801aea8:	4605      	mov	r5, r0
 801aeaa:	f7f6 fedd 	bl	8011c68 <ucdr_deserialize_uint16_t>
 801aeae:	2202      	movs	r2, #2
 801aeb0:	4604      	mov	r4, r0
 801aeb2:	4628      	mov	r0, r5
 801aeb4:	18b1      	adds	r1, r6, r2
 801aeb6:	f7fc fadb 	bl	8017470 <ucdr_deserialize_array_uint8_t>
 801aeba:	4603      	mov	r3, r0
 801aebc:	1d31      	adds	r1, r6, #4
 801aebe:	4628      	mov	r0, r5
 801aec0:	401c      	ands	r4, r3
 801aec2:	f7f6 fdbb 	bl	8011a3c <ucdr_deserialize_uint8_t>
 801aec6:	b2e4      	uxtb	r4, r4
 801aec8:	4020      	ands	r0, r4
 801aeca:	bd70      	pop	{r4, r5, r6, pc}

0801aecc <uxr_serialize_HEARTBEAT_Payload>:
 801aecc:	b570      	push	{r4, r5, r6, lr}
 801aece:	460d      	mov	r5, r1
 801aed0:	4606      	mov	r6, r0
 801aed2:	8809      	ldrh	r1, [r1, #0]
 801aed4:	f7f6 fdc8 	bl	8011a68 <ucdr_serialize_uint16_t>
 801aed8:	8869      	ldrh	r1, [r5, #2]
 801aeda:	4604      	mov	r4, r0
 801aedc:	4630      	mov	r0, r6
 801aede:	f7f6 fdc3 	bl	8011a68 <ucdr_serialize_uint16_t>
 801aee2:	4603      	mov	r3, r0
 801aee4:	7929      	ldrb	r1, [r5, #4]
 801aee6:	4630      	mov	r0, r6
 801aee8:	401c      	ands	r4, r3
 801aeea:	f7f6 fd91 	bl	8011a10 <ucdr_serialize_uint8_t>
 801aeee:	b2e4      	uxtb	r4, r4
 801aef0:	4020      	ands	r0, r4
 801aef2:	bd70      	pop	{r4, r5, r6, pc}

0801aef4 <uxr_deserialize_HEARTBEAT_Payload>:
 801aef4:	b570      	push	{r4, r5, r6, lr}
 801aef6:	460e      	mov	r6, r1
 801aef8:	4605      	mov	r5, r0
 801aefa:	f7f6 feb5 	bl	8011c68 <ucdr_deserialize_uint16_t>
 801aefe:	4604      	mov	r4, r0
 801af00:	1cb1      	adds	r1, r6, #2
 801af02:	4628      	mov	r0, r5
 801af04:	f7f6 feb0 	bl	8011c68 <ucdr_deserialize_uint16_t>
 801af08:	4603      	mov	r3, r0
 801af0a:	1d31      	adds	r1, r6, #4
 801af0c:	4628      	mov	r0, r5
 801af0e:	401c      	ands	r4, r3
 801af10:	f7f6 fd94 	bl	8011a3c <ucdr_deserialize_uint8_t>
 801af14:	b2e4      	uxtb	r4, r4
 801af16:	4020      	ands	r0, r4
 801af18:	bd70      	pop	{r4, r5, r6, pc}
 801af1a:	bf00      	nop

0801af1c <uxr_deserialize_TIMESTAMP_REPLY_Payload>:
 801af1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801af20:	460e      	mov	r6, r1
 801af22:	4605      	mov	r5, r0
 801af24:	f7f7 fc3c 	bl	80127a0 <ucdr_deserialize_int32_t>
 801af28:	4607      	mov	r7, r0
 801af2a:	1d31      	adds	r1, r6, #4
 801af2c:	4628      	mov	r0, r5
 801af2e:	f7f7 f8b5 	bl	801209c <ucdr_deserialize_uint32_t>
 801af32:	4680      	mov	r8, r0
 801af34:	f106 0108 	add.w	r1, r6, #8
 801af38:	4628      	mov	r0, r5
 801af3a:	f7f7 fc31 	bl	80127a0 <ucdr_deserialize_int32_t>
 801af3e:	ea07 0708 	and.w	r7, r7, r8
 801af42:	4604      	mov	r4, r0
 801af44:	f106 010c 	add.w	r1, r6, #12
 801af48:	4628      	mov	r0, r5
 801af4a:	403c      	ands	r4, r7
 801af4c:	f7f7 f8a6 	bl	801209c <ucdr_deserialize_uint32_t>
 801af50:	f106 0110 	add.w	r1, r6, #16
 801af54:	4004      	ands	r4, r0
 801af56:	4628      	mov	r0, r5
 801af58:	f7f7 fc22 	bl	80127a0 <ucdr_deserialize_int32_t>
 801af5c:	4603      	mov	r3, r0
 801af5e:	b2e4      	uxtb	r4, r4
 801af60:	4628      	mov	r0, r5
 801af62:	461d      	mov	r5, r3
 801af64:	f106 0114 	add.w	r1, r6, #20
 801af68:	f7f7 f898 	bl	801209c <ucdr_deserialize_uint32_t>
 801af6c:	402c      	ands	r4, r5
 801af6e:	4020      	ands	r0, r4
 801af70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801af74 <uxr_serialize_SampleIdentity>:
 801af74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801af78:	4604      	mov	r4, r0
 801af7a:	460d      	mov	r5, r1
 801af7c:	220c      	movs	r2, #12
 801af7e:	f7fc fa13 	bl	80173a8 <ucdr_serialize_array_uint8_t>
 801af82:	2203      	movs	r2, #3
 801af84:	f105 010c 	add.w	r1, r5, #12
 801af88:	4607      	mov	r7, r0
 801af8a:	4620      	mov	r0, r4
 801af8c:	f7fc fa0c 	bl	80173a8 <ucdr_serialize_array_uint8_t>
 801af90:	7be9      	ldrb	r1, [r5, #15]
 801af92:	4680      	mov	r8, r0
 801af94:	4620      	mov	r0, r4
 801af96:	f7f6 fd3b 	bl	8011a10 <ucdr_serialize_uint8_t>
 801af9a:	6929      	ldr	r1, [r5, #16]
 801af9c:	4606      	mov	r6, r0
 801af9e:	4620      	mov	r0, r4
 801afa0:	f7f7 fb66 	bl	8012670 <ucdr_serialize_int32_t>
 801afa4:	ea07 0708 	and.w	r7, r7, r8
 801afa8:	4603      	mov	r3, r0
 801afaa:	4620      	mov	r0, r4
 801afac:	403e      	ands	r6, r7
 801afae:	6969      	ldr	r1, [r5, #20]
 801afb0:	461c      	mov	r4, r3
 801afb2:	f7f6 ff43 	bl	8011e3c <ucdr_serialize_uint32_t>
 801afb6:	4034      	ands	r4, r6
 801afb8:	4020      	ands	r0, r4
 801afba:	b2c0      	uxtb	r0, r0
 801afbc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801afc0 <uxr_deserialize_SampleIdentity>:
 801afc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801afc4:	4604      	mov	r4, r0
 801afc6:	460d      	mov	r5, r1
 801afc8:	220c      	movs	r2, #12
 801afca:	f7fc fa51 	bl	8017470 <ucdr_deserialize_array_uint8_t>
 801afce:	2203      	movs	r2, #3
 801afd0:	f105 010c 	add.w	r1, r5, #12
 801afd4:	4607      	mov	r7, r0
 801afd6:	4620      	mov	r0, r4
 801afd8:	f7fc fa4a 	bl	8017470 <ucdr_deserialize_array_uint8_t>
 801afdc:	f105 010f 	add.w	r1, r5, #15
 801afe0:	4680      	mov	r8, r0
 801afe2:	4620      	mov	r0, r4
 801afe4:	f7f6 fd2a 	bl	8011a3c <ucdr_deserialize_uint8_t>
 801afe8:	f105 0110 	add.w	r1, r5, #16
 801afec:	4606      	mov	r6, r0
 801afee:	4620      	mov	r0, r4
 801aff0:	f7f7 fbd6 	bl	80127a0 <ucdr_deserialize_int32_t>
 801aff4:	ea07 0708 	and.w	r7, r7, r8
 801aff8:	4603      	mov	r3, r0
 801affa:	4620      	mov	r0, r4
 801affc:	403e      	ands	r6, r7
 801affe:	f105 0114 	add.w	r1, r5, #20
 801b002:	461c      	mov	r4, r3
 801b004:	f7f7 f84a 	bl	801209c <ucdr_deserialize_uint32_t>
 801b008:	4034      	ands	r4, r6
 801b00a:	4020      	ands	r0, r4
 801b00c:	b2c0      	uxtb	r0, r0
 801b00e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b012:	bf00      	nop

0801b014 <rcl_client_get_rmw_handle>:
 801b014:	b118      	cbz	r0, 801b01e <rcl_client_get_rmw_handle+0xa>
 801b016:	6800      	ldr	r0, [r0, #0]
 801b018:	b108      	cbz	r0, 801b01e <rcl_client_get_rmw_handle+0xa>
 801b01a:	f8d0 0108 	ldr.w	r0, [r0, #264]	; 0x108
 801b01e:	4770      	bx	lr

0801b020 <rcl_send_request>:
 801b020:	b570      	push	{r4, r5, r6, lr}
 801b022:	b082      	sub	sp, #8
 801b024:	b1f8      	cbz	r0, 801b066 <rcl_send_request+0x46>
 801b026:	4604      	mov	r4, r0
 801b028:	6800      	ldr	r0, [r0, #0]
 801b02a:	b1e0      	cbz	r0, 801b066 <rcl_send_request+0x46>
 801b02c:	f8d0 3108 	ldr.w	r3, [r0, #264]	; 0x108
 801b030:	b1cb      	cbz	r3, 801b066 <rcl_send_request+0x46>
 801b032:	460e      	mov	r6, r1
 801b034:	b1e1      	cbz	r1, 801b070 <rcl_send_request+0x50>
 801b036:	4615      	mov	r5, r2
 801b038:	b1d2      	cbz	r2, 801b070 <rcl_send_request+0x50>
 801b03a:	2105      	movs	r1, #5
 801b03c:	f500 7088 	add.w	r0, r0, #272	; 0x110
 801b040:	f002 fa2e 	bl	801d4a0 <__atomic_load_8>
 801b044:	4602      	mov	r2, r0
 801b046:	460b      	mov	r3, r1
 801b048:	4631      	mov	r1, r6
 801b04a:	e9c5 2300 	strd	r2, r3, [r5]
 801b04e:	6823      	ldr	r3, [r4, #0]
 801b050:	462a      	mov	r2, r5
 801b052:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
 801b056:	f7fa fefb 	bl	8015e50 <rmw_send_request>
 801b05a:	4606      	mov	r6, r0
 801b05c:	b160      	cbz	r0, 801b078 <rcl_send_request+0x58>
 801b05e:	2601      	movs	r6, #1
 801b060:	4630      	mov	r0, r6
 801b062:	b002      	add	sp, #8
 801b064:	bd70      	pop	{r4, r5, r6, pc}
 801b066:	f44f 76fa 	mov.w	r6, #500	; 0x1f4
 801b06a:	4630      	mov	r0, r6
 801b06c:	b002      	add	sp, #8
 801b06e:	bd70      	pop	{r4, r5, r6, pc}
 801b070:	260b      	movs	r6, #11
 801b072:	4630      	mov	r0, r6
 801b074:	b002      	add	sp, #8
 801b076:	bd70      	pop	{r4, r5, r6, pc}
 801b078:	6820      	ldr	r0, [r4, #0]
 801b07a:	2105      	movs	r1, #5
 801b07c:	e9d5 2300 	ldrd	r2, r3, [r5]
 801b080:	f500 7088 	add.w	r0, r0, #272	; 0x110
 801b084:	9100      	str	r1, [sp, #0]
 801b086:	f002 fa77 	bl	801d578 <__atomic_exchange_8>
 801b08a:	4630      	mov	r0, r6
 801b08c:	b002      	add	sp, #8
 801b08e:	bd70      	pop	{r4, r5, r6, pc}

0801b090 <rcl_take_response>:
 801b090:	b570      	push	{r4, r5, r6, lr}
 801b092:	468e      	mov	lr, r1
 801b094:	b08c      	sub	sp, #48	; 0x30
 801b096:	460c      	mov	r4, r1
 801b098:	4616      	mov	r6, r2
 801b09a:	f10d 0c18 	add.w	ip, sp, #24
 801b09e:	4605      	mov	r5, r0
 801b0a0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801b0a4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801b0a8:	e89e 0003 	ldmia.w	lr, {r0, r1}
 801b0ac:	e88c 0003 	stmia.w	ip, {r0, r1}
 801b0b0:	b35d      	cbz	r5, 801b10a <rcl_take_response+0x7a>
 801b0b2:	682b      	ldr	r3, [r5, #0]
 801b0b4:	b34b      	cbz	r3, 801b10a <rcl_take_response+0x7a>
 801b0b6:	f8d3 0108 	ldr.w	r0, [r3, #264]	; 0x108
 801b0ba:	b330      	cbz	r0, 801b10a <rcl_take_response+0x7a>
 801b0bc:	b346      	cbz	r6, 801b110 <rcl_take_response+0x80>
 801b0be:	2300      	movs	r3, #0
 801b0c0:	4632      	mov	r2, r6
 801b0c2:	a902      	add	r1, sp, #8
 801b0c4:	f88d 3007 	strb.w	r3, [sp, #7]
 801b0c8:	f10d 0307 	add.w	r3, sp, #7
 801b0cc:	ed9f 7b12 	vldr	d7, [pc, #72]	; 801b118 <rcl_take_response+0x88>
 801b0d0:	ed8d 7b02 	vstr	d7, [sp, #8]
 801b0d4:	ed8d 7b04 	vstr	d7, [sp, #16]
 801b0d8:	f7fa ffc2 	bl	8016060 <rmw_take_response>
 801b0dc:	4605      	mov	r5, r0
 801b0de:	b9c8      	cbnz	r0, 801b114 <rcl_take_response+0x84>
 801b0e0:	f89d 2007 	ldrb.w	r2, [sp, #7]
 801b0e4:	f240 13f5 	movw	r3, #501	; 0x1f5
 801b0e8:	2a00      	cmp	r2, #0
 801b0ea:	bf08      	it	eq
 801b0ec:	461d      	moveq	r5, r3
 801b0ee:	f10d 0e18 	add.w	lr, sp, #24
 801b0f2:	46a4      	mov	ip, r4
 801b0f4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801b0f8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801b0fc:	e89e 0003 	ldmia.w	lr, {r0, r1}
 801b100:	e88c 0003 	stmia.w	ip, {r0, r1}
 801b104:	4628      	mov	r0, r5
 801b106:	b00c      	add	sp, #48	; 0x30
 801b108:	bd70      	pop	{r4, r5, r6, pc}
 801b10a:	f44f 75fa 	mov.w	r5, #500	; 0x1f4
 801b10e:	e7ee      	b.n	801b0ee <rcl_take_response+0x5e>
 801b110:	250b      	movs	r5, #11
 801b112:	e7ec      	b.n	801b0ee <rcl_take_response+0x5e>
 801b114:	2501      	movs	r5, #1
 801b116:	e7ea      	b.n	801b0ee <rcl_take_response+0x5e>
	...

0801b120 <rcl_client_is_valid>:
 801b120:	b130      	cbz	r0, 801b130 <rcl_client_is_valid+0x10>
 801b122:	6800      	ldr	r0, [r0, #0]
 801b124:	b120      	cbz	r0, 801b130 <rcl_client_is_valid+0x10>
 801b126:	f8d0 0108 	ldr.w	r0, [r0, #264]	; 0x108
 801b12a:	3800      	subs	r0, #0
 801b12c:	bf18      	it	ne
 801b12e:	2001      	movne	r0, #1
 801b130:	4770      	bx	lr
 801b132:	bf00      	nop

0801b134 <rcl_convert_rmw_ret_to_rcl_ret>:
 801b134:	280b      	cmp	r0, #11
 801b136:	dc0d      	bgt.n	801b154 <rcl_convert_rmw_ret_to_rcl_ret+0x20>
 801b138:	2800      	cmp	r0, #0
 801b13a:	db09      	blt.n	801b150 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 801b13c:	280b      	cmp	r0, #11
 801b13e:	d807      	bhi.n	801b150 <rcl_convert_rmw_ret_to_rcl_ret+0x1c>
 801b140:	e8df f000 	tbb	[pc, r0]
 801b144:	07060607 	.word	0x07060607
 801b148:	06060606 	.word	0x06060606
 801b14c:	07070606 	.word	0x07070606
 801b150:	2001      	movs	r0, #1
 801b152:	4770      	bx	lr
 801b154:	28cb      	cmp	r0, #203	; 0xcb
 801b156:	bf18      	it	ne
 801b158:	2001      	movne	r0, #1
 801b15a:	4770      	bx	lr

0801b15c <rcl_get_zero_initialized_context>:
 801b15c:	4a03      	ldr	r2, [pc, #12]	; (801b16c <rcl_get_zero_initialized_context+0x10>)
 801b15e:	4603      	mov	r3, r0
 801b160:	e892 0003 	ldmia.w	r2, {r0, r1}
 801b164:	e883 0003 	stmia.w	r3, {r0, r1}
 801b168:	4618      	mov	r0, r3
 801b16a:	4770      	bx	lr
 801b16c:	08025624 	.word	0x08025624

0801b170 <rcl_context_is_valid>:
 801b170:	b118      	cbz	r0, 801b17a <rcl_context_is_valid+0xa>
 801b172:	6840      	ldr	r0, [r0, #4]
 801b174:	3800      	subs	r0, #0
 801b176:	bf18      	it	ne
 801b178:	2001      	movne	r0, #1
 801b17a:	4770      	bx	lr

0801b17c <__cleanup_context>:
 801b17c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801b180:	4606      	mov	r6, r0
 801b182:	2300      	movs	r3, #0
 801b184:	6800      	ldr	r0, [r0, #0]
 801b186:	6073      	str	r3, [r6, #4]
 801b188:	2800      	cmp	r0, #0
 801b18a:	d049      	beq.n	801b220 <__cleanup_context+0xa4>
 801b18c:	6947      	ldr	r7, [r0, #20]
 801b18e:	f8d0 8004 	ldr.w	r8, [r0, #4]
 801b192:	f8d0 9010 	ldr.w	r9, [r0, #16]
 801b196:	b137      	cbz	r7, 801b1a6 <__cleanup_context+0x2a>
 801b198:	3014      	adds	r0, #20
 801b19a:	f7f8 f845 	bl	8013228 <rcl_init_options_fini>
 801b19e:	4607      	mov	r7, r0
 801b1a0:	2800      	cmp	r0, #0
 801b1a2:	d144      	bne.n	801b22e <__cleanup_context+0xb2>
 801b1a4:	6830      	ldr	r0, [r6, #0]
 801b1a6:	6b03      	ldr	r3, [r0, #48]	; 0x30
 801b1a8:	b143      	cbz	r3, 801b1bc <__cleanup_context+0x40>
 801b1aa:	3028      	adds	r0, #40	; 0x28
 801b1ac:	f7fa fb58 	bl	8015860 <rmw_context_fini>
 801b1b0:	b118      	cbz	r0, 801b1ba <__cleanup_context+0x3e>
 801b1b2:	2f00      	cmp	r7, #0
 801b1b4:	d03e      	beq.n	801b234 <__cleanup_context+0xb8>
 801b1b6:	f7f9 fe17 	bl	8014de8 <rcutils_reset_error>
 801b1ba:	6830      	ldr	r0, [r6, #0]
 801b1bc:	6a03      	ldr	r3, [r0, #32]
 801b1be:	b1db      	cbz	r3, 801b1f8 <__cleanup_context+0x7c>
 801b1c0:	e9d0 2c06 	ldrd	r2, ip, [r0, #24]
 801b1c4:	2a01      	cmp	r2, #1
 801b1c6:	f17c 0100 	sbcs.w	r1, ip, #0
 801b1ca:	db11      	blt.n	801b1f0 <__cleanup_context+0x74>
 801b1cc:	2400      	movs	r4, #0
 801b1ce:	4625      	mov	r5, r4
 801b1d0:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801b1d4:	4649      	mov	r1, r9
 801b1d6:	b1b8      	cbz	r0, 801b208 <__cleanup_context+0x8c>
 801b1d8:	47c0      	blx	r8
 801b1da:	6833      	ldr	r3, [r6, #0]
 801b1dc:	3401      	adds	r4, #1
 801b1de:	e9d3 2c06 	ldrd	r2, ip, [r3, #24]
 801b1e2:	f145 0500 	adc.w	r5, r5, #0
 801b1e6:	6a1b      	ldr	r3, [r3, #32]
 801b1e8:	4294      	cmp	r4, r2
 801b1ea:	eb75 010c 	sbcs.w	r1, r5, ip
 801b1ee:	dbef      	blt.n	801b1d0 <__cleanup_context+0x54>
 801b1f0:	4618      	mov	r0, r3
 801b1f2:	4649      	mov	r1, r9
 801b1f4:	47c0      	blx	r8
 801b1f6:	6830      	ldr	r0, [r6, #0]
 801b1f8:	4649      	mov	r1, r9
 801b1fa:	47c0      	blx	r8
 801b1fc:	2300      	movs	r3, #0
 801b1fe:	4638      	mov	r0, r7
 801b200:	e9c6 3300 	strd	r3, r3, [r6]
 801b204:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b208:	3401      	adds	r4, #1
 801b20a:	f145 0500 	adc.w	r5, r5, #0
 801b20e:	4294      	cmp	r4, r2
 801b210:	eb75 010c 	sbcs.w	r1, r5, ip
 801b214:	dbdc      	blt.n	801b1d0 <__cleanup_context+0x54>
 801b216:	4618      	mov	r0, r3
 801b218:	4649      	mov	r1, r9
 801b21a:	47c0      	blx	r8
 801b21c:	6830      	ldr	r0, [r6, #0]
 801b21e:	e7eb      	b.n	801b1f8 <__cleanup_context+0x7c>
 801b220:	4607      	mov	r7, r0
 801b222:	2300      	movs	r3, #0
 801b224:	4638      	mov	r0, r7
 801b226:	e9c6 3300 	strd	r3, r3, [r6]
 801b22a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801b22e:	f7f9 fddb 	bl	8014de8 <rcutils_reset_error>
 801b232:	e7b7      	b.n	801b1a4 <__cleanup_context+0x28>
 801b234:	f7ff ff7e 	bl	801b134 <rcl_convert_rmw_ret_to_rcl_ret>
 801b238:	4607      	mov	r7, r0
 801b23a:	e7bc      	b.n	801b1b6 <__cleanup_context+0x3a>

0801b23c <rcl_get_zero_initialized_guard_condition>:
 801b23c:	4a03      	ldr	r2, [pc, #12]	; (801b24c <rcl_get_zero_initialized_guard_condition+0x10>)
 801b23e:	4603      	mov	r3, r0
 801b240:	e892 0003 	ldmia.w	r2, {r0, r1}
 801b244:	e883 0003 	stmia.w	r3, {r0, r1}
 801b248:	4618      	mov	r0, r3
 801b24a:	4770      	bx	lr
 801b24c:	0802562c 	.word	0x0802562c

0801b250 <rcl_guard_condition_init_from_rmw>:
 801b250:	b082      	sub	sp, #8
 801b252:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b256:	b086      	sub	sp, #24
 801b258:	4604      	mov	r4, r0
 801b25a:	460e      	mov	r6, r1
 801b25c:	4615      	mov	r5, r2
 801b25e:	f10d 0c30 	add.w	ip, sp, #48	; 0x30
 801b262:	f10d 0e04 	add.w	lr, sp, #4
 801b266:	f84c 3f04 	str.w	r3, [ip, #4]!
 801b26a:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 801b26e:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801b272:	f8dc 3000 	ldr.w	r3, [ip]
 801b276:	a801      	add	r0, sp, #4
 801b278:	f8ce 3000 	str.w	r3, [lr]
 801b27c:	f7f9 fd76 	bl	8014d6c <rcutils_allocator_is_valid>
 801b280:	f080 0301 	eor.w	r3, r0, #1
 801b284:	b2db      	uxtb	r3, r3
 801b286:	bb3b      	cbnz	r3, 801b2d8 <rcl_guard_condition_init_from_rmw+0x88>
 801b288:	b334      	cbz	r4, 801b2d8 <rcl_guard_condition_init_from_rmw+0x88>
 801b28a:	f8d4 8004 	ldr.w	r8, [r4, #4]
 801b28e:	f1b8 0f00 	cmp.w	r8, #0
 801b292:	d11a      	bne.n	801b2ca <rcl_guard_condition_init_from_rmw+0x7a>
 801b294:	b305      	cbz	r5, 801b2d8 <rcl_guard_condition_init_from_rmw+0x88>
 801b296:	4628      	mov	r0, r5
 801b298:	f7ff ff6a 	bl	801b170 <rcl_context_is_valid>
 801b29c:	b1f0      	cbz	r0, 801b2dc <rcl_guard_condition_init_from_rmw+0x8c>
 801b29e:	9b01      	ldr	r3, [sp, #4]
 801b2a0:	201c      	movs	r0, #28
 801b2a2:	9905      	ldr	r1, [sp, #20]
 801b2a4:	4798      	blx	r3
 801b2a6:	4607      	mov	r7, r0
 801b2a8:	6060      	str	r0, [r4, #4]
 801b2aa:	b320      	cbz	r0, 801b2f6 <rcl_guard_condition_init_from_rmw+0xa6>
 801b2ac:	b1c6      	cbz	r6, 801b2e0 <rcl_guard_condition_init_from_rmw+0x90>
 801b2ae:	6006      	str	r6, [r0, #0]
 801b2b0:	f880 8004 	strb.w	r8, [r0, #4]
 801b2b4:	ac01      	add	r4, sp, #4
 801b2b6:	f107 0c08 	add.w	ip, r7, #8
 801b2ba:	2500      	movs	r5, #0
 801b2bc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801b2be:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801b2c2:	6823      	ldr	r3, [r4, #0]
 801b2c4:	f8cc 3000 	str.w	r3, [ip]
 801b2c8:	e000      	b.n	801b2cc <rcl_guard_condition_init_from_rmw+0x7c>
 801b2ca:	2564      	movs	r5, #100	; 0x64
 801b2cc:	4628      	mov	r0, r5
 801b2ce:	b006      	add	sp, #24
 801b2d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801b2d4:	b002      	add	sp, #8
 801b2d6:	4770      	bx	lr
 801b2d8:	250b      	movs	r5, #11
 801b2da:	e7f7      	b.n	801b2cc <rcl_guard_condition_init_from_rmw+0x7c>
 801b2dc:	2565      	movs	r5, #101	; 0x65
 801b2de:	e7f5      	b.n	801b2cc <rcl_guard_condition_init_from_rmw+0x7c>
 801b2e0:	6828      	ldr	r0, [r5, #0]
 801b2e2:	3028      	adds	r0, #40	; 0x28
 801b2e4:	f002 fd56 	bl	801dd94 <rmw_create_guard_condition>
 801b2e8:	6038      	str	r0, [r7, #0]
 801b2ea:	6867      	ldr	r7, [r4, #4]
 801b2ec:	683e      	ldr	r6, [r7, #0]
 801b2ee:	b126      	cbz	r6, 801b2fa <rcl_guard_condition_init_from_rmw+0xaa>
 801b2f0:	2301      	movs	r3, #1
 801b2f2:	713b      	strb	r3, [r7, #4]
 801b2f4:	e7de      	b.n	801b2b4 <rcl_guard_condition_init_from_rmw+0x64>
 801b2f6:	250a      	movs	r5, #10
 801b2f8:	e7e8      	b.n	801b2cc <rcl_guard_condition_init_from_rmw+0x7c>
 801b2fa:	9b02      	ldr	r3, [sp, #8]
 801b2fc:	4638      	mov	r0, r7
 801b2fe:	9905      	ldr	r1, [sp, #20]
 801b300:	2501      	movs	r5, #1
 801b302:	4798      	blx	r3
 801b304:	6066      	str	r6, [r4, #4]
 801b306:	e7e1      	b.n	801b2cc <rcl_guard_condition_init_from_rmw+0x7c>

0801b308 <rcl_guard_condition_fini>:
 801b308:	b570      	push	{r4, r5, r6, lr}
 801b30a:	b082      	sub	sp, #8
 801b30c:	b1f0      	cbz	r0, 801b34c <rcl_guard_condition_fini+0x44>
 801b30e:	6843      	ldr	r3, [r0, #4]
 801b310:	4604      	mov	r4, r0
 801b312:	b163      	cbz	r3, 801b32e <rcl_guard_condition_fini+0x26>
 801b314:	6818      	ldr	r0, [r3, #0]
 801b316:	68de      	ldr	r6, [r3, #12]
 801b318:	6999      	ldr	r1, [r3, #24]
 801b31a:	b160      	cbz	r0, 801b336 <rcl_guard_condition_fini+0x2e>
 801b31c:	791d      	ldrb	r5, [r3, #4]
 801b31e:	b965      	cbnz	r5, 801b33a <rcl_guard_condition_fini+0x32>
 801b320:	4618      	mov	r0, r3
 801b322:	47b0      	blx	r6
 801b324:	2300      	movs	r3, #0
 801b326:	4628      	mov	r0, r5
 801b328:	6063      	str	r3, [r4, #4]
 801b32a:	b002      	add	sp, #8
 801b32c:	bd70      	pop	{r4, r5, r6, pc}
 801b32e:	461d      	mov	r5, r3
 801b330:	4628      	mov	r0, r5
 801b332:	b002      	add	sp, #8
 801b334:	bd70      	pop	{r4, r5, r6, pc}
 801b336:	4605      	mov	r5, r0
 801b338:	e7f2      	b.n	801b320 <rcl_guard_condition_fini+0x18>
 801b33a:	9101      	str	r1, [sp, #4]
 801b33c:	f002 fd40 	bl	801ddc0 <rmw_destroy_guard_condition>
 801b340:	1e05      	subs	r5, r0, #0
 801b342:	6863      	ldr	r3, [r4, #4]
 801b344:	9901      	ldr	r1, [sp, #4]
 801b346:	bf18      	it	ne
 801b348:	2501      	movne	r5, #1
 801b34a:	e7e9      	b.n	801b320 <rcl_guard_condition_fini+0x18>
 801b34c:	250b      	movs	r5, #11
 801b34e:	4628      	mov	r0, r5
 801b350:	b002      	add	sp, #8
 801b352:	bd70      	pop	{r4, r5, r6, pc}

0801b354 <rcl_guard_condition_get_default_options>:
 801b354:	b5f0      	push	{r4, r5, r6, r7, lr}
 801b356:	b087      	sub	sp, #28
 801b358:	4606      	mov	r6, r0
 801b35a:	4c0b      	ldr	r4, [pc, #44]	; (801b388 <rcl_guard_condition_get_default_options+0x34>)
 801b35c:	4668      	mov	r0, sp
 801b35e:	f7f9 fcf7 	bl	8014d50 <rcutils_get_default_allocator>
 801b362:	46ee      	mov	lr, sp
 801b364:	46a4      	mov	ip, r4
 801b366:	4625      	mov	r5, r4
 801b368:	4634      	mov	r4, r6
 801b36a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801b36e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801b372:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801b374:	f8de 7000 	ldr.w	r7, [lr]
 801b378:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 801b37a:	4630      	mov	r0, r6
 801b37c:	f8cc 7000 	str.w	r7, [ip]
 801b380:	6027      	str	r7, [r4, #0]
 801b382:	b007      	add	sp, #28
 801b384:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801b386:	bf00      	nop
 801b388:	20016ef0 	.word	0x20016ef0

0801b38c <rcl_guard_condition_get_rmw_handle>:
 801b38c:	b110      	cbz	r0, 801b394 <rcl_guard_condition_get_rmw_handle+0x8>
 801b38e:	6840      	ldr	r0, [r0, #4]
 801b390:	b100      	cbz	r0, 801b394 <rcl_guard_condition_get_rmw_handle+0x8>
 801b392:	6800      	ldr	r0, [r0, #0]
 801b394:	4770      	bx	lr
 801b396:	bf00      	nop

0801b398 <rcl_init>:
 801b398:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b39c:	1e05      	subs	r5, r0, #0
 801b39e:	b09e      	sub	sp, #120	; 0x78
 801b3a0:	460e      	mov	r6, r1
 801b3a2:	4690      	mov	r8, r2
 801b3a4:	461f      	mov	r7, r3
 801b3a6:	f340 809f 	ble.w	801b4e8 <rcl_init+0x150>
 801b3aa:	2900      	cmp	r1, #0
 801b3ac:	f000 809f 	beq.w	801b4ee <rcl_init+0x156>
 801b3b0:	f1a1 0e04 	sub.w	lr, r1, #4
 801b3b4:	f04f 0c00 	mov.w	ip, #0
 801b3b8:	f85e 4f04 	ldr.w	r4, [lr, #4]!
 801b3bc:	f10c 0c01 	add.w	ip, ip, #1
 801b3c0:	2c00      	cmp	r4, #0
 801b3c2:	f000 8094 	beq.w	801b4ee <rcl_init+0x156>
 801b3c6:	4565      	cmp	r5, ip
 801b3c8:	d1f6      	bne.n	801b3b8 <rcl_init+0x20>
 801b3ca:	f1b8 0f00 	cmp.w	r8, #0
 801b3ce:	f000 808e 	beq.w	801b4ee <rcl_init+0x156>
 801b3d2:	f8d8 4000 	ldr.w	r4, [r8]
 801b3d6:	2c00      	cmp	r4, #0
 801b3d8:	f000 8089 	beq.w	801b4ee <rcl_init+0x156>
 801b3dc:	f10d 0c64 	add.w	ip, sp, #100	; 0x64
 801b3e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801b3e2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801b3e6:	6823      	ldr	r3, [r4, #0]
 801b3e8:	a819      	add	r0, sp, #100	; 0x64
 801b3ea:	f8cc 3000 	str.w	r3, [ip]
 801b3ee:	f7f9 fcbd 	bl	8014d6c <rcutils_allocator_is_valid>
 801b3f2:	f080 0001 	eor.w	r0, r0, #1
 801b3f6:	b2c0      	uxtb	r0, r0
 801b3f8:	2800      	cmp	r0, #0
 801b3fa:	d178      	bne.n	801b4ee <rcl_init+0x156>
 801b3fc:	2f00      	cmp	r7, #0
 801b3fe:	d076      	beq.n	801b4ee <rcl_init+0x156>
 801b400:	683b      	ldr	r3, [r7, #0]
 801b402:	2b00      	cmp	r3, #0
 801b404:	d178      	bne.n	801b4f8 <rcl_init+0x160>
 801b406:	2178      	movs	r1, #120	; 0x78
 801b408:	2001      	movs	r0, #1
 801b40a:	e9dd 321c 	ldrd	r3, r2, [sp, #112]	; 0x70
 801b40e:	4798      	blx	r3
 801b410:	4604      	mov	r4, r0
 801b412:	6038      	str	r0, [r7, #0]
 801b414:	2800      	cmp	r0, #0
 801b416:	f000 80b6 	beq.w	801b586 <rcl_init+0x1ee>
 801b41a:	a802      	add	r0, sp, #8
 801b41c:	f002 fa4c 	bl	801d8b8 <rmw_get_zero_initialized_context>
 801b420:	a902      	add	r1, sp, #8
 801b422:	f104 0028 	add.w	r0, r4, #40	; 0x28
 801b426:	2250      	movs	r2, #80	; 0x50
 801b428:	f005 fc01 	bl	8020c2e <memcpy>
 801b42c:	ac19      	add	r4, sp, #100	; 0x64
 801b42e:	f8d7 e000 	ldr.w	lr, [r7]
 801b432:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801b434:	46f4      	mov	ip, lr
 801b436:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801b43a:	6823      	ldr	r3, [r4, #0]
 801b43c:	f10e 0114 	add.w	r1, lr, #20
 801b440:	4640      	mov	r0, r8
 801b442:	f8cc 3000 	str.w	r3, [ip]
 801b446:	f7f7 ff19 	bl	801327c <rcl_init_options_copy>
 801b44a:	4604      	mov	r4, r0
 801b44c:	2800      	cmp	r0, #0
 801b44e:	d144      	bne.n	801b4da <rcl_init+0x142>
 801b450:	f8d7 9000 	ldr.w	r9, [r7]
 801b454:	ea4f 78e5 	mov.w	r8, r5, asr #31
 801b458:	f8c9 0020 	str.w	r0, [r9, #32]
 801b45c:	f8c9 5018 	str.w	r5, [r9, #24]
 801b460:	f8c9 801c 	str.w	r8, [r9, #28]
 801b464:	2d00      	cmp	r5, #0
 801b466:	d04e      	beq.n	801b506 <rcl_init+0x16e>
 801b468:	2e00      	cmp	r6, #0
 801b46a:	d04c      	beq.n	801b506 <rcl_init+0x16e>
 801b46c:	2104      	movs	r1, #4
 801b46e:	4628      	mov	r0, r5
 801b470:	e9dd 321c 	ldrd	r3, r2, [sp, #112]	; 0x70
 801b474:	4798      	blx	r3
 801b476:	f8c9 0020 	str.w	r0, [r9, #32]
 801b47a:	f8d7 9000 	ldr.w	r9, [r7]
 801b47e:	f8d9 3020 	ldr.w	r3, [r9, #32]
 801b482:	46ca      	mov	sl, r9
 801b484:	b343      	cbz	r3, 801b4d8 <rcl_init+0x140>
 801b486:	2d01      	cmp	r5, #1
 801b488:	f178 0300 	sbcs.w	r3, r8, #0
 801b48c:	db3b      	blt.n	801b506 <rcl_init+0x16e>
 801b48e:	2400      	movs	r4, #0
 801b490:	3e04      	subs	r6, #4
 801b492:	46a1      	mov	r9, r4
 801b494:	e00b      	b.n	801b4ae <rcl_init+0x116>
 801b496:	6831      	ldr	r1, [r6, #0]
 801b498:	f005 fbc9 	bl	8020c2e <memcpy>
 801b49c:	3401      	adds	r4, #1
 801b49e:	f149 0900 	adc.w	r9, r9, #0
 801b4a2:	45c8      	cmp	r8, r9
 801b4a4:	bf08      	it	eq
 801b4a6:	42a5      	cmpeq	r5, r4
 801b4a8:	d02b      	beq.n	801b502 <rcl_init+0x16a>
 801b4aa:	f8d7 a000 	ldr.w	sl, [r7]
 801b4ae:	f856 0f04 	ldr.w	r0, [r6, #4]!
 801b4b2:	f7e4 ff25 	bl	8000300 <strlen>
 801b4b6:	1c42      	adds	r2, r0, #1
 801b4b8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 801b4ba:	4610      	mov	r0, r2
 801b4bc:	991d      	ldr	r1, [sp, #116]	; 0x74
 801b4be:	f8da a020 	ldr.w	sl, [sl, #32]
 801b4c2:	9201      	str	r2, [sp, #4]
 801b4c4:	4798      	blx	r3
 801b4c6:	683b      	ldr	r3, [r7, #0]
 801b4c8:	f84a 0024 	str.w	r0, [sl, r4, lsl #2]
 801b4cc:	6a1b      	ldr	r3, [r3, #32]
 801b4ce:	9a01      	ldr	r2, [sp, #4]
 801b4d0:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801b4d4:	2800      	cmp	r0, #0
 801b4d6:	d1de      	bne.n	801b496 <rcl_init+0xfe>
 801b4d8:	240a      	movs	r4, #10
 801b4da:	4638      	mov	r0, r7
 801b4dc:	f7ff fe4e 	bl	801b17c <__cleanup_context>
 801b4e0:	4620      	mov	r0, r4
 801b4e2:	b01e      	add	sp, #120	; 0x78
 801b4e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b4e8:	2900      	cmp	r1, #0
 801b4ea:	f43f af6e 	beq.w	801b3ca <rcl_init+0x32>
 801b4ee:	240b      	movs	r4, #11
 801b4f0:	4620      	mov	r0, r4
 801b4f2:	b01e      	add	sp, #120	; 0x78
 801b4f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b4f8:	2464      	movs	r4, #100	; 0x64
 801b4fa:	4620      	mov	r0, r4
 801b4fc:	b01e      	add	sp, #120	; 0x78
 801b4fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b502:	f8d7 9000 	ldr.w	r9, [r7]
 801b506:	4926      	ldr	r1, [pc, #152]	; (801b5a0 <rcl_init+0x208>)
 801b508:	680b      	ldr	r3, [r1, #0]
 801b50a:	3301      	adds	r3, #1
 801b50c:	d036      	beq.n	801b57c <rcl_init+0x1e4>
 801b50e:	461a      	mov	r2, r3
 801b510:	2400      	movs	r4, #0
 801b512:	600b      	str	r3, [r1, #0]
 801b514:	f8d9 0014 	ldr.w	r0, [r9, #20]
 801b518:	607b      	str	r3, [r7, #4]
 801b51a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 801b51c:	3301      	adds	r3, #1
 801b51e:	e9c0 2406 	strd	r2, r4, [r0, #24]
 801b522:	d034      	beq.n	801b58e <rcl_init+0x1f6>
 801b524:	f890 3030 	ldrb.w	r3, [r0, #48]	; 0x30
 801b528:	b93b      	cbnz	r3, 801b53a <rcl_init+0x1a2>
 801b52a:	3030      	adds	r0, #48	; 0x30
 801b52c:	f000 f83a 	bl	801b5a4 <rcl_get_localhost_only>
 801b530:	4604      	mov	r4, r0
 801b532:	2800      	cmp	r0, #0
 801b534:	d1d1      	bne.n	801b4da <rcl_init+0x142>
 801b536:	683b      	ldr	r3, [r7, #0]
 801b538:	6958      	ldr	r0, [r3, #20]
 801b53a:	aa18      	add	r2, sp, #96	; 0x60
 801b53c:	a917      	add	r1, sp, #92	; 0x5c
 801b53e:	6b40      	ldr	r0, [r0, #52]	; 0x34
 801b540:	f000 fc38 	bl	801bdb4 <rcl_validate_enclave_name>
 801b544:	4604      	mov	r4, r0
 801b546:	2800      	cmp	r0, #0
 801b548:	d1c7      	bne.n	801b4da <rcl_init+0x142>
 801b54a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801b54c:	b9eb      	cbnz	r3, 801b58a <rcl_init+0x1f2>
 801b54e:	6839      	ldr	r1, [r7, #0]
 801b550:	694b      	ldr	r3, [r1, #20]
 801b552:	f103 0228 	add.w	r2, r3, #40	; 0x28
 801b556:	6b58      	ldr	r0, [r3, #52]	; 0x34
 801b558:	f000 f9c8 	bl	801b8ec <rcl_get_security_options_from_environment>
 801b55c:	4604      	mov	r4, r0
 801b55e:	2800      	cmp	r0, #0
 801b560:	d1bb      	bne.n	801b4da <rcl_init+0x142>
 801b562:	6839      	ldr	r1, [r7, #0]
 801b564:	6948      	ldr	r0, [r1, #20]
 801b566:	3128      	adds	r1, #40	; 0x28
 801b568:	3018      	adds	r0, #24
 801b56a:	f7fa f843 	bl	80155f4 <rmw_init>
 801b56e:	4604      	mov	r4, r0
 801b570:	2800      	cmp	r0, #0
 801b572:	d0bd      	beq.n	801b4f0 <rcl_init+0x158>
 801b574:	f7ff fdde 	bl	801b134 <rcl_convert_rmw_ret_to_rcl_ret>
 801b578:	4604      	mov	r4, r0
 801b57a:	e7ae      	b.n	801b4da <rcl_init+0x142>
 801b57c:	2201      	movs	r2, #1
 801b57e:	461c      	mov	r4, r3
 801b580:	600a      	str	r2, [r1, #0]
 801b582:	4613      	mov	r3, r2
 801b584:	e7c6      	b.n	801b514 <rcl_init+0x17c>
 801b586:	240a      	movs	r4, #10
 801b588:	e7b2      	b.n	801b4f0 <rcl_init+0x158>
 801b58a:	2401      	movs	r4, #1
 801b58c:	e7a5      	b.n	801b4da <rcl_init+0x142>
 801b58e:	3024      	adds	r0, #36	; 0x24
 801b590:	f003 fbc6 	bl	801ed20 <rcl_get_default_domain_id>
 801b594:	4604      	mov	r4, r0
 801b596:	2800      	cmp	r0, #0
 801b598:	d19f      	bne.n	801b4da <rcl_init+0x142>
 801b59a:	683b      	ldr	r3, [r7, #0]
 801b59c:	6958      	ldr	r0, [r3, #20]
 801b59e:	e7c1      	b.n	801b524 <rcl_init+0x18c>
 801b5a0:	20016f04 	.word	0x20016f04

0801b5a4 <rcl_get_localhost_only>:
 801b5a4:	b510      	push	{r4, lr}
 801b5a6:	2300      	movs	r3, #0
 801b5a8:	b082      	sub	sp, #8
 801b5aa:	9301      	str	r3, [sp, #4]
 801b5ac:	b1b8      	cbz	r0, 801b5de <rcl_get_localhost_only+0x3a>
 801b5ae:	4604      	mov	r4, r0
 801b5b0:	a901      	add	r1, sp, #4
 801b5b2:	480c      	ldr	r0, [pc, #48]	; (801b5e4 <rcl_get_localhost_only+0x40>)
 801b5b4:	f7f9 fbe8 	bl	8014d88 <rcutils_get_env>
 801b5b8:	b110      	cbz	r0, 801b5c0 <rcl_get_localhost_only+0x1c>
 801b5ba:	2001      	movs	r0, #1
 801b5bc:	b002      	add	sp, #8
 801b5be:	bd10      	pop	{r4, pc}
 801b5c0:	9b01      	ldr	r3, [sp, #4]
 801b5c2:	b113      	cbz	r3, 801b5ca <rcl_get_localhost_only+0x26>
 801b5c4:	781a      	ldrb	r2, [r3, #0]
 801b5c6:	2a31      	cmp	r2, #49	; 0x31
 801b5c8:	d004      	beq.n	801b5d4 <rcl_get_localhost_only+0x30>
 801b5ca:	2302      	movs	r3, #2
 801b5cc:	2000      	movs	r0, #0
 801b5ce:	7023      	strb	r3, [r4, #0]
 801b5d0:	b002      	add	sp, #8
 801b5d2:	bd10      	pop	{r4, pc}
 801b5d4:	785b      	ldrb	r3, [r3, #1]
 801b5d6:	2b00      	cmp	r3, #0
 801b5d8:	d1f7      	bne.n	801b5ca <rcl_get_localhost_only+0x26>
 801b5da:	2301      	movs	r3, #1
 801b5dc:	e7f6      	b.n	801b5cc <rcl_get_localhost_only+0x28>
 801b5de:	200b      	movs	r0, #11
 801b5e0:	b002      	add	sp, #8
 801b5e2:	bd10      	pop	{r4, pc}
 801b5e4:	08025634 	.word	0x08025634

0801b5e8 <rcl_node_resolve_name>:
 801b5e8:	b082      	sub	sp, #8
 801b5ea:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b5ee:	b091      	sub	sp, #68	; 0x44
 801b5f0:	ac1a      	add	r4, sp, #104	; 0x68
 801b5f2:	f89d 807c 	ldrb.w	r8, [sp, #124]	; 0x7c
 801b5f6:	e884 000c 	stmia.w	r4, {r2, r3}
 801b5fa:	2800      	cmp	r0, #0
 801b5fc:	d03d      	beq.n	801b67a <rcl_node_resolve_name+0x92>
 801b5fe:	460c      	mov	r4, r1
 801b600:	4605      	mov	r5, r0
 801b602:	f7f8 f81d 	bl	8013640 <rcl_node_get_options>
 801b606:	2800      	cmp	r0, #0
 801b608:	d03a      	beq.n	801b680 <rcl_node_resolve_name+0x98>
 801b60a:	4628      	mov	r0, r5
 801b60c:	f7f8 f808 	bl	8013620 <rcl_node_get_name>
 801b610:	4606      	mov	r6, r0
 801b612:	4628      	mov	r0, r5
 801b614:	ad0b      	add	r5, sp, #44	; 0x2c
 801b616:	f7f8 f80b 	bl	8013630 <rcl_node_get_namespace>
 801b61a:	f10d 0e68 	add.w	lr, sp, #104	; 0x68
 801b61e:	4607      	mov	r7, r0
 801b620:	46ac      	mov	ip, r5
 801b622:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801b626:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801b62a:	f8de 3000 	ldr.w	r3, [lr]
 801b62e:	f8cc 3000 	str.w	r3, [ip]
 801b632:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801b634:	b30b      	cbz	r3, 801b67a <rcl_node_resolve_name+0x92>
 801b636:	4689      	mov	r9, r1
 801b638:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 801b63c:	f002 f80e 	bl	801d65c <rcutils_get_zero_initialized_string_map>
 801b640:	ab10      	add	r3, sp, #64	; 0x40
 801b642:	9008      	str	r0, [sp, #32]
 801b644:	e913 0007 	ldmdb	r3, {r0, r1, r2}
 801b648:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801b64c:	2100      	movs	r1, #0
 801b64e:	a808      	add	r0, sp, #32
 801b650:	e895 000c 	ldmia.w	r5, {r2, r3}
 801b654:	f002 f878 	bl	801d748 <rcutils_string_map_init>
 801b658:	4683      	mov	fp, r0
 801b65a:	b1a0      	cbz	r0, 801b686 <rcl_node_resolve_name+0x9e>
 801b65c:	f7f9 fbac 	bl	8014db8 <rcutils_get_error_string>
 801b660:	f7f9 fbc2 	bl	8014de8 <rcutils_reset_error>
 801b664:	f1bb 0f0a 	cmp.w	fp, #10
 801b668:	bf18      	it	ne
 801b66a:	f04f 0b01 	movne.w	fp, #1
 801b66e:	4658      	mov	r0, fp
 801b670:	b011      	add	sp, #68	; 0x44
 801b672:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b676:	b002      	add	sp, #8
 801b678:	4770      	bx	lr
 801b67a:	f04f 0b0b 	mov.w	fp, #11
 801b67e:	e7f6      	b.n	801b66e <rcl_node_resolve_name+0x86>
 801b680:	f04f 0b01 	mov.w	fp, #1
 801b684:	e7f3      	b.n	801b66e <rcl_node_resolve_name+0x86>
 801b686:	9009      	str	r0, [sp, #36]	; 0x24
 801b688:	9007      	str	r0, [sp, #28]
 801b68a:	a808      	add	r0, sp, #32
 801b68c:	f003 fcdc 	bl	801f048 <rcl_get_default_topic_name_substitutions>
 801b690:	4683      	mov	fp, r0
 801b692:	b180      	cbz	r0, 801b6b6 <rcl_node_resolve_name+0xce>
 801b694:	280a      	cmp	r0, #10
 801b696:	a808      	add	r0, sp, #32
 801b698:	bf18      	it	ne
 801b69a:	f04f 0b01 	movne.w	fp, #1
 801b69e:	f002 f893 	bl	801d7c8 <rcutils_string_map_fini>
 801b6a2:	4604      	mov	r4, r0
 801b6a4:	2800      	cmp	r0, #0
 801b6a6:	d15b      	bne.n	801b760 <rcl_node_resolve_name+0x178>
 801b6a8:	4651      	mov	r1, sl
 801b6aa:	9809      	ldr	r0, [sp, #36]	; 0x24
 801b6ac:	47c8      	blx	r9
 801b6ae:	4651      	mov	r1, sl
 801b6b0:	4620      	mov	r0, r4
 801b6b2:	47c8      	blx	r9
 801b6b4:	e7db      	b.n	801b66e <rcl_node_resolve_name+0x86>
 801b6b6:	ab09      	add	r3, sp, #36	; 0x24
 801b6b8:	46ec      	mov	ip, sp
 801b6ba:	9305      	str	r3, [sp, #20]
 801b6bc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801b6be:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801b6c2:	682b      	ldr	r3, [r5, #0]
 801b6c4:	463a      	mov	r2, r7
 801b6c6:	4631      	mov	r1, r6
 801b6c8:	4620      	mov	r0, r4
 801b6ca:	f8cc 3000 	str.w	r3, [ip]
 801b6ce:	ab08      	add	r3, sp, #32
 801b6d0:	f003 fb5a 	bl	801ed88 <rcl_expand_topic_name>
 801b6d4:	4683      	mov	fp, r0
 801b6d6:	b9d8      	cbnz	r0, 801b710 <rcl_node_resolve_name+0x128>
 801b6d8:	9c09      	ldr	r4, [sp, #36]	; 0x24
 801b6da:	4602      	mov	r2, r0
 801b6dc:	9009      	str	r0, [sp, #36]	; 0x24
 801b6de:	a90a      	add	r1, sp, #40	; 0x28
 801b6e0:	4620      	mov	r0, r4
 801b6e2:	f002 f985 	bl	801d9f0 <rmw_validate_full_topic_name>
 801b6e6:	bb50      	cbnz	r0, 801b73e <rcl_node_resolve_name+0x156>
 801b6e8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 801b6ea:	2d00      	cmp	r5, #0
 801b6ec:	d140      	bne.n	801b770 <rcl_node_resolve_name+0x188>
 801b6ee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801b6f0:	a808      	add	r0, sp, #32
 801b6f2:	601c      	str	r4, [r3, #0]
 801b6f4:	f002 f868 	bl	801d7c8 <rcutils_string_map_fini>
 801b6f8:	4683      	mov	fp, r0
 801b6fa:	2800      	cmp	r0, #0
 801b6fc:	d043      	beq.n	801b786 <rcl_node_resolve_name+0x19e>
 801b6fe:	f7f9 fb5b 	bl	8014db8 <rcutils_get_error_string>
 801b702:	46a8      	mov	r8, r5
 801b704:	f04f 0b01 	mov.w	fp, #1
 801b708:	462c      	mov	r4, r5
 801b70a:	f7f9 fb6d 	bl	8014de8 <rcutils_reset_error>
 801b70e:	e00a      	b.n	801b726 <rcl_node_resolve_name+0x13e>
 801b710:	2867      	cmp	r0, #103	; 0x67
 801b712:	bf14      	ite	ne
 801b714:	f04f 0800 	movne.w	r8, #0
 801b718:	f008 0801 	andeq.w	r8, r8, #1
 801b71c:	9c07      	ldr	r4, [sp, #28]
 801b71e:	a808      	add	r0, sp, #32
 801b720:	f002 f852 	bl	801d7c8 <rcutils_string_map_fini>
 801b724:	bb50      	cbnz	r0, 801b77c <rcl_node_resolve_name+0x194>
 801b726:	4651      	mov	r1, sl
 801b728:	9809      	ldr	r0, [sp, #36]	; 0x24
 801b72a:	47c8      	blx	r9
 801b72c:	4651      	mov	r1, sl
 801b72e:	4620      	mov	r0, r4
 801b730:	47c8      	blx	r9
 801b732:	f1b8 0f00 	cmp.w	r8, #0
 801b736:	bf18      	it	ne
 801b738:	f04f 0b68 	movne.w	fp, #104	; 0x68
 801b73c:	e797      	b.n	801b66e <rcl_node_resolve_name+0x86>
 801b73e:	f7f9 fb3b 	bl	8014db8 <rcutils_get_error_string>
 801b742:	f7f9 fb51 	bl	8014de8 <rcutils_reset_error>
 801b746:	a808      	add	r0, sp, #32
 801b748:	f002 f83e 	bl	801d7c8 <rcutils_string_map_fini>
 801b74c:	b998      	cbnz	r0, 801b776 <rcl_node_resolve_name+0x18e>
 801b74e:	4651      	mov	r1, sl
 801b750:	9809      	ldr	r0, [sp, #36]	; 0x24
 801b752:	47c8      	blx	r9
 801b754:	4651      	mov	r1, sl
 801b756:	4620      	mov	r0, r4
 801b758:	f04f 0b01 	mov.w	fp, #1
 801b75c:	47c8      	blx	r9
 801b75e:	e786      	b.n	801b66e <rcl_node_resolve_name+0x86>
 801b760:	f8dd 801c 	ldr.w	r8, [sp, #28]
 801b764:	f7f9 fb28 	bl	8014db8 <rcutils_get_error_string>
 801b768:	f7f9 fb3e 	bl	8014de8 <rcutils_reset_error>
 801b76c:	4644      	mov	r4, r8
 801b76e:	e7da      	b.n	801b726 <rcl_node_resolve_name+0x13e>
 801b770:	f04f 0b67 	mov.w	fp, #103	; 0x67
 801b774:	e7d3      	b.n	801b71e <rcl_node_resolve_name+0x136>
 801b776:	46d8      	mov	r8, fp
 801b778:	f04f 0b01 	mov.w	fp, #1
 801b77c:	f7f9 fb1c 	bl	8014db8 <rcutils_get_error_string>
 801b780:	f7f9 fb32 	bl	8014de8 <rcutils_reset_error>
 801b784:	e7cf      	b.n	801b726 <rcl_node_resolve_name+0x13e>
 801b786:	4651      	mov	r1, sl
 801b788:	9809      	ldr	r0, [sp, #36]	; 0x24
 801b78a:	47c8      	blx	r9
 801b78c:	4651      	mov	r1, sl
 801b78e:	4658      	mov	r0, fp
 801b790:	47c8      	blx	r9
 801b792:	e76c      	b.n	801b66e <rcl_node_resolve_name+0x86>

0801b794 <exact_match_lookup>:
 801b794:	b5f0      	push	{r4, r5, r6, r7, lr}
 801b796:	f102 0708 	add.w	r7, r2, #8
 801b79a:	460b      	mov	r3, r1
 801b79c:	b085      	sub	sp, #20
 801b79e:	4614      	mov	r4, r2
 801b7a0:	4606      	mov	r6, r0
 801b7a2:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 801b7a6:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801b7aa:	4618      	mov	r0, r3
 801b7ac:	4919      	ldr	r1, [pc, #100]	; (801b814 <exact_match_lookup+0x80>)
 801b7ae:	e894 000c 	ldmia.w	r4, {r2, r3}
 801b7b2:	f001 ff1b 	bl	801d5ec <rcutils_join_path>
 801b7b6:	7833      	ldrb	r3, [r6, #0]
 801b7b8:	4605      	mov	r5, r0
 801b7ba:	2b2f      	cmp	r3, #47	; 0x2f
 801b7bc:	d023      	beq.n	801b806 <exact_match_lookup+0x72>
 801b7be:	f104 030c 	add.w	r3, r4, #12
 801b7c2:	e893 0003 	ldmia.w	r3, {r0, r1}
 801b7c6:	e88d 0003 	stmia.w	sp, {r0, r1}
 801b7ca:	1c70      	adds	r0, r6, #1
 801b7cc:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 801b7d0:	f001 ff12 	bl	801d5f8 <rcutils_to_native_path>
 801b7d4:	4606      	mov	r6, r0
 801b7d6:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 801b7da:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801b7de:	4631      	mov	r1, r6
 801b7e0:	4628      	mov	r0, r5
 801b7e2:	e894 000c 	ldmia.w	r4, {r2, r3}
 801b7e6:	f001 ff01 	bl	801d5ec <rcutils_join_path>
 801b7ea:	4603      	mov	r3, r0
 801b7ec:	4630      	mov	r0, r6
 801b7ee:	6862      	ldr	r2, [r4, #4]
 801b7f0:	461e      	mov	r6, r3
 801b7f2:	6921      	ldr	r1, [r4, #16]
 801b7f4:	4790      	blx	r2
 801b7f6:	4628      	mov	r0, r5
 801b7f8:	4635      	mov	r5, r6
 801b7fa:	6863      	ldr	r3, [r4, #4]
 801b7fc:	6921      	ldr	r1, [r4, #16]
 801b7fe:	4798      	blx	r3
 801b800:	4628      	mov	r0, r5
 801b802:	b005      	add	sp, #20
 801b804:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801b806:	7873      	ldrb	r3, [r6, #1]
 801b808:	2b00      	cmp	r3, #0
 801b80a:	d1d8      	bne.n	801b7be <exact_match_lookup+0x2a>
 801b80c:	4628      	mov	r0, r5
 801b80e:	b005      	add	sp, #20
 801b810:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801b812:	bf00      	nop
 801b814:	08025684 	.word	0x08025684

0801b818 <rcl_get_secure_root>:
 801b818:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801b81c:	b085      	sub	sp, #20
 801b81e:	b168      	cbz	r0, 801b83c <rcl_get_secure_root+0x24>
 801b820:	4607      	mov	r7, r0
 801b822:	4608      	mov	r0, r1
 801b824:	460c      	mov	r4, r1
 801b826:	f7f9 faa1 	bl	8014d6c <rcutils_allocator_is_valid>
 801b82a:	b138      	cbz	r0, 801b83c <rcl_get_secure_root+0x24>
 801b82c:	2300      	movs	r3, #0
 801b82e:	482d      	ldr	r0, [pc, #180]	; (801b8e4 <rcl_get_secure_root+0xcc>)
 801b830:	a903      	add	r1, sp, #12
 801b832:	9303      	str	r3, [sp, #12]
 801b834:	f7f9 faa8 	bl	8014d88 <rcutils_get_env>
 801b838:	4605      	mov	r5, r0
 801b83a:	b120      	cbz	r0, 801b846 <rcl_get_secure_root+0x2e>
 801b83c:	2500      	movs	r5, #0
 801b83e:	4628      	mov	r0, r5
 801b840:	b005      	add	sp, #20
 801b842:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801b846:	9b03      	ldr	r3, [sp, #12]
 801b848:	781a      	ldrb	r2, [r3, #0]
 801b84a:	2a00      	cmp	r2, #0
 801b84c:	d0f6      	beq.n	801b83c <rcl_get_secure_root+0x24>
 801b84e:	f104 090c 	add.w	r9, r4, #12
 801b852:	e899 0003 	ldmia.w	r9, {r0, r1}
 801b856:	e88d 0003 	stmia.w	sp, {r0, r1}
 801b85a:	4618      	mov	r0, r3
 801b85c:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 801b860:	f7f9 fc18 	bl	8015094 <rcutils_strdup>
 801b864:	4680      	mov	r8, r0
 801b866:	2800      	cmp	r0, #0
 801b868:	d0e8      	beq.n	801b83c <rcl_get_secure_root+0x24>
 801b86a:	a903      	add	r1, sp, #12
 801b86c:	481e      	ldr	r0, [pc, #120]	; (801b8e8 <rcl_get_secure_root+0xd0>)
 801b86e:	9503      	str	r5, [sp, #12]
 801b870:	f7f9 fa8a 	bl	8014d88 <rcutils_get_env>
 801b874:	b160      	cbz	r0, 801b890 <rcl_get_secure_root+0x78>
 801b876:	2600      	movs	r6, #0
 801b878:	4630      	mov	r0, r6
 801b87a:	6863      	ldr	r3, [r4, #4]
 801b87c:	6921      	ldr	r1, [r4, #16]
 801b87e:	4798      	blx	r3
 801b880:	4640      	mov	r0, r8
 801b882:	6863      	ldr	r3, [r4, #4]
 801b884:	6921      	ldr	r1, [r4, #16]
 801b886:	4798      	blx	r3
 801b888:	4628      	mov	r0, r5
 801b88a:	b005      	add	sp, #20
 801b88c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801b890:	9b03      	ldr	r3, [sp, #12]
 801b892:	781e      	ldrb	r6, [r3, #0]
 801b894:	b1f6      	cbz	r6, 801b8d4 <rcl_get_secure_root+0xbc>
 801b896:	e899 0003 	ldmia.w	r9, {r0, r1}
 801b89a:	e88d 0003 	stmia.w	sp, {r0, r1}
 801b89e:	4618      	mov	r0, r3
 801b8a0:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 801b8a4:	f7f9 fbf6 	bl	8015094 <rcutils_strdup>
 801b8a8:	4606      	mov	r6, r0
 801b8aa:	2800      	cmp	r0, #0
 801b8ac:	d0e3      	beq.n	801b876 <rcl_get_secure_root+0x5e>
 801b8ae:	4622      	mov	r2, r4
 801b8b0:	4641      	mov	r1, r8
 801b8b2:	f7ff ff6f 	bl	801b794 <exact_match_lookup>
 801b8b6:	4605      	mov	r5, r0
 801b8b8:	2d00      	cmp	r5, #0
 801b8ba:	d0dd      	beq.n	801b878 <rcl_get_secure_root+0x60>
 801b8bc:	4628      	mov	r0, r5
 801b8be:	f001 fe93 	bl	801d5e8 <rcutils_is_directory>
 801b8c2:	4603      	mov	r3, r0
 801b8c4:	2800      	cmp	r0, #0
 801b8c6:	d1d7      	bne.n	801b878 <rcl_get_secure_root+0x60>
 801b8c8:	4628      	mov	r0, r5
 801b8ca:	6921      	ldr	r1, [r4, #16]
 801b8cc:	461d      	mov	r5, r3
 801b8ce:	6863      	ldr	r3, [r4, #4]
 801b8d0:	4798      	blx	r3
 801b8d2:	e7d1      	b.n	801b878 <rcl_get_secure_root+0x60>
 801b8d4:	4622      	mov	r2, r4
 801b8d6:	4638      	mov	r0, r7
 801b8d8:	4641      	mov	r1, r8
 801b8da:	f7ff ff5b 	bl	801b794 <exact_match_lookup>
 801b8de:	4605      	mov	r5, r0
 801b8e0:	e7ea      	b.n	801b8b8 <rcl_get_secure_root+0xa0>
 801b8e2:	bf00      	nop
 801b8e4:	08025690 	.word	0x08025690
 801b8e8:	080256a8 	.word	0x080256a8

0801b8ec <rcl_get_security_options_from_environment>:
 801b8ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b8f0:	b082      	sub	sp, #8
 801b8f2:	2300      	movs	r3, #0
 801b8f4:	4606      	mov	r6, r0
 801b8f6:	460f      	mov	r7, r1
 801b8f8:	4821      	ldr	r0, [pc, #132]	; (801b980 <rcl_get_security_options_from_environment+0x94>)
 801b8fa:	a901      	add	r1, sp, #4
 801b8fc:	4690      	mov	r8, r2
 801b8fe:	9301      	str	r3, [sp, #4]
 801b900:	f7f9 fa42 	bl	8014d88 <rcutils_get_env>
 801b904:	b120      	cbz	r0, 801b910 <rcl_get_security_options_from_environment+0x24>
 801b906:	2501      	movs	r5, #1
 801b908:	4628      	mov	r0, r5
 801b90a:	b002      	add	sp, #8
 801b90c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b910:	4604      	mov	r4, r0
 801b912:	491c      	ldr	r1, [pc, #112]	; (801b984 <rcl_get_security_options_from_environment+0x98>)
 801b914:	9801      	ldr	r0, [sp, #4]
 801b916:	f7e4 fc93 	bl	8000240 <strcmp>
 801b91a:	4605      	mov	r5, r0
 801b91c:	b9f0      	cbnz	r0, 801b95c <rcl_get_security_options_from_environment+0x70>
 801b91e:	9001      	str	r0, [sp, #4]
 801b920:	f1b8 0f00 	cmp.w	r8, #0
 801b924:	d021      	beq.n	801b96a <rcl_get_security_options_from_environment+0x7e>
 801b926:	a901      	add	r1, sp, #4
 801b928:	4817      	ldr	r0, [pc, #92]	; (801b988 <rcl_get_security_options_from_environment+0x9c>)
 801b92a:	f7f9 fa2d 	bl	8014d88 <rcutils_get_env>
 801b92e:	2800      	cmp	r0, #0
 801b930:	d1e9      	bne.n	801b906 <rcl_get_security_options_from_environment+0x1a>
 801b932:	4916      	ldr	r1, [pc, #88]	; (801b98c <rcl_get_security_options_from_environment+0xa0>)
 801b934:	9801      	ldr	r0, [sp, #4]
 801b936:	f7e4 fc83 	bl	8000240 <strcmp>
 801b93a:	4603      	mov	r3, r0
 801b93c:	4639      	mov	r1, r7
 801b93e:	4630      	mov	r0, r6
 801b940:	fab3 f383 	clz	r3, r3
 801b944:	095b      	lsrs	r3, r3, #5
 801b946:	f888 3000 	strb.w	r3, [r8]
 801b94a:	f7ff ff65 	bl	801b818 <rcl_get_secure_root>
 801b94e:	b170      	cbz	r0, 801b96e <rcl_get_security_options_from_environment+0x82>
 801b950:	f8c8 0004 	str.w	r0, [r8, #4]
 801b954:	4628      	mov	r0, r5
 801b956:	b002      	add	sp, #8
 801b958:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b95c:	4625      	mov	r5, r4
 801b95e:	f888 4000 	strb.w	r4, [r8]
 801b962:	4628      	mov	r0, r5
 801b964:	b002      	add	sp, #8
 801b966:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b96a:	250b      	movs	r5, #11
 801b96c:	e7cc      	b.n	801b908 <rcl_get_security_options_from_environment+0x1c>
 801b96e:	f898 5000 	ldrb.w	r5, [r8]
 801b972:	f1a5 0501 	sub.w	r5, r5, #1
 801b976:	fab5 f585 	clz	r5, r5
 801b97a:	096d      	lsrs	r5, r5, #5
 801b97c:	e7c4      	b.n	801b908 <rcl_get_security_options_from_environment+0x1c>
 801b97e:	bf00      	nop
 801b980:	08025648 	.word	0x08025648
 801b984:	0802565c 	.word	0x0802565c
 801b988:	08025664 	.word	0x08025664
 801b98c:	0802567c 	.word	0x0802567c

0801b990 <rcl_get_system_time>:
 801b990:	4608      	mov	r0, r1
 801b992:	f7f9 bbbd 	b.w	8015110 <rcutils_system_time_now>
 801b996:	bf00      	nop

0801b998 <rcl_get_steady_time>:
 801b998:	4608      	mov	r0, r1
 801b99a:	f7f9 bbdf 	b.w	801515c <rcutils_steady_time_now>
 801b99e:	bf00      	nop

0801b9a0 <rcl_get_ros_time>:
 801b9a0:	7a03      	ldrb	r3, [r0, #8]
 801b9a2:	b510      	push	{r4, lr}
 801b9a4:	460c      	mov	r4, r1
 801b9a6:	b143      	cbz	r3, 801b9ba <rcl_get_ros_time+0x1a>
 801b9a8:	2105      	movs	r1, #5
 801b9aa:	f001 fd79 	bl	801d4a0 <__atomic_load_8>
 801b9ae:	4602      	mov	r2, r0
 801b9b0:	460b      	mov	r3, r1
 801b9b2:	2000      	movs	r0, #0
 801b9b4:	e9c4 2300 	strd	r2, r3, [r4]
 801b9b8:	bd10      	pop	{r4, pc}
 801b9ba:	4608      	mov	r0, r1
 801b9bc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801b9c0:	f7f9 bba6 	b.w	8015110 <rcutils_system_time_now>

0801b9c4 <rcl_clock_init>:
 801b9c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801b9c6:	4605      	mov	r5, r0
 801b9c8:	4610      	mov	r0, r2
 801b9ca:	4614      	mov	r4, r2
 801b9cc:	460e      	mov	r6, r1
 801b9ce:	f7f9 f9cd 	bl	8014d6c <rcutils_allocator_is_valid>
 801b9d2:	b128      	cbz	r0, 801b9e0 <rcl_clock_init+0x1c>
 801b9d4:	2d03      	cmp	r5, #3
 801b9d6:	d803      	bhi.n	801b9e0 <rcl_clock_init+0x1c>
 801b9d8:	e8df f005 	tbb	[pc, r5]
 801b9dc:	0659301f 	.word	0x0659301f
 801b9e0:	f04f 0c0b 	mov.w	ip, #11
 801b9e4:	4660      	mov	r0, ip
 801b9e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801b9e8:	2c00      	cmp	r4, #0
 801b9ea:	d0f9      	beq.n	801b9e0 <rcl_clock_init+0x1c>
 801b9ec:	fab6 f386 	clz	r3, r6
 801b9f0:	095b      	lsrs	r3, r3, #5
 801b9f2:	2e00      	cmp	r6, #0
 801b9f4:	d0f4      	beq.n	801b9e0 <rcl_clock_init+0x1c>
 801b9f6:	6133      	str	r3, [r6, #16]
 801b9f8:	469c      	mov	ip, r3
 801b9fa:	f106 0514 	add.w	r5, r6, #20
 801b9fe:	4f32      	ldr	r7, [pc, #200]	; (801bac8 <rcl_clock_init+0x104>)
 801ba00:	f04f 0e03 	mov.w	lr, #3
 801ba04:	e9c6 3301 	strd	r3, r3, [r6, #4]
 801ba08:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801ba0a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801ba0c:	6823      	ldr	r3, [r4, #0]
 801ba0e:	4660      	mov	r0, ip
 801ba10:	602b      	str	r3, [r5, #0]
 801ba12:	60f7      	str	r7, [r6, #12]
 801ba14:	f886 e000 	strb.w	lr, [r6]
 801ba18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801ba1a:	2e00      	cmp	r6, #0
 801ba1c:	d0e0      	beq.n	801b9e0 <rcl_clock_init+0x1c>
 801ba1e:	2300      	movs	r3, #0
 801ba20:	f106 0514 	add.w	r5, r6, #20
 801ba24:	7033      	strb	r3, [r6, #0]
 801ba26:	469c      	mov	ip, r3
 801ba28:	e9c6 3301 	strd	r3, r3, [r6, #4]
 801ba2c:	e9c6 3303 	strd	r3, r3, [r6, #12]
 801ba30:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801ba32:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801ba34:	6823      	ldr	r3, [r4, #0]
 801ba36:	4660      	mov	r0, ip
 801ba38:	602b      	str	r3, [r5, #0]
 801ba3a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801ba3c:	2c00      	cmp	r4, #0
 801ba3e:	d0cf      	beq.n	801b9e0 <rcl_clock_init+0x1c>
 801ba40:	fab6 f586 	clz	r5, r6
 801ba44:	096d      	lsrs	r5, r5, #5
 801ba46:	2e00      	cmp	r6, #0
 801ba48:	d0ca      	beq.n	801b9e0 <rcl_clock_init+0x1c>
 801ba4a:	46a6      	mov	lr, r4
 801ba4c:	7035      	strb	r5, [r6, #0]
 801ba4e:	f106 0c14 	add.w	ip, r6, #20
 801ba52:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801ba56:	e9c6 5501 	strd	r5, r5, [r6, #4]
 801ba5a:	e9c6 5503 	strd	r5, r5, [r6, #12]
 801ba5e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801ba62:	f8de 3000 	ldr.w	r3, [lr]
 801ba66:	2010      	movs	r0, #16
 801ba68:	f8cc 3000 	str.w	r3, [ip]
 801ba6c:	6823      	ldr	r3, [r4, #0]
 801ba6e:	6921      	ldr	r1, [r4, #16]
 801ba70:	4798      	blx	r3
 801ba72:	6130      	str	r0, [r6, #16]
 801ba74:	b320      	cbz	r0, 801bac0 <rcl_clock_init+0xfc>
 801ba76:	2200      	movs	r2, #0
 801ba78:	2300      	movs	r3, #0
 801ba7a:	46ac      	mov	ip, r5
 801ba7c:	7205      	strb	r5, [r0, #8]
 801ba7e:	e9c0 2300 	strd	r2, r3, [r0]
 801ba82:	4a12      	ldr	r2, [pc, #72]	; (801bacc <rcl_clock_init+0x108>)
 801ba84:	2301      	movs	r3, #1
 801ba86:	4660      	mov	r0, ip
 801ba88:	60f2      	str	r2, [r6, #12]
 801ba8a:	7033      	strb	r3, [r6, #0]
 801ba8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801ba8e:	2c00      	cmp	r4, #0
 801ba90:	d0a6      	beq.n	801b9e0 <rcl_clock_init+0x1c>
 801ba92:	fab6 f386 	clz	r3, r6
 801ba96:	095b      	lsrs	r3, r3, #5
 801ba98:	2e00      	cmp	r6, #0
 801ba9a:	d0a1      	beq.n	801b9e0 <rcl_clock_init+0x1c>
 801ba9c:	6133      	str	r3, [r6, #16]
 801ba9e:	469c      	mov	ip, r3
 801baa0:	f106 0514 	add.w	r5, r6, #20
 801baa4:	f8df e028 	ldr.w	lr, [pc, #40]	; 801bad0 <rcl_clock_init+0x10c>
 801baa8:	2702      	movs	r7, #2
 801baaa:	e9c6 3301 	strd	r3, r3, [r6, #4]
 801baae:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801bab0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 801bab2:	6823      	ldr	r3, [r4, #0]
 801bab4:	4660      	mov	r0, ip
 801bab6:	602b      	str	r3, [r5, #0]
 801bab8:	f8c6 e00c 	str.w	lr, [r6, #12]
 801babc:	7037      	strb	r7, [r6, #0]
 801babe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801bac0:	f04f 0c0a 	mov.w	ip, #10
 801bac4:	e78e      	b.n	801b9e4 <rcl_clock_init+0x20>
 801bac6:	bf00      	nop
 801bac8:	0801b999 	.word	0x0801b999
 801bacc:	0801b9a1 	.word	0x0801b9a1
 801bad0:	0801b991 	.word	0x0801b991

0801bad4 <rcl_clock_get_now>:
 801bad4:	b140      	cbz	r0, 801bae8 <rcl_clock_get_now+0x14>
 801bad6:	b139      	cbz	r1, 801bae8 <rcl_clock_get_now+0x14>
 801bad8:	7803      	ldrb	r3, [r0, #0]
 801bada:	b11b      	cbz	r3, 801bae4 <rcl_clock_get_now+0x10>
 801badc:	68c3      	ldr	r3, [r0, #12]
 801bade:	b10b      	cbz	r3, 801bae4 <rcl_clock_get_now+0x10>
 801bae0:	6900      	ldr	r0, [r0, #16]
 801bae2:	4718      	bx	r3
 801bae4:	2001      	movs	r0, #1
 801bae6:	4770      	bx	lr
 801bae8:	200b      	movs	r0, #11
 801baea:	4770      	bx	lr

0801baec <rcl_timer_call>:
 801baec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801baf0:	b087      	sub	sp, #28
 801baf2:	2800      	cmp	r0, #0
 801baf4:	d06c      	beq.n	801bbd0 <rcl_timer_call+0xe4>
 801baf6:	6803      	ldr	r3, [r0, #0]
 801baf8:	4604      	mov	r4, r0
 801bafa:	2b00      	cmp	r3, #0
 801bafc:	d062      	beq.n	801bbc4 <rcl_timer_call+0xd8>
 801bafe:	f3bf 8f5b 	dmb	ish
 801bb02:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801bb06:	f3bf 8f5b 	dmb	ish
 801bb0a:	2b00      	cmp	r3, #0
 801bb0c:	d14f      	bne.n	801bbae <rcl_timer_call+0xc2>
 801bb0e:	6803      	ldr	r3, [r0, #0]
 801bb10:	a904      	add	r1, sp, #16
 801bb12:	6818      	ldr	r0, [r3, #0]
 801bb14:	f7ff ffde 	bl	801bad4 <rcl_clock_get_now>
 801bb18:	4605      	mov	r5, r0
 801bb1a:	2800      	cmp	r0, #0
 801bb1c:	d149      	bne.n	801bbb2 <rcl_timer_call+0xc6>
 801bb1e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801bb22:	2b00      	cmp	r3, #0
 801bb24:	db49      	blt.n	801bbba <rcl_timer_call+0xce>
 801bb26:	2605      	movs	r6, #5
 801bb28:	6820      	ldr	r0, [r4, #0]
 801bb2a:	9600      	str	r6, [sp, #0]
 801bb2c:	3020      	adds	r0, #32
 801bb2e:	f001 fd23 	bl	801d578 <__atomic_exchange_8>
 801bb32:	6823      	ldr	r3, [r4, #0]
 801bb34:	4680      	mov	r8, r0
 801bb36:	f3bf 8f5b 	dmb	ish
 801bb3a:	f8d3 b010 	ldr.w	fp, [r3, #16]
 801bb3e:	f3bf 8f5b 	dmb	ish
 801bb42:	6820      	ldr	r0, [r4, #0]
 801bb44:	4689      	mov	r9, r1
 801bb46:	4631      	mov	r1, r6
 801bb48:	3028      	adds	r0, #40	; 0x28
 801bb4a:	f001 fca9 	bl	801d4a0 <__atomic_load_8>
 801bb4e:	460f      	mov	r7, r1
 801bb50:	4631      	mov	r1, r6
 801bb52:	4606      	mov	r6, r0
 801bb54:	6820      	ldr	r0, [r4, #0]
 801bb56:	3018      	adds	r0, #24
 801bb58:	f001 fca2 	bl	801d4a0 <__atomic_load_8>
 801bb5c:	4602      	mov	r2, r0
 801bb5e:	9804      	ldr	r0, [sp, #16]
 801bb60:	460b      	mov	r3, r1
 801bb62:	18b6      	adds	r6, r6, r2
 801bb64:	f8dd c014 	ldr.w	ip, [sp, #20]
 801bb68:	4692      	mov	sl, r2
 801bb6a:	eb47 0701 	adc.w	r7, r7, r1
 801bb6e:	4286      	cmp	r6, r0
 801bb70:	eb77 010c 	sbcs.w	r1, r7, ip
 801bb74:	da04      	bge.n	801bb80 <rcl_timer_call+0x94>
 801bb76:	ea53 0102 	orrs.w	r1, r3, r2
 801bb7a:	d12e      	bne.n	801bbda <rcl_timer_call+0xee>
 801bb7c:	4606      	mov	r6, r0
 801bb7e:	4667      	mov	r7, ip
 801bb80:	6820      	ldr	r0, [r4, #0]
 801bb82:	2105      	movs	r1, #5
 801bb84:	4632      	mov	r2, r6
 801bb86:	463b      	mov	r3, r7
 801bb88:	3028      	adds	r0, #40	; 0x28
 801bb8a:	9100      	str	r1, [sp, #0]
 801bb8c:	f001 fcbe 	bl	801d50c <__atomic_store_8>
 801bb90:	f1bb 0f00 	cmp.w	fp, #0
 801bb94:	d00d      	beq.n	801bbb2 <rcl_timer_call+0xc6>
 801bb96:	9a04      	ldr	r2, [sp, #16]
 801bb98:	4620      	mov	r0, r4
 801bb9a:	9b05      	ldr	r3, [sp, #20]
 801bb9c:	ebb2 0208 	subs.w	r2, r2, r8
 801bba0:	eb63 0309 	sbc.w	r3, r3, r9
 801bba4:	47d8      	blx	fp
 801bba6:	4628      	mov	r0, r5
 801bba8:	b007      	add	sp, #28
 801bbaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bbae:	f240 3521 	movw	r5, #801	; 0x321
 801bbb2:	4628      	mov	r0, r5
 801bbb4:	b007      	add	sp, #28
 801bbb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bbba:	2501      	movs	r5, #1
 801bbbc:	4628      	mov	r0, r5
 801bbbe:	b007      	add	sp, #28
 801bbc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bbc4:	f44f 7548 	mov.w	r5, #800	; 0x320
 801bbc8:	4628      	mov	r0, r5
 801bbca:	b007      	add	sp, #28
 801bbcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bbd0:	250b      	movs	r5, #11
 801bbd2:	4628      	mov	r0, r5
 801bbd4:	b007      	add	sp, #28
 801bbd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bbda:	1b80      	subs	r0, r0, r6
 801bbdc:	eb6c 0107 	sbc.w	r1, ip, r7
 801bbe0:	3801      	subs	r0, #1
 801bbe2:	f161 0100 	sbc.w	r1, r1, #0
 801bbe6:	e9cd 3202 	strd	r3, r2, [sp, #8]
 801bbea:	f7e4 fd4d 	bl	8000688 <__aeabi_ldivmod>
 801bbee:	9b02      	ldr	r3, [sp, #8]
 801bbf0:	3001      	adds	r0, #1
 801bbf2:	f141 0100 	adc.w	r1, r1, #0
 801bbf6:	fb00 f303 	mul.w	r3, r0, r3
 801bbfa:	fb01 330a 	mla	r3, r1, sl, r3
 801bbfe:	fba0 0a0a 	umull	r0, sl, r0, sl
 801bc02:	1986      	adds	r6, r0, r6
 801bc04:	4453      	add	r3, sl
 801bc06:	eb43 0707 	adc.w	r7, r3, r7
 801bc0a:	e7b9      	b.n	801bb80 <rcl_timer_call+0x94>

0801bc0c <rcl_timer_is_ready>:
 801bc0c:	b570      	push	{r4, r5, r6, lr}
 801bc0e:	b082      	sub	sp, #8
 801bc10:	b380      	cbz	r0, 801bc74 <rcl_timer_is_ready+0x68>
 801bc12:	6803      	ldr	r3, [r0, #0]
 801bc14:	4604      	mov	r4, r0
 801bc16:	b38b      	cbz	r3, 801bc7c <rcl_timer_is_ready+0x70>
 801bc18:	460d      	mov	r5, r1
 801bc1a:	b359      	cbz	r1, 801bc74 <rcl_timer_is_ready+0x68>
 801bc1c:	f3bf 8f5b 	dmb	ish
 801bc20:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801bc24:	f3bf 8f5b 	dmb	ish
 801bc28:	b953      	cbnz	r3, 801bc40 <rcl_timer_is_ready+0x34>
 801bc2a:	6803      	ldr	r3, [r0, #0]
 801bc2c:	4669      	mov	r1, sp
 801bc2e:	6818      	ldr	r0, [r3, #0]
 801bc30:	f7ff ff50 	bl	801bad4 <rcl_clock_get_now>
 801bc34:	4606      	mov	r6, r0
 801bc36:	b148      	cbz	r0, 801bc4c <rcl_timer_is_ready+0x40>
 801bc38:	f240 3321 	movw	r3, #801	; 0x321
 801bc3c:	4298      	cmp	r0, r3
 801bc3e:	d102      	bne.n	801bc46 <rcl_timer_is_ready+0x3a>
 801bc40:	2300      	movs	r3, #0
 801bc42:	461e      	mov	r6, r3
 801bc44:	702b      	strb	r3, [r5, #0]
 801bc46:	4630      	mov	r0, r6
 801bc48:	b002      	add	sp, #8
 801bc4a:	bd70      	pop	{r4, r5, r6, pc}
 801bc4c:	6820      	ldr	r0, [r4, #0]
 801bc4e:	2105      	movs	r1, #5
 801bc50:	3028      	adds	r0, #40	; 0x28
 801bc52:	f001 fc25 	bl	801d4a0 <__atomic_load_8>
 801bc56:	9b00      	ldr	r3, [sp, #0]
 801bc58:	1ac0      	subs	r0, r0, r3
 801bc5a:	9b01      	ldr	r3, [sp, #4]
 801bc5c:	eb61 0103 	sbc.w	r1, r1, r3
 801bc60:	2801      	cmp	r0, #1
 801bc62:	4630      	mov	r0, r6
 801bc64:	f171 0300 	sbcs.w	r3, r1, #0
 801bc68:	bfb4      	ite	lt
 801bc6a:	2301      	movlt	r3, #1
 801bc6c:	2300      	movge	r3, #0
 801bc6e:	702b      	strb	r3, [r5, #0]
 801bc70:	b002      	add	sp, #8
 801bc72:	bd70      	pop	{r4, r5, r6, pc}
 801bc74:	260b      	movs	r6, #11
 801bc76:	4630      	mov	r0, r6
 801bc78:	b002      	add	sp, #8
 801bc7a:	bd70      	pop	{r4, r5, r6, pc}
 801bc7c:	f44f 7648 	mov.w	r6, #800	; 0x320
 801bc80:	e7e1      	b.n	801bc46 <rcl_timer_is_ready+0x3a>
 801bc82:	bf00      	nop

0801bc84 <rcl_timer_get_time_until_next_call>:
 801bc84:	b570      	push	{r4, r5, r6, lr}
 801bc86:	b082      	sub	sp, #8
 801bc88:	b330      	cbz	r0, 801bcd8 <rcl_timer_get_time_until_next_call+0x54>
 801bc8a:	6803      	ldr	r3, [r0, #0]
 801bc8c:	4604      	mov	r4, r0
 801bc8e:	b33b      	cbz	r3, 801bce0 <rcl_timer_get_time_until_next_call+0x5c>
 801bc90:	460d      	mov	r5, r1
 801bc92:	b309      	cbz	r1, 801bcd8 <rcl_timer_get_time_until_next_call+0x54>
 801bc94:	f3bf 8f5b 	dmb	ish
 801bc98:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801bc9c:	f3bf 8f5b 	dmb	ish
 801bca0:	b9ab      	cbnz	r3, 801bcce <rcl_timer_get_time_until_next_call+0x4a>
 801bca2:	6803      	ldr	r3, [r0, #0]
 801bca4:	4669      	mov	r1, sp
 801bca6:	6818      	ldr	r0, [r3, #0]
 801bca8:	f7ff ff14 	bl	801bad4 <rcl_clock_get_now>
 801bcac:	4606      	mov	r6, r0
 801bcae:	b958      	cbnz	r0, 801bcc8 <rcl_timer_get_time_until_next_call+0x44>
 801bcb0:	6820      	ldr	r0, [r4, #0]
 801bcb2:	2105      	movs	r1, #5
 801bcb4:	3028      	adds	r0, #40	; 0x28
 801bcb6:	f001 fbf3 	bl	801d4a0 <__atomic_load_8>
 801bcba:	9b00      	ldr	r3, [sp, #0]
 801bcbc:	1ac0      	subs	r0, r0, r3
 801bcbe:	9b01      	ldr	r3, [sp, #4]
 801bcc0:	eb61 0103 	sbc.w	r1, r1, r3
 801bcc4:	6028      	str	r0, [r5, #0]
 801bcc6:	6069      	str	r1, [r5, #4]
 801bcc8:	4630      	mov	r0, r6
 801bcca:	b002      	add	sp, #8
 801bccc:	bd70      	pop	{r4, r5, r6, pc}
 801bcce:	f240 3621 	movw	r6, #801	; 0x321
 801bcd2:	4630      	mov	r0, r6
 801bcd4:	b002      	add	sp, #8
 801bcd6:	bd70      	pop	{r4, r5, r6, pc}
 801bcd8:	260b      	movs	r6, #11
 801bcda:	4630      	mov	r0, r6
 801bcdc:	b002      	add	sp, #8
 801bcde:	bd70      	pop	{r4, r5, r6, pc}
 801bce0:	f44f 7648 	mov.w	r6, #800	; 0x320
 801bce4:	e7f0      	b.n	801bcc8 <rcl_timer_get_time_until_next_call+0x44>
 801bce6:	bf00      	nop

0801bce8 <rcl_timer_get_guard_condition>:
 801bce8:	b130      	cbz	r0, 801bcf8 <rcl_timer_get_guard_condition+0x10>
 801bcea:	6800      	ldr	r0, [r0, #0]
 801bcec:	b120      	cbz	r0, 801bcf8 <rcl_timer_get_guard_condition+0x10>
 801bcee:	68c3      	ldr	r3, [r0, #12]
 801bcf0:	b10b      	cbz	r3, 801bcf6 <rcl_timer_get_guard_condition+0xe>
 801bcf2:	3008      	adds	r0, #8
 801bcf4:	4770      	bx	lr
 801bcf6:	4618      	mov	r0, r3
 801bcf8:	4770      	bx	lr
 801bcfa:	bf00      	nop

0801bcfc <rcl_validate_enclave_name_with_size>:
 801bcfc:	2800      	cmp	r0, #0
 801bcfe:	d049      	beq.n	801bd94 <rcl_validate_enclave_name_with_size+0x98>
 801bd00:	b570      	push	{r4, r5, r6, lr}
 801bd02:	4615      	mov	r5, r2
 801bd04:	b0c2      	sub	sp, #264	; 0x108
 801bd06:	b19a      	cbz	r2, 801bd30 <rcl_validate_enclave_name_with_size+0x34>
 801bd08:	461e      	mov	r6, r3
 801bd0a:	466a      	mov	r2, sp
 801bd0c:	ab01      	add	r3, sp, #4
 801bd0e:	460c      	mov	r4, r1
 801bd10:	f7f9 fa8a 	bl	8015228 <rmw_validate_namespace_with_size>
 801bd14:	4684      	mov	ip, r0
 801bd16:	b9b8      	cbnz	r0, 801bd48 <rcl_validate_enclave_name_with_size+0x4c>
 801bd18:	9900      	ldr	r1, [sp, #0]
 801bd1a:	b171      	cbz	r1, 801bd3a <rcl_validate_enclave_name_with_size+0x3e>
 801bd1c:	2907      	cmp	r1, #7
 801bd1e:	d019      	beq.n	801bd54 <rcl_validate_enclave_name_with_size+0x58>
 801bd20:	1e4b      	subs	r3, r1, #1
 801bd22:	2b05      	cmp	r3, #5
 801bd24:	d83a      	bhi.n	801bd9c <rcl_validate_enclave_name_with_size+0xa0>
 801bd26:	e8df f003 	tbb	[pc, r3]
 801bd2a:	2926      	.short	0x2926
 801bd2c:	1d322f2c 	.word	0x1d322f2c
 801bd30:	f04f 0c0b 	mov.w	ip, #11
 801bd34:	4660      	mov	r0, ip
 801bd36:	b042      	add	sp, #264	; 0x108
 801bd38:	bd70      	pop	{r4, r5, r6, pc}
 801bd3a:	2907      	cmp	r1, #7
 801bd3c:	d00a      	beq.n	801bd54 <rcl_validate_enclave_name_with_size+0x58>
 801bd3e:	2300      	movs	r3, #0
 801bd40:	4660      	mov	r0, ip
 801bd42:	602b      	str	r3, [r5, #0]
 801bd44:	b042      	add	sp, #264	; 0x108
 801bd46:	bd70      	pop	{r4, r5, r6, pc}
 801bd48:	f7ff f9f4 	bl	801b134 <rcl_convert_rmw_ret_to_rcl_ret>
 801bd4c:	4684      	mov	ip, r0
 801bd4e:	4660      	mov	r0, ip
 801bd50:	b042      	add	sp, #264	; 0x108
 801bd52:	bd70      	pop	{r4, r5, r6, pc}
 801bd54:	2cff      	cmp	r4, #255	; 0xff
 801bd56:	d9f2      	bls.n	801bd3e <rcl_validate_enclave_name_with_size+0x42>
 801bd58:	6029      	str	r1, [r5, #0]
 801bd5a:	2e00      	cmp	r6, #0
 801bd5c:	d0ea      	beq.n	801bd34 <rcl_validate_enclave_name_with_size+0x38>
 801bd5e:	23fe      	movs	r3, #254	; 0xfe
 801bd60:	6033      	str	r3, [r6, #0]
 801bd62:	e7e7      	b.n	801bd34 <rcl_validate_enclave_name_with_size+0x38>
 801bd64:	2306      	movs	r3, #6
 801bd66:	602b      	str	r3, [r5, #0]
 801bd68:	2e00      	cmp	r6, #0
 801bd6a:	d0e3      	beq.n	801bd34 <rcl_validate_enclave_name_with_size+0x38>
 801bd6c:	9b01      	ldr	r3, [sp, #4]
 801bd6e:	4660      	mov	r0, ip
 801bd70:	6033      	str	r3, [r6, #0]
 801bd72:	b042      	add	sp, #264	; 0x108
 801bd74:	bd70      	pop	{r4, r5, r6, pc}
 801bd76:	2301      	movs	r3, #1
 801bd78:	602b      	str	r3, [r5, #0]
 801bd7a:	e7f5      	b.n	801bd68 <rcl_validate_enclave_name_with_size+0x6c>
 801bd7c:	2302      	movs	r3, #2
 801bd7e:	602b      	str	r3, [r5, #0]
 801bd80:	e7f2      	b.n	801bd68 <rcl_validate_enclave_name_with_size+0x6c>
 801bd82:	2303      	movs	r3, #3
 801bd84:	602b      	str	r3, [r5, #0]
 801bd86:	e7ef      	b.n	801bd68 <rcl_validate_enclave_name_with_size+0x6c>
 801bd88:	2304      	movs	r3, #4
 801bd8a:	602b      	str	r3, [r5, #0]
 801bd8c:	e7ec      	b.n	801bd68 <rcl_validate_enclave_name_with_size+0x6c>
 801bd8e:	2305      	movs	r3, #5
 801bd90:	602b      	str	r3, [r5, #0]
 801bd92:	e7e9      	b.n	801bd68 <rcl_validate_enclave_name_with_size+0x6c>
 801bd94:	f04f 0c0b 	mov.w	ip, #11
 801bd98:	4660      	mov	r0, ip
 801bd9a:	4770      	bx	lr
 801bd9c:	460b      	mov	r3, r1
 801bd9e:	4a04      	ldr	r2, [pc, #16]	; (801bdb0 <rcl_validate_enclave_name_with_size+0xb4>)
 801bda0:	f44f 7180 	mov.w	r1, #256	; 0x100
 801bda4:	a802      	add	r0, sp, #8
 801bda6:	f7f9 f927 	bl	8014ff8 <rcutils_snprintf>
 801bdaa:	f04f 0c01 	mov.w	ip, #1
 801bdae:	e7c1      	b.n	801bd34 <rcl_validate_enclave_name_with_size+0x38>
 801bdb0:	080256c8 	.word	0x080256c8

0801bdb4 <rcl_validate_enclave_name>:
 801bdb4:	b168      	cbz	r0, 801bdd2 <rcl_validate_enclave_name+0x1e>
 801bdb6:	b570      	push	{r4, r5, r6, lr}
 801bdb8:	460d      	mov	r5, r1
 801bdba:	4616      	mov	r6, r2
 801bdbc:	4604      	mov	r4, r0
 801bdbe:	f7e4 fa9f 	bl	8000300 <strlen>
 801bdc2:	4633      	mov	r3, r6
 801bdc4:	4601      	mov	r1, r0
 801bdc6:	462a      	mov	r2, r5
 801bdc8:	4620      	mov	r0, r4
 801bdca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801bdce:	f7ff bf95 	b.w	801bcfc <rcl_validate_enclave_name_with_size>
 801bdd2:	200b      	movs	r0, #11
 801bdd4:	4770      	bx	lr
 801bdd6:	bf00      	nop

0801bdd8 <rcl_get_zero_initialized_wait_set>:
 801bdd8:	b510      	push	{r4, lr}
 801bdda:	4c08      	ldr	r4, [pc, #32]	; (801bdfc <rcl_get_zero_initialized_wait_set+0x24>)
 801bddc:	4686      	mov	lr, r0
 801bdde:	4684      	mov	ip, r0
 801bde0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801bde2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801bde6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801bde8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801bdec:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801bdee:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801bdf2:	6823      	ldr	r3, [r4, #0]
 801bdf4:	4670      	mov	r0, lr
 801bdf6:	f8cc 3000 	str.w	r3, [ip]
 801bdfa:	bd10      	pop	{r4, pc}
 801bdfc:	08025728 	.word	0x08025728

0801be00 <rcl_wait_set_is_valid>:
 801be00:	b118      	cbz	r0, 801be0a <rcl_wait_set_is_valid+0xa>
 801be02:	6b00      	ldr	r0, [r0, #48]	; 0x30
 801be04:	3800      	subs	r0, #0
 801be06:	bf18      	it	ne
 801be08:	2001      	movne	r0, #1
 801be0a:	4770      	bx	lr

0801be0c <rcl_wait_set_fini>:
 801be0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801be10:	b082      	sub	sp, #8
 801be12:	2800      	cmp	r0, #0
 801be14:	f000 8095 	beq.w	801bf42 <rcl_wait_set_fini+0x136>
 801be18:	6b06      	ldr	r6, [r0, #48]	; 0x30
 801be1a:	4604      	mov	r4, r0
 801be1c:	2e00      	cmp	r6, #0
 801be1e:	f000 808c 	beq.w	801bf3a <rcl_wait_set_fini+0x12e>
 801be22:	6bf0      	ldr	r0, [r6, #60]	; 0x3c
 801be24:	f002 f9c0 	bl	801e1a8 <rmw_destroy_wait_set>
 801be28:	6b25      	ldr	r5, [r4, #48]	; 0x30
 801be2a:	1e06      	subs	r6, r0, #0
 801be2c:	bf18      	it	ne
 801be2e:	f44f 7661 	movne.w	r6, #900	; 0x384
 801be32:	2d00      	cmp	r5, #0
 801be34:	f000 8081 	beq.w	801bf3a <rcl_wait_set_fini+0x12e>
 801be38:	2700      	movs	r7, #0
 801be3a:	6820      	ldr	r0, [r4, #0]
 801be3c:	f8d5 804c 	ldr.w	r8, [r5, #76]	; 0x4c
 801be40:	6da9      	ldr	r1, [r5, #88]	; 0x58
 801be42:	6067      	str	r7, [r4, #4]
 801be44:	602f      	str	r7, [r5, #0]
 801be46:	b120      	cbz	r0, 801be52 <rcl_wait_set_fini+0x46>
 801be48:	9101      	str	r1, [sp, #4]
 801be4a:	47c0      	blx	r8
 801be4c:	6b25      	ldr	r5, [r4, #48]	; 0x30
 801be4e:	9901      	ldr	r1, [sp, #4]
 801be50:	6027      	str	r7, [r4, #0]
 801be52:	68a8      	ldr	r0, [r5, #8]
 801be54:	b120      	cbz	r0, 801be60 <rcl_wait_set_fini+0x54>
 801be56:	47c0      	blx	r8
 801be58:	6b25      	ldr	r5, [r4, #48]	; 0x30
 801be5a:	2300      	movs	r3, #0
 801be5c:	e9c5 3301 	strd	r3, r3, [r5, #4]
 801be60:	f04f 0800 	mov.w	r8, #0
 801be64:	68a0      	ldr	r0, [r4, #8]
 801be66:	6cef      	ldr	r7, [r5, #76]	; 0x4c
 801be68:	6da9      	ldr	r1, [r5, #88]	; 0x58
 801be6a:	f8c4 800c 	str.w	r8, [r4, #12]
 801be6e:	f8c5 800c 	str.w	r8, [r5, #12]
 801be72:	b128      	cbz	r0, 801be80 <rcl_wait_set_fini+0x74>
 801be74:	47b8      	blx	r7
 801be76:	6b25      	ldr	r5, [r4, #48]	; 0x30
 801be78:	f8c4 8008 	str.w	r8, [r4, #8]
 801be7c:	6cef      	ldr	r7, [r5, #76]	; 0x4c
 801be7e:	6da9      	ldr	r1, [r5, #88]	; 0x58
 801be80:	f04f 0800 	mov.w	r8, #0
 801be84:	6968      	ldr	r0, [r5, #20]
 801be86:	f8c5 8010 	str.w	r8, [r5, #16]
 801be8a:	b128      	cbz	r0, 801be98 <rcl_wait_set_fini+0x8c>
 801be8c:	47b8      	blx	r7
 801be8e:	f8c5 8014 	str.w	r8, [r5, #20]
 801be92:	6b25      	ldr	r5, [r4, #48]	; 0x30
 801be94:	6cef      	ldr	r7, [r5, #76]	; 0x4c
 801be96:	6da9      	ldr	r1, [r5, #88]	; 0x58
 801be98:	f04f 0800 	mov.w	r8, #0
 801be9c:	6920      	ldr	r0, [r4, #16]
 801be9e:	f8c4 8014 	str.w	r8, [r4, #20]
 801bea2:	f8c5 8040 	str.w	r8, [r5, #64]	; 0x40
 801bea6:	b128      	cbz	r0, 801beb4 <rcl_wait_set_fini+0xa8>
 801bea8:	47b8      	blx	r7
 801beaa:	6b25      	ldr	r5, [r4, #48]	; 0x30
 801beac:	f8c4 8010 	str.w	r8, [r4, #16]
 801beb0:	6cef      	ldr	r7, [r5, #76]	; 0x4c
 801beb2:	6da9      	ldr	r1, [r5, #88]	; 0x58
 801beb4:	f04f 0800 	mov.w	r8, #0
 801beb8:	69a0      	ldr	r0, [r4, #24]
 801beba:	f8c4 801c 	str.w	r8, [r4, #28]
 801bebe:	f8c5 8018 	str.w	r8, [r5, #24]
 801bec2:	b128      	cbz	r0, 801bed0 <rcl_wait_set_fini+0xc4>
 801bec4:	9101      	str	r1, [sp, #4]
 801bec6:	47b8      	blx	r7
 801bec8:	6b25      	ldr	r5, [r4, #48]	; 0x30
 801beca:	9901      	ldr	r1, [sp, #4]
 801becc:	f8c4 8018 	str.w	r8, [r4, #24]
 801bed0:	6a28      	ldr	r0, [r5, #32]
 801bed2:	b120      	cbz	r0, 801bede <rcl_wait_set_fini+0xd2>
 801bed4:	47b8      	blx	r7
 801bed6:	6b25      	ldr	r5, [r4, #48]	; 0x30
 801bed8:	2300      	movs	r3, #0
 801beda:	e9c5 3307 	strd	r3, r3, [r5, #28]
 801bede:	2700      	movs	r7, #0
 801bee0:	6a20      	ldr	r0, [r4, #32]
 801bee2:	f8d5 804c 	ldr.w	r8, [r5, #76]	; 0x4c
 801bee6:	6da9      	ldr	r1, [r5, #88]	; 0x58
 801bee8:	6267      	str	r7, [r4, #36]	; 0x24
 801beea:	626f      	str	r7, [r5, #36]	; 0x24
 801beec:	b120      	cbz	r0, 801bef8 <rcl_wait_set_fini+0xec>
 801beee:	9101      	str	r1, [sp, #4]
 801bef0:	47c0      	blx	r8
 801bef2:	6b25      	ldr	r5, [r4, #48]	; 0x30
 801bef4:	9901      	ldr	r1, [sp, #4]
 801bef6:	6227      	str	r7, [r4, #32]
 801bef8:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
 801befa:	b120      	cbz	r0, 801bf06 <rcl_wait_set_fini+0xfa>
 801befc:	47c0      	blx	r8
 801befe:	6b25      	ldr	r5, [r4, #48]	; 0x30
 801bf00:	2300      	movs	r3, #0
 801bf02:	e9c5 330a 	strd	r3, r3, [r5, #40]	; 0x28
 801bf06:	2700      	movs	r7, #0
 801bf08:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 801bf0a:	f8d5 804c 	ldr.w	r8, [r5, #76]	; 0x4c
 801bf0e:	6da9      	ldr	r1, [r5, #88]	; 0x58
 801bf10:	62e7      	str	r7, [r4, #44]	; 0x2c
 801bf12:	632f      	str	r7, [r5, #48]	; 0x30
 801bf14:	b120      	cbz	r0, 801bf20 <rcl_wait_set_fini+0x114>
 801bf16:	9101      	str	r1, [sp, #4]
 801bf18:	47c0      	blx	r8
 801bf1a:	6b25      	ldr	r5, [r4, #48]	; 0x30
 801bf1c:	9901      	ldr	r1, [sp, #4]
 801bf1e:	62a7      	str	r7, [r4, #40]	; 0x28
 801bf20:	6ba8      	ldr	r0, [r5, #56]	; 0x38
 801bf22:	b120      	cbz	r0, 801bf2e <rcl_wait_set_fini+0x122>
 801bf24:	47c0      	blx	r8
 801bf26:	6b25      	ldr	r5, [r4, #48]	; 0x30
 801bf28:	2300      	movs	r3, #0
 801bf2a:	e9c5 330d 	strd	r3, r3, [r5, #52]	; 0x34
 801bf2e:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 801bf30:	4628      	mov	r0, r5
 801bf32:	6da9      	ldr	r1, [r5, #88]	; 0x58
 801bf34:	4798      	blx	r3
 801bf36:	2300      	movs	r3, #0
 801bf38:	6323      	str	r3, [r4, #48]	; 0x30
 801bf3a:	4630      	mov	r0, r6
 801bf3c:	b002      	add	sp, #8
 801bf3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801bf42:	260b      	movs	r6, #11
 801bf44:	4630      	mov	r0, r6
 801bf46:	b002      	add	sp, #8
 801bf48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801bf4c <rcl_wait_set_add_subscription>:
 801bf4c:	b318      	cbz	r0, 801bf96 <rcl_wait_set_add_subscription+0x4a>
 801bf4e:	b538      	push	{r3, r4, r5, lr}
 801bf50:	6b03      	ldr	r3, [r0, #48]	; 0x30
 801bf52:	4604      	mov	r4, r0
 801bf54:	b30b      	cbz	r3, 801bf9a <rcl_wait_set_add_subscription+0x4e>
 801bf56:	b319      	cbz	r1, 801bfa0 <rcl_wait_set_add_subscription+0x54>
 801bf58:	681d      	ldr	r5, [r3, #0]
 801bf5a:	6840      	ldr	r0, [r0, #4]
 801bf5c:	4285      	cmp	r5, r0
 801bf5e:	d217      	bcs.n	801bf90 <rcl_wait_set_add_subscription+0x44>
 801bf60:	1c68      	adds	r0, r5, #1
 801bf62:	6018      	str	r0, [r3, #0]
 801bf64:	6823      	ldr	r3, [r4, #0]
 801bf66:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
 801bf6a:	b102      	cbz	r2, 801bf6e <rcl_wait_set_add_subscription+0x22>
 801bf6c:	6015      	str	r5, [r2, #0]
 801bf6e:	4608      	mov	r0, r1
 801bf70:	f7f7 ff14 	bl	8013d9c <rcl_subscription_get_rmw_handle>
 801bf74:	b150      	cbz	r0, 801bf8c <rcl_wait_set_add_subscription+0x40>
 801bf76:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801bf78:	6842      	ldr	r2, [r0, #4]
 801bf7a:	2000      	movs	r0, #0
 801bf7c:	689b      	ldr	r3, [r3, #8]
 801bf7e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801bf82:	6b22      	ldr	r2, [r4, #48]	; 0x30
 801bf84:	6853      	ldr	r3, [r2, #4]
 801bf86:	3301      	adds	r3, #1
 801bf88:	6053      	str	r3, [r2, #4]
 801bf8a:	bd38      	pop	{r3, r4, r5, pc}
 801bf8c:	2001      	movs	r0, #1
 801bf8e:	bd38      	pop	{r3, r4, r5, pc}
 801bf90:	f240 3086 	movw	r0, #902	; 0x386
 801bf94:	bd38      	pop	{r3, r4, r5, pc}
 801bf96:	200b      	movs	r0, #11
 801bf98:	4770      	bx	lr
 801bf9a:	f44f 7061 	mov.w	r0, #900	; 0x384
 801bf9e:	bd38      	pop	{r3, r4, r5, pc}
 801bfa0:	200b      	movs	r0, #11
 801bfa2:	bd38      	pop	{r3, r4, r5, pc}

0801bfa4 <rcl_wait_set_clear>:
 801bfa4:	2800      	cmp	r0, #0
 801bfa6:	d074      	beq.n	801c092 <rcl_wait_set_clear+0xee>
 801bfa8:	6b03      	ldr	r3, [r0, #48]	; 0x30
 801bfaa:	b510      	push	{r4, lr}
 801bfac:	4604      	mov	r4, r0
 801bfae:	2b00      	cmp	r3, #0
 801bfb0:	d071      	beq.n	801c096 <rcl_wait_set_clear+0xf2>
 801bfb2:	6800      	ldr	r0, [r0, #0]
 801bfb4:	b138      	cbz	r0, 801bfc6 <rcl_wait_set_clear+0x22>
 801bfb6:	6862      	ldr	r2, [r4, #4]
 801bfb8:	2100      	movs	r1, #0
 801bfba:	0092      	lsls	r2, r2, #2
 801bfbc:	f004 fd6a 	bl	8020a94 <memset>
 801bfc0:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801bfc2:	2200      	movs	r2, #0
 801bfc4:	601a      	str	r2, [r3, #0]
 801bfc6:	68a0      	ldr	r0, [r4, #8]
 801bfc8:	b138      	cbz	r0, 801bfda <rcl_wait_set_clear+0x36>
 801bfca:	68e2      	ldr	r2, [r4, #12]
 801bfcc:	2100      	movs	r1, #0
 801bfce:	0092      	lsls	r2, r2, #2
 801bfd0:	f004 fd60 	bl	8020a94 <memset>
 801bfd4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801bfd6:	2200      	movs	r2, #0
 801bfd8:	60da      	str	r2, [r3, #12]
 801bfda:	69a0      	ldr	r0, [r4, #24]
 801bfdc:	b138      	cbz	r0, 801bfee <rcl_wait_set_clear+0x4a>
 801bfde:	69e2      	ldr	r2, [r4, #28]
 801bfe0:	2100      	movs	r1, #0
 801bfe2:	0092      	lsls	r2, r2, #2
 801bfe4:	f004 fd56 	bl	8020a94 <memset>
 801bfe8:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801bfea:	2200      	movs	r2, #0
 801bfec:	619a      	str	r2, [r3, #24]
 801bfee:	6a20      	ldr	r0, [r4, #32]
 801bff0:	b138      	cbz	r0, 801c002 <rcl_wait_set_clear+0x5e>
 801bff2:	6a62      	ldr	r2, [r4, #36]	; 0x24
 801bff4:	2100      	movs	r1, #0
 801bff6:	0092      	lsls	r2, r2, #2
 801bff8:	f004 fd4c 	bl	8020a94 <memset>
 801bffc:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801bffe:	2200      	movs	r2, #0
 801c000:	625a      	str	r2, [r3, #36]	; 0x24
 801c002:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 801c004:	b138      	cbz	r0, 801c016 <rcl_wait_set_clear+0x72>
 801c006:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 801c008:	2100      	movs	r1, #0
 801c00a:	0092      	lsls	r2, r2, #2
 801c00c:	f004 fd42 	bl	8020a94 <memset>
 801c010:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801c012:	2200      	movs	r2, #0
 801c014:	631a      	str	r2, [r3, #48]	; 0x30
 801c016:	6920      	ldr	r0, [r4, #16]
 801c018:	b138      	cbz	r0, 801c02a <rcl_wait_set_clear+0x86>
 801c01a:	6962      	ldr	r2, [r4, #20]
 801c01c:	2100      	movs	r1, #0
 801c01e:	0092      	lsls	r2, r2, #2
 801c020:	f004 fd38 	bl	8020a94 <memset>
 801c024:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801c026:	2200      	movs	r2, #0
 801c028:	641a      	str	r2, [r3, #64]	; 0x40
 801c02a:	6898      	ldr	r0, [r3, #8]
 801c02c:	b138      	cbz	r0, 801c03e <rcl_wait_set_clear+0x9a>
 801c02e:	685a      	ldr	r2, [r3, #4]
 801c030:	2100      	movs	r1, #0
 801c032:	0092      	lsls	r2, r2, #2
 801c034:	f004 fd2e 	bl	8020a94 <memset>
 801c038:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801c03a:	2200      	movs	r2, #0
 801c03c:	605a      	str	r2, [r3, #4]
 801c03e:	6958      	ldr	r0, [r3, #20]
 801c040:	b138      	cbz	r0, 801c052 <rcl_wait_set_clear+0xae>
 801c042:	691a      	ldr	r2, [r3, #16]
 801c044:	2100      	movs	r1, #0
 801c046:	0092      	lsls	r2, r2, #2
 801c048:	f004 fd24 	bl	8020a94 <memset>
 801c04c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801c04e:	2200      	movs	r2, #0
 801c050:	611a      	str	r2, [r3, #16]
 801c052:	6a18      	ldr	r0, [r3, #32]
 801c054:	b138      	cbz	r0, 801c066 <rcl_wait_set_clear+0xc2>
 801c056:	69da      	ldr	r2, [r3, #28]
 801c058:	2100      	movs	r1, #0
 801c05a:	0092      	lsls	r2, r2, #2
 801c05c:	f004 fd1a 	bl	8020a94 <memset>
 801c060:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801c062:	2200      	movs	r2, #0
 801c064:	61da      	str	r2, [r3, #28]
 801c066:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 801c068:	b138      	cbz	r0, 801c07a <rcl_wait_set_clear+0xd6>
 801c06a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 801c06c:	2100      	movs	r1, #0
 801c06e:	0092      	lsls	r2, r2, #2
 801c070:	f004 fd10 	bl	8020a94 <memset>
 801c074:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801c076:	2200      	movs	r2, #0
 801c078:	629a      	str	r2, [r3, #40]	; 0x28
 801c07a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 801c07c:	b140      	cbz	r0, 801c090 <rcl_wait_set_clear+0xec>
 801c07e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 801c080:	2100      	movs	r1, #0
 801c082:	0092      	lsls	r2, r2, #2
 801c084:	f004 fd06 	bl	8020a94 <memset>
 801c088:	2300      	movs	r3, #0
 801c08a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 801c08c:	4618      	mov	r0, r3
 801c08e:	6353      	str	r3, [r2, #52]	; 0x34
 801c090:	bd10      	pop	{r4, pc}
 801c092:	200b      	movs	r0, #11
 801c094:	4770      	bx	lr
 801c096:	f44f 7061 	mov.w	r0, #900	; 0x384
 801c09a:	bd10      	pop	{r4, pc}

0801c09c <rcl_wait_set_resize>:
 801c09c:	2800      	cmp	r0, #0
 801c09e:	f000 8180 	beq.w	801c3a2 <rcl_wait_set_resize+0x306>
 801c0a2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c0a6:	6b04      	ldr	r4, [r0, #48]	; 0x30
 801c0a8:	b083      	sub	sp, #12
 801c0aa:	4605      	mov	r5, r0
 801c0ac:	2c00      	cmp	r4, #0
 801c0ae:	f000 817a 	beq.w	801c3a6 <rcl_wait_set_resize+0x30a>
 801c0b2:	f04f 0900 	mov.w	r9, #0
 801c0b6:	461f      	mov	r7, r3
 801c0b8:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 801c0bc:	4688      	mov	r8, r1
 801c0be:	4616      	mov	r6, r2
 801c0c0:	e9d4 b313 	ldrd	fp, r3, [r4, #76]	; 0x4c
 801c0c4:	f8c0 9004 	str.w	r9, [r0, #4]
 801c0c8:	f8c4 9000 	str.w	r9, [r4]
 801c0cc:	2900      	cmp	r1, #0
 801c0ce:	f000 80bf 	beq.w	801c250 <rcl_wait_set_resize+0x1b4>
 801c0d2:	008c      	lsls	r4, r1, #2
 801c0d4:	4652      	mov	r2, sl
 801c0d6:	6800      	ldr	r0, [r0, #0]
 801c0d8:	4621      	mov	r1, r4
 801c0da:	9301      	str	r3, [sp, #4]
 801c0dc:	4798      	blx	r3
 801c0de:	9b01      	ldr	r3, [sp, #4]
 801c0e0:	6028      	str	r0, [r5, #0]
 801c0e2:	2800      	cmp	r0, #0
 801c0e4:	f000 80f6 	beq.w	801c2d4 <rcl_wait_set_resize+0x238>
 801c0e8:	4622      	mov	r2, r4
 801c0ea:	4649      	mov	r1, r9
 801c0ec:	9301      	str	r3, [sp, #4]
 801c0ee:	f004 fcd1 	bl	8020a94 <memset>
 801c0f2:	f8c5 8004 	str.w	r8, [r5, #4]
 801c0f6:	4652      	mov	r2, sl
 801c0f8:	f8d5 8030 	ldr.w	r8, [r5, #48]	; 0x30
 801c0fc:	4621      	mov	r1, r4
 801c0fe:	9b01      	ldr	r3, [sp, #4]
 801c100:	f8d8 0008 	ldr.w	r0, [r8, #8]
 801c104:	f8c8 9004 	str.w	r9, [r8, #4]
 801c108:	4798      	blx	r3
 801c10a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 801c10c:	f8c8 0008 	str.w	r0, [r8, #8]
 801c110:	689b      	ldr	r3, [r3, #8]
 801c112:	2b00      	cmp	r3, #0
 801c114:	f000 814a 	beq.w	801c3ac <rcl_wait_set_resize+0x310>
 801c118:	4622      	mov	r2, r4
 801c11a:	4649      	mov	r1, r9
 801c11c:	4618      	mov	r0, r3
 801c11e:	f004 fcb9 	bl	8020a94 <memset>
 801c122:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 801c124:	f04f 0800 	mov.w	r8, #0
 801c128:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 801c12c:	e9d4 2313 	ldrd	r2, r3, [r4, #76]	; 0x4c
 801c130:	f8c5 800c 	str.w	r8, [r5, #12]
 801c134:	f8c4 800c 	str.w	r8, [r4, #12]
 801c138:	2e00      	cmp	r6, #0
 801c13a:	f040 809b 	bne.w	801c274 <rcl_wait_set_resize+0x1d8>
 801c13e:	68a8      	ldr	r0, [r5, #8]
 801c140:	b128      	cbz	r0, 801c14e <rcl_wait_set_resize+0xb2>
 801c142:	4649      	mov	r1, r9
 801c144:	4790      	blx	r2
 801c146:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 801c148:	60ae      	str	r6, [r5, #8]
 801c14a:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 801c14e:	f04f 0800 	mov.w	r8, #0
 801c152:	19f6      	adds	r6, r6, r7
 801c154:	f8c4 8010 	str.w	r8, [r4, #16]
 801c158:	f040 80a2 	bne.w	801c2a0 <rcl_wait_set_resize+0x204>
 801c15c:	6960      	ldr	r0, [r4, #20]
 801c15e:	b130      	cbz	r0, 801c16e <rcl_wait_set_resize+0xd2>
 801c160:	4649      	mov	r1, r9
 801c162:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 801c164:	4798      	blx	r3
 801c166:	6166      	str	r6, [r4, #20]
 801c168:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 801c16a:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 801c16e:	2600      	movs	r6, #0
 801c170:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	; 0x4c
 801c174:	616e      	str	r6, [r5, #20]
 801c176:	6426      	str	r6, [r4, #64]	; 0x40
 801c178:	2f00      	cmp	r7, #0
 801c17a:	f040 80af 	bne.w	801c2dc <rcl_wait_set_resize+0x240>
 801c17e:	6928      	ldr	r0, [r5, #16]
 801c180:	b138      	cbz	r0, 801c192 <rcl_wait_set_resize+0xf6>
 801c182:	4649      	mov	r1, r9
 801c184:	47d0      	blx	sl
 801c186:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 801c188:	612f      	str	r7, [r5, #16]
 801c18a:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 801c18e:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	; 0x4c
 801c192:	2600      	movs	r6, #0
 801c194:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801c196:	61ee      	str	r6, [r5, #28]
 801c198:	61a6      	str	r6, [r4, #24]
 801c19a:	2b00      	cmp	r3, #0
 801c19c:	f040 8093 	bne.w	801c2c6 <rcl_wait_set_resize+0x22a>
 801c1a0:	69a8      	ldr	r0, [r5, #24]
 801c1a2:	b120      	cbz	r0, 801c1ae <rcl_wait_set_resize+0x112>
 801c1a4:	4649      	mov	r1, r9
 801c1a6:	47d0      	blx	sl
 801c1a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801c1aa:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 801c1ac:	61ab      	str	r3, [r5, #24]
 801c1ae:	6a20      	ldr	r0, [r4, #32]
 801c1b0:	b128      	cbz	r0, 801c1be <rcl_wait_set_resize+0x122>
 801c1b2:	4649      	mov	r1, r9
 801c1b4:	47d0      	blx	sl
 801c1b6:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 801c1b8:	2300      	movs	r3, #0
 801c1ba:	e9c4 3307 	strd	r3, r3, [r4, #28]
 801c1be:	2600      	movs	r6, #0
 801c1c0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801c1c2:	6da7      	ldr	r7, [r4, #88]	; 0x58
 801c1c4:	e9d4 8913 	ldrd	r8, r9, [r4, #76]	; 0x4c
 801c1c8:	626e      	str	r6, [r5, #36]	; 0x24
 801c1ca:	6266      	str	r6, [r4, #36]	; 0x24
 801c1cc:	2b00      	cmp	r3, #0
 801c1ce:	f000 8098 	beq.w	801c302 <rcl_wait_set_resize+0x266>
 801c1d2:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 801c1d6:	463a      	mov	r2, r7
 801c1d8:	6a28      	ldr	r0, [r5, #32]
 801c1da:	4651      	mov	r1, sl
 801c1dc:	47c8      	blx	r9
 801c1de:	6228      	str	r0, [r5, #32]
 801c1e0:	2800      	cmp	r0, #0
 801c1e2:	d077      	beq.n	801c2d4 <rcl_wait_set_resize+0x238>
 801c1e4:	4652      	mov	r2, sl
 801c1e6:	4631      	mov	r1, r6
 801c1e8:	f004 fc54 	bl	8020a94 <memset>
 801c1ec:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 801c1ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801c1f0:	463a      	mov	r2, r7
 801c1f2:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 801c1f4:	4651      	mov	r1, sl
 801c1f6:	626b      	str	r3, [r5, #36]	; 0x24
 801c1f8:	62a6      	str	r6, [r4, #40]	; 0x28
 801c1fa:	47c8      	blx	r9
 801c1fc:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 801c1fe:	62e0      	str	r0, [r4, #44]	; 0x2c
 801c200:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 801c202:	2c00      	cmp	r4, #0
 801c204:	f000 80f2 	beq.w	801c3ec <rcl_wait_set_resize+0x350>
 801c208:	4620      	mov	r0, r4
 801c20a:	4652      	mov	r2, sl
 801c20c:	4631      	mov	r1, r6
 801c20e:	f004 fc41 	bl	8020a94 <memset>
 801c212:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 801c214:	2600      	movs	r6, #0
 801c216:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801c218:	6da7      	ldr	r7, [r4, #88]	; 0x58
 801c21a:	e9d4 8913 	ldrd	r8, r9, [r4, #76]	; 0x4c
 801c21e:	62ee      	str	r6, [r5, #44]	; 0x2c
 801c220:	6326      	str	r6, [r4, #48]	; 0x30
 801c222:	2b00      	cmp	r3, #0
 801c224:	f040 8097 	bne.w	801c356 <rcl_wait_set_resize+0x2ba>
 801c228:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 801c22a:	b120      	cbz	r0, 801c236 <rcl_wait_set_resize+0x19a>
 801c22c:	4639      	mov	r1, r7
 801c22e:	47c0      	blx	r8
 801c230:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801c232:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 801c234:	62ab      	str	r3, [r5, #40]	; 0x28
 801c236:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 801c238:	2800      	cmp	r0, #0
 801c23a:	d04c      	beq.n	801c2d6 <rcl_wait_set_resize+0x23a>
 801c23c:	4639      	mov	r1, r7
 801c23e:	47c0      	blx	r8
 801c240:	2300      	movs	r3, #0
 801c242:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 801c244:	4618      	mov	r0, r3
 801c246:	e9c2 330d 	strd	r3, r3, [r2, #52]	; 0x34
 801c24a:	b003      	add	sp, #12
 801c24c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c250:	6800      	ldr	r0, [r0, #0]
 801c252:	b120      	cbz	r0, 801c25e <rcl_wait_set_resize+0x1c2>
 801c254:	4651      	mov	r1, sl
 801c256:	47d8      	blx	fp
 801c258:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 801c25a:	f8c5 8000 	str.w	r8, [r5]
 801c25e:	68a0      	ldr	r0, [r4, #8]
 801c260:	2800      	cmp	r0, #0
 801c262:	f43f af5f 	beq.w	801c124 <rcl_wait_set_resize+0x88>
 801c266:	4651      	mov	r1, sl
 801c268:	47d8      	blx	fp
 801c26a:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 801c26c:	2300      	movs	r3, #0
 801c26e:	e9c4 3301 	strd	r3, r3, [r4, #4]
 801c272:	e757      	b.n	801c124 <rcl_wait_set_resize+0x88>
 801c274:	00b4      	lsls	r4, r6, #2
 801c276:	464a      	mov	r2, r9
 801c278:	68a8      	ldr	r0, [r5, #8]
 801c27a:	4621      	mov	r1, r4
 801c27c:	4798      	blx	r3
 801c27e:	60a8      	str	r0, [r5, #8]
 801c280:	b340      	cbz	r0, 801c2d4 <rcl_wait_set_resize+0x238>
 801c282:	4622      	mov	r2, r4
 801c284:	4641      	mov	r1, r8
 801c286:	f004 fc05 	bl	8020a94 <memset>
 801c28a:	f04f 0800 	mov.w	r8, #0
 801c28e:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 801c290:	60ee      	str	r6, [r5, #12]
 801c292:	19f6      	adds	r6, r6, r7
 801c294:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 801c298:	f8c4 8010 	str.w	r8, [r4, #16]
 801c29c:	f43f af5e 	beq.w	801c15c <rcl_wait_set_resize+0xc0>
 801c2a0:	00b6      	lsls	r6, r6, #2
 801c2a2:	464a      	mov	r2, r9
 801c2a4:	6d23      	ldr	r3, [r4, #80]	; 0x50
 801c2a6:	6960      	ldr	r0, [r4, #20]
 801c2a8:	4631      	mov	r1, r6
 801c2aa:	4798      	blx	r3
 801c2ac:	4681      	mov	r9, r0
 801c2ae:	6160      	str	r0, [r4, #20]
 801c2b0:	2800      	cmp	r0, #0
 801c2b2:	f000 8084 	beq.w	801c3be <rcl_wait_set_resize+0x322>
 801c2b6:	4632      	mov	r2, r6
 801c2b8:	4641      	mov	r1, r8
 801c2ba:	f004 fbeb 	bl	8020a94 <memset>
 801c2be:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 801c2c0:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 801c2c4:	e753      	b.n	801c16e <rcl_wait_set_resize+0xd2>
 801c2c6:	009c      	lsls	r4, r3, #2
 801c2c8:	464a      	mov	r2, r9
 801c2ca:	69a8      	ldr	r0, [r5, #24]
 801c2cc:	4621      	mov	r1, r4
 801c2ce:	47c0      	blx	r8
 801c2d0:	61a8      	str	r0, [r5, #24]
 801c2d2:	bb40      	cbnz	r0, 801c326 <rcl_wait_set_resize+0x28a>
 801c2d4:	200a      	movs	r0, #10
 801c2d6:	b003      	add	sp, #12
 801c2d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c2dc:	00bc      	lsls	r4, r7, #2
 801c2de:	464a      	mov	r2, r9
 801c2e0:	6928      	ldr	r0, [r5, #16]
 801c2e2:	4621      	mov	r1, r4
 801c2e4:	47c0      	blx	r8
 801c2e6:	6128      	str	r0, [r5, #16]
 801c2e8:	2800      	cmp	r0, #0
 801c2ea:	d0f3      	beq.n	801c2d4 <rcl_wait_set_resize+0x238>
 801c2ec:	4622      	mov	r2, r4
 801c2ee:	4631      	mov	r1, r6
 801c2f0:	f004 fbd0 	bl	8020a94 <memset>
 801c2f4:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 801c2f6:	616f      	str	r7, [r5, #20]
 801c2f8:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 801c2fc:	e9d4 a813 	ldrd	sl, r8, [r4, #76]	; 0x4c
 801c300:	e747      	b.n	801c192 <rcl_wait_set_resize+0xf6>
 801c302:	6a28      	ldr	r0, [r5, #32]
 801c304:	b120      	cbz	r0, 801c310 <rcl_wait_set_resize+0x274>
 801c306:	4639      	mov	r1, r7
 801c308:	47c0      	blx	r8
 801c30a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801c30c:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 801c30e:	622b      	str	r3, [r5, #32]
 801c310:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 801c312:	2800      	cmp	r0, #0
 801c314:	f43f af7e 	beq.w	801c214 <rcl_wait_set_resize+0x178>
 801c318:	4639      	mov	r1, r7
 801c31a:	47c0      	blx	r8
 801c31c:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 801c31e:	2300      	movs	r3, #0
 801c320:	e9c4 330a 	strd	r3, r3, [r4, #40]	; 0x28
 801c324:	e776      	b.n	801c214 <rcl_wait_set_resize+0x178>
 801c326:	4622      	mov	r2, r4
 801c328:	4631      	mov	r1, r6
 801c32a:	f004 fbb3 	bl	8020a94 <memset>
 801c32e:	6b2f      	ldr	r7, [r5, #48]	; 0x30
 801c330:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801c332:	464a      	mov	r2, r9
 801c334:	6a38      	ldr	r0, [r7, #32]
 801c336:	4621      	mov	r1, r4
 801c338:	61eb      	str	r3, [r5, #28]
 801c33a:	61fe      	str	r6, [r7, #28]
 801c33c:	47c0      	blx	r8
 801c33e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 801c340:	6238      	str	r0, [r7, #32]
 801c342:	6a1f      	ldr	r7, [r3, #32]
 801c344:	2f00      	cmp	r7, #0
 801c346:	d04a      	beq.n	801c3de <rcl_wait_set_resize+0x342>
 801c348:	4622      	mov	r2, r4
 801c34a:	4631      	mov	r1, r6
 801c34c:	4638      	mov	r0, r7
 801c34e:	f004 fba1 	bl	8020a94 <memset>
 801c352:	6b2c      	ldr	r4, [r5, #48]	; 0x30
 801c354:	e733      	b.n	801c1be <rcl_wait_set_resize+0x122>
 801c356:	009c      	lsls	r4, r3, #2
 801c358:	463a      	mov	r2, r7
 801c35a:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 801c35c:	4621      	mov	r1, r4
 801c35e:	47c8      	blx	r9
 801c360:	62a8      	str	r0, [r5, #40]	; 0x28
 801c362:	2800      	cmp	r0, #0
 801c364:	d0b6      	beq.n	801c2d4 <rcl_wait_set_resize+0x238>
 801c366:	4622      	mov	r2, r4
 801c368:	4631      	mov	r1, r6
 801c36a:	f004 fb93 	bl	8020a94 <memset>
 801c36e:	f8d5 a030 	ldr.w	sl, [r5, #48]	; 0x30
 801c372:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801c374:	463a      	mov	r2, r7
 801c376:	4621      	mov	r1, r4
 801c378:	f8da 0038 	ldr.w	r0, [sl, #56]	; 0x38
 801c37c:	62eb      	str	r3, [r5, #44]	; 0x2c
 801c37e:	f8ca 6034 	str.w	r6, [sl, #52]	; 0x34
 801c382:	47c8      	blx	r9
 801c384:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 801c386:	f8ca 0038 	str.w	r0, [sl, #56]	; 0x38
 801c38a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801c38c:	2b00      	cmp	r3, #0
 801c38e:	d034      	beq.n	801c3fa <rcl_wait_set_resize+0x35e>
 801c390:	4622      	mov	r2, r4
 801c392:	4631      	mov	r1, r6
 801c394:	4618      	mov	r0, r3
 801c396:	f004 fb7d 	bl	8020a94 <memset>
 801c39a:	4630      	mov	r0, r6
 801c39c:	b003      	add	sp, #12
 801c39e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c3a2:	200b      	movs	r0, #11
 801c3a4:	4770      	bx	lr
 801c3a6:	f44f 7061 	mov.w	r0, #900	; 0x384
 801c3aa:	e794      	b.n	801c2d6 <rcl_wait_set_resize+0x23a>
 801c3ac:	6828      	ldr	r0, [r5, #0]
 801c3ae:	4651      	mov	r1, sl
 801c3b0:	9301      	str	r3, [sp, #4]
 801c3b2:	47d8      	blx	fp
 801c3b4:	9b01      	ldr	r3, [sp, #4]
 801c3b6:	200a      	movs	r0, #10
 801c3b8:	e9c5 3300 	strd	r3, r3, [r5]
 801c3bc:	e78b      	b.n	801c2d6 <rcl_wait_set_resize+0x23a>
 801c3be:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 801c3c0:	68a8      	ldr	r0, [r5, #8]
 801c3c2:	6d99      	ldr	r1, [r3, #88]	; 0x58
 801c3c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801c3c6:	4798      	blx	r3
 801c3c8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 801c3ca:	6928      	ldr	r0, [r5, #16]
 801c3cc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801c3ce:	6d99      	ldr	r1, [r3, #88]	; 0x58
 801c3d0:	e9c5 9902 	strd	r9, r9, [r5, #8]
 801c3d4:	4790      	blx	r2
 801c3d6:	200a      	movs	r0, #10
 801c3d8:	e9c5 9904 	strd	r9, r9, [r5, #16]
 801c3dc:	e77b      	b.n	801c2d6 <rcl_wait_set_resize+0x23a>
 801c3de:	69a8      	ldr	r0, [r5, #24]
 801c3e0:	4649      	mov	r1, r9
 801c3e2:	47d0      	blx	sl
 801c3e4:	200a      	movs	r0, #10
 801c3e6:	e9c5 7706 	strd	r7, r7, [r5, #24]
 801c3ea:	e774      	b.n	801c2d6 <rcl_wait_set_resize+0x23a>
 801c3ec:	6a28      	ldr	r0, [r5, #32]
 801c3ee:	4639      	mov	r1, r7
 801c3f0:	47c0      	blx	r8
 801c3f2:	200a      	movs	r0, #10
 801c3f4:	e9c5 4408 	strd	r4, r4, [r5, #32]
 801c3f8:	e76d      	b.n	801c2d6 <rcl_wait_set_resize+0x23a>
 801c3fa:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 801c3fc:	4639      	mov	r1, r7
 801c3fe:	9301      	str	r3, [sp, #4]
 801c400:	47c0      	blx	r8
 801c402:	9b01      	ldr	r3, [sp, #4]
 801c404:	200a      	movs	r0, #10
 801c406:	e9c5 330a 	strd	r3, r3, [r5, #40]	; 0x28
 801c40a:	e764      	b.n	801c2d6 <rcl_wait_set_resize+0x23a>

0801c40c <rcl_wait_set_init>:
 801c40c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c410:	b085      	sub	sp, #20
 801c412:	4605      	mov	r5, r0
 801c414:	460e      	mov	r6, r1
 801c416:	4617      	mov	r7, r2
 801c418:	a812      	add	r0, sp, #72	; 0x48
 801c41a:	4698      	mov	r8, r3
 801c41c:	f8dd 9044 	ldr.w	r9, [sp, #68]	; 0x44
 801c420:	f7f8 fca4 	bl	8014d6c <rcutils_allocator_is_valid>
 801c424:	2d00      	cmp	r5, #0
 801c426:	d072      	beq.n	801c50e <rcl_wait_set_init+0x102>
 801c428:	f080 0001 	eor.w	r0, r0, #1
 801c42c:	b2c0      	uxtb	r0, r0
 801c42e:	2800      	cmp	r0, #0
 801c430:	d16d      	bne.n	801c50e <rcl_wait_set_init+0x102>
 801c432:	f8d5 a030 	ldr.w	sl, [r5, #48]	; 0x30
 801c436:	f1ba 0f00 	cmp.w	sl, #0
 801c43a:	d004      	beq.n	801c446 <rcl_wait_set_init+0x3a>
 801c43c:	2464      	movs	r4, #100	; 0x64
 801c43e:	4620      	mov	r0, r4
 801c440:	b005      	add	sp, #20
 801c442:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c446:	f1b9 0f00 	cmp.w	r9, #0
 801c44a:	d060      	beq.n	801c50e <rcl_wait_set_init+0x102>
 801c44c:	4648      	mov	r0, r9
 801c44e:	f7fe fe8f 	bl	801b170 <rcl_context_is_valid>
 801c452:	2800      	cmp	r0, #0
 801c454:	d068      	beq.n	801c528 <rcl_wait_set_init+0x11c>
 801c456:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801c458:	205c      	movs	r0, #92	; 0x5c
 801c45a:	9916      	ldr	r1, [sp, #88]	; 0x58
 801c45c:	4798      	blx	r3
 801c45e:	6328      	str	r0, [r5, #48]	; 0x30
 801c460:	2800      	cmp	r0, #0
 801c462:	d063      	beq.n	801c52c <rcl_wait_set_init+0x120>
 801c464:	225c      	movs	r2, #92	; 0x5c
 801c466:	4651      	mov	r1, sl
 801c468:	f004 fb14 	bl	8020a94 <memset>
 801c46c:	ac12      	add	r4, sp, #72	; 0x48
 801c46e:	f8d5 b030 	ldr.w	fp, [r5, #48]	; 0x30
 801c472:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	; 0x3c
 801c476:	f10b 0c48 	add.w	ip, fp, #72	; 0x48
 801c47a:	f8cb 9044 	str.w	r9, [fp, #68]	; 0x44
 801c47e:	eb03 0e02 	add.w	lr, r3, r2
 801c482:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801c484:	f8d9 9000 	ldr.w	r9, [r9]
 801c488:	449e      	add	lr, r3
 801c48a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801c48c:	e9cb aa01 	strd	sl, sl, [fp, #4]
 801c490:	e9cb aa04 	strd	sl, sl, [fp, #16]
 801c494:	e9cb aa07 	strd	sl, sl, [fp, #28]
 801c498:	e9cb aa0a 	strd	sl, sl, [fp, #40]	; 0x28
 801c49c:	e9cb aa0d 	strd	sl, sl, [fp, #52]	; 0x34
 801c4a0:	44be      	add	lr, r7
 801c4a2:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801c4a6:	6823      	ldr	r3, [r4, #0]
 801c4a8:	eb0e 0146 	add.w	r1, lr, r6, lsl #1
 801c4ac:	f109 0028 	add.w	r0, r9, #40	; 0x28
 801c4b0:	f8cc 3000 	str.w	r3, [ip]
 801c4b4:	f001 fe6e 	bl	801e194 <rmw_create_wait_set>
 801c4b8:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 801c4ba:	f8cb 003c 	str.w	r0, [fp, #60]	; 0x3c
 801c4be:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 801c4c0:	b350      	cbz	r0, 801c518 <rcl_wait_set_init+0x10c>
 801c4c2:	9c10      	ldr	r4, [sp, #64]	; 0x40
 801c4c4:	4643      	mov	r3, r8
 801c4c6:	463a      	mov	r2, r7
 801c4c8:	4631      	mov	r1, r6
 801c4ca:	9402      	str	r4, [sp, #8]
 801c4cc:	4628      	mov	r0, r5
 801c4ce:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 801c4d0:	9401      	str	r4, [sp, #4]
 801c4d2:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 801c4d4:	9400      	str	r4, [sp, #0]
 801c4d6:	f7ff fde1 	bl	801c09c <rcl_wait_set_resize>
 801c4da:	4604      	mov	r4, r0
 801c4dc:	2800      	cmp	r0, #0
 801c4de:	d0ae      	beq.n	801c43e <rcl_wait_set_init+0x32>
 801c4e0:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 801c4e2:	bb2b      	cbnz	r3, 801c530 <rcl_wait_set_init+0x124>
 801c4e4:	2600      	movs	r6, #0
 801c4e6:	4628      	mov	r0, r5
 801c4e8:	4633      	mov	r3, r6
 801c4ea:	4632      	mov	r2, r6
 801c4ec:	4631      	mov	r1, r6
 801c4ee:	9600      	str	r6, [sp, #0]
 801c4f0:	e9cd 6601 	strd	r6, r6, [sp, #4]
 801c4f4:	f7ff fdd2 	bl	801c09c <rcl_wait_set_resize>
 801c4f8:	6b28      	ldr	r0, [r5, #48]	; 0x30
 801c4fa:	2800      	cmp	r0, #0
 801c4fc:	d09f      	beq.n	801c43e <rcl_wait_set_init+0x32>
 801c4fe:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 801c500:	6d81      	ldr	r1, [r0, #88]	; 0x58
 801c502:	4798      	blx	r3
 801c504:	4620      	mov	r0, r4
 801c506:	632e      	str	r6, [r5, #48]	; 0x30
 801c508:	b005      	add	sp, #20
 801c50a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c50e:	240b      	movs	r4, #11
 801c510:	4620      	mov	r0, r4
 801c512:	b005      	add	sp, #20
 801c514:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c518:	2401      	movs	r4, #1
 801c51a:	f001 fe45 	bl	801e1a8 <rmw_destroy_wait_set>
 801c51e:	2800      	cmp	r0, #0
 801c520:	bf18      	it	ne
 801c522:	f44f 7461 	movne.w	r4, #900	; 0x384
 801c526:	e7dd      	b.n	801c4e4 <rcl_wait_set_init+0xd8>
 801c528:	2465      	movs	r4, #101	; 0x65
 801c52a:	e788      	b.n	801c43e <rcl_wait_set_init+0x32>
 801c52c:	240a      	movs	r4, #10
 801c52e:	e786      	b.n	801c43e <rcl_wait_set_init+0x32>
 801c530:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 801c532:	e7f2      	b.n	801c51a <rcl_wait_set_init+0x10e>

0801c534 <rcl_wait_set_add_guard_condition>:
 801c534:	b318      	cbz	r0, 801c57e <rcl_wait_set_add_guard_condition+0x4a>
 801c536:	b538      	push	{r3, r4, r5, lr}
 801c538:	6b03      	ldr	r3, [r0, #48]	; 0x30
 801c53a:	4604      	mov	r4, r0
 801c53c:	b30b      	cbz	r3, 801c582 <rcl_wait_set_add_guard_condition+0x4e>
 801c53e:	b319      	cbz	r1, 801c588 <rcl_wait_set_add_guard_condition+0x54>
 801c540:	68dd      	ldr	r5, [r3, #12]
 801c542:	68c0      	ldr	r0, [r0, #12]
 801c544:	4285      	cmp	r5, r0
 801c546:	d217      	bcs.n	801c578 <rcl_wait_set_add_guard_condition+0x44>
 801c548:	1c68      	adds	r0, r5, #1
 801c54a:	60d8      	str	r0, [r3, #12]
 801c54c:	68a3      	ldr	r3, [r4, #8]
 801c54e:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
 801c552:	b102      	cbz	r2, 801c556 <rcl_wait_set_add_guard_condition+0x22>
 801c554:	6015      	str	r5, [r2, #0]
 801c556:	4608      	mov	r0, r1
 801c558:	f7fe ff18 	bl	801b38c <rcl_guard_condition_get_rmw_handle>
 801c55c:	b150      	cbz	r0, 801c574 <rcl_wait_set_add_guard_condition+0x40>
 801c55e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801c560:	6842      	ldr	r2, [r0, #4]
 801c562:	2000      	movs	r0, #0
 801c564:	695b      	ldr	r3, [r3, #20]
 801c566:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801c56a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 801c56c:	6913      	ldr	r3, [r2, #16]
 801c56e:	3301      	adds	r3, #1
 801c570:	6113      	str	r3, [r2, #16]
 801c572:	bd38      	pop	{r3, r4, r5, pc}
 801c574:	2001      	movs	r0, #1
 801c576:	bd38      	pop	{r3, r4, r5, pc}
 801c578:	f240 3086 	movw	r0, #902	; 0x386
 801c57c:	bd38      	pop	{r3, r4, r5, pc}
 801c57e:	200b      	movs	r0, #11
 801c580:	4770      	bx	lr
 801c582:	f44f 7061 	mov.w	r0, #900	; 0x384
 801c586:	bd38      	pop	{r3, r4, r5, pc}
 801c588:	200b      	movs	r0, #11
 801c58a:	bd38      	pop	{r3, r4, r5, pc}

0801c58c <rcl_wait_set_add_timer>:
 801c58c:	b328      	cbz	r0, 801c5da <rcl_wait_set_add_timer+0x4e>
 801c58e:	b538      	push	{r3, r4, r5, lr}
 801c590:	6b03      	ldr	r3, [r0, #48]	; 0x30
 801c592:	4604      	mov	r4, r0
 801c594:	b31b      	cbz	r3, 801c5de <rcl_wait_set_add_timer+0x52>
 801c596:	b329      	cbz	r1, 801c5e4 <rcl_wait_set_add_timer+0x58>
 801c598:	6c18      	ldr	r0, [r3, #64]	; 0x40
 801c59a:	6965      	ldr	r5, [r4, #20]
 801c59c:	42a8      	cmp	r0, r5
 801c59e:	d219      	bcs.n	801c5d4 <rcl_wait_set_add_timer+0x48>
 801c5a0:	1c45      	adds	r5, r0, #1
 801c5a2:	641d      	str	r5, [r3, #64]	; 0x40
 801c5a4:	6923      	ldr	r3, [r4, #16]
 801c5a6:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
 801c5aa:	b102      	cbz	r2, 801c5ae <rcl_wait_set_add_timer+0x22>
 801c5ac:	6010      	str	r0, [r2, #0]
 801c5ae:	4608      	mov	r0, r1
 801c5b0:	f7ff fb9a 	bl	801bce8 <rcl_timer_get_guard_condition>
 801c5b4:	b168      	cbz	r0, 801c5d2 <rcl_wait_set_add_timer+0x46>
 801c5b6:	6b22      	ldr	r2, [r4, #48]	; 0x30
 801c5b8:	68e3      	ldr	r3, [r4, #12]
 801c5ba:	6c15      	ldr	r5, [r2, #64]	; 0x40
 801c5bc:	3b01      	subs	r3, #1
 801c5be:	441d      	add	r5, r3
 801c5c0:	f7fe fee4 	bl	801b38c <rcl_guard_condition_get_rmw_handle>
 801c5c4:	b180      	cbz	r0, 801c5e8 <rcl_wait_set_add_timer+0x5c>
 801c5c6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801c5c8:	6842      	ldr	r2, [r0, #4]
 801c5ca:	2000      	movs	r0, #0
 801c5cc:	695b      	ldr	r3, [r3, #20]
 801c5ce:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801c5d2:	bd38      	pop	{r3, r4, r5, pc}
 801c5d4:	f240 3086 	movw	r0, #902	; 0x386
 801c5d8:	bd38      	pop	{r3, r4, r5, pc}
 801c5da:	200b      	movs	r0, #11
 801c5dc:	4770      	bx	lr
 801c5de:	f44f 7061 	mov.w	r0, #900	; 0x384
 801c5e2:	bd38      	pop	{r3, r4, r5, pc}
 801c5e4:	200b      	movs	r0, #11
 801c5e6:	bd38      	pop	{r3, r4, r5, pc}
 801c5e8:	2001      	movs	r0, #1
 801c5ea:	bd38      	pop	{r3, r4, r5, pc}

0801c5ec <rcl_wait_set_add_client>:
 801c5ec:	b318      	cbz	r0, 801c636 <rcl_wait_set_add_client+0x4a>
 801c5ee:	b538      	push	{r3, r4, r5, lr}
 801c5f0:	6b03      	ldr	r3, [r0, #48]	; 0x30
 801c5f2:	4604      	mov	r4, r0
 801c5f4:	b30b      	cbz	r3, 801c63a <rcl_wait_set_add_client+0x4e>
 801c5f6:	b319      	cbz	r1, 801c640 <rcl_wait_set_add_client+0x54>
 801c5f8:	699d      	ldr	r5, [r3, #24]
 801c5fa:	69c0      	ldr	r0, [r0, #28]
 801c5fc:	4285      	cmp	r5, r0
 801c5fe:	d217      	bcs.n	801c630 <rcl_wait_set_add_client+0x44>
 801c600:	1c68      	adds	r0, r5, #1
 801c602:	6198      	str	r0, [r3, #24]
 801c604:	69a3      	ldr	r3, [r4, #24]
 801c606:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
 801c60a:	b102      	cbz	r2, 801c60e <rcl_wait_set_add_client+0x22>
 801c60c:	6015      	str	r5, [r2, #0]
 801c60e:	4608      	mov	r0, r1
 801c610:	f7fe fd00 	bl	801b014 <rcl_client_get_rmw_handle>
 801c614:	b150      	cbz	r0, 801c62c <rcl_wait_set_add_client+0x40>
 801c616:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801c618:	6842      	ldr	r2, [r0, #4]
 801c61a:	2000      	movs	r0, #0
 801c61c:	6a1b      	ldr	r3, [r3, #32]
 801c61e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801c622:	6b22      	ldr	r2, [r4, #48]	; 0x30
 801c624:	69d3      	ldr	r3, [r2, #28]
 801c626:	3301      	adds	r3, #1
 801c628:	61d3      	str	r3, [r2, #28]
 801c62a:	bd38      	pop	{r3, r4, r5, pc}
 801c62c:	2001      	movs	r0, #1
 801c62e:	bd38      	pop	{r3, r4, r5, pc}
 801c630:	f240 3086 	movw	r0, #902	; 0x386
 801c634:	bd38      	pop	{r3, r4, r5, pc}
 801c636:	200b      	movs	r0, #11
 801c638:	4770      	bx	lr
 801c63a:	f44f 7061 	mov.w	r0, #900	; 0x384
 801c63e:	bd38      	pop	{r3, r4, r5, pc}
 801c640:	200b      	movs	r0, #11
 801c642:	bd38      	pop	{r3, r4, r5, pc}

0801c644 <rcl_wait_set_add_service>:
 801c644:	b318      	cbz	r0, 801c68e <rcl_wait_set_add_service+0x4a>
 801c646:	b538      	push	{r3, r4, r5, lr}
 801c648:	6b03      	ldr	r3, [r0, #48]	; 0x30
 801c64a:	4604      	mov	r4, r0
 801c64c:	b30b      	cbz	r3, 801c692 <rcl_wait_set_add_service+0x4e>
 801c64e:	b319      	cbz	r1, 801c698 <rcl_wait_set_add_service+0x54>
 801c650:	6a5d      	ldr	r5, [r3, #36]	; 0x24
 801c652:	6a40      	ldr	r0, [r0, #36]	; 0x24
 801c654:	4285      	cmp	r5, r0
 801c656:	d217      	bcs.n	801c688 <rcl_wait_set_add_service+0x44>
 801c658:	1c68      	adds	r0, r5, #1
 801c65a:	6258      	str	r0, [r3, #36]	; 0x24
 801c65c:	6a23      	ldr	r3, [r4, #32]
 801c65e:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
 801c662:	b102      	cbz	r2, 801c666 <rcl_wait_set_add_service+0x22>
 801c664:	6015      	str	r5, [r2, #0]
 801c666:	4608      	mov	r0, r1
 801c668:	f7f7 f9f8 	bl	8013a5c <rcl_service_get_rmw_handle>
 801c66c:	b150      	cbz	r0, 801c684 <rcl_wait_set_add_service+0x40>
 801c66e:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801c670:	6842      	ldr	r2, [r0, #4]
 801c672:	2000      	movs	r0, #0
 801c674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801c676:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801c67a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 801c67c:	6a93      	ldr	r3, [r2, #40]	; 0x28
 801c67e:	3301      	adds	r3, #1
 801c680:	6293      	str	r3, [r2, #40]	; 0x28
 801c682:	bd38      	pop	{r3, r4, r5, pc}
 801c684:	2001      	movs	r0, #1
 801c686:	bd38      	pop	{r3, r4, r5, pc}
 801c688:	f240 3086 	movw	r0, #902	; 0x386
 801c68c:	bd38      	pop	{r3, r4, r5, pc}
 801c68e:	200b      	movs	r0, #11
 801c690:	4770      	bx	lr
 801c692:	f44f 7061 	mov.w	r0, #900	; 0x384
 801c696:	bd38      	pop	{r3, r4, r5, pc}
 801c698:	200b      	movs	r0, #11
 801c69a:	bd38      	pop	{r3, r4, r5, pc}
 801c69c:	0000      	movs	r0, r0
	...

0801c6a0 <rcl_wait>:
 801c6a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c6a4:	ed2d 8b02 	vpush	{d8}
 801c6a8:	b08d      	sub	sp, #52	; 0x34
 801c6aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801c6ae:	2800      	cmp	r0, #0
 801c6b0:	f000 814f 	beq.w	801c952 <rcl_wait+0x2b2>
 801c6b4:	6b06      	ldr	r6, [r0, #48]	; 0x30
 801c6b6:	4605      	mov	r5, r0
 801c6b8:	2e00      	cmp	r6, #0
 801c6ba:	f000 811a 	beq.w	801c8f2 <rcl_wait+0x252>
 801c6be:	6843      	ldr	r3, [r0, #4]
 801c6c0:	b983      	cbnz	r3, 801c6e4 <rcl_wait+0x44>
 801c6c2:	68eb      	ldr	r3, [r5, #12]
 801c6c4:	b973      	cbnz	r3, 801c6e4 <rcl_wait+0x44>
 801c6c6:	696b      	ldr	r3, [r5, #20]
 801c6c8:	b963      	cbnz	r3, 801c6e4 <rcl_wait+0x44>
 801c6ca:	69eb      	ldr	r3, [r5, #28]
 801c6cc:	b953      	cbnz	r3, 801c6e4 <rcl_wait+0x44>
 801c6ce:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801c6d0:	b943      	cbnz	r3, 801c6e4 <rcl_wait+0x44>
 801c6d2:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 801c6d4:	b933      	cbnz	r3, 801c6e4 <rcl_wait+0x44>
 801c6d6:	f240 3085 	movw	r0, #901	; 0x385
 801c6da:	b00d      	add	sp, #52	; 0x34
 801c6dc:	ecbd 8b02 	vpop	{d8}
 801c6e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c6e4:	9b04      	ldr	r3, [sp, #16]
 801c6e6:	6c32      	ldr	r2, [r6, #64]	; 0x40
 801c6e8:	2b01      	cmp	r3, #1
 801c6ea:	9b05      	ldr	r3, [sp, #20]
 801c6ec:	f173 0300 	sbcs.w	r3, r3, #0
 801c6f0:	f2c0 80f8 	blt.w	801c8e4 <rcl_wait+0x244>
 801c6f4:	e9dd 8704 	ldrd	r8, r7, [sp, #16]
 801c6f8:	2a00      	cmp	r2, #0
 801c6fa:	f000 810f 	beq.w	801c91c <rcl_wait+0x27c>
 801c6fe:	2400      	movs	r4, #0
 801c700:	4613      	mov	r3, r2
 801c702:	f240 3921 	movw	r9, #801	; 0x321
 801c706:	4632      	mov	r2, r6
 801c708:	46a2      	mov	sl, r4
 801c70a:	46a3      	mov	fp, r4
 801c70c:	ed9f 8b98 	vldr	d8, [pc, #608]	; 801c970 <rcl_wait+0x2d0>
 801c710:	e014      	b.n	801c73c <rcl_wait+0x9c>
 801c712:	2800      	cmp	r0, #0
 801c714:	d1e1      	bne.n	801c6da <rcl_wait+0x3a>
 801c716:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 801c71a:	4542      	cmp	r2, r8
 801c71c:	eb73 0107 	sbcs.w	r1, r3, r7
 801c720:	da03      	bge.n	801c72a <rcl_wait+0x8a>
 801c722:	4690      	mov	r8, r2
 801c724:	461f      	mov	r7, r3
 801c726:	f04f 0b01 	mov.w	fp, #1
 801c72a:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 801c72c:	6c13      	ldr	r3, [r2, #64]	; 0x40
 801c72e:	3401      	adds	r4, #1
 801c730:	f14a 0a00 	adc.w	sl, sl, #0
 801c734:	429c      	cmp	r4, r3
 801c736:	f17a 0100 	sbcs.w	r1, sl, #0
 801c73a:	d228      	bcs.n	801c78e <rcl_wait+0xee>
 801c73c:	6928      	ldr	r0, [r5, #16]
 801c73e:	a908      	add	r1, sp, #32
 801c740:	00a6      	lsls	r6, r4, #2
 801c742:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 801c746:	2800      	cmp	r0, #0
 801c748:	d0f1      	beq.n	801c72e <rcl_wait+0x8e>
 801c74a:	68eb      	ldr	r3, [r5, #12]
 801c74c:	f8d2 c014 	ldr.w	ip, [r2, #20]
 801c750:	4423      	add	r3, r4
 801c752:	f85c e023 	ldr.w	lr, [ip, r3, lsl #2]
 801c756:	f1be 0f00 	cmp.w	lr, #0
 801c75a:	d006      	beq.n	801c76a <rcl_wait+0xca>
 801c75c:	6913      	ldr	r3, [r2, #16]
 801c75e:	f84c e023 	str.w	lr, [ip, r3, lsl #2]
 801c762:	3301      	adds	r3, #1
 801c764:	6113      	str	r3, [r2, #16]
 801c766:	692b      	ldr	r3, [r5, #16]
 801c768:	5998      	ldr	r0, [r3, r6]
 801c76a:	ed8d 8b08 	vstr	d8, [sp, #32]
 801c76e:	f7ff fa89 	bl	801bc84 <rcl_timer_get_time_until_next_call>
 801c772:	4548      	cmp	r0, r9
 801c774:	d1cd      	bne.n	801c712 <rcl_wait+0x72>
 801c776:	692b      	ldr	r3, [r5, #16]
 801c778:	2200      	movs	r2, #0
 801c77a:	3401      	adds	r4, #1
 801c77c:	519a      	str	r2, [r3, r6]
 801c77e:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 801c780:	f14a 0a00 	adc.w	sl, sl, #0
 801c784:	6c13      	ldr	r3, [r2, #64]	; 0x40
 801c786:	429c      	cmp	r4, r3
 801c788:	f17a 0100 	sbcs.w	r1, sl, #0
 801c78c:	d3d6      	bcc.n	801c73c <rcl_wait+0x9c>
 801c78e:	4659      	mov	r1, fp
 801c790:	4616      	mov	r6, r2
 801c792:	e9dd 3204 	ldrd	r3, r2, [sp, #16]
 801c796:	4313      	orrs	r3, r2
 801c798:	f040 80b4 	bne.w	801c904 <rcl_wait+0x264>
 801c79c:	2300      	movs	r3, #0
 801c79e:	2200      	movs	r2, #0
 801c7a0:	460c      	mov	r4, r1
 801c7a2:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801c7a6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801c7aa:	ab08      	add	r3, sp, #32
 801c7ac:	9302      	str	r3, [sp, #8]
 801c7ae:	f106 0334 	add.w	r3, r6, #52	; 0x34
 801c7b2:	6bf2      	ldr	r2, [r6, #60]	; 0x3c
 801c7b4:	f106 0110 	add.w	r1, r6, #16
 801c7b8:	9300      	str	r3, [sp, #0]
 801c7ba:	1d30      	adds	r0, r6, #4
 801c7bc:	f106 031c 	add.w	r3, r6, #28
 801c7c0:	9201      	str	r2, [sp, #4]
 801c7c2:	f106 0228 	add.w	r2, r6, #40	; 0x28
 801c7c6:	f001 fb81 	bl	801decc <rmw_wait>
 801c7ca:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 801c7cc:	4680      	mov	r8, r0
 801c7ce:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 801c7d0:	b1e2      	cbz	r2, 801c80c <rcl_wait+0x16c>
 801c7d2:	f04f 0900 	mov.w	r9, #0
 801c7d6:	464f      	mov	r7, r9
 801c7d8:	692a      	ldr	r2, [r5, #16]
 801c7da:	f10d 011f 	add.w	r1, sp, #31
 801c7de:	ea4f 0689 	mov.w	r6, r9, lsl #2
 801c7e2:	f852 0029 	ldr.w	r0, [r2, r9, lsl #2]
 801c7e6:	b160      	cbz	r0, 801c802 <rcl_wait+0x162>
 801c7e8:	f88d 701f 	strb.w	r7, [sp, #31]
 801c7ec:	f7ff fa0e 	bl	801bc0c <rcl_timer_is_ready>
 801c7f0:	2800      	cmp	r0, #0
 801c7f2:	f47f af72 	bne.w	801c6da <rcl_wait+0x3a>
 801c7f6:	f89d 301f 	ldrb.w	r3, [sp, #31]
 801c7fa:	b90b      	cbnz	r3, 801c800 <rcl_wait+0x160>
 801c7fc:	692a      	ldr	r2, [r5, #16]
 801c7fe:	5193      	str	r3, [r2, r6]
 801c800:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 801c802:	f109 0901 	add.w	r9, r9, #1
 801c806:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 801c808:	454a      	cmp	r2, r9
 801c80a:	d8e5      	bhi.n	801c7d8 <rcl_wait+0x138>
 801c80c:	f038 0002 	bics.w	r0, r8, #2
 801c810:	d176      	bne.n	801c900 <rcl_wait+0x260>
 801c812:	686f      	ldr	r7, [r5, #4]
 801c814:	b17f      	cbz	r7, 801c836 <rcl_wait+0x196>
 801c816:	4602      	mov	r2, r0
 801c818:	e002      	b.n	801c820 <rcl_wait+0x180>
 801c81a:	3201      	adds	r2, #1
 801c81c:	42ba      	cmp	r2, r7
 801c81e:	d00a      	beq.n	801c836 <rcl_wait+0x196>
 801c820:	6899      	ldr	r1, [r3, #8]
 801c822:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801c826:	2900      	cmp	r1, #0
 801c828:	d1f7      	bne.n	801c81a <rcl_wait+0x17a>
 801c82a:	682e      	ldr	r6, [r5, #0]
 801c82c:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
 801c830:	3201      	adds	r2, #1
 801c832:	42ba      	cmp	r2, r7
 801c834:	d1f4      	bne.n	801c820 <rcl_wait+0x180>
 801c836:	68ef      	ldr	r7, [r5, #12]
 801c838:	b17f      	cbz	r7, 801c85a <rcl_wait+0x1ba>
 801c83a:	2200      	movs	r2, #0
 801c83c:	e002      	b.n	801c844 <rcl_wait+0x1a4>
 801c83e:	3201      	adds	r2, #1
 801c840:	42ba      	cmp	r2, r7
 801c842:	d00a      	beq.n	801c85a <rcl_wait+0x1ba>
 801c844:	6959      	ldr	r1, [r3, #20]
 801c846:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801c84a:	2900      	cmp	r1, #0
 801c84c:	d1f7      	bne.n	801c83e <rcl_wait+0x19e>
 801c84e:	68ae      	ldr	r6, [r5, #8]
 801c850:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
 801c854:	3201      	adds	r2, #1
 801c856:	42ba      	cmp	r2, r7
 801c858:	d1f4      	bne.n	801c844 <rcl_wait+0x1a4>
 801c85a:	69ef      	ldr	r7, [r5, #28]
 801c85c:	b17f      	cbz	r7, 801c87e <rcl_wait+0x1de>
 801c85e:	2200      	movs	r2, #0
 801c860:	e002      	b.n	801c868 <rcl_wait+0x1c8>
 801c862:	3201      	adds	r2, #1
 801c864:	42ba      	cmp	r2, r7
 801c866:	d00a      	beq.n	801c87e <rcl_wait+0x1de>
 801c868:	6a19      	ldr	r1, [r3, #32]
 801c86a:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801c86e:	2900      	cmp	r1, #0
 801c870:	d1f7      	bne.n	801c862 <rcl_wait+0x1c2>
 801c872:	69ae      	ldr	r6, [r5, #24]
 801c874:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
 801c878:	3201      	adds	r2, #1
 801c87a:	42ba      	cmp	r2, r7
 801c87c:	d1f4      	bne.n	801c868 <rcl_wait+0x1c8>
 801c87e:	6a6f      	ldr	r7, [r5, #36]	; 0x24
 801c880:	b17f      	cbz	r7, 801c8a2 <rcl_wait+0x202>
 801c882:	2200      	movs	r2, #0
 801c884:	e002      	b.n	801c88c <rcl_wait+0x1ec>
 801c886:	3201      	adds	r2, #1
 801c888:	42ba      	cmp	r2, r7
 801c88a:	d00a      	beq.n	801c8a2 <rcl_wait+0x202>
 801c88c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 801c88e:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801c892:	2900      	cmp	r1, #0
 801c894:	d1f7      	bne.n	801c886 <rcl_wait+0x1e6>
 801c896:	6a2e      	ldr	r6, [r5, #32]
 801c898:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
 801c89c:	3201      	adds	r2, #1
 801c89e:	42ba      	cmp	r2, r7
 801c8a0:	d1f4      	bne.n	801c88c <rcl_wait+0x1ec>
 801c8a2:	6aef      	ldr	r7, [r5, #44]	; 0x2c
 801c8a4:	b17f      	cbz	r7, 801c8c6 <rcl_wait+0x226>
 801c8a6:	2200      	movs	r2, #0
 801c8a8:	e002      	b.n	801c8b0 <rcl_wait+0x210>
 801c8aa:	3201      	adds	r2, #1
 801c8ac:	42ba      	cmp	r2, r7
 801c8ae:	d00a      	beq.n	801c8c6 <rcl_wait+0x226>
 801c8b0:	6b99      	ldr	r1, [r3, #56]	; 0x38
 801c8b2:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
 801c8b6:	2900      	cmp	r1, #0
 801c8b8:	d1f7      	bne.n	801c8aa <rcl_wait+0x20a>
 801c8ba:	6aae      	ldr	r6, [r5, #40]	; 0x28
 801c8bc:	f846 1022 	str.w	r1, [r6, r2, lsl #2]
 801c8c0:	3201      	adds	r2, #1
 801c8c2:	42ba      	cmp	r2, r7
 801c8c4:	d1f4      	bne.n	801c8b0 <rcl_wait+0x210>
 801c8c6:	f1b8 0f02 	cmp.w	r8, #2
 801c8ca:	f47f af06 	bne.w	801c6da <rcl_wait+0x3a>
 801c8ce:	f084 0301 	eor.w	r3, r4, #1
 801c8d2:	b2db      	uxtb	r3, r3
 801c8d4:	2b00      	cmp	r3, #0
 801c8d6:	bf18      	it	ne
 801c8d8:	2002      	movne	r0, #2
 801c8da:	b00d      	add	sp, #52	; 0x34
 801c8dc:	ecbd 8b02 	vpop	{d8}
 801c8e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c8e4:	2a00      	cmp	r2, #0
 801c8e6:	d03a      	beq.n	801c95e <rcl_wait+0x2be>
 801c8e8:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 801c8ec:	f06f 4700 	mvn.w	r7, #2147483648	; 0x80000000
 801c8f0:	e705      	b.n	801c6fe <rcl_wait+0x5e>
 801c8f2:	f44f 7061 	mov.w	r0, #900	; 0x384
 801c8f6:	b00d      	add	sp, #52	; 0x34
 801c8f8:	ecbd 8b02 	vpop	{d8}
 801c8fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c900:	2001      	movs	r0, #1
 801c902:	e6ea      	b.n	801c6da <rcl_wait+0x3a>
 801c904:	9b04      	ldr	r3, [sp, #16]
 801c906:	460c      	mov	r4, r1
 801c908:	2b01      	cmp	r3, #1
 801c90a:	9b05      	ldr	r3, [sp, #20]
 801c90c:	f173 0300 	sbcs.w	r3, r3, #0
 801c910:	bfa8      	it	ge
 801c912:	f044 0401 	orrge.w	r4, r4, #1
 801c916:	b914      	cbnz	r4, 801c91e <rcl_wait+0x27e>
 801c918:	4623      	mov	r3, r4
 801c91a:	e747      	b.n	801c7ac <rcl_wait+0x10c>
 801c91c:	4611      	mov	r1, r2
 801c91e:	2f00      	cmp	r7, #0
 801c920:	da02      	bge.n	801c928 <rcl_wait+0x288>
 801c922:	f04f 0800 	mov.w	r8, #0
 801c926:	4647      	mov	r7, r8
 801c928:	460c      	mov	r4, r1
 801c92a:	4640      	mov	r0, r8
 801c92c:	4639      	mov	r1, r7
 801c92e:	a312      	add	r3, pc, #72	; (adr r3, 801c978 <rcl_wait+0x2d8>)
 801c930:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c934:	f7e3 fea8 	bl	8000688 <__aeabi_ldivmod>
 801c938:	a30f      	add	r3, pc, #60	; (adr r3, 801c978 <rcl_wait+0x2d8>)
 801c93a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c93e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801c942:	4640      	mov	r0, r8
 801c944:	4639      	mov	r1, r7
 801c946:	f7e3 fe9f 	bl	8000688 <__aeabi_ldivmod>
 801c94a:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 801c94e:	ab08      	add	r3, sp, #32
 801c950:	e72c      	b.n	801c7ac <rcl_wait+0x10c>
 801c952:	200b      	movs	r0, #11
 801c954:	b00d      	add	sp, #52	; 0x34
 801c956:	ecbd 8b02 	vpop	{d8}
 801c95a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c95e:	4611      	mov	r1, r2
 801c960:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 801c964:	f06f 4700 	mvn.w	r7, #2147483648	; 0x80000000
 801c968:	e713      	b.n	801c792 <rcl_wait+0xf2>
 801c96a:	bf00      	nop
 801c96c:	f3af 8000 	nop.w
 801c970:	ffffffff 	.word	0xffffffff
 801c974:	7fffffff 	.word	0x7fffffff
 801c978:	3b9aca00 	.word	0x3b9aca00
 801c97c:	00000000 	.word	0x00000000

0801c980 <rcl_action_take_goal_response>:
 801c980:	2800      	cmp	r0, #0
 801c982:	d039      	beq.n	801c9f8 <rcl_action_take_goal_response+0x78>
 801c984:	b570      	push	{r4, r5, r6, lr}
 801c986:	4604      	mov	r4, r0
 801c988:	6800      	ldr	r0, [r0, #0]
 801c98a:	b380      	cbz	r0, 801c9ee <rcl_action_take_goal_response+0x6e>
 801c98c:	460e      	mov	r6, r1
 801c98e:	4615      	mov	r5, r2
 801c990:	f7fe fbc6 	bl	801b120 <rcl_client_is_valid>
 801c994:	b330      	cbz	r0, 801c9e4 <rcl_action_take_goal_response+0x64>
 801c996:	6820      	ldr	r0, [r4, #0]
 801c998:	3004      	adds	r0, #4
 801c99a:	f7fe fbc1 	bl	801b120 <rcl_client_is_valid>
 801c99e:	b308      	cbz	r0, 801c9e4 <rcl_action_take_goal_response+0x64>
 801c9a0:	6820      	ldr	r0, [r4, #0]
 801c9a2:	3008      	adds	r0, #8
 801c9a4:	f7fe fbbc 	bl	801b120 <rcl_client_is_valid>
 801c9a8:	b1e0      	cbz	r0, 801c9e4 <rcl_action_take_goal_response+0x64>
 801c9aa:	6820      	ldr	r0, [r4, #0]
 801c9ac:	300c      	adds	r0, #12
 801c9ae:	f7f7 f9fb 	bl	8013da8 <rcl_subscription_is_valid>
 801c9b2:	b1b8      	cbz	r0, 801c9e4 <rcl_action_take_goal_response+0x64>
 801c9b4:	6820      	ldr	r0, [r4, #0]
 801c9b6:	3010      	adds	r0, #16
 801c9b8:	f7f7 f9f6 	bl	8013da8 <rcl_subscription_is_valid>
 801c9bc:	b190      	cbz	r0, 801c9e4 <rcl_action_take_goal_response+0x64>
 801c9be:	b1cd      	cbz	r5, 801c9f4 <rcl_action_take_goal_response+0x74>
 801c9c0:	b1c6      	cbz	r6, 801c9f4 <rcl_action_take_goal_response+0x74>
 801c9c2:	462a      	mov	r2, r5
 801c9c4:	4631      	mov	r1, r6
 801c9c6:	6820      	ldr	r0, [r4, #0]
 801c9c8:	f7fe fb62 	bl	801b090 <rcl_take_response>
 801c9cc:	b148      	cbz	r0, 801c9e2 <rcl_action_take_goal_response+0x62>
 801c9ce:	280a      	cmp	r0, #10
 801c9d0:	d007      	beq.n	801c9e2 <rcl_action_take_goal_response+0x62>
 801c9d2:	f240 12f5 	movw	r2, #501	; 0x1f5
 801c9d6:	f640 0337 	movw	r3, #2103	; 0x837
 801c9da:	4290      	cmp	r0, r2
 801c9dc:	bf0c      	ite	eq
 801c9de:	4618      	moveq	r0, r3
 801c9e0:	2001      	movne	r0, #1
 801c9e2:	bd70      	pop	{r4, r5, r6, pc}
 801c9e4:	f7f8 fa00 	bl	8014de8 <rcutils_reset_error>
 801c9e8:	f640 0036 	movw	r0, #2102	; 0x836
 801c9ec:	bd70      	pop	{r4, r5, r6, pc}
 801c9ee:	f640 0036 	movw	r0, #2102	; 0x836
 801c9f2:	bd70      	pop	{r4, r5, r6, pc}
 801c9f4:	200b      	movs	r0, #11
 801c9f6:	bd70      	pop	{r4, r5, r6, pc}
 801c9f8:	f640 0036 	movw	r0, #2102	; 0x836
 801c9fc:	4770      	bx	lr
 801c9fe:	bf00      	nop

0801ca00 <rcl_action_send_result_request>:
 801ca00:	b390      	cbz	r0, 801ca68 <rcl_action_send_result_request+0x68>
 801ca02:	b570      	push	{r4, r5, r6, lr}
 801ca04:	4604      	mov	r4, r0
 801ca06:	6800      	ldr	r0, [r0, #0]
 801ca08:	b348      	cbz	r0, 801ca5e <rcl_action_send_result_request+0x5e>
 801ca0a:	460e      	mov	r6, r1
 801ca0c:	4615      	mov	r5, r2
 801ca0e:	f7fe fb87 	bl	801b120 <rcl_client_is_valid>
 801ca12:	b1f8      	cbz	r0, 801ca54 <rcl_action_send_result_request+0x54>
 801ca14:	6820      	ldr	r0, [r4, #0]
 801ca16:	3004      	adds	r0, #4
 801ca18:	f7fe fb82 	bl	801b120 <rcl_client_is_valid>
 801ca1c:	b1d0      	cbz	r0, 801ca54 <rcl_action_send_result_request+0x54>
 801ca1e:	6820      	ldr	r0, [r4, #0]
 801ca20:	3008      	adds	r0, #8
 801ca22:	f7fe fb7d 	bl	801b120 <rcl_client_is_valid>
 801ca26:	b1a8      	cbz	r0, 801ca54 <rcl_action_send_result_request+0x54>
 801ca28:	6820      	ldr	r0, [r4, #0]
 801ca2a:	300c      	adds	r0, #12
 801ca2c:	f7f7 f9bc 	bl	8013da8 <rcl_subscription_is_valid>
 801ca30:	b180      	cbz	r0, 801ca54 <rcl_action_send_result_request+0x54>
 801ca32:	6820      	ldr	r0, [r4, #0]
 801ca34:	3010      	adds	r0, #16
 801ca36:	f7f7 f9b7 	bl	8013da8 <rcl_subscription_is_valid>
 801ca3a:	b158      	cbz	r0, 801ca54 <rcl_action_send_result_request+0x54>
 801ca3c:	b195      	cbz	r5, 801ca64 <rcl_action_send_result_request+0x64>
 801ca3e:	b18e      	cbz	r6, 801ca64 <rcl_action_send_result_request+0x64>
 801ca40:	6820      	ldr	r0, [r4, #0]
 801ca42:	462a      	mov	r2, r5
 801ca44:	4631      	mov	r1, r6
 801ca46:	3008      	adds	r0, #8
 801ca48:	f7fe faea 	bl	801b020 <rcl_send_request>
 801ca4c:	3800      	subs	r0, #0
 801ca4e:	bf18      	it	ne
 801ca50:	2001      	movne	r0, #1
 801ca52:	bd70      	pop	{r4, r5, r6, pc}
 801ca54:	f7f8 f9c8 	bl	8014de8 <rcutils_reset_error>
 801ca58:	f640 0036 	movw	r0, #2102	; 0x836
 801ca5c:	bd70      	pop	{r4, r5, r6, pc}
 801ca5e:	f640 0036 	movw	r0, #2102	; 0x836
 801ca62:	bd70      	pop	{r4, r5, r6, pc}
 801ca64:	200b      	movs	r0, #11
 801ca66:	bd70      	pop	{r4, r5, r6, pc}
 801ca68:	f640 0036 	movw	r0, #2102	; 0x836
 801ca6c:	4770      	bx	lr
 801ca6e:	bf00      	nop

0801ca70 <rcl_action_take_result_response>:
 801ca70:	2800      	cmp	r0, #0
 801ca72:	d03a      	beq.n	801caea <rcl_action_take_result_response+0x7a>
 801ca74:	b570      	push	{r4, r5, r6, lr}
 801ca76:	4604      	mov	r4, r0
 801ca78:	6800      	ldr	r0, [r0, #0]
 801ca7a:	b388      	cbz	r0, 801cae0 <rcl_action_take_result_response+0x70>
 801ca7c:	460e      	mov	r6, r1
 801ca7e:	4615      	mov	r5, r2
 801ca80:	f7fe fb4e 	bl	801b120 <rcl_client_is_valid>
 801ca84:	b338      	cbz	r0, 801cad6 <rcl_action_take_result_response+0x66>
 801ca86:	6820      	ldr	r0, [r4, #0]
 801ca88:	3004      	adds	r0, #4
 801ca8a:	f7fe fb49 	bl	801b120 <rcl_client_is_valid>
 801ca8e:	b310      	cbz	r0, 801cad6 <rcl_action_take_result_response+0x66>
 801ca90:	6820      	ldr	r0, [r4, #0]
 801ca92:	3008      	adds	r0, #8
 801ca94:	f7fe fb44 	bl	801b120 <rcl_client_is_valid>
 801ca98:	b1e8      	cbz	r0, 801cad6 <rcl_action_take_result_response+0x66>
 801ca9a:	6820      	ldr	r0, [r4, #0]
 801ca9c:	300c      	adds	r0, #12
 801ca9e:	f7f7 f983 	bl	8013da8 <rcl_subscription_is_valid>
 801caa2:	b1c0      	cbz	r0, 801cad6 <rcl_action_take_result_response+0x66>
 801caa4:	6820      	ldr	r0, [r4, #0]
 801caa6:	3010      	adds	r0, #16
 801caa8:	f7f7 f97e 	bl	8013da8 <rcl_subscription_is_valid>
 801caac:	b198      	cbz	r0, 801cad6 <rcl_action_take_result_response+0x66>
 801caae:	b1d5      	cbz	r5, 801cae6 <rcl_action_take_result_response+0x76>
 801cab0:	b1ce      	cbz	r6, 801cae6 <rcl_action_take_result_response+0x76>
 801cab2:	6820      	ldr	r0, [r4, #0]
 801cab4:	462a      	mov	r2, r5
 801cab6:	4631      	mov	r1, r6
 801cab8:	3008      	adds	r0, #8
 801caba:	f7fe fae9 	bl	801b090 <rcl_take_response>
 801cabe:	b148      	cbz	r0, 801cad4 <rcl_action_take_result_response+0x64>
 801cac0:	280a      	cmp	r0, #10
 801cac2:	d007      	beq.n	801cad4 <rcl_action_take_result_response+0x64>
 801cac4:	f240 12f5 	movw	r2, #501	; 0x1f5
 801cac8:	f640 0337 	movw	r3, #2103	; 0x837
 801cacc:	4290      	cmp	r0, r2
 801cace:	bf0c      	ite	eq
 801cad0:	4618      	moveq	r0, r3
 801cad2:	2001      	movne	r0, #1
 801cad4:	bd70      	pop	{r4, r5, r6, pc}
 801cad6:	f7f8 f987 	bl	8014de8 <rcutils_reset_error>
 801cada:	f640 0036 	movw	r0, #2102	; 0x836
 801cade:	bd70      	pop	{r4, r5, r6, pc}
 801cae0:	f640 0036 	movw	r0, #2102	; 0x836
 801cae4:	bd70      	pop	{r4, r5, r6, pc}
 801cae6:	200b      	movs	r0, #11
 801cae8:	bd70      	pop	{r4, r5, r6, pc}
 801caea:	f640 0036 	movw	r0, #2102	; 0x836
 801caee:	4770      	bx	lr

0801caf0 <rcl_action_take_cancel_response>:
 801caf0:	2800      	cmp	r0, #0
 801caf2:	d03a      	beq.n	801cb6a <rcl_action_take_cancel_response+0x7a>
 801caf4:	b570      	push	{r4, r5, r6, lr}
 801caf6:	4604      	mov	r4, r0
 801caf8:	6800      	ldr	r0, [r0, #0]
 801cafa:	b388      	cbz	r0, 801cb60 <rcl_action_take_cancel_response+0x70>
 801cafc:	460e      	mov	r6, r1
 801cafe:	4615      	mov	r5, r2
 801cb00:	f7fe fb0e 	bl	801b120 <rcl_client_is_valid>
 801cb04:	b338      	cbz	r0, 801cb56 <rcl_action_take_cancel_response+0x66>
 801cb06:	6820      	ldr	r0, [r4, #0]
 801cb08:	3004      	adds	r0, #4
 801cb0a:	f7fe fb09 	bl	801b120 <rcl_client_is_valid>
 801cb0e:	b310      	cbz	r0, 801cb56 <rcl_action_take_cancel_response+0x66>
 801cb10:	6820      	ldr	r0, [r4, #0]
 801cb12:	3008      	adds	r0, #8
 801cb14:	f7fe fb04 	bl	801b120 <rcl_client_is_valid>
 801cb18:	b1e8      	cbz	r0, 801cb56 <rcl_action_take_cancel_response+0x66>
 801cb1a:	6820      	ldr	r0, [r4, #0]
 801cb1c:	300c      	adds	r0, #12
 801cb1e:	f7f7 f943 	bl	8013da8 <rcl_subscription_is_valid>
 801cb22:	b1c0      	cbz	r0, 801cb56 <rcl_action_take_cancel_response+0x66>
 801cb24:	6820      	ldr	r0, [r4, #0]
 801cb26:	3010      	adds	r0, #16
 801cb28:	f7f7 f93e 	bl	8013da8 <rcl_subscription_is_valid>
 801cb2c:	b198      	cbz	r0, 801cb56 <rcl_action_take_cancel_response+0x66>
 801cb2e:	b1d5      	cbz	r5, 801cb66 <rcl_action_take_cancel_response+0x76>
 801cb30:	b1ce      	cbz	r6, 801cb66 <rcl_action_take_cancel_response+0x76>
 801cb32:	6820      	ldr	r0, [r4, #0]
 801cb34:	462a      	mov	r2, r5
 801cb36:	4631      	mov	r1, r6
 801cb38:	3004      	adds	r0, #4
 801cb3a:	f7fe faa9 	bl	801b090 <rcl_take_response>
 801cb3e:	b148      	cbz	r0, 801cb54 <rcl_action_take_cancel_response+0x64>
 801cb40:	280a      	cmp	r0, #10
 801cb42:	d007      	beq.n	801cb54 <rcl_action_take_cancel_response+0x64>
 801cb44:	f240 12f5 	movw	r2, #501	; 0x1f5
 801cb48:	f640 0337 	movw	r3, #2103	; 0x837
 801cb4c:	4290      	cmp	r0, r2
 801cb4e:	bf0c      	ite	eq
 801cb50:	4618      	moveq	r0, r3
 801cb52:	2001      	movne	r0, #1
 801cb54:	bd70      	pop	{r4, r5, r6, pc}
 801cb56:	f7f8 f947 	bl	8014de8 <rcutils_reset_error>
 801cb5a:	f640 0036 	movw	r0, #2102	; 0x836
 801cb5e:	bd70      	pop	{r4, r5, r6, pc}
 801cb60:	f640 0036 	movw	r0, #2102	; 0x836
 801cb64:	bd70      	pop	{r4, r5, r6, pc}
 801cb66:	200b      	movs	r0, #11
 801cb68:	bd70      	pop	{r4, r5, r6, pc}
 801cb6a:	f640 0036 	movw	r0, #2102	; 0x836
 801cb6e:	4770      	bx	lr

0801cb70 <rcl_action_take_feedback>:
 801cb70:	2800      	cmp	r0, #0
 801cb72:	d038      	beq.n	801cbe6 <rcl_action_take_feedback+0x76>
 801cb74:	b530      	push	{r4, r5, lr}
 801cb76:	4604      	mov	r4, r0
 801cb78:	6800      	ldr	r0, [r0, #0]
 801cb7a:	b091      	sub	sp, #68	; 0x44
 801cb7c:	b378      	cbz	r0, 801cbde <rcl_action_take_feedback+0x6e>
 801cb7e:	460d      	mov	r5, r1
 801cb80:	f7fe face 	bl	801b120 <rcl_client_is_valid>
 801cb84:	b328      	cbz	r0, 801cbd2 <rcl_action_take_feedback+0x62>
 801cb86:	6820      	ldr	r0, [r4, #0]
 801cb88:	3004      	adds	r0, #4
 801cb8a:	f7fe fac9 	bl	801b120 <rcl_client_is_valid>
 801cb8e:	b300      	cbz	r0, 801cbd2 <rcl_action_take_feedback+0x62>
 801cb90:	6820      	ldr	r0, [r4, #0]
 801cb92:	3008      	adds	r0, #8
 801cb94:	f7fe fac4 	bl	801b120 <rcl_client_is_valid>
 801cb98:	b1d8      	cbz	r0, 801cbd2 <rcl_action_take_feedback+0x62>
 801cb9a:	6820      	ldr	r0, [r4, #0]
 801cb9c:	300c      	adds	r0, #12
 801cb9e:	f7f7 f903 	bl	8013da8 <rcl_subscription_is_valid>
 801cba2:	b1b0      	cbz	r0, 801cbd2 <rcl_action_take_feedback+0x62>
 801cba4:	6820      	ldr	r0, [r4, #0]
 801cba6:	3010      	adds	r0, #16
 801cba8:	f7f7 f8fe 	bl	8013da8 <rcl_subscription_is_valid>
 801cbac:	b188      	cbz	r0, 801cbd2 <rcl_action_take_feedback+0x62>
 801cbae:	b1ed      	cbz	r5, 801cbec <rcl_action_take_feedback+0x7c>
 801cbb0:	6820      	ldr	r0, [r4, #0]
 801cbb2:	2300      	movs	r3, #0
 801cbb4:	466a      	mov	r2, sp
 801cbb6:	4629      	mov	r1, r5
 801cbb8:	300c      	adds	r0, #12
 801cbba:	f7f7 f899 	bl	8013cf0 <rcl_take>
 801cbbe:	b160      	cbz	r0, 801cbda <rcl_action_take_feedback+0x6a>
 801cbc0:	f240 1391 	movw	r3, #401	; 0x191
 801cbc4:	4298      	cmp	r0, r3
 801cbc6:	d014      	beq.n	801cbf2 <rcl_action_take_feedback+0x82>
 801cbc8:	280a      	cmp	r0, #10
 801cbca:	bf18      	it	ne
 801cbcc:	2001      	movne	r0, #1
 801cbce:	b011      	add	sp, #68	; 0x44
 801cbd0:	bd30      	pop	{r4, r5, pc}
 801cbd2:	f7f8 f909 	bl	8014de8 <rcutils_reset_error>
 801cbd6:	f640 0036 	movw	r0, #2102	; 0x836
 801cbda:	b011      	add	sp, #68	; 0x44
 801cbdc:	bd30      	pop	{r4, r5, pc}
 801cbde:	f640 0036 	movw	r0, #2102	; 0x836
 801cbe2:	b011      	add	sp, #68	; 0x44
 801cbe4:	bd30      	pop	{r4, r5, pc}
 801cbe6:	f640 0036 	movw	r0, #2102	; 0x836
 801cbea:	4770      	bx	lr
 801cbec:	200b      	movs	r0, #11
 801cbee:	b011      	add	sp, #68	; 0x44
 801cbf0:	bd30      	pop	{r4, r5, pc}
 801cbf2:	f640 0037 	movw	r0, #2103	; 0x837
 801cbf6:	e7f0      	b.n	801cbda <rcl_action_take_feedback+0x6a>

0801cbf8 <rcl_action_wait_set_add_action_client>:
 801cbf8:	2800      	cmp	r0, #0
 801cbfa:	d048      	beq.n	801cc8e <rcl_action_wait_set_add_action_client+0x96>
 801cbfc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801cbfe:	460c      	mov	r4, r1
 801cc00:	2900      	cmp	r1, #0
 801cc02:	d03c      	beq.n	801cc7e <rcl_action_wait_set_add_action_client+0x86>
 801cc04:	4605      	mov	r5, r0
 801cc06:	6808      	ldr	r0, [r1, #0]
 801cc08:	2800      	cmp	r0, #0
 801cc0a:	d038      	beq.n	801cc7e <rcl_action_wait_set_add_action_client+0x86>
 801cc0c:	4617      	mov	r7, r2
 801cc0e:	461e      	mov	r6, r3
 801cc10:	f7fe fa86 	bl	801b120 <rcl_client_is_valid>
 801cc14:	b3b0      	cbz	r0, 801cc84 <rcl_action_wait_set_add_action_client+0x8c>
 801cc16:	6820      	ldr	r0, [r4, #0]
 801cc18:	3004      	adds	r0, #4
 801cc1a:	f7fe fa81 	bl	801b120 <rcl_client_is_valid>
 801cc1e:	b388      	cbz	r0, 801cc84 <rcl_action_wait_set_add_action_client+0x8c>
 801cc20:	6820      	ldr	r0, [r4, #0]
 801cc22:	3008      	adds	r0, #8
 801cc24:	f7fe fa7c 	bl	801b120 <rcl_client_is_valid>
 801cc28:	b360      	cbz	r0, 801cc84 <rcl_action_wait_set_add_action_client+0x8c>
 801cc2a:	6820      	ldr	r0, [r4, #0]
 801cc2c:	300c      	adds	r0, #12
 801cc2e:	f7f7 f8bb 	bl	8013da8 <rcl_subscription_is_valid>
 801cc32:	b338      	cbz	r0, 801cc84 <rcl_action_wait_set_add_action_client+0x8c>
 801cc34:	6820      	ldr	r0, [r4, #0]
 801cc36:	3010      	adds	r0, #16
 801cc38:	f7f7 f8b6 	bl	8013da8 <rcl_subscription_is_valid>
 801cc3c:	b310      	cbz	r0, 801cc84 <rcl_action_wait_set_add_action_client+0x8c>
 801cc3e:	6821      	ldr	r1, [r4, #0]
 801cc40:	4628      	mov	r0, r5
 801cc42:	f501 72e2 	add.w	r2, r1, #452	; 0x1c4
 801cc46:	f7ff fcd1 	bl	801c5ec <rcl_wait_set_add_client>
 801cc4a:	b9b8      	cbnz	r0, 801cc7c <rcl_action_wait_set_add_action_client+0x84>
 801cc4c:	6821      	ldr	r1, [r4, #0]
 801cc4e:	4628      	mov	r0, r5
 801cc50:	f501 72e4 	add.w	r2, r1, #456	; 0x1c8
 801cc54:	3104      	adds	r1, #4
 801cc56:	f7ff fcc9 	bl	801c5ec <rcl_wait_set_add_client>
 801cc5a:	b978      	cbnz	r0, 801cc7c <rcl_action_wait_set_add_action_client+0x84>
 801cc5c:	6821      	ldr	r1, [r4, #0]
 801cc5e:	4628      	mov	r0, r5
 801cc60:	f501 72e6 	add.w	r2, r1, #460	; 0x1cc
 801cc64:	3108      	adds	r1, #8
 801cc66:	f7ff fcc1 	bl	801c5ec <rcl_wait_set_add_client>
 801cc6a:	b938      	cbnz	r0, 801cc7c <rcl_action_wait_set_add_action_client+0x84>
 801cc6c:	6821      	ldr	r1, [r4, #0]
 801cc6e:	4628      	mov	r0, r5
 801cc70:	f501 72e8 	add.w	r2, r1, #464	; 0x1d0
 801cc74:	310c      	adds	r1, #12
 801cc76:	f7ff f969 	bl	801bf4c <rcl_wait_set_add_subscription>
 801cc7a:	b158      	cbz	r0, 801cc94 <rcl_action_wait_set_add_action_client+0x9c>
 801cc7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801cc7e:	f640 0036 	movw	r0, #2102	; 0x836
 801cc82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801cc84:	f7f8 f8b0 	bl	8014de8 <rcutils_reset_error>
 801cc88:	f640 0036 	movw	r0, #2102	; 0x836
 801cc8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801cc8e:	f44f 7061 	mov.w	r0, #900	; 0x384
 801cc92:	4770      	bx	lr
 801cc94:	6821      	ldr	r1, [r4, #0]
 801cc96:	4628      	mov	r0, r5
 801cc98:	f501 72ea 	add.w	r2, r1, #468	; 0x1d4
 801cc9c:	3110      	adds	r1, #16
 801cc9e:	f7ff f955 	bl	801bf4c <rcl_wait_set_add_subscription>
 801cca2:	2800      	cmp	r0, #0
 801cca4:	d1ea      	bne.n	801cc7c <rcl_action_wait_set_add_action_client+0x84>
 801cca6:	b11f      	cbz	r7, 801ccb0 <rcl_action_wait_set_add_action_client+0xb8>
 801cca8:	6823      	ldr	r3, [r4, #0]
 801ccaa:	f8d3 31c4 	ldr.w	r3, [r3, #452]	; 0x1c4
 801ccae:	603b      	str	r3, [r7, #0]
 801ccb0:	2e00      	cmp	r6, #0
 801ccb2:	d0e3      	beq.n	801cc7c <rcl_action_wait_set_add_action_client+0x84>
 801ccb4:	6823      	ldr	r3, [r4, #0]
 801ccb6:	f8d3 31d0 	ldr.w	r3, [r3, #464]	; 0x1d0
 801ccba:	6033      	str	r3, [r6, #0]
 801ccbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801ccbe:	bf00      	nop

0801ccc0 <rcl_action_client_wait_set_get_entities_ready>:
 801ccc0:	2800      	cmp	r0, #0
 801ccc2:	d050      	beq.n	801cd66 <rcl_action_client_wait_set_get_entities_ready+0xa6>
 801ccc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801ccc8:	460c      	mov	r4, r1
 801ccca:	2900      	cmp	r1, #0
 801cccc:	d03e      	beq.n	801cd4c <rcl_action_client_wait_set_get_entities_ready+0x8c>
 801ccce:	4605      	mov	r5, r0
 801ccd0:	6808      	ldr	r0, [r1, #0]
 801ccd2:	2800      	cmp	r0, #0
 801ccd4:	d03a      	beq.n	801cd4c <rcl_action_client_wait_set_get_entities_ready+0x8c>
 801ccd6:	4616      	mov	r6, r2
 801ccd8:	461f      	mov	r7, r3
 801ccda:	f7fe fa21 	bl	801b120 <rcl_client_is_valid>
 801ccde:	2800      	cmp	r0, #0
 801cce0:	d038      	beq.n	801cd54 <rcl_action_client_wait_set_get_entities_ready+0x94>
 801cce2:	6820      	ldr	r0, [r4, #0]
 801cce4:	3004      	adds	r0, #4
 801cce6:	f7fe fa1b 	bl	801b120 <rcl_client_is_valid>
 801ccea:	2800      	cmp	r0, #0
 801ccec:	d032      	beq.n	801cd54 <rcl_action_client_wait_set_get_entities_ready+0x94>
 801ccee:	6820      	ldr	r0, [r4, #0]
 801ccf0:	3008      	adds	r0, #8
 801ccf2:	f7fe fa15 	bl	801b120 <rcl_client_is_valid>
 801ccf6:	b368      	cbz	r0, 801cd54 <rcl_action_client_wait_set_get_entities_ready+0x94>
 801ccf8:	6820      	ldr	r0, [r4, #0]
 801ccfa:	300c      	adds	r0, #12
 801ccfc:	f7f7 f854 	bl	8013da8 <rcl_subscription_is_valid>
 801cd00:	b340      	cbz	r0, 801cd54 <rcl_action_client_wait_set_get_entities_ready+0x94>
 801cd02:	6820      	ldr	r0, [r4, #0]
 801cd04:	3010      	adds	r0, #16
 801cd06:	f7f7 f84f 	bl	8013da8 <rcl_subscription_is_valid>
 801cd0a:	b318      	cbz	r0, 801cd54 <rcl_action_client_wait_set_get_entities_ready+0x94>
 801cd0c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 801cd10:	2a00      	cmp	r2, #0
 801cd12:	bf18      	it	ne
 801cd14:	2b00      	cmpne	r3, #0
 801cd16:	9b08      	ldr	r3, [sp, #32]
 801cd18:	bf0c      	ite	eq
 801cd1a:	2101      	moveq	r1, #1
 801cd1c:	2100      	movne	r1, #0
 801cd1e:	2b00      	cmp	r3, #0
 801cd20:	bf08      	it	eq
 801cd22:	f041 0101 	orreq.w	r1, r1, #1
 801cd26:	2f00      	cmp	r7, #0
 801cd28:	bf08      	it	eq
 801cd2a:	f041 0101 	orreq.w	r1, r1, #1
 801cd2e:	b9b9      	cbnz	r1, 801cd60 <rcl_action_client_wait_set_get_entities_ready+0xa0>
 801cd30:	b1b6      	cbz	r6, 801cd60 <rcl_action_client_wait_set_get_entities_ready+0xa0>
 801cd32:	6823      	ldr	r3, [r4, #0]
 801cd34:	686c      	ldr	r4, [r5, #4]
 801cd36:	e9d3 2174 	ldrd	r2, r1, [r3, #464]	; 0x1d0
 801cd3a:	428a      	cmp	r2, r1
 801cd3c:	4610      	mov	r0, r2
 801cd3e:	bf38      	it	cc
 801cd40:	4608      	movcc	r0, r1
 801cd42:	4284      	cmp	r4, r0
 801cd44:	d812      	bhi.n	801cd6c <rcl_action_client_wait_set_get_entities_ready+0xac>
 801cd46:	2001      	movs	r0, #1
 801cd48:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801cd4c:	f640 0036 	movw	r0, #2102	; 0x836
 801cd50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801cd54:	f7f8 f848 	bl	8014de8 <rcutils_reset_error>
 801cd58:	f640 0036 	movw	r0, #2102	; 0x836
 801cd5c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801cd60:	200b      	movs	r0, #11
 801cd62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801cd66:	f44f 7061 	mov.w	r0, #900	; 0x384
 801cd6a:	4770      	bx	lr
 801cd6c:	e9d3 8e71 	ldrd	r8, lr, [r3, #452]	; 0x1c4
 801cd70:	f8d3 c1cc 	ldr.w	ip, [r3, #460]	; 0x1cc
 801cd74:	45f0      	cmp	r8, lr
 801cd76:	4640      	mov	r0, r8
 801cd78:	69ec      	ldr	r4, [r5, #28]
 801cd7a:	bf38      	it	cc
 801cd7c:	4670      	movcc	r0, lr
 801cd7e:	4560      	cmp	r0, ip
 801cd80:	bf38      	it	cc
 801cd82:	4660      	movcc	r0, ip
 801cd84:	4284      	cmp	r4, r0
 801cd86:	d9de      	bls.n	801cd46 <rcl_action_client_wait_set_get_entities_ready+0x86>
 801cd88:	f8d5 9018 	ldr.w	r9, [r5, #24]
 801cd8c:	682d      	ldr	r5, [r5, #0]
 801cd8e:	f859 0028 	ldr.w	r0, [r9, r8, lsl #2]
 801cd92:	f855 4021 	ldr.w	r4, [r5, r1, lsl #2]
 801cd96:	f855 5022 	ldr.w	r5, [r5, r2, lsl #2]
 801cd9a:	1a18      	subs	r0, r3, r0
 801cd9c:	f859 202c 	ldr.w	r2, [r9, ip, lsl #2]
 801cda0:	f103 0c0c 	add.w	ip, r3, #12
 801cda4:	f859 102e 	ldr.w	r1, [r9, lr, lsl #2]
 801cda8:	fab0 f080 	clz	r0, r0
 801cdac:	eba5 050c 	sub.w	r5, r5, ip
 801cdb0:	0940      	lsrs	r0, r0, #5
 801cdb2:	fab5 f585 	clz	r5, r5
 801cdb6:	096d      	lsrs	r5, r5, #5
 801cdb8:	7035      	strb	r5, [r6, #0]
 801cdba:	f103 0510 	add.w	r5, r3, #16
 801cdbe:	1b64      	subs	r4, r4, r5
 801cdc0:	9d08      	ldr	r5, [sp, #32]
 801cdc2:	fab4 f484 	clz	r4, r4
 801cdc6:	0964      	lsrs	r4, r4, #5
 801cdc8:	703c      	strb	r4, [r7, #0]
 801cdca:	1d1c      	adds	r4, r3, #4
 801cdcc:	3308      	adds	r3, #8
 801cdce:	7028      	strb	r0, [r5, #0]
 801cdd0:	1b09      	subs	r1, r1, r4
 801cdd2:	2000      	movs	r0, #0
 801cdd4:	1ad3      	subs	r3, r2, r3
 801cdd6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801cdd8:	fab1 f181 	clz	r1, r1
 801cddc:	fab3 f383 	clz	r3, r3
 801cde0:	0949      	lsrs	r1, r1, #5
 801cde2:	095b      	lsrs	r3, r3, #5
 801cde4:	7011      	strb	r1, [r2, #0]
 801cde6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801cde8:	7013      	strb	r3, [r2, #0]
 801cdea:	e7b1      	b.n	801cd50 <rcl_action_client_wait_set_get_entities_ready+0x90>

0801cdec <rcl_action_take_goal_request>:
 801cdec:	2800      	cmp	r0, #0
 801cdee:	d039      	beq.n	801ce64 <rcl_action_take_goal_request+0x78>
 801cdf0:	b570      	push	{r4, r5, r6, lr}
 801cdf2:	4604      	mov	r4, r0
 801cdf4:	6800      	ldr	r0, [r0, #0]
 801cdf6:	b380      	cbz	r0, 801ce5a <rcl_action_take_goal_request+0x6e>
 801cdf8:	460e      	mov	r6, r1
 801cdfa:	4615      	mov	r5, r2
 801cdfc:	f7f6 fe8c 	bl	8013b18 <rcl_service_is_valid>
 801ce00:	b330      	cbz	r0, 801ce50 <rcl_action_take_goal_request+0x64>
 801ce02:	6820      	ldr	r0, [r4, #0]
 801ce04:	3004      	adds	r0, #4
 801ce06:	f7f6 fe87 	bl	8013b18 <rcl_service_is_valid>
 801ce0a:	b308      	cbz	r0, 801ce50 <rcl_action_take_goal_request+0x64>
 801ce0c:	6820      	ldr	r0, [r4, #0]
 801ce0e:	3008      	adds	r0, #8
 801ce10:	f7f6 fe82 	bl	8013b18 <rcl_service_is_valid>
 801ce14:	b1e0      	cbz	r0, 801ce50 <rcl_action_take_goal_request+0x64>
 801ce16:	6820      	ldr	r0, [r4, #0]
 801ce18:	300c      	adds	r0, #12
 801ce1a:	f7f6 fd41 	bl	80138a0 <rcl_publisher_is_valid>
 801ce1e:	b1b8      	cbz	r0, 801ce50 <rcl_action_take_goal_request+0x64>
 801ce20:	6820      	ldr	r0, [r4, #0]
 801ce22:	3010      	adds	r0, #16
 801ce24:	f7f6 fd3c 	bl	80138a0 <rcl_publisher_is_valid>
 801ce28:	b190      	cbz	r0, 801ce50 <rcl_action_take_goal_request+0x64>
 801ce2a:	b1cd      	cbz	r5, 801ce60 <rcl_action_take_goal_request+0x74>
 801ce2c:	b1c6      	cbz	r6, 801ce60 <rcl_action_take_goal_request+0x74>
 801ce2e:	462a      	mov	r2, r5
 801ce30:	4631      	mov	r1, r6
 801ce32:	6820      	ldr	r0, [r4, #0]
 801ce34:	f7f6 fe18 	bl	8013a68 <rcl_take_request>
 801ce38:	b148      	cbz	r0, 801ce4e <rcl_action_take_goal_request+0x62>
 801ce3a:	280a      	cmp	r0, #10
 801ce3c:	d007      	beq.n	801ce4e <rcl_action_take_goal_request+0x62>
 801ce3e:	f240 2259 	movw	r2, #601	; 0x259
 801ce42:	f640 0399 	movw	r3, #2201	; 0x899
 801ce46:	4290      	cmp	r0, r2
 801ce48:	bf0c      	ite	eq
 801ce4a:	4618      	moveq	r0, r3
 801ce4c:	2001      	movne	r0, #1
 801ce4e:	bd70      	pop	{r4, r5, r6, pc}
 801ce50:	f7f7 ffca 	bl	8014de8 <rcutils_reset_error>
 801ce54:	f640 0098 	movw	r0, #2200	; 0x898
 801ce58:	bd70      	pop	{r4, r5, r6, pc}
 801ce5a:	f640 0098 	movw	r0, #2200	; 0x898
 801ce5e:	bd70      	pop	{r4, r5, r6, pc}
 801ce60:	200b      	movs	r0, #11
 801ce62:	bd70      	pop	{r4, r5, r6, pc}
 801ce64:	f640 0098 	movw	r0, #2200	; 0x898
 801ce68:	4770      	bx	lr
 801ce6a:	bf00      	nop

0801ce6c <rcl_action_send_goal_response>:
 801ce6c:	b388      	cbz	r0, 801ced2 <rcl_action_send_goal_response+0x66>
 801ce6e:	b570      	push	{r4, r5, r6, lr}
 801ce70:	4604      	mov	r4, r0
 801ce72:	6800      	ldr	r0, [r0, #0]
 801ce74:	b340      	cbz	r0, 801cec8 <rcl_action_send_goal_response+0x5c>
 801ce76:	460e      	mov	r6, r1
 801ce78:	4615      	mov	r5, r2
 801ce7a:	f7f6 fe4d 	bl	8013b18 <rcl_service_is_valid>
 801ce7e:	b1f0      	cbz	r0, 801cebe <rcl_action_send_goal_response+0x52>
 801ce80:	6820      	ldr	r0, [r4, #0]
 801ce82:	3004      	adds	r0, #4
 801ce84:	f7f6 fe48 	bl	8013b18 <rcl_service_is_valid>
 801ce88:	b1c8      	cbz	r0, 801cebe <rcl_action_send_goal_response+0x52>
 801ce8a:	6820      	ldr	r0, [r4, #0]
 801ce8c:	3008      	adds	r0, #8
 801ce8e:	f7f6 fe43 	bl	8013b18 <rcl_service_is_valid>
 801ce92:	b1a0      	cbz	r0, 801cebe <rcl_action_send_goal_response+0x52>
 801ce94:	6820      	ldr	r0, [r4, #0]
 801ce96:	300c      	adds	r0, #12
 801ce98:	f7f6 fd02 	bl	80138a0 <rcl_publisher_is_valid>
 801ce9c:	b178      	cbz	r0, 801cebe <rcl_action_send_goal_response+0x52>
 801ce9e:	6820      	ldr	r0, [r4, #0]
 801cea0:	3010      	adds	r0, #16
 801cea2:	f7f6 fcfd 	bl	80138a0 <rcl_publisher_is_valid>
 801cea6:	b150      	cbz	r0, 801cebe <rcl_action_send_goal_response+0x52>
 801cea8:	b18d      	cbz	r5, 801cece <rcl_action_send_goal_response+0x62>
 801ceaa:	b186      	cbz	r6, 801cece <rcl_action_send_goal_response+0x62>
 801ceac:	462a      	mov	r2, r5
 801ceae:	4631      	mov	r1, r6
 801ceb0:	6820      	ldr	r0, [r4, #0]
 801ceb2:	f7f6 fe19 	bl	8013ae8 <rcl_send_response>
 801ceb6:	3800      	subs	r0, #0
 801ceb8:	bf18      	it	ne
 801ceba:	2001      	movne	r0, #1
 801cebc:	bd70      	pop	{r4, r5, r6, pc}
 801cebe:	f7f7 ff93 	bl	8014de8 <rcutils_reset_error>
 801cec2:	f640 0098 	movw	r0, #2200	; 0x898
 801cec6:	bd70      	pop	{r4, r5, r6, pc}
 801cec8:	f640 0098 	movw	r0, #2200	; 0x898
 801cecc:	bd70      	pop	{r4, r5, r6, pc}
 801cece:	200b      	movs	r0, #11
 801ced0:	bd70      	pop	{r4, r5, r6, pc}
 801ced2:	f640 0098 	movw	r0, #2200	; 0x898
 801ced6:	4770      	bx	lr

0801ced8 <rcl_action_take_result_request>:
 801ced8:	2800      	cmp	r0, #0
 801ceda:	d03a      	beq.n	801cf52 <rcl_action_take_result_request+0x7a>
 801cedc:	b570      	push	{r4, r5, r6, lr}
 801cede:	4604      	mov	r4, r0
 801cee0:	6800      	ldr	r0, [r0, #0]
 801cee2:	b388      	cbz	r0, 801cf48 <rcl_action_take_result_request+0x70>
 801cee4:	460e      	mov	r6, r1
 801cee6:	4615      	mov	r5, r2
 801cee8:	f7f6 fe16 	bl	8013b18 <rcl_service_is_valid>
 801ceec:	b338      	cbz	r0, 801cf3e <rcl_action_take_result_request+0x66>
 801ceee:	6820      	ldr	r0, [r4, #0]
 801cef0:	3004      	adds	r0, #4
 801cef2:	f7f6 fe11 	bl	8013b18 <rcl_service_is_valid>
 801cef6:	b310      	cbz	r0, 801cf3e <rcl_action_take_result_request+0x66>
 801cef8:	6820      	ldr	r0, [r4, #0]
 801cefa:	3008      	adds	r0, #8
 801cefc:	f7f6 fe0c 	bl	8013b18 <rcl_service_is_valid>
 801cf00:	b1e8      	cbz	r0, 801cf3e <rcl_action_take_result_request+0x66>
 801cf02:	6820      	ldr	r0, [r4, #0]
 801cf04:	300c      	adds	r0, #12
 801cf06:	f7f6 fccb 	bl	80138a0 <rcl_publisher_is_valid>
 801cf0a:	b1c0      	cbz	r0, 801cf3e <rcl_action_take_result_request+0x66>
 801cf0c:	6820      	ldr	r0, [r4, #0]
 801cf0e:	3010      	adds	r0, #16
 801cf10:	f7f6 fcc6 	bl	80138a0 <rcl_publisher_is_valid>
 801cf14:	b198      	cbz	r0, 801cf3e <rcl_action_take_result_request+0x66>
 801cf16:	b1d5      	cbz	r5, 801cf4e <rcl_action_take_result_request+0x76>
 801cf18:	b1ce      	cbz	r6, 801cf4e <rcl_action_take_result_request+0x76>
 801cf1a:	6820      	ldr	r0, [r4, #0]
 801cf1c:	462a      	mov	r2, r5
 801cf1e:	4631      	mov	r1, r6
 801cf20:	3008      	adds	r0, #8
 801cf22:	f7f6 fda1 	bl	8013a68 <rcl_take_request>
 801cf26:	b148      	cbz	r0, 801cf3c <rcl_action_take_result_request+0x64>
 801cf28:	280a      	cmp	r0, #10
 801cf2a:	d007      	beq.n	801cf3c <rcl_action_take_result_request+0x64>
 801cf2c:	f240 2259 	movw	r2, #601	; 0x259
 801cf30:	f640 0399 	movw	r3, #2201	; 0x899
 801cf34:	4290      	cmp	r0, r2
 801cf36:	bf0c      	ite	eq
 801cf38:	4618      	moveq	r0, r3
 801cf3a:	2001      	movne	r0, #1
 801cf3c:	bd70      	pop	{r4, r5, r6, pc}
 801cf3e:	f7f7 ff53 	bl	8014de8 <rcutils_reset_error>
 801cf42:	f640 0098 	movw	r0, #2200	; 0x898
 801cf46:	bd70      	pop	{r4, r5, r6, pc}
 801cf48:	f640 0098 	movw	r0, #2200	; 0x898
 801cf4c:	bd70      	pop	{r4, r5, r6, pc}
 801cf4e:	200b      	movs	r0, #11
 801cf50:	bd70      	pop	{r4, r5, r6, pc}
 801cf52:	f640 0098 	movw	r0, #2200	; 0x898
 801cf56:	4770      	bx	lr

0801cf58 <rcl_action_take_cancel_request>:
 801cf58:	2800      	cmp	r0, #0
 801cf5a:	d03a      	beq.n	801cfd2 <rcl_action_take_cancel_request+0x7a>
 801cf5c:	b570      	push	{r4, r5, r6, lr}
 801cf5e:	4604      	mov	r4, r0
 801cf60:	6800      	ldr	r0, [r0, #0]
 801cf62:	b388      	cbz	r0, 801cfc8 <rcl_action_take_cancel_request+0x70>
 801cf64:	460e      	mov	r6, r1
 801cf66:	4615      	mov	r5, r2
 801cf68:	f7f6 fdd6 	bl	8013b18 <rcl_service_is_valid>
 801cf6c:	b338      	cbz	r0, 801cfbe <rcl_action_take_cancel_request+0x66>
 801cf6e:	6820      	ldr	r0, [r4, #0]
 801cf70:	3004      	adds	r0, #4
 801cf72:	f7f6 fdd1 	bl	8013b18 <rcl_service_is_valid>
 801cf76:	b310      	cbz	r0, 801cfbe <rcl_action_take_cancel_request+0x66>
 801cf78:	6820      	ldr	r0, [r4, #0]
 801cf7a:	3008      	adds	r0, #8
 801cf7c:	f7f6 fdcc 	bl	8013b18 <rcl_service_is_valid>
 801cf80:	b1e8      	cbz	r0, 801cfbe <rcl_action_take_cancel_request+0x66>
 801cf82:	6820      	ldr	r0, [r4, #0]
 801cf84:	300c      	adds	r0, #12
 801cf86:	f7f6 fc8b 	bl	80138a0 <rcl_publisher_is_valid>
 801cf8a:	b1c0      	cbz	r0, 801cfbe <rcl_action_take_cancel_request+0x66>
 801cf8c:	6820      	ldr	r0, [r4, #0]
 801cf8e:	3010      	adds	r0, #16
 801cf90:	f7f6 fc86 	bl	80138a0 <rcl_publisher_is_valid>
 801cf94:	b198      	cbz	r0, 801cfbe <rcl_action_take_cancel_request+0x66>
 801cf96:	b1d5      	cbz	r5, 801cfce <rcl_action_take_cancel_request+0x76>
 801cf98:	b1ce      	cbz	r6, 801cfce <rcl_action_take_cancel_request+0x76>
 801cf9a:	6820      	ldr	r0, [r4, #0]
 801cf9c:	462a      	mov	r2, r5
 801cf9e:	4631      	mov	r1, r6
 801cfa0:	3004      	adds	r0, #4
 801cfa2:	f7f6 fd61 	bl	8013a68 <rcl_take_request>
 801cfa6:	b148      	cbz	r0, 801cfbc <rcl_action_take_cancel_request+0x64>
 801cfa8:	280a      	cmp	r0, #10
 801cfaa:	d007      	beq.n	801cfbc <rcl_action_take_cancel_request+0x64>
 801cfac:	f240 2259 	movw	r2, #601	; 0x259
 801cfb0:	f640 0399 	movw	r3, #2201	; 0x899
 801cfb4:	4290      	cmp	r0, r2
 801cfb6:	bf0c      	ite	eq
 801cfb8:	4618      	moveq	r0, r3
 801cfba:	2001      	movne	r0, #1
 801cfbc:	bd70      	pop	{r4, r5, r6, pc}
 801cfbe:	f7f7 ff13 	bl	8014de8 <rcutils_reset_error>
 801cfc2:	f640 0098 	movw	r0, #2200	; 0x898
 801cfc6:	bd70      	pop	{r4, r5, r6, pc}
 801cfc8:	f640 0098 	movw	r0, #2200	; 0x898
 801cfcc:	bd70      	pop	{r4, r5, r6, pc}
 801cfce:	200b      	movs	r0, #11
 801cfd0:	bd70      	pop	{r4, r5, r6, pc}
 801cfd2:	f640 0098 	movw	r0, #2200	; 0x898
 801cfd6:	4770      	bx	lr

0801cfd8 <rcl_action_send_cancel_response>:
 801cfd8:	b390      	cbz	r0, 801d040 <rcl_action_send_cancel_response+0x68>
 801cfda:	b570      	push	{r4, r5, r6, lr}
 801cfdc:	4604      	mov	r4, r0
 801cfde:	6800      	ldr	r0, [r0, #0]
 801cfe0:	b348      	cbz	r0, 801d036 <rcl_action_send_cancel_response+0x5e>
 801cfe2:	460e      	mov	r6, r1
 801cfe4:	4615      	mov	r5, r2
 801cfe6:	f7f6 fd97 	bl	8013b18 <rcl_service_is_valid>
 801cfea:	b1f8      	cbz	r0, 801d02c <rcl_action_send_cancel_response+0x54>
 801cfec:	6820      	ldr	r0, [r4, #0]
 801cfee:	3004      	adds	r0, #4
 801cff0:	f7f6 fd92 	bl	8013b18 <rcl_service_is_valid>
 801cff4:	b1d0      	cbz	r0, 801d02c <rcl_action_send_cancel_response+0x54>
 801cff6:	6820      	ldr	r0, [r4, #0]
 801cff8:	3008      	adds	r0, #8
 801cffa:	f7f6 fd8d 	bl	8013b18 <rcl_service_is_valid>
 801cffe:	b1a8      	cbz	r0, 801d02c <rcl_action_send_cancel_response+0x54>
 801d000:	6820      	ldr	r0, [r4, #0]
 801d002:	300c      	adds	r0, #12
 801d004:	f7f6 fc4c 	bl	80138a0 <rcl_publisher_is_valid>
 801d008:	b180      	cbz	r0, 801d02c <rcl_action_send_cancel_response+0x54>
 801d00a:	6820      	ldr	r0, [r4, #0]
 801d00c:	3010      	adds	r0, #16
 801d00e:	f7f6 fc47 	bl	80138a0 <rcl_publisher_is_valid>
 801d012:	b158      	cbz	r0, 801d02c <rcl_action_send_cancel_response+0x54>
 801d014:	b195      	cbz	r5, 801d03c <rcl_action_send_cancel_response+0x64>
 801d016:	b18e      	cbz	r6, 801d03c <rcl_action_send_cancel_response+0x64>
 801d018:	6820      	ldr	r0, [r4, #0]
 801d01a:	462a      	mov	r2, r5
 801d01c:	4631      	mov	r1, r6
 801d01e:	3004      	adds	r0, #4
 801d020:	f7f6 fd62 	bl	8013ae8 <rcl_send_response>
 801d024:	3800      	subs	r0, #0
 801d026:	bf18      	it	ne
 801d028:	2001      	movne	r0, #1
 801d02a:	bd70      	pop	{r4, r5, r6, pc}
 801d02c:	f7f7 fedc 	bl	8014de8 <rcutils_reset_error>
 801d030:	f640 0098 	movw	r0, #2200	; 0x898
 801d034:	bd70      	pop	{r4, r5, r6, pc}
 801d036:	f640 0098 	movw	r0, #2200	; 0x898
 801d03a:	bd70      	pop	{r4, r5, r6, pc}
 801d03c:	200b      	movs	r0, #11
 801d03e:	bd70      	pop	{r4, r5, r6, pc}
 801d040:	f640 0098 	movw	r0, #2200	; 0x898
 801d044:	4770      	bx	lr
 801d046:	bf00      	nop

0801d048 <rcl_action_wait_set_add_action_server>:
 801d048:	2800      	cmp	r0, #0
 801d04a:	d04d      	beq.n	801d0e8 <rcl_action_wait_set_add_action_server+0xa0>
 801d04c:	b570      	push	{r4, r5, r6, lr}
 801d04e:	460c      	mov	r4, r1
 801d050:	b159      	cbz	r1, 801d06a <rcl_action_wait_set_add_action_server+0x22>
 801d052:	4605      	mov	r5, r0
 801d054:	6808      	ldr	r0, [r1, #0]
 801d056:	b140      	cbz	r0, 801d06a <rcl_action_wait_set_add_action_server+0x22>
 801d058:	4616      	mov	r6, r2
 801d05a:	f7f6 fd5d 	bl	8013b18 <rcl_service_is_valid>
 801d05e:	b120      	cbz	r0, 801d06a <rcl_action_wait_set_add_action_server+0x22>
 801d060:	6820      	ldr	r0, [r4, #0]
 801d062:	3004      	adds	r0, #4
 801d064:	f7f6 fd58 	bl	8013b18 <rcl_service_is_valid>
 801d068:	b910      	cbnz	r0, 801d070 <rcl_action_wait_set_add_action_server+0x28>
 801d06a:	f640 0098 	movw	r0, #2200	; 0x898
 801d06e:	bd70      	pop	{r4, r5, r6, pc}
 801d070:	6820      	ldr	r0, [r4, #0]
 801d072:	3008      	adds	r0, #8
 801d074:	f7f6 fd50 	bl	8013b18 <rcl_service_is_valid>
 801d078:	2800      	cmp	r0, #0
 801d07a:	d0f6      	beq.n	801d06a <rcl_action_wait_set_add_action_server+0x22>
 801d07c:	6820      	ldr	r0, [r4, #0]
 801d07e:	300c      	adds	r0, #12
 801d080:	f7f6 fc26 	bl	80138d0 <rcl_publisher_is_valid_except_context>
 801d084:	2800      	cmp	r0, #0
 801d086:	d0f0      	beq.n	801d06a <rcl_action_wait_set_add_action_server+0x22>
 801d088:	6820      	ldr	r0, [r4, #0]
 801d08a:	3010      	adds	r0, #16
 801d08c:	f7f6 fc20 	bl	80138d0 <rcl_publisher_is_valid_except_context>
 801d090:	2800      	cmp	r0, #0
 801d092:	d0ea      	beq.n	801d06a <rcl_action_wait_set_add_action_server+0x22>
 801d094:	6821      	ldr	r1, [r4, #0]
 801d096:	4628      	mov	r0, r5
 801d098:	f501 72ee 	add.w	r2, r1, #476	; 0x1dc
 801d09c:	f7ff fad2 	bl	801c644 <rcl_wait_set_add_service>
 801d0a0:	2800      	cmp	r0, #0
 801d0a2:	d1e4      	bne.n	801d06e <rcl_action_wait_set_add_action_server+0x26>
 801d0a4:	6821      	ldr	r1, [r4, #0]
 801d0a6:	4628      	mov	r0, r5
 801d0a8:	f501 72f0 	add.w	r2, r1, #480	; 0x1e0
 801d0ac:	3104      	adds	r1, #4
 801d0ae:	f7ff fac9 	bl	801c644 <rcl_wait_set_add_service>
 801d0b2:	2800      	cmp	r0, #0
 801d0b4:	d1db      	bne.n	801d06e <rcl_action_wait_set_add_action_server+0x26>
 801d0b6:	6821      	ldr	r1, [r4, #0]
 801d0b8:	4628      	mov	r0, r5
 801d0ba:	f501 72f2 	add.w	r2, r1, #484	; 0x1e4
 801d0be:	3108      	adds	r1, #8
 801d0c0:	f7ff fac0 	bl	801c644 <rcl_wait_set_add_service>
 801d0c4:	2800      	cmp	r0, #0
 801d0c6:	d1d2      	bne.n	801d06e <rcl_action_wait_set_add_action_server+0x26>
 801d0c8:	6821      	ldr	r1, [r4, #0]
 801d0ca:	4628      	mov	r0, r5
 801d0cc:	f501 72f4 	add.w	r2, r1, #488	; 0x1e8
 801d0d0:	3114      	adds	r1, #20
 801d0d2:	f7ff fa5b 	bl	801c58c <rcl_wait_set_add_timer>
 801d0d6:	2800      	cmp	r0, #0
 801d0d8:	d1c9      	bne.n	801d06e <rcl_action_wait_set_add_action_server+0x26>
 801d0da:	2e00      	cmp	r6, #0
 801d0dc:	d0c7      	beq.n	801d06e <rcl_action_wait_set_add_action_server+0x26>
 801d0de:	6823      	ldr	r3, [r4, #0]
 801d0e0:	f8d3 31dc 	ldr.w	r3, [r3, #476]	; 0x1dc
 801d0e4:	6033      	str	r3, [r6, #0]
 801d0e6:	bd70      	pop	{r4, r5, r6, pc}
 801d0e8:	f44f 7061 	mov.w	r0, #900	; 0x384
 801d0ec:	4770      	bx	lr
 801d0ee:	bf00      	nop

0801d0f0 <rcl_action_server_wait_set_get_entities_ready>:
 801d0f0:	2800      	cmp	r0, #0
 801d0f2:	d067      	beq.n	801d1c4 <rcl_action_server_wait_set_get_entities_ready+0xd4>
 801d0f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d0f8:	460c      	mov	r4, r1
 801d0fa:	b161      	cbz	r1, 801d116 <rcl_action_server_wait_set_get_entities_ready+0x26>
 801d0fc:	4605      	mov	r5, r0
 801d0fe:	6808      	ldr	r0, [r1, #0]
 801d100:	b148      	cbz	r0, 801d116 <rcl_action_server_wait_set_get_entities_ready+0x26>
 801d102:	4616      	mov	r6, r2
 801d104:	4698      	mov	r8, r3
 801d106:	f7f6 fd07 	bl	8013b18 <rcl_service_is_valid>
 801d10a:	b120      	cbz	r0, 801d116 <rcl_action_server_wait_set_get_entities_ready+0x26>
 801d10c:	6820      	ldr	r0, [r4, #0]
 801d10e:	3004      	adds	r0, #4
 801d110:	f7f6 fd02 	bl	8013b18 <rcl_service_is_valid>
 801d114:	b918      	cbnz	r0, 801d11e <rcl_action_server_wait_set_get_entities_ready+0x2e>
 801d116:	f640 0098 	movw	r0, #2200	; 0x898
 801d11a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d11e:	6820      	ldr	r0, [r4, #0]
 801d120:	3008      	adds	r0, #8
 801d122:	f7f6 fcf9 	bl	8013b18 <rcl_service_is_valid>
 801d126:	2800      	cmp	r0, #0
 801d128:	d0f5      	beq.n	801d116 <rcl_action_server_wait_set_get_entities_ready+0x26>
 801d12a:	6820      	ldr	r0, [r4, #0]
 801d12c:	300c      	adds	r0, #12
 801d12e:	f7f6 fbcf 	bl	80138d0 <rcl_publisher_is_valid_except_context>
 801d132:	2800      	cmp	r0, #0
 801d134:	d0ef      	beq.n	801d116 <rcl_action_server_wait_set_get_entities_ready+0x26>
 801d136:	6820      	ldr	r0, [r4, #0]
 801d138:	3010      	adds	r0, #16
 801d13a:	f7f6 fbc9 	bl	80138d0 <rcl_publisher_is_valid_except_context>
 801d13e:	2800      	cmp	r0, #0
 801d140:	d0e9      	beq.n	801d116 <rcl_action_server_wait_set_get_entities_ready+0x26>
 801d142:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801d146:	2a00      	cmp	r2, #0
 801d148:	bf18      	it	ne
 801d14a:	2b00      	cmpne	r3, #0
 801d14c:	bf0c      	ite	eq
 801d14e:	2101      	moveq	r1, #1
 801d150:	2100      	movne	r1, #0
 801d152:	f1b8 0f00 	cmp.w	r8, #0
 801d156:	bf08      	it	eq
 801d158:	f041 0101 	orreq.w	r1, r1, #1
 801d15c:	bba9      	cbnz	r1, 801d1ca <rcl_action_server_wait_set_get_entities_ready+0xda>
 801d15e:	b3a6      	cbz	r6, 801d1ca <rcl_action_server_wait_set_get_entities_ready+0xda>
 801d160:	6821      	ldr	r1, [r4, #0]
 801d162:	2000      	movs	r0, #0
 801d164:	692c      	ldr	r4, [r5, #16]
 801d166:	f8d1 21e8 	ldr.w	r2, [r1, #488]	; 0x1e8
 801d16a:	6a2f      	ldr	r7, [r5, #32]
 801d16c:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801d170:	f8d1 41dc 	ldr.w	r4, [r1, #476]	; 0x1dc
 801d174:	f8d1 31e0 	ldr.w	r3, [r1, #480]	; 0x1e0
 801d178:	f857 4024 	ldr.w	r4, [r7, r4, lsl #2]
 801d17c:	f857 5023 	ldr.w	r5, [r7, r3, lsl #2]
 801d180:	1a64      	subs	r4, r4, r1
 801d182:	f8d1 31e4 	ldr.w	r3, [r1, #484]	; 0x1e4
 801d186:	fab4 f484 	clz	r4, r4
 801d18a:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 801d18e:	0964      	lsrs	r4, r4, #5
 801d190:	7034      	strb	r4, [r6, #0]
 801d192:	1d0c      	adds	r4, r1, #4
 801d194:	1b2c      	subs	r4, r5, r4
 801d196:	fab4 f484 	clz	r4, r4
 801d19a:	0964      	lsrs	r4, r4, #5
 801d19c:	f888 4000 	strb.w	r4, [r8]
 801d1a0:	f101 0408 	add.w	r4, r1, #8
 801d1a4:	1b1b      	subs	r3, r3, r4
 801d1a6:	9c06      	ldr	r4, [sp, #24]
 801d1a8:	fab3 f383 	clz	r3, r3
 801d1ac:	095b      	lsrs	r3, r3, #5
 801d1ae:	7023      	strb	r3, [r4, #0]
 801d1b0:	f101 0314 	add.w	r3, r1, #20
 801d1b4:	1ad3      	subs	r3, r2, r3
 801d1b6:	9a07      	ldr	r2, [sp, #28]
 801d1b8:	fab3 f383 	clz	r3, r3
 801d1bc:	095b      	lsrs	r3, r3, #5
 801d1be:	7013      	strb	r3, [r2, #0]
 801d1c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d1c4:	f44f 7061 	mov.w	r0, #900	; 0x384
 801d1c8:	4770      	bx	lr
 801d1ca:	200b      	movs	r0, #11
 801d1cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801d1d0 <_execute_event_handler>:
 801d1d0:	2002      	movs	r0, #2
 801d1d2:	4770      	bx	lr

0801d1d4 <_cancel_goal_event_handler>:
 801d1d4:	2003      	movs	r0, #3
 801d1d6:	4770      	bx	lr

0801d1d8 <_succeed_event_handler>:
 801d1d8:	2004      	movs	r0, #4
 801d1da:	4770      	bx	lr

0801d1dc <_abort_event_handler>:
 801d1dc:	2006      	movs	r0, #6
 801d1de:	4770      	bx	lr

0801d1e0 <_canceled_event_handler>:
 801d1e0:	2005      	movs	r0, #5
 801d1e2:	4770      	bx	lr

0801d1e4 <rcl_action_transition_goal_state>:
 801d1e4:	b2c2      	uxtb	r2, r0
 801d1e6:	2a06      	cmp	r2, #6
 801d1e8:	d810      	bhi.n	801d20c <rcl_action_transition_goal_state+0x28>
 801d1ea:	2904      	cmp	r1, #4
 801d1ec:	d80e      	bhi.n	801d20c <rcl_action_transition_goal_state+0x28>
 801d1ee:	eb00 0280 	add.w	r2, r0, r0, lsl #2
 801d1f2:	b410      	push	{r4}
 801d1f4:	1853      	adds	r3, r2, r1
 801d1f6:	4c06      	ldr	r4, [pc, #24]	; (801d210 <rcl_action_transition_goal_state+0x2c>)
 801d1f8:	f854 3023 	ldr.w	r3, [r4, r3, lsl #2]
 801d1fc:	b113      	cbz	r3, 801d204 <rcl_action_transition_goal_state+0x20>
 801d1fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d202:	4718      	bx	r3
 801d204:	2000      	movs	r0, #0
 801d206:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d20a:	4770      	bx	lr
 801d20c:	2000      	movs	r0, #0
 801d20e:	4770      	bx	lr
 801d210:	0802575c 	.word	0x0802575c

0801d214 <rcl_action_get_zero_initialized_cancel_response>:
 801d214:	b510      	push	{r4, lr}
 801d216:	4c07      	ldr	r4, [pc, #28]	; (801d234 <rcl_action_get_zero_initialized_cancel_response+0x20>)
 801d218:	4686      	mov	lr, r0
 801d21a:	4684      	mov	ip, r0
 801d21c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801d21e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801d222:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 801d224:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801d228:	6823      	ldr	r3, [r4, #0]
 801d22a:	4670      	mov	r0, lr
 801d22c:	f8cc 3000 	str.w	r3, [ip]
 801d230:	bd10      	pop	{r4, pc}
 801d232:	bf00      	nop
 801d234:	080257e8 	.word	0x080257e8

0801d238 <rclc_action_send_result_request>:
 801d238:	b1d0      	cbz	r0, 801d270 <rclc_action_send_result_request+0x38>
 801d23a:	4684      	mov	ip, r0
 801d23c:	f8d0 0009 	ldr.w	r0, [r0, #9]
 801d240:	b500      	push	{lr}
 801d242:	b087      	sub	sp, #28
 801d244:	f8dc 100d 	ldr.w	r1, [ip, #13]
 801d248:	f8dc 2011 	ldr.w	r2, [ip, #17]
 801d24c:	f8dc 3015 	ldr.w	r3, [ip, #21]
 801d250:	f10d 0e08 	add.w	lr, sp, #8
 801d254:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 801d258:	f8dc 0004 	ldr.w	r0, [ip, #4]
 801d25c:	f10c 0240 	add.w	r2, ip, #64	; 0x40
 801d260:	a902      	add	r1, sp, #8
 801d262:	3010      	adds	r0, #16
 801d264:	f7ff fbcc 	bl	801ca00 <rcl_action_send_result_request>
 801d268:	b920      	cbnz	r0, 801d274 <rclc_action_send_result_request+0x3c>
 801d26a:	b007      	add	sp, #28
 801d26c:	f85d fb04 	ldr.w	pc, [sp], #4
 801d270:	200b      	movs	r0, #11
 801d272:	4770      	bx	lr
 801d274:	9001      	str	r0, [sp, #4]
 801d276:	f7f7 fdb7 	bl	8014de8 <rcutils_reset_error>
 801d27a:	9801      	ldr	r0, [sp, #4]
 801d27c:	b007      	add	sp, #28
 801d27e:	f85d fb04 	ldr.w	pc, [sp], #4
 801d282:	bf00      	nop

0801d284 <rclc_action_take_goal_handle>:
 801d284:	b160      	cbz	r0, 801d2a0 <rclc_action_take_goal_handle+0x1c>
 801d286:	6883      	ldr	r3, [r0, #8]
 801d288:	b143      	cbz	r3, 801d29c <rclc_action_take_goal_handle+0x18>
 801d28a:	6819      	ldr	r1, [r3, #0]
 801d28c:	2200      	movs	r2, #0
 801d28e:	6081      	str	r1, [r0, #8]
 801d290:	721a      	strb	r2, [r3, #8]
 801d292:	68c1      	ldr	r1, [r0, #12]
 801d294:	621a      	str	r2, [r3, #32]
 801d296:	849a      	strh	r2, [r3, #36]	; 0x24
 801d298:	6019      	str	r1, [r3, #0]
 801d29a:	60c3      	str	r3, [r0, #12]
 801d29c:	4618      	mov	r0, r3
 801d29e:	4770      	bx	lr
 801d2a0:	4603      	mov	r3, r0
 801d2a2:	e7fb      	b.n	801d29c <rclc_action_take_goal_handle+0x18>

0801d2a4 <rclc_action_remove_used_goal_handle>:
 801d2a4:	b180      	cbz	r0, 801d2c8 <rclc_action_remove_used_goal_handle+0x24>
 801d2a6:	b179      	cbz	r1, 801d2c8 <rclc_action_remove_used_goal_handle+0x24>
 801d2a8:	68c3      	ldr	r3, [r0, #12]
 801d2aa:	4299      	cmp	r1, r3
 801d2ac:	d00d      	beq.n	801d2ca <rclc_action_remove_used_goal_handle+0x26>
 801d2ae:	b12b      	cbz	r3, 801d2bc <rclc_action_remove_used_goal_handle+0x18>
 801d2b0:	681a      	ldr	r2, [r3, #0]
 801d2b2:	4291      	cmp	r1, r2
 801d2b4:	d003      	beq.n	801d2be <rclc_action_remove_used_goal_handle+0x1a>
 801d2b6:	4613      	mov	r3, r2
 801d2b8:	2b00      	cmp	r3, #0
 801d2ba:	d1f9      	bne.n	801d2b0 <rclc_action_remove_used_goal_handle+0xc>
 801d2bc:	4770      	bx	lr
 801d2be:	680a      	ldr	r2, [r1, #0]
 801d2c0:	601a      	str	r2, [r3, #0]
 801d2c2:	6883      	ldr	r3, [r0, #8]
 801d2c4:	600b      	str	r3, [r1, #0]
 801d2c6:	6081      	str	r1, [r0, #8]
 801d2c8:	4770      	bx	lr
 801d2ca:	680b      	ldr	r3, [r1, #0]
 801d2cc:	60c3      	str	r3, [r0, #12]
 801d2ce:	e7f8      	b.n	801d2c2 <rclc_action_remove_used_goal_handle+0x1e>

0801d2d0 <rclc_action_find_goal_handle_by_uuid>:
 801d2d0:	b538      	push	{r3, r4, r5, lr}
 801d2d2:	b181      	cbz	r1, 801d2f6 <rclc_action_find_goal_handle_by_uuid+0x26>
 801d2d4:	b178      	cbz	r0, 801d2f6 <rclc_action_find_goal_handle_by_uuid+0x26>
 801d2d6:	68c4      	ldr	r4, [r0, #12]
 801d2d8:	460d      	mov	r5, r1
 801d2da:	b914      	cbnz	r4, 801d2e2 <rclc_action_find_goal_handle_by_uuid+0x12>
 801d2dc:	e009      	b.n	801d2f2 <rclc_action_find_goal_handle_by_uuid+0x22>
 801d2de:	6824      	ldr	r4, [r4, #0]
 801d2e0:	b13c      	cbz	r4, 801d2f2 <rclc_action_find_goal_handle_by_uuid+0x22>
 801d2e2:	f104 0009 	add.w	r0, r4, #9
 801d2e6:	2210      	movs	r2, #16
 801d2e8:	4629      	mov	r1, r5
 801d2ea:	f003 fba9 	bl	8020a40 <memcmp>
 801d2ee:	2800      	cmp	r0, #0
 801d2f0:	d1f5      	bne.n	801d2de <rclc_action_find_goal_handle_by_uuid+0xe>
 801d2f2:	4620      	mov	r0, r4
 801d2f4:	bd38      	pop	{r3, r4, r5, pc}
 801d2f6:	2400      	movs	r4, #0
 801d2f8:	4620      	mov	r0, r4
 801d2fa:	bd38      	pop	{r3, r4, r5, pc}

0801d2fc <rclc_action_find_first_handle_by_status>:
 801d2fc:	b140      	cbz	r0, 801d310 <rclc_action_find_first_handle_by_status+0x14>
 801d2fe:	68c0      	ldr	r0, [r0, #12]
 801d300:	b910      	cbnz	r0, 801d308 <rclc_action_find_first_handle_by_status+0xc>
 801d302:	e005      	b.n	801d310 <rclc_action_find_first_handle_by_status+0x14>
 801d304:	6800      	ldr	r0, [r0, #0]
 801d306:	b118      	cbz	r0, 801d310 <rclc_action_find_first_handle_by_status+0x14>
 801d308:	f990 3008 	ldrsb.w	r3, [r0, #8]
 801d30c:	428b      	cmp	r3, r1
 801d30e:	d1f9      	bne.n	801d304 <rclc_action_find_first_handle_by_status+0x8>
 801d310:	4770      	bx	lr
 801d312:	bf00      	nop

0801d314 <rclc_action_find_first_terminated_handle>:
 801d314:	b140      	cbz	r0, 801d328 <rclc_action_find_first_terminated_handle+0x14>
 801d316:	68c0      	ldr	r0, [r0, #12]
 801d318:	b910      	cbnz	r0, 801d320 <rclc_action_find_first_terminated_handle+0xc>
 801d31a:	e005      	b.n	801d328 <rclc_action_find_first_terminated_handle+0x14>
 801d31c:	6800      	ldr	r0, [r0, #0]
 801d31e:	b118      	cbz	r0, 801d328 <rclc_action_find_first_terminated_handle+0x14>
 801d320:	f990 3008 	ldrsb.w	r3, [r0, #8]
 801d324:	2b03      	cmp	r3, #3
 801d326:	ddf9      	ble.n	801d31c <rclc_action_find_first_terminated_handle+0x8>
 801d328:	4770      	bx	lr
 801d32a:	bf00      	nop

0801d32c <rclc_action_find_handle_by_goal_request_sequence_number>:
 801d32c:	b170      	cbz	r0, 801d34c <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 801d32e:	68c0      	ldr	r0, [r0, #12]
 801d330:	b160      	cbz	r0, 801d34c <rclc_action_find_handle_by_goal_request_sequence_number+0x20>
 801d332:	b410      	push	{r4}
 801d334:	e001      	b.n	801d33a <rclc_action_find_handle_by_goal_request_sequence_number+0xe>
 801d336:	6800      	ldr	r0, [r0, #0]
 801d338:	b128      	cbz	r0, 801d346 <rclc_action_find_handle_by_goal_request_sequence_number+0x1a>
 801d33a:	e9d0 410a 	ldrd	r4, r1, [r0, #40]	; 0x28
 801d33e:	4299      	cmp	r1, r3
 801d340:	bf08      	it	eq
 801d342:	4294      	cmpeq	r4, r2
 801d344:	d1f7      	bne.n	801d336 <rclc_action_find_handle_by_goal_request_sequence_number+0xa>
 801d346:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d34a:	4770      	bx	lr
 801d34c:	4770      	bx	lr
 801d34e:	bf00      	nop

0801d350 <rclc_action_find_handle_by_result_request_sequence_number>:
 801d350:	b170      	cbz	r0, 801d370 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 801d352:	68c0      	ldr	r0, [r0, #12]
 801d354:	b160      	cbz	r0, 801d370 <rclc_action_find_handle_by_result_request_sequence_number+0x20>
 801d356:	b410      	push	{r4}
 801d358:	e001      	b.n	801d35e <rclc_action_find_handle_by_result_request_sequence_number+0xe>
 801d35a:	6800      	ldr	r0, [r0, #0]
 801d35c:	b128      	cbz	r0, 801d36a <rclc_action_find_handle_by_result_request_sequence_number+0x1a>
 801d35e:	e9d0 4110 	ldrd	r4, r1, [r0, #64]	; 0x40
 801d362:	4299      	cmp	r1, r3
 801d364:	bf08      	it	eq
 801d366:	4294      	cmpeq	r4, r2
 801d368:	d1f7      	bne.n	801d35a <rclc_action_find_handle_by_result_request_sequence_number+0xa>
 801d36a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d36e:	4770      	bx	lr
 801d370:	4770      	bx	lr
 801d372:	bf00      	nop

0801d374 <rclc_action_find_handle_by_cancel_request_sequence_number>:
 801d374:	b170      	cbz	r0, 801d394 <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 801d376:	68c0      	ldr	r0, [r0, #12]
 801d378:	b160      	cbz	r0, 801d394 <rclc_action_find_handle_by_cancel_request_sequence_number+0x20>
 801d37a:	b410      	push	{r4}
 801d37c:	e001      	b.n	801d382 <rclc_action_find_handle_by_cancel_request_sequence_number+0xe>
 801d37e:	6800      	ldr	r0, [r0, #0]
 801d380:	b128      	cbz	r0, 801d38e <rclc_action_find_handle_by_cancel_request_sequence_number+0x1a>
 801d382:	e9d0 4116 	ldrd	r4, r1, [r0, #88]	; 0x58
 801d386:	4299      	cmp	r1, r3
 801d388:	bf08      	it	eq
 801d38a:	4294      	cmpeq	r4, r2
 801d38c:	d1f7      	bne.n	801d37e <rclc_action_find_handle_by_cancel_request_sequence_number+0xa>
 801d38e:	f85d 4b04 	ldr.w	r4, [sp], #4
 801d392:	4770      	bx	lr
 801d394:	4770      	bx	lr
 801d396:	bf00      	nop

0801d398 <rclc_action_find_first_handle_with_goal_response>:
 801d398:	b140      	cbz	r0, 801d3ac <rclc_action_find_first_handle_with_goal_response+0x14>
 801d39a:	68c0      	ldr	r0, [r0, #12]
 801d39c:	b910      	cbnz	r0, 801d3a4 <rclc_action_find_first_handle_with_goal_response+0xc>
 801d39e:	e005      	b.n	801d3ac <rclc_action_find_first_handle_with_goal_response+0x14>
 801d3a0:	6800      	ldr	r0, [r0, #0]
 801d3a2:	b118      	cbz	r0, 801d3ac <rclc_action_find_first_handle_with_goal_response+0x14>
 801d3a4:	f890 3020 	ldrb.w	r3, [r0, #32]
 801d3a8:	2b00      	cmp	r3, #0
 801d3aa:	d0f9      	beq.n	801d3a0 <rclc_action_find_first_handle_with_goal_response+0x8>
 801d3ac:	4770      	bx	lr
 801d3ae:	bf00      	nop

0801d3b0 <rclc_action_find_first_handle_with_result_response>:
 801d3b0:	b140      	cbz	r0, 801d3c4 <rclc_action_find_first_handle_with_result_response+0x14>
 801d3b2:	68c0      	ldr	r0, [r0, #12]
 801d3b4:	b910      	cbnz	r0, 801d3bc <rclc_action_find_first_handle_with_result_response+0xc>
 801d3b6:	e005      	b.n	801d3c4 <rclc_action_find_first_handle_with_result_response+0x14>
 801d3b8:	6800      	ldr	r0, [r0, #0]
 801d3ba:	b118      	cbz	r0, 801d3c4 <rclc_action_find_first_handle_with_result_response+0x14>
 801d3bc:	f890 3023 	ldrb.w	r3, [r0, #35]	; 0x23
 801d3c0:	2b00      	cmp	r3, #0
 801d3c2:	d0f9      	beq.n	801d3b8 <rclc_action_find_first_handle_with_result_response+0x8>
 801d3c4:	4770      	bx	lr
 801d3c6:	bf00      	nop

0801d3c8 <rclc_action_server_response_goal_request>:
 801d3c8:	b198      	cbz	r0, 801d3f2 <rclc_action_server_response_goal_request+0x2a>
 801d3ca:	2200      	movs	r2, #0
 801d3cc:	460b      	mov	r3, r1
 801d3ce:	f100 0128 	add.w	r1, r0, #40	; 0x28
 801d3d2:	b510      	push	{r4, lr}
 801d3d4:	6844      	ldr	r4, [r0, #4]
 801d3d6:	b086      	sub	sp, #24
 801d3d8:	f104 0010 	add.w	r0, r4, #16
 801d3dc:	9205      	str	r2, [sp, #20]
 801d3de:	e9cd 2203 	strd	r2, r2, [sp, #12]
 801d3e2:	aa03      	add	r2, sp, #12
 801d3e4:	f88d 300c 	strb.w	r3, [sp, #12]
 801d3e8:	f7ff fd40 	bl	801ce6c <rcl_action_send_goal_response>
 801d3ec:	b918      	cbnz	r0, 801d3f6 <rclc_action_server_response_goal_request+0x2e>
 801d3ee:	b006      	add	sp, #24
 801d3f0:	bd10      	pop	{r4, pc}
 801d3f2:	200b      	movs	r0, #11
 801d3f4:	4770      	bx	lr
 801d3f6:	9001      	str	r0, [sp, #4]
 801d3f8:	f7f7 fcf6 	bl	8014de8 <rcutils_reset_error>
 801d3fc:	9801      	ldr	r0, [sp, #4]
 801d3fe:	b006      	add	sp, #24
 801d400:	bd10      	pop	{r4, pc}
 801d402:	bf00      	nop
 801d404:	0000      	movs	r0, r0
	...

0801d408 <rclc_action_server_goal_cancel_accept>:
 801d408:	b310      	cbz	r0, 801d450 <rclc_action_server_goal_cancel_accept+0x48>
 801d40a:	b510      	push	{r4, lr}
 801d40c:	b090      	sub	sp, #64	; 0x40
 801d40e:	4604      	mov	r4, r0
 801d410:	a806      	add	r0, sp, #24
 801d412:	f7ff feff 	bl	801d214 <rcl_action_get_zero_initialized_cancel_response>
 801d416:	2300      	movs	r3, #0
 801d418:	f8d4 0009 	ldr.w	r0, [r4, #9]
 801d41c:	46ec      	mov	ip, sp
 801d41e:	f8d4 100d 	ldr.w	r1, [r4, #13]
 801d422:	f8d4 2011 	ldr.w	r2, [r4, #17]
 801d426:	f88d 3018 	strb.w	r3, [sp, #24]
 801d42a:	f8d4 3015 	ldr.w	r3, [r4, #21]
 801d42e:	f8cd d01c 	str.w	sp, [sp, #28]
 801d432:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801d436:	ed9f 7b08 	vldr	d7, [pc, #32]	; 801d458 <rclc_action_server_goal_cancel_accept+0x50>
 801d43a:	6860      	ldr	r0, [r4, #4]
 801d43c:	aa06      	add	r2, sp, #24
 801d43e:	f104 0158 	add.w	r1, r4, #88	; 0x58
 801d442:	3010      	adds	r0, #16
 801d444:	ed8d 7b08 	vstr	d7, [sp, #32]
 801d448:	f7ff fdc6 	bl	801cfd8 <rcl_action_send_cancel_response>
 801d44c:	b010      	add	sp, #64	; 0x40
 801d44e:	bd10      	pop	{r4, pc}
 801d450:	200b      	movs	r0, #11
 801d452:	4770      	bx	lr
 801d454:	f3af 8000 	nop.w
 801d458:	00000001 	.word	0x00000001
 801d45c:	00000001 	.word	0x00000001

0801d460 <rclc_action_server_goal_cancel_reject>:
 801d460:	b082      	sub	sp, #8
 801d462:	b530      	push	{r4, r5, lr}
 801d464:	b08b      	sub	sp, #44	; 0x2c
 801d466:	ac0e      	add	r4, sp, #56	; 0x38
 801d468:	e884 000c 	stmia.w	r4, {r2, r3}
 801d46c:	b188      	cbz	r0, 801d492 <rclc_action_server_goal_cancel_reject+0x32>
 801d46e:	4604      	mov	r4, r0
 801d470:	a801      	add	r0, sp, #4
 801d472:	460d      	mov	r5, r1
 801d474:	f7ff fece 	bl	801d214 <rcl_action_get_zero_initialized_cancel_response>
 801d478:	aa01      	add	r2, sp, #4
 801d47a:	a90e      	add	r1, sp, #56	; 0x38
 801d47c:	f104 0010 	add.w	r0, r4, #16
 801d480:	f88d 5004 	strb.w	r5, [sp, #4]
 801d484:	f7ff fda8 	bl	801cfd8 <rcl_action_send_cancel_response>
 801d488:	b00b      	add	sp, #44	; 0x2c
 801d48a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801d48e:	b002      	add	sp, #8
 801d490:	4770      	bx	lr
 801d492:	200b      	movs	r0, #11
 801d494:	b00b      	add	sp, #44	; 0x2c
 801d496:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801d49a:	b002      	add	sp, #8
 801d49c:	4770      	bx	lr
 801d49e:	bf00      	nop

0801d4a0 <__atomic_load_8>:
 801d4a0:	ea80 4110 	eor.w	r1, r0, r0, lsr #16
 801d4a4:	4a16      	ldr	r2, [pc, #88]	; (801d500 <__atomic_load_8+0x60>)
 801d4a6:	4b17      	ldr	r3, [pc, #92]	; (801d504 <__atomic_load_8+0x64>)
 801d4a8:	f04f 0c01 	mov.w	ip, #1
 801d4ac:	f081 013d 	eor.w	r1, r1, #61	; 0x3d
 801d4b0:	eb01 01c1 	add.w	r1, r1, r1, lsl #3
 801d4b4:	ea81 1111 	eor.w	r1, r1, r1, lsr #4
 801d4b8:	fb02 f101 	mul.w	r1, r2, r1
 801d4bc:	ea81 31d1 	eor.w	r1, r1, r1, lsr #15
 801d4c0:	fba3 2301 	umull	r2, r3, r3, r1
 801d4c4:	091b      	lsrs	r3, r3, #4
 801d4c6:	eb03 0243 	add.w	r2, r3, r3, lsl #1
 801d4ca:	ebc3 03c2 	rsb	r3, r3, r2, lsl #3
 801d4ce:	b4d0      	push	{r4, r6, r7}
 801d4d0:	1ac9      	subs	r1, r1, r3
 801d4d2:	4c0d      	ldr	r4, [pc, #52]	; (801d508 <__atomic_load_8+0x68>)
 801d4d4:	1862      	adds	r2, r4, r1
 801d4d6:	e8d2 3f4f 	ldrexb	r3, [r2]
 801d4da:	e8c2 cf46 	strexb	r6, ip, [r2]
 801d4de:	2e00      	cmp	r6, #0
 801d4e0:	d1f9      	bne.n	801d4d6 <__atomic_load_8+0x36>
 801d4e2:	b2db      	uxtb	r3, r3
 801d4e4:	f3bf 8f5b 	dmb	ish
 801d4e8:	2b00      	cmp	r3, #0
 801d4ea:	d1f4      	bne.n	801d4d6 <__atomic_load_8+0x36>
 801d4ec:	e9d0 6700 	ldrd	r6, r7, [r0]
 801d4f0:	f3bf 8f5b 	dmb	ish
 801d4f4:	5463      	strb	r3, [r4, r1]
 801d4f6:	4630      	mov	r0, r6
 801d4f8:	4639      	mov	r1, r7
 801d4fa:	bcd0      	pop	{r4, r6, r7}
 801d4fc:	4770      	bx	lr
 801d4fe:	bf00      	nop
 801d500:	27d4eb2d 	.word	0x27d4eb2d
 801d504:	b21642c9 	.word	0xb21642c9
 801d508:	20016f08 	.word	0x20016f08

0801d50c <__atomic_store_8>:
 801d50c:	b570      	push	{r4, r5, r6, lr}
 801d50e:	ea80 4e10 	eor.w	lr, r0, r0, lsr #16
 801d512:	4916      	ldr	r1, [pc, #88]	; (801d56c <__atomic_store_8+0x60>)
 801d514:	4c16      	ldr	r4, [pc, #88]	; (801d570 <__atomic_store_8+0x64>)
 801d516:	f08e 0e3d 	eor.w	lr, lr, #61	; 0x3d
 801d51a:	eb0e 0ece 	add.w	lr, lr, lr, lsl #3
 801d51e:	ea8e 1e1e 	eor.w	lr, lr, lr, lsr #4
 801d522:	fb01 fe0e 	mul.w	lr, r1, lr
 801d526:	4913      	ldr	r1, [pc, #76]	; (801d574 <__atomic_store_8+0x68>)
 801d528:	ea8e 3ede 	eor.w	lr, lr, lr, lsr #15
 801d52c:	fba1 510e 	umull	r5, r1, r1, lr
 801d530:	f04f 0501 	mov.w	r5, #1
 801d534:	0909      	lsrs	r1, r1, #4
 801d536:	eb01 0c41 	add.w	ip, r1, r1, lsl #1
 801d53a:	ebc1 01cc 	rsb	r1, r1, ip, lsl #3
 801d53e:	ebae 0e01 	sub.w	lr, lr, r1
 801d542:	eb04 0c0e 	add.w	ip, r4, lr
 801d546:	e8dc 1f4f 	ldrexb	r1, [ip]
 801d54a:	e8cc 5f46 	strexb	r6, r5, [ip]
 801d54e:	2e00      	cmp	r6, #0
 801d550:	d1f9      	bne.n	801d546 <__atomic_store_8+0x3a>
 801d552:	b2c9      	uxtb	r1, r1
 801d554:	f3bf 8f5b 	dmb	ish
 801d558:	2900      	cmp	r1, #0
 801d55a:	d1f4      	bne.n	801d546 <__atomic_store_8+0x3a>
 801d55c:	e9c0 2300 	strd	r2, r3, [r0]
 801d560:	f3bf 8f5b 	dmb	ish
 801d564:	f804 100e 	strb.w	r1, [r4, lr]
 801d568:	bd70      	pop	{r4, r5, r6, pc}
 801d56a:	bf00      	nop
 801d56c:	27d4eb2d 	.word	0x27d4eb2d
 801d570:	20016f08 	.word	0x20016f08
 801d574:	b21642c9 	.word	0xb21642c9

0801d578 <__atomic_exchange_8>:
 801d578:	ea80 4c10 	eor.w	ip, r0, r0, lsr #16
 801d57c:	4917      	ldr	r1, [pc, #92]	; (801d5dc <__atomic_exchange_8+0x64>)
 801d57e:	f08c 0c3d 	eor.w	ip, ip, #61	; 0x3d
 801d582:	eb0c 0ccc 	add.w	ip, ip, ip, lsl #3
 801d586:	ea8c 1c1c 	eor.w	ip, ip, ip, lsr #4
 801d58a:	fb01 fc0c 	mul.w	ip, r1, ip
 801d58e:	4914      	ldr	r1, [pc, #80]	; (801d5e0 <__atomic_exchange_8+0x68>)
 801d590:	ea8c 3cdc 	eor.w	ip, ip, ip, lsr #15
 801d594:	b570      	push	{r4, r5, r6, lr}
 801d596:	4686      	mov	lr, r0
 801d598:	fba1 010c 	umull	r0, r1, r1, ip
 801d59c:	4d11      	ldr	r5, [pc, #68]	; (801d5e4 <__atomic_exchange_8+0x6c>)
 801d59e:	f04f 0001 	mov.w	r0, #1
 801d5a2:	0909      	lsrs	r1, r1, #4
 801d5a4:	eb01 0441 	add.w	r4, r1, r1, lsl #1
 801d5a8:	ebc1 01c4 	rsb	r1, r1, r4, lsl #3
 801d5ac:	ebac 0c01 	sub.w	ip, ip, r1
 801d5b0:	eb05 010c 	add.w	r1, r5, ip
 801d5b4:	e8d1 4f4f 	ldrexb	r4, [r1]
 801d5b8:	e8c1 0f46 	strexb	r6, r0, [r1]
 801d5bc:	2e00      	cmp	r6, #0
 801d5be:	d1f9      	bne.n	801d5b4 <__atomic_exchange_8+0x3c>
 801d5c0:	b2e4      	uxtb	r4, r4
 801d5c2:	f3bf 8f5b 	dmb	ish
 801d5c6:	2c00      	cmp	r4, #0
 801d5c8:	d1f4      	bne.n	801d5b4 <__atomic_exchange_8+0x3c>
 801d5ca:	e9de 0100 	ldrd	r0, r1, [lr]
 801d5ce:	e9ce 2300 	strd	r2, r3, [lr]
 801d5d2:	f3bf 8f5b 	dmb	ish
 801d5d6:	f805 400c 	strb.w	r4, [r5, ip]
 801d5da:	bd70      	pop	{r4, r5, r6, pc}
 801d5dc:	27d4eb2d 	.word	0x27d4eb2d
 801d5e0:	b21642c9 	.word	0xb21642c9
 801d5e4:	20016f08 	.word	0x20016f08

0801d5e8 <rcutils_is_directory>:
 801d5e8:	2000      	movs	r0, #0
 801d5ea:	4770      	bx	lr

0801d5ec <rcutils_join_path>:
 801d5ec:	b082      	sub	sp, #8
 801d5ee:	2000      	movs	r0, #0
 801d5f0:	e88d 000c 	stmia.w	sp, {r2, r3}
 801d5f4:	b002      	add	sp, #8
 801d5f6:	4770      	bx	lr

0801d5f8 <rcutils_to_native_path>:
 801d5f8:	b084      	sub	sp, #16
 801d5fa:	2000      	movs	r0, #0
 801d5fc:	f10d 0c04 	add.w	ip, sp, #4
 801d600:	b004      	add	sp, #16
 801d602:	e88c 000e 	stmia.w	ip, {r1, r2, r3}
 801d606:	4770      	bx	lr

0801d608 <rcutils_string_array_fini>:
 801d608:	b328      	cbz	r0, 801d656 <rcutils_string_array_fini+0x4e>
 801d60a:	b570      	push	{r4, r5, r6, lr}
 801d60c:	4604      	mov	r4, r0
 801d60e:	6840      	ldr	r0, [r0, #4]
 801d610:	b1e0      	cbz	r0, 801d64c <rcutils_string_array_fini+0x44>
 801d612:	f104 0008 	add.w	r0, r4, #8
 801d616:	f7f7 fba9 	bl	8014d6c <rcutils_allocator_is_valid>
 801d61a:	b1c0      	cbz	r0, 801d64e <rcutils_string_array_fini+0x46>
 801d61c:	6823      	ldr	r3, [r4, #0]
 801d61e:	b1c3      	cbz	r3, 801d652 <rcutils_string_array_fini+0x4a>
 801d620:	2500      	movs	r5, #0
 801d622:	6860      	ldr	r0, [r4, #4]
 801d624:	462e      	mov	r6, r5
 801d626:	f850 0025 	ldr.w	r0, [r0, r5, lsl #2]
 801d62a:	68e3      	ldr	r3, [r4, #12]
 801d62c:	69a1      	ldr	r1, [r4, #24]
 801d62e:	4798      	blx	r3
 801d630:	e9d4 3000 	ldrd	r3, r0, [r4]
 801d634:	f840 6025 	str.w	r6, [r0, r5, lsl #2]
 801d638:	3501      	adds	r5, #1
 801d63a:	429d      	cmp	r5, r3
 801d63c:	d3f3      	bcc.n	801d626 <rcutils_string_array_fini+0x1e>
 801d63e:	68e3      	ldr	r3, [r4, #12]
 801d640:	69a1      	ldr	r1, [r4, #24]
 801d642:	4798      	blx	r3
 801d644:	2300      	movs	r3, #0
 801d646:	4618      	mov	r0, r3
 801d648:	e9c4 3300 	strd	r3, r3, [r4]
 801d64c:	bd70      	pop	{r4, r5, r6, pc}
 801d64e:	200b      	movs	r0, #11
 801d650:	bd70      	pop	{r4, r5, r6, pc}
 801d652:	6860      	ldr	r0, [r4, #4]
 801d654:	e7f3      	b.n	801d63e <rcutils_string_array_fini+0x36>
 801d656:	200b      	movs	r0, #11
 801d658:	4770      	bx	lr
 801d65a:	bf00      	nop

0801d65c <rcutils_get_zero_initialized_string_map>:
 801d65c:	2000      	movs	r0, #0
 801d65e:	4b01      	ldr	r3, [pc, #4]	; (801d664 <rcutils_get_zero_initialized_string_map+0x8>)
 801d660:	6018      	str	r0, [r3, #0]
 801d662:	4770      	bx	lr
 801d664:	20016f20 	.word	0x20016f20

0801d668 <rcutils_string_map_reserve>:
 801d668:	2800      	cmp	r0, #0
 801d66a:	d05e      	beq.n	801d72a <rcutils_string_map_reserve+0xc2>
 801d66c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d670:	460c      	mov	r4, r1
 801d672:	6801      	ldr	r1, [r0, #0]
 801d674:	b082      	sub	sp, #8
 801d676:	4605      	mov	r5, r0
 801d678:	b129      	cbz	r1, 801d686 <rcutils_string_map_reserve+0x1e>
 801d67a:	68cb      	ldr	r3, [r1, #12]
 801d67c:	42a3      	cmp	r3, r4
 801d67e:	d906      	bls.n	801d68e <rcutils_string_map_reserve+0x26>
 801d680:	461c      	mov	r4, r3
 801d682:	2900      	cmp	r1, #0
 801d684:	d1f9      	bne.n	801d67a <rcutils_string_map_reserve+0x12>
 801d686:	201f      	movs	r0, #31
 801d688:	b002      	add	sp, #8
 801d68a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d68e:	688b      	ldr	r3, [r1, #8]
 801d690:	42a3      	cmp	r3, r4
 801d692:	d046      	beq.n	801d722 <rcutils_string_map_reserve+0xba>
 801d694:	6a0e      	ldr	r6, [r1, #32]
 801d696:	2c00      	cmp	r4, #0
 801d698:	d033      	beq.n	801d702 <rcutils_string_map_reserve+0x9a>
 801d69a:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 801d69e:	d242      	bcs.n	801d726 <rcutils_string_map_reserve+0xbe>
 801d6a0:	00a7      	lsls	r7, r4, #2
 801d6a2:	f8d1 8018 	ldr.w	r8, [r1, #24]
 801d6a6:	6808      	ldr	r0, [r1, #0]
 801d6a8:	4632      	mov	r2, r6
 801d6aa:	4639      	mov	r1, r7
 801d6ac:	47c0      	blx	r8
 801d6ae:	2800      	cmp	r0, #0
 801d6b0:	d039      	beq.n	801d726 <rcutils_string_map_reserve+0xbe>
 801d6b2:	682b      	ldr	r3, [r5, #0]
 801d6b4:	4632      	mov	r2, r6
 801d6b6:	4639      	mov	r1, r7
 801d6b8:	6018      	str	r0, [r3, #0]
 801d6ba:	6858      	ldr	r0, [r3, #4]
 801d6bc:	47c0      	blx	r8
 801d6be:	2800      	cmp	r0, #0
 801d6c0:	d031      	beq.n	801d726 <rcutils_string_map_reserve+0xbe>
 801d6c2:	682d      	ldr	r5, [r5, #0]
 801d6c4:	68ab      	ldr	r3, [r5, #8]
 801d6c6:	6068      	str	r0, [r5, #4]
 801d6c8:	42a3      	cmp	r3, r4
 801d6ca:	d225      	bcs.n	801d718 <rcutils_string_map_reserve+0xb0>
 801d6cc:	682a      	ldr	r2, [r5, #0]
 801d6ce:	eb00 0c07 	add.w	ip, r0, r7
 801d6d2:	0099      	lsls	r1, r3, #2
 801d6d4:	eb02 0e83 	add.w	lr, r2, r3, lsl #2
 801d6d8:	eb00 0683 	add.w	r6, r0, r3, lsl #2
 801d6dc:	45e6      	cmp	lr, ip
 801d6de:	d203      	bcs.n	801d6e8 <rcutils_string_map_reserve+0x80>
 801d6e0:	eb02 0c07 	add.w	ip, r2, r7
 801d6e4:	4566      	cmp	r6, ip
 801d6e6:	d322      	bcc.n	801d72e <rcutils_string_map_reserve+0xc6>
 801d6e8:	1ae3      	subs	r3, r4, r3
 801d6ea:	4670      	mov	r0, lr
 801d6ec:	2100      	movs	r1, #0
 801d6ee:	009a      	lsls	r2, r3, #2
 801d6f0:	9201      	str	r2, [sp, #4]
 801d6f2:	f003 f9cf 	bl	8020a94 <memset>
 801d6f6:	9a01      	ldr	r2, [sp, #4]
 801d6f8:	2100      	movs	r1, #0
 801d6fa:	4630      	mov	r0, r6
 801d6fc:	f003 f9ca 	bl	8020a94 <memset>
 801d700:	e00a      	b.n	801d718 <rcutils_string_map_reserve+0xb0>
 801d702:	694f      	ldr	r7, [r1, #20]
 801d704:	6808      	ldr	r0, [r1, #0]
 801d706:	4631      	mov	r1, r6
 801d708:	47b8      	blx	r7
 801d70a:	682b      	ldr	r3, [r5, #0]
 801d70c:	4631      	mov	r1, r6
 801d70e:	6858      	ldr	r0, [r3, #4]
 801d710:	601c      	str	r4, [r3, #0]
 801d712:	47b8      	blx	r7
 801d714:	682d      	ldr	r5, [r5, #0]
 801d716:	606c      	str	r4, [r5, #4]
 801d718:	2000      	movs	r0, #0
 801d71a:	60ac      	str	r4, [r5, #8]
 801d71c:	b002      	add	sp, #8
 801d71e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d722:	2000      	movs	r0, #0
 801d724:	e7b0      	b.n	801d688 <rcutils_string_map_reserve+0x20>
 801d726:	200a      	movs	r0, #10
 801d728:	e7ae      	b.n	801d688 <rcutils_string_map_reserve+0x20>
 801d72a:	200b      	movs	r0, #11
 801d72c:	4770      	bx	lr
 801d72e:	1f0b      	subs	r3, r1, #4
 801d730:	4418      	add	r0, r3
 801d732:	4413      	add	r3, r2
 801d734:	3a04      	subs	r2, #4
 801d736:	4417      	add	r7, r2
 801d738:	2200      	movs	r2, #0
 801d73a:	f843 2f04 	str.w	r2, [r3, #4]!
 801d73e:	42bb      	cmp	r3, r7
 801d740:	f840 2f04 	str.w	r2, [r0, #4]!
 801d744:	d1f9      	bne.n	801d73a <rcutils_string_map_reserve+0xd2>
 801d746:	e7e7      	b.n	801d718 <rcutils_string_map_reserve+0xb0>

0801d748 <rcutils_string_map_init>:
 801d748:	b082      	sub	sp, #8
 801d74a:	b570      	push	{r4, r5, r6, lr}
 801d74c:	ac04      	add	r4, sp, #16
 801d74e:	e884 000c 	stmia.w	r4, {r2, r3}
 801d752:	b380      	cbz	r0, 801d7b6 <rcutils_string_map_init+0x6e>
 801d754:	6806      	ldr	r6, [r0, #0]
 801d756:	4604      	mov	r4, r0
 801d758:	b12e      	cbz	r6, 801d766 <rcutils_string_map_init+0x1e>
 801d75a:	251e      	movs	r5, #30
 801d75c:	4628      	mov	r0, r5
 801d75e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801d762:	b002      	add	sp, #8
 801d764:	4770      	bx	lr
 801d766:	a804      	add	r0, sp, #16
 801d768:	460d      	mov	r5, r1
 801d76a:	f7f7 faff 	bl	8014d6c <rcutils_allocator_is_valid>
 801d76e:	b310      	cbz	r0, 801d7b6 <rcutils_string_map_init+0x6e>
 801d770:	9b04      	ldr	r3, [sp, #16]
 801d772:	2024      	movs	r0, #36	; 0x24
 801d774:	9908      	ldr	r1, [sp, #32]
 801d776:	4798      	blx	r3
 801d778:	6020      	str	r0, [r4, #0]
 801d77a:	b310      	cbz	r0, 801d7c2 <rcutils_string_map_init+0x7a>
 801d77c:	f10d 0e10 	add.w	lr, sp, #16
 801d780:	f100 0c10 	add.w	ip, r0, #16
 801d784:	e9c0 6600 	strd	r6, r6, [r0]
 801d788:	e9c0 6602 	strd	r6, r6, [r0, #8]
 801d78c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
 801d790:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801d794:	f8de 3000 	ldr.w	r3, [lr]
 801d798:	4629      	mov	r1, r5
 801d79a:	4620      	mov	r0, r4
 801d79c:	f8cc 3000 	str.w	r3, [ip]
 801d7a0:	f7ff ff62 	bl	801d668 <rcutils_string_map_reserve>
 801d7a4:	4605      	mov	r5, r0
 801d7a6:	2800      	cmp	r0, #0
 801d7a8:	d0d8      	beq.n	801d75c <rcutils_string_map_init+0x14>
 801d7aa:	9b05      	ldr	r3, [sp, #20]
 801d7ac:	9908      	ldr	r1, [sp, #32]
 801d7ae:	6820      	ldr	r0, [r4, #0]
 801d7b0:	4798      	blx	r3
 801d7b2:	6026      	str	r6, [r4, #0]
 801d7b4:	e7d2      	b.n	801d75c <rcutils_string_map_init+0x14>
 801d7b6:	250b      	movs	r5, #11
 801d7b8:	4628      	mov	r0, r5
 801d7ba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801d7be:	b002      	add	sp, #8
 801d7c0:	4770      	bx	lr
 801d7c2:	250a      	movs	r5, #10
 801d7c4:	e7ca      	b.n	801d75c <rcutils_string_map_init+0x14>
 801d7c6:	bf00      	nop

0801d7c8 <rcutils_string_map_fini>:
 801d7c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d7cc:	b082      	sub	sp, #8
 801d7ce:	2800      	cmp	r0, #0
 801d7d0:	d03a      	beq.n	801d848 <rcutils_string_map_fini+0x80>
 801d7d2:	6804      	ldr	r4, [r0, #0]
 801d7d4:	4606      	mov	r6, r0
 801d7d6:	2c00      	cmp	r4, #0
 801d7d8:	d032      	beq.n	801d840 <rcutils_string_map_fini+0x78>
 801d7da:	68a3      	ldr	r3, [r4, #8]
 801d7dc:	b32b      	cbz	r3, 801d82a <rcutils_string_map_fini+0x62>
 801d7de:	2500      	movs	r5, #0
 801d7e0:	6822      	ldr	r2, [r4, #0]
 801d7e2:	462f      	mov	r7, r5
 801d7e4:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 801d7e8:	b1e0      	cbz	r0, 801d824 <rcutils_string_map_fini+0x5c>
 801d7ea:	6a21      	ldr	r1, [r4, #32]
 801d7ec:	f8d4 8014 	ldr.w	r8, [r4, #20]
 801d7f0:	9101      	str	r1, [sp, #4]
 801d7f2:	47c0      	blx	r8
 801d7f4:	9901      	ldr	r1, [sp, #4]
 801d7f6:	e9d4 3200 	ldrd	r3, r2, [r4]
 801d7fa:	f843 7025 	str.w	r7, [r3, r5, lsl #2]
 801d7fe:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 801d802:	47c0      	blx	r8
 801d804:	68e3      	ldr	r3, [r4, #12]
 801d806:	6862      	ldr	r2, [r4, #4]
 801d808:	3b01      	subs	r3, #1
 801d80a:	f842 7025 	str.w	r7, [r2, r5, lsl #2]
 801d80e:	3501      	adds	r5, #1
 801d810:	60e3      	str	r3, [r4, #12]
 801d812:	6834      	ldr	r4, [r6, #0]
 801d814:	68a3      	ldr	r3, [r4, #8]
 801d816:	429d      	cmp	r5, r3
 801d818:	d207      	bcs.n	801d82a <rcutils_string_map_fini+0x62>
 801d81a:	6822      	ldr	r2, [r4, #0]
 801d81c:	f852 0025 	ldr.w	r0, [r2, r5, lsl #2]
 801d820:	2800      	cmp	r0, #0
 801d822:	d1e2      	bne.n	801d7ea <rcutils_string_map_fini+0x22>
 801d824:	3501      	adds	r5, #1
 801d826:	429d      	cmp	r5, r3
 801d828:	d3dc      	bcc.n	801d7e4 <rcutils_string_map_fini+0x1c>
 801d82a:	2100      	movs	r1, #0
 801d82c:	4630      	mov	r0, r6
 801d82e:	f7ff ff1b 	bl	801d668 <rcutils_string_map_reserve>
 801d832:	4604      	mov	r4, r0
 801d834:	b920      	cbnz	r0, 801d840 <rcutils_string_map_fini+0x78>
 801d836:	6830      	ldr	r0, [r6, #0]
 801d838:	6943      	ldr	r3, [r0, #20]
 801d83a:	6a01      	ldr	r1, [r0, #32]
 801d83c:	4798      	blx	r3
 801d83e:	6034      	str	r4, [r6, #0]
 801d840:	4620      	mov	r0, r4
 801d842:	b002      	add	sp, #8
 801d844:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d848:	240b      	movs	r4, #11
 801d84a:	4620      	mov	r0, r4
 801d84c:	b002      	add	sp, #8
 801d84e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801d852:	bf00      	nop

0801d854 <rcutils_string_map_getn>:
 801d854:	b378      	cbz	r0, 801d8b6 <rcutils_string_map_getn+0x62>
 801d856:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d85a:	f8d0 b000 	ldr.w	fp, [r0]
 801d85e:	f1bb 0f00 	cmp.w	fp, #0
 801d862:	d01f      	beq.n	801d8a4 <rcutils_string_map_getn+0x50>
 801d864:	fab1 f481 	clz	r4, r1
 801d868:	4688      	mov	r8, r1
 801d86a:	0964      	lsrs	r4, r4, #5
 801d86c:	b1d1      	cbz	r1, 801d8a4 <rcutils_string_map_getn+0x50>
 801d86e:	f8db 7008 	ldr.w	r7, [fp, #8]
 801d872:	f8db 6000 	ldr.w	r6, [fp]
 801d876:	b1af      	cbz	r7, 801d8a4 <rcutils_string_map_getn+0x50>
 801d878:	4691      	mov	r9, r2
 801d87a:	3e04      	subs	r6, #4
 801d87c:	f856 5f04 	ldr.w	r5, [r6, #4]!
 801d880:	ea4f 0a84 	mov.w	sl, r4, lsl #2
 801d884:	3401      	adds	r4, #1
 801d886:	4628      	mov	r0, r5
 801d888:	b155      	cbz	r5, 801d8a0 <rcutils_string_map_getn+0x4c>
 801d88a:	f7e2 fd39 	bl	8000300 <strlen>
 801d88e:	4602      	mov	r2, r0
 801d890:	4629      	mov	r1, r5
 801d892:	4640      	mov	r0, r8
 801d894:	454a      	cmp	r2, r9
 801d896:	bf38      	it	cc
 801d898:	464a      	movcc	r2, r9
 801d89a:	f003 f910 	bl	8020abe <strncmp>
 801d89e:	b120      	cbz	r0, 801d8aa <rcutils_string_map_getn+0x56>
 801d8a0:	42a7      	cmp	r7, r4
 801d8a2:	d1eb      	bne.n	801d87c <rcutils_string_map_getn+0x28>
 801d8a4:	2000      	movs	r0, #0
 801d8a6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d8aa:	f8db 3004 	ldr.w	r3, [fp, #4]
 801d8ae:	f853 000a 	ldr.w	r0, [r3, sl]
 801d8b2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d8b6:	4770      	bx	lr

0801d8b8 <rmw_get_zero_initialized_context>:
 801d8b8:	b510      	push	{r4, lr}
 801d8ba:	4604      	mov	r4, r0
 801d8bc:	3010      	adds	r0, #16
 801d8be:	f7f7 fc73 	bl	80151a8 <rmw_get_zero_initialized_init_options>
 801d8c2:	2300      	movs	r3, #0
 801d8c4:	4620      	mov	r0, r4
 801d8c6:	60a3      	str	r3, [r4, #8]
 801d8c8:	64a3      	str	r3, [r4, #72]	; 0x48
 801d8ca:	64e3      	str	r3, [r4, #76]	; 0x4c
 801d8cc:	ed9f 7b02 	vldr	d7, [pc, #8]	; 801d8d8 <rmw_get_zero_initialized_context+0x20>
 801d8d0:	ed84 7b00 	vstr	d7, [r4]
 801d8d4:	bd10      	pop	{r4, pc}
 801d8d6:	bf00      	nop
	...

0801d8e0 <rmw_time_equal>:
 801d8e0:	b4f0      	push	{r4, r5, r6, r7}
 801d8e2:	b084      	sub	sp, #16
 801d8e4:	ac04      	add	r4, sp, #16
 801d8e6:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 801d8ea:	4603      	mov	r3, r0
 801d8ec:	4925      	ldr	r1, [pc, #148]	; (801d984 <rmw_time_equal+0xa4>)
 801d8ee:	9d01      	ldr	r5, [sp, #4]
 801d8f0:	4610      	mov	r0, r2
 801d8f2:	4299      	cmp	r1, r3
 801d8f4:	f04f 0202 	mov.w	r2, #2
 801d8f8:	9e03      	ldr	r6, [sp, #12]
 801d8fa:	41aa      	sbcs	r2, r5
 801d8fc:	d330      	bcc.n	801d960 <rmw_time_equal+0x80>
 801d8fe:	4c22      	ldr	r4, [pc, #136]	; (801d988 <rmw_time_equal+0xa8>)
 801d900:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801d904:	fba3 3204 	umull	r3, r2, r3, r4
 801d908:	fb04 2205 	mla	r2, r4, r5, r2
 801d90c:	43dd      	mvns	r5, r3
 801d90e:	1a8c      	subs	r4, r1, r2
 801d910:	4285      	cmp	r5, r0
 801d912:	41b4      	sbcs	r4, r6
 801d914:	d332      	bcc.n	801d97c <rmw_time_equal+0x9c>
 801d916:	eb10 0c03 	adds.w	ip, r0, r3
 801d91a:	eb42 0106 	adc.w	r1, r2, r6
 801d91e:	4819      	ldr	r0, [pc, #100]	; (801d984 <rmw_time_equal+0xa4>)
 801d920:	2202      	movs	r2, #2
 801d922:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 801d924:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 801d926:	e9dd 3608 	ldrd	r3, r6, [sp, #32]
 801d92a:	4298      	cmp	r0, r3
 801d92c:	41b2      	sbcs	r2, r6
 801d92e:	d31c      	bcc.n	801d96a <rmw_time_equal+0x8a>
 801d930:	4c15      	ldr	r4, [pc, #84]	; (801d988 <rmw_time_equal+0xa8>)
 801d932:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 801d936:	fba3 3204 	umull	r3, r2, r3, r4
 801d93a:	fb04 2206 	mla	r2, r4, r6, r2
 801d93e:	43de      	mvns	r6, r3
 801d940:	1a84      	subs	r4, r0, r2
 801d942:	42ae      	cmp	r6, r5
 801d944:	41bc      	sbcs	r4, r7
 801d946:	d315      	bcc.n	801d974 <rmw_time_equal+0x94>
 801d948:	195b      	adds	r3, r3, r5
 801d94a:	eb42 0207 	adc.w	r2, r2, r7
 801d94e:	428a      	cmp	r2, r1
 801d950:	bf08      	it	eq
 801d952:	4563      	cmpeq	r3, ip
 801d954:	bf0c      	ite	eq
 801d956:	2001      	moveq	r0, #1
 801d958:	2000      	movne	r0, #0
 801d95a:	b004      	add	sp, #16
 801d95c:	bcf0      	pop	{r4, r5, r6, r7}
 801d95e:	4770      	bx	lr
 801d960:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 801d964:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801d968:	e7d9      	b.n	801d91e <rmw_time_equal+0x3e>
 801d96a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801d96e:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 801d972:	e7ec      	b.n	801d94e <rmw_time_equal+0x6e>
 801d974:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801d978:	4602      	mov	r2, r0
 801d97a:	e7e8      	b.n	801d94e <rmw_time_equal+0x6e>
 801d97c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 801d980:	e7cd      	b.n	801d91e <rmw_time_equal+0x3e>
 801d982:	bf00      	nop
 801d984:	25c17d04 	.word	0x25c17d04
 801d988:	3b9aca00 	.word	0x3b9aca00

0801d98c <rmw_time_total_nsec>:
 801d98c:	b470      	push	{r4, r5, r6}
 801d98e:	b085      	sub	sp, #20
 801d990:	ac04      	add	r4, sp, #16
 801d992:	e904 000f 	stmdb	r4, {r0, r1, r2, r3}
 801d996:	4603      	mov	r3, r0
 801d998:	4913      	ldr	r1, [pc, #76]	; (801d9e8 <rmw_time_total_nsec+0x5c>)
 801d99a:	9d01      	ldr	r5, [sp, #4]
 801d99c:	4610      	mov	r0, r2
 801d99e:	4299      	cmp	r1, r3
 801d9a0:	f04f 0202 	mov.w	r2, #2
 801d9a4:	9e03      	ldr	r6, [sp, #12]
 801d9a6:	41aa      	sbcs	r2, r5
 801d9a8:	d311      	bcc.n	801d9ce <rmw_time_total_nsec+0x42>
 801d9aa:	4c10      	ldr	r4, [pc, #64]	; (801d9ec <rmw_time_total_nsec+0x60>)
 801d9ac:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801d9b0:	fba3 3204 	umull	r3, r2, r3, r4
 801d9b4:	fb04 2205 	mla	r2, r4, r5, r2
 801d9b8:	43dd      	mvns	r5, r3
 801d9ba:	1a8c      	subs	r4, r1, r2
 801d9bc:	4285      	cmp	r5, r0
 801d9be:	41b4      	sbcs	r4, r6
 801d9c0:	d30c      	bcc.n	801d9dc <rmw_time_total_nsec+0x50>
 801d9c2:	1818      	adds	r0, r3, r0
 801d9c4:	eb42 0106 	adc.w	r1, r2, r6
 801d9c8:	b005      	add	sp, #20
 801d9ca:	bc70      	pop	{r4, r5, r6}
 801d9cc:	4770      	bx	lr
 801d9ce:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801d9d2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 801d9d6:	b005      	add	sp, #20
 801d9d8:	bc70      	pop	{r4, r5, r6}
 801d9da:	4770      	bx	lr
 801d9dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801d9e0:	b005      	add	sp, #20
 801d9e2:	bc70      	pop	{r4, r5, r6}
 801d9e4:	4770      	bx	lr
 801d9e6:	bf00      	nop
 801d9e8:	25c17d04 	.word	0x25c17d04
 801d9ec:	3b9aca00 	.word	0x3b9aca00

0801d9f0 <rmw_validate_full_topic_name>:
 801d9f0:	2800      	cmp	r0, #0
 801d9f2:	d05d      	beq.n	801dab0 <rmw_validate_full_topic_name+0xc0>
 801d9f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801d9f8:	460d      	mov	r5, r1
 801d9fa:	2900      	cmp	r1, #0
 801d9fc:	d05a      	beq.n	801dab4 <rmw_validate_full_topic_name+0xc4>
 801d9fe:	4604      	mov	r4, r0
 801da00:	4616      	mov	r6, r2
 801da02:	f7e2 fc7d 	bl	8000300 <strlen>
 801da06:	b150      	cbz	r0, 801da1e <rmw_validate_full_topic_name+0x2e>
 801da08:	7823      	ldrb	r3, [r4, #0]
 801da0a:	2b2f      	cmp	r3, #47	; 0x2f
 801da0c:	d00e      	beq.n	801da2c <rmw_validate_full_topic_name+0x3c>
 801da0e:	2302      	movs	r3, #2
 801da10:	602b      	str	r3, [r5, #0]
 801da12:	b146      	cbz	r6, 801da26 <rmw_validate_full_topic_name+0x36>
 801da14:	2300      	movs	r3, #0
 801da16:	4618      	mov	r0, r3
 801da18:	6033      	str	r3, [r6, #0]
 801da1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801da1e:	2301      	movs	r3, #1
 801da20:	602b      	str	r3, [r5, #0]
 801da22:	2e00      	cmp	r6, #0
 801da24:	d1f6      	bne.n	801da14 <rmw_validate_full_topic_name+0x24>
 801da26:	2000      	movs	r0, #0
 801da28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801da2c:	1e43      	subs	r3, r0, #1
 801da2e:	5ce2      	ldrb	r2, [r4, r3]
 801da30:	2a2f      	cmp	r2, #47	; 0x2f
 801da32:	d041      	beq.n	801dab8 <rmw_validate_full_topic_name+0xc8>
 801da34:	1e62      	subs	r2, r4, #1
 801da36:	f1c4 0e01 	rsb	lr, r4, #1
 801da3a:	eb02 0800 	add.w	r8, r2, r0
 801da3e:	eb0e 0702 	add.w	r7, lr, r2
 801da42:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 801da46:	f023 0120 	bic.w	r1, r3, #32
 801da4a:	f1a3 0c2f 	sub.w	ip, r3, #47	; 0x2f
 801da4e:	3941      	subs	r1, #65	; 0x41
 801da50:	2919      	cmp	r1, #25
 801da52:	d90f      	bls.n	801da74 <rmw_validate_full_topic_name+0x84>
 801da54:	f1bc 0f0a 	cmp.w	ip, #10
 801da58:	d90c      	bls.n	801da74 <rmw_validate_full_topic_name+0x84>
 801da5a:	f1a3 035f 	sub.w	r3, r3, #95	; 0x5f
 801da5e:	fab3 f383 	clz	r3, r3
 801da62:	095b      	lsrs	r3, r3, #5
 801da64:	b933      	cbnz	r3, 801da74 <rmw_validate_full_topic_name+0x84>
 801da66:	2204      	movs	r2, #4
 801da68:	602a      	str	r2, [r5, #0]
 801da6a:	2e00      	cmp	r6, #0
 801da6c:	d0db      	beq.n	801da26 <rmw_validate_full_topic_name+0x36>
 801da6e:	4618      	mov	r0, r3
 801da70:	6037      	str	r7, [r6, #0]
 801da72:	e7d2      	b.n	801da1a <rmw_validate_full_topic_name+0x2a>
 801da74:	4542      	cmp	r2, r8
 801da76:	d1e2      	bne.n	801da3e <rmw_validate_full_topic_name+0x4e>
 801da78:	2301      	movs	r3, #1
 801da7a:	4f1a      	ldr	r7, [pc, #104]	; (801dae4 <rmw_validate_full_topic_name+0xf4>)
 801da7c:	e004      	b.n	801da88 <rmw_validate_full_topic_name+0x98>
 801da7e:	4298      	cmp	r0, r3
 801da80:	f104 0401 	add.w	r4, r4, #1
 801da84:	4613      	mov	r3, r2
 801da86:	d91c      	bls.n	801dac2 <rmw_validate_full_topic_name+0xd2>
 801da88:	4298      	cmp	r0, r3
 801da8a:	f103 0201 	add.w	r2, r3, #1
 801da8e:	d0f6      	beq.n	801da7e <rmw_validate_full_topic_name+0x8e>
 801da90:	7821      	ldrb	r1, [r4, #0]
 801da92:	292f      	cmp	r1, #47	; 0x2f
 801da94:	d1f3      	bne.n	801da7e <rmw_validate_full_topic_name+0x8e>
 801da96:	7861      	ldrb	r1, [r4, #1]
 801da98:	292f      	cmp	r1, #47	; 0x2f
 801da9a:	d01e      	beq.n	801dada <rmw_validate_full_topic_name+0xea>
 801da9c:	5dc9      	ldrb	r1, [r1, r7]
 801da9e:	0749      	lsls	r1, r1, #29
 801daa0:	d5ed      	bpl.n	801da7e <rmw_validate_full_topic_name+0x8e>
 801daa2:	2206      	movs	r2, #6
 801daa4:	602a      	str	r2, [r5, #0]
 801daa6:	2e00      	cmp	r6, #0
 801daa8:	d0bd      	beq.n	801da26 <rmw_validate_full_topic_name+0x36>
 801daaa:	2000      	movs	r0, #0
 801daac:	6033      	str	r3, [r6, #0]
 801daae:	e7b4      	b.n	801da1a <rmw_validate_full_topic_name+0x2a>
 801dab0:	200b      	movs	r0, #11
 801dab2:	4770      	bx	lr
 801dab4:	200b      	movs	r0, #11
 801dab6:	e7b0      	b.n	801da1a <rmw_validate_full_topic_name+0x2a>
 801dab8:	2203      	movs	r2, #3
 801daba:	602a      	str	r2, [r5, #0]
 801dabc:	2e00      	cmp	r6, #0
 801dabe:	d1f4      	bne.n	801daaa <rmw_validate_full_topic_name+0xba>
 801dac0:	e7b1      	b.n	801da26 <rmw_validate_full_topic_name+0x36>
 801dac2:	28f7      	cmp	r0, #247	; 0xf7
 801dac4:	d803      	bhi.n	801dace <rmw_validate_full_topic_name+0xde>
 801dac6:	2300      	movs	r3, #0
 801dac8:	4618      	mov	r0, r3
 801daca:	602b      	str	r3, [r5, #0]
 801dacc:	e7a5      	b.n	801da1a <rmw_validate_full_topic_name+0x2a>
 801dace:	2307      	movs	r3, #7
 801dad0:	602b      	str	r3, [r5, #0]
 801dad2:	2e00      	cmp	r6, #0
 801dad4:	d0a7      	beq.n	801da26 <rmw_validate_full_topic_name+0x36>
 801dad6:	23f6      	movs	r3, #246	; 0xf6
 801dad8:	e7e7      	b.n	801daaa <rmw_validate_full_topic_name+0xba>
 801dada:	2205      	movs	r2, #5
 801dadc:	602a      	str	r2, [r5, #0]
 801dade:	2e00      	cmp	r6, #0
 801dae0:	d1e3      	bne.n	801daaa <rmw_validate_full_topic_name+0xba>
 801dae2:	e7a0      	b.n	801da26 <rmw_validate_full_topic_name+0x36>
 801dae4:	080258cc 	.word	0x080258cc

0801dae8 <on_status>:
 801dae8:	b082      	sub	sp, #8
 801daea:	b002      	add	sp, #8
 801daec:	4770      	bx	lr
 801daee:	bf00      	nop

0801daf0 <on_topic>:
 801daf0:	4a23      	ldr	r2, [pc, #140]	; (801db80 <on_topic+0x90>)
 801daf2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801daf6:	6812      	ldr	r2, [r2, #0]
 801daf8:	b094      	sub	sp, #80	; 0x50
 801dafa:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 801dafc:	f8bd 506c 	ldrh.w	r5, [sp, #108]	; 0x6c
 801db00:	9113      	str	r1, [sp, #76]	; 0x4c
 801db02:	9312      	str	r3, [sp, #72]	; 0x48
 801db04:	b3c2      	cbz	r2, 801db78 <on_topic+0x88>
 801db06:	f8bd 104c 	ldrh.w	r1, [sp, #76]	; 0x4c
 801db0a:	f89d 004e 	ldrb.w	r0, [sp, #78]	; 0x4e
 801db0e:	e001      	b.n	801db14 <on_topic+0x24>
 801db10:	6852      	ldr	r2, [r2, #4]
 801db12:	b38a      	cbz	r2, 801db78 <on_topic+0x88>
 801db14:	6894      	ldr	r4, [r2, #8]
 801db16:	8aa3      	ldrh	r3, [r4, #20]
 801db18:	428b      	cmp	r3, r1
 801db1a:	d1f9      	bne.n	801db10 <on_topic+0x20>
 801db1c:	7da3      	ldrb	r3, [r4, #22]
 801db1e:	4283      	cmp	r3, r0
 801db20:	d1f6      	bne.n	801db10 <on_topic+0x20>
 801db22:	2248      	movs	r2, #72	; 0x48
 801db24:	f104 0130 	add.w	r1, r4, #48	; 0x30
 801db28:	4668      	mov	r0, sp
 801db2a:	f003 f880 	bl	8020c2e <memcpy>
 801db2e:	f104 0328 	add.w	r3, r4, #40	; 0x28
 801db32:	4620      	mov	r0, r4
 801db34:	cb0c      	ldmia	r3, {r2, r3}
 801db36:	f7f8 ffdb 	bl	8016af0 <rmw_uxrce_get_static_input_buffer_for_entity>
 801db3a:	4607      	mov	r7, r0
 801db3c:	b1e0      	cbz	r0, 801db78 <on_topic+0x88>
 801db3e:	f8d0 8008 	ldr.w	r8, [r0, #8]
 801db42:	462a      	mov	r2, r5
 801db44:	4630      	mov	r0, r6
 801db46:	f108 0110 	add.w	r1, r8, #16
 801db4a:	f7f9 fc91 	bl	8017470 <ucdr_deserialize_array_uint8_t>
 801db4e:	b930      	cbnz	r0, 801db5e <on_topic+0x6e>
 801db50:	4639      	mov	r1, r7
 801db52:	480c      	ldr	r0, [pc, #48]	; (801db84 <on_topic+0x94>)
 801db54:	b014      	add	sp, #80	; 0x50
 801db56:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801db5a:	f000 b8bd 	b.w	801dcd8 <put_memory>
 801db5e:	f8c8 4814 	str.w	r4, [r8, #2068]	; 0x814
 801db62:	f8c8 5810 	str.w	r5, [r8, #2064]	; 0x810
 801db66:	f000 fb33 	bl	801e1d0 <rmw_uros_epoch_nanos>
 801db6a:	f508 6202 	add.w	r2, r8, #2080	; 0x820
 801db6e:	2305      	movs	r3, #5
 801db70:	e942 0102 	strd	r0, r1, [r2, #-8]
 801db74:	f888 3820 	strb.w	r3, [r8, #2080]	; 0x820
 801db78:	b014      	add	sp, #80	; 0x50
 801db7a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801db7e:	bf00      	nop
 801db80:	20016ebc 	.word	0x20016ebc
 801db84:	20016eac 	.word	0x20016eac

0801db88 <on_request>:
 801db88:	4824      	ldr	r0, [pc, #144]	; (801dc1c <on_request+0x94>)
 801db8a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801db8e:	6800      	ldr	r0, [r0, #0]
 801db90:	b094      	sub	sp, #80	; 0x50
 801db92:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 801db94:	f8bd 706c 	ldrh.w	r7, [sp, #108]	; 0x6c
 801db98:	9113      	str	r1, [sp, #76]	; 0x4c
 801db9a:	2800      	cmp	r0, #0
 801db9c:	d03b      	beq.n	801dc16 <on_request+0x8e>
 801db9e:	461d      	mov	r5, r3
 801dba0:	e001      	b.n	801dba6 <on_request+0x1e>
 801dba2:	6840      	ldr	r0, [r0, #4]
 801dba4:	b3b8      	cbz	r0, 801dc16 <on_request+0x8e>
 801dba6:	6884      	ldr	r4, [r0, #8]
 801dba8:	8b21      	ldrh	r1, [r4, #24]
 801dbaa:	4291      	cmp	r1, r2
 801dbac:	d1f9      	bne.n	801dba2 <on_request+0x1a>
 801dbae:	2248      	movs	r2, #72	; 0x48
 801dbb0:	f104 0128 	add.w	r1, r4, #40	; 0x28
 801dbb4:	4668      	mov	r0, sp
 801dbb6:	f003 f83a 	bl	8020c2e <memcpy>
 801dbba:	f104 0320 	add.w	r3, r4, #32
 801dbbe:	4620      	mov	r0, r4
 801dbc0:	cb0c      	ldmia	r3, {r2, r3}
 801dbc2:	f7f8 ff95 	bl	8016af0 <rmw_uxrce_get_static_input_buffer_for_entity>
 801dbc6:	4680      	mov	r8, r0
 801dbc8:	b328      	cbz	r0, 801dc16 <on_request+0x8e>
 801dbca:	4630      	mov	r0, r6
 801dbcc:	f8d8 6008 	ldr.w	r6, [r8, #8]
 801dbd0:	463a      	mov	r2, r7
 801dbd2:	f106 0110 	add.w	r1, r6, #16
 801dbd6:	f7f9 fc4b 	bl	8017470 <ucdr_deserialize_array_uint8_t>
 801dbda:	b930      	cbnz	r0, 801dbea <on_request+0x62>
 801dbdc:	4641      	mov	r1, r8
 801dbde:	4810      	ldr	r0, [pc, #64]	; (801dc20 <on_request+0x98>)
 801dbe0:	b014      	add	sp, #80	; 0x50
 801dbe2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801dbe6:	f000 b877 	b.w	801dcd8 <put_memory>
 801dbea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 801dbec:	f606 0c28 	addw	ip, r6, #2088	; 0x828
 801dbf0:	f8c6 4814 	str.w	r4, [r6, #2068]	; 0x814
 801dbf4:	f8c6 7810 	str.w	r7, [r6, #2064]	; 0x810
 801dbf8:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 801dbfc:	e895 0003 	ldmia.w	r5, {r0, r1}
 801dc00:	e88c 0003 	stmia.w	ip, {r0, r1}
 801dc04:	f000 fae4 	bl	801e1d0 <rmw_uros_epoch_nanos>
 801dc08:	f506 6202 	add.w	r2, r6, #2080	; 0x820
 801dc0c:	2303      	movs	r3, #3
 801dc0e:	e942 0102 	strd	r0, r1, [r2, #-8]
 801dc12:	f886 3820 	strb.w	r3, [r6, #2080]	; 0x820
 801dc16:	b014      	add	sp, #80	; 0x50
 801dc18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801dc1c:	20016e8c 	.word	0x20016e8c
 801dc20:	20016eac 	.word	0x20016eac

0801dc24 <on_reply>:
 801dc24:	4822      	ldr	r0, [pc, #136]	; (801dcb0 <on_reply+0x8c>)
 801dc26:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801dc2a:	6800      	ldr	r0, [r0, #0]
 801dc2c:	b094      	sub	sp, #80	; 0x50
 801dc2e:	9e1a      	ldr	r6, [sp, #104]	; 0x68
 801dc30:	f8bd 706c 	ldrh.w	r7, [sp, #108]	; 0x6c
 801dc34:	9113      	str	r1, [sp, #76]	; 0x4c
 801dc36:	b3b8      	cbz	r0, 801dca8 <on_reply+0x84>
 801dc38:	461d      	mov	r5, r3
 801dc3a:	e001      	b.n	801dc40 <on_reply+0x1c>
 801dc3c:	6840      	ldr	r0, [r0, #4]
 801dc3e:	b398      	cbz	r0, 801dca8 <on_reply+0x84>
 801dc40:	6884      	ldr	r4, [r0, #8]
 801dc42:	8b21      	ldrh	r1, [r4, #24]
 801dc44:	4291      	cmp	r1, r2
 801dc46:	d1f9      	bne.n	801dc3c <on_reply+0x18>
 801dc48:	2248      	movs	r2, #72	; 0x48
 801dc4a:	f104 0128 	add.w	r1, r4, #40	; 0x28
 801dc4e:	4668      	mov	r0, sp
 801dc50:	f002 ffed 	bl	8020c2e <memcpy>
 801dc54:	f104 0320 	add.w	r3, r4, #32
 801dc58:	4620      	mov	r0, r4
 801dc5a:	cb0c      	ldmia	r3, {r2, r3}
 801dc5c:	f7f8 ff48 	bl	8016af0 <rmw_uxrce_get_static_input_buffer_for_entity>
 801dc60:	4680      	mov	r8, r0
 801dc62:	b308      	cbz	r0, 801dca8 <on_reply+0x84>
 801dc64:	4630      	mov	r0, r6
 801dc66:	f8d8 6008 	ldr.w	r6, [r8, #8]
 801dc6a:	463a      	mov	r2, r7
 801dc6c:	f106 0110 	add.w	r1, r6, #16
 801dc70:	f7f9 fbfe 	bl	8017470 <ucdr_deserialize_array_uint8_t>
 801dc74:	b930      	cbnz	r0, 801dc84 <on_reply+0x60>
 801dc76:	4641      	mov	r1, r8
 801dc78:	480e      	ldr	r0, [pc, #56]	; (801dcb4 <on_reply+0x90>)
 801dc7a:	b014      	add	sp, #80	; 0x50
 801dc7c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801dc80:	f000 b82a 	b.w	801dcd8 <put_memory>
 801dc84:	2200      	movs	r2, #0
 801dc86:	f8c6 4814 	str.w	r4, [r6, #2068]	; 0x814
 801dc8a:	f8c6 7810 	str.w	r7, [r6, #2064]	; 0x810
 801dc8e:	f8c6 282c 	str.w	r2, [r6, #2092]	; 0x82c
 801dc92:	f8c6 5828 	str.w	r5, [r6, #2088]	; 0x828
 801dc96:	f000 fa9b 	bl	801e1d0 <rmw_uros_epoch_nanos>
 801dc9a:	f506 6202 	add.w	r2, r6, #2080	; 0x820
 801dc9e:	2304      	movs	r3, #4
 801dca0:	e942 0102 	strd	r0, r1, [r2, #-8]
 801dca4:	f886 3820 	strb.w	r3, [r6, #2080]	; 0x820
 801dca8:	b014      	add	sp, #80	; 0x50
 801dcaa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801dcae:	bf00      	nop
 801dcb0:	2001259c 	.word	0x2001259c
 801dcb4:	20016eac 	.word	0x20016eac

0801dcb8 <get_memory>:
 801dcb8:	4603      	mov	r3, r0
 801dcba:	6840      	ldr	r0, [r0, #4]
 801dcbc:	b158      	cbz	r0, 801dcd6 <get_memory+0x1e>
 801dcbe:	6842      	ldr	r2, [r0, #4]
 801dcc0:	605a      	str	r2, [r3, #4]
 801dcc2:	b10a      	cbz	r2, 801dcc8 <get_memory+0x10>
 801dcc4:	2100      	movs	r1, #0
 801dcc6:	6011      	str	r1, [r2, #0]
 801dcc8:	681a      	ldr	r2, [r3, #0]
 801dcca:	6042      	str	r2, [r0, #4]
 801dccc:	b102      	cbz	r2, 801dcd0 <get_memory+0x18>
 801dcce:	6010      	str	r0, [r2, #0]
 801dcd0:	2200      	movs	r2, #0
 801dcd2:	6002      	str	r2, [r0, #0]
 801dcd4:	6018      	str	r0, [r3, #0]
 801dcd6:	4770      	bx	lr

0801dcd8 <put_memory>:
 801dcd8:	680b      	ldr	r3, [r1, #0]
 801dcda:	b10b      	cbz	r3, 801dce0 <put_memory+0x8>
 801dcdc:	684a      	ldr	r2, [r1, #4]
 801dcde:	605a      	str	r2, [r3, #4]
 801dce0:	684a      	ldr	r2, [r1, #4]
 801dce2:	b102      	cbz	r2, 801dce6 <put_memory+0xe>
 801dce4:	6013      	str	r3, [r2, #0]
 801dce6:	6803      	ldr	r3, [r0, #0]
 801dce8:	428b      	cmp	r3, r1
 801dcea:	6843      	ldr	r3, [r0, #4]
 801dcec:	bf08      	it	eq
 801dcee:	6002      	streq	r2, [r0, #0]
 801dcf0:	604b      	str	r3, [r1, #4]
 801dcf2:	b103      	cbz	r3, 801dcf6 <put_memory+0x1e>
 801dcf4:	6019      	str	r1, [r3, #0]
 801dcf6:	2300      	movs	r3, #0
 801dcf8:	600b      	str	r3, [r1, #0]
 801dcfa:	6041      	str	r1, [r0, #4]
 801dcfc:	4770      	bx	lr
 801dcfe:	bf00      	nop

0801dd00 <rmw_destroy_client>:
 801dd00:	b570      	push	{r4, r5, r6, lr}
 801dd02:	b128      	cbz	r0, 801dd10 <rmw_destroy_client+0x10>
 801dd04:	4604      	mov	r4, r0
 801dd06:	6800      	ldr	r0, [r0, #0]
 801dd08:	460d      	mov	r5, r1
 801dd0a:	f7f9 f905 	bl	8016f18 <is_uxrce_rmw_identifier_valid>
 801dd0e:	b910      	cbnz	r0, 801dd16 <rmw_destroy_client+0x16>
 801dd10:	2401      	movs	r4, #1
 801dd12:	4620      	mov	r0, r4
 801dd14:	bd70      	pop	{r4, r5, r6, pc}
 801dd16:	6863      	ldr	r3, [r4, #4]
 801dd18:	2b00      	cmp	r3, #0
 801dd1a:	d0f9      	beq.n	801dd10 <rmw_destroy_client+0x10>
 801dd1c:	2d00      	cmp	r5, #0
 801dd1e:	d0f7      	beq.n	801dd10 <rmw_destroy_client+0x10>
 801dd20:	6828      	ldr	r0, [r5, #0]
 801dd22:	f7f9 f8f9 	bl	8016f18 <is_uxrce_rmw_identifier_valid>
 801dd26:	2800      	cmp	r0, #0
 801dd28:	d0f2      	beq.n	801dd10 <rmw_destroy_client+0x10>
 801dd2a:	686e      	ldr	r6, [r5, #4]
 801dd2c:	2e00      	cmp	r6, #0
 801dd2e:	d0ef      	beq.n	801dd10 <rmw_destroy_client+0x10>
 801dd30:	6864      	ldr	r4, [r4, #4]
 801dd32:	6932      	ldr	r2, [r6, #16]
 801dd34:	6920      	ldr	r0, [r4, #16]
 801dd36:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 801dd3a:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801dd3e:	6819      	ldr	r1, [r3, #0]
 801dd40:	f7f9 ff62 	bl	8017c08 <uxr_buffer_cancel_data>
 801dd44:	4602      	mov	r2, r0
 801dd46:	6920      	ldr	r0, [r4, #16]
 801dd48:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 801dd4c:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 801dd50:	f7f8 ffd0 	bl	8016cf4 <run_xrce_session>
 801dd54:	6920      	ldr	r0, [r4, #16]
 801dd56:	6932      	ldr	r2, [r6, #16]
 801dd58:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 801dd5c:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801dd60:	6819      	ldr	r1, [r3, #0]
 801dd62:	f7f9 fbed 	bl	8017540 <uxr_buffer_delete_entity>
 801dd66:	4602      	mov	r2, r0
 801dd68:	6920      	ldr	r0, [r4, #16]
 801dd6a:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 801dd6e:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 801dd72:	f7f8 ffbf 	bl	8016cf4 <run_xrce_session>
 801dd76:	4603      	mov	r3, r0
 801dd78:	4628      	mov	r0, r5
 801dd7a:	2b00      	cmp	r3, #0
 801dd7c:	bf14      	ite	ne
 801dd7e:	2400      	movne	r4, #0
 801dd80:	2402      	moveq	r4, #2
 801dd82:	f7f8 fe93 	bl	8016aac <rmw_uxrce_fini_client_memory>
 801dd86:	e7c4      	b.n	801dd12 <rmw_destroy_client+0x12>

0801dd88 <rmw_get_implementation_identifier>:
 801dd88:	4b01      	ldr	r3, [pc, #4]	; (801dd90 <rmw_get_implementation_identifier+0x8>)
 801dd8a:	6818      	ldr	r0, [r3, #0]
 801dd8c:	4770      	bx	lr
 801dd8e:	bf00      	nop
 801dd90:	08025824 	.word	0x08025824

0801dd94 <rmw_create_guard_condition>:
 801dd94:	b538      	push	{r3, r4, r5, lr}
 801dd96:	4605      	mov	r5, r0
 801dd98:	4808      	ldr	r0, [pc, #32]	; (801ddbc <rmw_create_guard_condition+0x28>)
 801dd9a:	f7ff ff8d 	bl	801dcb8 <get_memory>
 801dd9e:	4603      	mov	r3, r0
 801dda0:	b148      	cbz	r0, 801ddb6 <rmw_create_guard_condition+0x22>
 801dda2:	6884      	ldr	r4, [r0, #8]
 801dda4:	2300      	movs	r3, #0
 801dda6:	61e5      	str	r5, [r4, #28]
 801dda8:	7423      	strb	r3, [r4, #16]
 801ddaa:	f7ff ffed 	bl	801dd88 <rmw_get_implementation_identifier>
 801ddae:	f104 0314 	add.w	r3, r4, #20
 801ddb2:	e9c4 0405 	strd	r0, r4, [r4, #20]
 801ddb6:	4618      	mov	r0, r3
 801ddb8:	bd38      	pop	{r3, r4, r5, pc}
 801ddba:	bf00      	nop
 801ddbc:	20016e4c 	.word	0x20016e4c

0801ddc0 <rmw_destroy_guard_condition>:
 801ddc0:	b508      	push	{r3, lr}
 801ddc2:	4b08      	ldr	r3, [pc, #32]	; (801dde4 <rmw_destroy_guard_condition+0x24>)
 801ddc4:	6819      	ldr	r1, [r3, #0]
 801ddc6:	b911      	cbnz	r1, 801ddce <rmw_destroy_guard_condition+0xe>
 801ddc8:	e00a      	b.n	801dde0 <rmw_destroy_guard_condition+0x20>
 801ddca:	6849      	ldr	r1, [r1, #4]
 801ddcc:	b141      	cbz	r1, 801dde0 <rmw_destroy_guard_condition+0x20>
 801ddce:	688b      	ldr	r3, [r1, #8]
 801ddd0:	3314      	adds	r3, #20
 801ddd2:	4298      	cmp	r0, r3
 801ddd4:	d1f9      	bne.n	801ddca <rmw_destroy_guard_condition+0xa>
 801ddd6:	4803      	ldr	r0, [pc, #12]	; (801dde4 <rmw_destroy_guard_condition+0x24>)
 801ddd8:	f7ff ff7e 	bl	801dcd8 <put_memory>
 801dddc:	2000      	movs	r0, #0
 801ddde:	bd08      	pop	{r3, pc}
 801dde0:	2001      	movs	r0, #1
 801dde2:	bd08      	pop	{r3, pc}
 801dde4:	20016e4c 	.word	0x20016e4c

0801dde8 <create_topic>:
 801dde8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ddec:	4605      	mov	r5, r0
 801ddee:	b084      	sub	sp, #16
 801ddf0:	4822      	ldr	r0, [pc, #136]	; (801de7c <create_topic+0x94>)
 801ddf2:	460f      	mov	r7, r1
 801ddf4:	4616      	mov	r6, r2
 801ddf6:	f7ff ff5f 	bl	801dcb8 <get_memory>
 801ddfa:	4604      	mov	r4, r0
 801ddfc:	2800      	cmp	r0, #0
 801ddfe:	d039      	beq.n	801de74 <create_topic+0x8c>
 801de00:	692b      	ldr	r3, [r5, #16]
 801de02:	2102      	movs	r1, #2
 801de04:	6884      	ldr	r4, [r0, #8]
 801de06:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 801de0a:	f8df 8078 	ldr.w	r8, [pc, #120]	; 801de84 <create_topic+0x9c>
 801de0e:	f8b3 0596 	ldrh.w	r0, [r3, #1430]	; 0x596
 801de12:	1c42      	adds	r2, r0, #1
 801de14:	e9c4 6505 	strd	r6, r5, [r4, #20]
 801de18:	f8a3 2596 	strh.w	r2, [r3, #1430]	; 0x596
 801de1c:	f7f9 fe8a 	bl	8017b34 <uxr_object_id>
 801de20:	223c      	movs	r2, #60	; 0x3c
 801de22:	6120      	str	r0, [r4, #16]
 801de24:	4641      	mov	r1, r8
 801de26:	4638      	mov	r0, r7
 801de28:	f7f9 f85e 	bl	8016ee8 <generate_topic_name>
 801de2c:	b1f0      	cbz	r0, 801de6c <create_topic+0x84>
 801de2e:	4f14      	ldr	r7, [pc, #80]	; (801de80 <create_topic+0x98>)
 801de30:	4630      	mov	r0, r6
 801de32:	2264      	movs	r2, #100	; 0x64
 801de34:	4639      	mov	r1, r7
 801de36:	f7f9 f829 	bl	8016e8c <generate_type_name>
 801de3a:	b1b8      	cbz	r0, 801de6c <create_topic+0x84>
 801de3c:	6928      	ldr	r0, [r5, #16]
 801de3e:	2106      	movs	r1, #6
 801de40:	696b      	ldr	r3, [r5, #20]
 801de42:	f8d0 2384 	ldr.w	r2, [r0, #900]	; 0x384
 801de46:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801de4a:	f8cd 8000 	str.w	r8, [sp]
 801de4e:	e9cd 7101 	strd	r7, r1, [sp, #4]
 801de52:	6811      	ldr	r1, [r2, #0]
 801de54:	6922      	ldr	r2, [r4, #16]
 801de56:	f7f9 fbf1 	bl	801763c <uxr_buffer_create_topic_bin>
 801de5a:	4602      	mov	r2, r0
 801de5c:	6928      	ldr	r0, [r5, #16]
 801de5e:	f8d0 338c 	ldr.w	r3, [r0, #908]	; 0x38c
 801de62:	f8d0 1384 	ldr.w	r1, [r0, #900]	; 0x384
 801de66:	f7f8 ff45 	bl	8016cf4 <run_xrce_session>
 801de6a:	b918      	cbnz	r0, 801de74 <create_topic+0x8c>
 801de6c:	4620      	mov	r0, r4
 801de6e:	2400      	movs	r4, #0
 801de70:	f7f8 fe32 	bl	8016ad8 <rmw_uxrce_fini_topic_memory>
 801de74:	4620      	mov	r0, r4
 801de76:	b004      	add	sp, #16
 801de78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801de7c:	20016ecc 	.word	0x20016ecc
 801de80:	20016f60 	.word	0x20016f60
 801de84:	20016f24 	.word	0x20016f24

0801de88 <destroy_topic>:
 801de88:	b538      	push	{r3, r4, r5, lr}
 801de8a:	6985      	ldr	r5, [r0, #24]
 801de8c:	b1dd      	cbz	r5, 801dec6 <destroy_topic+0x3e>
 801de8e:	4604      	mov	r4, r0
 801de90:	6928      	ldr	r0, [r5, #16]
 801de92:	f8d0 3388 	ldr.w	r3, [r0, #904]	; 0x388
 801de96:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801de9a:	6922      	ldr	r2, [r4, #16]
 801de9c:	6819      	ldr	r1, [r3, #0]
 801de9e:	f7f9 fb4f 	bl	8017540 <uxr_buffer_delete_entity>
 801dea2:	4602      	mov	r2, r0
 801dea4:	6928      	ldr	r0, [r5, #16]
 801dea6:	f8d0 1388 	ldr.w	r1, [r0, #904]	; 0x388
 801deaa:	f8d0 3390 	ldr.w	r3, [r0, #912]	; 0x390
 801deae:	f7f8 ff21 	bl	8016cf4 <run_xrce_session>
 801deb2:	4603      	mov	r3, r0
 801deb4:	4620      	mov	r0, r4
 801deb6:	2b00      	cmp	r3, #0
 801deb8:	bf14      	ite	ne
 801deba:	2400      	movne	r4, #0
 801debc:	2402      	moveq	r4, #2
 801debe:	f7f8 fe0b 	bl	8016ad8 <rmw_uxrce_fini_topic_memory>
 801dec2:	4620      	mov	r0, r4
 801dec4:	bd38      	pop	{r3, r4, r5, pc}
 801dec6:	2401      	movs	r4, #1
 801dec8:	4620      	mov	r0, r4
 801deca:	bd38      	pop	{r3, r4, r5, pc}

0801decc <rmw_wait>:
 801decc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801ded0:	4698      	mov	r8, r3
 801ded2:	ea40 0301 	orr.w	r3, r0, r1
 801ded6:	b089      	sub	sp, #36	; 0x24
 801ded8:	ea48 0303 	orr.w	r3, r8, r3
 801dedc:	9c12      	ldr	r4, [sp, #72]	; 0x48
 801dede:	4313      	orrs	r3, r2
 801dee0:	f000 8106 	beq.w	801e0f0 <rmw_wait+0x224>
 801dee4:	4605      	mov	r5, r0
 801dee6:	460e      	mov	r6, r1
 801dee8:	4691      	mov	r9, r2
 801deea:	b16c      	cbz	r4, 801df08 <rmw_wait+0x3c>
 801deec:	4ba6      	ldr	r3, [pc, #664]	; (801e188 <rmw_wait+0x2bc>)
 801deee:	af04      	add	r7, sp, #16
 801def0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801def2:	e887 000f 	stmia.w	r7, {r0, r1, r2, r3}
 801def6:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
 801defa:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 801defe:	f7ff fcef 	bl	801d8e0 <rmw_time_equal>
 801df02:	2800      	cmp	r0, #0
 801df04:	f000 810b 	beq.w	801e11e <rmw_wait+0x252>
 801df08:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 801df0c:	f7f8 fe74 	bl	8016bf8 <rmw_uxrce_clean_expired_static_input_buffer>
 801df10:	4b9e      	ldr	r3, [pc, #632]	; (801e18c <rmw_wait+0x2c0>)
 801df12:	681c      	ldr	r4, [r3, #0]
 801df14:	b14c      	cbz	r4, 801df2a <rmw_wait+0x5e>
 801df16:	4623      	mov	r3, r4
 801df18:	2100      	movs	r1, #0
 801df1a:	e9d3 3201 	ldrd	r3, r2, [r3, #4]
 801df1e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 801df22:	f882 15a4 	strb.w	r1, [r2, #1444]	; 0x5a4
 801df26:	2b00      	cmp	r3, #0
 801df28:	d1f7      	bne.n	801df1a <rmw_wait+0x4e>
 801df2a:	f1b9 0f00 	cmp.w	r9, #0
 801df2e:	d011      	beq.n	801df54 <rmw_wait+0x88>
 801df30:	f8d9 1000 	ldr.w	r1, [r9]
 801df34:	b171      	cbz	r1, 801df54 <rmw_wait+0x88>
 801df36:	f8d9 c004 	ldr.w	ip, [r9, #4]
 801df3a:	2300      	movs	r3, #0
 801df3c:	2001      	movs	r0, #1
 801df3e:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 801df42:	3301      	adds	r3, #1
 801df44:	6f92      	ldr	r2, [r2, #120]	; 0x78
 801df46:	4299      	cmp	r1, r3
 801df48:	6912      	ldr	r2, [r2, #16]
 801df4a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 801df4e:	f882 05a4 	strb.w	r0, [r2, #1444]	; 0x5a4
 801df52:	d1f4      	bne.n	801df3e <rmw_wait+0x72>
 801df54:	f1b8 0f00 	cmp.w	r8, #0
 801df58:	d011      	beq.n	801df7e <rmw_wait+0xb2>
 801df5a:	f8d8 1000 	ldr.w	r1, [r8]
 801df5e:	b171      	cbz	r1, 801df7e <rmw_wait+0xb2>
 801df60:	f8d8 c004 	ldr.w	ip, [r8, #4]
 801df64:	2300      	movs	r3, #0
 801df66:	2001      	movs	r0, #1
 801df68:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 801df6c:	3301      	adds	r3, #1
 801df6e:	6f92      	ldr	r2, [r2, #120]	; 0x78
 801df70:	4299      	cmp	r1, r3
 801df72:	6912      	ldr	r2, [r2, #16]
 801df74:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 801df78:	f882 05a4 	strb.w	r0, [r2, #1444]	; 0x5a4
 801df7c:	d1f4      	bne.n	801df68 <rmw_wait+0x9c>
 801df7e:	b185      	cbz	r5, 801dfa2 <rmw_wait+0xd6>
 801df80:	6829      	ldr	r1, [r5, #0]
 801df82:	b171      	cbz	r1, 801dfa2 <rmw_wait+0xd6>
 801df84:	f8d5 c004 	ldr.w	ip, [r5, #4]
 801df88:	2300      	movs	r3, #0
 801df8a:	2001      	movs	r0, #1
 801df8c:	f85c 2023 	ldr.w	r2, [ip, r3, lsl #2]
 801df90:	3301      	adds	r3, #1
 801df92:	6a12      	ldr	r2, [r2, #32]
 801df94:	4299      	cmp	r1, r3
 801df96:	6912      	ldr	r2, [r2, #16]
 801df98:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 801df9c:	f882 05a4 	strb.w	r0, [r2, #1444]	; 0x5a4
 801dfa0:	d1f4      	bne.n	801df8c <rmw_wait+0xc0>
 801dfa2:	b344      	cbz	r4, 801dff6 <rmw_wait+0x12a>
 801dfa4:	4622      	mov	r2, r4
 801dfa6:	2300      	movs	r3, #0
 801dfa8:	e9d2 2101 	ldrd	r2, r1, [r2, #4]
 801dfac:	f501 5180 	add.w	r1, r1, #4096	; 0x1000
 801dfb0:	f891 15a4 	ldrb.w	r1, [r1, #1444]	; 0x5a4
 801dfb4:	440b      	add	r3, r1
 801dfb6:	b2db      	uxtb	r3, r3
 801dfb8:	2a00      	cmp	r2, #0
 801dfba:	d1f5      	bne.n	801dfa8 <rmw_wait+0xdc>
 801dfbc:	2b00      	cmp	r3, #0
 801dfbe:	d05f      	beq.n	801e080 <rmw_wait+0x1b4>
 801dfc0:	1c7a      	adds	r2, r7, #1
 801dfc2:	d00d      	beq.n	801dfe0 <rmw_wait+0x114>
 801dfc4:	ee07 7a90 	vmov	s15, r7
 801dfc8:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 801dfcc:	ee07 3a90 	vmov	s15, r3
 801dfd0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801dfd4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801dfd8:	eefd 7ac7 	vcvt.s32.f32	s15, s14
 801dfdc:	ee17 7a90 	vmov	r7, s15
 801dfe0:	68a0      	ldr	r0, [r4, #8]
 801dfe2:	f500 5380 	add.w	r3, r0, #4096	; 0x1000
 801dfe6:	f893 35a4 	ldrb.w	r3, [r3, #1444]	; 0x5a4
 801dfea:	2b00      	cmp	r3, #0
 801dfec:	f040 808d 	bne.w	801e10a <rmw_wait+0x23e>
 801dff0:	6864      	ldr	r4, [r4, #4]
 801dff2:	2c00      	cmp	r4, #0
 801dff4:	d1f4      	bne.n	801dfe0 <rmw_wait+0x114>
 801dff6:	f1b9 0f00 	cmp.w	r9, #0
 801dffa:	f000 80a1 	beq.w	801e140 <rmw_wait+0x274>
 801dffe:	f8d9 7000 	ldr.w	r7, [r9]
 801e002:	2f00      	cmp	r7, #0
 801e004:	f000 80a4 	beq.w	801e150 <rmw_wait+0x284>
 801e008:	2400      	movs	r4, #0
 801e00a:	4627      	mov	r7, r4
 801e00c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801e010:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801e014:	f7f8 fdc6 	bl	8016ba4 <rmw_uxrce_find_static_input_buffer_by_owner>
 801e018:	2800      	cmp	r0, #0
 801e01a:	d03b      	beq.n	801e094 <rmw_wait+0x1c8>
 801e01c:	3401      	adds	r4, #1
 801e01e:	f8d9 3000 	ldr.w	r3, [r9]
 801e022:	2701      	movs	r7, #1
 801e024:	42a3      	cmp	r3, r4
 801e026:	d8f1      	bhi.n	801e00c <rmw_wait+0x140>
 801e028:	2701      	movs	r7, #1
 801e02a:	f1b8 0f00 	cmp.w	r8, #0
 801e02e:	d010      	beq.n	801e052 <rmw_wait+0x186>
 801e030:	f8d8 3000 	ldr.w	r3, [r8]
 801e034:	b16b      	cbz	r3, 801e052 <rmw_wait+0x186>
 801e036:	2400      	movs	r4, #0
 801e038:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801e03c:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801e040:	f7f8 fdb0 	bl	8016ba4 <rmw_uxrce_find_static_input_buffer_by_owner>
 801e044:	b370      	cbz	r0, 801e0a4 <rmw_wait+0x1d8>
 801e046:	3401      	adds	r4, #1
 801e048:	f8d8 3000 	ldr.w	r3, [r8]
 801e04c:	2701      	movs	r7, #1
 801e04e:	42a3      	cmp	r3, r4
 801e050:	d8f2      	bhi.n	801e038 <rmw_wait+0x16c>
 801e052:	2d00      	cmp	r5, #0
 801e054:	d035      	beq.n	801e0c2 <rmw_wait+0x1f6>
 801e056:	682b      	ldr	r3, [r5, #0]
 801e058:	b39b      	cbz	r3, 801e0c2 <rmw_wait+0x1f6>
 801e05a:	2400      	movs	r4, #0
 801e05c:	686b      	ldr	r3, [r5, #4]
 801e05e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 801e062:	f7f8 fd9f 	bl	8016ba4 <rmw_uxrce_find_static_input_buffer_by_owner>
 801e066:	b328      	cbz	r0, 801e0b4 <rmw_wait+0x1e8>
 801e068:	3401      	adds	r4, #1
 801e06a:	682b      	ldr	r3, [r5, #0]
 801e06c:	2701      	movs	r7, #1
 801e06e:	42a3      	cmp	r3, r4
 801e070:	d8f4      	bhi.n	801e05c <rmw_wait+0x190>
 801e072:	2e00      	cmp	r6, #0
 801e074:	d03c      	beq.n	801e0f0 <rmw_wait+0x224>
 801e076:	6834      	ldr	r4, [r6, #0]
 801e078:	2c00      	cmp	r4, #0
 801e07a:	d039      	beq.n	801e0f0 <rmw_wait+0x224>
 801e07c:	2701      	movs	r7, #1
 801e07e:	e023      	b.n	801e0c8 <rmw_wait+0x1fc>
 801e080:	68a0      	ldr	r0, [r4, #8]
 801e082:	2100      	movs	r1, #0
 801e084:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801e088:	f7fa fb54 	bl	8018734 <uxr_run_session_timeout>
 801e08c:	6864      	ldr	r4, [r4, #4]
 801e08e:	2c00      	cmp	r4, #0
 801e090:	d1f6      	bne.n	801e080 <rmw_wait+0x1b4>
 801e092:	e7b0      	b.n	801dff6 <rmw_wait+0x12a>
 801e094:	e9d9 3200 	ldrd	r3, r2, [r9]
 801e098:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 801e09c:	3401      	adds	r4, #1
 801e09e:	42a3      	cmp	r3, r4
 801e0a0:	d8b4      	bhi.n	801e00c <rmw_wait+0x140>
 801e0a2:	e7c2      	b.n	801e02a <rmw_wait+0x15e>
 801e0a4:	e9d8 3200 	ldrd	r3, r2, [r8]
 801e0a8:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 801e0ac:	3401      	adds	r4, #1
 801e0ae:	429c      	cmp	r4, r3
 801e0b0:	d3c2      	bcc.n	801e038 <rmw_wait+0x16c>
 801e0b2:	e7ce      	b.n	801e052 <rmw_wait+0x186>
 801e0b4:	e9d5 3200 	ldrd	r3, r2, [r5]
 801e0b8:	f842 0024 	str.w	r0, [r2, r4, lsl #2]
 801e0bc:	3401      	adds	r4, #1
 801e0be:	42a3      	cmp	r3, r4
 801e0c0:	d8cc      	bhi.n	801e05c <rmw_wait+0x190>
 801e0c2:	b1a6      	cbz	r6, 801e0ee <rmw_wait+0x222>
 801e0c4:	6834      	ldr	r4, [r6, #0]
 801e0c6:	b194      	cbz	r4, 801e0ee <rmw_wait+0x222>
 801e0c8:	2300      	movs	r3, #0
 801e0ca:	461d      	mov	r5, r3
 801e0cc:	e004      	b.n	801e0d8 <rmw_wait+0x20c>
 801e0ce:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 801e0d2:	3301      	adds	r3, #1
 801e0d4:	42a3      	cmp	r3, r4
 801e0d6:	d00a      	beq.n	801e0ee <rmw_wait+0x222>
 801e0d8:	6870      	ldr	r0, [r6, #4]
 801e0da:	f850 1023 	ldr.w	r1, [r0, r3, lsl #2]
 801e0de:	7c0a      	ldrb	r2, [r1, #16]
 801e0e0:	2a00      	cmp	r2, #0
 801e0e2:	d0f4      	beq.n	801e0ce <rmw_wait+0x202>
 801e0e4:	3301      	adds	r3, #1
 801e0e6:	4617      	mov	r7, r2
 801e0e8:	740d      	strb	r5, [r1, #16]
 801e0ea:	42a3      	cmp	r3, r4
 801e0ec:	d1f4      	bne.n	801e0d8 <rmw_wait+0x20c>
 801e0ee:	b147      	cbz	r7, 801e102 <rmw_wait+0x236>
 801e0f0:	2000      	movs	r0, #0
 801e0f2:	b009      	add	sp, #36	; 0x24
 801e0f4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801e0f8:	b11e      	cbz	r6, 801e102 <rmw_wait+0x236>
 801e0fa:	6834      	ldr	r4, [r6, #0]
 801e0fc:	462f      	mov	r7, r5
 801e0fe:	2c00      	cmp	r4, #0
 801e100:	d1e2      	bne.n	801e0c8 <rmw_wait+0x1fc>
 801e102:	2002      	movs	r0, #2
 801e104:	b009      	add	sp, #36	; 0x24
 801e106:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801e10a:	4639      	mov	r1, r7
 801e10c:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801e110:	f7fa fb2a 	bl	8018768 <uxr_run_session_until_data>
 801e114:	6864      	ldr	r4, [r4, #4]
 801e116:	2c00      	cmp	r4, #0
 801e118:	f47f af62 	bne.w	801dfe0 <rmw_wait+0x114>
 801e11c:	e76b      	b.n	801dff6 <rmw_wait+0x12a>
 801e11e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 801e122:	f7ff fc33 	bl	801d98c <rmw_time_total_nsec>
 801e126:	2300      	movs	r3, #0
 801e128:	4a19      	ldr	r2, [pc, #100]	; (801e190 <rmw_wait+0x2c4>)
 801e12a:	f7e2 fafd 	bl	8000728 <__aeabi_uldivmod>
 801e12e:	f1b0 4f00 	cmp.w	r0, #2147483648	; 0x80000000
 801e132:	4607      	mov	r7, r0
 801e134:	f171 0300 	sbcs.w	r3, r1, #0
 801e138:	bfa8      	it	ge
 801e13a:	f06f 4700 	mvnge.w	r7, #2147483648	; 0x80000000
 801e13e:	e6e5      	b.n	801df0c <rmw_wait+0x40>
 801e140:	f1b8 0f00 	cmp.w	r8, #0
 801e144:	d00f      	beq.n	801e166 <rmw_wait+0x29a>
 801e146:	f8d8 3000 	ldr.w	r3, [r8]
 801e14a:	b193      	cbz	r3, 801e172 <rmw_wait+0x2a6>
 801e14c:	464f      	mov	r7, r9
 801e14e:	e772      	b.n	801e036 <rmw_wait+0x16a>
 801e150:	f1b8 0f00 	cmp.w	r8, #0
 801e154:	d007      	beq.n	801e166 <rmw_wait+0x29a>
 801e156:	f8d8 3000 	ldr.w	r3, [r8]
 801e15a:	2b00      	cmp	r3, #0
 801e15c:	f47f af6b 	bne.w	801e036 <rmw_wait+0x16a>
 801e160:	b155      	cbz	r5, 801e178 <rmw_wait+0x2ac>
 801e162:	461f      	mov	r7, r3
 801e164:	e777      	b.n	801e056 <rmw_wait+0x18a>
 801e166:	2d00      	cmp	r5, #0
 801e168:	d0c6      	beq.n	801e0f8 <rmw_wait+0x22c>
 801e16a:	682b      	ldr	r3, [r5, #0]
 801e16c:	b143      	cbz	r3, 801e180 <rmw_wait+0x2b4>
 801e16e:	4647      	mov	r7, r8
 801e170:	e773      	b.n	801e05a <rmw_wait+0x18e>
 801e172:	b10d      	cbz	r5, 801e178 <rmw_wait+0x2ac>
 801e174:	464f      	mov	r7, r9
 801e176:	e76e      	b.n	801e056 <rmw_wait+0x18a>
 801e178:	462f      	mov	r7, r5
 801e17a:	2e00      	cmp	r6, #0
 801e17c:	d1a2      	bne.n	801e0c4 <rmw_wait+0x1f8>
 801e17e:	e7c0      	b.n	801e102 <rmw_wait+0x236>
 801e180:	4647      	mov	r7, r8
 801e182:	2e00      	cmp	r6, #0
 801e184:	d19e      	bne.n	801e0c4 <rmw_wait+0x1f8>
 801e186:	e7bc      	b.n	801e102 <rmw_wait+0x236>
 801e188:	080242b0 	.word	0x080242b0
 801e18c:	20016e9c 	.word	0x20016e9c
 801e190:	000f4240 	.word	0x000f4240

0801e194 <rmw_create_wait_set>:
 801e194:	b508      	push	{r3, lr}
 801e196:	4803      	ldr	r0, [pc, #12]	; (801e1a4 <rmw_create_wait_set+0x10>)
 801e198:	f7ff fd8e 	bl	801dcb8 <get_memory>
 801e19c:	b108      	cbz	r0, 801e1a2 <rmw_create_wait_set+0xe>
 801e19e:	6880      	ldr	r0, [r0, #8]
 801e1a0:	3010      	adds	r0, #16
 801e1a2:	bd08      	pop	{r3, pc}
 801e1a4:	20016edc 	.word	0x20016edc

0801e1a8 <rmw_destroy_wait_set>:
 801e1a8:	b508      	push	{r3, lr}
 801e1aa:	4b08      	ldr	r3, [pc, #32]	; (801e1cc <rmw_destroy_wait_set+0x24>)
 801e1ac:	6819      	ldr	r1, [r3, #0]
 801e1ae:	b911      	cbnz	r1, 801e1b6 <rmw_destroy_wait_set+0xe>
 801e1b0:	e00a      	b.n	801e1c8 <rmw_destroy_wait_set+0x20>
 801e1b2:	6849      	ldr	r1, [r1, #4]
 801e1b4:	b141      	cbz	r1, 801e1c8 <rmw_destroy_wait_set+0x20>
 801e1b6:	688b      	ldr	r3, [r1, #8]
 801e1b8:	3310      	adds	r3, #16
 801e1ba:	4298      	cmp	r0, r3
 801e1bc:	d1f9      	bne.n	801e1b2 <rmw_destroy_wait_set+0xa>
 801e1be:	4803      	ldr	r0, [pc, #12]	; (801e1cc <rmw_destroy_wait_set+0x24>)
 801e1c0:	f7ff fd8a 	bl	801dcd8 <put_memory>
 801e1c4:	2000      	movs	r0, #0
 801e1c6:	bd08      	pop	{r3, pc}
 801e1c8:	2001      	movs	r0, #1
 801e1ca:	bd08      	pop	{r3, pc}
 801e1cc:	20016edc 	.word	0x20016edc

0801e1d0 <rmw_uros_epoch_nanos>:
 801e1d0:	4b05      	ldr	r3, [pc, #20]	; (801e1e8 <rmw_uros_epoch_nanos+0x18>)
 801e1d2:	681b      	ldr	r3, [r3, #0]
 801e1d4:	b123      	cbz	r3, 801e1e0 <rmw_uros_epoch_nanos+0x10>
 801e1d6:	6898      	ldr	r0, [r3, #8]
 801e1d8:	f500 7028 	add.w	r0, r0, #672	; 0x2a0
 801e1dc:	f7f9 bf20 	b.w	8018020 <uxr_epoch_nanos>
 801e1e0:	2000      	movs	r0, #0
 801e1e2:	2100      	movs	r1, #0
 801e1e4:	4770      	bx	lr
 801e1e6:	bf00      	nop
 801e1e8:	20016e9c 	.word	0x20016e9c

0801e1ec <std_msgs__msg__String__init>:
 801e1ec:	b538      	push	{r3, r4, r5, lr}
 801e1ee:	4604      	mov	r4, r0
 801e1f0:	b128      	cbz	r0, 801e1fe <std_msgs__msg__String__init+0x12>
 801e1f2:	f7f8 feb7 	bl	8016f64 <rosidl_runtime_c__String__init>
 801e1f6:	4605      	mov	r5, r0
 801e1f8:	b120      	cbz	r0, 801e204 <std_msgs__msg__String__init+0x18>
 801e1fa:	4628      	mov	r0, r5
 801e1fc:	bd38      	pop	{r3, r4, r5, pc}
 801e1fe:	4605      	mov	r5, r0
 801e200:	4628      	mov	r0, r5
 801e202:	bd38      	pop	{r3, r4, r5, pc}
 801e204:	4620      	mov	r0, r4
 801e206:	f7f8 fec3 	bl	8016f90 <rosidl_runtime_c__String__fini>
 801e20a:	4628      	mov	r0, r5
 801e20c:	bd38      	pop	{r3, r4, r5, pc}
 801e20e:	bf00      	nop

0801e210 <std_msgs__msg__String__fini>:
 801e210:	b108      	cbz	r0, 801e216 <std_msgs__msg__String__fini+0x6>
 801e212:	f7f8 bebd 	b.w	8016f90 <rosidl_runtime_c__String__fini>
 801e216:	4770      	bx	lr

0801e218 <ucdr_serialize_string>:
 801e218:	b510      	push	{r4, lr}
 801e21a:	b082      	sub	sp, #8
 801e21c:	4604      	mov	r4, r0
 801e21e:	4608      	mov	r0, r1
 801e220:	9101      	str	r1, [sp, #4]
 801e222:	f7e2 f86d 	bl	8000300 <strlen>
 801e226:	4602      	mov	r2, r0
 801e228:	9901      	ldr	r1, [sp, #4]
 801e22a:	4620      	mov	r0, r4
 801e22c:	3201      	adds	r2, #1
 801e22e:	b002      	add	sp, #8
 801e230:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e234:	f7f4 bf38 	b.w	80130a8 <ucdr_serialize_sequence_char>

0801e238 <ucdr_deserialize_string>:
 801e238:	b500      	push	{lr}
 801e23a:	b083      	sub	sp, #12
 801e23c:	ab01      	add	r3, sp, #4
 801e23e:	f7f4 ff45 	bl	80130cc <ucdr_deserialize_sequence_char>
 801e242:	b003      	add	sp, #12
 801e244:	f85d fb04 	ldr.w	pc, [sp], #4

0801e248 <uxr_init_input_best_effort_stream>:
 801e248:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801e24c:	8003      	strh	r3, [r0, #0]
 801e24e:	4770      	bx	lr

0801e250 <uxr_reset_input_best_effort_stream>:
 801e250:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801e254:	8003      	strh	r3, [r0, #0]
 801e256:	4770      	bx	lr

0801e258 <uxr_receive_best_effort_message>:
 801e258:	b538      	push	{r3, r4, r5, lr}
 801e25a:	4604      	mov	r4, r0
 801e25c:	8800      	ldrh	r0, [r0, #0]
 801e25e:	460d      	mov	r5, r1
 801e260:	f000 fd46 	bl	801ecf0 <uxr_seq_num_cmp>
 801e264:	4603      	mov	r3, r0
 801e266:	0fc0      	lsrs	r0, r0, #31
 801e268:	2b00      	cmp	r3, #0
 801e26a:	bfb8      	it	lt
 801e26c:	8025      	strhlt	r5, [r4, #0]
 801e26e:	bd38      	pop	{r3, r4, r5, pc}

0801e270 <on_full_input_buffer>:
 801e270:	b570      	push	{r4, r5, r6, lr}
 801e272:	460c      	mov	r4, r1
 801e274:	4605      	mov	r5, r0
 801e276:	8908      	ldrh	r0, [r1, #8]
 801e278:	682b      	ldr	r3, [r5, #0]
 801e27a:	7d26      	ldrb	r6, [r4, #20]
 801e27c:	e9d1 1200 	ldrd	r1, r2, [r1]
 801e280:	fbb2 f2f0 	udiv	r2, r2, r0
 801e284:	eba3 0c01 	sub.w	ip, r3, r1
 801e288:	fbbc fcf2 	udiv	ip, ip, r2
 801e28c:	f10c 0c01 	add.w	ip, ip, #1
 801e290:	fa1f f38c 	uxth.w	r3, ip
 801e294:	fbb3 fcf0 	udiv	ip, r3, r0
 801e298:	fb00 331c 	mls	r3, r0, ip, r3
 801e29c:	b29b      	uxth	r3, r3
 801e29e:	fb02 f303 	mul.w	r3, r2, r3
 801e2a2:	1d18      	adds	r0, r3, #4
 801e2a4:	4408      	add	r0, r1
 801e2a6:	f850 2c04 	ldr.w	r2, [r0, #-4]
 801e2aa:	b116      	cbz	r6, 801e2b2 <on_full_input_buffer+0x42>
 801e2ac:	2600      	movs	r6, #0
 801e2ae:	f840 6c04 	str.w	r6, [r0, #-4]
 801e2b2:	2a03      	cmp	r2, #3
 801e2b4:	d801      	bhi.n	801e2ba <on_full_input_buffer+0x4a>
 801e2b6:	2001      	movs	r0, #1
 801e2b8:	bd70      	pop	{r4, r5, r6, pc}
 801e2ba:	3308      	adds	r3, #8
 801e2bc:	4628      	mov	r0, r5
 801e2be:	3a04      	subs	r2, #4
 801e2c0:	4419      	add	r1, r3
 801e2c2:	692b      	ldr	r3, [r5, #16]
 801e2c4:	f7f4 fe74 	bl	8012fb0 <ucdr_init_buffer_origin>
 801e2c8:	4628      	mov	r0, r5
 801e2ca:	4622      	mov	r2, r4
 801e2cc:	4902      	ldr	r1, [pc, #8]	; (801e2d8 <on_full_input_buffer+0x68>)
 801e2ce:	f7f4 fe4b 	bl	8012f68 <ucdr_set_on_full_buffer_callback>
 801e2d2:	2000      	movs	r0, #0
 801e2d4:	bd70      	pop	{r4, r5, r6, pc}
 801e2d6:	bf00      	nop
 801e2d8:	0801e271 	.word	0x0801e271

0801e2dc <uxr_init_input_reliable_stream>:
 801e2dc:	b510      	push	{r4, lr}
 801e2de:	e9c0 1200 	strd	r1, r2, [r0]
 801e2e2:	2400      	movs	r4, #0
 801e2e4:	9a02      	ldr	r2, [sp, #8]
 801e2e6:	8103      	strh	r3, [r0, #8]
 801e2e8:	6102      	str	r2, [r0, #16]
 801e2ea:	7504      	strb	r4, [r0, #20]
 801e2ec:	b1c3      	cbz	r3, 801e320 <uxr_init_input_reliable_stream+0x44>
 801e2ee:	600c      	str	r4, [r1, #0]
 801e2f0:	8901      	ldrh	r1, [r0, #8]
 801e2f2:	2901      	cmp	r1, #1
 801e2f4:	d914      	bls.n	801e320 <uxr_init_input_reliable_stream+0x44>
 801e2f6:	f04f 0c01 	mov.w	ip, #1
 801e2fa:	6843      	ldr	r3, [r0, #4]
 801e2fc:	f10c 0e01 	add.w	lr, ip, #1
 801e300:	fbbc f2f1 	udiv	r2, ip, r1
 801e304:	fbb3 f3f1 	udiv	r3, r3, r1
 801e308:	fb01 c212 	mls	r2, r1, r2, ip
 801e30c:	fa1f fc8e 	uxth.w	ip, lr
 801e310:	b292      	uxth	r2, r2
 801e312:	fb02 f303 	mul.w	r3, r2, r3
 801e316:	6802      	ldr	r2, [r0, #0]
 801e318:	50d4      	str	r4, [r2, r3]
 801e31a:	8901      	ldrh	r1, [r0, #8]
 801e31c:	4561      	cmp	r1, ip
 801e31e:	d8ec      	bhi.n	801e2fa <uxr_init_input_reliable_stream+0x1e>
 801e320:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801e324:	60c3      	str	r3, [r0, #12]
 801e326:	bd10      	pop	{r4, pc}

0801e328 <uxr_reset_input_reliable_stream>:
 801e328:	8901      	ldrh	r1, [r0, #8]
 801e32a:	b1d9      	cbz	r1, 801e364 <uxr_reset_input_reliable_stream+0x3c>
 801e32c:	b510      	push	{r4, lr}
 801e32e:	f04f 0e00 	mov.w	lr, #0
 801e332:	46f4      	mov	ip, lr
 801e334:	4674      	mov	r4, lr
 801e336:	6843      	ldr	r3, [r0, #4]
 801e338:	f10e 0e01 	add.w	lr, lr, #1
 801e33c:	fbbc f2f1 	udiv	r2, ip, r1
 801e340:	fbb3 f3f1 	udiv	r3, r3, r1
 801e344:	fb01 c212 	mls	r2, r1, r2, ip
 801e348:	fa1f fc8e 	uxth.w	ip, lr
 801e34c:	b292      	uxth	r2, r2
 801e34e:	fb02 f303 	mul.w	r3, r2, r3
 801e352:	6802      	ldr	r2, [r0, #0]
 801e354:	50d4      	str	r4, [r2, r3]
 801e356:	8901      	ldrh	r1, [r0, #8]
 801e358:	4561      	cmp	r1, ip
 801e35a:	d8ec      	bhi.n	801e336 <uxr_reset_input_reliable_stream+0xe>
 801e35c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801e360:	60c3      	str	r3, [r0, #12]
 801e362:	bd10      	pop	{r4, pc}
 801e364:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801e368:	60c3      	str	r3, [r0, #12]
 801e36a:	4770      	bx	lr

0801e36c <uxr_receive_reliable_message>:
 801e36c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e370:	4604      	mov	r4, r0
 801e372:	460d      	mov	r5, r1
 801e374:	8901      	ldrh	r1, [r0, #8]
 801e376:	4617      	mov	r7, r2
 801e378:	8980      	ldrh	r0, [r0, #12]
 801e37a:	4698      	mov	r8, r3
 801e37c:	f000 fcb0 	bl	801ece0 <uxr_seq_num_add>
 801e380:	4629      	mov	r1, r5
 801e382:	4606      	mov	r6, r0
 801e384:	89a0      	ldrh	r0, [r4, #12]
 801e386:	f000 fcb3 	bl	801ecf0 <uxr_seq_num_cmp>
 801e38a:	2800      	cmp	r0, #0
 801e38c:	db0a      	blt.n	801e3a4 <uxr_receive_reliable_message+0x38>
 801e38e:	2600      	movs	r6, #0
 801e390:	4629      	mov	r1, r5
 801e392:	89e0      	ldrh	r0, [r4, #14]
 801e394:	f000 fcac 	bl	801ecf0 <uxr_seq_num_cmp>
 801e398:	2800      	cmp	r0, #0
 801e39a:	da00      	bge.n	801e39e <uxr_receive_reliable_message+0x32>
 801e39c:	81e5      	strh	r5, [r4, #14]
 801e39e:	4630      	mov	r0, r6
 801e3a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e3a4:	4630      	mov	r0, r6
 801e3a6:	4629      	mov	r1, r5
 801e3a8:	f000 fca2 	bl	801ecf0 <uxr_seq_num_cmp>
 801e3ac:	2800      	cmp	r0, #0
 801e3ae:	dbee      	blt.n	801e38e <uxr_receive_reliable_message+0x22>
 801e3b0:	6923      	ldr	r3, [r4, #16]
 801e3b2:	4638      	mov	r0, r7
 801e3b4:	4798      	blx	r3
 801e3b6:	4681      	mov	r9, r0
 801e3b8:	2101      	movs	r1, #1
 801e3ba:	89a0      	ldrh	r0, [r4, #12]
 801e3bc:	f000 fc90 	bl	801ece0 <uxr_seq_num_add>
 801e3c0:	f1b9 0f00 	cmp.w	r9, #0
 801e3c4:	bf08      	it	eq
 801e3c6:	4285      	cmpeq	r5, r0
 801e3c8:	bf0c      	ite	eq
 801e3ca:	2601      	moveq	r6, #1
 801e3cc:	2600      	movne	r6, #0
 801e3ce:	d104      	bne.n	801e3da <uxr_receive_reliable_message+0x6e>
 801e3d0:	2300      	movs	r3, #0
 801e3d2:	9a08      	ldr	r2, [sp, #32]
 801e3d4:	81a0      	strh	r0, [r4, #12]
 801e3d6:	7013      	strb	r3, [r2, #0]
 801e3d8:	e7da      	b.n	801e390 <uxr_receive_reliable_message+0x24>
 801e3da:	8922      	ldrh	r2, [r4, #8]
 801e3dc:	6863      	ldr	r3, [r4, #4]
 801e3de:	fbb5 f0f2 	udiv	r0, r5, r2
 801e3e2:	fbb3 f3f2 	udiv	r3, r3, r2
 801e3e6:	fb02 5010 	mls	r0, r2, r0, r5
 801e3ea:	b280      	uxth	r0, r0
 801e3ec:	fb03 f000 	mul.w	r0, r3, r0
 801e3f0:	6823      	ldr	r3, [r4, #0]
 801e3f2:	3004      	adds	r0, #4
 801e3f4:	4418      	add	r0, r3
 801e3f6:	f850 3c04 	ldr.w	r3, [r0, #-4]
 801e3fa:	2b00      	cmp	r3, #0
 801e3fc:	d1c7      	bne.n	801e38e <uxr_receive_reliable_message+0x22>
 801e3fe:	4639      	mov	r1, r7
 801e400:	4642      	mov	r2, r8
 801e402:	f002 fc14 	bl	8020c2e <memcpy>
 801e406:	8921      	ldrh	r1, [r4, #8]
 801e408:	6863      	ldr	r3, [r4, #4]
 801e40a:	fbb5 f2f1 	udiv	r2, r5, r1
 801e40e:	fbb3 f3f1 	udiv	r3, r3, r1
 801e412:	fb01 5212 	mls	r2, r1, r2, r5
 801e416:	b292      	uxth	r2, r2
 801e418:	fb02 f303 	mul.w	r3, r2, r3
 801e41c:	6822      	ldr	r2, [r4, #0]
 801e41e:	f842 8003 	str.w	r8, [r2, r3]
 801e422:	2301      	movs	r3, #1
 801e424:	9a08      	ldr	r2, [sp, #32]
 801e426:	7013      	strb	r3, [r2, #0]
 801e428:	f1b9 0f00 	cmp.w	r9, #0
 801e42c:	d0af      	beq.n	801e38e <uxr_receive_reliable_message+0x22>
 801e42e:	89a6      	ldrh	r6, [r4, #12]
 801e430:	2101      	movs	r1, #1
 801e432:	4630      	mov	r0, r6
 801e434:	f000 fc54 	bl	801ece0 <uxr_seq_num_add>
 801e438:	8921      	ldrh	r1, [r4, #8]
 801e43a:	6863      	ldr	r3, [r4, #4]
 801e43c:	4606      	mov	r6, r0
 801e43e:	fbb0 f2f1 	udiv	r2, r0, r1
 801e442:	fbb3 f3f1 	udiv	r3, r3, r1
 801e446:	fb01 0212 	mls	r2, r1, r2, r0
 801e44a:	6820      	ldr	r0, [r4, #0]
 801e44c:	b292      	uxth	r2, r2
 801e44e:	fb02 f303 	mul.w	r3, r2, r3
 801e452:	3304      	adds	r3, #4
 801e454:	4418      	add	r0, r3
 801e456:	f850 3c04 	ldr.w	r3, [r0, #-4]
 801e45a:	2b00      	cmp	r3, #0
 801e45c:	d097      	beq.n	801e38e <uxr_receive_reliable_message+0x22>
 801e45e:	6923      	ldr	r3, [r4, #16]
 801e460:	4798      	blx	r3
 801e462:	2802      	cmp	r0, #2
 801e464:	d002      	beq.n	801e46c <uxr_receive_reliable_message+0x100>
 801e466:	2801      	cmp	r0, #1
 801e468:	d0e2      	beq.n	801e430 <uxr_receive_reliable_message+0xc4>
 801e46a:	e790      	b.n	801e38e <uxr_receive_reliable_message+0x22>
 801e46c:	2601      	movs	r6, #1
 801e46e:	e78f      	b.n	801e390 <uxr_receive_reliable_message+0x24>

0801e470 <uxr_next_input_reliable_buffer_available>:
 801e470:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e474:	4604      	mov	r4, r0
 801e476:	460f      	mov	r7, r1
 801e478:	8980      	ldrh	r0, [r0, #12]
 801e47a:	2101      	movs	r1, #1
 801e47c:	4690      	mov	r8, r2
 801e47e:	f000 fc2f 	bl	801ece0 <uxr_seq_num_add>
 801e482:	8922      	ldrh	r2, [r4, #8]
 801e484:	6866      	ldr	r6, [r4, #4]
 801e486:	fbb0 f3f2 	udiv	r3, r0, r2
 801e48a:	fbb6 f6f2 	udiv	r6, r6, r2
 801e48e:	fb02 0313 	mls	r3, r2, r3, r0
 801e492:	b29b      	uxth	r3, r3
 801e494:	fb03 f606 	mul.w	r6, r3, r6
 801e498:	6823      	ldr	r3, [r4, #0]
 801e49a:	3604      	adds	r6, #4
 801e49c:	441e      	add	r6, r3
 801e49e:	f856 9c04 	ldr.w	r9, [r6, #-4]
 801e4a2:	f1b9 0f00 	cmp.w	r9, #0
 801e4a6:	d023      	beq.n	801e4f0 <uxr_next_input_reliable_buffer_available+0x80>
 801e4a8:	4605      	mov	r5, r0
 801e4aa:	6923      	ldr	r3, [r4, #16]
 801e4ac:	4630      	mov	r0, r6
 801e4ae:	4798      	blx	r3
 801e4b0:	4682      	mov	sl, r0
 801e4b2:	b300      	cbz	r0, 801e4f6 <uxr_next_input_reliable_buffer_available+0x86>
 801e4b4:	f8b4 a00c 	ldrh.w	sl, [r4, #12]
 801e4b8:	2101      	movs	r1, #1
 801e4ba:	4650      	mov	r0, sl
 801e4bc:	f000 fc10 	bl	801ece0 <uxr_seq_num_add>
 801e4c0:	8921      	ldrh	r1, [r4, #8]
 801e4c2:	4682      	mov	sl, r0
 801e4c4:	6863      	ldr	r3, [r4, #4]
 801e4c6:	6820      	ldr	r0, [r4, #0]
 801e4c8:	fbba f2f1 	udiv	r2, sl, r1
 801e4cc:	fbb3 f3f1 	udiv	r3, r3, r1
 801e4d0:	fb01 a212 	mls	r2, r1, r2, sl
 801e4d4:	b292      	uxth	r2, r2
 801e4d6:	fb02 f303 	mul.w	r3, r2, r3
 801e4da:	3304      	adds	r3, #4
 801e4dc:	4418      	add	r0, r3
 801e4de:	f850 3c04 	ldr.w	r3, [r0, #-4]
 801e4e2:	b12b      	cbz	r3, 801e4f0 <uxr_next_input_reliable_buffer_available+0x80>
 801e4e4:	6923      	ldr	r3, [r4, #16]
 801e4e6:	4798      	blx	r3
 801e4e8:	2802      	cmp	r0, #2
 801e4ea:	d01b      	beq.n	801e524 <uxr_next_input_reliable_buffer_available+0xb4>
 801e4ec:	2801      	cmp	r0, #1
 801e4ee:	d0e3      	beq.n	801e4b8 <uxr_next_input_reliable_buffer_available+0x48>
 801e4f0:	2000      	movs	r0, #0
 801e4f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e4f6:	464a      	mov	r2, r9
 801e4f8:	4631      	mov	r1, r6
 801e4fa:	4638      	mov	r0, r7
 801e4fc:	f7f4 fd60 	bl	8012fc0 <ucdr_init_buffer>
 801e500:	8921      	ldrh	r1, [r4, #8]
 801e502:	6863      	ldr	r3, [r4, #4]
 801e504:	2001      	movs	r0, #1
 801e506:	fbb5 f2f1 	udiv	r2, r5, r1
 801e50a:	fbb3 f3f1 	udiv	r3, r3, r1
 801e50e:	fb01 5212 	mls	r2, r1, r2, r5
 801e512:	b292      	uxth	r2, r2
 801e514:	fb02 f303 	mul.w	r3, r2, r3
 801e518:	6822      	ldr	r2, [r4, #0]
 801e51a:	f842 a003 	str.w	sl, [r2, r3]
 801e51e:	81a5      	strh	r5, [r4, #12]
 801e520:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e524:	8920      	ldrh	r0, [r4, #8]
 801e526:	eb06 0108 	add.w	r1, r6, r8
 801e52a:	6863      	ldr	r3, [r4, #4]
 801e52c:	eba9 0208 	sub.w	r2, r9, r8
 801e530:	fbb5 f6f0 	udiv	r6, r5, r0
 801e534:	fbb3 f3f0 	udiv	r3, r3, r0
 801e538:	fb00 5516 	mls	r5, r0, r6, r5
 801e53c:	2000      	movs	r0, #0
 801e53e:	b2ad      	uxth	r5, r5
 801e540:	fb03 f505 	mul.w	r5, r3, r5
 801e544:	6823      	ldr	r3, [r4, #0]
 801e546:	5158      	str	r0, [r3, r5]
 801e548:	4638      	mov	r0, r7
 801e54a:	f7f4 fd39 	bl	8012fc0 <ucdr_init_buffer>
 801e54e:	4638      	mov	r0, r7
 801e550:	4622      	mov	r2, r4
 801e552:	4903      	ldr	r1, [pc, #12]	; (801e560 <uxr_next_input_reliable_buffer_available+0xf0>)
 801e554:	f7f4 fd08 	bl	8012f68 <ucdr_set_on_full_buffer_callback>
 801e558:	2001      	movs	r0, #1
 801e55a:	f8a4 a00c 	strh.w	sl, [r4, #12]
 801e55e:	e7c8      	b.n	801e4f2 <uxr_next_input_reliable_buffer_available+0x82>
 801e560:	0801e271 	.word	0x0801e271

0801e564 <uxr_process_heartbeat>:
 801e564:	b538      	push	{r3, r4, r5, lr}
 801e566:	4611      	mov	r1, r2
 801e568:	4604      	mov	r4, r0
 801e56a:	89c0      	ldrh	r0, [r0, #14]
 801e56c:	4615      	mov	r5, r2
 801e56e:	f000 fbbf 	bl	801ecf0 <uxr_seq_num_cmp>
 801e572:	2800      	cmp	r0, #0
 801e574:	bfb8      	it	lt
 801e576:	81e5      	strhlt	r5, [r4, #14]
 801e578:	bd38      	pop	{r3, r4, r5, pc}
 801e57a:	bf00      	nop

0801e57c <uxr_compute_acknack>:
 801e57c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e580:	8903      	ldrh	r3, [r0, #8]
 801e582:	4604      	mov	r4, r0
 801e584:	460f      	mov	r7, r1
 801e586:	8985      	ldrh	r5, [r0, #12]
 801e588:	b1db      	cbz	r3, 801e5c2 <uxr_compute_acknack+0x46>
 801e58a:	4628      	mov	r0, r5
 801e58c:	2601      	movs	r6, #1
 801e58e:	e004      	b.n	801e59a <uxr_compute_acknack+0x1e>
 801e590:	4566      	cmp	r6, ip
 801e592:	f106 0601 	add.w	r6, r6, #1
 801e596:	d214      	bcs.n	801e5c2 <uxr_compute_acknack+0x46>
 801e598:	89a0      	ldrh	r0, [r4, #12]
 801e59a:	b2b1      	uxth	r1, r6
 801e59c:	f000 fba0 	bl	801ece0 <uxr_seq_num_add>
 801e5a0:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 801e5a4:	fbb0 f2fc 	udiv	r2, r0, ip
 801e5a8:	e9d4 1300 	ldrd	r1, r3, [r4]
 801e5ac:	fb0c 0212 	mls	r2, ip, r2, r0
 801e5b0:	fbb3 f3fc 	udiv	r3, r3, ip
 801e5b4:	b292      	uxth	r2, r2
 801e5b6:	fb02 f303 	mul.w	r3, r2, r3
 801e5ba:	58cb      	ldr	r3, [r1, r3]
 801e5bc:	2b00      	cmp	r3, #0
 801e5be:	d1e7      	bne.n	801e590 <uxr_compute_acknack+0x14>
 801e5c0:	4605      	mov	r5, r0
 801e5c2:	803d      	strh	r5, [r7, #0]
 801e5c4:	2101      	movs	r1, #1
 801e5c6:	89e6      	ldrh	r6, [r4, #14]
 801e5c8:	4628      	mov	r0, r5
 801e5ca:	f000 fb8d 	bl	801ece8 <uxr_seq_num_sub>
 801e5ce:	4601      	mov	r1, r0
 801e5d0:	4630      	mov	r0, r6
 801e5d2:	f000 fb89 	bl	801ece8 <uxr_seq_num_sub>
 801e5d6:	4606      	mov	r6, r0
 801e5d8:	b328      	cbz	r0, 801e626 <uxr_compute_acknack+0xaa>
 801e5da:	f04f 0900 	mov.w	r9, #0
 801e5de:	f04f 0801 	mov.w	r8, #1
 801e5e2:	464d      	mov	r5, r9
 801e5e4:	fa1f f189 	uxth.w	r1, r9
 801e5e8:	8838      	ldrh	r0, [r7, #0]
 801e5ea:	f000 fb79 	bl	801ece0 <uxr_seq_num_add>
 801e5ee:	f8b4 c008 	ldrh.w	ip, [r4, #8]
 801e5f2:	6861      	ldr	r1, [r4, #4]
 801e5f4:	fa08 fe09 	lsl.w	lr, r8, r9
 801e5f8:	6822      	ldr	r2, [r4, #0]
 801e5fa:	f109 0901 	add.w	r9, r9, #1
 801e5fe:	ea4e 0e05 	orr.w	lr, lr, r5
 801e602:	fbb0 f3fc 	udiv	r3, r0, ip
 801e606:	fbb1 f1fc 	udiv	r1, r1, ip
 801e60a:	fb03 001c 	mls	r0, r3, ip, r0
 801e60e:	b283      	uxth	r3, r0
 801e610:	fb01 f303 	mul.w	r3, r1, r3
 801e614:	58d3      	ldr	r3, [r2, r3]
 801e616:	b90b      	cbnz	r3, 801e61c <uxr_compute_acknack+0xa0>
 801e618:	fa1f f58e 	uxth.w	r5, lr
 801e61c:	454e      	cmp	r6, r9
 801e61e:	d1e1      	bne.n	801e5e4 <uxr_compute_acknack+0x68>
 801e620:	4628      	mov	r0, r5
 801e622:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e626:	4605      	mov	r5, r0
 801e628:	4628      	mov	r0, r5
 801e62a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e62e:	bf00      	nop

0801e630 <uxr_init_output_best_effort_stream>:
 801e630:	f64f 7cff 	movw	ip, #65535	; 0xffff
 801e634:	6001      	str	r1, [r0, #0]
 801e636:	7303      	strb	r3, [r0, #12]
 801e638:	f8a0 c00e 	strh.w	ip, [r0, #14]
 801e63c:	e9c0 3201 	strd	r3, r2, [r0, #4]
 801e640:	4770      	bx	lr
 801e642:	bf00      	nop

0801e644 <uxr_reset_output_best_effort_stream>:
 801e644:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801e648:	7b03      	ldrb	r3, [r0, #12]
 801e64a:	81c2      	strh	r2, [r0, #14]
 801e64c:	6043      	str	r3, [r0, #4]
 801e64e:	4770      	bx	lr

0801e650 <uxr_prepare_best_effort_buffer_to_write>:
 801e650:	b5f0      	push	{r4, r5, r6, r7, lr}
 801e652:	4604      	mov	r4, r0
 801e654:	b083      	sub	sp, #12
 801e656:	6840      	ldr	r0, [r0, #4]
 801e658:	460d      	mov	r5, r1
 801e65a:	4616      	mov	r6, r2
 801e65c:	f7fb fa5c 	bl	8019b18 <uxr_submessage_padding>
 801e660:	6863      	ldr	r3, [r4, #4]
 801e662:	4418      	add	r0, r3
 801e664:	68a3      	ldr	r3, [r4, #8]
 801e666:	1942      	adds	r2, r0, r5
 801e668:	4293      	cmp	r3, r2
 801e66a:	bf2c      	ite	cs
 801e66c:	2701      	movcs	r7, #1
 801e66e:	2700      	movcc	r7, #0
 801e670:	d202      	bcs.n	801e678 <uxr_prepare_best_effort_buffer_to_write+0x28>
 801e672:	4638      	mov	r0, r7
 801e674:	b003      	add	sp, #12
 801e676:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801e678:	9000      	str	r0, [sp, #0]
 801e67a:	2300      	movs	r3, #0
 801e67c:	4630      	mov	r0, r6
 801e67e:	6821      	ldr	r1, [r4, #0]
 801e680:	f7f4 fc8c 	bl	8012f9c <ucdr_init_buffer_origin_offset>
 801e684:	6861      	ldr	r1, [r4, #4]
 801e686:	4638      	mov	r0, r7
 801e688:	4429      	add	r1, r5
 801e68a:	6061      	str	r1, [r4, #4]
 801e68c:	b003      	add	sp, #12
 801e68e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801e690 <uxr_prepare_best_effort_buffer_to_send>:
 801e690:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e694:	4604      	mov	r4, r0
 801e696:	461d      	mov	r5, r3
 801e698:	6840      	ldr	r0, [r0, #4]
 801e69a:	7b23      	ldrb	r3, [r4, #12]
 801e69c:	4298      	cmp	r0, r3
 801e69e:	bf8c      	ite	hi
 801e6a0:	2601      	movhi	r6, #1
 801e6a2:	2600      	movls	r6, #0
 801e6a4:	d802      	bhi.n	801e6ac <uxr_prepare_best_effort_buffer_to_send+0x1c>
 801e6a6:	4630      	mov	r0, r6
 801e6a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801e6ac:	4688      	mov	r8, r1
 801e6ae:	89e0      	ldrh	r0, [r4, #14]
 801e6b0:	2101      	movs	r1, #1
 801e6b2:	4617      	mov	r7, r2
 801e6b4:	f000 fb14 	bl	801ece0 <uxr_seq_num_add>
 801e6b8:	6823      	ldr	r3, [r4, #0]
 801e6ba:	81e0      	strh	r0, [r4, #14]
 801e6bc:	8028      	strh	r0, [r5, #0]
 801e6be:	4630      	mov	r0, r6
 801e6c0:	f8c8 3000 	str.w	r3, [r8]
 801e6c4:	6863      	ldr	r3, [r4, #4]
 801e6c6:	603b      	str	r3, [r7, #0]
 801e6c8:	7b23      	ldrb	r3, [r4, #12]
 801e6ca:	6063      	str	r3, [r4, #4]
 801e6cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0801e6d0 <on_full_output_buffer>:
 801e6d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e6d2:	f8b1 c008 	ldrh.w	ip, [r1, #8]
 801e6d6:	460c      	mov	r4, r1
 801e6d8:	6803      	ldr	r3, [r0, #0]
 801e6da:	4605      	mov	r5, r0
 801e6dc:	7b26      	ldrb	r6, [r4, #12]
 801e6de:	e9d1 1200 	ldrd	r1, r2, [r1]
 801e6e2:	fbb2 f2fc 	udiv	r2, r2, ip
 801e6e6:	eba3 0e01 	sub.w	lr, r3, r1
 801e6ea:	6903      	ldr	r3, [r0, #16]
 801e6ec:	fbbe fef2 	udiv	lr, lr, r2
 801e6f0:	f10e 0e01 	add.w	lr, lr, #1
 801e6f4:	fa1f fe8e 	uxth.w	lr, lr
 801e6f8:	fbbe f7fc 	udiv	r7, lr, ip
 801e6fc:	fb0c ec17 	mls	ip, ip, r7, lr
 801e700:	fa1f fc8c 	uxth.w	ip, ip
 801e704:	fb02 fc0c 	mul.w	ip, r2, ip
 801e708:	f851 200c 	ldr.w	r2, [r1, ip]
 801e70c:	44b4      	add	ip, r6
 801e70e:	1b92      	subs	r2, r2, r6
 801e710:	f10c 0c08 	add.w	ip, ip, #8
 801e714:	3a04      	subs	r2, #4
 801e716:	4461      	add	r1, ip
 801e718:	f7f4 fc4a 	bl	8012fb0 <ucdr_init_buffer_origin>
 801e71c:	4628      	mov	r0, r5
 801e71e:	4622      	mov	r2, r4
 801e720:	4902      	ldr	r1, [pc, #8]	; (801e72c <on_full_output_buffer+0x5c>)
 801e722:	f7f4 fc21 	bl	8012f68 <ucdr_set_on_full_buffer_callback>
 801e726:	2000      	movs	r0, #0
 801e728:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801e72a:	bf00      	nop
 801e72c:	0801e6d1 	.word	0x0801e6d1

0801e730 <uxr_init_output_reliable_stream>:
 801e730:	b530      	push	{r4, r5, lr}
 801e732:	f89d 400c 	ldrb.w	r4, [sp, #12]
 801e736:	8103      	strh	r3, [r0, #8]
 801e738:	7304      	strb	r4, [r0, #12]
 801e73a:	e9c0 1200 	strd	r1, r2, [r0]
 801e73e:	b1e3      	cbz	r3, 801e77a <uxr_init_output_reliable_stream+0x4a>
 801e740:	600c      	str	r4, [r1, #0]
 801e742:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 801e746:	f1bc 0f01 	cmp.w	ip, #1
 801e74a:	d916      	bls.n	801e77a <uxr_init_output_reliable_stream+0x4a>
 801e74c:	f04f 0e01 	mov.w	lr, #1
 801e750:	6843      	ldr	r3, [r0, #4]
 801e752:	f10e 0501 	add.w	r5, lr, #1
 801e756:	7b04      	ldrb	r4, [r0, #12]
 801e758:	6801      	ldr	r1, [r0, #0]
 801e75a:	fbbe f2fc 	udiv	r2, lr, ip
 801e75e:	fbb3 f3fc 	udiv	r3, r3, ip
 801e762:	fb0c e212 	mls	r2, ip, r2, lr
 801e766:	fa1f fe85 	uxth.w	lr, r5
 801e76a:	b292      	uxth	r2, r2
 801e76c:	fb02 f303 	mul.w	r3, r2, r3
 801e770:	50cc      	str	r4, [r1, r3]
 801e772:	f8b0 c008 	ldrh.w	ip, [r0, #8]
 801e776:	45f4      	cmp	ip, lr
 801e778:	d8ea      	bhi.n	801e750 <uxr_init_output_reliable_stream+0x20>
 801e77a:	4b07      	ldr	r3, [pc, #28]	; (801e798 <uxr_init_output_reliable_stream+0x68>)
 801e77c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801e780:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 801e784:	f06f 4500 	mvn.w	r5, #2147483648	; 0x80000000
 801e788:	f8c0 300e 	str.w	r3, [r0, #14]
 801e78c:	2300      	movs	r3, #0
 801e78e:	8242      	strh	r2, [r0, #18]
 801e790:	8403      	strh	r3, [r0, #32]
 801e792:	e9c0 4506 	strd	r4, r5, [r0, #24]
 801e796:	bd30      	pop	{r4, r5, pc}
 801e798:	ffff0000 	.word	0xffff0000
 801e79c:	00000000 	.word	0x00000000

0801e7a0 <uxr_reset_output_reliable_stream>:
 801e7a0:	8901      	ldrh	r1, [r0, #8]
 801e7a2:	b510      	push	{r4, lr}
 801e7a4:	b1b1      	cbz	r1, 801e7d4 <uxr_reset_output_reliable_stream+0x34>
 801e7a6:	f04f 0e00 	mov.w	lr, #0
 801e7aa:	46f4      	mov	ip, lr
 801e7ac:	6843      	ldr	r3, [r0, #4]
 801e7ae:	f10e 0e01 	add.w	lr, lr, #1
 801e7b2:	7b04      	ldrb	r4, [r0, #12]
 801e7b4:	fbbc f2f1 	udiv	r2, ip, r1
 801e7b8:	fbb3 f3f1 	udiv	r3, r3, r1
 801e7bc:	fb01 c212 	mls	r2, r1, r2, ip
 801e7c0:	fa1f fc8e 	uxth.w	ip, lr
 801e7c4:	b292      	uxth	r2, r2
 801e7c6:	fb02 f303 	mul.w	r3, r2, r3
 801e7ca:	6802      	ldr	r2, [r0, #0]
 801e7cc:	50d4      	str	r4, [r2, r3]
 801e7ce:	8901      	ldrh	r1, [r0, #8]
 801e7d0:	4561      	cmp	r1, ip
 801e7d2:	d8eb      	bhi.n	801e7ac <uxr_reset_output_reliable_stream+0xc>
 801e7d4:	4b08      	ldr	r3, [pc, #32]	; (801e7f8 <uxr_reset_output_reliable_stream+0x58>)
 801e7d6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801e7da:	ed9f 7b05 	vldr	d7, [pc, #20]	; 801e7f0 <uxr_reset_output_reliable_stream+0x50>
 801e7de:	f8c0 300e 	str.w	r3, [r0, #14]
 801e7e2:	2300      	movs	r3, #0
 801e7e4:	8242      	strh	r2, [r0, #18]
 801e7e6:	8403      	strh	r3, [r0, #32]
 801e7e8:	ed80 7b06 	vstr	d7, [r0, #24]
 801e7ec:	bd10      	pop	{r4, pc}
 801e7ee:	bf00      	nop
 801e7f0:	ffffffff 	.word	0xffffffff
 801e7f4:	7fffffff 	.word	0x7fffffff
 801e7f8:	ffff0000 	.word	0xffff0000

0801e7fc <uxr_prepare_reliable_buffer_to_write>:
 801e7fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e800:	4604      	mov	r4, r0
 801e802:	b091      	sub	sp, #68	; 0x44
 801e804:	8900      	ldrh	r0, [r0, #8]
 801e806:	468b      	mov	fp, r1
 801e808:	89e6      	ldrh	r6, [r4, #14]
 801e80a:	9204      	str	r2, [sp, #16]
 801e80c:	6865      	ldr	r5, [r4, #4]
 801e80e:	6823      	ldr	r3, [r4, #0]
 801e810:	f894 900c 	ldrb.w	r9, [r4, #12]
 801e814:	fbb6 f2f0 	udiv	r2, r6, r0
 801e818:	fbb5 f5f0 	udiv	r5, r5, r0
 801e81c:	fb00 6212 	mls	r2, r0, r2, r6
 801e820:	1f2f      	subs	r7, r5, #4
 801e822:	b292      	uxth	r2, r2
 801e824:	fb05 3202 	mla	r2, r5, r2, r3
 801e828:	1d11      	adds	r1, r2, #4
 801e82a:	f8d2 8000 	ldr.w	r8, [r2]
 801e82e:	9103      	str	r1, [sp, #12]
 801e830:	2800      	cmp	r0, #0
 801e832:	f000 814a 	beq.w	801eaca <uxr_prepare_reliable_buffer_to_write+0x2ce>
 801e836:	f04f 0c00 	mov.w	ip, #0
 801e83a:	46e2      	mov	sl, ip
 801e83c:	4661      	mov	r1, ip
 801e83e:	f10c 0c01 	add.w	ip, ip, #1
 801e842:	fbb1 f2f0 	udiv	r2, r1, r0
 801e846:	fb00 1212 	mls	r2, r0, r2, r1
 801e84a:	fa1f f18c 	uxth.w	r1, ip
 801e84e:	b292      	uxth	r2, r2
 801e850:	fb05 f202 	mul.w	r2, r5, r2
 801e854:	589a      	ldr	r2, [r3, r2]
 801e856:	454a      	cmp	r2, r9
 801e858:	d103      	bne.n	801e862 <uxr_prepare_reliable_buffer_to_write+0x66>
 801e85a:	f10a 0a01 	add.w	sl, sl, #1
 801e85e:	fa1f fa8a 	uxth.w	sl, sl
 801e862:	4281      	cmp	r1, r0
 801e864:	d3eb      	bcc.n	801e83e <uxr_prepare_reliable_buffer_to_write+0x42>
 801e866:	4640      	mov	r0, r8
 801e868:	2104      	movs	r1, #4
 801e86a:	f8cd a014 	str.w	sl, [sp, #20]
 801e86e:	f7f4 fbab 	bl	8012fc8 <ucdr_alignment>
 801e872:	4480      	add	r8, r0
 801e874:	eb08 020b 	add.w	r2, r8, fp
 801e878:	42ba      	cmp	r2, r7
 801e87a:	f240 80ca 	bls.w	801ea12 <uxr_prepare_reliable_buffer_to_write+0x216>
 801e87e:	7b22      	ldrb	r2, [r4, #12]
 801e880:	445a      	add	r2, fp
 801e882:	42ba      	cmp	r2, r7
 801e884:	f240 80b2 	bls.w	801e9ec <uxr_prepare_reliable_buffer_to_write+0x1f0>
 801e888:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 801e88c:	b2bb      	uxth	r3, r7
 801e88e:	eba2 0209 	sub.w	r2, r2, r9
 801e892:	441a      	add	r2, r3
 801e894:	b292      	uxth	r2, r2
 801e896:	fb0a f902 	mul.w	r9, sl, r2
 801e89a:	9205      	str	r2, [sp, #20]
 801e89c:	45d9      	cmp	r9, fp
 801e89e:	9206      	str	r2, [sp, #24]
 801e8a0:	f0c0 80b3 	bcc.w	801ea0a <uxr_prepare_reliable_buffer_to_write+0x20e>
 801e8a4:	f108 0204 	add.w	r2, r8, #4
 801e8a8:	42ba      	cmp	r2, r7
 801e8aa:	f080 80da 	bcs.w	801ea62 <uxr_prepare_reliable_buffer_to_write+0x266>
 801e8ae:	f1a3 0904 	sub.w	r9, r3, #4
 801e8b2:	9b05      	ldr	r3, [sp, #20]
 801e8b4:	eba9 0908 	sub.w	r9, r9, r8
 801e8b8:	fa1f f989 	uxth.w	r9, r9
 801e8bc:	ebab 0b09 	sub.w	fp, fp, r9
 801e8c0:	fbbb f2f3 	udiv	r2, fp, r3
 801e8c4:	fb03 b312 	mls	r3, r3, r2, fp
 801e8c8:	2b00      	cmp	r3, #0
 801e8ca:	f040 80c4 	bne.w	801ea56 <uxr_prepare_reliable_buffer_to_write+0x25a>
 801e8ce:	b293      	uxth	r3, r2
 801e8d0:	4553      	cmp	r3, sl
 801e8d2:	f200 809a 	bhi.w	801ea0a <uxr_prepare_reliable_buffer_to_write+0x20e>
 801e8d6:	2b00      	cmp	r3, #0
 801e8d8:	f000 80f9 	beq.w	801eace <uxr_prepare_reliable_buffer_to_write+0x2d2>
 801e8dc:	f8cd 801c 	str.w	r8, [sp, #28]
 801e8e0:	f04f 0a00 	mov.w	sl, #0
 801e8e4:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801e8e8:	f10d 0b20 	add.w	fp, sp, #32
 801e8ec:	9505      	str	r5, [sp, #20]
 801e8ee:	461d      	mov	r5, r3
 801e8f0:	e000      	b.n	801e8f4 <uxr_prepare_reliable_buffer_to_write+0xf8>
 801e8f2:	46c1      	mov	r9, r8
 801e8f4:	8922      	ldrh	r2, [r4, #8]
 801e8f6:	4658      	mov	r0, fp
 801e8f8:	6863      	ldr	r3, [r4, #4]
 801e8fa:	f10a 0a01 	add.w	sl, sl, #1
 801e8fe:	fbb6 f1f2 	udiv	r1, r6, r2
 801e902:	fbb3 f3f2 	udiv	r3, r3, r2
 801e906:	fb02 6111 	mls	r1, r2, r1, r6
 801e90a:	463a      	mov	r2, r7
 801e90c:	b289      	uxth	r1, r1
 801e90e:	fb03 f101 	mul.w	r1, r3, r1
 801e912:	6823      	ldr	r3, [r4, #0]
 801e914:	3104      	adds	r1, #4
 801e916:	4419      	add	r1, r3
 801e918:	2300      	movs	r3, #0
 801e91a:	f851 cc04 	ldr.w	ip, [r1, #-4]
 801e91e:	f8cd c000 	str.w	ip, [sp]
 801e922:	f7f4 fb3b 	bl	8012f9c <ucdr_init_buffer_origin_offset>
 801e926:	464a      	mov	r2, r9
 801e928:	2300      	movs	r3, #0
 801e92a:	210d      	movs	r1, #13
 801e92c:	4658      	mov	r0, fp
 801e92e:	f7fb f8b3 	bl	8019a98 <uxr_buffer_submessage_header>
 801e932:	8921      	ldrh	r1, [r4, #8]
 801e934:	6863      	ldr	r3, [r4, #4]
 801e936:	4630      	mov	r0, r6
 801e938:	fbb6 f2f1 	udiv	r2, r6, r1
 801e93c:	fbb3 f3f1 	udiv	r3, r3, r1
 801e940:	fb01 6212 	mls	r2, r1, r2, r6
 801e944:	2101      	movs	r1, #1
 801e946:	b292      	uxth	r2, r2
 801e948:	fb02 f303 	mul.w	r3, r2, r3
 801e94c:	6822      	ldr	r2, [r4, #0]
 801e94e:	50d7      	str	r7, [r2, r3]
 801e950:	f000 f9c6 	bl	801ece0 <uxr_seq_num_add>
 801e954:	4606      	mov	r6, r0
 801e956:	fa1f f38a 	uxth.w	r3, sl
 801e95a:	429d      	cmp	r5, r3
 801e95c:	d8c9      	bhi.n	801e8f2 <uxr_prepare_reliable_buffer_to_write+0xf6>
 801e95e:	f8dd 801c 	ldr.w	r8, [sp, #28]
 801e962:	9d05      	ldr	r5, [sp, #20]
 801e964:	8920      	ldrh	r0, [r4, #8]
 801e966:	463a      	mov	r2, r7
 801e968:	6863      	ldr	r3, [r4, #4]
 801e96a:	fbb6 f1f0 	udiv	r1, r6, r0
 801e96e:	fbb3 f3f0 	udiv	r3, r3, r0
 801e972:	fb00 6111 	mls	r1, r0, r1, r6
 801e976:	4658      	mov	r0, fp
 801e978:	b289      	uxth	r1, r1
 801e97a:	fb01 f303 	mul.w	r3, r1, r3
 801e97e:	6821      	ldr	r1, [r4, #0]
 801e980:	3304      	adds	r3, #4
 801e982:	4419      	add	r1, r3
 801e984:	2300      	movs	r3, #0
 801e986:	f851 7c04 	ldr.w	r7, [r1, #-4]
 801e98a:	9700      	str	r7, [sp, #0]
 801e98c:	f7f4 fb06 	bl	8012f9c <ucdr_init_buffer_origin_offset>
 801e990:	9f06      	ldr	r7, [sp, #24]
 801e992:	4658      	mov	r0, fp
 801e994:	2302      	movs	r3, #2
 801e996:	b2ba      	uxth	r2, r7
 801e998:	210d      	movs	r1, #13
 801e99a:	f7fb f87d 	bl	8019a98 <uxr_buffer_submessage_header>
 801e99e:	f108 0104 	add.w	r1, r8, #4
 801e9a2:	9b03      	ldr	r3, [sp, #12]
 801e9a4:	f1a5 0208 	sub.w	r2, r5, #8
 801e9a8:	8925      	ldrh	r5, [r4, #8]
 801e9aa:	440b      	add	r3, r1
 801e9ac:	eba2 0208 	sub.w	r2, r2, r8
 801e9b0:	fbb6 f0f5 	udiv	r0, r6, r5
 801e9b4:	4619      	mov	r1, r3
 801e9b6:	6863      	ldr	r3, [r4, #4]
 801e9b8:	fb05 6010 	mls	r0, r5, r0, r6
 801e9bc:	fbb3 f3f5 	udiv	r3, r3, r5
 801e9c0:	b280      	uxth	r0, r0
 801e9c2:	6825      	ldr	r5, [r4, #0]
 801e9c4:	fb00 f303 	mul.w	r3, r0, r3
 801e9c8:	7b20      	ldrb	r0, [r4, #12]
 801e9ca:	3004      	adds	r0, #4
 801e9cc:	4438      	add	r0, r7
 801e9ce:	50e8      	str	r0, [r5, r3]
 801e9d0:	9d04      	ldr	r5, [sp, #16]
 801e9d2:	4628      	mov	r0, r5
 801e9d4:	f7f4 faf4 	bl	8012fc0 <ucdr_init_buffer>
 801e9d8:	4628      	mov	r0, r5
 801e9da:	4622      	mov	r2, r4
 801e9dc:	493d      	ldr	r1, [pc, #244]	; (801ead4 <uxr_prepare_reliable_buffer_to_write+0x2d8>)
 801e9de:	f7f4 fac3 	bl	8012f68 <ucdr_set_on_full_buffer_callback>
 801e9e2:	2001      	movs	r0, #1
 801e9e4:	81e6      	strh	r6, [r4, #14]
 801e9e6:	b011      	add	sp, #68	; 0x44
 801e9e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e9ec:	2101      	movs	r1, #1
 801e9ee:	89e0      	ldrh	r0, [r4, #14]
 801e9f0:	f000 f976 	bl	801ece0 <uxr_seq_num_add>
 801e9f4:	4605      	mov	r5, r0
 801e9f6:	8921      	ldrh	r1, [r4, #8]
 801e9f8:	8a60      	ldrh	r0, [r4, #18]
 801e9fa:	f000 f971 	bl	801ece0 <uxr_seq_num_add>
 801e9fe:	4601      	mov	r1, r0
 801ea00:	4628      	mov	r0, r5
 801ea02:	f000 f975 	bl	801ecf0 <uxr_seq_num_cmp>
 801ea06:	2800      	cmp	r0, #0
 801ea08:	dd44      	ble.n	801ea94 <uxr_prepare_reliable_buffer_to_write+0x298>
 801ea0a:	2000      	movs	r0, #0
 801ea0c:	b011      	add	sp, #68	; 0x44
 801ea0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ea12:	8921      	ldrh	r1, [r4, #8]
 801ea14:	8a60      	ldrh	r0, [r4, #18]
 801ea16:	9205      	str	r2, [sp, #20]
 801ea18:	f000 f962 	bl	801ece0 <uxr_seq_num_add>
 801ea1c:	4601      	mov	r1, r0
 801ea1e:	4630      	mov	r0, r6
 801ea20:	f000 f966 	bl	801ecf0 <uxr_seq_num_cmp>
 801ea24:	2800      	cmp	r0, #0
 801ea26:	9a05      	ldr	r2, [sp, #20]
 801ea28:	dcef      	bgt.n	801ea0a <uxr_prepare_reliable_buffer_to_write+0x20e>
 801ea2a:	8925      	ldrh	r5, [r4, #8]
 801ea2c:	e9d4 7300 	ldrd	r7, r3, [r4]
 801ea30:	fbb6 f4f5 	udiv	r4, r6, r5
 801ea34:	fbb3 f3f5 	udiv	r3, r3, r5
 801ea38:	fb05 6414 	mls	r4, r5, r4, r6
 801ea3c:	b2a4      	uxth	r4, r4
 801ea3e:	fb04 f303 	mul.w	r3, r4, r3
 801ea42:	e9dd 1003 	ldrd	r1, r0, [sp, #12]
 801ea46:	50fa      	str	r2, [r7, r3]
 801ea48:	2300      	movs	r3, #0
 801ea4a:	f8cd 8000 	str.w	r8, [sp]
 801ea4e:	f7f4 faa5 	bl	8012f9c <ucdr_init_buffer_origin_offset>
 801ea52:	2001      	movs	r0, #1
 801ea54:	e7da      	b.n	801ea0c <uxr_prepare_reliable_buffer_to_write+0x210>
 801ea56:	3201      	adds	r2, #1
 801ea58:	9306      	str	r3, [sp, #24]
 801ea5a:	b293      	uxth	r3, r2
 801ea5c:	4553      	cmp	r3, sl
 801ea5e:	d8d4      	bhi.n	801ea0a <uxr_prepare_reliable_buffer_to_write+0x20e>
 801ea60:	e739      	b.n	801e8d6 <uxr_prepare_reliable_buffer_to_write+0xda>
 801ea62:	4630      	mov	r0, r6
 801ea64:	2101      	movs	r1, #1
 801ea66:	9307      	str	r3, [sp, #28]
 801ea68:	f000 f93a 	bl	801ece0 <uxr_seq_num_add>
 801ea6c:	4606      	mov	r6, r0
 801ea6e:	8920      	ldrh	r0, [r4, #8]
 801ea70:	6862      	ldr	r2, [r4, #4]
 801ea72:	fbb6 f1f0 	udiv	r1, r6, r0
 801ea76:	fbb2 f2f0 	udiv	r2, r2, r0
 801ea7a:	fb00 6111 	mls	r1, r0, r1, r6
 801ea7e:	b289      	uxth	r1, r1
 801ea80:	fb01 f202 	mul.w	r2, r1, r2
 801ea84:	6821      	ldr	r1, [r4, #0]
 801ea86:	3204      	adds	r2, #4
 801ea88:	188b      	adds	r3, r1, r2
 801ea8a:	f853 8c04 	ldr.w	r8, [r3, #-4]
 801ea8e:	9303      	str	r3, [sp, #12]
 801ea90:	9b07      	ldr	r3, [sp, #28]
 801ea92:	e70c      	b.n	801e8ae <uxr_prepare_reliable_buffer_to_write+0xb2>
 801ea94:	8921      	ldrh	r1, [r4, #8]
 801ea96:	6863      	ldr	r3, [r4, #4]
 801ea98:	9804      	ldr	r0, [sp, #16]
 801ea9a:	fbb5 f2f1 	udiv	r2, r5, r1
 801ea9e:	fbb3 f3f1 	udiv	r3, r3, r1
 801eaa2:	fb01 5212 	mls	r2, r1, r2, r5
 801eaa6:	6821      	ldr	r1, [r4, #0]
 801eaa8:	b292      	uxth	r2, r2
 801eaaa:	fb02 f303 	mul.w	r3, r2, r3
 801eaae:	7b22      	ldrb	r2, [r4, #12]
 801eab0:	3304      	adds	r3, #4
 801eab2:	445a      	add	r2, fp
 801eab4:	4419      	add	r1, r3
 801eab6:	f841 2c04 	str.w	r2, [r1, #-4]
 801eaba:	7b23      	ldrb	r3, [r4, #12]
 801eabc:	9300      	str	r3, [sp, #0]
 801eabe:	2300      	movs	r3, #0
 801eac0:	f7f4 fa6c 	bl	8012f9c <ucdr_init_buffer_origin_offset>
 801eac4:	2001      	movs	r0, #1
 801eac6:	81e5      	strh	r5, [r4, #14]
 801eac8:	e7a0      	b.n	801ea0c <uxr_prepare_reliable_buffer_to_write+0x210>
 801eaca:	4682      	mov	sl, r0
 801eacc:	e6cb      	b.n	801e866 <uxr_prepare_reliable_buffer_to_write+0x6a>
 801eace:	f10d 0b20 	add.w	fp, sp, #32
 801ead2:	e747      	b.n	801e964 <uxr_prepare_reliable_buffer_to_write+0x168>
 801ead4:	0801e6d1 	.word	0x0801e6d1

0801ead8 <uxr_prepare_next_reliable_buffer_to_send>:
 801ead8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801eada:	4604      	mov	r4, r0
 801eadc:	461d      	mov	r5, r3
 801eade:	460f      	mov	r7, r1
 801eae0:	8a00      	ldrh	r0, [r0, #16]
 801eae2:	2101      	movs	r1, #1
 801eae4:	4616      	mov	r6, r2
 801eae6:	f000 f8fb 	bl	801ece0 <uxr_seq_num_add>
 801eaea:	8028      	strh	r0, [r5, #0]
 801eaec:	8922      	ldrh	r2, [r4, #8]
 801eaee:	6863      	ldr	r3, [r4, #4]
 801eaf0:	fbb0 f1f2 	udiv	r1, r0, r2
 801eaf4:	fbb3 f3f2 	udiv	r3, r3, r2
 801eaf8:	fb02 0c11 	mls	ip, r2, r1, r0
 801eafc:	89e1      	ldrh	r1, [r4, #14]
 801eafe:	fa1f fc8c 	uxth.w	ip, ip
 801eb02:	fb0c fc03 	mul.w	ip, ip, r3
 801eb06:	6823      	ldr	r3, [r4, #0]
 801eb08:	f10c 0c04 	add.w	ip, ip, #4
 801eb0c:	4463      	add	r3, ip
 801eb0e:	603b      	str	r3, [r7, #0]
 801eb10:	6823      	ldr	r3, [r4, #0]
 801eb12:	449c      	add	ip, r3
 801eb14:	f85c 3c04 	ldr.w	r3, [ip, #-4]
 801eb18:	6033      	str	r3, [r6, #0]
 801eb1a:	f000 f8e9 	bl	801ecf0 <uxr_seq_num_cmp>
 801eb1e:	2800      	cmp	r0, #0
 801eb20:	dd01      	ble.n	801eb26 <uxr_prepare_next_reliable_buffer_to_send+0x4e>
 801eb22:	2000      	movs	r0, #0
 801eb24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801eb26:	7b23      	ldrb	r3, [r4, #12]
 801eb28:	6832      	ldr	r2, [r6, #0]
 801eb2a:	429a      	cmp	r2, r3
 801eb2c:	d9f9      	bls.n	801eb22 <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 801eb2e:	8a61      	ldrh	r1, [r4, #18]
 801eb30:	8a20      	ldrh	r0, [r4, #16]
 801eb32:	f000 f8d9 	bl	801ece8 <uxr_seq_num_sub>
 801eb36:	8923      	ldrh	r3, [r4, #8]
 801eb38:	4283      	cmp	r3, r0
 801eb3a:	d0f2      	beq.n	801eb22 <uxr_prepare_next_reliable_buffer_to_send+0x4a>
 801eb3c:	8828      	ldrh	r0, [r5, #0]
 801eb3e:	89e3      	ldrh	r3, [r4, #14]
 801eb40:	8220      	strh	r0, [r4, #16]
 801eb42:	4298      	cmp	r0, r3
 801eb44:	d001      	beq.n	801eb4a <uxr_prepare_next_reliable_buffer_to_send+0x72>
 801eb46:	2001      	movs	r0, #1
 801eb48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801eb4a:	2101      	movs	r1, #1
 801eb4c:	f000 f8c8 	bl	801ece0 <uxr_seq_num_add>
 801eb50:	4603      	mov	r3, r0
 801eb52:	2001      	movs	r0, #1
 801eb54:	81e3      	strh	r3, [r4, #14]
 801eb56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801eb58 <uxr_update_output_stream_heartbeat_timestamp>:
 801eb58:	b570      	push	{r4, r5, r6, lr}
 801eb5a:	8a01      	ldrh	r1, [r0, #16]
 801eb5c:	4604      	mov	r4, r0
 801eb5e:	8a40      	ldrh	r0, [r0, #18]
 801eb60:	4615      	mov	r5, r2
 801eb62:	461e      	mov	r6, r3
 801eb64:	f000 f8c4 	bl	801ecf0 <uxr_seq_num_cmp>
 801eb68:	2800      	cmp	r0, #0
 801eb6a:	db07      	blt.n	801eb7c <uxr_update_output_stream_heartbeat_timestamp+0x24>
 801eb6c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801eb70:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 801eb74:	2000      	movs	r0, #0
 801eb76:	e9c4 2306 	strd	r2, r3, [r4, #24]
 801eb7a:	bd70      	pop	{r4, r5, r6, pc}
 801eb7c:	f894 0020 	ldrb.w	r0, [r4, #32]
 801eb80:	b940      	cbnz	r0, 801eb94 <uxr_update_output_stream_heartbeat_timestamp+0x3c>
 801eb82:	2301      	movs	r3, #1
 801eb84:	f884 3020 	strb.w	r3, [r4, #32]
 801eb88:	3564      	adds	r5, #100	; 0x64
 801eb8a:	f146 0600 	adc.w	r6, r6, #0
 801eb8e:	e9c4 5606 	strd	r5, r6, [r4, #24]
 801eb92:	bd70      	pop	{r4, r5, r6, pc}
 801eb94:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
 801eb98:	4295      	cmp	r5, r2
 801eb9a:	eb76 0303 	sbcs.w	r3, r6, r3
 801eb9e:	db04      	blt.n	801ebaa <uxr_update_output_stream_heartbeat_timestamp+0x52>
 801eba0:	1c43      	adds	r3, r0, #1
 801eba2:	2001      	movs	r0, #1
 801eba4:	f884 3020 	strb.w	r3, [r4, #32]
 801eba8:	e7ee      	b.n	801eb88 <uxr_update_output_stream_heartbeat_timestamp+0x30>
 801ebaa:	2000      	movs	r0, #0
 801ebac:	e7ec      	b.n	801eb88 <uxr_update_output_stream_heartbeat_timestamp+0x30>
 801ebae:	bf00      	nop

0801ebb0 <uxr_begin_output_nack_buffer_it>:
 801ebb0:	8a40      	ldrh	r0, [r0, #18]
 801ebb2:	4770      	bx	lr

0801ebb4 <uxr_next_reliable_nack_buffer_to_send>:
 801ebb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ebb8:	f890 7021 	ldrb.w	r7, [r0, #33]	; 0x21
 801ebbc:	b197      	cbz	r7, 801ebe4 <uxr_next_reliable_nack_buffer_to_send+0x30>
 801ebbe:	4680      	mov	r8, r0
 801ebc0:	460d      	mov	r5, r1
 801ebc2:	4616      	mov	r6, r2
 801ebc4:	461c      	mov	r4, r3
 801ebc6:	8818      	ldrh	r0, [r3, #0]
 801ebc8:	2101      	movs	r1, #1
 801ebca:	f000 f889 	bl	801ece0 <uxr_seq_num_add>
 801ebce:	8020      	strh	r0, [r4, #0]
 801ebd0:	f8b8 1010 	ldrh.w	r1, [r8, #16]
 801ebd4:	f000 f88c 	bl	801ecf0 <uxr_seq_num_cmp>
 801ebd8:	2800      	cmp	r0, #0
 801ebda:	dd06      	ble.n	801ebea <uxr_next_reliable_nack_buffer_to_send+0x36>
 801ebdc:	2300      	movs	r3, #0
 801ebde:	461f      	mov	r7, r3
 801ebe0:	f888 3021 	strb.w	r3, [r8, #33]	; 0x21
 801ebe4:	4638      	mov	r0, r7
 801ebe6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ebea:	f8b8 2008 	ldrh.w	r2, [r8, #8]
 801ebee:	8820      	ldrh	r0, [r4, #0]
 801ebf0:	f8d8 1004 	ldr.w	r1, [r8, #4]
 801ebf4:	fbb0 f3f2 	udiv	r3, r0, r2
 801ebf8:	fbb1 fcf2 	udiv	ip, r1, r2
 801ebfc:	fb02 0313 	mls	r3, r2, r3, r0
 801ec00:	b29b      	uxth	r3, r3
 801ec02:	fb03 fc0c 	mul.w	ip, r3, ip
 801ec06:	f8d8 3000 	ldr.w	r3, [r8]
 801ec0a:	f10c 0c04 	add.w	ip, ip, #4
 801ec0e:	4463      	add	r3, ip
 801ec10:	602b      	str	r3, [r5, #0]
 801ec12:	f8d8 3000 	ldr.w	r3, [r8]
 801ec16:	4463      	add	r3, ip
 801ec18:	f853 3c04 	ldr.w	r3, [r3, #-4]
 801ec1c:	6033      	str	r3, [r6, #0]
 801ec1e:	f898 200c 	ldrb.w	r2, [r8, #12]
 801ec22:	429a      	cmp	r2, r3
 801ec24:	d0d0      	beq.n	801ebc8 <uxr_next_reliable_nack_buffer_to_send+0x14>
 801ec26:	e7dd      	b.n	801ebe4 <uxr_next_reliable_nack_buffer_to_send+0x30>

0801ec28 <uxr_process_acknack>:
 801ec28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ec2a:	4604      	mov	r4, r0
 801ec2c:	460e      	mov	r6, r1
 801ec2e:	4610      	mov	r0, r2
 801ec30:	2101      	movs	r1, #1
 801ec32:	f000 f859 	bl	801ece8 <uxr_seq_num_sub>
 801ec36:	8a61      	ldrh	r1, [r4, #18]
 801ec38:	f000 f856 	bl	801ece8 <uxr_seq_num_sub>
 801ec3c:	b1c8      	cbz	r0, 801ec72 <uxr_process_acknack+0x4a>
 801ec3e:	4605      	mov	r5, r0
 801ec40:	2700      	movs	r7, #0
 801ec42:	2101      	movs	r1, #1
 801ec44:	8a60      	ldrh	r0, [r4, #18]
 801ec46:	f000 f84b 	bl	801ece0 <uxr_seq_num_add>
 801ec4a:	8923      	ldrh	r3, [r4, #8]
 801ec4c:	6862      	ldr	r2, [r4, #4]
 801ec4e:	3701      	adds	r7, #1
 801ec50:	f894 c00c 	ldrb.w	ip, [r4, #12]
 801ec54:	6821      	ldr	r1, [r4, #0]
 801ec56:	42bd      	cmp	r5, r7
 801ec58:	8260      	strh	r0, [r4, #18]
 801ec5a:	fbb0 fef3 	udiv	lr, r0, r3
 801ec5e:	fbb2 f2f3 	udiv	r2, r2, r3
 801ec62:	fb03 031e 	mls	r3, r3, lr, r0
 801ec66:	b29b      	uxth	r3, r3
 801ec68:	fb02 f303 	mul.w	r3, r2, r3
 801ec6c:	f841 c003 	str.w	ip, [r1, r3]
 801ec70:	d1e7      	bne.n	801ec42 <uxr_process_acknack+0x1a>
 801ec72:	3e00      	subs	r6, #0
 801ec74:	f04f 0300 	mov.w	r3, #0
 801ec78:	bf18      	it	ne
 801ec7a:	2601      	movne	r6, #1
 801ec7c:	f884 3020 	strb.w	r3, [r4, #32]
 801ec80:	f884 6021 	strb.w	r6, [r4, #33]	; 0x21
 801ec84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801ec86:	bf00      	nop

0801ec88 <uxr_is_output_up_to_date>:
 801ec88:	8a01      	ldrh	r1, [r0, #16]
 801ec8a:	8a40      	ldrh	r0, [r0, #18]
 801ec8c:	b508      	push	{r3, lr}
 801ec8e:	f000 f82f 	bl	801ecf0 <uxr_seq_num_cmp>
 801ec92:	fab0 f080 	clz	r0, r0
 801ec96:	0940      	lsrs	r0, r0, #5
 801ec98:	bd08      	pop	{r3, pc}
 801ec9a:	bf00      	nop

0801ec9c <get_available_free_slots>:
 801ec9c:	8901      	ldrh	r1, [r0, #8]
 801ec9e:	b1e1      	cbz	r1, 801ecda <get_available_free_slots+0x3e>
 801eca0:	6843      	ldr	r3, [r0, #4]
 801eca2:	f04f 0c00 	mov.w	ip, #0
 801eca6:	b530      	push	{r4, r5, lr}
 801eca8:	fbb3 fef1 	udiv	lr, r3, r1
 801ecac:	6805      	ldr	r5, [r0, #0]
 801ecae:	4662      	mov	r2, ip
 801ecb0:	7b04      	ldrb	r4, [r0, #12]
 801ecb2:	4660      	mov	r0, ip
 801ecb4:	f10c 0c01 	add.w	ip, ip, #1
 801ecb8:	fbb2 f3f1 	udiv	r3, r2, r1
 801ecbc:	fb01 2313 	mls	r3, r1, r3, r2
 801ecc0:	fa1f f28c 	uxth.w	r2, ip
 801ecc4:	b29b      	uxth	r3, r3
 801ecc6:	fb0e f303 	mul.w	r3, lr, r3
 801ecca:	58eb      	ldr	r3, [r5, r3]
 801eccc:	429c      	cmp	r4, r3
 801ecce:	d101      	bne.n	801ecd4 <get_available_free_slots+0x38>
 801ecd0:	3001      	adds	r0, #1
 801ecd2:	b280      	uxth	r0, r0
 801ecd4:	428a      	cmp	r2, r1
 801ecd6:	d3ed      	bcc.n	801ecb4 <get_available_free_slots+0x18>
 801ecd8:	bd30      	pop	{r4, r5, pc}
 801ecda:	4608      	mov	r0, r1
 801ecdc:	4770      	bx	lr
 801ecde:	bf00      	nop

0801ece0 <uxr_seq_num_add>:
 801ece0:	4408      	add	r0, r1
 801ece2:	b280      	uxth	r0, r0
 801ece4:	4770      	bx	lr
 801ece6:	bf00      	nop

0801ece8 <uxr_seq_num_sub>:
 801ece8:	1a40      	subs	r0, r0, r1
 801ecea:	b280      	uxth	r0, r0
 801ecec:	4770      	bx	lr
 801ecee:	bf00      	nop

0801ecf0 <uxr_seq_num_cmp>:
 801ecf0:	4288      	cmp	r0, r1
 801ecf2:	d011      	beq.n	801ed18 <uxr_seq_num_cmp+0x28>
 801ecf4:	d309      	bcc.n	801ed0a <uxr_seq_num_cmp+0x1a>
 801ecf6:	4288      	cmp	r0, r1
 801ecf8:	d910      	bls.n	801ed1c <uxr_seq_num_cmp+0x2c>
 801ecfa:	1a40      	subs	r0, r0, r1
 801ecfc:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 801ed00:	bfd4      	ite	le
 801ed02:	2001      	movle	r0, #1
 801ed04:	f04f 30ff 	movgt.w	r0, #4294967295	; 0xffffffff
 801ed08:	4770      	bx	lr
 801ed0a:	1a0b      	subs	r3, r1, r0
 801ed0c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 801ed10:	daf1      	bge.n	801ecf6 <uxr_seq_num_cmp+0x6>
 801ed12:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801ed16:	4770      	bx	lr
 801ed18:	2000      	movs	r0, #0
 801ed1a:	4770      	bx	lr
 801ed1c:	2001      	movs	r0, #1
 801ed1e:	4770      	bx	lr

0801ed20 <rcl_get_default_domain_id>:
 801ed20:	b530      	push	{r4, r5, lr}
 801ed22:	2300      	movs	r3, #0
 801ed24:	b083      	sub	sp, #12
 801ed26:	9300      	str	r3, [sp, #0]
 801ed28:	b1d0      	cbz	r0, 801ed60 <rcl_get_default_domain_id+0x40>
 801ed2a:	4604      	mov	r4, r0
 801ed2c:	4669      	mov	r1, sp
 801ed2e:	4815      	ldr	r0, [pc, #84]	; (801ed84 <rcl_get_default_domain_id+0x64>)
 801ed30:	f7f6 f82a 	bl	8014d88 <rcutils_get_env>
 801ed34:	4602      	mov	r2, r0
 801ed36:	b110      	cbz	r0, 801ed3e <rcl_get_default_domain_id+0x1e>
 801ed38:	2001      	movs	r0, #1
 801ed3a:	b003      	add	sp, #12
 801ed3c:	bd30      	pop	{r4, r5, pc}
 801ed3e:	9b00      	ldr	r3, [sp, #0]
 801ed40:	b18b      	cbz	r3, 801ed66 <rcl_get_default_domain_id+0x46>
 801ed42:	7818      	ldrb	r0, [r3, #0]
 801ed44:	2800      	cmp	r0, #0
 801ed46:	d0f8      	beq.n	801ed3a <rcl_get_default_domain_id+0x1a>
 801ed48:	a901      	add	r1, sp, #4
 801ed4a:	4618      	mov	r0, r3
 801ed4c:	9201      	str	r2, [sp, #4]
 801ed4e:	f000 fc8f 	bl	801f670 <strtoul>
 801ed52:	4605      	mov	r5, r0
 801ed54:	b150      	cbz	r0, 801ed6c <rcl_get_default_domain_id+0x4c>
 801ed56:	1c43      	adds	r3, r0, #1
 801ed58:	d00d      	beq.n	801ed76 <rcl_get_default_domain_id+0x56>
 801ed5a:	2000      	movs	r0, #0
 801ed5c:	6025      	str	r5, [r4, #0]
 801ed5e:	e7ec      	b.n	801ed3a <rcl_get_default_domain_id+0x1a>
 801ed60:	200b      	movs	r0, #11
 801ed62:	b003      	add	sp, #12
 801ed64:	bd30      	pop	{r4, r5, pc}
 801ed66:	4618      	mov	r0, r3
 801ed68:	b003      	add	sp, #12
 801ed6a:	bd30      	pop	{r4, r5, pc}
 801ed6c:	9b01      	ldr	r3, [sp, #4]
 801ed6e:	781b      	ldrb	r3, [r3, #0]
 801ed70:	2b00      	cmp	r3, #0
 801ed72:	d0f2      	beq.n	801ed5a <rcl_get_default_domain_id+0x3a>
 801ed74:	e7e0      	b.n	801ed38 <rcl_get_default_domain_id+0x18>
 801ed76:	f001 ff25 	bl	8020bc4 <__errno>
 801ed7a:	6803      	ldr	r3, [r0, #0]
 801ed7c:	2b22      	cmp	r3, #34	; 0x22
 801ed7e:	d1ec      	bne.n	801ed5a <rcl_get_default_domain_id+0x3a>
 801ed80:	e7da      	b.n	801ed38 <rcl_get_default_domain_id+0x18>
 801ed82:	bf00      	nop
 801ed84:	08025828 	.word	0x08025828

0801ed88 <rcl_expand_topic_name>:
 801ed88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ed8c:	b08d      	sub	sp, #52	; 0x34
 801ed8e:	4698      	mov	r8, r3
 801ed90:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801ed92:	9207      	str	r2, [sp, #28]
 801ed94:	2b00      	cmp	r3, #0
 801ed96:	bf18      	it	ne
 801ed98:	f1b8 0f00 	cmpne.w	r8, #0
 801ed9c:	bf0c      	ite	eq
 801ed9e:	2301      	moveq	r3, #1
 801eda0:	2300      	movne	r3, #0
 801eda2:	2a00      	cmp	r2, #0
 801eda4:	bf08      	it	eq
 801eda6:	f043 0301 	orreq.w	r3, r3, #1
 801edaa:	2900      	cmp	r1, #0
 801edac:	bf08      	it	eq
 801edae:	f043 0301 	orreq.w	r3, r3, #1
 801edb2:	2b00      	cmp	r3, #0
 801edb4:	d13d      	bne.n	801ee32 <rcl_expand_topic_name+0xaa>
 801edb6:	fab0 f280 	clz	r2, r0
 801edba:	4604      	mov	r4, r0
 801edbc:	0952      	lsrs	r2, r2, #5
 801edbe:	2800      	cmp	r0, #0
 801edc0:	d037      	beq.n	801ee32 <rcl_expand_topic_name+0xaa>
 801edc2:	460f      	mov	r7, r1
 801edc4:	a90b      	add	r1, sp, #44	; 0x2c
 801edc6:	f000 f945 	bl	801f054 <rcl_validate_topic_name>
 801edca:	4605      	mov	r5, r0
 801edcc:	bb68      	cbnz	r0, 801ee2a <rcl_expand_topic_name+0xa2>
 801edce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801edd0:	2b00      	cmp	r3, #0
 801edd2:	d137      	bne.n	801ee44 <rcl_expand_topic_name+0xbc>
 801edd4:	4602      	mov	r2, r0
 801edd6:	a90b      	add	r1, sp, #44	; 0x2c
 801edd8:	4638      	mov	r0, r7
 801edda:	f7f6 fa97 	bl	801530c <rmw_validate_node_name>
 801edde:	bb68      	cbnz	r0, 801ee3c <rcl_expand_topic_name+0xb4>
 801ede0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801ede2:	2b00      	cmp	r3, #0
 801ede4:	d133      	bne.n	801ee4e <rcl_expand_topic_name+0xc6>
 801ede6:	462a      	mov	r2, r5
 801ede8:	a90b      	add	r1, sp, #44	; 0x2c
 801edea:	9807      	ldr	r0, [sp, #28]
 801edec:	f7f6 fa70 	bl	80152d0 <rmw_validate_namespace>
 801edf0:	bb20      	cbnz	r0, 801ee3c <rcl_expand_topic_name+0xb4>
 801edf2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 801edf4:	2d00      	cmp	r5, #0
 801edf6:	f040 80a2 	bne.w	801ef3e <rcl_expand_topic_name+0x1b6>
 801edfa:	217b      	movs	r1, #123	; 0x7b
 801edfc:	4620      	mov	r0, r4
 801edfe:	f001 fe51 	bl	8020aa4 <strchr>
 801ee02:	7823      	ldrb	r3, [r4, #0]
 801ee04:	4681      	mov	r9, r0
 801ee06:	bb20      	cbnz	r0, 801ee52 <rcl_expand_topic_name+0xca>
 801ee08:	2b2f      	cmp	r3, #47	; 0x2f
 801ee0a:	d122      	bne.n	801ee52 <rcl_expand_topic_name+0xca>
 801ee0c:	ab19      	add	r3, sp, #100	; 0x64
 801ee0e:	e893 0003 	ldmia.w	r3, {r0, r1}
 801ee12:	ab16      	add	r3, sp, #88	; 0x58
 801ee14:	e88d 0003 	stmia.w	sp, {r0, r1}
 801ee18:	4620      	mov	r0, r4
 801ee1a:	cb0e      	ldmia	r3, {r1, r2, r3}
 801ee1c:	f7f6 f93a 	bl	8015094 <rcutils_strdup>
 801ee20:	2800      	cmp	r0, #0
 801ee22:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801ee24:	bf08      	it	eq
 801ee26:	250a      	moveq	r5, #10
 801ee28:	6018      	str	r0, [r3, #0]
 801ee2a:	4628      	mov	r0, r5
 801ee2c:	b00d      	add	sp, #52	; 0x34
 801ee2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ee32:	250b      	movs	r5, #11
 801ee34:	4628      	mov	r0, r5
 801ee36:	b00d      	add	sp, #52	; 0x34
 801ee38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ee3c:	f7fc f97a 	bl	801b134 <rcl_convert_rmw_ret_to_rcl_ret>
 801ee40:	4605      	mov	r5, r0
 801ee42:	e7f2      	b.n	801ee2a <rcl_expand_topic_name+0xa2>
 801ee44:	2567      	movs	r5, #103	; 0x67
 801ee46:	4628      	mov	r0, r5
 801ee48:	b00d      	add	sp, #52	; 0x34
 801ee4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ee4e:	25c9      	movs	r5, #201	; 0xc9
 801ee50:	e7eb      	b.n	801ee2a <rcl_expand_topic_name+0xa2>
 801ee52:	2b7e      	cmp	r3, #126	; 0x7e
 801ee54:	d075      	beq.n	801ef42 <rcl_expand_topic_name+0x1ba>
 801ee56:	f1b9 0f00 	cmp.w	r9, #0
 801ee5a:	f000 80c2 	beq.w	801efe2 <rcl_expand_topic_name+0x25a>
 801ee5e:	2300      	movs	r3, #0
 801ee60:	46a2      	mov	sl, r4
 801ee62:	461e      	mov	r6, r3
 801ee64:	9508      	str	r5, [sp, #32]
 801ee66:	4655      	mov	r5, sl
 801ee68:	9409      	str	r4, [sp, #36]	; 0x24
 801ee6a:	46b2      	mov	sl, r6
 801ee6c:	464c      	mov	r4, r9
 801ee6e:	f8dd b01c 	ldr.w	fp, [sp, #28]
 801ee72:	2c00      	cmp	r4, #0
 801ee74:	f000 80ae 	beq.w	801efd4 <rcl_expand_topic_name+0x24c>
 801ee78:	217d      	movs	r1, #125	; 0x7d
 801ee7a:	4628      	mov	r0, r5
 801ee7c:	f001 fe12 	bl	8020aa4 <strchr>
 801ee80:	eba0 0904 	sub.w	r9, r0, r4
 801ee84:	4621      	mov	r1, r4
 801ee86:	4869      	ldr	r0, [pc, #420]	; (801f02c <rcl_expand_topic_name+0x2a4>)
 801ee88:	f109 0601 	add.w	r6, r9, #1
 801ee8c:	4632      	mov	r2, r6
 801ee8e:	f001 fe16 	bl	8020abe <strncmp>
 801ee92:	2800      	cmp	r0, #0
 801ee94:	d051      	beq.n	801ef3a <rcl_expand_topic_name+0x1b2>
 801ee96:	4632      	mov	r2, r6
 801ee98:	4621      	mov	r1, r4
 801ee9a:	4865      	ldr	r0, [pc, #404]	; (801f030 <rcl_expand_topic_name+0x2a8>)
 801ee9c:	f001 fe0f 	bl	8020abe <strncmp>
 801eea0:	b128      	cbz	r0, 801eeae <rcl_expand_topic_name+0x126>
 801eea2:	4632      	mov	r2, r6
 801eea4:	4621      	mov	r1, r4
 801eea6:	4863      	ldr	r0, [pc, #396]	; (801f034 <rcl_expand_topic_name+0x2ac>)
 801eea8:	f001 fe09 	bl	8020abe <strncmp>
 801eeac:	bb38      	cbnz	r0, 801eefe <rcl_expand_topic_name+0x176>
 801eeae:	46d9      	mov	r9, fp
 801eeb0:	ab18      	add	r3, sp, #96	; 0x60
 801eeb2:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801eeb6:	ab16      	add	r3, sp, #88	; 0x58
 801eeb8:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801eebc:	4620      	mov	r0, r4
 801eebe:	4631      	mov	r1, r6
 801eec0:	cb0c      	ldmia	r3, {r2, r3}
 801eec2:	f7f6 f909 	bl	80150d8 <rcutils_strndup>
 801eec6:	4604      	mov	r4, r0
 801eec8:	2800      	cmp	r0, #0
 801eeca:	f000 80a3 	beq.w	801f014 <rcl_expand_topic_name+0x28c>
 801eece:	464a      	mov	r2, r9
 801eed0:	4628      	mov	r0, r5
 801eed2:	ab16      	add	r3, sp, #88	; 0x58
 801eed4:	4621      	mov	r1, r4
 801eed6:	f7f5 ffdd 	bl	8014e94 <rcutils_repl_str>
 801eeda:	991a      	ldr	r1, [sp, #104]	; 0x68
 801eedc:	4605      	mov	r5, r0
 801eede:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801eee0:	4620      	mov	r0, r4
 801eee2:	4798      	blx	r3
 801eee4:	4650      	mov	r0, sl
 801eee6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801eee8:	991a      	ldr	r1, [sp, #104]	; 0x68
 801eeea:	4798      	blx	r3
 801eeec:	2d00      	cmp	r5, #0
 801eeee:	d06c      	beq.n	801efca <rcl_expand_topic_name+0x242>
 801eef0:	217b      	movs	r1, #123	; 0x7b
 801eef2:	4628      	mov	r0, r5
 801eef4:	f001 fdd6 	bl	8020aa4 <strchr>
 801eef8:	46aa      	mov	sl, r5
 801eefa:	4604      	mov	r4, r0
 801eefc:	e7b9      	b.n	801ee72 <rcl_expand_topic_name+0xea>
 801eefe:	f109 32ff 	add.w	r2, r9, #4294967295	; 0xffffffff
 801ef02:	1c61      	adds	r1, r4, #1
 801ef04:	4640      	mov	r0, r8
 801ef06:	f7fe fca5 	bl	801d854 <rcutils_string_map_getn>
 801ef0a:	4681      	mov	r9, r0
 801ef0c:	2800      	cmp	r0, #0
 801ef0e:	d1cf      	bne.n	801eeb0 <rcl_expand_topic_name+0x128>
 801ef10:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801ef12:	aa18      	add	r2, sp, #96	; 0x60
 801ef14:	2569      	movs	r5, #105	; 0x69
 801ef16:	6018      	str	r0, [r3, #0]
 801ef18:	ab16      	add	r3, sp, #88	; 0x58
 801ef1a:	ca07      	ldmia	r2, {r0, r1, r2}
 801ef1c:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 801ef20:	4631      	mov	r1, r6
 801ef22:	4620      	mov	r0, r4
 801ef24:	cb0c      	ldmia	r3, {r2, r3}
 801ef26:	f7f6 f8d7 	bl	80150d8 <rcutils_strndup>
 801ef2a:	991a      	ldr	r1, [sp, #104]	; 0x68
 801ef2c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801ef2e:	4798      	blx	r3
 801ef30:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801ef32:	991a      	ldr	r1, [sp, #104]	; 0x68
 801ef34:	4650      	mov	r0, sl
 801ef36:	4798      	blx	r3
 801ef38:	e777      	b.n	801ee2a <rcl_expand_topic_name+0xa2>
 801ef3a:	46b9      	mov	r9, r7
 801ef3c:	e7b8      	b.n	801eeb0 <rcl_expand_topic_name+0x128>
 801ef3e:	25ca      	movs	r5, #202	; 0xca
 801ef40:	e773      	b.n	801ee2a <rcl_expand_topic_name+0xa2>
 801ef42:	9e07      	ldr	r6, [sp, #28]
 801ef44:	4630      	mov	r0, r6
 801ef46:	f7e1 f9db 	bl	8000300 <strlen>
 801ef4a:	4a3b      	ldr	r2, [pc, #236]	; (801f038 <rcl_expand_topic_name+0x2b0>)
 801ef4c:	4b3b      	ldr	r3, [pc, #236]	; (801f03c <rcl_expand_topic_name+0x2b4>)
 801ef4e:	9603      	str	r6, [sp, #12]
 801ef50:	2801      	cmp	r0, #1
 801ef52:	bf18      	it	ne
 801ef54:	4613      	movne	r3, r2
 801ef56:	9704      	str	r7, [sp, #16]
 801ef58:	9302      	str	r3, [sp, #8]
 801ef5a:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 801ef5c:	9300      	str	r3, [sp, #0]
 801ef5e:	1c63      	adds	r3, r4, #1
 801ef60:	9305      	str	r3, [sp, #20]
 801ef62:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801ef66:	9301      	str	r3, [sp, #4]
 801ef68:	ab16      	add	r3, sp, #88	; 0x58
 801ef6a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801ef6c:	f7f5 ff58 	bl	8014e20 <rcutils_format_string_limit>
 801ef70:	4606      	mov	r6, r0
 801ef72:	b350      	cbz	r0, 801efca <rcl_expand_topic_name+0x242>
 801ef74:	f1b9 0f00 	cmp.w	r9, #0
 801ef78:	d005      	beq.n	801ef86 <rcl_expand_topic_name+0x1fe>
 801ef7a:	217b      	movs	r1, #123	; 0x7b
 801ef7c:	46b2      	mov	sl, r6
 801ef7e:	f001 fd91 	bl	8020aa4 <strchr>
 801ef82:	4681      	mov	r9, r0
 801ef84:	e76e      	b.n	801ee64 <rcl_expand_topic_name+0xdc>
 801ef86:	7833      	ldrb	r3, [r6, #0]
 801ef88:	2b2f      	cmp	r3, #47	; 0x2f
 801ef8a:	d01b      	beq.n	801efc4 <rcl_expand_topic_name+0x23c>
 801ef8c:	9c07      	ldr	r4, [sp, #28]
 801ef8e:	4620      	mov	r0, r4
 801ef90:	f7e1 f9b6 	bl	8000300 <strlen>
 801ef94:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801ef98:	4a29      	ldr	r2, [pc, #164]	; (801f040 <rcl_expand_topic_name+0x2b8>)
 801ef9a:	9301      	str	r3, [sp, #4]
 801ef9c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 801ef9e:	9604      	str	r6, [sp, #16]
 801efa0:	9300      	str	r3, [sp, #0]
 801efa2:	4b28      	ldr	r3, [pc, #160]	; (801f044 <rcl_expand_topic_name+0x2bc>)
 801efa4:	9403      	str	r4, [sp, #12]
 801efa6:	2801      	cmp	r0, #1
 801efa8:	bf18      	it	ne
 801efaa:	4613      	movne	r3, r2
 801efac:	9302      	str	r3, [sp, #8]
 801efae:	ab16      	add	r3, sp, #88	; 0x58
 801efb0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801efb2:	f7f5 ff35 	bl	8014e20 <rcutils_format_string_limit>
 801efb6:	4603      	mov	r3, r0
 801efb8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 801efba:	4630      	mov	r0, r6
 801efbc:	991a      	ldr	r1, [sp, #104]	; 0x68
 801efbe:	461e      	mov	r6, r3
 801efc0:	4790      	blx	r2
 801efc2:	b116      	cbz	r6, 801efca <rcl_expand_topic_name+0x242>
 801efc4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 801efc6:	601e      	str	r6, [r3, #0]
 801efc8:	e72f      	b.n	801ee2a <rcl_expand_topic_name+0xa2>
 801efca:	2300      	movs	r3, #0
 801efcc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 801efce:	250a      	movs	r5, #10
 801efd0:	6013      	str	r3, [r2, #0]
 801efd2:	e72a      	b.n	801ee2a <rcl_expand_topic_name+0xa2>
 801efd4:	4653      	mov	r3, sl
 801efd6:	4656      	mov	r6, sl
 801efd8:	e9dd 5408 	ldrd	r5, r4, [sp, #32]
 801efdc:	2b00      	cmp	r3, #0
 801efde:	d1d2      	bne.n	801ef86 <rcl_expand_topic_name+0x1fe>
 801efe0:	7823      	ldrb	r3, [r4, #0]
 801efe2:	2b2f      	cmp	r3, #47	; 0x2f
 801efe4:	d01e      	beq.n	801f024 <rcl_expand_topic_name+0x29c>
 801efe6:	9e07      	ldr	r6, [sp, #28]
 801efe8:	4630      	mov	r0, r6
 801efea:	f7e1 f989 	bl	8000300 <strlen>
 801efee:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 801eff0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801eff4:	9603      	str	r6, [sp, #12]
 801eff6:	9404      	str	r4, [sp, #16]
 801eff8:	e9cd 2300 	strd	r2, r3, [sp]
 801effc:	4a10      	ldr	r2, [pc, #64]	; (801f040 <rcl_expand_topic_name+0x2b8>)
 801effe:	4b11      	ldr	r3, [pc, #68]	; (801f044 <rcl_expand_topic_name+0x2bc>)
 801f000:	2801      	cmp	r0, #1
 801f002:	bf18      	it	ne
 801f004:	4613      	movne	r3, r2
 801f006:	9302      	str	r3, [sp, #8]
 801f008:	ab16      	add	r3, sp, #88	; 0x58
 801f00a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801f00c:	f7f5 ff08 	bl	8014e20 <rcutils_format_string_limit>
 801f010:	4606      	mov	r6, r0
 801f012:	e7d6      	b.n	801efc2 <rcl_expand_topic_name+0x23a>
 801f014:	e9dd 121a 	ldrd	r1, r2, [sp, #104]	; 0x68
 801f018:	4650      	mov	r0, sl
 801f01a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801f01c:	6014      	str	r4, [r2, #0]
 801f01e:	250a      	movs	r5, #10
 801f020:	4798      	blx	r3
 801f022:	e702      	b.n	801ee2a <rcl_expand_topic_name+0xa2>
 801f024:	2300      	movs	r3, #0
 801f026:	461e      	mov	r6, r3
 801f028:	e7cc      	b.n	801efc4 <rcl_expand_topic_name+0x23c>
 801f02a:	bf00      	nop
 801f02c:	08025840 	.word	0x08025840
 801f030:	08025848 	.word	0x08025848
 801f034:	08025850 	.word	0x08025850
 801f038:	08025838 	.word	0x08025838
 801f03c:	080251c0 	.word	0x080251c0
 801f040:	08024bc0 	.word	0x08024bc0
 801f044:	08024bb8 	.word	0x08024bb8

0801f048 <rcl_get_default_topic_name_substitutions>:
 801f048:	2800      	cmp	r0, #0
 801f04a:	bf0c      	ite	eq
 801f04c:	200b      	moveq	r0, #11
 801f04e:	2000      	movne	r0, #0
 801f050:	4770      	bx	lr
 801f052:	bf00      	nop

0801f054 <rcl_validate_topic_name>:
 801f054:	2800      	cmp	r0, #0
 801f056:	f000 8089 	beq.w	801f16c <rcl_validate_topic_name+0x118>
 801f05a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801f05e:	460e      	mov	r6, r1
 801f060:	2900      	cmp	r1, #0
 801f062:	f000 8085 	beq.w	801f170 <rcl_validate_topic_name+0x11c>
 801f066:	4604      	mov	r4, r0
 801f068:	4617      	mov	r7, r2
 801f06a:	f7e1 f949 	bl	8000300 <strlen>
 801f06e:	b1b0      	cbz	r0, 801f09e <rcl_validate_topic_name+0x4a>
 801f070:	f894 e000 	ldrb.w	lr, [r4]
 801f074:	f8df c160 	ldr.w	ip, [pc, #352]	; 801f1d8 <rcl_validate_topic_name+0x184>
 801f078:	f81c 300e 	ldrb.w	r3, [ip, lr]
 801f07c:	f013 0304 	ands.w	r3, r3, #4
 801f080:	d139      	bne.n	801f0f6 <rcl_validate_topic_name+0xa2>
 801f082:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 801f086:	f814 2008 	ldrb.w	r2, [r4, r8]
 801f08a:	2a2f      	cmp	r2, #47	; 0x2f
 801f08c:	d10f      	bne.n	801f0ae <rcl_validate_topic_name+0x5a>
 801f08e:	2202      	movs	r2, #2
 801f090:	6032      	str	r2, [r6, #0]
 801f092:	b3a7      	cbz	r7, 801f0fe <rcl_validate_topic_name+0xaa>
 801f094:	4618      	mov	r0, r3
 801f096:	f8c7 8000 	str.w	r8, [r7]
 801f09a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801f09e:	2301      	movs	r3, #1
 801f0a0:	6033      	str	r3, [r6, #0]
 801f0a2:	b367      	cbz	r7, 801f0fe <rcl_validate_topic_name+0xaa>
 801f0a4:	2300      	movs	r3, #0
 801f0a6:	4618      	mov	r0, r3
 801f0a8:	603b      	str	r3, [r7, #0]
 801f0aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801f0ae:	f104 3aff 	add.w	sl, r4, #4294967295	; 0xffffffff
 801f0b2:	461d      	mov	r5, r3
 801f0b4:	4619      	mov	r1, r3
 801f0b6:	f81a 2f01 	ldrb.w	r2, [sl, #1]!
 801f0ba:	f1a2 0930 	sub.w	r9, r2, #48	; 0x30
 801f0be:	f1b9 0f09 	cmp.w	r9, #9
 801f0c2:	d91f      	bls.n	801f104 <rcl_validate_topic_name+0xb0>
 801f0c4:	f022 0920 	bic.w	r9, r2, #32
 801f0c8:	f1a9 0941 	sub.w	r9, r9, #65	; 0x41
 801f0cc:	f1b9 0f19 	cmp.w	r9, #25
 801f0d0:	d918      	bls.n	801f104 <rcl_validate_topic_name+0xb0>
 801f0d2:	2a5f      	cmp	r2, #95	; 0x5f
 801f0d4:	d024      	beq.n	801f120 <rcl_validate_topic_name+0xcc>
 801f0d6:	2a2f      	cmp	r2, #47	; 0x2f
 801f0d8:	d058      	beq.n	801f18c <rcl_validate_topic_name+0x138>
 801f0da:	2a7e      	cmp	r2, #126	; 0x7e
 801f0dc:	d04a      	beq.n	801f174 <rcl_validate_topic_name+0x120>
 801f0de:	2a7b      	cmp	r2, #123	; 0x7b
 801f0e0:	d05b      	beq.n	801f19a <rcl_validate_topic_name+0x146>
 801f0e2:	2a7d      	cmp	r2, #125	; 0x7d
 801f0e4:	d169      	bne.n	801f1ba <rcl_validate_topic_name+0x166>
 801f0e6:	2d00      	cmp	r5, #0
 801f0e8:	d15c      	bne.n	801f1a4 <rcl_validate_topic_name+0x150>
 801f0ea:	2305      	movs	r3, #5
 801f0ec:	6033      	str	r3, [r6, #0]
 801f0ee:	b137      	cbz	r7, 801f0fe <rcl_validate_topic_name+0xaa>
 801f0f0:	2000      	movs	r0, #0
 801f0f2:	6039      	str	r1, [r7, #0]
 801f0f4:	e7d9      	b.n	801f0aa <rcl_validate_topic_name+0x56>
 801f0f6:	2304      	movs	r3, #4
 801f0f8:	6033      	str	r3, [r6, #0]
 801f0fa:	2f00      	cmp	r7, #0
 801f0fc:	d1d2      	bne.n	801f0a4 <rcl_validate_topic_name+0x50>
 801f0fe:	2000      	movs	r0, #0
 801f100:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801f104:	f81c 2002 	ldrb.w	r2, [ip, r2]
 801f108:	0752      	lsls	r2, r2, #29
 801f10a:	d509      	bpl.n	801f120 <rcl_validate_topic_name+0xcc>
 801f10c:	2900      	cmp	r1, #0
 801f10e:	bf0c      	ite	eq
 801f110:	2200      	moveq	r2, #0
 801f112:	f005 0201 	andne.w	r2, r5, #1
 801f116:	b11a      	cbz	r2, 801f120 <rcl_validate_topic_name+0xcc>
 801f118:	1e4d      	subs	r5, r1, #1
 801f11a:	429d      	cmp	r5, r3
 801f11c:	d031      	beq.n	801f182 <rcl_validate_topic_name+0x12e>
 801f11e:	4615      	mov	r5, r2
 801f120:	3101      	adds	r1, #1
 801f122:	4288      	cmp	r0, r1
 801f124:	d1c7      	bne.n	801f0b6 <rcl_validate_topic_name+0x62>
 801f126:	2d00      	cmp	r5, #0
 801f128:	d142      	bne.n	801f1b0 <rcl_validate_topic_name+0x15c>
 801f12a:	4628      	mov	r0, r5
 801f12c:	2301      	movs	r3, #1
 801f12e:	e00c      	b.n	801f14a <rcl_validate_topic_name+0xf6>
 801f130:	f1be 0f7e 	cmp.w	lr, #126	; 0x7e
 801f134:	d101      	bne.n	801f13a <rcl_validate_topic_name+0xe6>
 801f136:	2801      	cmp	r0, #1
 801f138:	d047      	beq.n	801f1ca <rcl_validate_topic_name+0x176>
 801f13a:	1c5a      	adds	r2, r3, #1
 801f13c:	428b      	cmp	r3, r1
 801f13e:	f100 0001 	add.w	r0, r0, #1
 801f142:	f104 0401 	add.w	r4, r4, #1
 801f146:	4613      	mov	r3, r2
 801f148:	d22e      	bcs.n	801f1a8 <rcl_validate_topic_name+0x154>
 801f14a:	4580      	cmp	r8, r0
 801f14c:	d0f5      	beq.n	801f13a <rcl_validate_topic_name+0xe6>
 801f14e:	7822      	ldrb	r2, [r4, #0]
 801f150:	2a2f      	cmp	r2, #47	; 0x2f
 801f152:	d1ed      	bne.n	801f130 <rcl_validate_topic_name+0xdc>
 801f154:	7862      	ldrb	r2, [r4, #1]
 801f156:	f81c 2002 	ldrb.w	r2, [ip, r2]
 801f15a:	0752      	lsls	r2, r2, #29
 801f15c:	d5ed      	bpl.n	801f13a <rcl_validate_topic_name+0xe6>
 801f15e:	2204      	movs	r2, #4
 801f160:	6032      	str	r2, [r6, #0]
 801f162:	2f00      	cmp	r7, #0
 801f164:	d0cb      	beq.n	801f0fe <rcl_validate_topic_name+0xaa>
 801f166:	2000      	movs	r0, #0
 801f168:	603b      	str	r3, [r7, #0]
 801f16a:	e79e      	b.n	801f0aa <rcl_validate_topic_name+0x56>
 801f16c:	200b      	movs	r0, #11
 801f16e:	4770      	bx	lr
 801f170:	200b      	movs	r0, #11
 801f172:	e79a      	b.n	801f0aa <rcl_validate_topic_name+0x56>
 801f174:	2900      	cmp	r1, #0
 801f176:	d0d3      	beq.n	801f120 <rcl_validate_topic_name+0xcc>
 801f178:	2306      	movs	r3, #6
 801f17a:	6033      	str	r3, [r6, #0]
 801f17c:	2f00      	cmp	r7, #0
 801f17e:	d1b7      	bne.n	801f0f0 <rcl_validate_topic_name+0x9c>
 801f180:	e7bd      	b.n	801f0fe <rcl_validate_topic_name+0xaa>
 801f182:	2309      	movs	r3, #9
 801f184:	6033      	str	r3, [r6, #0]
 801f186:	2f00      	cmp	r7, #0
 801f188:	d1b2      	bne.n	801f0f0 <rcl_validate_topic_name+0x9c>
 801f18a:	e7b8      	b.n	801f0fe <rcl_validate_topic_name+0xaa>
 801f18c:	2d00      	cmp	r5, #0
 801f18e:	d0c7      	beq.n	801f120 <rcl_validate_topic_name+0xcc>
 801f190:	2308      	movs	r3, #8
 801f192:	6033      	str	r3, [r6, #0]
 801f194:	2f00      	cmp	r7, #0
 801f196:	d1ab      	bne.n	801f0f0 <rcl_validate_topic_name+0x9c>
 801f198:	e7b1      	b.n	801f0fe <rcl_validate_topic_name+0xaa>
 801f19a:	2d00      	cmp	r5, #0
 801f19c:	d1f8      	bne.n	801f190 <rcl_validate_topic_name+0x13c>
 801f19e:	460b      	mov	r3, r1
 801f1a0:	2501      	movs	r5, #1
 801f1a2:	e7bd      	b.n	801f120 <rcl_validate_topic_name+0xcc>
 801f1a4:	2500      	movs	r5, #0
 801f1a6:	e7bb      	b.n	801f120 <rcl_validate_topic_name+0xcc>
 801f1a8:	2300      	movs	r3, #0
 801f1aa:	4618      	mov	r0, r3
 801f1ac:	6033      	str	r3, [r6, #0]
 801f1ae:	e77c      	b.n	801f0aa <rcl_validate_topic_name+0x56>
 801f1b0:	2205      	movs	r2, #5
 801f1b2:	6032      	str	r2, [r6, #0]
 801f1b4:	2f00      	cmp	r7, #0
 801f1b6:	d1d6      	bne.n	801f166 <rcl_validate_topic_name+0x112>
 801f1b8:	e7a1      	b.n	801f0fe <rcl_validate_topic_name+0xaa>
 801f1ba:	2d00      	cmp	r5, #0
 801f1bc:	bf14      	ite	ne
 801f1be:	2308      	movne	r3, #8
 801f1c0:	2303      	moveq	r3, #3
 801f1c2:	6033      	str	r3, [r6, #0]
 801f1c4:	2f00      	cmp	r7, #0
 801f1c6:	d193      	bne.n	801f0f0 <rcl_validate_topic_name+0x9c>
 801f1c8:	e799      	b.n	801f0fe <rcl_validate_topic_name+0xaa>
 801f1ca:	2307      	movs	r3, #7
 801f1cc:	6033      	str	r3, [r6, #0]
 801f1ce:	2f00      	cmp	r7, #0
 801f1d0:	d095      	beq.n	801f0fe <rcl_validate_topic_name+0xaa>
 801f1d2:	2301      	movs	r3, #1
 801f1d4:	e7c7      	b.n	801f166 <rcl_validate_topic_name+0x112>
 801f1d6:	bf00      	nop
 801f1d8:	080258cc 	.word	0x080258cc

0801f1dc <calloc>:
 801f1dc:	4b02      	ldr	r3, [pc, #8]	; (801f1e8 <calloc+0xc>)
 801f1de:	460a      	mov	r2, r1
 801f1e0:	4601      	mov	r1, r0
 801f1e2:	6818      	ldr	r0, [r3, #0]
 801f1e4:	f000 b802 	b.w	801f1ec <_calloc_r>
 801f1e8:	200009a0 	.word	0x200009a0

0801f1ec <_calloc_r>:
 801f1ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801f1ee:	fba1 2402 	umull	r2, r4, r1, r2
 801f1f2:	b94c      	cbnz	r4, 801f208 <_calloc_r+0x1c>
 801f1f4:	4611      	mov	r1, r2
 801f1f6:	9201      	str	r2, [sp, #4]
 801f1f8:	f000 f898 	bl	801f32c <_malloc_r>
 801f1fc:	9a01      	ldr	r2, [sp, #4]
 801f1fe:	4605      	mov	r5, r0
 801f200:	b930      	cbnz	r0, 801f210 <_calloc_r+0x24>
 801f202:	4628      	mov	r0, r5
 801f204:	b003      	add	sp, #12
 801f206:	bd30      	pop	{r4, r5, pc}
 801f208:	220c      	movs	r2, #12
 801f20a:	6002      	str	r2, [r0, #0]
 801f20c:	2500      	movs	r5, #0
 801f20e:	e7f8      	b.n	801f202 <_calloc_r+0x16>
 801f210:	4621      	mov	r1, r4
 801f212:	f001 fc3f 	bl	8020a94 <memset>
 801f216:	e7f4      	b.n	801f202 <_calloc_r+0x16>

0801f218 <exit>:
 801f218:	b508      	push	{r3, lr}
 801f21a:	4b06      	ldr	r3, [pc, #24]	; (801f234 <exit+0x1c>)
 801f21c:	4604      	mov	r4, r0
 801f21e:	b113      	cbz	r3, 801f226 <exit+0xe>
 801f220:	2100      	movs	r1, #0
 801f222:	f3af 8000 	nop.w
 801f226:	4b04      	ldr	r3, [pc, #16]	; (801f238 <exit+0x20>)
 801f228:	681b      	ldr	r3, [r3, #0]
 801f22a:	b103      	cbz	r3, 801f22e <exit+0x16>
 801f22c:	4798      	blx	r3
 801f22e:	4620      	mov	r0, r4
 801f230:	f7e3 ffae 	bl	8003190 <_exit>
 801f234:	00000000 	.word	0x00000000
 801f238:	20017104 	.word	0x20017104

0801f23c <getenv>:
 801f23c:	b507      	push	{r0, r1, r2, lr}
 801f23e:	4b04      	ldr	r3, [pc, #16]	; (801f250 <getenv+0x14>)
 801f240:	4601      	mov	r1, r0
 801f242:	aa01      	add	r2, sp, #4
 801f244:	6818      	ldr	r0, [r3, #0]
 801f246:	f000 f805 	bl	801f254 <_findenv_r>
 801f24a:	b003      	add	sp, #12
 801f24c:	f85d fb04 	ldr.w	pc, [sp], #4
 801f250:	200009a0 	.word	0x200009a0

0801f254 <_findenv_r>:
 801f254:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f258:	f8df a06c 	ldr.w	sl, [pc, #108]	; 801f2c8 <_findenv_r+0x74>
 801f25c:	4607      	mov	r7, r0
 801f25e:	4689      	mov	r9, r1
 801f260:	4616      	mov	r6, r2
 801f262:	f002 fb0d 	bl	8021880 <__env_lock>
 801f266:	f8da 4000 	ldr.w	r4, [sl]
 801f26a:	b134      	cbz	r4, 801f27a <_findenv_r+0x26>
 801f26c:	464b      	mov	r3, r9
 801f26e:	4698      	mov	r8, r3
 801f270:	f813 2b01 	ldrb.w	r2, [r3], #1
 801f274:	b13a      	cbz	r2, 801f286 <_findenv_r+0x32>
 801f276:	2a3d      	cmp	r2, #61	; 0x3d
 801f278:	d1f9      	bne.n	801f26e <_findenv_r+0x1a>
 801f27a:	4638      	mov	r0, r7
 801f27c:	f002 fb06 	bl	802188c <__env_unlock>
 801f280:	2000      	movs	r0, #0
 801f282:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f286:	eba8 0809 	sub.w	r8, r8, r9
 801f28a:	46a3      	mov	fp, r4
 801f28c:	f854 0b04 	ldr.w	r0, [r4], #4
 801f290:	2800      	cmp	r0, #0
 801f292:	d0f2      	beq.n	801f27a <_findenv_r+0x26>
 801f294:	4642      	mov	r2, r8
 801f296:	4649      	mov	r1, r9
 801f298:	f001 fc11 	bl	8020abe <strncmp>
 801f29c:	2800      	cmp	r0, #0
 801f29e:	d1f4      	bne.n	801f28a <_findenv_r+0x36>
 801f2a0:	f854 3c04 	ldr.w	r3, [r4, #-4]
 801f2a4:	eb03 0508 	add.w	r5, r3, r8
 801f2a8:	f813 3008 	ldrb.w	r3, [r3, r8]
 801f2ac:	2b3d      	cmp	r3, #61	; 0x3d
 801f2ae:	d1ec      	bne.n	801f28a <_findenv_r+0x36>
 801f2b0:	f8da 3000 	ldr.w	r3, [sl]
 801f2b4:	ebab 0303 	sub.w	r3, fp, r3
 801f2b8:	109b      	asrs	r3, r3, #2
 801f2ba:	4638      	mov	r0, r7
 801f2bc:	6033      	str	r3, [r6, #0]
 801f2be:	f002 fae5 	bl	802188c <__env_unlock>
 801f2c2:	1c68      	adds	r0, r5, #1
 801f2c4:	e7dd      	b.n	801f282 <_findenv_r+0x2e>
 801f2c6:	bf00      	nop
 801f2c8:	20000004 	.word	0x20000004

0801f2cc <malloc>:
 801f2cc:	4b02      	ldr	r3, [pc, #8]	; (801f2d8 <malloc+0xc>)
 801f2ce:	4601      	mov	r1, r0
 801f2d0:	6818      	ldr	r0, [r3, #0]
 801f2d2:	f000 b82b 	b.w	801f32c <_malloc_r>
 801f2d6:	bf00      	nop
 801f2d8:	200009a0 	.word	0x200009a0

0801f2dc <free>:
 801f2dc:	4b02      	ldr	r3, [pc, #8]	; (801f2e8 <free+0xc>)
 801f2de:	4601      	mov	r1, r0
 801f2e0:	6818      	ldr	r0, [r3, #0]
 801f2e2:	f002 bad9 	b.w	8021898 <_free_r>
 801f2e6:	bf00      	nop
 801f2e8:	200009a0 	.word	0x200009a0

0801f2ec <sbrk_aligned>:
 801f2ec:	b570      	push	{r4, r5, r6, lr}
 801f2ee:	4e0e      	ldr	r6, [pc, #56]	; (801f328 <sbrk_aligned+0x3c>)
 801f2f0:	460c      	mov	r4, r1
 801f2f2:	6831      	ldr	r1, [r6, #0]
 801f2f4:	4605      	mov	r5, r0
 801f2f6:	b911      	cbnz	r1, 801f2fe <sbrk_aligned+0x12>
 801f2f8:	f001 fc42 	bl	8020b80 <_sbrk_r>
 801f2fc:	6030      	str	r0, [r6, #0]
 801f2fe:	4621      	mov	r1, r4
 801f300:	4628      	mov	r0, r5
 801f302:	f001 fc3d 	bl	8020b80 <_sbrk_r>
 801f306:	1c43      	adds	r3, r0, #1
 801f308:	d00a      	beq.n	801f320 <sbrk_aligned+0x34>
 801f30a:	1cc4      	adds	r4, r0, #3
 801f30c:	f024 0403 	bic.w	r4, r4, #3
 801f310:	42a0      	cmp	r0, r4
 801f312:	d007      	beq.n	801f324 <sbrk_aligned+0x38>
 801f314:	1a21      	subs	r1, r4, r0
 801f316:	4628      	mov	r0, r5
 801f318:	f001 fc32 	bl	8020b80 <_sbrk_r>
 801f31c:	3001      	adds	r0, #1
 801f31e:	d101      	bne.n	801f324 <sbrk_aligned+0x38>
 801f320:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 801f324:	4620      	mov	r0, r4
 801f326:	bd70      	pop	{r4, r5, r6, pc}
 801f328:	20016fc8 	.word	0x20016fc8

0801f32c <_malloc_r>:
 801f32c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801f330:	1ccd      	adds	r5, r1, #3
 801f332:	f025 0503 	bic.w	r5, r5, #3
 801f336:	3508      	adds	r5, #8
 801f338:	2d0c      	cmp	r5, #12
 801f33a:	bf38      	it	cc
 801f33c:	250c      	movcc	r5, #12
 801f33e:	2d00      	cmp	r5, #0
 801f340:	4607      	mov	r7, r0
 801f342:	db01      	blt.n	801f348 <_malloc_r+0x1c>
 801f344:	42a9      	cmp	r1, r5
 801f346:	d905      	bls.n	801f354 <_malloc_r+0x28>
 801f348:	230c      	movs	r3, #12
 801f34a:	603b      	str	r3, [r7, #0]
 801f34c:	2600      	movs	r6, #0
 801f34e:	4630      	mov	r0, r6
 801f350:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801f354:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 801f428 <_malloc_r+0xfc>
 801f358:	f000 f868 	bl	801f42c <__malloc_lock>
 801f35c:	f8d8 3000 	ldr.w	r3, [r8]
 801f360:	461c      	mov	r4, r3
 801f362:	bb5c      	cbnz	r4, 801f3bc <_malloc_r+0x90>
 801f364:	4629      	mov	r1, r5
 801f366:	4638      	mov	r0, r7
 801f368:	f7ff ffc0 	bl	801f2ec <sbrk_aligned>
 801f36c:	1c43      	adds	r3, r0, #1
 801f36e:	4604      	mov	r4, r0
 801f370:	d155      	bne.n	801f41e <_malloc_r+0xf2>
 801f372:	f8d8 4000 	ldr.w	r4, [r8]
 801f376:	4626      	mov	r6, r4
 801f378:	2e00      	cmp	r6, #0
 801f37a:	d145      	bne.n	801f408 <_malloc_r+0xdc>
 801f37c:	2c00      	cmp	r4, #0
 801f37e:	d048      	beq.n	801f412 <_malloc_r+0xe6>
 801f380:	6823      	ldr	r3, [r4, #0]
 801f382:	4631      	mov	r1, r6
 801f384:	4638      	mov	r0, r7
 801f386:	eb04 0903 	add.w	r9, r4, r3
 801f38a:	f001 fbf9 	bl	8020b80 <_sbrk_r>
 801f38e:	4581      	cmp	r9, r0
 801f390:	d13f      	bne.n	801f412 <_malloc_r+0xe6>
 801f392:	6821      	ldr	r1, [r4, #0]
 801f394:	1a6d      	subs	r5, r5, r1
 801f396:	4629      	mov	r1, r5
 801f398:	4638      	mov	r0, r7
 801f39a:	f7ff ffa7 	bl	801f2ec <sbrk_aligned>
 801f39e:	3001      	adds	r0, #1
 801f3a0:	d037      	beq.n	801f412 <_malloc_r+0xe6>
 801f3a2:	6823      	ldr	r3, [r4, #0]
 801f3a4:	442b      	add	r3, r5
 801f3a6:	6023      	str	r3, [r4, #0]
 801f3a8:	f8d8 3000 	ldr.w	r3, [r8]
 801f3ac:	2b00      	cmp	r3, #0
 801f3ae:	d038      	beq.n	801f422 <_malloc_r+0xf6>
 801f3b0:	685a      	ldr	r2, [r3, #4]
 801f3b2:	42a2      	cmp	r2, r4
 801f3b4:	d12b      	bne.n	801f40e <_malloc_r+0xe2>
 801f3b6:	2200      	movs	r2, #0
 801f3b8:	605a      	str	r2, [r3, #4]
 801f3ba:	e00f      	b.n	801f3dc <_malloc_r+0xb0>
 801f3bc:	6822      	ldr	r2, [r4, #0]
 801f3be:	1b52      	subs	r2, r2, r5
 801f3c0:	d41f      	bmi.n	801f402 <_malloc_r+0xd6>
 801f3c2:	2a0b      	cmp	r2, #11
 801f3c4:	d917      	bls.n	801f3f6 <_malloc_r+0xca>
 801f3c6:	1961      	adds	r1, r4, r5
 801f3c8:	42a3      	cmp	r3, r4
 801f3ca:	6025      	str	r5, [r4, #0]
 801f3cc:	bf18      	it	ne
 801f3ce:	6059      	strne	r1, [r3, #4]
 801f3d0:	6863      	ldr	r3, [r4, #4]
 801f3d2:	bf08      	it	eq
 801f3d4:	f8c8 1000 	streq.w	r1, [r8]
 801f3d8:	5162      	str	r2, [r4, r5]
 801f3da:	604b      	str	r3, [r1, #4]
 801f3dc:	4638      	mov	r0, r7
 801f3de:	f104 060b 	add.w	r6, r4, #11
 801f3e2:	f000 f829 	bl	801f438 <__malloc_unlock>
 801f3e6:	f026 0607 	bic.w	r6, r6, #7
 801f3ea:	1d23      	adds	r3, r4, #4
 801f3ec:	1af2      	subs	r2, r6, r3
 801f3ee:	d0ae      	beq.n	801f34e <_malloc_r+0x22>
 801f3f0:	1b9b      	subs	r3, r3, r6
 801f3f2:	50a3      	str	r3, [r4, r2]
 801f3f4:	e7ab      	b.n	801f34e <_malloc_r+0x22>
 801f3f6:	42a3      	cmp	r3, r4
 801f3f8:	6862      	ldr	r2, [r4, #4]
 801f3fa:	d1dd      	bne.n	801f3b8 <_malloc_r+0x8c>
 801f3fc:	f8c8 2000 	str.w	r2, [r8]
 801f400:	e7ec      	b.n	801f3dc <_malloc_r+0xb0>
 801f402:	4623      	mov	r3, r4
 801f404:	6864      	ldr	r4, [r4, #4]
 801f406:	e7ac      	b.n	801f362 <_malloc_r+0x36>
 801f408:	4634      	mov	r4, r6
 801f40a:	6876      	ldr	r6, [r6, #4]
 801f40c:	e7b4      	b.n	801f378 <_malloc_r+0x4c>
 801f40e:	4613      	mov	r3, r2
 801f410:	e7cc      	b.n	801f3ac <_malloc_r+0x80>
 801f412:	230c      	movs	r3, #12
 801f414:	603b      	str	r3, [r7, #0]
 801f416:	4638      	mov	r0, r7
 801f418:	f000 f80e 	bl	801f438 <__malloc_unlock>
 801f41c:	e797      	b.n	801f34e <_malloc_r+0x22>
 801f41e:	6025      	str	r5, [r4, #0]
 801f420:	e7dc      	b.n	801f3dc <_malloc_r+0xb0>
 801f422:	605b      	str	r3, [r3, #4]
 801f424:	deff      	udf	#255	; 0xff
 801f426:	bf00      	nop
 801f428:	20016fc4 	.word	0x20016fc4

0801f42c <__malloc_lock>:
 801f42c:	4801      	ldr	r0, [pc, #4]	; (801f434 <__malloc_lock+0x8>)
 801f42e:	f001 bbf4 	b.w	8020c1a <__retarget_lock_acquire_recursive>
 801f432:	bf00      	nop
 801f434:	2001710d 	.word	0x2001710d

0801f438 <__malloc_unlock>:
 801f438:	4801      	ldr	r0, [pc, #4]	; (801f440 <__malloc_unlock+0x8>)
 801f43a:	f001 bbef 	b.w	8020c1c <__retarget_lock_release_recursive>
 801f43e:	bf00      	nop
 801f440:	2001710d 	.word	0x2001710d

0801f444 <srand>:
 801f444:	b538      	push	{r3, r4, r5, lr}
 801f446:	4b10      	ldr	r3, [pc, #64]	; (801f488 <srand+0x44>)
 801f448:	681d      	ldr	r5, [r3, #0]
 801f44a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 801f44c:	4604      	mov	r4, r0
 801f44e:	b9b3      	cbnz	r3, 801f47e <srand+0x3a>
 801f450:	2018      	movs	r0, #24
 801f452:	f7ff ff3b 	bl	801f2cc <malloc>
 801f456:	4602      	mov	r2, r0
 801f458:	6328      	str	r0, [r5, #48]	; 0x30
 801f45a:	b920      	cbnz	r0, 801f466 <srand+0x22>
 801f45c:	4b0b      	ldr	r3, [pc, #44]	; (801f48c <srand+0x48>)
 801f45e:	480c      	ldr	r0, [pc, #48]	; (801f490 <srand+0x4c>)
 801f460:	2146      	movs	r1, #70	; 0x46
 801f462:	f001 fbf9 	bl	8020c58 <__assert_func>
 801f466:	490b      	ldr	r1, [pc, #44]	; (801f494 <srand+0x50>)
 801f468:	4b0b      	ldr	r3, [pc, #44]	; (801f498 <srand+0x54>)
 801f46a:	e9c0 1300 	strd	r1, r3, [r0]
 801f46e:	4b0b      	ldr	r3, [pc, #44]	; (801f49c <srand+0x58>)
 801f470:	6083      	str	r3, [r0, #8]
 801f472:	230b      	movs	r3, #11
 801f474:	8183      	strh	r3, [r0, #12]
 801f476:	2100      	movs	r1, #0
 801f478:	2001      	movs	r0, #1
 801f47a:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801f47e:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 801f480:	2200      	movs	r2, #0
 801f482:	611c      	str	r4, [r3, #16]
 801f484:	615a      	str	r2, [r3, #20]
 801f486:	bd38      	pop	{r3, r4, r5, pc}
 801f488:	200009a0 	.word	0x200009a0
 801f48c:	0802585c 	.word	0x0802585c
 801f490:	08025873 	.word	0x08025873
 801f494:	abcd330e 	.word	0xabcd330e
 801f498:	e66d1234 	.word	0xe66d1234
 801f49c:	0005deec 	.word	0x0005deec

0801f4a0 <rand>:
 801f4a0:	4b16      	ldr	r3, [pc, #88]	; (801f4fc <rand+0x5c>)
 801f4a2:	b510      	push	{r4, lr}
 801f4a4:	681c      	ldr	r4, [r3, #0]
 801f4a6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 801f4a8:	b9b3      	cbnz	r3, 801f4d8 <rand+0x38>
 801f4aa:	2018      	movs	r0, #24
 801f4ac:	f7ff ff0e 	bl	801f2cc <malloc>
 801f4b0:	4602      	mov	r2, r0
 801f4b2:	6320      	str	r0, [r4, #48]	; 0x30
 801f4b4:	b920      	cbnz	r0, 801f4c0 <rand+0x20>
 801f4b6:	4b12      	ldr	r3, [pc, #72]	; (801f500 <rand+0x60>)
 801f4b8:	4812      	ldr	r0, [pc, #72]	; (801f504 <rand+0x64>)
 801f4ba:	2152      	movs	r1, #82	; 0x52
 801f4bc:	f001 fbcc 	bl	8020c58 <__assert_func>
 801f4c0:	4911      	ldr	r1, [pc, #68]	; (801f508 <rand+0x68>)
 801f4c2:	4b12      	ldr	r3, [pc, #72]	; (801f50c <rand+0x6c>)
 801f4c4:	e9c0 1300 	strd	r1, r3, [r0]
 801f4c8:	4b11      	ldr	r3, [pc, #68]	; (801f510 <rand+0x70>)
 801f4ca:	6083      	str	r3, [r0, #8]
 801f4cc:	230b      	movs	r3, #11
 801f4ce:	8183      	strh	r3, [r0, #12]
 801f4d0:	2100      	movs	r1, #0
 801f4d2:	2001      	movs	r0, #1
 801f4d4:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801f4d8:	6b21      	ldr	r1, [r4, #48]	; 0x30
 801f4da:	480e      	ldr	r0, [pc, #56]	; (801f514 <rand+0x74>)
 801f4dc:	690b      	ldr	r3, [r1, #16]
 801f4de:	694c      	ldr	r4, [r1, #20]
 801f4e0:	4a0d      	ldr	r2, [pc, #52]	; (801f518 <rand+0x78>)
 801f4e2:	4358      	muls	r0, r3
 801f4e4:	fb02 0004 	mla	r0, r2, r4, r0
 801f4e8:	fba3 3202 	umull	r3, r2, r3, r2
 801f4ec:	3301      	adds	r3, #1
 801f4ee:	eb40 0002 	adc.w	r0, r0, r2
 801f4f2:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801f4f6:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 801f4fa:	bd10      	pop	{r4, pc}
 801f4fc:	200009a0 	.word	0x200009a0
 801f500:	0802585c 	.word	0x0802585c
 801f504:	08025873 	.word	0x08025873
 801f508:	abcd330e 	.word	0xabcd330e
 801f50c:	e66d1234 	.word	0xe66d1234
 801f510:	0005deec 	.word	0x0005deec
 801f514:	5851f42d 	.word	0x5851f42d
 801f518:	4c957f2d 	.word	0x4c957f2d

0801f51c <realloc>:
 801f51c:	4b02      	ldr	r3, [pc, #8]	; (801f528 <realloc+0xc>)
 801f51e:	460a      	mov	r2, r1
 801f520:	4601      	mov	r1, r0
 801f522:	6818      	ldr	r0, [r3, #0]
 801f524:	f000 b802 	b.w	801f52c <_realloc_r>
 801f528:	200009a0 	.word	0x200009a0

0801f52c <_realloc_r>:
 801f52c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801f530:	4680      	mov	r8, r0
 801f532:	4614      	mov	r4, r2
 801f534:	460e      	mov	r6, r1
 801f536:	b921      	cbnz	r1, 801f542 <_realloc_r+0x16>
 801f538:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801f53c:	4611      	mov	r1, r2
 801f53e:	f7ff bef5 	b.w	801f32c <_malloc_r>
 801f542:	b92a      	cbnz	r2, 801f550 <_realloc_r+0x24>
 801f544:	f002 f9a8 	bl	8021898 <_free_r>
 801f548:	4625      	mov	r5, r4
 801f54a:	4628      	mov	r0, r5
 801f54c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801f550:	f002 fe98 	bl	8022284 <_malloc_usable_size_r>
 801f554:	4284      	cmp	r4, r0
 801f556:	4607      	mov	r7, r0
 801f558:	d802      	bhi.n	801f560 <_realloc_r+0x34>
 801f55a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801f55e:	d812      	bhi.n	801f586 <_realloc_r+0x5a>
 801f560:	4621      	mov	r1, r4
 801f562:	4640      	mov	r0, r8
 801f564:	f7ff fee2 	bl	801f32c <_malloc_r>
 801f568:	4605      	mov	r5, r0
 801f56a:	2800      	cmp	r0, #0
 801f56c:	d0ed      	beq.n	801f54a <_realloc_r+0x1e>
 801f56e:	42bc      	cmp	r4, r7
 801f570:	4622      	mov	r2, r4
 801f572:	4631      	mov	r1, r6
 801f574:	bf28      	it	cs
 801f576:	463a      	movcs	r2, r7
 801f578:	f001 fb59 	bl	8020c2e <memcpy>
 801f57c:	4631      	mov	r1, r6
 801f57e:	4640      	mov	r0, r8
 801f580:	f002 f98a 	bl	8021898 <_free_r>
 801f584:	e7e1      	b.n	801f54a <_realloc_r+0x1e>
 801f586:	4635      	mov	r5, r6
 801f588:	e7df      	b.n	801f54a <_realloc_r+0x1e>
	...

0801f58c <_strtoul_l.constprop.0>:
 801f58c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801f590:	4f36      	ldr	r7, [pc, #216]	; (801f66c <_strtoul_l.constprop.0+0xe0>)
 801f592:	4686      	mov	lr, r0
 801f594:	460d      	mov	r5, r1
 801f596:	4628      	mov	r0, r5
 801f598:	f815 4b01 	ldrb.w	r4, [r5], #1
 801f59c:	5d3e      	ldrb	r6, [r7, r4]
 801f59e:	f016 0608 	ands.w	r6, r6, #8
 801f5a2:	d1f8      	bne.n	801f596 <_strtoul_l.constprop.0+0xa>
 801f5a4:	2c2d      	cmp	r4, #45	; 0x2d
 801f5a6:	d130      	bne.n	801f60a <_strtoul_l.constprop.0+0x7e>
 801f5a8:	782c      	ldrb	r4, [r5, #0]
 801f5aa:	2601      	movs	r6, #1
 801f5ac:	1c85      	adds	r5, r0, #2
 801f5ae:	2b00      	cmp	r3, #0
 801f5b0:	d057      	beq.n	801f662 <_strtoul_l.constprop.0+0xd6>
 801f5b2:	2b10      	cmp	r3, #16
 801f5b4:	d109      	bne.n	801f5ca <_strtoul_l.constprop.0+0x3e>
 801f5b6:	2c30      	cmp	r4, #48	; 0x30
 801f5b8:	d107      	bne.n	801f5ca <_strtoul_l.constprop.0+0x3e>
 801f5ba:	7828      	ldrb	r0, [r5, #0]
 801f5bc:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 801f5c0:	2858      	cmp	r0, #88	; 0x58
 801f5c2:	d149      	bne.n	801f658 <_strtoul_l.constprop.0+0xcc>
 801f5c4:	786c      	ldrb	r4, [r5, #1]
 801f5c6:	2310      	movs	r3, #16
 801f5c8:	3502      	adds	r5, #2
 801f5ca:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 801f5ce:	2700      	movs	r7, #0
 801f5d0:	fbb8 f8f3 	udiv	r8, r8, r3
 801f5d4:	fb03 f908 	mul.w	r9, r3, r8
 801f5d8:	ea6f 0909 	mvn.w	r9, r9
 801f5dc:	4638      	mov	r0, r7
 801f5de:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 801f5e2:	f1bc 0f09 	cmp.w	ip, #9
 801f5e6:	d815      	bhi.n	801f614 <_strtoul_l.constprop.0+0x88>
 801f5e8:	4664      	mov	r4, ip
 801f5ea:	42a3      	cmp	r3, r4
 801f5ec:	dd23      	ble.n	801f636 <_strtoul_l.constprop.0+0xaa>
 801f5ee:	f1b7 3fff 	cmp.w	r7, #4294967295	; 0xffffffff
 801f5f2:	d007      	beq.n	801f604 <_strtoul_l.constprop.0+0x78>
 801f5f4:	4580      	cmp	r8, r0
 801f5f6:	d31b      	bcc.n	801f630 <_strtoul_l.constprop.0+0xa4>
 801f5f8:	d101      	bne.n	801f5fe <_strtoul_l.constprop.0+0x72>
 801f5fa:	45a1      	cmp	r9, r4
 801f5fc:	db18      	blt.n	801f630 <_strtoul_l.constprop.0+0xa4>
 801f5fe:	fb00 4003 	mla	r0, r0, r3, r4
 801f602:	2701      	movs	r7, #1
 801f604:	f815 4b01 	ldrb.w	r4, [r5], #1
 801f608:	e7e9      	b.n	801f5de <_strtoul_l.constprop.0+0x52>
 801f60a:	2c2b      	cmp	r4, #43	; 0x2b
 801f60c:	bf04      	itt	eq
 801f60e:	782c      	ldrbeq	r4, [r5, #0]
 801f610:	1c85      	addeq	r5, r0, #2
 801f612:	e7cc      	b.n	801f5ae <_strtoul_l.constprop.0+0x22>
 801f614:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 801f618:	f1bc 0f19 	cmp.w	ip, #25
 801f61c:	d801      	bhi.n	801f622 <_strtoul_l.constprop.0+0x96>
 801f61e:	3c37      	subs	r4, #55	; 0x37
 801f620:	e7e3      	b.n	801f5ea <_strtoul_l.constprop.0+0x5e>
 801f622:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 801f626:	f1bc 0f19 	cmp.w	ip, #25
 801f62a:	d804      	bhi.n	801f636 <_strtoul_l.constprop.0+0xaa>
 801f62c:	3c57      	subs	r4, #87	; 0x57
 801f62e:	e7dc      	b.n	801f5ea <_strtoul_l.constprop.0+0x5e>
 801f630:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 801f634:	e7e6      	b.n	801f604 <_strtoul_l.constprop.0+0x78>
 801f636:	1c7b      	adds	r3, r7, #1
 801f638:	d106      	bne.n	801f648 <_strtoul_l.constprop.0+0xbc>
 801f63a:	2322      	movs	r3, #34	; 0x22
 801f63c:	f8ce 3000 	str.w	r3, [lr]
 801f640:	4638      	mov	r0, r7
 801f642:	b932      	cbnz	r2, 801f652 <_strtoul_l.constprop.0+0xc6>
 801f644:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801f648:	b106      	cbz	r6, 801f64c <_strtoul_l.constprop.0+0xc0>
 801f64a:	4240      	negs	r0, r0
 801f64c:	2a00      	cmp	r2, #0
 801f64e:	d0f9      	beq.n	801f644 <_strtoul_l.constprop.0+0xb8>
 801f650:	b107      	cbz	r7, 801f654 <_strtoul_l.constprop.0+0xc8>
 801f652:	1e69      	subs	r1, r5, #1
 801f654:	6011      	str	r1, [r2, #0]
 801f656:	e7f5      	b.n	801f644 <_strtoul_l.constprop.0+0xb8>
 801f658:	2430      	movs	r4, #48	; 0x30
 801f65a:	2b00      	cmp	r3, #0
 801f65c:	d1b5      	bne.n	801f5ca <_strtoul_l.constprop.0+0x3e>
 801f65e:	2308      	movs	r3, #8
 801f660:	e7b3      	b.n	801f5ca <_strtoul_l.constprop.0+0x3e>
 801f662:	2c30      	cmp	r4, #48	; 0x30
 801f664:	d0a9      	beq.n	801f5ba <_strtoul_l.constprop.0+0x2e>
 801f666:	230a      	movs	r3, #10
 801f668:	e7af      	b.n	801f5ca <_strtoul_l.constprop.0+0x3e>
 801f66a:	bf00      	nop
 801f66c:	080258cc 	.word	0x080258cc

0801f670 <strtoul>:
 801f670:	4613      	mov	r3, r2
 801f672:	460a      	mov	r2, r1
 801f674:	4601      	mov	r1, r0
 801f676:	4802      	ldr	r0, [pc, #8]	; (801f680 <strtoul+0x10>)
 801f678:	6800      	ldr	r0, [r0, #0]
 801f67a:	f7ff bf87 	b.w	801f58c <_strtoul_l.constprop.0>
 801f67e:	bf00      	nop
 801f680:	200009a0 	.word	0x200009a0

0801f684 <__cvt>:
 801f684:	b5f0      	push	{r4, r5, r6, r7, lr}
 801f686:	ed2d 8b02 	vpush	{d8}
 801f68a:	eeb0 8b40 	vmov.f64	d8, d0
 801f68e:	b085      	sub	sp, #20
 801f690:	4617      	mov	r7, r2
 801f692:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 801f694:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801f696:	ee18 2a90 	vmov	r2, s17
 801f69a:	f025 0520 	bic.w	r5, r5, #32
 801f69e:	2a00      	cmp	r2, #0
 801f6a0:	bfb6      	itet	lt
 801f6a2:	222d      	movlt	r2, #45	; 0x2d
 801f6a4:	2200      	movge	r2, #0
 801f6a6:	eeb1 8b40 	vneglt.f64	d8, d0
 801f6aa:	2d46      	cmp	r5, #70	; 0x46
 801f6ac:	460c      	mov	r4, r1
 801f6ae:	701a      	strb	r2, [r3, #0]
 801f6b0:	d004      	beq.n	801f6bc <__cvt+0x38>
 801f6b2:	2d45      	cmp	r5, #69	; 0x45
 801f6b4:	d100      	bne.n	801f6b8 <__cvt+0x34>
 801f6b6:	3401      	adds	r4, #1
 801f6b8:	2102      	movs	r1, #2
 801f6ba:	e000      	b.n	801f6be <__cvt+0x3a>
 801f6bc:	2103      	movs	r1, #3
 801f6be:	ab03      	add	r3, sp, #12
 801f6c0:	9301      	str	r3, [sp, #4]
 801f6c2:	ab02      	add	r3, sp, #8
 801f6c4:	9300      	str	r3, [sp, #0]
 801f6c6:	4622      	mov	r2, r4
 801f6c8:	4633      	mov	r3, r6
 801f6ca:	eeb0 0b48 	vmov.f64	d0, d8
 801f6ce:	f001 fb6b 	bl	8020da8 <_dtoa_r>
 801f6d2:	2d47      	cmp	r5, #71	; 0x47
 801f6d4:	d101      	bne.n	801f6da <__cvt+0x56>
 801f6d6:	07fb      	lsls	r3, r7, #31
 801f6d8:	d51a      	bpl.n	801f710 <__cvt+0x8c>
 801f6da:	2d46      	cmp	r5, #70	; 0x46
 801f6dc:	eb00 0204 	add.w	r2, r0, r4
 801f6e0:	d10c      	bne.n	801f6fc <__cvt+0x78>
 801f6e2:	7803      	ldrb	r3, [r0, #0]
 801f6e4:	2b30      	cmp	r3, #48	; 0x30
 801f6e6:	d107      	bne.n	801f6f8 <__cvt+0x74>
 801f6e8:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801f6ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f6f0:	bf1c      	itt	ne
 801f6f2:	f1c4 0401 	rsbne	r4, r4, #1
 801f6f6:	6034      	strne	r4, [r6, #0]
 801f6f8:	6833      	ldr	r3, [r6, #0]
 801f6fa:	441a      	add	r2, r3
 801f6fc:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801f700:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f704:	bf08      	it	eq
 801f706:	9203      	streq	r2, [sp, #12]
 801f708:	2130      	movs	r1, #48	; 0x30
 801f70a:	9b03      	ldr	r3, [sp, #12]
 801f70c:	4293      	cmp	r3, r2
 801f70e:	d307      	bcc.n	801f720 <__cvt+0x9c>
 801f710:	9b03      	ldr	r3, [sp, #12]
 801f712:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801f714:	1a1b      	subs	r3, r3, r0
 801f716:	6013      	str	r3, [r2, #0]
 801f718:	b005      	add	sp, #20
 801f71a:	ecbd 8b02 	vpop	{d8}
 801f71e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801f720:	1c5c      	adds	r4, r3, #1
 801f722:	9403      	str	r4, [sp, #12]
 801f724:	7019      	strb	r1, [r3, #0]
 801f726:	e7f0      	b.n	801f70a <__cvt+0x86>

0801f728 <__exponent>:
 801f728:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801f72a:	4603      	mov	r3, r0
 801f72c:	2900      	cmp	r1, #0
 801f72e:	bfb8      	it	lt
 801f730:	4249      	neglt	r1, r1
 801f732:	f803 2b02 	strb.w	r2, [r3], #2
 801f736:	bfb4      	ite	lt
 801f738:	222d      	movlt	r2, #45	; 0x2d
 801f73a:	222b      	movge	r2, #43	; 0x2b
 801f73c:	2909      	cmp	r1, #9
 801f73e:	7042      	strb	r2, [r0, #1]
 801f740:	dd2a      	ble.n	801f798 <__exponent+0x70>
 801f742:	f10d 0207 	add.w	r2, sp, #7
 801f746:	4617      	mov	r7, r2
 801f748:	260a      	movs	r6, #10
 801f74a:	4694      	mov	ip, r2
 801f74c:	fb91 f5f6 	sdiv	r5, r1, r6
 801f750:	fb06 1415 	mls	r4, r6, r5, r1
 801f754:	3430      	adds	r4, #48	; 0x30
 801f756:	f80c 4c01 	strb.w	r4, [ip, #-1]
 801f75a:	460c      	mov	r4, r1
 801f75c:	2c63      	cmp	r4, #99	; 0x63
 801f75e:	f102 32ff 	add.w	r2, r2, #4294967295	; 0xffffffff
 801f762:	4629      	mov	r1, r5
 801f764:	dcf1      	bgt.n	801f74a <__exponent+0x22>
 801f766:	3130      	adds	r1, #48	; 0x30
 801f768:	f1ac 0402 	sub.w	r4, ip, #2
 801f76c:	f802 1c01 	strb.w	r1, [r2, #-1]
 801f770:	1c41      	adds	r1, r0, #1
 801f772:	4622      	mov	r2, r4
 801f774:	42ba      	cmp	r2, r7
 801f776:	d30a      	bcc.n	801f78e <__exponent+0x66>
 801f778:	f10d 0209 	add.w	r2, sp, #9
 801f77c:	eba2 020c 	sub.w	r2, r2, ip
 801f780:	42bc      	cmp	r4, r7
 801f782:	bf88      	it	hi
 801f784:	2200      	movhi	r2, #0
 801f786:	4413      	add	r3, r2
 801f788:	1a18      	subs	r0, r3, r0
 801f78a:	b003      	add	sp, #12
 801f78c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801f78e:	f812 5b01 	ldrb.w	r5, [r2], #1
 801f792:	f801 5f01 	strb.w	r5, [r1, #1]!
 801f796:	e7ed      	b.n	801f774 <__exponent+0x4c>
 801f798:	2330      	movs	r3, #48	; 0x30
 801f79a:	3130      	adds	r1, #48	; 0x30
 801f79c:	7083      	strb	r3, [r0, #2]
 801f79e:	70c1      	strb	r1, [r0, #3]
 801f7a0:	1d03      	adds	r3, r0, #4
 801f7a2:	e7f1      	b.n	801f788 <__exponent+0x60>
 801f7a4:	0000      	movs	r0, r0
	...

0801f7a8 <_printf_float>:
 801f7a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f7ac:	b08b      	sub	sp, #44	; 0x2c
 801f7ae:	460c      	mov	r4, r1
 801f7b0:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 801f7b4:	4616      	mov	r6, r2
 801f7b6:	461f      	mov	r7, r3
 801f7b8:	4605      	mov	r5, r0
 801f7ba:	f001 f9a9 	bl	8020b10 <_localeconv_r>
 801f7be:	f8d0 b000 	ldr.w	fp, [r0]
 801f7c2:	4658      	mov	r0, fp
 801f7c4:	f7e0 fd9c 	bl	8000300 <strlen>
 801f7c8:	2300      	movs	r3, #0
 801f7ca:	9308      	str	r3, [sp, #32]
 801f7cc:	f8d8 3000 	ldr.w	r3, [r8]
 801f7d0:	f894 9018 	ldrb.w	r9, [r4, #24]
 801f7d4:	6822      	ldr	r2, [r4, #0]
 801f7d6:	3307      	adds	r3, #7
 801f7d8:	f023 0307 	bic.w	r3, r3, #7
 801f7dc:	f103 0108 	add.w	r1, r3, #8
 801f7e0:	f8c8 1000 	str.w	r1, [r8]
 801f7e4:	ed93 0b00 	vldr	d0, [r3]
 801f7e8:	ed9f 6b97 	vldr	d6, [pc, #604]	; 801fa48 <_printf_float+0x2a0>
 801f7ec:	eeb0 7bc0 	vabs.f64	d7, d0
 801f7f0:	eeb4 7b46 	vcmp.f64	d7, d6
 801f7f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f7f8:	ed84 0b12 	vstr	d0, [r4, #72]	; 0x48
 801f7fc:	4682      	mov	sl, r0
 801f7fe:	dd24      	ble.n	801f84a <_printf_float+0xa2>
 801f800:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801f804:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f808:	d502      	bpl.n	801f810 <_printf_float+0x68>
 801f80a:	232d      	movs	r3, #45	; 0x2d
 801f80c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801f810:	498f      	ldr	r1, [pc, #572]	; (801fa50 <_printf_float+0x2a8>)
 801f812:	4b90      	ldr	r3, [pc, #576]	; (801fa54 <_printf_float+0x2ac>)
 801f814:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 801f818:	bf94      	ite	ls
 801f81a:	4688      	movls	r8, r1
 801f81c:	4698      	movhi	r8, r3
 801f81e:	2303      	movs	r3, #3
 801f820:	6123      	str	r3, [r4, #16]
 801f822:	f022 0204 	bic.w	r2, r2, #4
 801f826:	2300      	movs	r3, #0
 801f828:	6022      	str	r2, [r4, #0]
 801f82a:	9304      	str	r3, [sp, #16]
 801f82c:	9700      	str	r7, [sp, #0]
 801f82e:	4633      	mov	r3, r6
 801f830:	aa09      	add	r2, sp, #36	; 0x24
 801f832:	4621      	mov	r1, r4
 801f834:	4628      	mov	r0, r5
 801f836:	f000 f9d1 	bl	801fbdc <_printf_common>
 801f83a:	3001      	adds	r0, #1
 801f83c:	f040 808a 	bne.w	801f954 <_printf_float+0x1ac>
 801f840:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801f844:	b00b      	add	sp, #44	; 0x2c
 801f846:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f84a:	eeb4 0b40 	vcmp.f64	d0, d0
 801f84e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f852:	d709      	bvc.n	801f868 <_printf_float+0xc0>
 801f854:	ee10 3a90 	vmov	r3, s1
 801f858:	2b00      	cmp	r3, #0
 801f85a:	bfbc      	itt	lt
 801f85c:	232d      	movlt	r3, #45	; 0x2d
 801f85e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 801f862:	497d      	ldr	r1, [pc, #500]	; (801fa58 <_printf_float+0x2b0>)
 801f864:	4b7d      	ldr	r3, [pc, #500]	; (801fa5c <_printf_float+0x2b4>)
 801f866:	e7d5      	b.n	801f814 <_printf_float+0x6c>
 801f868:	6863      	ldr	r3, [r4, #4]
 801f86a:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 801f86e:	9104      	str	r1, [sp, #16]
 801f870:	1c59      	adds	r1, r3, #1
 801f872:	d13c      	bne.n	801f8ee <_printf_float+0x146>
 801f874:	2306      	movs	r3, #6
 801f876:	6063      	str	r3, [r4, #4]
 801f878:	2300      	movs	r3, #0
 801f87a:	9303      	str	r3, [sp, #12]
 801f87c:	ab08      	add	r3, sp, #32
 801f87e:	e9cd 9301 	strd	r9, r3, [sp, #4]
 801f882:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 801f886:	ab07      	add	r3, sp, #28
 801f888:	6861      	ldr	r1, [r4, #4]
 801f88a:	9300      	str	r3, [sp, #0]
 801f88c:	6022      	str	r2, [r4, #0]
 801f88e:	f10d 031b 	add.w	r3, sp, #27
 801f892:	4628      	mov	r0, r5
 801f894:	f7ff fef6 	bl	801f684 <__cvt>
 801f898:	9b04      	ldr	r3, [sp, #16]
 801f89a:	9907      	ldr	r1, [sp, #28]
 801f89c:	2b47      	cmp	r3, #71	; 0x47
 801f89e:	4680      	mov	r8, r0
 801f8a0:	d108      	bne.n	801f8b4 <_printf_float+0x10c>
 801f8a2:	1cc8      	adds	r0, r1, #3
 801f8a4:	db02      	blt.n	801f8ac <_printf_float+0x104>
 801f8a6:	6863      	ldr	r3, [r4, #4]
 801f8a8:	4299      	cmp	r1, r3
 801f8aa:	dd41      	ble.n	801f930 <_printf_float+0x188>
 801f8ac:	f1a9 0902 	sub.w	r9, r9, #2
 801f8b0:	fa5f f989 	uxtb.w	r9, r9
 801f8b4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 801f8b8:	d820      	bhi.n	801f8fc <_printf_float+0x154>
 801f8ba:	3901      	subs	r1, #1
 801f8bc:	464a      	mov	r2, r9
 801f8be:	f104 0050 	add.w	r0, r4, #80	; 0x50
 801f8c2:	9107      	str	r1, [sp, #28]
 801f8c4:	f7ff ff30 	bl	801f728 <__exponent>
 801f8c8:	9a08      	ldr	r2, [sp, #32]
 801f8ca:	9004      	str	r0, [sp, #16]
 801f8cc:	1813      	adds	r3, r2, r0
 801f8ce:	2a01      	cmp	r2, #1
 801f8d0:	6123      	str	r3, [r4, #16]
 801f8d2:	dc02      	bgt.n	801f8da <_printf_float+0x132>
 801f8d4:	6822      	ldr	r2, [r4, #0]
 801f8d6:	07d2      	lsls	r2, r2, #31
 801f8d8:	d501      	bpl.n	801f8de <_printf_float+0x136>
 801f8da:	3301      	adds	r3, #1
 801f8dc:	6123      	str	r3, [r4, #16]
 801f8de:	f89d 301b 	ldrb.w	r3, [sp, #27]
 801f8e2:	2b00      	cmp	r3, #0
 801f8e4:	d0a2      	beq.n	801f82c <_printf_float+0x84>
 801f8e6:	232d      	movs	r3, #45	; 0x2d
 801f8e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801f8ec:	e79e      	b.n	801f82c <_printf_float+0x84>
 801f8ee:	9904      	ldr	r1, [sp, #16]
 801f8f0:	2947      	cmp	r1, #71	; 0x47
 801f8f2:	d1c1      	bne.n	801f878 <_printf_float+0xd0>
 801f8f4:	2b00      	cmp	r3, #0
 801f8f6:	d1bf      	bne.n	801f878 <_printf_float+0xd0>
 801f8f8:	2301      	movs	r3, #1
 801f8fa:	e7bc      	b.n	801f876 <_printf_float+0xce>
 801f8fc:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 801f900:	d118      	bne.n	801f934 <_printf_float+0x18c>
 801f902:	2900      	cmp	r1, #0
 801f904:	6863      	ldr	r3, [r4, #4]
 801f906:	dd0b      	ble.n	801f920 <_printf_float+0x178>
 801f908:	6121      	str	r1, [r4, #16]
 801f90a:	b913      	cbnz	r3, 801f912 <_printf_float+0x16a>
 801f90c:	6822      	ldr	r2, [r4, #0]
 801f90e:	07d0      	lsls	r0, r2, #31
 801f910:	d502      	bpl.n	801f918 <_printf_float+0x170>
 801f912:	3301      	adds	r3, #1
 801f914:	440b      	add	r3, r1
 801f916:	6123      	str	r3, [r4, #16]
 801f918:	2300      	movs	r3, #0
 801f91a:	65a1      	str	r1, [r4, #88]	; 0x58
 801f91c:	9304      	str	r3, [sp, #16]
 801f91e:	e7de      	b.n	801f8de <_printf_float+0x136>
 801f920:	b913      	cbnz	r3, 801f928 <_printf_float+0x180>
 801f922:	6822      	ldr	r2, [r4, #0]
 801f924:	07d2      	lsls	r2, r2, #31
 801f926:	d501      	bpl.n	801f92c <_printf_float+0x184>
 801f928:	3302      	adds	r3, #2
 801f92a:	e7f4      	b.n	801f916 <_printf_float+0x16e>
 801f92c:	2301      	movs	r3, #1
 801f92e:	e7f2      	b.n	801f916 <_printf_float+0x16e>
 801f930:	f04f 0967 	mov.w	r9, #103	; 0x67
 801f934:	9b08      	ldr	r3, [sp, #32]
 801f936:	4299      	cmp	r1, r3
 801f938:	db05      	blt.n	801f946 <_printf_float+0x19e>
 801f93a:	6823      	ldr	r3, [r4, #0]
 801f93c:	6121      	str	r1, [r4, #16]
 801f93e:	07d8      	lsls	r0, r3, #31
 801f940:	d5ea      	bpl.n	801f918 <_printf_float+0x170>
 801f942:	1c4b      	adds	r3, r1, #1
 801f944:	e7e7      	b.n	801f916 <_printf_float+0x16e>
 801f946:	2900      	cmp	r1, #0
 801f948:	bfd4      	ite	le
 801f94a:	f1c1 0202 	rsble	r2, r1, #2
 801f94e:	2201      	movgt	r2, #1
 801f950:	4413      	add	r3, r2
 801f952:	e7e0      	b.n	801f916 <_printf_float+0x16e>
 801f954:	6823      	ldr	r3, [r4, #0]
 801f956:	055a      	lsls	r2, r3, #21
 801f958:	d407      	bmi.n	801f96a <_printf_float+0x1c2>
 801f95a:	6923      	ldr	r3, [r4, #16]
 801f95c:	4642      	mov	r2, r8
 801f95e:	4631      	mov	r1, r6
 801f960:	4628      	mov	r0, r5
 801f962:	47b8      	blx	r7
 801f964:	3001      	adds	r0, #1
 801f966:	d12a      	bne.n	801f9be <_printf_float+0x216>
 801f968:	e76a      	b.n	801f840 <_printf_float+0x98>
 801f96a:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 801f96e:	f240 80e0 	bls.w	801fb32 <_printf_float+0x38a>
 801f972:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 801f976:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801f97a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f97e:	d133      	bne.n	801f9e8 <_printf_float+0x240>
 801f980:	4a37      	ldr	r2, [pc, #220]	; (801fa60 <_printf_float+0x2b8>)
 801f982:	2301      	movs	r3, #1
 801f984:	4631      	mov	r1, r6
 801f986:	4628      	mov	r0, r5
 801f988:	47b8      	blx	r7
 801f98a:	3001      	adds	r0, #1
 801f98c:	f43f af58 	beq.w	801f840 <_printf_float+0x98>
 801f990:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801f994:	429a      	cmp	r2, r3
 801f996:	db02      	blt.n	801f99e <_printf_float+0x1f6>
 801f998:	6823      	ldr	r3, [r4, #0]
 801f99a:	07d8      	lsls	r0, r3, #31
 801f99c:	d50f      	bpl.n	801f9be <_printf_float+0x216>
 801f99e:	4653      	mov	r3, sl
 801f9a0:	465a      	mov	r2, fp
 801f9a2:	4631      	mov	r1, r6
 801f9a4:	4628      	mov	r0, r5
 801f9a6:	47b8      	blx	r7
 801f9a8:	3001      	adds	r0, #1
 801f9aa:	f43f af49 	beq.w	801f840 <_printf_float+0x98>
 801f9ae:	f04f 0800 	mov.w	r8, #0
 801f9b2:	f104 091a 	add.w	r9, r4, #26
 801f9b6:	9b08      	ldr	r3, [sp, #32]
 801f9b8:	3b01      	subs	r3, #1
 801f9ba:	4543      	cmp	r3, r8
 801f9bc:	dc09      	bgt.n	801f9d2 <_printf_float+0x22a>
 801f9be:	6823      	ldr	r3, [r4, #0]
 801f9c0:	079b      	lsls	r3, r3, #30
 801f9c2:	f100 8106 	bmi.w	801fbd2 <_printf_float+0x42a>
 801f9c6:	68e0      	ldr	r0, [r4, #12]
 801f9c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801f9ca:	4298      	cmp	r0, r3
 801f9cc:	bfb8      	it	lt
 801f9ce:	4618      	movlt	r0, r3
 801f9d0:	e738      	b.n	801f844 <_printf_float+0x9c>
 801f9d2:	2301      	movs	r3, #1
 801f9d4:	464a      	mov	r2, r9
 801f9d6:	4631      	mov	r1, r6
 801f9d8:	4628      	mov	r0, r5
 801f9da:	47b8      	blx	r7
 801f9dc:	3001      	adds	r0, #1
 801f9de:	f43f af2f 	beq.w	801f840 <_printf_float+0x98>
 801f9e2:	f108 0801 	add.w	r8, r8, #1
 801f9e6:	e7e6      	b.n	801f9b6 <_printf_float+0x20e>
 801f9e8:	9b07      	ldr	r3, [sp, #28]
 801f9ea:	2b00      	cmp	r3, #0
 801f9ec:	dc3a      	bgt.n	801fa64 <_printf_float+0x2bc>
 801f9ee:	4a1c      	ldr	r2, [pc, #112]	; (801fa60 <_printf_float+0x2b8>)
 801f9f0:	2301      	movs	r3, #1
 801f9f2:	4631      	mov	r1, r6
 801f9f4:	4628      	mov	r0, r5
 801f9f6:	47b8      	blx	r7
 801f9f8:	3001      	adds	r0, #1
 801f9fa:	f43f af21 	beq.w	801f840 <_printf_float+0x98>
 801f9fe:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 801fa02:	4313      	orrs	r3, r2
 801fa04:	d102      	bne.n	801fa0c <_printf_float+0x264>
 801fa06:	6823      	ldr	r3, [r4, #0]
 801fa08:	07d9      	lsls	r1, r3, #31
 801fa0a:	d5d8      	bpl.n	801f9be <_printf_float+0x216>
 801fa0c:	4653      	mov	r3, sl
 801fa0e:	465a      	mov	r2, fp
 801fa10:	4631      	mov	r1, r6
 801fa12:	4628      	mov	r0, r5
 801fa14:	47b8      	blx	r7
 801fa16:	3001      	adds	r0, #1
 801fa18:	f43f af12 	beq.w	801f840 <_printf_float+0x98>
 801fa1c:	f04f 0900 	mov.w	r9, #0
 801fa20:	f104 0a1a 	add.w	sl, r4, #26
 801fa24:	9b07      	ldr	r3, [sp, #28]
 801fa26:	425b      	negs	r3, r3
 801fa28:	454b      	cmp	r3, r9
 801fa2a:	dc01      	bgt.n	801fa30 <_printf_float+0x288>
 801fa2c:	9b08      	ldr	r3, [sp, #32]
 801fa2e:	e795      	b.n	801f95c <_printf_float+0x1b4>
 801fa30:	2301      	movs	r3, #1
 801fa32:	4652      	mov	r2, sl
 801fa34:	4631      	mov	r1, r6
 801fa36:	4628      	mov	r0, r5
 801fa38:	47b8      	blx	r7
 801fa3a:	3001      	adds	r0, #1
 801fa3c:	f43f af00 	beq.w	801f840 <_printf_float+0x98>
 801fa40:	f109 0901 	add.w	r9, r9, #1
 801fa44:	e7ee      	b.n	801fa24 <_printf_float+0x27c>
 801fa46:	bf00      	nop
 801fa48:	ffffffff 	.word	0xffffffff
 801fa4c:	7fefffff 	.word	0x7fefffff
 801fa50:	080259cc 	.word	0x080259cc
 801fa54:	080259d0 	.word	0x080259d0
 801fa58:	080259d4 	.word	0x080259d4
 801fa5c:	080259d8 	.word	0x080259d8
 801fa60:	080259dc 	.word	0x080259dc
 801fa64:	9a08      	ldr	r2, [sp, #32]
 801fa66:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801fa68:	429a      	cmp	r2, r3
 801fa6a:	bfa8      	it	ge
 801fa6c:	461a      	movge	r2, r3
 801fa6e:	2a00      	cmp	r2, #0
 801fa70:	4691      	mov	r9, r2
 801fa72:	dc38      	bgt.n	801fae6 <_printf_float+0x33e>
 801fa74:	2300      	movs	r3, #0
 801fa76:	9305      	str	r3, [sp, #20]
 801fa78:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801fa7c:	f104 021a 	add.w	r2, r4, #26
 801fa80:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801fa82:	9905      	ldr	r1, [sp, #20]
 801fa84:	9304      	str	r3, [sp, #16]
 801fa86:	eba3 0309 	sub.w	r3, r3, r9
 801fa8a:	428b      	cmp	r3, r1
 801fa8c:	dc33      	bgt.n	801faf6 <_printf_float+0x34e>
 801fa8e:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801fa92:	429a      	cmp	r2, r3
 801fa94:	db3c      	blt.n	801fb10 <_printf_float+0x368>
 801fa96:	6823      	ldr	r3, [r4, #0]
 801fa98:	07da      	lsls	r2, r3, #31
 801fa9a:	d439      	bmi.n	801fb10 <_printf_float+0x368>
 801fa9c:	e9dd 3207 	ldrd	r3, r2, [sp, #28]
 801faa0:	eba2 0903 	sub.w	r9, r2, r3
 801faa4:	9b04      	ldr	r3, [sp, #16]
 801faa6:	1ad2      	subs	r2, r2, r3
 801faa8:	4591      	cmp	r9, r2
 801faaa:	bfa8      	it	ge
 801faac:	4691      	movge	r9, r2
 801faae:	f1b9 0f00 	cmp.w	r9, #0
 801fab2:	dc35      	bgt.n	801fb20 <_printf_float+0x378>
 801fab4:	f04f 0800 	mov.w	r8, #0
 801fab8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801fabc:	f104 0a1a 	add.w	sl, r4, #26
 801fac0:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 801fac4:	1a9b      	subs	r3, r3, r2
 801fac6:	eba3 0309 	sub.w	r3, r3, r9
 801faca:	4543      	cmp	r3, r8
 801facc:	f77f af77 	ble.w	801f9be <_printf_float+0x216>
 801fad0:	2301      	movs	r3, #1
 801fad2:	4652      	mov	r2, sl
 801fad4:	4631      	mov	r1, r6
 801fad6:	4628      	mov	r0, r5
 801fad8:	47b8      	blx	r7
 801fada:	3001      	adds	r0, #1
 801fadc:	f43f aeb0 	beq.w	801f840 <_printf_float+0x98>
 801fae0:	f108 0801 	add.w	r8, r8, #1
 801fae4:	e7ec      	b.n	801fac0 <_printf_float+0x318>
 801fae6:	4613      	mov	r3, r2
 801fae8:	4631      	mov	r1, r6
 801faea:	4642      	mov	r2, r8
 801faec:	4628      	mov	r0, r5
 801faee:	47b8      	blx	r7
 801faf0:	3001      	adds	r0, #1
 801faf2:	d1bf      	bne.n	801fa74 <_printf_float+0x2cc>
 801faf4:	e6a4      	b.n	801f840 <_printf_float+0x98>
 801faf6:	2301      	movs	r3, #1
 801faf8:	4631      	mov	r1, r6
 801fafa:	4628      	mov	r0, r5
 801fafc:	9204      	str	r2, [sp, #16]
 801fafe:	47b8      	blx	r7
 801fb00:	3001      	adds	r0, #1
 801fb02:	f43f ae9d 	beq.w	801f840 <_printf_float+0x98>
 801fb06:	9b05      	ldr	r3, [sp, #20]
 801fb08:	9a04      	ldr	r2, [sp, #16]
 801fb0a:	3301      	adds	r3, #1
 801fb0c:	9305      	str	r3, [sp, #20]
 801fb0e:	e7b7      	b.n	801fa80 <_printf_float+0x2d8>
 801fb10:	4653      	mov	r3, sl
 801fb12:	465a      	mov	r2, fp
 801fb14:	4631      	mov	r1, r6
 801fb16:	4628      	mov	r0, r5
 801fb18:	47b8      	blx	r7
 801fb1a:	3001      	adds	r0, #1
 801fb1c:	d1be      	bne.n	801fa9c <_printf_float+0x2f4>
 801fb1e:	e68f      	b.n	801f840 <_printf_float+0x98>
 801fb20:	9a04      	ldr	r2, [sp, #16]
 801fb22:	464b      	mov	r3, r9
 801fb24:	4442      	add	r2, r8
 801fb26:	4631      	mov	r1, r6
 801fb28:	4628      	mov	r0, r5
 801fb2a:	47b8      	blx	r7
 801fb2c:	3001      	adds	r0, #1
 801fb2e:	d1c1      	bne.n	801fab4 <_printf_float+0x30c>
 801fb30:	e686      	b.n	801f840 <_printf_float+0x98>
 801fb32:	9a08      	ldr	r2, [sp, #32]
 801fb34:	2a01      	cmp	r2, #1
 801fb36:	dc01      	bgt.n	801fb3c <_printf_float+0x394>
 801fb38:	07db      	lsls	r3, r3, #31
 801fb3a:	d537      	bpl.n	801fbac <_printf_float+0x404>
 801fb3c:	2301      	movs	r3, #1
 801fb3e:	4642      	mov	r2, r8
 801fb40:	4631      	mov	r1, r6
 801fb42:	4628      	mov	r0, r5
 801fb44:	47b8      	blx	r7
 801fb46:	3001      	adds	r0, #1
 801fb48:	f43f ae7a 	beq.w	801f840 <_printf_float+0x98>
 801fb4c:	4653      	mov	r3, sl
 801fb4e:	465a      	mov	r2, fp
 801fb50:	4631      	mov	r1, r6
 801fb52:	4628      	mov	r0, r5
 801fb54:	47b8      	blx	r7
 801fb56:	3001      	adds	r0, #1
 801fb58:	f43f ae72 	beq.w	801f840 <_printf_float+0x98>
 801fb5c:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 801fb60:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801fb64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801fb68:	9b08      	ldr	r3, [sp, #32]
 801fb6a:	d01a      	beq.n	801fba2 <_printf_float+0x3fa>
 801fb6c:	3b01      	subs	r3, #1
 801fb6e:	f108 0201 	add.w	r2, r8, #1
 801fb72:	4631      	mov	r1, r6
 801fb74:	4628      	mov	r0, r5
 801fb76:	47b8      	blx	r7
 801fb78:	3001      	adds	r0, #1
 801fb7a:	d10e      	bne.n	801fb9a <_printf_float+0x3f2>
 801fb7c:	e660      	b.n	801f840 <_printf_float+0x98>
 801fb7e:	2301      	movs	r3, #1
 801fb80:	464a      	mov	r2, r9
 801fb82:	4631      	mov	r1, r6
 801fb84:	4628      	mov	r0, r5
 801fb86:	47b8      	blx	r7
 801fb88:	3001      	adds	r0, #1
 801fb8a:	f43f ae59 	beq.w	801f840 <_printf_float+0x98>
 801fb8e:	f108 0801 	add.w	r8, r8, #1
 801fb92:	9b08      	ldr	r3, [sp, #32]
 801fb94:	3b01      	subs	r3, #1
 801fb96:	4543      	cmp	r3, r8
 801fb98:	dcf1      	bgt.n	801fb7e <_printf_float+0x3d6>
 801fb9a:	9b04      	ldr	r3, [sp, #16]
 801fb9c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 801fba0:	e6dd      	b.n	801f95e <_printf_float+0x1b6>
 801fba2:	f04f 0800 	mov.w	r8, #0
 801fba6:	f104 091a 	add.w	r9, r4, #26
 801fbaa:	e7f2      	b.n	801fb92 <_printf_float+0x3ea>
 801fbac:	2301      	movs	r3, #1
 801fbae:	4642      	mov	r2, r8
 801fbb0:	e7df      	b.n	801fb72 <_printf_float+0x3ca>
 801fbb2:	2301      	movs	r3, #1
 801fbb4:	464a      	mov	r2, r9
 801fbb6:	4631      	mov	r1, r6
 801fbb8:	4628      	mov	r0, r5
 801fbba:	47b8      	blx	r7
 801fbbc:	3001      	adds	r0, #1
 801fbbe:	f43f ae3f 	beq.w	801f840 <_printf_float+0x98>
 801fbc2:	f108 0801 	add.w	r8, r8, #1
 801fbc6:	68e3      	ldr	r3, [r4, #12]
 801fbc8:	9909      	ldr	r1, [sp, #36]	; 0x24
 801fbca:	1a5b      	subs	r3, r3, r1
 801fbcc:	4543      	cmp	r3, r8
 801fbce:	dcf0      	bgt.n	801fbb2 <_printf_float+0x40a>
 801fbd0:	e6f9      	b.n	801f9c6 <_printf_float+0x21e>
 801fbd2:	f04f 0800 	mov.w	r8, #0
 801fbd6:	f104 0919 	add.w	r9, r4, #25
 801fbda:	e7f4      	b.n	801fbc6 <_printf_float+0x41e>

0801fbdc <_printf_common>:
 801fbdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801fbe0:	4616      	mov	r6, r2
 801fbe2:	4699      	mov	r9, r3
 801fbe4:	688a      	ldr	r2, [r1, #8]
 801fbe6:	690b      	ldr	r3, [r1, #16]
 801fbe8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801fbec:	4293      	cmp	r3, r2
 801fbee:	bfb8      	it	lt
 801fbf0:	4613      	movlt	r3, r2
 801fbf2:	6033      	str	r3, [r6, #0]
 801fbf4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801fbf8:	4607      	mov	r7, r0
 801fbfa:	460c      	mov	r4, r1
 801fbfc:	b10a      	cbz	r2, 801fc02 <_printf_common+0x26>
 801fbfe:	3301      	adds	r3, #1
 801fc00:	6033      	str	r3, [r6, #0]
 801fc02:	6823      	ldr	r3, [r4, #0]
 801fc04:	0699      	lsls	r1, r3, #26
 801fc06:	bf42      	ittt	mi
 801fc08:	6833      	ldrmi	r3, [r6, #0]
 801fc0a:	3302      	addmi	r3, #2
 801fc0c:	6033      	strmi	r3, [r6, #0]
 801fc0e:	6825      	ldr	r5, [r4, #0]
 801fc10:	f015 0506 	ands.w	r5, r5, #6
 801fc14:	d106      	bne.n	801fc24 <_printf_common+0x48>
 801fc16:	f104 0a19 	add.w	sl, r4, #25
 801fc1a:	68e3      	ldr	r3, [r4, #12]
 801fc1c:	6832      	ldr	r2, [r6, #0]
 801fc1e:	1a9b      	subs	r3, r3, r2
 801fc20:	42ab      	cmp	r3, r5
 801fc22:	dc26      	bgt.n	801fc72 <_printf_common+0x96>
 801fc24:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801fc28:	1e13      	subs	r3, r2, #0
 801fc2a:	6822      	ldr	r2, [r4, #0]
 801fc2c:	bf18      	it	ne
 801fc2e:	2301      	movne	r3, #1
 801fc30:	0692      	lsls	r2, r2, #26
 801fc32:	d42b      	bmi.n	801fc8c <_printf_common+0xb0>
 801fc34:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801fc38:	4649      	mov	r1, r9
 801fc3a:	4638      	mov	r0, r7
 801fc3c:	47c0      	blx	r8
 801fc3e:	3001      	adds	r0, #1
 801fc40:	d01e      	beq.n	801fc80 <_printf_common+0xa4>
 801fc42:	6823      	ldr	r3, [r4, #0]
 801fc44:	6922      	ldr	r2, [r4, #16]
 801fc46:	f003 0306 	and.w	r3, r3, #6
 801fc4a:	2b04      	cmp	r3, #4
 801fc4c:	bf02      	ittt	eq
 801fc4e:	68e5      	ldreq	r5, [r4, #12]
 801fc50:	6833      	ldreq	r3, [r6, #0]
 801fc52:	1aed      	subeq	r5, r5, r3
 801fc54:	68a3      	ldr	r3, [r4, #8]
 801fc56:	bf0c      	ite	eq
 801fc58:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801fc5c:	2500      	movne	r5, #0
 801fc5e:	4293      	cmp	r3, r2
 801fc60:	bfc4      	itt	gt
 801fc62:	1a9b      	subgt	r3, r3, r2
 801fc64:	18ed      	addgt	r5, r5, r3
 801fc66:	2600      	movs	r6, #0
 801fc68:	341a      	adds	r4, #26
 801fc6a:	42b5      	cmp	r5, r6
 801fc6c:	d11a      	bne.n	801fca4 <_printf_common+0xc8>
 801fc6e:	2000      	movs	r0, #0
 801fc70:	e008      	b.n	801fc84 <_printf_common+0xa8>
 801fc72:	2301      	movs	r3, #1
 801fc74:	4652      	mov	r2, sl
 801fc76:	4649      	mov	r1, r9
 801fc78:	4638      	mov	r0, r7
 801fc7a:	47c0      	blx	r8
 801fc7c:	3001      	adds	r0, #1
 801fc7e:	d103      	bne.n	801fc88 <_printf_common+0xac>
 801fc80:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801fc84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801fc88:	3501      	adds	r5, #1
 801fc8a:	e7c6      	b.n	801fc1a <_printf_common+0x3e>
 801fc8c:	18e1      	adds	r1, r4, r3
 801fc8e:	1c5a      	adds	r2, r3, #1
 801fc90:	2030      	movs	r0, #48	; 0x30
 801fc92:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801fc96:	4422      	add	r2, r4
 801fc98:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801fc9c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801fca0:	3302      	adds	r3, #2
 801fca2:	e7c7      	b.n	801fc34 <_printf_common+0x58>
 801fca4:	2301      	movs	r3, #1
 801fca6:	4622      	mov	r2, r4
 801fca8:	4649      	mov	r1, r9
 801fcaa:	4638      	mov	r0, r7
 801fcac:	47c0      	blx	r8
 801fcae:	3001      	adds	r0, #1
 801fcb0:	d0e6      	beq.n	801fc80 <_printf_common+0xa4>
 801fcb2:	3601      	adds	r6, #1
 801fcb4:	e7d9      	b.n	801fc6a <_printf_common+0x8e>
	...

0801fcb8 <_printf_i>:
 801fcb8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801fcbc:	7e0f      	ldrb	r7, [r1, #24]
 801fcbe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 801fcc0:	2f78      	cmp	r7, #120	; 0x78
 801fcc2:	4691      	mov	r9, r2
 801fcc4:	4680      	mov	r8, r0
 801fcc6:	460c      	mov	r4, r1
 801fcc8:	469a      	mov	sl, r3
 801fcca:	f101 0243 	add.w	r2, r1, #67	; 0x43
 801fcce:	d807      	bhi.n	801fce0 <_printf_i+0x28>
 801fcd0:	2f62      	cmp	r7, #98	; 0x62
 801fcd2:	d80a      	bhi.n	801fcea <_printf_i+0x32>
 801fcd4:	2f00      	cmp	r7, #0
 801fcd6:	f000 80d4 	beq.w	801fe82 <_printf_i+0x1ca>
 801fcda:	2f58      	cmp	r7, #88	; 0x58
 801fcdc:	f000 80c0 	beq.w	801fe60 <_printf_i+0x1a8>
 801fce0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801fce4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801fce8:	e03a      	b.n	801fd60 <_printf_i+0xa8>
 801fcea:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 801fcee:	2b15      	cmp	r3, #21
 801fcf0:	d8f6      	bhi.n	801fce0 <_printf_i+0x28>
 801fcf2:	a101      	add	r1, pc, #4	; (adr r1, 801fcf8 <_printf_i+0x40>)
 801fcf4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801fcf8:	0801fd51 	.word	0x0801fd51
 801fcfc:	0801fd65 	.word	0x0801fd65
 801fd00:	0801fce1 	.word	0x0801fce1
 801fd04:	0801fce1 	.word	0x0801fce1
 801fd08:	0801fce1 	.word	0x0801fce1
 801fd0c:	0801fce1 	.word	0x0801fce1
 801fd10:	0801fd65 	.word	0x0801fd65
 801fd14:	0801fce1 	.word	0x0801fce1
 801fd18:	0801fce1 	.word	0x0801fce1
 801fd1c:	0801fce1 	.word	0x0801fce1
 801fd20:	0801fce1 	.word	0x0801fce1
 801fd24:	0801fe69 	.word	0x0801fe69
 801fd28:	0801fd91 	.word	0x0801fd91
 801fd2c:	0801fe23 	.word	0x0801fe23
 801fd30:	0801fce1 	.word	0x0801fce1
 801fd34:	0801fce1 	.word	0x0801fce1
 801fd38:	0801fe8b 	.word	0x0801fe8b
 801fd3c:	0801fce1 	.word	0x0801fce1
 801fd40:	0801fd91 	.word	0x0801fd91
 801fd44:	0801fce1 	.word	0x0801fce1
 801fd48:	0801fce1 	.word	0x0801fce1
 801fd4c:	0801fe2b 	.word	0x0801fe2b
 801fd50:	682b      	ldr	r3, [r5, #0]
 801fd52:	1d1a      	adds	r2, r3, #4
 801fd54:	681b      	ldr	r3, [r3, #0]
 801fd56:	602a      	str	r2, [r5, #0]
 801fd58:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801fd5c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801fd60:	2301      	movs	r3, #1
 801fd62:	e09f      	b.n	801fea4 <_printf_i+0x1ec>
 801fd64:	6820      	ldr	r0, [r4, #0]
 801fd66:	682b      	ldr	r3, [r5, #0]
 801fd68:	0607      	lsls	r7, r0, #24
 801fd6a:	f103 0104 	add.w	r1, r3, #4
 801fd6e:	6029      	str	r1, [r5, #0]
 801fd70:	d501      	bpl.n	801fd76 <_printf_i+0xbe>
 801fd72:	681e      	ldr	r6, [r3, #0]
 801fd74:	e003      	b.n	801fd7e <_printf_i+0xc6>
 801fd76:	0646      	lsls	r6, r0, #25
 801fd78:	d5fb      	bpl.n	801fd72 <_printf_i+0xba>
 801fd7a:	f9b3 6000 	ldrsh.w	r6, [r3]
 801fd7e:	2e00      	cmp	r6, #0
 801fd80:	da03      	bge.n	801fd8a <_printf_i+0xd2>
 801fd82:	232d      	movs	r3, #45	; 0x2d
 801fd84:	4276      	negs	r6, r6
 801fd86:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801fd8a:	485a      	ldr	r0, [pc, #360]	; (801fef4 <_printf_i+0x23c>)
 801fd8c:	230a      	movs	r3, #10
 801fd8e:	e012      	b.n	801fdb6 <_printf_i+0xfe>
 801fd90:	682b      	ldr	r3, [r5, #0]
 801fd92:	6820      	ldr	r0, [r4, #0]
 801fd94:	1d19      	adds	r1, r3, #4
 801fd96:	6029      	str	r1, [r5, #0]
 801fd98:	0605      	lsls	r5, r0, #24
 801fd9a:	d501      	bpl.n	801fda0 <_printf_i+0xe8>
 801fd9c:	681e      	ldr	r6, [r3, #0]
 801fd9e:	e002      	b.n	801fda6 <_printf_i+0xee>
 801fda0:	0641      	lsls	r1, r0, #25
 801fda2:	d5fb      	bpl.n	801fd9c <_printf_i+0xe4>
 801fda4:	881e      	ldrh	r6, [r3, #0]
 801fda6:	4853      	ldr	r0, [pc, #332]	; (801fef4 <_printf_i+0x23c>)
 801fda8:	2f6f      	cmp	r7, #111	; 0x6f
 801fdaa:	bf0c      	ite	eq
 801fdac:	2308      	moveq	r3, #8
 801fdae:	230a      	movne	r3, #10
 801fdb0:	2100      	movs	r1, #0
 801fdb2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801fdb6:	6865      	ldr	r5, [r4, #4]
 801fdb8:	60a5      	str	r5, [r4, #8]
 801fdba:	2d00      	cmp	r5, #0
 801fdbc:	bfa2      	ittt	ge
 801fdbe:	6821      	ldrge	r1, [r4, #0]
 801fdc0:	f021 0104 	bicge.w	r1, r1, #4
 801fdc4:	6021      	strge	r1, [r4, #0]
 801fdc6:	b90e      	cbnz	r6, 801fdcc <_printf_i+0x114>
 801fdc8:	2d00      	cmp	r5, #0
 801fdca:	d04b      	beq.n	801fe64 <_printf_i+0x1ac>
 801fdcc:	4615      	mov	r5, r2
 801fdce:	fbb6 f1f3 	udiv	r1, r6, r3
 801fdd2:	fb03 6711 	mls	r7, r3, r1, r6
 801fdd6:	5dc7      	ldrb	r7, [r0, r7]
 801fdd8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 801fddc:	4637      	mov	r7, r6
 801fdde:	42bb      	cmp	r3, r7
 801fde0:	460e      	mov	r6, r1
 801fde2:	d9f4      	bls.n	801fdce <_printf_i+0x116>
 801fde4:	2b08      	cmp	r3, #8
 801fde6:	d10b      	bne.n	801fe00 <_printf_i+0x148>
 801fde8:	6823      	ldr	r3, [r4, #0]
 801fdea:	07de      	lsls	r6, r3, #31
 801fdec:	d508      	bpl.n	801fe00 <_printf_i+0x148>
 801fdee:	6923      	ldr	r3, [r4, #16]
 801fdf0:	6861      	ldr	r1, [r4, #4]
 801fdf2:	4299      	cmp	r1, r3
 801fdf4:	bfde      	ittt	le
 801fdf6:	2330      	movle	r3, #48	; 0x30
 801fdf8:	f805 3c01 	strble.w	r3, [r5, #-1]
 801fdfc:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 801fe00:	1b52      	subs	r2, r2, r5
 801fe02:	6122      	str	r2, [r4, #16]
 801fe04:	f8cd a000 	str.w	sl, [sp]
 801fe08:	464b      	mov	r3, r9
 801fe0a:	aa03      	add	r2, sp, #12
 801fe0c:	4621      	mov	r1, r4
 801fe0e:	4640      	mov	r0, r8
 801fe10:	f7ff fee4 	bl	801fbdc <_printf_common>
 801fe14:	3001      	adds	r0, #1
 801fe16:	d14a      	bne.n	801feae <_printf_i+0x1f6>
 801fe18:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801fe1c:	b004      	add	sp, #16
 801fe1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801fe22:	6823      	ldr	r3, [r4, #0]
 801fe24:	f043 0320 	orr.w	r3, r3, #32
 801fe28:	6023      	str	r3, [r4, #0]
 801fe2a:	4833      	ldr	r0, [pc, #204]	; (801fef8 <_printf_i+0x240>)
 801fe2c:	2778      	movs	r7, #120	; 0x78
 801fe2e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 801fe32:	6823      	ldr	r3, [r4, #0]
 801fe34:	6829      	ldr	r1, [r5, #0]
 801fe36:	061f      	lsls	r7, r3, #24
 801fe38:	f851 6b04 	ldr.w	r6, [r1], #4
 801fe3c:	d402      	bmi.n	801fe44 <_printf_i+0x18c>
 801fe3e:	065f      	lsls	r7, r3, #25
 801fe40:	bf48      	it	mi
 801fe42:	b2b6      	uxthmi	r6, r6
 801fe44:	07df      	lsls	r7, r3, #31
 801fe46:	bf48      	it	mi
 801fe48:	f043 0320 	orrmi.w	r3, r3, #32
 801fe4c:	6029      	str	r1, [r5, #0]
 801fe4e:	bf48      	it	mi
 801fe50:	6023      	strmi	r3, [r4, #0]
 801fe52:	b91e      	cbnz	r6, 801fe5c <_printf_i+0x1a4>
 801fe54:	6823      	ldr	r3, [r4, #0]
 801fe56:	f023 0320 	bic.w	r3, r3, #32
 801fe5a:	6023      	str	r3, [r4, #0]
 801fe5c:	2310      	movs	r3, #16
 801fe5e:	e7a7      	b.n	801fdb0 <_printf_i+0xf8>
 801fe60:	4824      	ldr	r0, [pc, #144]	; (801fef4 <_printf_i+0x23c>)
 801fe62:	e7e4      	b.n	801fe2e <_printf_i+0x176>
 801fe64:	4615      	mov	r5, r2
 801fe66:	e7bd      	b.n	801fde4 <_printf_i+0x12c>
 801fe68:	682b      	ldr	r3, [r5, #0]
 801fe6a:	6826      	ldr	r6, [r4, #0]
 801fe6c:	6961      	ldr	r1, [r4, #20]
 801fe6e:	1d18      	adds	r0, r3, #4
 801fe70:	6028      	str	r0, [r5, #0]
 801fe72:	0635      	lsls	r5, r6, #24
 801fe74:	681b      	ldr	r3, [r3, #0]
 801fe76:	d501      	bpl.n	801fe7c <_printf_i+0x1c4>
 801fe78:	6019      	str	r1, [r3, #0]
 801fe7a:	e002      	b.n	801fe82 <_printf_i+0x1ca>
 801fe7c:	0670      	lsls	r0, r6, #25
 801fe7e:	d5fb      	bpl.n	801fe78 <_printf_i+0x1c0>
 801fe80:	8019      	strh	r1, [r3, #0]
 801fe82:	2300      	movs	r3, #0
 801fe84:	6123      	str	r3, [r4, #16]
 801fe86:	4615      	mov	r5, r2
 801fe88:	e7bc      	b.n	801fe04 <_printf_i+0x14c>
 801fe8a:	682b      	ldr	r3, [r5, #0]
 801fe8c:	1d1a      	adds	r2, r3, #4
 801fe8e:	602a      	str	r2, [r5, #0]
 801fe90:	681d      	ldr	r5, [r3, #0]
 801fe92:	6862      	ldr	r2, [r4, #4]
 801fe94:	2100      	movs	r1, #0
 801fe96:	4628      	mov	r0, r5
 801fe98:	f7e0 f9e2 	bl	8000260 <memchr>
 801fe9c:	b108      	cbz	r0, 801fea2 <_printf_i+0x1ea>
 801fe9e:	1b40      	subs	r0, r0, r5
 801fea0:	6060      	str	r0, [r4, #4]
 801fea2:	6863      	ldr	r3, [r4, #4]
 801fea4:	6123      	str	r3, [r4, #16]
 801fea6:	2300      	movs	r3, #0
 801fea8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801feac:	e7aa      	b.n	801fe04 <_printf_i+0x14c>
 801feae:	6923      	ldr	r3, [r4, #16]
 801feb0:	462a      	mov	r2, r5
 801feb2:	4649      	mov	r1, r9
 801feb4:	4640      	mov	r0, r8
 801feb6:	47d0      	blx	sl
 801feb8:	3001      	adds	r0, #1
 801feba:	d0ad      	beq.n	801fe18 <_printf_i+0x160>
 801febc:	6823      	ldr	r3, [r4, #0]
 801febe:	079b      	lsls	r3, r3, #30
 801fec0:	d413      	bmi.n	801feea <_printf_i+0x232>
 801fec2:	68e0      	ldr	r0, [r4, #12]
 801fec4:	9b03      	ldr	r3, [sp, #12]
 801fec6:	4298      	cmp	r0, r3
 801fec8:	bfb8      	it	lt
 801feca:	4618      	movlt	r0, r3
 801fecc:	e7a6      	b.n	801fe1c <_printf_i+0x164>
 801fece:	2301      	movs	r3, #1
 801fed0:	4632      	mov	r2, r6
 801fed2:	4649      	mov	r1, r9
 801fed4:	4640      	mov	r0, r8
 801fed6:	47d0      	blx	sl
 801fed8:	3001      	adds	r0, #1
 801feda:	d09d      	beq.n	801fe18 <_printf_i+0x160>
 801fedc:	3501      	adds	r5, #1
 801fede:	68e3      	ldr	r3, [r4, #12]
 801fee0:	9903      	ldr	r1, [sp, #12]
 801fee2:	1a5b      	subs	r3, r3, r1
 801fee4:	42ab      	cmp	r3, r5
 801fee6:	dcf2      	bgt.n	801fece <_printf_i+0x216>
 801fee8:	e7eb      	b.n	801fec2 <_printf_i+0x20a>
 801feea:	2500      	movs	r5, #0
 801feec:	f104 0619 	add.w	r6, r4, #25
 801fef0:	e7f5      	b.n	801fede <_printf_i+0x226>
 801fef2:	bf00      	nop
 801fef4:	080259de 	.word	0x080259de
 801fef8:	080259ef 	.word	0x080259ef

0801fefc <_scanf_float>:
 801fefc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ff00:	b087      	sub	sp, #28
 801ff02:	4617      	mov	r7, r2
 801ff04:	9303      	str	r3, [sp, #12]
 801ff06:	688b      	ldr	r3, [r1, #8]
 801ff08:	1e5a      	subs	r2, r3, #1
 801ff0a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801ff0e:	bf83      	ittte	hi
 801ff10:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 801ff14:	195b      	addhi	r3, r3, r5
 801ff16:	9302      	strhi	r3, [sp, #8]
 801ff18:	2300      	movls	r3, #0
 801ff1a:	bf86      	itte	hi
 801ff1c:	f240 135d 	movwhi	r3, #349	; 0x15d
 801ff20:	608b      	strhi	r3, [r1, #8]
 801ff22:	9302      	strls	r3, [sp, #8]
 801ff24:	680b      	ldr	r3, [r1, #0]
 801ff26:	468b      	mov	fp, r1
 801ff28:	2500      	movs	r5, #0
 801ff2a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 801ff2e:	f84b 3b1c 	str.w	r3, [fp], #28
 801ff32:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801ff36:	4680      	mov	r8, r0
 801ff38:	460c      	mov	r4, r1
 801ff3a:	465e      	mov	r6, fp
 801ff3c:	46aa      	mov	sl, r5
 801ff3e:	46a9      	mov	r9, r5
 801ff40:	9501      	str	r5, [sp, #4]
 801ff42:	68a2      	ldr	r2, [r4, #8]
 801ff44:	b152      	cbz	r2, 801ff5c <_scanf_float+0x60>
 801ff46:	683b      	ldr	r3, [r7, #0]
 801ff48:	781b      	ldrb	r3, [r3, #0]
 801ff4a:	2b4e      	cmp	r3, #78	; 0x4e
 801ff4c:	d864      	bhi.n	8020018 <_scanf_float+0x11c>
 801ff4e:	2b40      	cmp	r3, #64	; 0x40
 801ff50:	d83c      	bhi.n	801ffcc <_scanf_float+0xd0>
 801ff52:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 801ff56:	b2c8      	uxtb	r0, r1
 801ff58:	280e      	cmp	r0, #14
 801ff5a:	d93a      	bls.n	801ffd2 <_scanf_float+0xd6>
 801ff5c:	f1b9 0f00 	cmp.w	r9, #0
 801ff60:	d003      	beq.n	801ff6a <_scanf_float+0x6e>
 801ff62:	6823      	ldr	r3, [r4, #0]
 801ff64:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 801ff68:	6023      	str	r3, [r4, #0]
 801ff6a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 801ff6e:	f1ba 0f01 	cmp.w	sl, #1
 801ff72:	f200 8113 	bhi.w	802019c <_scanf_float+0x2a0>
 801ff76:	455e      	cmp	r6, fp
 801ff78:	f200 8105 	bhi.w	8020186 <_scanf_float+0x28a>
 801ff7c:	2501      	movs	r5, #1
 801ff7e:	4628      	mov	r0, r5
 801ff80:	b007      	add	sp, #28
 801ff82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ff86:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 801ff8a:	2a0d      	cmp	r2, #13
 801ff8c:	d8e6      	bhi.n	801ff5c <_scanf_float+0x60>
 801ff8e:	a101      	add	r1, pc, #4	; (adr r1, 801ff94 <_scanf_float+0x98>)
 801ff90:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801ff94:	080200d3 	.word	0x080200d3
 801ff98:	0801ff5d 	.word	0x0801ff5d
 801ff9c:	0801ff5d 	.word	0x0801ff5d
 801ffa0:	0801ff5d 	.word	0x0801ff5d
 801ffa4:	08020133 	.word	0x08020133
 801ffa8:	0802010b 	.word	0x0802010b
 801ffac:	0801ff5d 	.word	0x0801ff5d
 801ffb0:	0801ff5d 	.word	0x0801ff5d
 801ffb4:	080200e1 	.word	0x080200e1
 801ffb8:	0801ff5d 	.word	0x0801ff5d
 801ffbc:	0801ff5d 	.word	0x0801ff5d
 801ffc0:	0801ff5d 	.word	0x0801ff5d
 801ffc4:	0801ff5d 	.word	0x0801ff5d
 801ffc8:	08020099 	.word	0x08020099
 801ffcc:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 801ffd0:	e7db      	b.n	801ff8a <_scanf_float+0x8e>
 801ffd2:	290e      	cmp	r1, #14
 801ffd4:	d8c2      	bhi.n	801ff5c <_scanf_float+0x60>
 801ffd6:	a001      	add	r0, pc, #4	; (adr r0, 801ffdc <_scanf_float+0xe0>)
 801ffd8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 801ffdc:	0802008b 	.word	0x0802008b
 801ffe0:	0801ff5d 	.word	0x0801ff5d
 801ffe4:	0802008b 	.word	0x0802008b
 801ffe8:	0802011f 	.word	0x0802011f
 801ffec:	0801ff5d 	.word	0x0801ff5d
 801fff0:	08020039 	.word	0x08020039
 801fff4:	08020075 	.word	0x08020075
 801fff8:	08020075 	.word	0x08020075
 801fffc:	08020075 	.word	0x08020075
 8020000:	08020075 	.word	0x08020075
 8020004:	08020075 	.word	0x08020075
 8020008:	08020075 	.word	0x08020075
 802000c:	08020075 	.word	0x08020075
 8020010:	08020075 	.word	0x08020075
 8020014:	08020075 	.word	0x08020075
 8020018:	2b6e      	cmp	r3, #110	; 0x6e
 802001a:	d809      	bhi.n	8020030 <_scanf_float+0x134>
 802001c:	2b60      	cmp	r3, #96	; 0x60
 802001e:	d8b2      	bhi.n	801ff86 <_scanf_float+0x8a>
 8020020:	2b54      	cmp	r3, #84	; 0x54
 8020022:	d077      	beq.n	8020114 <_scanf_float+0x218>
 8020024:	2b59      	cmp	r3, #89	; 0x59
 8020026:	d199      	bne.n	801ff5c <_scanf_float+0x60>
 8020028:	2d07      	cmp	r5, #7
 802002a:	d197      	bne.n	801ff5c <_scanf_float+0x60>
 802002c:	2508      	movs	r5, #8
 802002e:	e029      	b.n	8020084 <_scanf_float+0x188>
 8020030:	2b74      	cmp	r3, #116	; 0x74
 8020032:	d06f      	beq.n	8020114 <_scanf_float+0x218>
 8020034:	2b79      	cmp	r3, #121	; 0x79
 8020036:	e7f6      	b.n	8020026 <_scanf_float+0x12a>
 8020038:	6821      	ldr	r1, [r4, #0]
 802003a:	05c8      	lsls	r0, r1, #23
 802003c:	d51a      	bpl.n	8020074 <_scanf_float+0x178>
 802003e:	9b02      	ldr	r3, [sp, #8]
 8020040:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8020044:	6021      	str	r1, [r4, #0]
 8020046:	f109 0901 	add.w	r9, r9, #1
 802004a:	b11b      	cbz	r3, 8020054 <_scanf_float+0x158>
 802004c:	3b01      	subs	r3, #1
 802004e:	3201      	adds	r2, #1
 8020050:	9302      	str	r3, [sp, #8]
 8020052:	60a2      	str	r2, [r4, #8]
 8020054:	68a3      	ldr	r3, [r4, #8]
 8020056:	3b01      	subs	r3, #1
 8020058:	60a3      	str	r3, [r4, #8]
 802005a:	6923      	ldr	r3, [r4, #16]
 802005c:	3301      	adds	r3, #1
 802005e:	6123      	str	r3, [r4, #16]
 8020060:	687b      	ldr	r3, [r7, #4]
 8020062:	3b01      	subs	r3, #1
 8020064:	2b00      	cmp	r3, #0
 8020066:	607b      	str	r3, [r7, #4]
 8020068:	f340 8084 	ble.w	8020174 <_scanf_float+0x278>
 802006c:	683b      	ldr	r3, [r7, #0]
 802006e:	3301      	adds	r3, #1
 8020070:	603b      	str	r3, [r7, #0]
 8020072:	e766      	b.n	801ff42 <_scanf_float+0x46>
 8020074:	eb1a 0f05 	cmn.w	sl, r5
 8020078:	f47f af70 	bne.w	801ff5c <_scanf_float+0x60>
 802007c:	6822      	ldr	r2, [r4, #0]
 802007e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8020082:	6022      	str	r2, [r4, #0]
 8020084:	f806 3b01 	strb.w	r3, [r6], #1
 8020088:	e7e4      	b.n	8020054 <_scanf_float+0x158>
 802008a:	6822      	ldr	r2, [r4, #0]
 802008c:	0610      	lsls	r0, r2, #24
 802008e:	f57f af65 	bpl.w	801ff5c <_scanf_float+0x60>
 8020092:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8020096:	e7f4      	b.n	8020082 <_scanf_float+0x186>
 8020098:	f1ba 0f00 	cmp.w	sl, #0
 802009c:	d10e      	bne.n	80200bc <_scanf_float+0x1c0>
 802009e:	f1b9 0f00 	cmp.w	r9, #0
 80200a2:	d10e      	bne.n	80200c2 <_scanf_float+0x1c6>
 80200a4:	6822      	ldr	r2, [r4, #0]
 80200a6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80200aa:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80200ae:	d108      	bne.n	80200c2 <_scanf_float+0x1c6>
 80200b0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80200b4:	6022      	str	r2, [r4, #0]
 80200b6:	f04f 0a01 	mov.w	sl, #1
 80200ba:	e7e3      	b.n	8020084 <_scanf_float+0x188>
 80200bc:	f1ba 0f02 	cmp.w	sl, #2
 80200c0:	d055      	beq.n	802016e <_scanf_float+0x272>
 80200c2:	2d01      	cmp	r5, #1
 80200c4:	d002      	beq.n	80200cc <_scanf_float+0x1d0>
 80200c6:	2d04      	cmp	r5, #4
 80200c8:	f47f af48 	bne.w	801ff5c <_scanf_float+0x60>
 80200cc:	3501      	adds	r5, #1
 80200ce:	b2ed      	uxtb	r5, r5
 80200d0:	e7d8      	b.n	8020084 <_scanf_float+0x188>
 80200d2:	f1ba 0f01 	cmp.w	sl, #1
 80200d6:	f47f af41 	bne.w	801ff5c <_scanf_float+0x60>
 80200da:	f04f 0a02 	mov.w	sl, #2
 80200de:	e7d1      	b.n	8020084 <_scanf_float+0x188>
 80200e0:	b97d      	cbnz	r5, 8020102 <_scanf_float+0x206>
 80200e2:	f1b9 0f00 	cmp.w	r9, #0
 80200e6:	f47f af3c 	bne.w	801ff62 <_scanf_float+0x66>
 80200ea:	6822      	ldr	r2, [r4, #0]
 80200ec:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80200f0:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80200f4:	f47f af39 	bne.w	801ff6a <_scanf_float+0x6e>
 80200f8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80200fc:	6022      	str	r2, [r4, #0]
 80200fe:	2501      	movs	r5, #1
 8020100:	e7c0      	b.n	8020084 <_scanf_float+0x188>
 8020102:	2d03      	cmp	r5, #3
 8020104:	d0e2      	beq.n	80200cc <_scanf_float+0x1d0>
 8020106:	2d05      	cmp	r5, #5
 8020108:	e7de      	b.n	80200c8 <_scanf_float+0x1cc>
 802010a:	2d02      	cmp	r5, #2
 802010c:	f47f af26 	bne.w	801ff5c <_scanf_float+0x60>
 8020110:	2503      	movs	r5, #3
 8020112:	e7b7      	b.n	8020084 <_scanf_float+0x188>
 8020114:	2d06      	cmp	r5, #6
 8020116:	f47f af21 	bne.w	801ff5c <_scanf_float+0x60>
 802011a:	2507      	movs	r5, #7
 802011c:	e7b2      	b.n	8020084 <_scanf_float+0x188>
 802011e:	6822      	ldr	r2, [r4, #0]
 8020120:	0591      	lsls	r1, r2, #22
 8020122:	f57f af1b 	bpl.w	801ff5c <_scanf_float+0x60>
 8020126:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 802012a:	6022      	str	r2, [r4, #0]
 802012c:	f8cd 9004 	str.w	r9, [sp, #4]
 8020130:	e7a8      	b.n	8020084 <_scanf_float+0x188>
 8020132:	6822      	ldr	r2, [r4, #0]
 8020134:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8020138:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 802013c:	d006      	beq.n	802014c <_scanf_float+0x250>
 802013e:	0550      	lsls	r0, r2, #21
 8020140:	f57f af0c 	bpl.w	801ff5c <_scanf_float+0x60>
 8020144:	f1b9 0f00 	cmp.w	r9, #0
 8020148:	f43f af0f 	beq.w	801ff6a <_scanf_float+0x6e>
 802014c:	0591      	lsls	r1, r2, #22
 802014e:	bf58      	it	pl
 8020150:	9901      	ldrpl	r1, [sp, #4]
 8020152:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8020156:	bf58      	it	pl
 8020158:	eba9 0101 	subpl.w	r1, r9, r1
 802015c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8020160:	bf58      	it	pl
 8020162:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8020166:	6022      	str	r2, [r4, #0]
 8020168:	f04f 0900 	mov.w	r9, #0
 802016c:	e78a      	b.n	8020084 <_scanf_float+0x188>
 802016e:	f04f 0a03 	mov.w	sl, #3
 8020172:	e787      	b.n	8020084 <_scanf_float+0x188>
 8020174:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8020178:	4639      	mov	r1, r7
 802017a:	4640      	mov	r0, r8
 802017c:	4798      	blx	r3
 802017e:	2800      	cmp	r0, #0
 8020180:	f43f aedf 	beq.w	801ff42 <_scanf_float+0x46>
 8020184:	e6ea      	b.n	801ff5c <_scanf_float+0x60>
 8020186:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 802018a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 802018e:	463a      	mov	r2, r7
 8020190:	4640      	mov	r0, r8
 8020192:	4798      	blx	r3
 8020194:	6923      	ldr	r3, [r4, #16]
 8020196:	3b01      	subs	r3, #1
 8020198:	6123      	str	r3, [r4, #16]
 802019a:	e6ec      	b.n	801ff76 <_scanf_float+0x7a>
 802019c:	1e6b      	subs	r3, r5, #1
 802019e:	2b06      	cmp	r3, #6
 80201a0:	d825      	bhi.n	80201ee <_scanf_float+0x2f2>
 80201a2:	2d02      	cmp	r5, #2
 80201a4:	d836      	bhi.n	8020214 <_scanf_float+0x318>
 80201a6:	455e      	cmp	r6, fp
 80201a8:	f67f aee8 	bls.w	801ff7c <_scanf_float+0x80>
 80201ac:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80201b0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80201b4:	463a      	mov	r2, r7
 80201b6:	4640      	mov	r0, r8
 80201b8:	4798      	blx	r3
 80201ba:	6923      	ldr	r3, [r4, #16]
 80201bc:	3b01      	subs	r3, #1
 80201be:	6123      	str	r3, [r4, #16]
 80201c0:	e7f1      	b.n	80201a6 <_scanf_float+0x2aa>
 80201c2:	9802      	ldr	r0, [sp, #8]
 80201c4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80201c8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80201cc:	9002      	str	r0, [sp, #8]
 80201ce:	463a      	mov	r2, r7
 80201d0:	4640      	mov	r0, r8
 80201d2:	4798      	blx	r3
 80201d4:	6923      	ldr	r3, [r4, #16]
 80201d6:	3b01      	subs	r3, #1
 80201d8:	6123      	str	r3, [r4, #16]
 80201da:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80201de:	fa5f fa8a 	uxtb.w	sl, sl
 80201e2:	f1ba 0f02 	cmp.w	sl, #2
 80201e6:	d1ec      	bne.n	80201c2 <_scanf_float+0x2c6>
 80201e8:	3d03      	subs	r5, #3
 80201ea:	b2ed      	uxtb	r5, r5
 80201ec:	1b76      	subs	r6, r6, r5
 80201ee:	6823      	ldr	r3, [r4, #0]
 80201f0:	05da      	lsls	r2, r3, #23
 80201f2:	d52f      	bpl.n	8020254 <_scanf_float+0x358>
 80201f4:	055b      	lsls	r3, r3, #21
 80201f6:	d510      	bpl.n	802021a <_scanf_float+0x31e>
 80201f8:	455e      	cmp	r6, fp
 80201fa:	f67f aebf 	bls.w	801ff7c <_scanf_float+0x80>
 80201fe:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8020202:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8020206:	463a      	mov	r2, r7
 8020208:	4640      	mov	r0, r8
 802020a:	4798      	blx	r3
 802020c:	6923      	ldr	r3, [r4, #16]
 802020e:	3b01      	subs	r3, #1
 8020210:	6123      	str	r3, [r4, #16]
 8020212:	e7f1      	b.n	80201f8 <_scanf_float+0x2fc>
 8020214:	46aa      	mov	sl, r5
 8020216:	9602      	str	r6, [sp, #8]
 8020218:	e7df      	b.n	80201da <_scanf_float+0x2de>
 802021a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 802021e:	6923      	ldr	r3, [r4, #16]
 8020220:	2965      	cmp	r1, #101	; 0x65
 8020222:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8020226:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 802022a:	6123      	str	r3, [r4, #16]
 802022c:	d00c      	beq.n	8020248 <_scanf_float+0x34c>
 802022e:	2945      	cmp	r1, #69	; 0x45
 8020230:	d00a      	beq.n	8020248 <_scanf_float+0x34c>
 8020232:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8020236:	463a      	mov	r2, r7
 8020238:	4640      	mov	r0, r8
 802023a:	4798      	blx	r3
 802023c:	6923      	ldr	r3, [r4, #16]
 802023e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8020242:	3b01      	subs	r3, #1
 8020244:	1eb5      	subs	r5, r6, #2
 8020246:	6123      	str	r3, [r4, #16]
 8020248:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 802024c:	463a      	mov	r2, r7
 802024e:	4640      	mov	r0, r8
 8020250:	4798      	blx	r3
 8020252:	462e      	mov	r6, r5
 8020254:	6825      	ldr	r5, [r4, #0]
 8020256:	f015 0510 	ands.w	r5, r5, #16
 802025a:	d14d      	bne.n	80202f8 <_scanf_float+0x3fc>
 802025c:	7035      	strb	r5, [r6, #0]
 802025e:	6823      	ldr	r3, [r4, #0]
 8020260:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8020264:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8020268:	d11a      	bne.n	80202a0 <_scanf_float+0x3a4>
 802026a:	9b01      	ldr	r3, [sp, #4]
 802026c:	454b      	cmp	r3, r9
 802026e:	eba3 0209 	sub.w	r2, r3, r9
 8020272:	d122      	bne.n	80202ba <_scanf_float+0x3be>
 8020274:	2200      	movs	r2, #0
 8020276:	4659      	mov	r1, fp
 8020278:	4640      	mov	r0, r8
 802027a:	f002 fdd7 	bl	8022e2c <_strtod_r>
 802027e:	9b03      	ldr	r3, [sp, #12]
 8020280:	6821      	ldr	r1, [r4, #0]
 8020282:	681b      	ldr	r3, [r3, #0]
 8020284:	f011 0f02 	tst.w	r1, #2
 8020288:	f103 0204 	add.w	r2, r3, #4
 802028c:	d020      	beq.n	80202d0 <_scanf_float+0x3d4>
 802028e:	9903      	ldr	r1, [sp, #12]
 8020290:	600a      	str	r2, [r1, #0]
 8020292:	681b      	ldr	r3, [r3, #0]
 8020294:	ed83 0b00 	vstr	d0, [r3]
 8020298:	68e3      	ldr	r3, [r4, #12]
 802029a:	3301      	adds	r3, #1
 802029c:	60e3      	str	r3, [r4, #12]
 802029e:	e66e      	b.n	801ff7e <_scanf_float+0x82>
 80202a0:	9b04      	ldr	r3, [sp, #16]
 80202a2:	2b00      	cmp	r3, #0
 80202a4:	d0e6      	beq.n	8020274 <_scanf_float+0x378>
 80202a6:	9905      	ldr	r1, [sp, #20]
 80202a8:	230a      	movs	r3, #10
 80202aa:	462a      	mov	r2, r5
 80202ac:	3101      	adds	r1, #1
 80202ae:	4640      	mov	r0, r8
 80202b0:	f002 fe44 	bl	8022f3c <_strtol_r>
 80202b4:	9b04      	ldr	r3, [sp, #16]
 80202b6:	9e05      	ldr	r6, [sp, #20]
 80202b8:	1ac2      	subs	r2, r0, r3
 80202ba:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80202be:	429e      	cmp	r6, r3
 80202c0:	bf28      	it	cs
 80202c2:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80202c6:	490d      	ldr	r1, [pc, #52]	; (80202fc <_scanf_float+0x400>)
 80202c8:	4630      	mov	r0, r6
 80202ca:	f000 fa87 	bl	80207dc <siprintf>
 80202ce:	e7d1      	b.n	8020274 <_scanf_float+0x378>
 80202d0:	f011 0f04 	tst.w	r1, #4
 80202d4:	9903      	ldr	r1, [sp, #12]
 80202d6:	600a      	str	r2, [r1, #0]
 80202d8:	d1db      	bne.n	8020292 <_scanf_float+0x396>
 80202da:	eeb4 0b40 	vcmp.f64	d0, d0
 80202de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80202e2:	681e      	ldr	r6, [r3, #0]
 80202e4:	d705      	bvc.n	80202f2 <_scanf_float+0x3f6>
 80202e6:	4806      	ldr	r0, [pc, #24]	; (8020300 <_scanf_float+0x404>)
 80202e8:	f000 fcb0 	bl	8020c4c <nanf>
 80202ec:	ed86 0a00 	vstr	s0, [r6]
 80202f0:	e7d2      	b.n	8020298 <_scanf_float+0x39c>
 80202f2:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 80202f6:	e7f9      	b.n	80202ec <_scanf_float+0x3f0>
 80202f8:	2500      	movs	r5, #0
 80202fa:	e640      	b.n	801ff7e <_scanf_float+0x82>
 80202fc:	08025a00 	.word	0x08025a00
 8020300:	08025a40 	.word	0x08025a40

08020304 <std>:
 8020304:	2300      	movs	r3, #0
 8020306:	b510      	push	{r4, lr}
 8020308:	4604      	mov	r4, r0
 802030a:	e9c0 3300 	strd	r3, r3, [r0]
 802030e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8020312:	6083      	str	r3, [r0, #8]
 8020314:	8181      	strh	r1, [r0, #12]
 8020316:	6643      	str	r3, [r0, #100]	; 0x64
 8020318:	81c2      	strh	r2, [r0, #14]
 802031a:	6183      	str	r3, [r0, #24]
 802031c:	4619      	mov	r1, r3
 802031e:	2208      	movs	r2, #8
 8020320:	305c      	adds	r0, #92	; 0x5c
 8020322:	f000 fbb7 	bl	8020a94 <memset>
 8020326:	4b0d      	ldr	r3, [pc, #52]	; (802035c <std+0x58>)
 8020328:	6263      	str	r3, [r4, #36]	; 0x24
 802032a:	4b0d      	ldr	r3, [pc, #52]	; (8020360 <std+0x5c>)
 802032c:	62a3      	str	r3, [r4, #40]	; 0x28
 802032e:	4b0d      	ldr	r3, [pc, #52]	; (8020364 <std+0x60>)
 8020330:	62e3      	str	r3, [r4, #44]	; 0x2c
 8020332:	4b0d      	ldr	r3, [pc, #52]	; (8020368 <std+0x64>)
 8020334:	6323      	str	r3, [r4, #48]	; 0x30
 8020336:	4b0d      	ldr	r3, [pc, #52]	; (802036c <std+0x68>)
 8020338:	6224      	str	r4, [r4, #32]
 802033a:	429c      	cmp	r4, r3
 802033c:	d006      	beq.n	802034c <std+0x48>
 802033e:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8020342:	4294      	cmp	r4, r2
 8020344:	d002      	beq.n	802034c <std+0x48>
 8020346:	33d0      	adds	r3, #208	; 0xd0
 8020348:	429c      	cmp	r4, r3
 802034a:	d105      	bne.n	8020358 <std+0x54>
 802034c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8020350:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8020354:	f000 bc60 	b.w	8020c18 <__retarget_lock_init_recursive>
 8020358:	bd10      	pop	{r4, pc}
 802035a:	bf00      	nop
 802035c:	0802081d 	.word	0x0802081d
 8020360:	0802083f 	.word	0x0802083f
 8020364:	08020877 	.word	0x08020877
 8020368:	0802089b 	.word	0x0802089b
 802036c:	20016fcc 	.word	0x20016fcc

08020370 <stdio_exit_handler>:
 8020370:	4a02      	ldr	r2, [pc, #8]	; (802037c <stdio_exit_handler+0xc>)
 8020372:	4903      	ldr	r1, [pc, #12]	; (8020380 <stdio_exit_handler+0x10>)
 8020374:	4803      	ldr	r0, [pc, #12]	; (8020384 <stdio_exit_handler+0x14>)
 8020376:	f000 b869 	b.w	802044c <_fwalk_sglue>
 802037a:	bf00      	nop
 802037c:	20000948 	.word	0x20000948
 8020380:	08023585 	.word	0x08023585
 8020384:	20000954 	.word	0x20000954

08020388 <cleanup_stdio>:
 8020388:	6841      	ldr	r1, [r0, #4]
 802038a:	4b0c      	ldr	r3, [pc, #48]	; (80203bc <cleanup_stdio+0x34>)
 802038c:	4299      	cmp	r1, r3
 802038e:	b510      	push	{r4, lr}
 8020390:	4604      	mov	r4, r0
 8020392:	d001      	beq.n	8020398 <cleanup_stdio+0x10>
 8020394:	f003 f8f6 	bl	8023584 <_fflush_r>
 8020398:	68a1      	ldr	r1, [r4, #8]
 802039a:	4b09      	ldr	r3, [pc, #36]	; (80203c0 <cleanup_stdio+0x38>)
 802039c:	4299      	cmp	r1, r3
 802039e:	d002      	beq.n	80203a6 <cleanup_stdio+0x1e>
 80203a0:	4620      	mov	r0, r4
 80203a2:	f003 f8ef 	bl	8023584 <_fflush_r>
 80203a6:	68e1      	ldr	r1, [r4, #12]
 80203a8:	4b06      	ldr	r3, [pc, #24]	; (80203c4 <cleanup_stdio+0x3c>)
 80203aa:	4299      	cmp	r1, r3
 80203ac:	d004      	beq.n	80203b8 <cleanup_stdio+0x30>
 80203ae:	4620      	mov	r0, r4
 80203b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80203b4:	f003 b8e6 	b.w	8023584 <_fflush_r>
 80203b8:	bd10      	pop	{r4, pc}
 80203ba:	bf00      	nop
 80203bc:	20016fcc 	.word	0x20016fcc
 80203c0:	20017034 	.word	0x20017034
 80203c4:	2001709c 	.word	0x2001709c

080203c8 <global_stdio_init.part.0>:
 80203c8:	b510      	push	{r4, lr}
 80203ca:	4b0b      	ldr	r3, [pc, #44]	; (80203f8 <global_stdio_init.part.0+0x30>)
 80203cc:	4c0b      	ldr	r4, [pc, #44]	; (80203fc <global_stdio_init.part.0+0x34>)
 80203ce:	4a0c      	ldr	r2, [pc, #48]	; (8020400 <global_stdio_init.part.0+0x38>)
 80203d0:	601a      	str	r2, [r3, #0]
 80203d2:	4620      	mov	r0, r4
 80203d4:	2200      	movs	r2, #0
 80203d6:	2104      	movs	r1, #4
 80203d8:	f7ff ff94 	bl	8020304 <std>
 80203dc:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80203e0:	2201      	movs	r2, #1
 80203e2:	2109      	movs	r1, #9
 80203e4:	f7ff ff8e 	bl	8020304 <std>
 80203e8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80203ec:	2202      	movs	r2, #2
 80203ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80203f2:	2112      	movs	r1, #18
 80203f4:	f7ff bf86 	b.w	8020304 <std>
 80203f8:	20017104 	.word	0x20017104
 80203fc:	20016fcc 	.word	0x20016fcc
 8020400:	08020371 	.word	0x08020371

08020404 <__sfp_lock_acquire>:
 8020404:	4801      	ldr	r0, [pc, #4]	; (802040c <__sfp_lock_acquire+0x8>)
 8020406:	f000 bc08 	b.w	8020c1a <__retarget_lock_acquire_recursive>
 802040a:	bf00      	nop
 802040c:	2001710e 	.word	0x2001710e

08020410 <__sfp_lock_release>:
 8020410:	4801      	ldr	r0, [pc, #4]	; (8020418 <__sfp_lock_release+0x8>)
 8020412:	f000 bc03 	b.w	8020c1c <__retarget_lock_release_recursive>
 8020416:	bf00      	nop
 8020418:	2001710e 	.word	0x2001710e

0802041c <__sinit>:
 802041c:	b510      	push	{r4, lr}
 802041e:	4604      	mov	r4, r0
 8020420:	f7ff fff0 	bl	8020404 <__sfp_lock_acquire>
 8020424:	6a23      	ldr	r3, [r4, #32]
 8020426:	b11b      	cbz	r3, 8020430 <__sinit+0x14>
 8020428:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 802042c:	f7ff bff0 	b.w	8020410 <__sfp_lock_release>
 8020430:	4b04      	ldr	r3, [pc, #16]	; (8020444 <__sinit+0x28>)
 8020432:	6223      	str	r3, [r4, #32]
 8020434:	4b04      	ldr	r3, [pc, #16]	; (8020448 <__sinit+0x2c>)
 8020436:	681b      	ldr	r3, [r3, #0]
 8020438:	2b00      	cmp	r3, #0
 802043a:	d1f5      	bne.n	8020428 <__sinit+0xc>
 802043c:	f7ff ffc4 	bl	80203c8 <global_stdio_init.part.0>
 8020440:	e7f2      	b.n	8020428 <__sinit+0xc>
 8020442:	bf00      	nop
 8020444:	08020389 	.word	0x08020389
 8020448:	20017104 	.word	0x20017104

0802044c <_fwalk_sglue>:
 802044c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8020450:	4607      	mov	r7, r0
 8020452:	4688      	mov	r8, r1
 8020454:	4614      	mov	r4, r2
 8020456:	2600      	movs	r6, #0
 8020458:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 802045c:	f1b9 0901 	subs.w	r9, r9, #1
 8020460:	d505      	bpl.n	802046e <_fwalk_sglue+0x22>
 8020462:	6824      	ldr	r4, [r4, #0]
 8020464:	2c00      	cmp	r4, #0
 8020466:	d1f7      	bne.n	8020458 <_fwalk_sglue+0xc>
 8020468:	4630      	mov	r0, r6
 802046a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 802046e:	89ab      	ldrh	r3, [r5, #12]
 8020470:	2b01      	cmp	r3, #1
 8020472:	d907      	bls.n	8020484 <_fwalk_sglue+0x38>
 8020474:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8020478:	3301      	adds	r3, #1
 802047a:	d003      	beq.n	8020484 <_fwalk_sglue+0x38>
 802047c:	4629      	mov	r1, r5
 802047e:	4638      	mov	r0, r7
 8020480:	47c0      	blx	r8
 8020482:	4306      	orrs	r6, r0
 8020484:	3568      	adds	r5, #104	; 0x68
 8020486:	e7e9      	b.n	802045c <_fwalk_sglue+0x10>

08020488 <_fwrite_r>:
 8020488:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 802048c:	9c08      	ldr	r4, [sp, #32]
 802048e:	468a      	mov	sl, r1
 8020490:	4690      	mov	r8, r2
 8020492:	fb02 f903 	mul.w	r9, r2, r3
 8020496:	4606      	mov	r6, r0
 8020498:	b118      	cbz	r0, 80204a2 <_fwrite_r+0x1a>
 802049a:	6a03      	ldr	r3, [r0, #32]
 802049c:	b90b      	cbnz	r3, 80204a2 <_fwrite_r+0x1a>
 802049e:	f7ff ffbd 	bl	802041c <__sinit>
 80204a2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80204a4:	07dd      	lsls	r5, r3, #31
 80204a6:	d405      	bmi.n	80204b4 <_fwrite_r+0x2c>
 80204a8:	89a3      	ldrh	r3, [r4, #12]
 80204aa:	0598      	lsls	r0, r3, #22
 80204ac:	d402      	bmi.n	80204b4 <_fwrite_r+0x2c>
 80204ae:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80204b0:	f000 fbb3 	bl	8020c1a <__retarget_lock_acquire_recursive>
 80204b4:	89a3      	ldrh	r3, [r4, #12]
 80204b6:	0719      	lsls	r1, r3, #28
 80204b8:	d516      	bpl.n	80204e8 <_fwrite_r+0x60>
 80204ba:	6923      	ldr	r3, [r4, #16]
 80204bc:	b1a3      	cbz	r3, 80204e8 <_fwrite_r+0x60>
 80204be:	2500      	movs	r5, #0
 80204c0:	454d      	cmp	r5, r9
 80204c2:	d01f      	beq.n	8020504 <_fwrite_r+0x7c>
 80204c4:	68a7      	ldr	r7, [r4, #8]
 80204c6:	f81a 1005 	ldrb.w	r1, [sl, r5]
 80204ca:	3f01      	subs	r7, #1
 80204cc:	2f00      	cmp	r7, #0
 80204ce:	60a7      	str	r7, [r4, #8]
 80204d0:	da04      	bge.n	80204dc <_fwrite_r+0x54>
 80204d2:	69a3      	ldr	r3, [r4, #24]
 80204d4:	429f      	cmp	r7, r3
 80204d6:	db0f      	blt.n	80204f8 <_fwrite_r+0x70>
 80204d8:	290a      	cmp	r1, #10
 80204da:	d00d      	beq.n	80204f8 <_fwrite_r+0x70>
 80204dc:	6823      	ldr	r3, [r4, #0]
 80204de:	1c5a      	adds	r2, r3, #1
 80204e0:	6022      	str	r2, [r4, #0]
 80204e2:	7019      	strb	r1, [r3, #0]
 80204e4:	3501      	adds	r5, #1
 80204e6:	e7eb      	b.n	80204c0 <_fwrite_r+0x38>
 80204e8:	4621      	mov	r1, r4
 80204ea:	4630      	mov	r0, r6
 80204ec:	f000 fa50 	bl	8020990 <__swsetup_r>
 80204f0:	2800      	cmp	r0, #0
 80204f2:	d0e4      	beq.n	80204be <_fwrite_r+0x36>
 80204f4:	2500      	movs	r5, #0
 80204f6:	e005      	b.n	8020504 <_fwrite_r+0x7c>
 80204f8:	4622      	mov	r2, r4
 80204fa:	4630      	mov	r0, r6
 80204fc:	f000 fa0a 	bl	8020914 <__swbuf_r>
 8020500:	3001      	adds	r0, #1
 8020502:	d1ef      	bne.n	80204e4 <_fwrite_r+0x5c>
 8020504:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8020506:	07da      	lsls	r2, r3, #31
 8020508:	d405      	bmi.n	8020516 <_fwrite_r+0x8e>
 802050a:	89a3      	ldrh	r3, [r4, #12]
 802050c:	059b      	lsls	r3, r3, #22
 802050e:	d402      	bmi.n	8020516 <_fwrite_r+0x8e>
 8020510:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8020512:	f000 fb83 	bl	8020c1c <__retarget_lock_release_recursive>
 8020516:	fbb5 f0f8 	udiv	r0, r5, r8
 802051a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

08020520 <fwrite>:
 8020520:	b507      	push	{r0, r1, r2, lr}
 8020522:	9300      	str	r3, [sp, #0]
 8020524:	4613      	mov	r3, r2
 8020526:	460a      	mov	r2, r1
 8020528:	4601      	mov	r1, r0
 802052a:	4803      	ldr	r0, [pc, #12]	; (8020538 <fwrite+0x18>)
 802052c:	6800      	ldr	r0, [r0, #0]
 802052e:	f7ff ffab 	bl	8020488 <_fwrite_r>
 8020532:	b003      	add	sp, #12
 8020534:	f85d fb04 	ldr.w	pc, [sp], #4
 8020538:	200009a0 	.word	0x200009a0

0802053c <iprintf>:
 802053c:	b40f      	push	{r0, r1, r2, r3}
 802053e:	b507      	push	{r0, r1, r2, lr}
 8020540:	4906      	ldr	r1, [pc, #24]	; (802055c <iprintf+0x20>)
 8020542:	ab04      	add	r3, sp, #16
 8020544:	6808      	ldr	r0, [r1, #0]
 8020546:	f853 2b04 	ldr.w	r2, [r3], #4
 802054a:	6881      	ldr	r1, [r0, #8]
 802054c:	9301      	str	r3, [sp, #4]
 802054e:	f002 fe79 	bl	8023244 <_vfiprintf_r>
 8020552:	b003      	add	sp, #12
 8020554:	f85d eb04 	ldr.w	lr, [sp], #4
 8020558:	b004      	add	sp, #16
 802055a:	4770      	bx	lr
 802055c:	200009a0 	.word	0x200009a0

08020560 <_puts_r>:
 8020560:	6a03      	ldr	r3, [r0, #32]
 8020562:	b570      	push	{r4, r5, r6, lr}
 8020564:	6884      	ldr	r4, [r0, #8]
 8020566:	4605      	mov	r5, r0
 8020568:	460e      	mov	r6, r1
 802056a:	b90b      	cbnz	r3, 8020570 <_puts_r+0x10>
 802056c:	f7ff ff56 	bl	802041c <__sinit>
 8020570:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8020572:	07db      	lsls	r3, r3, #31
 8020574:	d405      	bmi.n	8020582 <_puts_r+0x22>
 8020576:	89a3      	ldrh	r3, [r4, #12]
 8020578:	0598      	lsls	r0, r3, #22
 802057a:	d402      	bmi.n	8020582 <_puts_r+0x22>
 802057c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 802057e:	f000 fb4c 	bl	8020c1a <__retarget_lock_acquire_recursive>
 8020582:	89a3      	ldrh	r3, [r4, #12]
 8020584:	0719      	lsls	r1, r3, #28
 8020586:	d513      	bpl.n	80205b0 <_puts_r+0x50>
 8020588:	6923      	ldr	r3, [r4, #16]
 802058a:	b18b      	cbz	r3, 80205b0 <_puts_r+0x50>
 802058c:	3e01      	subs	r6, #1
 802058e:	68a3      	ldr	r3, [r4, #8]
 8020590:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8020594:	3b01      	subs	r3, #1
 8020596:	60a3      	str	r3, [r4, #8]
 8020598:	b9e9      	cbnz	r1, 80205d6 <_puts_r+0x76>
 802059a:	2b00      	cmp	r3, #0
 802059c:	da2e      	bge.n	80205fc <_puts_r+0x9c>
 802059e:	4622      	mov	r2, r4
 80205a0:	210a      	movs	r1, #10
 80205a2:	4628      	mov	r0, r5
 80205a4:	f000 f9b6 	bl	8020914 <__swbuf_r>
 80205a8:	3001      	adds	r0, #1
 80205aa:	d007      	beq.n	80205bc <_puts_r+0x5c>
 80205ac:	250a      	movs	r5, #10
 80205ae:	e007      	b.n	80205c0 <_puts_r+0x60>
 80205b0:	4621      	mov	r1, r4
 80205b2:	4628      	mov	r0, r5
 80205b4:	f000 f9ec 	bl	8020990 <__swsetup_r>
 80205b8:	2800      	cmp	r0, #0
 80205ba:	d0e7      	beq.n	802058c <_puts_r+0x2c>
 80205bc:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80205c0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80205c2:	07da      	lsls	r2, r3, #31
 80205c4:	d405      	bmi.n	80205d2 <_puts_r+0x72>
 80205c6:	89a3      	ldrh	r3, [r4, #12]
 80205c8:	059b      	lsls	r3, r3, #22
 80205ca:	d402      	bmi.n	80205d2 <_puts_r+0x72>
 80205cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80205ce:	f000 fb25 	bl	8020c1c <__retarget_lock_release_recursive>
 80205d2:	4628      	mov	r0, r5
 80205d4:	bd70      	pop	{r4, r5, r6, pc}
 80205d6:	2b00      	cmp	r3, #0
 80205d8:	da04      	bge.n	80205e4 <_puts_r+0x84>
 80205da:	69a2      	ldr	r2, [r4, #24]
 80205dc:	429a      	cmp	r2, r3
 80205de:	dc06      	bgt.n	80205ee <_puts_r+0x8e>
 80205e0:	290a      	cmp	r1, #10
 80205e2:	d004      	beq.n	80205ee <_puts_r+0x8e>
 80205e4:	6823      	ldr	r3, [r4, #0]
 80205e6:	1c5a      	adds	r2, r3, #1
 80205e8:	6022      	str	r2, [r4, #0]
 80205ea:	7019      	strb	r1, [r3, #0]
 80205ec:	e7cf      	b.n	802058e <_puts_r+0x2e>
 80205ee:	4622      	mov	r2, r4
 80205f0:	4628      	mov	r0, r5
 80205f2:	f000 f98f 	bl	8020914 <__swbuf_r>
 80205f6:	3001      	adds	r0, #1
 80205f8:	d1c9      	bne.n	802058e <_puts_r+0x2e>
 80205fa:	e7df      	b.n	80205bc <_puts_r+0x5c>
 80205fc:	6823      	ldr	r3, [r4, #0]
 80205fe:	250a      	movs	r5, #10
 8020600:	1c5a      	adds	r2, r3, #1
 8020602:	6022      	str	r2, [r4, #0]
 8020604:	701d      	strb	r5, [r3, #0]
 8020606:	e7db      	b.n	80205c0 <_puts_r+0x60>

08020608 <puts>:
 8020608:	4b02      	ldr	r3, [pc, #8]	; (8020614 <puts+0xc>)
 802060a:	4601      	mov	r1, r0
 802060c:	6818      	ldr	r0, [r3, #0]
 802060e:	f7ff bfa7 	b.w	8020560 <_puts_r>
 8020612:	bf00      	nop
 8020614:	200009a0 	.word	0x200009a0

08020618 <setvbuf>:
 8020618:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 802061c:	461d      	mov	r5, r3
 802061e:	4b54      	ldr	r3, [pc, #336]	; (8020770 <setvbuf+0x158>)
 8020620:	681f      	ldr	r7, [r3, #0]
 8020622:	4604      	mov	r4, r0
 8020624:	460e      	mov	r6, r1
 8020626:	4690      	mov	r8, r2
 8020628:	b127      	cbz	r7, 8020634 <setvbuf+0x1c>
 802062a:	6a3b      	ldr	r3, [r7, #32]
 802062c:	b913      	cbnz	r3, 8020634 <setvbuf+0x1c>
 802062e:	4638      	mov	r0, r7
 8020630:	f7ff fef4 	bl	802041c <__sinit>
 8020634:	f1b8 0f02 	cmp.w	r8, #2
 8020638:	d006      	beq.n	8020648 <setvbuf+0x30>
 802063a:	f1b8 0f01 	cmp.w	r8, #1
 802063e:	f200 8094 	bhi.w	802076a <setvbuf+0x152>
 8020642:	2d00      	cmp	r5, #0
 8020644:	f2c0 8091 	blt.w	802076a <setvbuf+0x152>
 8020648:	6e63      	ldr	r3, [r4, #100]	; 0x64
 802064a:	07da      	lsls	r2, r3, #31
 802064c:	d405      	bmi.n	802065a <setvbuf+0x42>
 802064e:	89a3      	ldrh	r3, [r4, #12]
 8020650:	059b      	lsls	r3, r3, #22
 8020652:	d402      	bmi.n	802065a <setvbuf+0x42>
 8020654:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8020656:	f000 fae0 	bl	8020c1a <__retarget_lock_acquire_recursive>
 802065a:	4621      	mov	r1, r4
 802065c:	4638      	mov	r0, r7
 802065e:	f002 ff91 	bl	8023584 <_fflush_r>
 8020662:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8020664:	b141      	cbz	r1, 8020678 <setvbuf+0x60>
 8020666:	f104 0344 	add.w	r3, r4, #68	; 0x44
 802066a:	4299      	cmp	r1, r3
 802066c:	d002      	beq.n	8020674 <setvbuf+0x5c>
 802066e:	4638      	mov	r0, r7
 8020670:	f001 f912 	bl	8021898 <_free_r>
 8020674:	2300      	movs	r3, #0
 8020676:	6363      	str	r3, [r4, #52]	; 0x34
 8020678:	2300      	movs	r3, #0
 802067a:	61a3      	str	r3, [r4, #24]
 802067c:	6063      	str	r3, [r4, #4]
 802067e:	89a3      	ldrh	r3, [r4, #12]
 8020680:	0618      	lsls	r0, r3, #24
 8020682:	d503      	bpl.n	802068c <setvbuf+0x74>
 8020684:	6921      	ldr	r1, [r4, #16]
 8020686:	4638      	mov	r0, r7
 8020688:	f001 f906 	bl	8021898 <_free_r>
 802068c:	89a3      	ldrh	r3, [r4, #12]
 802068e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8020692:	f023 0303 	bic.w	r3, r3, #3
 8020696:	f1b8 0f02 	cmp.w	r8, #2
 802069a:	81a3      	strh	r3, [r4, #12]
 802069c:	d05f      	beq.n	802075e <setvbuf+0x146>
 802069e:	ab01      	add	r3, sp, #4
 80206a0:	466a      	mov	r2, sp
 80206a2:	4621      	mov	r1, r4
 80206a4:	4638      	mov	r0, r7
 80206a6:	f002 ffa7 	bl	80235f8 <__swhatbuf_r>
 80206aa:	89a3      	ldrh	r3, [r4, #12]
 80206ac:	4318      	orrs	r0, r3
 80206ae:	81a0      	strh	r0, [r4, #12]
 80206b0:	bb2d      	cbnz	r5, 80206fe <setvbuf+0xe6>
 80206b2:	9d00      	ldr	r5, [sp, #0]
 80206b4:	4628      	mov	r0, r5
 80206b6:	f7fe fe09 	bl	801f2cc <malloc>
 80206ba:	4606      	mov	r6, r0
 80206bc:	2800      	cmp	r0, #0
 80206be:	d150      	bne.n	8020762 <setvbuf+0x14a>
 80206c0:	f8dd 9000 	ldr.w	r9, [sp]
 80206c4:	45a9      	cmp	r9, r5
 80206c6:	d13e      	bne.n	8020746 <setvbuf+0x12e>
 80206c8:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 80206cc:	2200      	movs	r2, #0
 80206ce:	60a2      	str	r2, [r4, #8]
 80206d0:	f104 0247 	add.w	r2, r4, #71	; 0x47
 80206d4:	6022      	str	r2, [r4, #0]
 80206d6:	6122      	str	r2, [r4, #16]
 80206d8:	2201      	movs	r2, #1
 80206da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80206de:	6162      	str	r2, [r4, #20]
 80206e0:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80206e2:	f043 0302 	orr.w	r3, r3, #2
 80206e6:	07d1      	lsls	r1, r2, #31
 80206e8:	81a3      	strh	r3, [r4, #12]
 80206ea:	d404      	bmi.n	80206f6 <setvbuf+0xde>
 80206ec:	059b      	lsls	r3, r3, #22
 80206ee:	d402      	bmi.n	80206f6 <setvbuf+0xde>
 80206f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80206f2:	f000 fa93 	bl	8020c1c <__retarget_lock_release_recursive>
 80206f6:	4628      	mov	r0, r5
 80206f8:	b003      	add	sp, #12
 80206fa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80206fe:	2e00      	cmp	r6, #0
 8020700:	d0d8      	beq.n	80206b4 <setvbuf+0x9c>
 8020702:	6a3b      	ldr	r3, [r7, #32]
 8020704:	b913      	cbnz	r3, 802070c <setvbuf+0xf4>
 8020706:	4638      	mov	r0, r7
 8020708:	f7ff fe88 	bl	802041c <__sinit>
 802070c:	f1b8 0f01 	cmp.w	r8, #1
 8020710:	bf08      	it	eq
 8020712:	89a3      	ldrheq	r3, [r4, #12]
 8020714:	6026      	str	r6, [r4, #0]
 8020716:	bf04      	itt	eq
 8020718:	f043 0301 	orreq.w	r3, r3, #1
 802071c:	81a3      	strheq	r3, [r4, #12]
 802071e:	89a3      	ldrh	r3, [r4, #12]
 8020720:	f013 0208 	ands.w	r2, r3, #8
 8020724:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8020728:	d01d      	beq.n	8020766 <setvbuf+0x14e>
 802072a:	07da      	lsls	r2, r3, #31
 802072c:	bf41      	itttt	mi
 802072e:	2200      	movmi	r2, #0
 8020730:	426d      	negmi	r5, r5
 8020732:	60a2      	strmi	r2, [r4, #8]
 8020734:	61a5      	strmi	r5, [r4, #24]
 8020736:	bf58      	it	pl
 8020738:	60a5      	strpl	r5, [r4, #8]
 802073a:	6e65      	ldr	r5, [r4, #100]	; 0x64
 802073c:	f015 0501 	ands.w	r5, r5, #1
 8020740:	d0d4      	beq.n	80206ec <setvbuf+0xd4>
 8020742:	2500      	movs	r5, #0
 8020744:	e7d7      	b.n	80206f6 <setvbuf+0xde>
 8020746:	4648      	mov	r0, r9
 8020748:	f7fe fdc0 	bl	801f2cc <malloc>
 802074c:	4606      	mov	r6, r0
 802074e:	2800      	cmp	r0, #0
 8020750:	d0ba      	beq.n	80206c8 <setvbuf+0xb0>
 8020752:	89a3      	ldrh	r3, [r4, #12]
 8020754:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8020758:	81a3      	strh	r3, [r4, #12]
 802075a:	464d      	mov	r5, r9
 802075c:	e7d1      	b.n	8020702 <setvbuf+0xea>
 802075e:	2500      	movs	r5, #0
 8020760:	e7b4      	b.n	80206cc <setvbuf+0xb4>
 8020762:	46a9      	mov	r9, r5
 8020764:	e7f5      	b.n	8020752 <setvbuf+0x13a>
 8020766:	60a2      	str	r2, [r4, #8]
 8020768:	e7e7      	b.n	802073a <setvbuf+0x122>
 802076a:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 802076e:	e7c2      	b.n	80206f6 <setvbuf+0xde>
 8020770:	200009a0 	.word	0x200009a0

08020774 <sniprintf>:
 8020774:	b40c      	push	{r2, r3}
 8020776:	b530      	push	{r4, r5, lr}
 8020778:	4b17      	ldr	r3, [pc, #92]	; (80207d8 <sniprintf+0x64>)
 802077a:	1e0c      	subs	r4, r1, #0
 802077c:	681d      	ldr	r5, [r3, #0]
 802077e:	b09d      	sub	sp, #116	; 0x74
 8020780:	da08      	bge.n	8020794 <sniprintf+0x20>
 8020782:	238b      	movs	r3, #139	; 0x8b
 8020784:	602b      	str	r3, [r5, #0]
 8020786:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 802078a:	b01d      	add	sp, #116	; 0x74
 802078c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8020790:	b002      	add	sp, #8
 8020792:	4770      	bx	lr
 8020794:	f44f 7302 	mov.w	r3, #520	; 0x208
 8020798:	f8ad 3014 	strh.w	r3, [sp, #20]
 802079c:	bf14      	ite	ne
 802079e:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 80207a2:	4623      	moveq	r3, r4
 80207a4:	9304      	str	r3, [sp, #16]
 80207a6:	9307      	str	r3, [sp, #28]
 80207a8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80207ac:	9002      	str	r0, [sp, #8]
 80207ae:	9006      	str	r0, [sp, #24]
 80207b0:	f8ad 3016 	strh.w	r3, [sp, #22]
 80207b4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80207b6:	ab21      	add	r3, sp, #132	; 0x84
 80207b8:	a902      	add	r1, sp, #8
 80207ba:	4628      	mov	r0, r5
 80207bc:	9301      	str	r3, [sp, #4]
 80207be:	f002 fc19 	bl	8022ff4 <_svfiprintf_r>
 80207c2:	1c43      	adds	r3, r0, #1
 80207c4:	bfbc      	itt	lt
 80207c6:	238b      	movlt	r3, #139	; 0x8b
 80207c8:	602b      	strlt	r3, [r5, #0]
 80207ca:	2c00      	cmp	r4, #0
 80207cc:	d0dd      	beq.n	802078a <sniprintf+0x16>
 80207ce:	9b02      	ldr	r3, [sp, #8]
 80207d0:	2200      	movs	r2, #0
 80207d2:	701a      	strb	r2, [r3, #0]
 80207d4:	e7d9      	b.n	802078a <sniprintf+0x16>
 80207d6:	bf00      	nop
 80207d8:	200009a0 	.word	0x200009a0

080207dc <siprintf>:
 80207dc:	b40e      	push	{r1, r2, r3}
 80207de:	b500      	push	{lr}
 80207e0:	b09c      	sub	sp, #112	; 0x70
 80207e2:	ab1d      	add	r3, sp, #116	; 0x74
 80207e4:	9002      	str	r0, [sp, #8]
 80207e6:	9006      	str	r0, [sp, #24]
 80207e8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80207ec:	4809      	ldr	r0, [pc, #36]	; (8020814 <siprintf+0x38>)
 80207ee:	9107      	str	r1, [sp, #28]
 80207f0:	9104      	str	r1, [sp, #16]
 80207f2:	4909      	ldr	r1, [pc, #36]	; (8020818 <siprintf+0x3c>)
 80207f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80207f8:	9105      	str	r1, [sp, #20]
 80207fa:	6800      	ldr	r0, [r0, #0]
 80207fc:	9301      	str	r3, [sp, #4]
 80207fe:	a902      	add	r1, sp, #8
 8020800:	f002 fbf8 	bl	8022ff4 <_svfiprintf_r>
 8020804:	9b02      	ldr	r3, [sp, #8]
 8020806:	2200      	movs	r2, #0
 8020808:	701a      	strb	r2, [r3, #0]
 802080a:	b01c      	add	sp, #112	; 0x70
 802080c:	f85d eb04 	ldr.w	lr, [sp], #4
 8020810:	b003      	add	sp, #12
 8020812:	4770      	bx	lr
 8020814:	200009a0 	.word	0x200009a0
 8020818:	ffff0208 	.word	0xffff0208

0802081c <__sread>:
 802081c:	b510      	push	{r4, lr}
 802081e:	460c      	mov	r4, r1
 8020820:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020824:	f000 f99a 	bl	8020b5c <_read_r>
 8020828:	2800      	cmp	r0, #0
 802082a:	bfab      	itete	ge
 802082c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 802082e:	89a3      	ldrhlt	r3, [r4, #12]
 8020830:	181b      	addge	r3, r3, r0
 8020832:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8020836:	bfac      	ite	ge
 8020838:	6563      	strge	r3, [r4, #84]	; 0x54
 802083a:	81a3      	strhlt	r3, [r4, #12]
 802083c:	bd10      	pop	{r4, pc}

0802083e <__swrite>:
 802083e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020842:	461f      	mov	r7, r3
 8020844:	898b      	ldrh	r3, [r1, #12]
 8020846:	05db      	lsls	r3, r3, #23
 8020848:	4605      	mov	r5, r0
 802084a:	460c      	mov	r4, r1
 802084c:	4616      	mov	r6, r2
 802084e:	d505      	bpl.n	802085c <__swrite+0x1e>
 8020850:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8020854:	2302      	movs	r3, #2
 8020856:	2200      	movs	r2, #0
 8020858:	f000 f96e 	bl	8020b38 <_lseek_r>
 802085c:	89a3      	ldrh	r3, [r4, #12]
 802085e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8020862:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8020866:	81a3      	strh	r3, [r4, #12]
 8020868:	4632      	mov	r2, r6
 802086a:	463b      	mov	r3, r7
 802086c:	4628      	mov	r0, r5
 802086e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8020872:	f000 b995 	b.w	8020ba0 <_write_r>

08020876 <__sseek>:
 8020876:	b510      	push	{r4, lr}
 8020878:	460c      	mov	r4, r1
 802087a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802087e:	f000 f95b 	bl	8020b38 <_lseek_r>
 8020882:	1c43      	adds	r3, r0, #1
 8020884:	89a3      	ldrh	r3, [r4, #12]
 8020886:	bf15      	itete	ne
 8020888:	6560      	strne	r0, [r4, #84]	; 0x54
 802088a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 802088e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8020892:	81a3      	strheq	r3, [r4, #12]
 8020894:	bf18      	it	ne
 8020896:	81a3      	strhne	r3, [r4, #12]
 8020898:	bd10      	pop	{r4, pc}

0802089a <__sclose>:
 802089a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 802089e:	f000 b93b 	b.w	8020b18 <_close_r>

080208a2 <_vsniprintf_r>:
 80208a2:	b530      	push	{r4, r5, lr}
 80208a4:	4614      	mov	r4, r2
 80208a6:	2c00      	cmp	r4, #0
 80208a8:	b09b      	sub	sp, #108	; 0x6c
 80208aa:	4605      	mov	r5, r0
 80208ac:	461a      	mov	r2, r3
 80208ae:	da05      	bge.n	80208bc <_vsniprintf_r+0x1a>
 80208b0:	238b      	movs	r3, #139	; 0x8b
 80208b2:	6003      	str	r3, [r0, #0]
 80208b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80208b8:	b01b      	add	sp, #108	; 0x6c
 80208ba:	bd30      	pop	{r4, r5, pc}
 80208bc:	f44f 7302 	mov.w	r3, #520	; 0x208
 80208c0:	f8ad 300c 	strh.w	r3, [sp, #12]
 80208c4:	bf14      	ite	ne
 80208c6:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 80208ca:	4623      	moveq	r3, r4
 80208cc:	9302      	str	r3, [sp, #8]
 80208ce:	9305      	str	r3, [sp, #20]
 80208d0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80208d4:	9100      	str	r1, [sp, #0]
 80208d6:	9104      	str	r1, [sp, #16]
 80208d8:	f8ad 300e 	strh.w	r3, [sp, #14]
 80208dc:	4669      	mov	r1, sp
 80208de:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80208e0:	f002 fb88 	bl	8022ff4 <_svfiprintf_r>
 80208e4:	1c43      	adds	r3, r0, #1
 80208e6:	bfbc      	itt	lt
 80208e8:	238b      	movlt	r3, #139	; 0x8b
 80208ea:	602b      	strlt	r3, [r5, #0]
 80208ec:	2c00      	cmp	r4, #0
 80208ee:	d0e3      	beq.n	80208b8 <_vsniprintf_r+0x16>
 80208f0:	9b00      	ldr	r3, [sp, #0]
 80208f2:	2200      	movs	r2, #0
 80208f4:	701a      	strb	r2, [r3, #0]
 80208f6:	e7df      	b.n	80208b8 <_vsniprintf_r+0x16>

080208f8 <vsniprintf>:
 80208f8:	b507      	push	{r0, r1, r2, lr}
 80208fa:	9300      	str	r3, [sp, #0]
 80208fc:	4613      	mov	r3, r2
 80208fe:	460a      	mov	r2, r1
 8020900:	4601      	mov	r1, r0
 8020902:	4803      	ldr	r0, [pc, #12]	; (8020910 <vsniprintf+0x18>)
 8020904:	6800      	ldr	r0, [r0, #0]
 8020906:	f7ff ffcc 	bl	80208a2 <_vsniprintf_r>
 802090a:	b003      	add	sp, #12
 802090c:	f85d fb04 	ldr.w	pc, [sp], #4
 8020910:	200009a0 	.word	0x200009a0

08020914 <__swbuf_r>:
 8020914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020916:	460e      	mov	r6, r1
 8020918:	4614      	mov	r4, r2
 802091a:	4605      	mov	r5, r0
 802091c:	b118      	cbz	r0, 8020926 <__swbuf_r+0x12>
 802091e:	6a03      	ldr	r3, [r0, #32]
 8020920:	b90b      	cbnz	r3, 8020926 <__swbuf_r+0x12>
 8020922:	f7ff fd7b 	bl	802041c <__sinit>
 8020926:	69a3      	ldr	r3, [r4, #24]
 8020928:	60a3      	str	r3, [r4, #8]
 802092a:	89a3      	ldrh	r3, [r4, #12]
 802092c:	071a      	lsls	r2, r3, #28
 802092e:	d525      	bpl.n	802097c <__swbuf_r+0x68>
 8020930:	6923      	ldr	r3, [r4, #16]
 8020932:	b31b      	cbz	r3, 802097c <__swbuf_r+0x68>
 8020934:	6823      	ldr	r3, [r4, #0]
 8020936:	6922      	ldr	r2, [r4, #16]
 8020938:	1a98      	subs	r0, r3, r2
 802093a:	6963      	ldr	r3, [r4, #20]
 802093c:	b2f6      	uxtb	r6, r6
 802093e:	4283      	cmp	r3, r0
 8020940:	4637      	mov	r7, r6
 8020942:	dc04      	bgt.n	802094e <__swbuf_r+0x3a>
 8020944:	4621      	mov	r1, r4
 8020946:	4628      	mov	r0, r5
 8020948:	f002 fe1c 	bl	8023584 <_fflush_r>
 802094c:	b9e0      	cbnz	r0, 8020988 <__swbuf_r+0x74>
 802094e:	68a3      	ldr	r3, [r4, #8]
 8020950:	3b01      	subs	r3, #1
 8020952:	60a3      	str	r3, [r4, #8]
 8020954:	6823      	ldr	r3, [r4, #0]
 8020956:	1c5a      	adds	r2, r3, #1
 8020958:	6022      	str	r2, [r4, #0]
 802095a:	701e      	strb	r6, [r3, #0]
 802095c:	6962      	ldr	r2, [r4, #20]
 802095e:	1c43      	adds	r3, r0, #1
 8020960:	429a      	cmp	r2, r3
 8020962:	d004      	beq.n	802096e <__swbuf_r+0x5a>
 8020964:	89a3      	ldrh	r3, [r4, #12]
 8020966:	07db      	lsls	r3, r3, #31
 8020968:	d506      	bpl.n	8020978 <__swbuf_r+0x64>
 802096a:	2e0a      	cmp	r6, #10
 802096c:	d104      	bne.n	8020978 <__swbuf_r+0x64>
 802096e:	4621      	mov	r1, r4
 8020970:	4628      	mov	r0, r5
 8020972:	f002 fe07 	bl	8023584 <_fflush_r>
 8020976:	b938      	cbnz	r0, 8020988 <__swbuf_r+0x74>
 8020978:	4638      	mov	r0, r7
 802097a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802097c:	4621      	mov	r1, r4
 802097e:	4628      	mov	r0, r5
 8020980:	f000 f806 	bl	8020990 <__swsetup_r>
 8020984:	2800      	cmp	r0, #0
 8020986:	d0d5      	beq.n	8020934 <__swbuf_r+0x20>
 8020988:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 802098c:	e7f4      	b.n	8020978 <__swbuf_r+0x64>
	...

08020990 <__swsetup_r>:
 8020990:	b538      	push	{r3, r4, r5, lr}
 8020992:	4b2a      	ldr	r3, [pc, #168]	; (8020a3c <__swsetup_r+0xac>)
 8020994:	4605      	mov	r5, r0
 8020996:	6818      	ldr	r0, [r3, #0]
 8020998:	460c      	mov	r4, r1
 802099a:	b118      	cbz	r0, 80209a4 <__swsetup_r+0x14>
 802099c:	6a03      	ldr	r3, [r0, #32]
 802099e:	b90b      	cbnz	r3, 80209a4 <__swsetup_r+0x14>
 80209a0:	f7ff fd3c 	bl	802041c <__sinit>
 80209a4:	89a3      	ldrh	r3, [r4, #12]
 80209a6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80209aa:	0718      	lsls	r0, r3, #28
 80209ac:	d422      	bmi.n	80209f4 <__swsetup_r+0x64>
 80209ae:	06d9      	lsls	r1, r3, #27
 80209b0:	d407      	bmi.n	80209c2 <__swsetup_r+0x32>
 80209b2:	2309      	movs	r3, #9
 80209b4:	602b      	str	r3, [r5, #0]
 80209b6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80209ba:	81a3      	strh	r3, [r4, #12]
 80209bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80209c0:	e034      	b.n	8020a2c <__swsetup_r+0x9c>
 80209c2:	0758      	lsls	r0, r3, #29
 80209c4:	d512      	bpl.n	80209ec <__swsetup_r+0x5c>
 80209c6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80209c8:	b141      	cbz	r1, 80209dc <__swsetup_r+0x4c>
 80209ca:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80209ce:	4299      	cmp	r1, r3
 80209d0:	d002      	beq.n	80209d8 <__swsetup_r+0x48>
 80209d2:	4628      	mov	r0, r5
 80209d4:	f000 ff60 	bl	8021898 <_free_r>
 80209d8:	2300      	movs	r3, #0
 80209da:	6363      	str	r3, [r4, #52]	; 0x34
 80209dc:	89a3      	ldrh	r3, [r4, #12]
 80209de:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80209e2:	81a3      	strh	r3, [r4, #12]
 80209e4:	2300      	movs	r3, #0
 80209e6:	6063      	str	r3, [r4, #4]
 80209e8:	6923      	ldr	r3, [r4, #16]
 80209ea:	6023      	str	r3, [r4, #0]
 80209ec:	89a3      	ldrh	r3, [r4, #12]
 80209ee:	f043 0308 	orr.w	r3, r3, #8
 80209f2:	81a3      	strh	r3, [r4, #12]
 80209f4:	6923      	ldr	r3, [r4, #16]
 80209f6:	b94b      	cbnz	r3, 8020a0c <__swsetup_r+0x7c>
 80209f8:	89a3      	ldrh	r3, [r4, #12]
 80209fa:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80209fe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8020a02:	d003      	beq.n	8020a0c <__swsetup_r+0x7c>
 8020a04:	4621      	mov	r1, r4
 8020a06:	4628      	mov	r0, r5
 8020a08:	f002 fe1c 	bl	8023644 <__smakebuf_r>
 8020a0c:	89a0      	ldrh	r0, [r4, #12]
 8020a0e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8020a12:	f010 0301 	ands.w	r3, r0, #1
 8020a16:	d00a      	beq.n	8020a2e <__swsetup_r+0x9e>
 8020a18:	2300      	movs	r3, #0
 8020a1a:	60a3      	str	r3, [r4, #8]
 8020a1c:	6963      	ldr	r3, [r4, #20]
 8020a1e:	425b      	negs	r3, r3
 8020a20:	61a3      	str	r3, [r4, #24]
 8020a22:	6923      	ldr	r3, [r4, #16]
 8020a24:	b943      	cbnz	r3, 8020a38 <__swsetup_r+0xa8>
 8020a26:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8020a2a:	d1c4      	bne.n	80209b6 <__swsetup_r+0x26>
 8020a2c:	bd38      	pop	{r3, r4, r5, pc}
 8020a2e:	0781      	lsls	r1, r0, #30
 8020a30:	bf58      	it	pl
 8020a32:	6963      	ldrpl	r3, [r4, #20]
 8020a34:	60a3      	str	r3, [r4, #8]
 8020a36:	e7f4      	b.n	8020a22 <__swsetup_r+0x92>
 8020a38:	2000      	movs	r0, #0
 8020a3a:	e7f7      	b.n	8020a2c <__swsetup_r+0x9c>
 8020a3c:	200009a0 	.word	0x200009a0

08020a40 <memcmp>:
 8020a40:	b510      	push	{r4, lr}
 8020a42:	3901      	subs	r1, #1
 8020a44:	4402      	add	r2, r0
 8020a46:	4290      	cmp	r0, r2
 8020a48:	d101      	bne.n	8020a4e <memcmp+0xe>
 8020a4a:	2000      	movs	r0, #0
 8020a4c:	e005      	b.n	8020a5a <memcmp+0x1a>
 8020a4e:	7803      	ldrb	r3, [r0, #0]
 8020a50:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8020a54:	42a3      	cmp	r3, r4
 8020a56:	d001      	beq.n	8020a5c <memcmp+0x1c>
 8020a58:	1b18      	subs	r0, r3, r4
 8020a5a:	bd10      	pop	{r4, pc}
 8020a5c:	3001      	adds	r0, #1
 8020a5e:	e7f2      	b.n	8020a46 <memcmp+0x6>

08020a60 <memmove>:
 8020a60:	4288      	cmp	r0, r1
 8020a62:	b510      	push	{r4, lr}
 8020a64:	eb01 0402 	add.w	r4, r1, r2
 8020a68:	d902      	bls.n	8020a70 <memmove+0x10>
 8020a6a:	4284      	cmp	r4, r0
 8020a6c:	4623      	mov	r3, r4
 8020a6e:	d807      	bhi.n	8020a80 <memmove+0x20>
 8020a70:	1e43      	subs	r3, r0, #1
 8020a72:	42a1      	cmp	r1, r4
 8020a74:	d008      	beq.n	8020a88 <memmove+0x28>
 8020a76:	f811 2b01 	ldrb.w	r2, [r1], #1
 8020a7a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8020a7e:	e7f8      	b.n	8020a72 <memmove+0x12>
 8020a80:	4402      	add	r2, r0
 8020a82:	4601      	mov	r1, r0
 8020a84:	428a      	cmp	r2, r1
 8020a86:	d100      	bne.n	8020a8a <memmove+0x2a>
 8020a88:	bd10      	pop	{r4, pc}
 8020a8a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8020a8e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8020a92:	e7f7      	b.n	8020a84 <memmove+0x24>

08020a94 <memset>:
 8020a94:	4402      	add	r2, r0
 8020a96:	4603      	mov	r3, r0
 8020a98:	4293      	cmp	r3, r2
 8020a9a:	d100      	bne.n	8020a9e <memset+0xa>
 8020a9c:	4770      	bx	lr
 8020a9e:	f803 1b01 	strb.w	r1, [r3], #1
 8020aa2:	e7f9      	b.n	8020a98 <memset+0x4>

08020aa4 <strchr>:
 8020aa4:	b2c9      	uxtb	r1, r1
 8020aa6:	4603      	mov	r3, r0
 8020aa8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8020aac:	b11a      	cbz	r2, 8020ab6 <strchr+0x12>
 8020aae:	428a      	cmp	r2, r1
 8020ab0:	d1f9      	bne.n	8020aa6 <strchr+0x2>
 8020ab2:	4618      	mov	r0, r3
 8020ab4:	4770      	bx	lr
 8020ab6:	2900      	cmp	r1, #0
 8020ab8:	bf18      	it	ne
 8020aba:	2300      	movne	r3, #0
 8020abc:	e7f9      	b.n	8020ab2 <strchr+0xe>

08020abe <strncmp>:
 8020abe:	b510      	push	{r4, lr}
 8020ac0:	b16a      	cbz	r2, 8020ade <strncmp+0x20>
 8020ac2:	3901      	subs	r1, #1
 8020ac4:	1884      	adds	r4, r0, r2
 8020ac6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8020aca:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8020ace:	429a      	cmp	r2, r3
 8020ad0:	d103      	bne.n	8020ada <strncmp+0x1c>
 8020ad2:	42a0      	cmp	r0, r4
 8020ad4:	d001      	beq.n	8020ada <strncmp+0x1c>
 8020ad6:	2a00      	cmp	r2, #0
 8020ad8:	d1f5      	bne.n	8020ac6 <strncmp+0x8>
 8020ada:	1ad0      	subs	r0, r2, r3
 8020adc:	bd10      	pop	{r4, pc}
 8020ade:	4610      	mov	r0, r2
 8020ae0:	e7fc      	b.n	8020adc <strncmp+0x1e>

08020ae2 <strstr>:
 8020ae2:	780a      	ldrb	r2, [r1, #0]
 8020ae4:	b570      	push	{r4, r5, r6, lr}
 8020ae6:	b96a      	cbnz	r2, 8020b04 <strstr+0x22>
 8020ae8:	bd70      	pop	{r4, r5, r6, pc}
 8020aea:	429a      	cmp	r2, r3
 8020aec:	d109      	bne.n	8020b02 <strstr+0x20>
 8020aee:	460c      	mov	r4, r1
 8020af0:	4605      	mov	r5, r0
 8020af2:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 8020af6:	2b00      	cmp	r3, #0
 8020af8:	d0f6      	beq.n	8020ae8 <strstr+0x6>
 8020afa:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 8020afe:	429e      	cmp	r6, r3
 8020b00:	d0f7      	beq.n	8020af2 <strstr+0x10>
 8020b02:	3001      	adds	r0, #1
 8020b04:	7803      	ldrb	r3, [r0, #0]
 8020b06:	2b00      	cmp	r3, #0
 8020b08:	d1ef      	bne.n	8020aea <strstr+0x8>
 8020b0a:	4618      	mov	r0, r3
 8020b0c:	e7ec      	b.n	8020ae8 <strstr+0x6>
	...

08020b10 <_localeconv_r>:
 8020b10:	4800      	ldr	r0, [pc, #0]	; (8020b14 <_localeconv_r+0x4>)
 8020b12:	4770      	bx	lr
 8020b14:	20000a94 	.word	0x20000a94

08020b18 <_close_r>:
 8020b18:	b538      	push	{r3, r4, r5, lr}
 8020b1a:	4d06      	ldr	r5, [pc, #24]	; (8020b34 <_close_r+0x1c>)
 8020b1c:	2300      	movs	r3, #0
 8020b1e:	4604      	mov	r4, r0
 8020b20:	4608      	mov	r0, r1
 8020b22:	602b      	str	r3, [r5, #0]
 8020b24:	f7e2 fb77 	bl	8003216 <_close>
 8020b28:	1c43      	adds	r3, r0, #1
 8020b2a:	d102      	bne.n	8020b32 <_close_r+0x1a>
 8020b2c:	682b      	ldr	r3, [r5, #0]
 8020b2e:	b103      	cbz	r3, 8020b32 <_close_r+0x1a>
 8020b30:	6023      	str	r3, [r4, #0]
 8020b32:	bd38      	pop	{r3, r4, r5, pc}
 8020b34:	20017108 	.word	0x20017108

08020b38 <_lseek_r>:
 8020b38:	b538      	push	{r3, r4, r5, lr}
 8020b3a:	4d07      	ldr	r5, [pc, #28]	; (8020b58 <_lseek_r+0x20>)
 8020b3c:	4604      	mov	r4, r0
 8020b3e:	4608      	mov	r0, r1
 8020b40:	4611      	mov	r1, r2
 8020b42:	2200      	movs	r2, #0
 8020b44:	602a      	str	r2, [r5, #0]
 8020b46:	461a      	mov	r2, r3
 8020b48:	f7e2 fb8c 	bl	8003264 <_lseek>
 8020b4c:	1c43      	adds	r3, r0, #1
 8020b4e:	d102      	bne.n	8020b56 <_lseek_r+0x1e>
 8020b50:	682b      	ldr	r3, [r5, #0]
 8020b52:	b103      	cbz	r3, 8020b56 <_lseek_r+0x1e>
 8020b54:	6023      	str	r3, [r4, #0]
 8020b56:	bd38      	pop	{r3, r4, r5, pc}
 8020b58:	20017108 	.word	0x20017108

08020b5c <_read_r>:
 8020b5c:	b538      	push	{r3, r4, r5, lr}
 8020b5e:	4d07      	ldr	r5, [pc, #28]	; (8020b7c <_read_r+0x20>)
 8020b60:	4604      	mov	r4, r0
 8020b62:	4608      	mov	r0, r1
 8020b64:	4611      	mov	r1, r2
 8020b66:	2200      	movs	r2, #0
 8020b68:	602a      	str	r2, [r5, #0]
 8020b6a:	461a      	mov	r2, r3
 8020b6c:	f7e2 fb1a 	bl	80031a4 <_read>
 8020b70:	1c43      	adds	r3, r0, #1
 8020b72:	d102      	bne.n	8020b7a <_read_r+0x1e>
 8020b74:	682b      	ldr	r3, [r5, #0]
 8020b76:	b103      	cbz	r3, 8020b7a <_read_r+0x1e>
 8020b78:	6023      	str	r3, [r4, #0]
 8020b7a:	bd38      	pop	{r3, r4, r5, pc}
 8020b7c:	20017108 	.word	0x20017108

08020b80 <_sbrk_r>:
 8020b80:	b538      	push	{r3, r4, r5, lr}
 8020b82:	4d06      	ldr	r5, [pc, #24]	; (8020b9c <_sbrk_r+0x1c>)
 8020b84:	2300      	movs	r3, #0
 8020b86:	4604      	mov	r4, r0
 8020b88:	4608      	mov	r0, r1
 8020b8a:	602b      	str	r3, [r5, #0]
 8020b8c:	f7e2 fb78 	bl	8003280 <_sbrk>
 8020b90:	1c43      	adds	r3, r0, #1
 8020b92:	d102      	bne.n	8020b9a <_sbrk_r+0x1a>
 8020b94:	682b      	ldr	r3, [r5, #0]
 8020b96:	b103      	cbz	r3, 8020b9a <_sbrk_r+0x1a>
 8020b98:	6023      	str	r3, [r4, #0]
 8020b9a:	bd38      	pop	{r3, r4, r5, pc}
 8020b9c:	20017108 	.word	0x20017108

08020ba0 <_write_r>:
 8020ba0:	b538      	push	{r3, r4, r5, lr}
 8020ba2:	4d07      	ldr	r5, [pc, #28]	; (8020bc0 <_write_r+0x20>)
 8020ba4:	4604      	mov	r4, r0
 8020ba6:	4608      	mov	r0, r1
 8020ba8:	4611      	mov	r1, r2
 8020baa:	2200      	movs	r2, #0
 8020bac:	602a      	str	r2, [r5, #0]
 8020bae:	461a      	mov	r2, r3
 8020bb0:	f7e2 fb15 	bl	80031de <_write>
 8020bb4:	1c43      	adds	r3, r0, #1
 8020bb6:	d102      	bne.n	8020bbe <_write_r+0x1e>
 8020bb8:	682b      	ldr	r3, [r5, #0]
 8020bba:	b103      	cbz	r3, 8020bbe <_write_r+0x1e>
 8020bbc:	6023      	str	r3, [r4, #0]
 8020bbe:	bd38      	pop	{r3, r4, r5, pc}
 8020bc0:	20017108 	.word	0x20017108

08020bc4 <__errno>:
 8020bc4:	4b01      	ldr	r3, [pc, #4]	; (8020bcc <__errno+0x8>)
 8020bc6:	6818      	ldr	r0, [r3, #0]
 8020bc8:	4770      	bx	lr
 8020bca:	bf00      	nop
 8020bcc:	200009a0 	.word	0x200009a0

08020bd0 <__libc_init_array>:
 8020bd0:	b570      	push	{r4, r5, r6, lr}
 8020bd2:	4d0d      	ldr	r5, [pc, #52]	; (8020c08 <__libc_init_array+0x38>)
 8020bd4:	4c0d      	ldr	r4, [pc, #52]	; (8020c0c <__libc_init_array+0x3c>)
 8020bd6:	1b64      	subs	r4, r4, r5
 8020bd8:	10a4      	asrs	r4, r4, #2
 8020bda:	2600      	movs	r6, #0
 8020bdc:	42a6      	cmp	r6, r4
 8020bde:	d109      	bne.n	8020bf4 <__libc_init_array+0x24>
 8020be0:	4d0b      	ldr	r5, [pc, #44]	; (8020c10 <__libc_init_array+0x40>)
 8020be2:	4c0c      	ldr	r4, [pc, #48]	; (8020c14 <__libc_init_array+0x44>)
 8020be4:	f003 f954 	bl	8023e90 <_init>
 8020be8:	1b64      	subs	r4, r4, r5
 8020bea:	10a4      	asrs	r4, r4, #2
 8020bec:	2600      	movs	r6, #0
 8020bee:	42a6      	cmp	r6, r4
 8020bf0:	d105      	bne.n	8020bfe <__libc_init_array+0x2e>
 8020bf2:	bd70      	pop	{r4, r5, r6, pc}
 8020bf4:	f855 3b04 	ldr.w	r3, [r5], #4
 8020bf8:	4798      	blx	r3
 8020bfa:	3601      	adds	r6, #1
 8020bfc:	e7ee      	b.n	8020bdc <__libc_init_array+0xc>
 8020bfe:	f855 3b04 	ldr.w	r3, [r5], #4
 8020c02:	4798      	blx	r3
 8020c04:	3601      	adds	r6, #1
 8020c06:	e7f2      	b.n	8020bee <__libc_init_array+0x1e>
 8020c08:	08025ce4 	.word	0x08025ce4
 8020c0c:	08025ce4 	.word	0x08025ce4
 8020c10:	08025ce4 	.word	0x08025ce4
 8020c14:	08025cfc 	.word	0x08025cfc

08020c18 <__retarget_lock_init_recursive>:
 8020c18:	4770      	bx	lr

08020c1a <__retarget_lock_acquire_recursive>:
 8020c1a:	4770      	bx	lr

08020c1c <__retarget_lock_release_recursive>:
 8020c1c:	4770      	bx	lr

08020c1e <strcpy>:
 8020c1e:	4603      	mov	r3, r0
 8020c20:	f811 2b01 	ldrb.w	r2, [r1], #1
 8020c24:	f803 2b01 	strb.w	r2, [r3], #1
 8020c28:	2a00      	cmp	r2, #0
 8020c2a:	d1f9      	bne.n	8020c20 <strcpy+0x2>
 8020c2c:	4770      	bx	lr

08020c2e <memcpy>:
 8020c2e:	440a      	add	r2, r1
 8020c30:	4291      	cmp	r1, r2
 8020c32:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8020c36:	d100      	bne.n	8020c3a <memcpy+0xc>
 8020c38:	4770      	bx	lr
 8020c3a:	b510      	push	{r4, lr}
 8020c3c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8020c40:	f803 4f01 	strb.w	r4, [r3, #1]!
 8020c44:	4291      	cmp	r1, r2
 8020c46:	d1f9      	bne.n	8020c3c <memcpy+0xe>
 8020c48:	bd10      	pop	{r4, pc}
	...

08020c4c <nanf>:
 8020c4c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8020c54 <nanf+0x8>
 8020c50:	4770      	bx	lr
 8020c52:	bf00      	nop
 8020c54:	7fc00000 	.word	0x7fc00000

08020c58 <__assert_func>:
 8020c58:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8020c5a:	4614      	mov	r4, r2
 8020c5c:	461a      	mov	r2, r3
 8020c5e:	4b09      	ldr	r3, [pc, #36]	; (8020c84 <__assert_func+0x2c>)
 8020c60:	681b      	ldr	r3, [r3, #0]
 8020c62:	4605      	mov	r5, r0
 8020c64:	68d8      	ldr	r0, [r3, #12]
 8020c66:	b14c      	cbz	r4, 8020c7c <__assert_func+0x24>
 8020c68:	4b07      	ldr	r3, [pc, #28]	; (8020c88 <__assert_func+0x30>)
 8020c6a:	9100      	str	r1, [sp, #0]
 8020c6c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8020c70:	4906      	ldr	r1, [pc, #24]	; (8020c8c <__assert_func+0x34>)
 8020c72:	462b      	mov	r3, r5
 8020c74:	f002 fcae 	bl	80235d4 <fiprintf>
 8020c78:	f002 fd4a 	bl	8023710 <abort>
 8020c7c:	4b04      	ldr	r3, [pc, #16]	; (8020c90 <__assert_func+0x38>)
 8020c7e:	461c      	mov	r4, r3
 8020c80:	e7f3      	b.n	8020c6a <__assert_func+0x12>
 8020c82:	bf00      	nop
 8020c84:	200009a0 	.word	0x200009a0
 8020c88:	08025a05 	.word	0x08025a05
 8020c8c:	08025a12 	.word	0x08025a12
 8020c90:	08025a40 	.word	0x08025a40

08020c94 <quorem>:
 8020c94:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020c98:	6903      	ldr	r3, [r0, #16]
 8020c9a:	690c      	ldr	r4, [r1, #16]
 8020c9c:	42a3      	cmp	r3, r4
 8020c9e:	4607      	mov	r7, r0
 8020ca0:	db7e      	blt.n	8020da0 <quorem+0x10c>
 8020ca2:	3c01      	subs	r4, #1
 8020ca4:	f101 0814 	add.w	r8, r1, #20
 8020ca8:	f100 0514 	add.w	r5, r0, #20
 8020cac:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8020cb0:	9301      	str	r3, [sp, #4]
 8020cb2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8020cb6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8020cba:	3301      	adds	r3, #1
 8020cbc:	429a      	cmp	r2, r3
 8020cbe:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8020cc2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8020cc6:	fbb2 f6f3 	udiv	r6, r2, r3
 8020cca:	d331      	bcc.n	8020d30 <quorem+0x9c>
 8020ccc:	f04f 0e00 	mov.w	lr, #0
 8020cd0:	4640      	mov	r0, r8
 8020cd2:	46ac      	mov	ip, r5
 8020cd4:	46f2      	mov	sl, lr
 8020cd6:	f850 2b04 	ldr.w	r2, [r0], #4
 8020cda:	b293      	uxth	r3, r2
 8020cdc:	fb06 e303 	mla	r3, r6, r3, lr
 8020ce0:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8020ce4:	0c1a      	lsrs	r2, r3, #16
 8020ce6:	b29b      	uxth	r3, r3
 8020ce8:	ebaa 0303 	sub.w	r3, sl, r3
 8020cec:	f8dc a000 	ldr.w	sl, [ip]
 8020cf0:	fa13 f38a 	uxtah	r3, r3, sl
 8020cf4:	fb06 220e 	mla	r2, r6, lr, r2
 8020cf8:	9300      	str	r3, [sp, #0]
 8020cfa:	9b00      	ldr	r3, [sp, #0]
 8020cfc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8020d00:	b292      	uxth	r2, r2
 8020d02:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8020d06:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8020d0a:	f8bd 3000 	ldrh.w	r3, [sp]
 8020d0e:	4581      	cmp	r9, r0
 8020d10:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8020d14:	f84c 3b04 	str.w	r3, [ip], #4
 8020d18:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8020d1c:	d2db      	bcs.n	8020cd6 <quorem+0x42>
 8020d1e:	f855 300b 	ldr.w	r3, [r5, fp]
 8020d22:	b92b      	cbnz	r3, 8020d30 <quorem+0x9c>
 8020d24:	9b01      	ldr	r3, [sp, #4]
 8020d26:	3b04      	subs	r3, #4
 8020d28:	429d      	cmp	r5, r3
 8020d2a:	461a      	mov	r2, r3
 8020d2c:	d32c      	bcc.n	8020d88 <quorem+0xf4>
 8020d2e:	613c      	str	r4, [r7, #16]
 8020d30:	4638      	mov	r0, r7
 8020d32:	f001 f8c3 	bl	8021ebc <__mcmp>
 8020d36:	2800      	cmp	r0, #0
 8020d38:	db22      	blt.n	8020d80 <quorem+0xec>
 8020d3a:	3601      	adds	r6, #1
 8020d3c:	4629      	mov	r1, r5
 8020d3e:	2000      	movs	r0, #0
 8020d40:	f858 2b04 	ldr.w	r2, [r8], #4
 8020d44:	f8d1 c000 	ldr.w	ip, [r1]
 8020d48:	b293      	uxth	r3, r2
 8020d4a:	1ac3      	subs	r3, r0, r3
 8020d4c:	0c12      	lsrs	r2, r2, #16
 8020d4e:	fa13 f38c 	uxtah	r3, r3, ip
 8020d52:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8020d56:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8020d5a:	b29b      	uxth	r3, r3
 8020d5c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8020d60:	45c1      	cmp	r9, r8
 8020d62:	f841 3b04 	str.w	r3, [r1], #4
 8020d66:	ea4f 4022 	mov.w	r0, r2, asr #16
 8020d6a:	d2e9      	bcs.n	8020d40 <quorem+0xac>
 8020d6c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8020d70:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8020d74:	b922      	cbnz	r2, 8020d80 <quorem+0xec>
 8020d76:	3b04      	subs	r3, #4
 8020d78:	429d      	cmp	r5, r3
 8020d7a:	461a      	mov	r2, r3
 8020d7c:	d30a      	bcc.n	8020d94 <quorem+0x100>
 8020d7e:	613c      	str	r4, [r7, #16]
 8020d80:	4630      	mov	r0, r6
 8020d82:	b003      	add	sp, #12
 8020d84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020d88:	6812      	ldr	r2, [r2, #0]
 8020d8a:	3b04      	subs	r3, #4
 8020d8c:	2a00      	cmp	r2, #0
 8020d8e:	d1ce      	bne.n	8020d2e <quorem+0x9a>
 8020d90:	3c01      	subs	r4, #1
 8020d92:	e7c9      	b.n	8020d28 <quorem+0x94>
 8020d94:	6812      	ldr	r2, [r2, #0]
 8020d96:	3b04      	subs	r3, #4
 8020d98:	2a00      	cmp	r2, #0
 8020d9a:	d1f0      	bne.n	8020d7e <quorem+0xea>
 8020d9c:	3c01      	subs	r4, #1
 8020d9e:	e7eb      	b.n	8020d78 <quorem+0xe4>
 8020da0:	2000      	movs	r0, #0
 8020da2:	e7ee      	b.n	8020d82 <quorem+0xee>
 8020da4:	0000      	movs	r0, r0
	...

08020da8 <_dtoa_r>:
 8020da8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020dac:	ed2d 8b02 	vpush	{d8}
 8020db0:	69c5      	ldr	r5, [r0, #28]
 8020db2:	b091      	sub	sp, #68	; 0x44
 8020db4:	ed8d 0b02 	vstr	d0, [sp, #8]
 8020db8:	ec59 8b10 	vmov	r8, r9, d0
 8020dbc:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 8020dbe:	9106      	str	r1, [sp, #24]
 8020dc0:	4606      	mov	r6, r0
 8020dc2:	9208      	str	r2, [sp, #32]
 8020dc4:	930c      	str	r3, [sp, #48]	; 0x30
 8020dc6:	b975      	cbnz	r5, 8020de6 <_dtoa_r+0x3e>
 8020dc8:	2010      	movs	r0, #16
 8020dca:	f7fe fa7f 	bl	801f2cc <malloc>
 8020dce:	4602      	mov	r2, r0
 8020dd0:	61f0      	str	r0, [r6, #28]
 8020dd2:	b920      	cbnz	r0, 8020dde <_dtoa_r+0x36>
 8020dd4:	4ba6      	ldr	r3, [pc, #664]	; (8021070 <_dtoa_r+0x2c8>)
 8020dd6:	21ef      	movs	r1, #239	; 0xef
 8020dd8:	48a6      	ldr	r0, [pc, #664]	; (8021074 <_dtoa_r+0x2cc>)
 8020dda:	f7ff ff3d 	bl	8020c58 <__assert_func>
 8020dde:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8020de2:	6005      	str	r5, [r0, #0]
 8020de4:	60c5      	str	r5, [r0, #12]
 8020de6:	69f3      	ldr	r3, [r6, #28]
 8020de8:	6819      	ldr	r1, [r3, #0]
 8020dea:	b151      	cbz	r1, 8020e02 <_dtoa_r+0x5a>
 8020dec:	685a      	ldr	r2, [r3, #4]
 8020dee:	604a      	str	r2, [r1, #4]
 8020df0:	2301      	movs	r3, #1
 8020df2:	4093      	lsls	r3, r2
 8020df4:	608b      	str	r3, [r1, #8]
 8020df6:	4630      	mov	r0, r6
 8020df8:	f000 fdda 	bl	80219b0 <_Bfree>
 8020dfc:	69f3      	ldr	r3, [r6, #28]
 8020dfe:	2200      	movs	r2, #0
 8020e00:	601a      	str	r2, [r3, #0]
 8020e02:	f1b9 0300 	subs.w	r3, r9, #0
 8020e06:	bfbb      	ittet	lt
 8020e08:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8020e0c:	9303      	strlt	r3, [sp, #12]
 8020e0e:	2300      	movge	r3, #0
 8020e10:	2201      	movlt	r2, #1
 8020e12:	bfac      	ite	ge
 8020e14:	6023      	strge	r3, [r4, #0]
 8020e16:	6022      	strlt	r2, [r4, #0]
 8020e18:	4b97      	ldr	r3, [pc, #604]	; (8021078 <_dtoa_r+0x2d0>)
 8020e1a:	9c03      	ldr	r4, [sp, #12]
 8020e1c:	43a3      	bics	r3, r4
 8020e1e:	d11c      	bne.n	8020e5a <_dtoa_r+0xb2>
 8020e20:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8020e22:	f242 730f 	movw	r3, #9999	; 0x270f
 8020e26:	6013      	str	r3, [r2, #0]
 8020e28:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8020e2c:	ea53 0308 	orrs.w	r3, r3, r8
 8020e30:	f000 84fb 	beq.w	802182a <_dtoa_r+0xa82>
 8020e34:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8020e36:	b963      	cbnz	r3, 8020e52 <_dtoa_r+0xaa>
 8020e38:	4b90      	ldr	r3, [pc, #576]	; (802107c <_dtoa_r+0x2d4>)
 8020e3a:	e020      	b.n	8020e7e <_dtoa_r+0xd6>
 8020e3c:	4b90      	ldr	r3, [pc, #576]	; (8021080 <_dtoa_r+0x2d8>)
 8020e3e:	9301      	str	r3, [sp, #4]
 8020e40:	3308      	adds	r3, #8
 8020e42:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8020e44:	6013      	str	r3, [r2, #0]
 8020e46:	9801      	ldr	r0, [sp, #4]
 8020e48:	b011      	add	sp, #68	; 0x44
 8020e4a:	ecbd 8b02 	vpop	{d8}
 8020e4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020e52:	4b8a      	ldr	r3, [pc, #552]	; (802107c <_dtoa_r+0x2d4>)
 8020e54:	9301      	str	r3, [sp, #4]
 8020e56:	3303      	adds	r3, #3
 8020e58:	e7f3      	b.n	8020e42 <_dtoa_r+0x9a>
 8020e5a:	ed9d 8b02 	vldr	d8, [sp, #8]
 8020e5e:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8020e62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020e66:	d10c      	bne.n	8020e82 <_dtoa_r+0xda>
 8020e68:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8020e6a:	2301      	movs	r3, #1
 8020e6c:	6013      	str	r3, [r2, #0]
 8020e6e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8020e70:	2b00      	cmp	r3, #0
 8020e72:	f000 84d7 	beq.w	8021824 <_dtoa_r+0xa7c>
 8020e76:	4b83      	ldr	r3, [pc, #524]	; (8021084 <_dtoa_r+0x2dc>)
 8020e78:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8020e7a:	6013      	str	r3, [r2, #0]
 8020e7c:	3b01      	subs	r3, #1
 8020e7e:	9301      	str	r3, [sp, #4]
 8020e80:	e7e1      	b.n	8020e46 <_dtoa_r+0x9e>
 8020e82:	aa0e      	add	r2, sp, #56	; 0x38
 8020e84:	a90f      	add	r1, sp, #60	; 0x3c
 8020e86:	4630      	mov	r0, r6
 8020e88:	eeb0 0b48 	vmov.f64	d0, d8
 8020e8c:	f001 f92c 	bl	80220e8 <__d2b>
 8020e90:	f3c4 530a 	ubfx	r3, r4, #20, #11
 8020e94:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8020e96:	4605      	mov	r5, r0
 8020e98:	2b00      	cmp	r3, #0
 8020e9a:	d046      	beq.n	8020f2a <_dtoa_r+0x182>
 8020e9c:	eeb0 7b48 	vmov.f64	d7, d8
 8020ea0:	ee18 1a90 	vmov	r1, s17
 8020ea4:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8020ea8:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 8020eac:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8020eb0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8020eb4:	2000      	movs	r0, #0
 8020eb6:	ee07 1a90 	vmov	s15, r1
 8020eba:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 8020ebe:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8021058 <_dtoa_r+0x2b0>
 8020ec2:	ee37 7b46 	vsub.f64	d7, d7, d6
 8020ec6:	ed9f 6b66 	vldr	d6, [pc, #408]	; 8021060 <_dtoa_r+0x2b8>
 8020eca:	eea7 6b05 	vfma.f64	d6, d7, d5
 8020ece:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8021068 <_dtoa_r+0x2c0>
 8020ed2:	ee07 3a90 	vmov	s15, r3
 8020ed6:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8020eda:	eeb0 7b46 	vmov.f64	d7, d6
 8020ede:	eea4 7b05 	vfma.f64	d7, d4, d5
 8020ee2:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8020ee6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8020eea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020eee:	ee16 ba90 	vmov	fp, s13
 8020ef2:	9009      	str	r0, [sp, #36]	; 0x24
 8020ef4:	d508      	bpl.n	8020f08 <_dtoa_r+0x160>
 8020ef6:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8020efa:	eeb4 6b47 	vcmp.f64	d6, d7
 8020efe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020f02:	bf18      	it	ne
 8020f04:	f10b 3bff 	addne.w	fp, fp, #4294967295	; 0xffffffff
 8020f08:	f1bb 0f16 	cmp.w	fp, #22
 8020f0c:	d82b      	bhi.n	8020f66 <_dtoa_r+0x1be>
 8020f0e:	495e      	ldr	r1, [pc, #376]	; (8021088 <_dtoa_r+0x2e0>)
 8020f10:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8020f14:	ed91 7b00 	vldr	d7, [r1]
 8020f18:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8020f1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8020f20:	d501      	bpl.n	8020f26 <_dtoa_r+0x17e>
 8020f22:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8020f26:	2100      	movs	r1, #0
 8020f28:	e01e      	b.n	8020f68 <_dtoa_r+0x1c0>
 8020f2a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8020f2c:	4413      	add	r3, r2
 8020f2e:	f203 4132 	addw	r1, r3, #1074	; 0x432
 8020f32:	2920      	cmp	r1, #32
 8020f34:	bfc1      	itttt	gt
 8020f36:	f1c1 0140 	rsbgt	r1, r1, #64	; 0x40
 8020f3a:	408c      	lslgt	r4, r1
 8020f3c:	f203 4112 	addwgt	r1, r3, #1042	; 0x412
 8020f40:	fa28 f101 	lsrgt.w	r1, r8, r1
 8020f44:	bfd6      	itet	le
 8020f46:	f1c1 0120 	rsble	r1, r1, #32
 8020f4a:	4321      	orrgt	r1, r4
 8020f4c:	fa08 f101 	lslle.w	r1, r8, r1
 8020f50:	ee07 1a90 	vmov	s15, r1
 8020f54:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8020f58:	3b01      	subs	r3, #1
 8020f5a:	ee17 1a90 	vmov	r1, s15
 8020f5e:	2001      	movs	r0, #1
 8020f60:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8020f64:	e7a7      	b.n	8020eb6 <_dtoa_r+0x10e>
 8020f66:	2101      	movs	r1, #1
 8020f68:	1ad2      	subs	r2, r2, r3
 8020f6a:	1e53      	subs	r3, r2, #1
 8020f6c:	9305      	str	r3, [sp, #20]
 8020f6e:	bf45      	ittet	mi
 8020f70:	f1c2 0301 	rsbmi	r3, r2, #1
 8020f74:	9304      	strmi	r3, [sp, #16]
 8020f76:	2300      	movpl	r3, #0
 8020f78:	2300      	movmi	r3, #0
 8020f7a:	bf4c      	ite	mi
 8020f7c:	9305      	strmi	r3, [sp, #20]
 8020f7e:	9304      	strpl	r3, [sp, #16]
 8020f80:	f1bb 0f00 	cmp.w	fp, #0
 8020f84:	910b      	str	r1, [sp, #44]	; 0x2c
 8020f86:	db18      	blt.n	8020fba <_dtoa_r+0x212>
 8020f88:	9b05      	ldr	r3, [sp, #20]
 8020f8a:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8020f8e:	445b      	add	r3, fp
 8020f90:	9305      	str	r3, [sp, #20]
 8020f92:	2300      	movs	r3, #0
 8020f94:	9a06      	ldr	r2, [sp, #24]
 8020f96:	2a09      	cmp	r2, #9
 8020f98:	d848      	bhi.n	802102c <_dtoa_r+0x284>
 8020f9a:	2a05      	cmp	r2, #5
 8020f9c:	bfc4      	itt	gt
 8020f9e:	3a04      	subgt	r2, #4
 8020fa0:	9206      	strgt	r2, [sp, #24]
 8020fa2:	9a06      	ldr	r2, [sp, #24]
 8020fa4:	f1a2 0202 	sub.w	r2, r2, #2
 8020fa8:	bfcc      	ite	gt
 8020faa:	2400      	movgt	r4, #0
 8020fac:	2401      	movle	r4, #1
 8020fae:	2a03      	cmp	r2, #3
 8020fb0:	d847      	bhi.n	8021042 <_dtoa_r+0x29a>
 8020fb2:	e8df f002 	tbb	[pc, r2]
 8020fb6:	2d0b      	.short	0x2d0b
 8020fb8:	392b      	.short	0x392b
 8020fba:	9b04      	ldr	r3, [sp, #16]
 8020fbc:	2200      	movs	r2, #0
 8020fbe:	eba3 030b 	sub.w	r3, r3, fp
 8020fc2:	9304      	str	r3, [sp, #16]
 8020fc4:	920a      	str	r2, [sp, #40]	; 0x28
 8020fc6:	f1cb 0300 	rsb	r3, fp, #0
 8020fca:	e7e3      	b.n	8020f94 <_dtoa_r+0x1ec>
 8020fcc:	2200      	movs	r2, #0
 8020fce:	9207      	str	r2, [sp, #28]
 8020fd0:	9a08      	ldr	r2, [sp, #32]
 8020fd2:	2a00      	cmp	r2, #0
 8020fd4:	dc38      	bgt.n	8021048 <_dtoa_r+0x2a0>
 8020fd6:	f04f 0a01 	mov.w	sl, #1
 8020fda:	46d1      	mov	r9, sl
 8020fdc:	4652      	mov	r2, sl
 8020fde:	f8cd a020 	str.w	sl, [sp, #32]
 8020fe2:	69f7      	ldr	r7, [r6, #28]
 8020fe4:	2100      	movs	r1, #0
 8020fe6:	2004      	movs	r0, #4
 8020fe8:	f100 0c14 	add.w	ip, r0, #20
 8020fec:	4594      	cmp	ip, r2
 8020fee:	d930      	bls.n	8021052 <_dtoa_r+0x2aa>
 8020ff0:	6079      	str	r1, [r7, #4]
 8020ff2:	4630      	mov	r0, r6
 8020ff4:	930d      	str	r3, [sp, #52]	; 0x34
 8020ff6:	f000 fc9b 	bl	8021930 <_Balloc>
 8020ffa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8020ffc:	9001      	str	r0, [sp, #4]
 8020ffe:	4602      	mov	r2, r0
 8021000:	2800      	cmp	r0, #0
 8021002:	d145      	bne.n	8021090 <_dtoa_r+0x2e8>
 8021004:	4b21      	ldr	r3, [pc, #132]	; (802108c <_dtoa_r+0x2e4>)
 8021006:	f240 11af 	movw	r1, #431	; 0x1af
 802100a:	e6e5      	b.n	8020dd8 <_dtoa_r+0x30>
 802100c:	2201      	movs	r2, #1
 802100e:	e7de      	b.n	8020fce <_dtoa_r+0x226>
 8021010:	2200      	movs	r2, #0
 8021012:	9207      	str	r2, [sp, #28]
 8021014:	9a08      	ldr	r2, [sp, #32]
 8021016:	eb0b 0a02 	add.w	sl, fp, r2
 802101a:	f10a 0901 	add.w	r9, sl, #1
 802101e:	464a      	mov	r2, r9
 8021020:	2a01      	cmp	r2, #1
 8021022:	bfb8      	it	lt
 8021024:	2201      	movlt	r2, #1
 8021026:	e7dc      	b.n	8020fe2 <_dtoa_r+0x23a>
 8021028:	2201      	movs	r2, #1
 802102a:	e7f2      	b.n	8021012 <_dtoa_r+0x26a>
 802102c:	2401      	movs	r4, #1
 802102e:	2200      	movs	r2, #0
 8021030:	e9cd 2406 	strd	r2, r4, [sp, #24]
 8021034:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8021038:	2100      	movs	r1, #0
 802103a:	46d1      	mov	r9, sl
 802103c:	2212      	movs	r2, #18
 802103e:	9108      	str	r1, [sp, #32]
 8021040:	e7cf      	b.n	8020fe2 <_dtoa_r+0x23a>
 8021042:	2201      	movs	r2, #1
 8021044:	9207      	str	r2, [sp, #28]
 8021046:	e7f5      	b.n	8021034 <_dtoa_r+0x28c>
 8021048:	f8dd a020 	ldr.w	sl, [sp, #32]
 802104c:	46d1      	mov	r9, sl
 802104e:	4652      	mov	r2, sl
 8021050:	e7c7      	b.n	8020fe2 <_dtoa_r+0x23a>
 8021052:	3101      	adds	r1, #1
 8021054:	0040      	lsls	r0, r0, #1
 8021056:	e7c7      	b.n	8020fe8 <_dtoa_r+0x240>
 8021058:	636f4361 	.word	0x636f4361
 802105c:	3fd287a7 	.word	0x3fd287a7
 8021060:	8b60c8b3 	.word	0x8b60c8b3
 8021064:	3fc68a28 	.word	0x3fc68a28
 8021068:	509f79fb 	.word	0x509f79fb
 802106c:	3fd34413 	.word	0x3fd34413
 8021070:	0802585c 	.word	0x0802585c
 8021074:	08025a4e 	.word	0x08025a4e
 8021078:	7ff00000 	.word	0x7ff00000
 802107c:	08025a4a 	.word	0x08025a4a
 8021080:	08025a41 	.word	0x08025a41
 8021084:	080259dd 	.word	0x080259dd
 8021088:	08025b38 	.word	0x08025b38
 802108c:	08025aa6 	.word	0x08025aa6
 8021090:	69f2      	ldr	r2, [r6, #28]
 8021092:	9901      	ldr	r1, [sp, #4]
 8021094:	6011      	str	r1, [r2, #0]
 8021096:	f1b9 0f0e 	cmp.w	r9, #14
 802109a:	d86c      	bhi.n	8021176 <_dtoa_r+0x3ce>
 802109c:	2c00      	cmp	r4, #0
 802109e:	d06a      	beq.n	8021176 <_dtoa_r+0x3ce>
 80210a0:	f1bb 0f00 	cmp.w	fp, #0
 80210a4:	f340 80a0 	ble.w	80211e8 <_dtoa_r+0x440>
 80210a8:	4ac1      	ldr	r2, [pc, #772]	; (80213b0 <_dtoa_r+0x608>)
 80210aa:	f00b 010f 	and.w	r1, fp, #15
 80210ae:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80210b2:	f41b 7f80 	tst.w	fp, #256	; 0x100
 80210b6:	ed92 7b00 	vldr	d7, [r2]
 80210ba:	ea4f 122b 	mov.w	r2, fp, asr #4
 80210be:	f000 8087 	beq.w	80211d0 <_dtoa_r+0x428>
 80210c2:	49bc      	ldr	r1, [pc, #752]	; (80213b4 <_dtoa_r+0x60c>)
 80210c4:	ed91 6b08 	vldr	d6, [r1, #32]
 80210c8:	ee88 6b06 	vdiv.f64	d6, d8, d6
 80210cc:	ed8d 6b02 	vstr	d6, [sp, #8]
 80210d0:	f002 020f 	and.w	r2, r2, #15
 80210d4:	2103      	movs	r1, #3
 80210d6:	48b7      	ldr	r0, [pc, #732]	; (80213b4 <_dtoa_r+0x60c>)
 80210d8:	2a00      	cmp	r2, #0
 80210da:	d17b      	bne.n	80211d4 <_dtoa_r+0x42c>
 80210dc:	ed9d 6b02 	vldr	d6, [sp, #8]
 80210e0:	ee86 7b07 	vdiv.f64	d7, d6, d7
 80210e4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80210e8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80210ea:	ed9d 7b02 	vldr	d7, [sp, #8]
 80210ee:	2a00      	cmp	r2, #0
 80210f0:	f000 80a0 	beq.w	8021234 <_dtoa_r+0x48c>
 80210f4:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 80210f8:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80210fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021100:	f140 8098 	bpl.w	8021234 <_dtoa_r+0x48c>
 8021104:	f1b9 0f00 	cmp.w	r9, #0
 8021108:	f000 8094 	beq.w	8021234 <_dtoa_r+0x48c>
 802110c:	f1ba 0f00 	cmp.w	sl, #0
 8021110:	dd2f      	ble.n	8021172 <_dtoa_r+0x3ca>
 8021112:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 8021116:	ee27 7b06 	vmul.f64	d7, d7, d6
 802111a:	ed8d 7b02 	vstr	d7, [sp, #8]
 802111e:	f10b 32ff 	add.w	r2, fp, #4294967295	; 0xffffffff
 8021122:	3101      	adds	r1, #1
 8021124:	4654      	mov	r4, sl
 8021126:	ed9d 6b02 	vldr	d6, [sp, #8]
 802112a:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 802112e:	ee07 1a90 	vmov	s15, r1
 8021132:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8021136:	eea7 5b06 	vfma.f64	d5, d7, d6
 802113a:	ee15 7a90 	vmov	r7, s11
 802113e:	ec51 0b15 	vmov	r0, r1, d5
 8021142:	f1a7 7150 	sub.w	r1, r7, #54525952	; 0x3400000
 8021146:	2c00      	cmp	r4, #0
 8021148:	d177      	bne.n	802123a <_dtoa_r+0x492>
 802114a:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 802114e:	ee36 6b47 	vsub.f64	d6, d6, d7
 8021152:	ec41 0b17 	vmov	d7, r0, r1
 8021156:	eeb4 6bc7 	vcmpe.f64	d6, d7
 802115a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802115e:	f300 826a 	bgt.w	8021636 <_dtoa_r+0x88e>
 8021162:	eeb1 7b47 	vneg.f64	d7, d7
 8021166:	eeb4 6bc7 	vcmpe.f64	d6, d7
 802116a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802116e:	f100 8260 	bmi.w	8021632 <_dtoa_r+0x88a>
 8021172:	ed8d 8b02 	vstr	d8, [sp, #8]
 8021176:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8021178:	2a00      	cmp	r2, #0
 802117a:	f2c0 811d 	blt.w	80213b8 <_dtoa_r+0x610>
 802117e:	f1bb 0f0e 	cmp.w	fp, #14
 8021182:	f300 8119 	bgt.w	80213b8 <_dtoa_r+0x610>
 8021186:	4b8a      	ldr	r3, [pc, #552]	; (80213b0 <_dtoa_r+0x608>)
 8021188:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 802118c:	ed93 6b00 	vldr	d6, [r3]
 8021190:	9b08      	ldr	r3, [sp, #32]
 8021192:	2b00      	cmp	r3, #0
 8021194:	f280 80b7 	bge.w	8021306 <_dtoa_r+0x55e>
 8021198:	f1b9 0f00 	cmp.w	r9, #0
 802119c:	f300 80b3 	bgt.w	8021306 <_dtoa_r+0x55e>
 80211a0:	f040 8246 	bne.w	8021630 <_dtoa_r+0x888>
 80211a4:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80211a8:	ee26 6b07 	vmul.f64	d6, d6, d7
 80211ac:	ed9d 7b02 	vldr	d7, [sp, #8]
 80211b0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80211b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80211b8:	464c      	mov	r4, r9
 80211ba:	464f      	mov	r7, r9
 80211bc:	f280 821c 	bge.w	80215f8 <_dtoa_r+0x850>
 80211c0:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80211c4:	2331      	movs	r3, #49	; 0x31
 80211c6:	f808 3b01 	strb.w	r3, [r8], #1
 80211ca:	f10b 0b01 	add.w	fp, fp, #1
 80211ce:	e218      	b.n	8021602 <_dtoa_r+0x85a>
 80211d0:	2102      	movs	r1, #2
 80211d2:	e780      	b.n	80210d6 <_dtoa_r+0x32e>
 80211d4:	07d4      	lsls	r4, r2, #31
 80211d6:	d504      	bpl.n	80211e2 <_dtoa_r+0x43a>
 80211d8:	ed90 6b00 	vldr	d6, [r0]
 80211dc:	3101      	adds	r1, #1
 80211de:	ee27 7b06 	vmul.f64	d7, d7, d6
 80211e2:	1052      	asrs	r2, r2, #1
 80211e4:	3008      	adds	r0, #8
 80211e6:	e777      	b.n	80210d8 <_dtoa_r+0x330>
 80211e8:	d022      	beq.n	8021230 <_dtoa_r+0x488>
 80211ea:	f1cb 0200 	rsb	r2, fp, #0
 80211ee:	4970      	ldr	r1, [pc, #448]	; (80213b0 <_dtoa_r+0x608>)
 80211f0:	f002 000f 	and.w	r0, r2, #15
 80211f4:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 80211f8:	ed91 7b00 	vldr	d7, [r1]
 80211fc:	ee28 7b07 	vmul.f64	d7, d8, d7
 8021200:	ed8d 7b02 	vstr	d7, [sp, #8]
 8021204:	486b      	ldr	r0, [pc, #428]	; (80213b4 <_dtoa_r+0x60c>)
 8021206:	1112      	asrs	r2, r2, #4
 8021208:	2400      	movs	r4, #0
 802120a:	2102      	movs	r1, #2
 802120c:	b92a      	cbnz	r2, 802121a <_dtoa_r+0x472>
 802120e:	2c00      	cmp	r4, #0
 8021210:	f43f af6a 	beq.w	80210e8 <_dtoa_r+0x340>
 8021214:	ed8d 7b02 	vstr	d7, [sp, #8]
 8021218:	e766      	b.n	80210e8 <_dtoa_r+0x340>
 802121a:	07d7      	lsls	r7, r2, #31
 802121c:	d505      	bpl.n	802122a <_dtoa_r+0x482>
 802121e:	ed90 6b00 	vldr	d6, [r0]
 8021222:	3101      	adds	r1, #1
 8021224:	2401      	movs	r4, #1
 8021226:	ee27 7b06 	vmul.f64	d7, d7, d6
 802122a:	1052      	asrs	r2, r2, #1
 802122c:	3008      	adds	r0, #8
 802122e:	e7ed      	b.n	802120c <_dtoa_r+0x464>
 8021230:	2102      	movs	r1, #2
 8021232:	e759      	b.n	80210e8 <_dtoa_r+0x340>
 8021234:	465a      	mov	r2, fp
 8021236:	464c      	mov	r4, r9
 8021238:	e775      	b.n	8021126 <_dtoa_r+0x37e>
 802123a:	ec41 0b17 	vmov	d7, r0, r1
 802123e:	495c      	ldr	r1, [pc, #368]	; (80213b0 <_dtoa_r+0x608>)
 8021240:	eb01 01c4 	add.w	r1, r1, r4, lsl #3
 8021244:	ed11 4b02 	vldr	d4, [r1, #-8]
 8021248:	9901      	ldr	r1, [sp, #4]
 802124a:	440c      	add	r4, r1
 802124c:	9907      	ldr	r1, [sp, #28]
 802124e:	b351      	cbz	r1, 80212a6 <_dtoa_r+0x4fe>
 8021250:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 8021254:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 8021258:	f8dd 8004 	ldr.w	r8, [sp, #4]
 802125c:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8021260:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8021264:	ee35 7b47 	vsub.f64	d7, d5, d7
 8021268:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 802126c:	ee14 1a90 	vmov	r1, s9
 8021270:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8021274:	3130      	adds	r1, #48	; 0x30
 8021276:	ee36 6b45 	vsub.f64	d6, d6, d5
 802127a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 802127e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021282:	f808 1b01 	strb.w	r1, [r8], #1
 8021286:	d439      	bmi.n	80212fc <_dtoa_r+0x554>
 8021288:	ee32 5b46 	vsub.f64	d5, d2, d6
 802128c:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8021290:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021294:	d472      	bmi.n	802137c <_dtoa_r+0x5d4>
 8021296:	45a0      	cmp	r8, r4
 8021298:	f43f af6b 	beq.w	8021172 <_dtoa_r+0x3ca>
 802129c:	ee27 7b03 	vmul.f64	d7, d7, d3
 80212a0:	ee26 6b03 	vmul.f64	d6, d6, d3
 80212a4:	e7e0      	b.n	8021268 <_dtoa_r+0x4c0>
 80212a6:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80212aa:	ee27 7b04 	vmul.f64	d7, d7, d4
 80212ae:	4620      	mov	r0, r4
 80212b0:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80212b4:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80212b8:	ee14 1a90 	vmov	r1, s9
 80212bc:	3130      	adds	r1, #48	; 0x30
 80212be:	f808 1b01 	strb.w	r1, [r8], #1
 80212c2:	45a0      	cmp	r8, r4
 80212c4:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 80212c8:	ee36 6b45 	vsub.f64	d6, d6, d5
 80212cc:	d118      	bne.n	8021300 <_dtoa_r+0x558>
 80212ce:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 80212d2:	ee37 4b05 	vadd.f64	d4, d7, d5
 80212d6:	eeb4 6bc4 	vcmpe.f64	d6, d4
 80212da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80212de:	dc4d      	bgt.n	802137c <_dtoa_r+0x5d4>
 80212e0:	ee35 5b47 	vsub.f64	d5, d5, d7
 80212e4:	eeb4 6bc5 	vcmpe.f64	d6, d5
 80212e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80212ec:	f57f af41 	bpl.w	8021172 <_dtoa_r+0x3ca>
 80212f0:	4680      	mov	r8, r0
 80212f2:	3801      	subs	r0, #1
 80212f4:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 80212f8:	2b30      	cmp	r3, #48	; 0x30
 80212fa:	d0f9      	beq.n	80212f0 <_dtoa_r+0x548>
 80212fc:	4693      	mov	fp, r2
 80212fe:	e02a      	b.n	8021356 <_dtoa_r+0x5ae>
 8021300:	ee26 6b03 	vmul.f64	d6, d6, d3
 8021304:	e7d6      	b.n	80212b4 <_dtoa_r+0x50c>
 8021306:	ed9d 7b02 	vldr	d7, [sp, #8]
 802130a:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 802130e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8021312:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8021316:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 802131a:	ee15 3a10 	vmov	r3, s10
 802131e:	3330      	adds	r3, #48	; 0x30
 8021320:	f808 3b01 	strb.w	r3, [r8], #1
 8021324:	9b01      	ldr	r3, [sp, #4]
 8021326:	eba8 0303 	sub.w	r3, r8, r3
 802132a:	4599      	cmp	r9, r3
 802132c:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8021330:	eea3 7b46 	vfms.f64	d7, d3, d6
 8021334:	d133      	bne.n	802139e <_dtoa_r+0x5f6>
 8021336:	ee37 7b07 	vadd.f64	d7, d7, d7
 802133a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 802133e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021342:	dc1a      	bgt.n	802137a <_dtoa_r+0x5d2>
 8021344:	eeb4 7b46 	vcmp.f64	d7, d6
 8021348:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 802134c:	d103      	bne.n	8021356 <_dtoa_r+0x5ae>
 802134e:	ee15 3a10 	vmov	r3, s10
 8021352:	07d9      	lsls	r1, r3, #31
 8021354:	d411      	bmi.n	802137a <_dtoa_r+0x5d2>
 8021356:	4629      	mov	r1, r5
 8021358:	4630      	mov	r0, r6
 802135a:	f000 fb29 	bl	80219b0 <_Bfree>
 802135e:	2300      	movs	r3, #0
 8021360:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8021362:	f888 3000 	strb.w	r3, [r8]
 8021366:	f10b 0301 	add.w	r3, fp, #1
 802136a:	6013      	str	r3, [r2, #0]
 802136c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 802136e:	2b00      	cmp	r3, #0
 8021370:	f43f ad69 	beq.w	8020e46 <_dtoa_r+0x9e>
 8021374:	f8c3 8000 	str.w	r8, [r3]
 8021378:	e565      	b.n	8020e46 <_dtoa_r+0x9e>
 802137a:	465a      	mov	r2, fp
 802137c:	4643      	mov	r3, r8
 802137e:	4698      	mov	r8, r3
 8021380:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 8021384:	2939      	cmp	r1, #57	; 0x39
 8021386:	d106      	bne.n	8021396 <_dtoa_r+0x5ee>
 8021388:	9901      	ldr	r1, [sp, #4]
 802138a:	4299      	cmp	r1, r3
 802138c:	d1f7      	bne.n	802137e <_dtoa_r+0x5d6>
 802138e:	9801      	ldr	r0, [sp, #4]
 8021390:	2130      	movs	r1, #48	; 0x30
 8021392:	3201      	adds	r2, #1
 8021394:	7001      	strb	r1, [r0, #0]
 8021396:	7819      	ldrb	r1, [r3, #0]
 8021398:	3101      	adds	r1, #1
 802139a:	7019      	strb	r1, [r3, #0]
 802139c:	e7ae      	b.n	80212fc <_dtoa_r+0x554>
 802139e:	ee27 7b04 	vmul.f64	d7, d7, d4
 80213a2:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80213a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80213aa:	d1b2      	bne.n	8021312 <_dtoa_r+0x56a>
 80213ac:	e7d3      	b.n	8021356 <_dtoa_r+0x5ae>
 80213ae:	bf00      	nop
 80213b0:	08025b38 	.word	0x08025b38
 80213b4:	08025b10 	.word	0x08025b10
 80213b8:	9907      	ldr	r1, [sp, #28]
 80213ba:	2900      	cmp	r1, #0
 80213bc:	f000 80d0 	beq.w	8021560 <_dtoa_r+0x7b8>
 80213c0:	9906      	ldr	r1, [sp, #24]
 80213c2:	2901      	cmp	r1, #1
 80213c4:	f300 80b4 	bgt.w	8021530 <_dtoa_r+0x788>
 80213c8:	9909      	ldr	r1, [sp, #36]	; 0x24
 80213ca:	2900      	cmp	r1, #0
 80213cc:	f000 80ac 	beq.w	8021528 <_dtoa_r+0x780>
 80213d0:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80213d4:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80213d8:	461c      	mov	r4, r3
 80213da:	9309      	str	r3, [sp, #36]	; 0x24
 80213dc:	9b04      	ldr	r3, [sp, #16]
 80213de:	4413      	add	r3, r2
 80213e0:	9304      	str	r3, [sp, #16]
 80213e2:	9b05      	ldr	r3, [sp, #20]
 80213e4:	2101      	movs	r1, #1
 80213e6:	4413      	add	r3, r2
 80213e8:	4630      	mov	r0, r6
 80213ea:	9305      	str	r3, [sp, #20]
 80213ec:	f000 fbe0 	bl	8021bb0 <__i2b>
 80213f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80213f2:	4607      	mov	r7, r0
 80213f4:	f1b8 0f00 	cmp.w	r8, #0
 80213f8:	d00d      	beq.n	8021416 <_dtoa_r+0x66e>
 80213fa:	9a05      	ldr	r2, [sp, #20]
 80213fc:	2a00      	cmp	r2, #0
 80213fe:	dd0a      	ble.n	8021416 <_dtoa_r+0x66e>
 8021400:	4542      	cmp	r2, r8
 8021402:	9904      	ldr	r1, [sp, #16]
 8021404:	bfa8      	it	ge
 8021406:	4642      	movge	r2, r8
 8021408:	1a89      	subs	r1, r1, r2
 802140a:	9104      	str	r1, [sp, #16]
 802140c:	9905      	ldr	r1, [sp, #20]
 802140e:	eba8 0802 	sub.w	r8, r8, r2
 8021412:	1a8a      	subs	r2, r1, r2
 8021414:	9205      	str	r2, [sp, #20]
 8021416:	b303      	cbz	r3, 802145a <_dtoa_r+0x6b2>
 8021418:	9a07      	ldr	r2, [sp, #28]
 802141a:	2a00      	cmp	r2, #0
 802141c:	f000 80a5 	beq.w	802156a <_dtoa_r+0x7c2>
 8021420:	2c00      	cmp	r4, #0
 8021422:	dd13      	ble.n	802144c <_dtoa_r+0x6a4>
 8021424:	4639      	mov	r1, r7
 8021426:	4622      	mov	r2, r4
 8021428:	4630      	mov	r0, r6
 802142a:	930d      	str	r3, [sp, #52]	; 0x34
 802142c:	f000 fc80 	bl	8021d30 <__pow5mult>
 8021430:	462a      	mov	r2, r5
 8021432:	4601      	mov	r1, r0
 8021434:	4607      	mov	r7, r0
 8021436:	4630      	mov	r0, r6
 8021438:	f000 fbd0 	bl	8021bdc <__multiply>
 802143c:	4629      	mov	r1, r5
 802143e:	9009      	str	r0, [sp, #36]	; 0x24
 8021440:	4630      	mov	r0, r6
 8021442:	f000 fab5 	bl	80219b0 <_Bfree>
 8021446:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8021448:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 802144a:	4615      	mov	r5, r2
 802144c:	1b1a      	subs	r2, r3, r4
 802144e:	d004      	beq.n	802145a <_dtoa_r+0x6b2>
 8021450:	4629      	mov	r1, r5
 8021452:	4630      	mov	r0, r6
 8021454:	f000 fc6c 	bl	8021d30 <__pow5mult>
 8021458:	4605      	mov	r5, r0
 802145a:	2101      	movs	r1, #1
 802145c:	4630      	mov	r0, r6
 802145e:	f000 fba7 	bl	8021bb0 <__i2b>
 8021462:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8021464:	2b00      	cmp	r3, #0
 8021466:	4604      	mov	r4, r0
 8021468:	f340 8081 	ble.w	802156e <_dtoa_r+0x7c6>
 802146c:	461a      	mov	r2, r3
 802146e:	4601      	mov	r1, r0
 8021470:	4630      	mov	r0, r6
 8021472:	f000 fc5d 	bl	8021d30 <__pow5mult>
 8021476:	9b06      	ldr	r3, [sp, #24]
 8021478:	2b01      	cmp	r3, #1
 802147a:	4604      	mov	r4, r0
 802147c:	dd7a      	ble.n	8021574 <_dtoa_r+0x7cc>
 802147e:	2300      	movs	r3, #0
 8021480:	9309      	str	r3, [sp, #36]	; 0x24
 8021482:	6922      	ldr	r2, [r4, #16]
 8021484:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8021488:	6910      	ldr	r0, [r2, #16]
 802148a:	f000 fb43 	bl	8021b14 <__hi0bits>
 802148e:	f1c0 0020 	rsb	r0, r0, #32
 8021492:	9b05      	ldr	r3, [sp, #20]
 8021494:	4418      	add	r0, r3
 8021496:	f010 001f 	ands.w	r0, r0, #31
 802149a:	f000 8093 	beq.w	80215c4 <_dtoa_r+0x81c>
 802149e:	f1c0 0220 	rsb	r2, r0, #32
 80214a2:	2a04      	cmp	r2, #4
 80214a4:	f340 8085 	ble.w	80215b2 <_dtoa_r+0x80a>
 80214a8:	9b04      	ldr	r3, [sp, #16]
 80214aa:	f1c0 001c 	rsb	r0, r0, #28
 80214ae:	4403      	add	r3, r0
 80214b0:	9304      	str	r3, [sp, #16]
 80214b2:	9b05      	ldr	r3, [sp, #20]
 80214b4:	4480      	add	r8, r0
 80214b6:	4403      	add	r3, r0
 80214b8:	9305      	str	r3, [sp, #20]
 80214ba:	9b04      	ldr	r3, [sp, #16]
 80214bc:	2b00      	cmp	r3, #0
 80214be:	dd05      	ble.n	80214cc <_dtoa_r+0x724>
 80214c0:	4629      	mov	r1, r5
 80214c2:	461a      	mov	r2, r3
 80214c4:	4630      	mov	r0, r6
 80214c6:	f000 fc8d 	bl	8021de4 <__lshift>
 80214ca:	4605      	mov	r5, r0
 80214cc:	9b05      	ldr	r3, [sp, #20]
 80214ce:	2b00      	cmp	r3, #0
 80214d0:	dd05      	ble.n	80214de <_dtoa_r+0x736>
 80214d2:	4621      	mov	r1, r4
 80214d4:	461a      	mov	r2, r3
 80214d6:	4630      	mov	r0, r6
 80214d8:	f000 fc84 	bl	8021de4 <__lshift>
 80214dc:	4604      	mov	r4, r0
 80214de:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80214e0:	2b00      	cmp	r3, #0
 80214e2:	d071      	beq.n	80215c8 <_dtoa_r+0x820>
 80214e4:	4621      	mov	r1, r4
 80214e6:	4628      	mov	r0, r5
 80214e8:	f000 fce8 	bl	8021ebc <__mcmp>
 80214ec:	2800      	cmp	r0, #0
 80214ee:	da6b      	bge.n	80215c8 <_dtoa_r+0x820>
 80214f0:	2300      	movs	r3, #0
 80214f2:	4629      	mov	r1, r5
 80214f4:	220a      	movs	r2, #10
 80214f6:	4630      	mov	r0, r6
 80214f8:	f000 fa7c 	bl	80219f4 <__multadd>
 80214fc:	9b07      	ldr	r3, [sp, #28]
 80214fe:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 8021502:	4605      	mov	r5, r0
 8021504:	2b00      	cmp	r3, #0
 8021506:	f000 8197 	beq.w	8021838 <_dtoa_r+0xa90>
 802150a:	4639      	mov	r1, r7
 802150c:	2300      	movs	r3, #0
 802150e:	220a      	movs	r2, #10
 8021510:	4630      	mov	r0, r6
 8021512:	f000 fa6f 	bl	80219f4 <__multadd>
 8021516:	f1ba 0f00 	cmp.w	sl, #0
 802151a:	4607      	mov	r7, r0
 802151c:	f300 8093 	bgt.w	8021646 <_dtoa_r+0x89e>
 8021520:	9b06      	ldr	r3, [sp, #24]
 8021522:	2b02      	cmp	r3, #2
 8021524:	dc57      	bgt.n	80215d6 <_dtoa_r+0x82e>
 8021526:	e08e      	b.n	8021646 <_dtoa_r+0x89e>
 8021528:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 802152a:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 802152e:	e751      	b.n	80213d4 <_dtoa_r+0x62c>
 8021530:	f109 34ff 	add.w	r4, r9, #4294967295	; 0xffffffff
 8021534:	42a3      	cmp	r3, r4
 8021536:	bfbf      	itttt	lt
 8021538:	1ae2      	sublt	r2, r4, r3
 802153a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 802153c:	189b      	addlt	r3, r3, r2
 802153e:	930a      	strlt	r3, [sp, #40]	; 0x28
 8021540:	bfae      	itee	ge
 8021542:	1b1c      	subge	r4, r3, r4
 8021544:	4623      	movlt	r3, r4
 8021546:	2400      	movlt	r4, #0
 8021548:	f1b9 0f00 	cmp.w	r9, #0
 802154c:	bfb5      	itete	lt
 802154e:	9a04      	ldrlt	r2, [sp, #16]
 8021550:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 8021554:	eba2 0809 	sublt.w	r8, r2, r9
 8021558:	464a      	movge	r2, r9
 802155a:	bfb8      	it	lt
 802155c:	2200      	movlt	r2, #0
 802155e:	e73c      	b.n	80213da <_dtoa_r+0x632>
 8021560:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8021564:	9f07      	ldr	r7, [sp, #28]
 8021566:	461c      	mov	r4, r3
 8021568:	e744      	b.n	80213f4 <_dtoa_r+0x64c>
 802156a:	461a      	mov	r2, r3
 802156c:	e770      	b.n	8021450 <_dtoa_r+0x6a8>
 802156e:	9b06      	ldr	r3, [sp, #24]
 8021570:	2b01      	cmp	r3, #1
 8021572:	dc18      	bgt.n	80215a6 <_dtoa_r+0x7fe>
 8021574:	9b02      	ldr	r3, [sp, #8]
 8021576:	b9b3      	cbnz	r3, 80215a6 <_dtoa_r+0x7fe>
 8021578:	9b03      	ldr	r3, [sp, #12]
 802157a:	f3c3 0213 	ubfx	r2, r3, #0, #20
 802157e:	b9a2      	cbnz	r2, 80215aa <_dtoa_r+0x802>
 8021580:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8021584:	0d12      	lsrs	r2, r2, #20
 8021586:	0512      	lsls	r2, r2, #20
 8021588:	b18a      	cbz	r2, 80215ae <_dtoa_r+0x806>
 802158a:	9b04      	ldr	r3, [sp, #16]
 802158c:	3301      	adds	r3, #1
 802158e:	9304      	str	r3, [sp, #16]
 8021590:	9b05      	ldr	r3, [sp, #20]
 8021592:	3301      	adds	r3, #1
 8021594:	9305      	str	r3, [sp, #20]
 8021596:	2301      	movs	r3, #1
 8021598:	9309      	str	r3, [sp, #36]	; 0x24
 802159a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 802159c:	2b00      	cmp	r3, #0
 802159e:	f47f af70 	bne.w	8021482 <_dtoa_r+0x6da>
 80215a2:	2001      	movs	r0, #1
 80215a4:	e775      	b.n	8021492 <_dtoa_r+0x6ea>
 80215a6:	2300      	movs	r3, #0
 80215a8:	e7f6      	b.n	8021598 <_dtoa_r+0x7f0>
 80215aa:	9b02      	ldr	r3, [sp, #8]
 80215ac:	e7f4      	b.n	8021598 <_dtoa_r+0x7f0>
 80215ae:	9209      	str	r2, [sp, #36]	; 0x24
 80215b0:	e7f3      	b.n	802159a <_dtoa_r+0x7f2>
 80215b2:	d082      	beq.n	80214ba <_dtoa_r+0x712>
 80215b4:	9b04      	ldr	r3, [sp, #16]
 80215b6:	321c      	adds	r2, #28
 80215b8:	4413      	add	r3, r2
 80215ba:	9304      	str	r3, [sp, #16]
 80215bc:	9b05      	ldr	r3, [sp, #20]
 80215be:	4490      	add	r8, r2
 80215c0:	4413      	add	r3, r2
 80215c2:	e779      	b.n	80214b8 <_dtoa_r+0x710>
 80215c4:	4602      	mov	r2, r0
 80215c6:	e7f5      	b.n	80215b4 <_dtoa_r+0x80c>
 80215c8:	f1b9 0f00 	cmp.w	r9, #0
 80215cc:	dc36      	bgt.n	802163c <_dtoa_r+0x894>
 80215ce:	9b06      	ldr	r3, [sp, #24]
 80215d0:	2b02      	cmp	r3, #2
 80215d2:	dd33      	ble.n	802163c <_dtoa_r+0x894>
 80215d4:	46ca      	mov	sl, r9
 80215d6:	f1ba 0f00 	cmp.w	sl, #0
 80215da:	d10d      	bne.n	80215f8 <_dtoa_r+0x850>
 80215dc:	4621      	mov	r1, r4
 80215de:	4653      	mov	r3, sl
 80215e0:	2205      	movs	r2, #5
 80215e2:	4630      	mov	r0, r6
 80215e4:	f000 fa06 	bl	80219f4 <__multadd>
 80215e8:	4601      	mov	r1, r0
 80215ea:	4604      	mov	r4, r0
 80215ec:	4628      	mov	r0, r5
 80215ee:	f000 fc65 	bl	8021ebc <__mcmp>
 80215f2:	2800      	cmp	r0, #0
 80215f4:	f73f ade4 	bgt.w	80211c0 <_dtoa_r+0x418>
 80215f8:	9b08      	ldr	r3, [sp, #32]
 80215fa:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80215fe:	ea6f 0b03 	mvn.w	fp, r3
 8021602:	f04f 0900 	mov.w	r9, #0
 8021606:	4621      	mov	r1, r4
 8021608:	4630      	mov	r0, r6
 802160a:	f000 f9d1 	bl	80219b0 <_Bfree>
 802160e:	2f00      	cmp	r7, #0
 8021610:	f43f aea1 	beq.w	8021356 <_dtoa_r+0x5ae>
 8021614:	f1b9 0f00 	cmp.w	r9, #0
 8021618:	d005      	beq.n	8021626 <_dtoa_r+0x87e>
 802161a:	45b9      	cmp	r9, r7
 802161c:	d003      	beq.n	8021626 <_dtoa_r+0x87e>
 802161e:	4649      	mov	r1, r9
 8021620:	4630      	mov	r0, r6
 8021622:	f000 f9c5 	bl	80219b0 <_Bfree>
 8021626:	4639      	mov	r1, r7
 8021628:	4630      	mov	r0, r6
 802162a:	f000 f9c1 	bl	80219b0 <_Bfree>
 802162e:	e692      	b.n	8021356 <_dtoa_r+0x5ae>
 8021630:	2400      	movs	r4, #0
 8021632:	4627      	mov	r7, r4
 8021634:	e7e0      	b.n	80215f8 <_dtoa_r+0x850>
 8021636:	4693      	mov	fp, r2
 8021638:	4627      	mov	r7, r4
 802163a:	e5c1      	b.n	80211c0 <_dtoa_r+0x418>
 802163c:	9b07      	ldr	r3, [sp, #28]
 802163e:	46ca      	mov	sl, r9
 8021640:	2b00      	cmp	r3, #0
 8021642:	f000 8100 	beq.w	8021846 <_dtoa_r+0xa9e>
 8021646:	f1b8 0f00 	cmp.w	r8, #0
 802164a:	dd05      	ble.n	8021658 <_dtoa_r+0x8b0>
 802164c:	4639      	mov	r1, r7
 802164e:	4642      	mov	r2, r8
 8021650:	4630      	mov	r0, r6
 8021652:	f000 fbc7 	bl	8021de4 <__lshift>
 8021656:	4607      	mov	r7, r0
 8021658:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802165a:	2b00      	cmp	r3, #0
 802165c:	d05d      	beq.n	802171a <_dtoa_r+0x972>
 802165e:	6879      	ldr	r1, [r7, #4]
 8021660:	4630      	mov	r0, r6
 8021662:	f000 f965 	bl	8021930 <_Balloc>
 8021666:	4680      	mov	r8, r0
 8021668:	b928      	cbnz	r0, 8021676 <_dtoa_r+0x8ce>
 802166a:	4b82      	ldr	r3, [pc, #520]	; (8021874 <_dtoa_r+0xacc>)
 802166c:	4602      	mov	r2, r0
 802166e:	f240 21ef 	movw	r1, #751	; 0x2ef
 8021672:	f7ff bbb1 	b.w	8020dd8 <_dtoa_r+0x30>
 8021676:	693a      	ldr	r2, [r7, #16]
 8021678:	3202      	adds	r2, #2
 802167a:	0092      	lsls	r2, r2, #2
 802167c:	f107 010c 	add.w	r1, r7, #12
 8021680:	300c      	adds	r0, #12
 8021682:	f7ff fad4 	bl	8020c2e <memcpy>
 8021686:	2201      	movs	r2, #1
 8021688:	4641      	mov	r1, r8
 802168a:	4630      	mov	r0, r6
 802168c:	f000 fbaa 	bl	8021de4 <__lshift>
 8021690:	9b01      	ldr	r3, [sp, #4]
 8021692:	3301      	adds	r3, #1
 8021694:	9304      	str	r3, [sp, #16]
 8021696:	9b01      	ldr	r3, [sp, #4]
 8021698:	4453      	add	r3, sl
 802169a:	9308      	str	r3, [sp, #32]
 802169c:	9b02      	ldr	r3, [sp, #8]
 802169e:	f003 0301 	and.w	r3, r3, #1
 80216a2:	46b9      	mov	r9, r7
 80216a4:	9307      	str	r3, [sp, #28]
 80216a6:	4607      	mov	r7, r0
 80216a8:	9b04      	ldr	r3, [sp, #16]
 80216aa:	4621      	mov	r1, r4
 80216ac:	3b01      	subs	r3, #1
 80216ae:	4628      	mov	r0, r5
 80216b0:	9302      	str	r3, [sp, #8]
 80216b2:	f7ff faef 	bl	8020c94 <quorem>
 80216b6:	4603      	mov	r3, r0
 80216b8:	3330      	adds	r3, #48	; 0x30
 80216ba:	9005      	str	r0, [sp, #20]
 80216bc:	4649      	mov	r1, r9
 80216be:	4628      	mov	r0, r5
 80216c0:	9309      	str	r3, [sp, #36]	; 0x24
 80216c2:	f000 fbfb 	bl	8021ebc <__mcmp>
 80216c6:	463a      	mov	r2, r7
 80216c8:	4682      	mov	sl, r0
 80216ca:	4621      	mov	r1, r4
 80216cc:	4630      	mov	r0, r6
 80216ce:	f000 fc11 	bl	8021ef4 <__mdiff>
 80216d2:	68c2      	ldr	r2, [r0, #12]
 80216d4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80216d6:	4680      	mov	r8, r0
 80216d8:	bb0a      	cbnz	r2, 802171e <_dtoa_r+0x976>
 80216da:	4601      	mov	r1, r0
 80216dc:	4628      	mov	r0, r5
 80216de:	f000 fbed 	bl	8021ebc <__mcmp>
 80216e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80216e4:	4602      	mov	r2, r0
 80216e6:	4641      	mov	r1, r8
 80216e8:	4630      	mov	r0, r6
 80216ea:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 80216ee:	f000 f95f 	bl	80219b0 <_Bfree>
 80216f2:	9b06      	ldr	r3, [sp, #24]
 80216f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80216f6:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80216fa:	ea43 0102 	orr.w	r1, r3, r2
 80216fe:	9b07      	ldr	r3, [sp, #28]
 8021700:	4319      	orrs	r1, r3
 8021702:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8021704:	d10d      	bne.n	8021722 <_dtoa_r+0x97a>
 8021706:	2b39      	cmp	r3, #57	; 0x39
 8021708:	d029      	beq.n	802175e <_dtoa_r+0x9b6>
 802170a:	f1ba 0f00 	cmp.w	sl, #0
 802170e:	dd01      	ble.n	8021714 <_dtoa_r+0x96c>
 8021710:	9b05      	ldr	r3, [sp, #20]
 8021712:	3331      	adds	r3, #49	; 0x31
 8021714:	9a02      	ldr	r2, [sp, #8]
 8021716:	7013      	strb	r3, [r2, #0]
 8021718:	e775      	b.n	8021606 <_dtoa_r+0x85e>
 802171a:	4638      	mov	r0, r7
 802171c:	e7b8      	b.n	8021690 <_dtoa_r+0x8e8>
 802171e:	2201      	movs	r2, #1
 8021720:	e7e1      	b.n	80216e6 <_dtoa_r+0x93e>
 8021722:	f1ba 0f00 	cmp.w	sl, #0
 8021726:	db06      	blt.n	8021736 <_dtoa_r+0x98e>
 8021728:	9906      	ldr	r1, [sp, #24]
 802172a:	ea41 0a0a 	orr.w	sl, r1, sl
 802172e:	9907      	ldr	r1, [sp, #28]
 8021730:	ea5a 0a01 	orrs.w	sl, sl, r1
 8021734:	d120      	bne.n	8021778 <_dtoa_r+0x9d0>
 8021736:	2a00      	cmp	r2, #0
 8021738:	ddec      	ble.n	8021714 <_dtoa_r+0x96c>
 802173a:	4629      	mov	r1, r5
 802173c:	2201      	movs	r2, #1
 802173e:	4630      	mov	r0, r6
 8021740:	9304      	str	r3, [sp, #16]
 8021742:	f000 fb4f 	bl	8021de4 <__lshift>
 8021746:	4621      	mov	r1, r4
 8021748:	4605      	mov	r5, r0
 802174a:	f000 fbb7 	bl	8021ebc <__mcmp>
 802174e:	2800      	cmp	r0, #0
 8021750:	9b04      	ldr	r3, [sp, #16]
 8021752:	dc02      	bgt.n	802175a <_dtoa_r+0x9b2>
 8021754:	d1de      	bne.n	8021714 <_dtoa_r+0x96c>
 8021756:	07da      	lsls	r2, r3, #31
 8021758:	d5dc      	bpl.n	8021714 <_dtoa_r+0x96c>
 802175a:	2b39      	cmp	r3, #57	; 0x39
 802175c:	d1d8      	bne.n	8021710 <_dtoa_r+0x968>
 802175e:	9a02      	ldr	r2, [sp, #8]
 8021760:	2339      	movs	r3, #57	; 0x39
 8021762:	7013      	strb	r3, [r2, #0]
 8021764:	4643      	mov	r3, r8
 8021766:	4698      	mov	r8, r3
 8021768:	3b01      	subs	r3, #1
 802176a:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 802176e:	2a39      	cmp	r2, #57	; 0x39
 8021770:	d051      	beq.n	8021816 <_dtoa_r+0xa6e>
 8021772:	3201      	adds	r2, #1
 8021774:	701a      	strb	r2, [r3, #0]
 8021776:	e746      	b.n	8021606 <_dtoa_r+0x85e>
 8021778:	2a00      	cmp	r2, #0
 802177a:	dd03      	ble.n	8021784 <_dtoa_r+0x9dc>
 802177c:	2b39      	cmp	r3, #57	; 0x39
 802177e:	d0ee      	beq.n	802175e <_dtoa_r+0x9b6>
 8021780:	3301      	adds	r3, #1
 8021782:	e7c7      	b.n	8021714 <_dtoa_r+0x96c>
 8021784:	9a04      	ldr	r2, [sp, #16]
 8021786:	9908      	ldr	r1, [sp, #32]
 8021788:	f802 3c01 	strb.w	r3, [r2, #-1]
 802178c:	428a      	cmp	r2, r1
 802178e:	d02b      	beq.n	80217e8 <_dtoa_r+0xa40>
 8021790:	4629      	mov	r1, r5
 8021792:	2300      	movs	r3, #0
 8021794:	220a      	movs	r2, #10
 8021796:	4630      	mov	r0, r6
 8021798:	f000 f92c 	bl	80219f4 <__multadd>
 802179c:	45b9      	cmp	r9, r7
 802179e:	4605      	mov	r5, r0
 80217a0:	f04f 0300 	mov.w	r3, #0
 80217a4:	f04f 020a 	mov.w	r2, #10
 80217a8:	4649      	mov	r1, r9
 80217aa:	4630      	mov	r0, r6
 80217ac:	d107      	bne.n	80217be <_dtoa_r+0xa16>
 80217ae:	f000 f921 	bl	80219f4 <__multadd>
 80217b2:	4681      	mov	r9, r0
 80217b4:	4607      	mov	r7, r0
 80217b6:	9b04      	ldr	r3, [sp, #16]
 80217b8:	3301      	adds	r3, #1
 80217ba:	9304      	str	r3, [sp, #16]
 80217bc:	e774      	b.n	80216a8 <_dtoa_r+0x900>
 80217be:	f000 f919 	bl	80219f4 <__multadd>
 80217c2:	4639      	mov	r1, r7
 80217c4:	4681      	mov	r9, r0
 80217c6:	2300      	movs	r3, #0
 80217c8:	220a      	movs	r2, #10
 80217ca:	4630      	mov	r0, r6
 80217cc:	f000 f912 	bl	80219f4 <__multadd>
 80217d0:	4607      	mov	r7, r0
 80217d2:	e7f0      	b.n	80217b6 <_dtoa_r+0xa0e>
 80217d4:	f1ba 0f00 	cmp.w	sl, #0
 80217d8:	9a01      	ldr	r2, [sp, #4]
 80217da:	bfcc      	ite	gt
 80217dc:	46d0      	movgt	r8, sl
 80217de:	f04f 0801 	movle.w	r8, #1
 80217e2:	4490      	add	r8, r2
 80217e4:	f04f 0900 	mov.w	r9, #0
 80217e8:	4629      	mov	r1, r5
 80217ea:	2201      	movs	r2, #1
 80217ec:	4630      	mov	r0, r6
 80217ee:	9302      	str	r3, [sp, #8]
 80217f0:	f000 faf8 	bl	8021de4 <__lshift>
 80217f4:	4621      	mov	r1, r4
 80217f6:	4605      	mov	r5, r0
 80217f8:	f000 fb60 	bl	8021ebc <__mcmp>
 80217fc:	2800      	cmp	r0, #0
 80217fe:	dcb1      	bgt.n	8021764 <_dtoa_r+0x9bc>
 8021800:	d102      	bne.n	8021808 <_dtoa_r+0xa60>
 8021802:	9b02      	ldr	r3, [sp, #8]
 8021804:	07db      	lsls	r3, r3, #31
 8021806:	d4ad      	bmi.n	8021764 <_dtoa_r+0x9bc>
 8021808:	4643      	mov	r3, r8
 802180a:	4698      	mov	r8, r3
 802180c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8021810:	2a30      	cmp	r2, #48	; 0x30
 8021812:	d0fa      	beq.n	802180a <_dtoa_r+0xa62>
 8021814:	e6f7      	b.n	8021606 <_dtoa_r+0x85e>
 8021816:	9a01      	ldr	r2, [sp, #4]
 8021818:	429a      	cmp	r2, r3
 802181a:	d1a4      	bne.n	8021766 <_dtoa_r+0x9be>
 802181c:	f10b 0b01 	add.w	fp, fp, #1
 8021820:	2331      	movs	r3, #49	; 0x31
 8021822:	e778      	b.n	8021716 <_dtoa_r+0x96e>
 8021824:	4b14      	ldr	r3, [pc, #80]	; (8021878 <_dtoa_r+0xad0>)
 8021826:	f7ff bb2a 	b.w	8020e7e <_dtoa_r+0xd6>
 802182a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 802182c:	2b00      	cmp	r3, #0
 802182e:	f47f ab05 	bne.w	8020e3c <_dtoa_r+0x94>
 8021832:	4b12      	ldr	r3, [pc, #72]	; (802187c <_dtoa_r+0xad4>)
 8021834:	f7ff bb23 	b.w	8020e7e <_dtoa_r+0xd6>
 8021838:	f1ba 0f00 	cmp.w	sl, #0
 802183c:	dc03      	bgt.n	8021846 <_dtoa_r+0xa9e>
 802183e:	9b06      	ldr	r3, [sp, #24]
 8021840:	2b02      	cmp	r3, #2
 8021842:	f73f aec8 	bgt.w	80215d6 <_dtoa_r+0x82e>
 8021846:	f8dd 8004 	ldr.w	r8, [sp, #4]
 802184a:	4621      	mov	r1, r4
 802184c:	4628      	mov	r0, r5
 802184e:	f7ff fa21 	bl	8020c94 <quorem>
 8021852:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8021856:	f808 3b01 	strb.w	r3, [r8], #1
 802185a:	9a01      	ldr	r2, [sp, #4]
 802185c:	eba8 0202 	sub.w	r2, r8, r2
 8021860:	4592      	cmp	sl, r2
 8021862:	ddb7      	ble.n	80217d4 <_dtoa_r+0xa2c>
 8021864:	4629      	mov	r1, r5
 8021866:	2300      	movs	r3, #0
 8021868:	220a      	movs	r2, #10
 802186a:	4630      	mov	r0, r6
 802186c:	f000 f8c2 	bl	80219f4 <__multadd>
 8021870:	4605      	mov	r5, r0
 8021872:	e7ea      	b.n	802184a <_dtoa_r+0xaa2>
 8021874:	08025aa6 	.word	0x08025aa6
 8021878:	080259dc 	.word	0x080259dc
 802187c:	08025a41 	.word	0x08025a41

08021880 <__env_lock>:
 8021880:	4801      	ldr	r0, [pc, #4]	; (8021888 <__env_lock+0x8>)
 8021882:	f7ff b9ca 	b.w	8020c1a <__retarget_lock_acquire_recursive>
 8021886:	bf00      	nop
 8021888:	2001710c 	.word	0x2001710c

0802188c <__env_unlock>:
 802188c:	4801      	ldr	r0, [pc, #4]	; (8021894 <__env_unlock+0x8>)
 802188e:	f7ff b9c5 	b.w	8020c1c <__retarget_lock_release_recursive>
 8021892:	bf00      	nop
 8021894:	2001710c 	.word	0x2001710c

08021898 <_free_r>:
 8021898:	b537      	push	{r0, r1, r2, r4, r5, lr}
 802189a:	2900      	cmp	r1, #0
 802189c:	d044      	beq.n	8021928 <_free_r+0x90>
 802189e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80218a2:	9001      	str	r0, [sp, #4]
 80218a4:	2b00      	cmp	r3, #0
 80218a6:	f1a1 0404 	sub.w	r4, r1, #4
 80218aa:	bfb8      	it	lt
 80218ac:	18e4      	addlt	r4, r4, r3
 80218ae:	f7fd fdbd 	bl	801f42c <__malloc_lock>
 80218b2:	4a1e      	ldr	r2, [pc, #120]	; (802192c <_free_r+0x94>)
 80218b4:	9801      	ldr	r0, [sp, #4]
 80218b6:	6813      	ldr	r3, [r2, #0]
 80218b8:	b933      	cbnz	r3, 80218c8 <_free_r+0x30>
 80218ba:	6063      	str	r3, [r4, #4]
 80218bc:	6014      	str	r4, [r2, #0]
 80218be:	b003      	add	sp, #12
 80218c0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80218c4:	f7fd bdb8 	b.w	801f438 <__malloc_unlock>
 80218c8:	42a3      	cmp	r3, r4
 80218ca:	d908      	bls.n	80218de <_free_r+0x46>
 80218cc:	6825      	ldr	r5, [r4, #0]
 80218ce:	1961      	adds	r1, r4, r5
 80218d0:	428b      	cmp	r3, r1
 80218d2:	bf01      	itttt	eq
 80218d4:	6819      	ldreq	r1, [r3, #0]
 80218d6:	685b      	ldreq	r3, [r3, #4]
 80218d8:	1949      	addeq	r1, r1, r5
 80218da:	6021      	streq	r1, [r4, #0]
 80218dc:	e7ed      	b.n	80218ba <_free_r+0x22>
 80218de:	461a      	mov	r2, r3
 80218e0:	685b      	ldr	r3, [r3, #4]
 80218e2:	b10b      	cbz	r3, 80218e8 <_free_r+0x50>
 80218e4:	42a3      	cmp	r3, r4
 80218e6:	d9fa      	bls.n	80218de <_free_r+0x46>
 80218e8:	6811      	ldr	r1, [r2, #0]
 80218ea:	1855      	adds	r5, r2, r1
 80218ec:	42a5      	cmp	r5, r4
 80218ee:	d10b      	bne.n	8021908 <_free_r+0x70>
 80218f0:	6824      	ldr	r4, [r4, #0]
 80218f2:	4421      	add	r1, r4
 80218f4:	1854      	adds	r4, r2, r1
 80218f6:	42a3      	cmp	r3, r4
 80218f8:	6011      	str	r1, [r2, #0]
 80218fa:	d1e0      	bne.n	80218be <_free_r+0x26>
 80218fc:	681c      	ldr	r4, [r3, #0]
 80218fe:	685b      	ldr	r3, [r3, #4]
 8021900:	6053      	str	r3, [r2, #4]
 8021902:	440c      	add	r4, r1
 8021904:	6014      	str	r4, [r2, #0]
 8021906:	e7da      	b.n	80218be <_free_r+0x26>
 8021908:	d902      	bls.n	8021910 <_free_r+0x78>
 802190a:	230c      	movs	r3, #12
 802190c:	6003      	str	r3, [r0, #0]
 802190e:	e7d6      	b.n	80218be <_free_r+0x26>
 8021910:	6825      	ldr	r5, [r4, #0]
 8021912:	1961      	adds	r1, r4, r5
 8021914:	428b      	cmp	r3, r1
 8021916:	bf04      	itt	eq
 8021918:	6819      	ldreq	r1, [r3, #0]
 802191a:	685b      	ldreq	r3, [r3, #4]
 802191c:	6063      	str	r3, [r4, #4]
 802191e:	bf04      	itt	eq
 8021920:	1949      	addeq	r1, r1, r5
 8021922:	6021      	streq	r1, [r4, #0]
 8021924:	6054      	str	r4, [r2, #4]
 8021926:	e7ca      	b.n	80218be <_free_r+0x26>
 8021928:	b003      	add	sp, #12
 802192a:	bd30      	pop	{r4, r5, pc}
 802192c:	20016fc4 	.word	0x20016fc4

08021930 <_Balloc>:
 8021930:	b570      	push	{r4, r5, r6, lr}
 8021932:	69c6      	ldr	r6, [r0, #28]
 8021934:	4604      	mov	r4, r0
 8021936:	460d      	mov	r5, r1
 8021938:	b976      	cbnz	r6, 8021958 <_Balloc+0x28>
 802193a:	2010      	movs	r0, #16
 802193c:	f7fd fcc6 	bl	801f2cc <malloc>
 8021940:	4602      	mov	r2, r0
 8021942:	61e0      	str	r0, [r4, #28]
 8021944:	b920      	cbnz	r0, 8021950 <_Balloc+0x20>
 8021946:	4b18      	ldr	r3, [pc, #96]	; (80219a8 <_Balloc+0x78>)
 8021948:	4818      	ldr	r0, [pc, #96]	; (80219ac <_Balloc+0x7c>)
 802194a:	216b      	movs	r1, #107	; 0x6b
 802194c:	f7ff f984 	bl	8020c58 <__assert_func>
 8021950:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8021954:	6006      	str	r6, [r0, #0]
 8021956:	60c6      	str	r6, [r0, #12]
 8021958:	69e6      	ldr	r6, [r4, #28]
 802195a:	68f3      	ldr	r3, [r6, #12]
 802195c:	b183      	cbz	r3, 8021980 <_Balloc+0x50>
 802195e:	69e3      	ldr	r3, [r4, #28]
 8021960:	68db      	ldr	r3, [r3, #12]
 8021962:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8021966:	b9b8      	cbnz	r0, 8021998 <_Balloc+0x68>
 8021968:	2101      	movs	r1, #1
 802196a:	fa01 f605 	lsl.w	r6, r1, r5
 802196e:	1d72      	adds	r2, r6, #5
 8021970:	0092      	lsls	r2, r2, #2
 8021972:	4620      	mov	r0, r4
 8021974:	f7fd fc3a 	bl	801f1ec <_calloc_r>
 8021978:	b160      	cbz	r0, 8021994 <_Balloc+0x64>
 802197a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 802197e:	e00e      	b.n	802199e <_Balloc+0x6e>
 8021980:	2221      	movs	r2, #33	; 0x21
 8021982:	2104      	movs	r1, #4
 8021984:	4620      	mov	r0, r4
 8021986:	f7fd fc31 	bl	801f1ec <_calloc_r>
 802198a:	69e3      	ldr	r3, [r4, #28]
 802198c:	60f0      	str	r0, [r6, #12]
 802198e:	68db      	ldr	r3, [r3, #12]
 8021990:	2b00      	cmp	r3, #0
 8021992:	d1e4      	bne.n	802195e <_Balloc+0x2e>
 8021994:	2000      	movs	r0, #0
 8021996:	bd70      	pop	{r4, r5, r6, pc}
 8021998:	6802      	ldr	r2, [r0, #0]
 802199a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 802199e:	2300      	movs	r3, #0
 80219a0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80219a4:	e7f7      	b.n	8021996 <_Balloc+0x66>
 80219a6:	bf00      	nop
 80219a8:	0802585c 	.word	0x0802585c
 80219ac:	08025ab7 	.word	0x08025ab7

080219b0 <_Bfree>:
 80219b0:	b570      	push	{r4, r5, r6, lr}
 80219b2:	69c6      	ldr	r6, [r0, #28]
 80219b4:	4605      	mov	r5, r0
 80219b6:	460c      	mov	r4, r1
 80219b8:	b976      	cbnz	r6, 80219d8 <_Bfree+0x28>
 80219ba:	2010      	movs	r0, #16
 80219bc:	f7fd fc86 	bl	801f2cc <malloc>
 80219c0:	4602      	mov	r2, r0
 80219c2:	61e8      	str	r0, [r5, #28]
 80219c4:	b920      	cbnz	r0, 80219d0 <_Bfree+0x20>
 80219c6:	4b09      	ldr	r3, [pc, #36]	; (80219ec <_Bfree+0x3c>)
 80219c8:	4809      	ldr	r0, [pc, #36]	; (80219f0 <_Bfree+0x40>)
 80219ca:	218f      	movs	r1, #143	; 0x8f
 80219cc:	f7ff f944 	bl	8020c58 <__assert_func>
 80219d0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80219d4:	6006      	str	r6, [r0, #0]
 80219d6:	60c6      	str	r6, [r0, #12]
 80219d8:	b13c      	cbz	r4, 80219ea <_Bfree+0x3a>
 80219da:	69eb      	ldr	r3, [r5, #28]
 80219dc:	6862      	ldr	r2, [r4, #4]
 80219de:	68db      	ldr	r3, [r3, #12]
 80219e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80219e4:	6021      	str	r1, [r4, #0]
 80219e6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80219ea:	bd70      	pop	{r4, r5, r6, pc}
 80219ec:	0802585c 	.word	0x0802585c
 80219f0:	08025ab7 	.word	0x08025ab7

080219f4 <__multadd>:
 80219f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80219f8:	690d      	ldr	r5, [r1, #16]
 80219fa:	4607      	mov	r7, r0
 80219fc:	460c      	mov	r4, r1
 80219fe:	461e      	mov	r6, r3
 8021a00:	f101 0c14 	add.w	ip, r1, #20
 8021a04:	2000      	movs	r0, #0
 8021a06:	f8dc 3000 	ldr.w	r3, [ip]
 8021a0a:	b299      	uxth	r1, r3
 8021a0c:	fb02 6101 	mla	r1, r2, r1, r6
 8021a10:	0c1e      	lsrs	r6, r3, #16
 8021a12:	0c0b      	lsrs	r3, r1, #16
 8021a14:	fb02 3306 	mla	r3, r2, r6, r3
 8021a18:	b289      	uxth	r1, r1
 8021a1a:	3001      	adds	r0, #1
 8021a1c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8021a20:	4285      	cmp	r5, r0
 8021a22:	f84c 1b04 	str.w	r1, [ip], #4
 8021a26:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8021a2a:	dcec      	bgt.n	8021a06 <__multadd+0x12>
 8021a2c:	b30e      	cbz	r6, 8021a72 <__multadd+0x7e>
 8021a2e:	68a3      	ldr	r3, [r4, #8]
 8021a30:	42ab      	cmp	r3, r5
 8021a32:	dc19      	bgt.n	8021a68 <__multadd+0x74>
 8021a34:	6861      	ldr	r1, [r4, #4]
 8021a36:	4638      	mov	r0, r7
 8021a38:	3101      	adds	r1, #1
 8021a3a:	f7ff ff79 	bl	8021930 <_Balloc>
 8021a3e:	4680      	mov	r8, r0
 8021a40:	b928      	cbnz	r0, 8021a4e <__multadd+0x5a>
 8021a42:	4602      	mov	r2, r0
 8021a44:	4b0c      	ldr	r3, [pc, #48]	; (8021a78 <__multadd+0x84>)
 8021a46:	480d      	ldr	r0, [pc, #52]	; (8021a7c <__multadd+0x88>)
 8021a48:	21ba      	movs	r1, #186	; 0xba
 8021a4a:	f7ff f905 	bl	8020c58 <__assert_func>
 8021a4e:	6922      	ldr	r2, [r4, #16]
 8021a50:	3202      	adds	r2, #2
 8021a52:	f104 010c 	add.w	r1, r4, #12
 8021a56:	0092      	lsls	r2, r2, #2
 8021a58:	300c      	adds	r0, #12
 8021a5a:	f7ff f8e8 	bl	8020c2e <memcpy>
 8021a5e:	4621      	mov	r1, r4
 8021a60:	4638      	mov	r0, r7
 8021a62:	f7ff ffa5 	bl	80219b0 <_Bfree>
 8021a66:	4644      	mov	r4, r8
 8021a68:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8021a6c:	3501      	adds	r5, #1
 8021a6e:	615e      	str	r6, [r3, #20]
 8021a70:	6125      	str	r5, [r4, #16]
 8021a72:	4620      	mov	r0, r4
 8021a74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8021a78:	08025aa6 	.word	0x08025aa6
 8021a7c:	08025ab7 	.word	0x08025ab7

08021a80 <__s2b>:
 8021a80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8021a84:	460c      	mov	r4, r1
 8021a86:	4615      	mov	r5, r2
 8021a88:	461f      	mov	r7, r3
 8021a8a:	2209      	movs	r2, #9
 8021a8c:	3308      	adds	r3, #8
 8021a8e:	4606      	mov	r6, r0
 8021a90:	fb93 f3f2 	sdiv	r3, r3, r2
 8021a94:	2100      	movs	r1, #0
 8021a96:	2201      	movs	r2, #1
 8021a98:	429a      	cmp	r2, r3
 8021a9a:	db09      	blt.n	8021ab0 <__s2b+0x30>
 8021a9c:	4630      	mov	r0, r6
 8021a9e:	f7ff ff47 	bl	8021930 <_Balloc>
 8021aa2:	b940      	cbnz	r0, 8021ab6 <__s2b+0x36>
 8021aa4:	4602      	mov	r2, r0
 8021aa6:	4b19      	ldr	r3, [pc, #100]	; (8021b0c <__s2b+0x8c>)
 8021aa8:	4819      	ldr	r0, [pc, #100]	; (8021b10 <__s2b+0x90>)
 8021aaa:	21d3      	movs	r1, #211	; 0xd3
 8021aac:	f7ff f8d4 	bl	8020c58 <__assert_func>
 8021ab0:	0052      	lsls	r2, r2, #1
 8021ab2:	3101      	adds	r1, #1
 8021ab4:	e7f0      	b.n	8021a98 <__s2b+0x18>
 8021ab6:	9b08      	ldr	r3, [sp, #32]
 8021ab8:	6143      	str	r3, [r0, #20]
 8021aba:	2d09      	cmp	r5, #9
 8021abc:	f04f 0301 	mov.w	r3, #1
 8021ac0:	6103      	str	r3, [r0, #16]
 8021ac2:	dd16      	ble.n	8021af2 <__s2b+0x72>
 8021ac4:	f104 0909 	add.w	r9, r4, #9
 8021ac8:	46c8      	mov	r8, r9
 8021aca:	442c      	add	r4, r5
 8021acc:	f818 3b01 	ldrb.w	r3, [r8], #1
 8021ad0:	4601      	mov	r1, r0
 8021ad2:	3b30      	subs	r3, #48	; 0x30
 8021ad4:	220a      	movs	r2, #10
 8021ad6:	4630      	mov	r0, r6
 8021ad8:	f7ff ff8c 	bl	80219f4 <__multadd>
 8021adc:	45a0      	cmp	r8, r4
 8021ade:	d1f5      	bne.n	8021acc <__s2b+0x4c>
 8021ae0:	f1a5 0408 	sub.w	r4, r5, #8
 8021ae4:	444c      	add	r4, r9
 8021ae6:	1b2d      	subs	r5, r5, r4
 8021ae8:	1963      	adds	r3, r4, r5
 8021aea:	42bb      	cmp	r3, r7
 8021aec:	db04      	blt.n	8021af8 <__s2b+0x78>
 8021aee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8021af2:	340a      	adds	r4, #10
 8021af4:	2509      	movs	r5, #9
 8021af6:	e7f6      	b.n	8021ae6 <__s2b+0x66>
 8021af8:	f814 3b01 	ldrb.w	r3, [r4], #1
 8021afc:	4601      	mov	r1, r0
 8021afe:	3b30      	subs	r3, #48	; 0x30
 8021b00:	220a      	movs	r2, #10
 8021b02:	4630      	mov	r0, r6
 8021b04:	f7ff ff76 	bl	80219f4 <__multadd>
 8021b08:	e7ee      	b.n	8021ae8 <__s2b+0x68>
 8021b0a:	bf00      	nop
 8021b0c:	08025aa6 	.word	0x08025aa6
 8021b10:	08025ab7 	.word	0x08025ab7

08021b14 <__hi0bits>:
 8021b14:	0c03      	lsrs	r3, r0, #16
 8021b16:	041b      	lsls	r3, r3, #16
 8021b18:	b9d3      	cbnz	r3, 8021b50 <__hi0bits+0x3c>
 8021b1a:	0400      	lsls	r0, r0, #16
 8021b1c:	2310      	movs	r3, #16
 8021b1e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8021b22:	bf04      	itt	eq
 8021b24:	0200      	lsleq	r0, r0, #8
 8021b26:	3308      	addeq	r3, #8
 8021b28:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8021b2c:	bf04      	itt	eq
 8021b2e:	0100      	lsleq	r0, r0, #4
 8021b30:	3304      	addeq	r3, #4
 8021b32:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8021b36:	bf04      	itt	eq
 8021b38:	0080      	lsleq	r0, r0, #2
 8021b3a:	3302      	addeq	r3, #2
 8021b3c:	2800      	cmp	r0, #0
 8021b3e:	db05      	blt.n	8021b4c <__hi0bits+0x38>
 8021b40:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8021b44:	f103 0301 	add.w	r3, r3, #1
 8021b48:	bf08      	it	eq
 8021b4a:	2320      	moveq	r3, #32
 8021b4c:	4618      	mov	r0, r3
 8021b4e:	4770      	bx	lr
 8021b50:	2300      	movs	r3, #0
 8021b52:	e7e4      	b.n	8021b1e <__hi0bits+0xa>

08021b54 <__lo0bits>:
 8021b54:	6803      	ldr	r3, [r0, #0]
 8021b56:	f013 0207 	ands.w	r2, r3, #7
 8021b5a:	d00c      	beq.n	8021b76 <__lo0bits+0x22>
 8021b5c:	07d9      	lsls	r1, r3, #31
 8021b5e:	d422      	bmi.n	8021ba6 <__lo0bits+0x52>
 8021b60:	079a      	lsls	r2, r3, #30
 8021b62:	bf49      	itett	mi
 8021b64:	085b      	lsrmi	r3, r3, #1
 8021b66:	089b      	lsrpl	r3, r3, #2
 8021b68:	6003      	strmi	r3, [r0, #0]
 8021b6a:	2201      	movmi	r2, #1
 8021b6c:	bf5c      	itt	pl
 8021b6e:	6003      	strpl	r3, [r0, #0]
 8021b70:	2202      	movpl	r2, #2
 8021b72:	4610      	mov	r0, r2
 8021b74:	4770      	bx	lr
 8021b76:	b299      	uxth	r1, r3
 8021b78:	b909      	cbnz	r1, 8021b7e <__lo0bits+0x2a>
 8021b7a:	0c1b      	lsrs	r3, r3, #16
 8021b7c:	2210      	movs	r2, #16
 8021b7e:	b2d9      	uxtb	r1, r3
 8021b80:	b909      	cbnz	r1, 8021b86 <__lo0bits+0x32>
 8021b82:	3208      	adds	r2, #8
 8021b84:	0a1b      	lsrs	r3, r3, #8
 8021b86:	0719      	lsls	r1, r3, #28
 8021b88:	bf04      	itt	eq
 8021b8a:	091b      	lsreq	r3, r3, #4
 8021b8c:	3204      	addeq	r2, #4
 8021b8e:	0799      	lsls	r1, r3, #30
 8021b90:	bf04      	itt	eq
 8021b92:	089b      	lsreq	r3, r3, #2
 8021b94:	3202      	addeq	r2, #2
 8021b96:	07d9      	lsls	r1, r3, #31
 8021b98:	d403      	bmi.n	8021ba2 <__lo0bits+0x4e>
 8021b9a:	085b      	lsrs	r3, r3, #1
 8021b9c:	f102 0201 	add.w	r2, r2, #1
 8021ba0:	d003      	beq.n	8021baa <__lo0bits+0x56>
 8021ba2:	6003      	str	r3, [r0, #0]
 8021ba4:	e7e5      	b.n	8021b72 <__lo0bits+0x1e>
 8021ba6:	2200      	movs	r2, #0
 8021ba8:	e7e3      	b.n	8021b72 <__lo0bits+0x1e>
 8021baa:	2220      	movs	r2, #32
 8021bac:	e7e1      	b.n	8021b72 <__lo0bits+0x1e>
	...

08021bb0 <__i2b>:
 8021bb0:	b510      	push	{r4, lr}
 8021bb2:	460c      	mov	r4, r1
 8021bb4:	2101      	movs	r1, #1
 8021bb6:	f7ff febb 	bl	8021930 <_Balloc>
 8021bba:	4602      	mov	r2, r0
 8021bbc:	b928      	cbnz	r0, 8021bca <__i2b+0x1a>
 8021bbe:	4b05      	ldr	r3, [pc, #20]	; (8021bd4 <__i2b+0x24>)
 8021bc0:	4805      	ldr	r0, [pc, #20]	; (8021bd8 <__i2b+0x28>)
 8021bc2:	f240 1145 	movw	r1, #325	; 0x145
 8021bc6:	f7ff f847 	bl	8020c58 <__assert_func>
 8021bca:	2301      	movs	r3, #1
 8021bcc:	6144      	str	r4, [r0, #20]
 8021bce:	6103      	str	r3, [r0, #16]
 8021bd0:	bd10      	pop	{r4, pc}
 8021bd2:	bf00      	nop
 8021bd4:	08025aa6 	.word	0x08025aa6
 8021bd8:	08025ab7 	.word	0x08025ab7

08021bdc <__multiply>:
 8021bdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021be0:	4691      	mov	r9, r2
 8021be2:	690a      	ldr	r2, [r1, #16]
 8021be4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8021be8:	429a      	cmp	r2, r3
 8021bea:	bfb8      	it	lt
 8021bec:	460b      	movlt	r3, r1
 8021bee:	460c      	mov	r4, r1
 8021bf0:	bfbc      	itt	lt
 8021bf2:	464c      	movlt	r4, r9
 8021bf4:	4699      	movlt	r9, r3
 8021bf6:	6927      	ldr	r7, [r4, #16]
 8021bf8:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8021bfc:	68a3      	ldr	r3, [r4, #8]
 8021bfe:	6861      	ldr	r1, [r4, #4]
 8021c00:	eb07 060a 	add.w	r6, r7, sl
 8021c04:	42b3      	cmp	r3, r6
 8021c06:	b085      	sub	sp, #20
 8021c08:	bfb8      	it	lt
 8021c0a:	3101      	addlt	r1, #1
 8021c0c:	f7ff fe90 	bl	8021930 <_Balloc>
 8021c10:	b930      	cbnz	r0, 8021c20 <__multiply+0x44>
 8021c12:	4602      	mov	r2, r0
 8021c14:	4b44      	ldr	r3, [pc, #272]	; (8021d28 <__multiply+0x14c>)
 8021c16:	4845      	ldr	r0, [pc, #276]	; (8021d2c <__multiply+0x150>)
 8021c18:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8021c1c:	f7ff f81c 	bl	8020c58 <__assert_func>
 8021c20:	f100 0514 	add.w	r5, r0, #20
 8021c24:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8021c28:	462b      	mov	r3, r5
 8021c2a:	2200      	movs	r2, #0
 8021c2c:	4543      	cmp	r3, r8
 8021c2e:	d321      	bcc.n	8021c74 <__multiply+0x98>
 8021c30:	f104 0314 	add.w	r3, r4, #20
 8021c34:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8021c38:	f109 0314 	add.w	r3, r9, #20
 8021c3c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8021c40:	9202      	str	r2, [sp, #8]
 8021c42:	1b3a      	subs	r2, r7, r4
 8021c44:	3a15      	subs	r2, #21
 8021c46:	f022 0203 	bic.w	r2, r2, #3
 8021c4a:	3204      	adds	r2, #4
 8021c4c:	f104 0115 	add.w	r1, r4, #21
 8021c50:	428f      	cmp	r7, r1
 8021c52:	bf38      	it	cc
 8021c54:	2204      	movcc	r2, #4
 8021c56:	9201      	str	r2, [sp, #4]
 8021c58:	9a02      	ldr	r2, [sp, #8]
 8021c5a:	9303      	str	r3, [sp, #12]
 8021c5c:	429a      	cmp	r2, r3
 8021c5e:	d80c      	bhi.n	8021c7a <__multiply+0x9e>
 8021c60:	2e00      	cmp	r6, #0
 8021c62:	dd03      	ble.n	8021c6c <__multiply+0x90>
 8021c64:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8021c68:	2b00      	cmp	r3, #0
 8021c6a:	d05b      	beq.n	8021d24 <__multiply+0x148>
 8021c6c:	6106      	str	r6, [r0, #16]
 8021c6e:	b005      	add	sp, #20
 8021c70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021c74:	f843 2b04 	str.w	r2, [r3], #4
 8021c78:	e7d8      	b.n	8021c2c <__multiply+0x50>
 8021c7a:	f8b3 a000 	ldrh.w	sl, [r3]
 8021c7e:	f1ba 0f00 	cmp.w	sl, #0
 8021c82:	d024      	beq.n	8021cce <__multiply+0xf2>
 8021c84:	f104 0e14 	add.w	lr, r4, #20
 8021c88:	46a9      	mov	r9, r5
 8021c8a:	f04f 0c00 	mov.w	ip, #0
 8021c8e:	f85e 2b04 	ldr.w	r2, [lr], #4
 8021c92:	f8d9 1000 	ldr.w	r1, [r9]
 8021c96:	fa1f fb82 	uxth.w	fp, r2
 8021c9a:	b289      	uxth	r1, r1
 8021c9c:	fb0a 110b 	mla	r1, sl, fp, r1
 8021ca0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8021ca4:	f8d9 2000 	ldr.w	r2, [r9]
 8021ca8:	4461      	add	r1, ip
 8021caa:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8021cae:	fb0a c20b 	mla	r2, sl, fp, ip
 8021cb2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8021cb6:	b289      	uxth	r1, r1
 8021cb8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8021cbc:	4577      	cmp	r7, lr
 8021cbe:	f849 1b04 	str.w	r1, [r9], #4
 8021cc2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8021cc6:	d8e2      	bhi.n	8021c8e <__multiply+0xb2>
 8021cc8:	9a01      	ldr	r2, [sp, #4]
 8021cca:	f845 c002 	str.w	ip, [r5, r2]
 8021cce:	9a03      	ldr	r2, [sp, #12]
 8021cd0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8021cd4:	3304      	adds	r3, #4
 8021cd6:	f1b9 0f00 	cmp.w	r9, #0
 8021cda:	d021      	beq.n	8021d20 <__multiply+0x144>
 8021cdc:	6829      	ldr	r1, [r5, #0]
 8021cde:	f104 0c14 	add.w	ip, r4, #20
 8021ce2:	46ae      	mov	lr, r5
 8021ce4:	f04f 0a00 	mov.w	sl, #0
 8021ce8:	f8bc b000 	ldrh.w	fp, [ip]
 8021cec:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8021cf0:	fb09 220b 	mla	r2, r9, fp, r2
 8021cf4:	4452      	add	r2, sl
 8021cf6:	b289      	uxth	r1, r1
 8021cf8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8021cfc:	f84e 1b04 	str.w	r1, [lr], #4
 8021d00:	f85c 1b04 	ldr.w	r1, [ip], #4
 8021d04:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8021d08:	f8be 1000 	ldrh.w	r1, [lr]
 8021d0c:	fb09 110a 	mla	r1, r9, sl, r1
 8021d10:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8021d14:	4567      	cmp	r7, ip
 8021d16:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8021d1a:	d8e5      	bhi.n	8021ce8 <__multiply+0x10c>
 8021d1c:	9a01      	ldr	r2, [sp, #4]
 8021d1e:	50a9      	str	r1, [r5, r2]
 8021d20:	3504      	adds	r5, #4
 8021d22:	e799      	b.n	8021c58 <__multiply+0x7c>
 8021d24:	3e01      	subs	r6, #1
 8021d26:	e79b      	b.n	8021c60 <__multiply+0x84>
 8021d28:	08025aa6 	.word	0x08025aa6
 8021d2c:	08025ab7 	.word	0x08025ab7

08021d30 <__pow5mult>:
 8021d30:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8021d34:	4615      	mov	r5, r2
 8021d36:	f012 0203 	ands.w	r2, r2, #3
 8021d3a:	4606      	mov	r6, r0
 8021d3c:	460f      	mov	r7, r1
 8021d3e:	d007      	beq.n	8021d50 <__pow5mult+0x20>
 8021d40:	4c25      	ldr	r4, [pc, #148]	; (8021dd8 <__pow5mult+0xa8>)
 8021d42:	3a01      	subs	r2, #1
 8021d44:	2300      	movs	r3, #0
 8021d46:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8021d4a:	f7ff fe53 	bl	80219f4 <__multadd>
 8021d4e:	4607      	mov	r7, r0
 8021d50:	10ad      	asrs	r5, r5, #2
 8021d52:	d03d      	beq.n	8021dd0 <__pow5mult+0xa0>
 8021d54:	69f4      	ldr	r4, [r6, #28]
 8021d56:	b97c      	cbnz	r4, 8021d78 <__pow5mult+0x48>
 8021d58:	2010      	movs	r0, #16
 8021d5a:	f7fd fab7 	bl	801f2cc <malloc>
 8021d5e:	4602      	mov	r2, r0
 8021d60:	61f0      	str	r0, [r6, #28]
 8021d62:	b928      	cbnz	r0, 8021d70 <__pow5mult+0x40>
 8021d64:	4b1d      	ldr	r3, [pc, #116]	; (8021ddc <__pow5mult+0xac>)
 8021d66:	481e      	ldr	r0, [pc, #120]	; (8021de0 <__pow5mult+0xb0>)
 8021d68:	f240 11b3 	movw	r1, #435	; 0x1b3
 8021d6c:	f7fe ff74 	bl	8020c58 <__assert_func>
 8021d70:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8021d74:	6004      	str	r4, [r0, #0]
 8021d76:	60c4      	str	r4, [r0, #12]
 8021d78:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8021d7c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8021d80:	b94c      	cbnz	r4, 8021d96 <__pow5mult+0x66>
 8021d82:	f240 2171 	movw	r1, #625	; 0x271
 8021d86:	4630      	mov	r0, r6
 8021d88:	f7ff ff12 	bl	8021bb0 <__i2b>
 8021d8c:	2300      	movs	r3, #0
 8021d8e:	f8c8 0008 	str.w	r0, [r8, #8]
 8021d92:	4604      	mov	r4, r0
 8021d94:	6003      	str	r3, [r0, #0]
 8021d96:	f04f 0900 	mov.w	r9, #0
 8021d9a:	07eb      	lsls	r3, r5, #31
 8021d9c:	d50a      	bpl.n	8021db4 <__pow5mult+0x84>
 8021d9e:	4639      	mov	r1, r7
 8021da0:	4622      	mov	r2, r4
 8021da2:	4630      	mov	r0, r6
 8021da4:	f7ff ff1a 	bl	8021bdc <__multiply>
 8021da8:	4639      	mov	r1, r7
 8021daa:	4680      	mov	r8, r0
 8021dac:	4630      	mov	r0, r6
 8021dae:	f7ff fdff 	bl	80219b0 <_Bfree>
 8021db2:	4647      	mov	r7, r8
 8021db4:	106d      	asrs	r5, r5, #1
 8021db6:	d00b      	beq.n	8021dd0 <__pow5mult+0xa0>
 8021db8:	6820      	ldr	r0, [r4, #0]
 8021dba:	b938      	cbnz	r0, 8021dcc <__pow5mult+0x9c>
 8021dbc:	4622      	mov	r2, r4
 8021dbe:	4621      	mov	r1, r4
 8021dc0:	4630      	mov	r0, r6
 8021dc2:	f7ff ff0b 	bl	8021bdc <__multiply>
 8021dc6:	6020      	str	r0, [r4, #0]
 8021dc8:	f8c0 9000 	str.w	r9, [r0]
 8021dcc:	4604      	mov	r4, r0
 8021dce:	e7e4      	b.n	8021d9a <__pow5mult+0x6a>
 8021dd0:	4638      	mov	r0, r7
 8021dd2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8021dd6:	bf00      	nop
 8021dd8:	08025c00 	.word	0x08025c00
 8021ddc:	0802585c 	.word	0x0802585c
 8021de0:	08025ab7 	.word	0x08025ab7

08021de4 <__lshift>:
 8021de4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8021de8:	460c      	mov	r4, r1
 8021dea:	6849      	ldr	r1, [r1, #4]
 8021dec:	6923      	ldr	r3, [r4, #16]
 8021dee:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8021df2:	68a3      	ldr	r3, [r4, #8]
 8021df4:	4607      	mov	r7, r0
 8021df6:	4691      	mov	r9, r2
 8021df8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8021dfc:	f108 0601 	add.w	r6, r8, #1
 8021e00:	42b3      	cmp	r3, r6
 8021e02:	db0b      	blt.n	8021e1c <__lshift+0x38>
 8021e04:	4638      	mov	r0, r7
 8021e06:	f7ff fd93 	bl	8021930 <_Balloc>
 8021e0a:	4605      	mov	r5, r0
 8021e0c:	b948      	cbnz	r0, 8021e22 <__lshift+0x3e>
 8021e0e:	4602      	mov	r2, r0
 8021e10:	4b28      	ldr	r3, [pc, #160]	; (8021eb4 <__lshift+0xd0>)
 8021e12:	4829      	ldr	r0, [pc, #164]	; (8021eb8 <__lshift+0xd4>)
 8021e14:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8021e18:	f7fe ff1e 	bl	8020c58 <__assert_func>
 8021e1c:	3101      	adds	r1, #1
 8021e1e:	005b      	lsls	r3, r3, #1
 8021e20:	e7ee      	b.n	8021e00 <__lshift+0x1c>
 8021e22:	2300      	movs	r3, #0
 8021e24:	f100 0114 	add.w	r1, r0, #20
 8021e28:	f100 0210 	add.w	r2, r0, #16
 8021e2c:	4618      	mov	r0, r3
 8021e2e:	4553      	cmp	r3, sl
 8021e30:	db33      	blt.n	8021e9a <__lshift+0xb6>
 8021e32:	6920      	ldr	r0, [r4, #16]
 8021e34:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8021e38:	f104 0314 	add.w	r3, r4, #20
 8021e3c:	f019 091f 	ands.w	r9, r9, #31
 8021e40:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8021e44:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8021e48:	d02b      	beq.n	8021ea2 <__lshift+0xbe>
 8021e4a:	f1c9 0e20 	rsb	lr, r9, #32
 8021e4e:	468a      	mov	sl, r1
 8021e50:	2200      	movs	r2, #0
 8021e52:	6818      	ldr	r0, [r3, #0]
 8021e54:	fa00 f009 	lsl.w	r0, r0, r9
 8021e58:	4310      	orrs	r0, r2
 8021e5a:	f84a 0b04 	str.w	r0, [sl], #4
 8021e5e:	f853 2b04 	ldr.w	r2, [r3], #4
 8021e62:	459c      	cmp	ip, r3
 8021e64:	fa22 f20e 	lsr.w	r2, r2, lr
 8021e68:	d8f3      	bhi.n	8021e52 <__lshift+0x6e>
 8021e6a:	ebac 0304 	sub.w	r3, ip, r4
 8021e6e:	3b15      	subs	r3, #21
 8021e70:	f023 0303 	bic.w	r3, r3, #3
 8021e74:	3304      	adds	r3, #4
 8021e76:	f104 0015 	add.w	r0, r4, #21
 8021e7a:	4584      	cmp	ip, r0
 8021e7c:	bf38      	it	cc
 8021e7e:	2304      	movcc	r3, #4
 8021e80:	50ca      	str	r2, [r1, r3]
 8021e82:	b10a      	cbz	r2, 8021e88 <__lshift+0xa4>
 8021e84:	f108 0602 	add.w	r6, r8, #2
 8021e88:	3e01      	subs	r6, #1
 8021e8a:	4638      	mov	r0, r7
 8021e8c:	612e      	str	r6, [r5, #16]
 8021e8e:	4621      	mov	r1, r4
 8021e90:	f7ff fd8e 	bl	80219b0 <_Bfree>
 8021e94:	4628      	mov	r0, r5
 8021e96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8021e9a:	f842 0f04 	str.w	r0, [r2, #4]!
 8021e9e:	3301      	adds	r3, #1
 8021ea0:	e7c5      	b.n	8021e2e <__lshift+0x4a>
 8021ea2:	3904      	subs	r1, #4
 8021ea4:	f853 2b04 	ldr.w	r2, [r3], #4
 8021ea8:	f841 2f04 	str.w	r2, [r1, #4]!
 8021eac:	459c      	cmp	ip, r3
 8021eae:	d8f9      	bhi.n	8021ea4 <__lshift+0xc0>
 8021eb0:	e7ea      	b.n	8021e88 <__lshift+0xa4>
 8021eb2:	bf00      	nop
 8021eb4:	08025aa6 	.word	0x08025aa6
 8021eb8:	08025ab7 	.word	0x08025ab7

08021ebc <__mcmp>:
 8021ebc:	b530      	push	{r4, r5, lr}
 8021ebe:	6902      	ldr	r2, [r0, #16]
 8021ec0:	690c      	ldr	r4, [r1, #16]
 8021ec2:	1b12      	subs	r2, r2, r4
 8021ec4:	d10e      	bne.n	8021ee4 <__mcmp+0x28>
 8021ec6:	f100 0314 	add.w	r3, r0, #20
 8021eca:	3114      	adds	r1, #20
 8021ecc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8021ed0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8021ed4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8021ed8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8021edc:	42a5      	cmp	r5, r4
 8021ede:	d003      	beq.n	8021ee8 <__mcmp+0x2c>
 8021ee0:	d305      	bcc.n	8021eee <__mcmp+0x32>
 8021ee2:	2201      	movs	r2, #1
 8021ee4:	4610      	mov	r0, r2
 8021ee6:	bd30      	pop	{r4, r5, pc}
 8021ee8:	4283      	cmp	r3, r0
 8021eea:	d3f3      	bcc.n	8021ed4 <__mcmp+0x18>
 8021eec:	e7fa      	b.n	8021ee4 <__mcmp+0x28>
 8021eee:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8021ef2:	e7f7      	b.n	8021ee4 <__mcmp+0x28>

08021ef4 <__mdiff>:
 8021ef4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021ef8:	460c      	mov	r4, r1
 8021efa:	4606      	mov	r6, r0
 8021efc:	4611      	mov	r1, r2
 8021efe:	4620      	mov	r0, r4
 8021f00:	4690      	mov	r8, r2
 8021f02:	f7ff ffdb 	bl	8021ebc <__mcmp>
 8021f06:	1e05      	subs	r5, r0, #0
 8021f08:	d110      	bne.n	8021f2c <__mdiff+0x38>
 8021f0a:	4629      	mov	r1, r5
 8021f0c:	4630      	mov	r0, r6
 8021f0e:	f7ff fd0f 	bl	8021930 <_Balloc>
 8021f12:	b930      	cbnz	r0, 8021f22 <__mdiff+0x2e>
 8021f14:	4b3a      	ldr	r3, [pc, #232]	; (8022000 <__mdiff+0x10c>)
 8021f16:	4602      	mov	r2, r0
 8021f18:	f240 2137 	movw	r1, #567	; 0x237
 8021f1c:	4839      	ldr	r0, [pc, #228]	; (8022004 <__mdiff+0x110>)
 8021f1e:	f7fe fe9b 	bl	8020c58 <__assert_func>
 8021f22:	2301      	movs	r3, #1
 8021f24:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8021f28:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8021f2c:	bfa4      	itt	ge
 8021f2e:	4643      	movge	r3, r8
 8021f30:	46a0      	movge	r8, r4
 8021f32:	4630      	mov	r0, r6
 8021f34:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8021f38:	bfa6      	itte	ge
 8021f3a:	461c      	movge	r4, r3
 8021f3c:	2500      	movge	r5, #0
 8021f3e:	2501      	movlt	r5, #1
 8021f40:	f7ff fcf6 	bl	8021930 <_Balloc>
 8021f44:	b920      	cbnz	r0, 8021f50 <__mdiff+0x5c>
 8021f46:	4b2e      	ldr	r3, [pc, #184]	; (8022000 <__mdiff+0x10c>)
 8021f48:	4602      	mov	r2, r0
 8021f4a:	f240 2145 	movw	r1, #581	; 0x245
 8021f4e:	e7e5      	b.n	8021f1c <__mdiff+0x28>
 8021f50:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8021f54:	6926      	ldr	r6, [r4, #16]
 8021f56:	60c5      	str	r5, [r0, #12]
 8021f58:	f104 0914 	add.w	r9, r4, #20
 8021f5c:	f108 0514 	add.w	r5, r8, #20
 8021f60:	f100 0e14 	add.w	lr, r0, #20
 8021f64:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8021f68:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8021f6c:	f108 0210 	add.w	r2, r8, #16
 8021f70:	46f2      	mov	sl, lr
 8021f72:	2100      	movs	r1, #0
 8021f74:	f859 3b04 	ldr.w	r3, [r9], #4
 8021f78:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8021f7c:	fa11 f88b 	uxtah	r8, r1, fp
 8021f80:	b299      	uxth	r1, r3
 8021f82:	0c1b      	lsrs	r3, r3, #16
 8021f84:	eba8 0801 	sub.w	r8, r8, r1
 8021f88:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8021f8c:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8021f90:	fa1f f888 	uxth.w	r8, r8
 8021f94:	1419      	asrs	r1, r3, #16
 8021f96:	454e      	cmp	r6, r9
 8021f98:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8021f9c:	f84a 3b04 	str.w	r3, [sl], #4
 8021fa0:	d8e8      	bhi.n	8021f74 <__mdiff+0x80>
 8021fa2:	1b33      	subs	r3, r6, r4
 8021fa4:	3b15      	subs	r3, #21
 8021fa6:	f023 0303 	bic.w	r3, r3, #3
 8021faa:	3304      	adds	r3, #4
 8021fac:	3415      	adds	r4, #21
 8021fae:	42a6      	cmp	r6, r4
 8021fb0:	bf38      	it	cc
 8021fb2:	2304      	movcc	r3, #4
 8021fb4:	441d      	add	r5, r3
 8021fb6:	4473      	add	r3, lr
 8021fb8:	469e      	mov	lr, r3
 8021fba:	462e      	mov	r6, r5
 8021fbc:	4566      	cmp	r6, ip
 8021fbe:	d30e      	bcc.n	8021fde <__mdiff+0xea>
 8021fc0:	f10c 0203 	add.w	r2, ip, #3
 8021fc4:	1b52      	subs	r2, r2, r5
 8021fc6:	f022 0203 	bic.w	r2, r2, #3
 8021fca:	3d03      	subs	r5, #3
 8021fcc:	45ac      	cmp	ip, r5
 8021fce:	bf38      	it	cc
 8021fd0:	2200      	movcc	r2, #0
 8021fd2:	4413      	add	r3, r2
 8021fd4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8021fd8:	b17a      	cbz	r2, 8021ffa <__mdiff+0x106>
 8021fda:	6107      	str	r7, [r0, #16]
 8021fdc:	e7a4      	b.n	8021f28 <__mdiff+0x34>
 8021fde:	f856 8b04 	ldr.w	r8, [r6], #4
 8021fe2:	fa11 f288 	uxtah	r2, r1, r8
 8021fe6:	1414      	asrs	r4, r2, #16
 8021fe8:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8021fec:	b292      	uxth	r2, r2
 8021fee:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8021ff2:	f84e 2b04 	str.w	r2, [lr], #4
 8021ff6:	1421      	asrs	r1, r4, #16
 8021ff8:	e7e0      	b.n	8021fbc <__mdiff+0xc8>
 8021ffa:	3f01      	subs	r7, #1
 8021ffc:	e7ea      	b.n	8021fd4 <__mdiff+0xe0>
 8021ffe:	bf00      	nop
 8022000:	08025aa6 	.word	0x08025aa6
 8022004:	08025ab7 	.word	0x08025ab7

08022008 <__ulp>:
 8022008:	b082      	sub	sp, #8
 802200a:	ed8d 0b00 	vstr	d0, [sp]
 802200e:	9a01      	ldr	r2, [sp, #4]
 8022010:	4b0f      	ldr	r3, [pc, #60]	; (8022050 <__ulp+0x48>)
 8022012:	4013      	ands	r3, r2
 8022014:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8022018:	2b00      	cmp	r3, #0
 802201a:	dc08      	bgt.n	802202e <__ulp+0x26>
 802201c:	425b      	negs	r3, r3
 802201e:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8022022:	ea4f 5223 	mov.w	r2, r3, asr #20
 8022026:	da04      	bge.n	8022032 <__ulp+0x2a>
 8022028:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 802202c:	4113      	asrs	r3, r2
 802202e:	2200      	movs	r2, #0
 8022030:	e008      	b.n	8022044 <__ulp+0x3c>
 8022032:	f1a2 0314 	sub.w	r3, r2, #20
 8022036:	2b1e      	cmp	r3, #30
 8022038:	bfda      	itte	le
 802203a:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 802203e:	40da      	lsrle	r2, r3
 8022040:	2201      	movgt	r2, #1
 8022042:	2300      	movs	r3, #0
 8022044:	4619      	mov	r1, r3
 8022046:	4610      	mov	r0, r2
 8022048:	ec41 0b10 	vmov	d0, r0, r1
 802204c:	b002      	add	sp, #8
 802204e:	4770      	bx	lr
 8022050:	7ff00000 	.word	0x7ff00000

08022054 <__b2d>:
 8022054:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8022058:	6906      	ldr	r6, [r0, #16]
 802205a:	f100 0814 	add.w	r8, r0, #20
 802205e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8022062:	1f37      	subs	r7, r6, #4
 8022064:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8022068:	4610      	mov	r0, r2
 802206a:	f7ff fd53 	bl	8021b14 <__hi0bits>
 802206e:	f1c0 0320 	rsb	r3, r0, #32
 8022072:	280a      	cmp	r0, #10
 8022074:	600b      	str	r3, [r1, #0]
 8022076:	491b      	ldr	r1, [pc, #108]	; (80220e4 <__b2d+0x90>)
 8022078:	dc15      	bgt.n	80220a6 <__b2d+0x52>
 802207a:	f1c0 0c0b 	rsb	ip, r0, #11
 802207e:	fa22 f30c 	lsr.w	r3, r2, ip
 8022082:	45b8      	cmp	r8, r7
 8022084:	ea43 0501 	orr.w	r5, r3, r1
 8022088:	bf34      	ite	cc
 802208a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 802208e:	2300      	movcs	r3, #0
 8022090:	3015      	adds	r0, #21
 8022092:	fa02 f000 	lsl.w	r0, r2, r0
 8022096:	fa23 f30c 	lsr.w	r3, r3, ip
 802209a:	4303      	orrs	r3, r0
 802209c:	461c      	mov	r4, r3
 802209e:	ec45 4b10 	vmov	d0, r4, r5
 80220a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80220a6:	45b8      	cmp	r8, r7
 80220a8:	bf3a      	itte	cc
 80220aa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80220ae:	f1a6 0708 	subcc.w	r7, r6, #8
 80220b2:	2300      	movcs	r3, #0
 80220b4:	380b      	subs	r0, #11
 80220b6:	d012      	beq.n	80220de <__b2d+0x8a>
 80220b8:	f1c0 0120 	rsb	r1, r0, #32
 80220bc:	fa23 f401 	lsr.w	r4, r3, r1
 80220c0:	4082      	lsls	r2, r0
 80220c2:	4322      	orrs	r2, r4
 80220c4:	4547      	cmp	r7, r8
 80220c6:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 80220ca:	bf8c      	ite	hi
 80220cc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80220d0:	2200      	movls	r2, #0
 80220d2:	4083      	lsls	r3, r0
 80220d4:	40ca      	lsrs	r2, r1
 80220d6:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80220da:	4313      	orrs	r3, r2
 80220dc:	e7de      	b.n	802209c <__b2d+0x48>
 80220de:	ea42 0501 	orr.w	r5, r2, r1
 80220e2:	e7db      	b.n	802209c <__b2d+0x48>
 80220e4:	3ff00000 	.word	0x3ff00000

080220e8 <__d2b>:
 80220e8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80220ec:	460f      	mov	r7, r1
 80220ee:	2101      	movs	r1, #1
 80220f0:	ec59 8b10 	vmov	r8, r9, d0
 80220f4:	4616      	mov	r6, r2
 80220f6:	f7ff fc1b 	bl	8021930 <_Balloc>
 80220fa:	4604      	mov	r4, r0
 80220fc:	b930      	cbnz	r0, 802210c <__d2b+0x24>
 80220fe:	4602      	mov	r2, r0
 8022100:	4b24      	ldr	r3, [pc, #144]	; (8022194 <__d2b+0xac>)
 8022102:	4825      	ldr	r0, [pc, #148]	; (8022198 <__d2b+0xb0>)
 8022104:	f240 310f 	movw	r1, #783	; 0x30f
 8022108:	f7fe fda6 	bl	8020c58 <__assert_func>
 802210c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8022110:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8022114:	bb2d      	cbnz	r5, 8022162 <__d2b+0x7a>
 8022116:	9301      	str	r3, [sp, #4]
 8022118:	f1b8 0300 	subs.w	r3, r8, #0
 802211c:	d026      	beq.n	802216c <__d2b+0x84>
 802211e:	4668      	mov	r0, sp
 8022120:	9300      	str	r3, [sp, #0]
 8022122:	f7ff fd17 	bl	8021b54 <__lo0bits>
 8022126:	e9dd 1200 	ldrd	r1, r2, [sp]
 802212a:	b1e8      	cbz	r0, 8022168 <__d2b+0x80>
 802212c:	f1c0 0320 	rsb	r3, r0, #32
 8022130:	fa02 f303 	lsl.w	r3, r2, r3
 8022134:	430b      	orrs	r3, r1
 8022136:	40c2      	lsrs	r2, r0
 8022138:	6163      	str	r3, [r4, #20]
 802213a:	9201      	str	r2, [sp, #4]
 802213c:	9b01      	ldr	r3, [sp, #4]
 802213e:	61a3      	str	r3, [r4, #24]
 8022140:	2b00      	cmp	r3, #0
 8022142:	bf14      	ite	ne
 8022144:	2202      	movne	r2, #2
 8022146:	2201      	moveq	r2, #1
 8022148:	6122      	str	r2, [r4, #16]
 802214a:	b1bd      	cbz	r5, 802217c <__d2b+0x94>
 802214c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8022150:	4405      	add	r5, r0
 8022152:	603d      	str	r5, [r7, #0]
 8022154:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8022158:	6030      	str	r0, [r6, #0]
 802215a:	4620      	mov	r0, r4
 802215c:	b003      	add	sp, #12
 802215e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8022162:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8022166:	e7d6      	b.n	8022116 <__d2b+0x2e>
 8022168:	6161      	str	r1, [r4, #20]
 802216a:	e7e7      	b.n	802213c <__d2b+0x54>
 802216c:	a801      	add	r0, sp, #4
 802216e:	f7ff fcf1 	bl	8021b54 <__lo0bits>
 8022172:	9b01      	ldr	r3, [sp, #4]
 8022174:	6163      	str	r3, [r4, #20]
 8022176:	3020      	adds	r0, #32
 8022178:	2201      	movs	r2, #1
 802217a:	e7e5      	b.n	8022148 <__d2b+0x60>
 802217c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8022180:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8022184:	6038      	str	r0, [r7, #0]
 8022186:	6918      	ldr	r0, [r3, #16]
 8022188:	f7ff fcc4 	bl	8021b14 <__hi0bits>
 802218c:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8022190:	e7e2      	b.n	8022158 <__d2b+0x70>
 8022192:	bf00      	nop
 8022194:	08025aa6 	.word	0x08025aa6
 8022198:	08025ab7 	.word	0x08025ab7

0802219c <__ratio>:
 802219c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80221a0:	4688      	mov	r8, r1
 80221a2:	4669      	mov	r1, sp
 80221a4:	4681      	mov	r9, r0
 80221a6:	f7ff ff55 	bl	8022054 <__b2d>
 80221aa:	a901      	add	r1, sp, #4
 80221ac:	4640      	mov	r0, r8
 80221ae:	ec55 4b10 	vmov	r4, r5, d0
 80221b2:	ee10 aa10 	vmov	sl, s0
 80221b6:	f7ff ff4d 	bl	8022054 <__b2d>
 80221ba:	f8d8 3010 	ldr.w	r3, [r8, #16]
 80221be:	f8d9 2010 	ldr.w	r2, [r9, #16]
 80221c2:	1ad2      	subs	r2, r2, r3
 80221c4:	e9dd 3100 	ldrd	r3, r1, [sp]
 80221c8:	1a5b      	subs	r3, r3, r1
 80221ca:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 80221ce:	ec57 6b10 	vmov	r6, r7, d0
 80221d2:	2b00      	cmp	r3, #0
 80221d4:	bfd6      	itet	le
 80221d6:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80221da:	462a      	movgt	r2, r5
 80221dc:	463a      	movle	r2, r7
 80221de:	46ab      	mov	fp, r5
 80221e0:	bfd6      	itet	le
 80221e2:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 80221e6:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 80221ea:	ee00 3a90 	vmovle	s1, r3
 80221ee:	ec4b ab17 	vmov	d7, sl, fp
 80221f2:	ee87 0b00 	vdiv.f64	d0, d7, d0
 80221f6:	b003      	add	sp, #12
 80221f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080221fc <__copybits>:
 80221fc:	3901      	subs	r1, #1
 80221fe:	b570      	push	{r4, r5, r6, lr}
 8022200:	1149      	asrs	r1, r1, #5
 8022202:	6914      	ldr	r4, [r2, #16]
 8022204:	3101      	adds	r1, #1
 8022206:	f102 0314 	add.w	r3, r2, #20
 802220a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 802220e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8022212:	1f05      	subs	r5, r0, #4
 8022214:	42a3      	cmp	r3, r4
 8022216:	d30c      	bcc.n	8022232 <__copybits+0x36>
 8022218:	1aa3      	subs	r3, r4, r2
 802221a:	3b11      	subs	r3, #17
 802221c:	f023 0303 	bic.w	r3, r3, #3
 8022220:	3211      	adds	r2, #17
 8022222:	42a2      	cmp	r2, r4
 8022224:	bf88      	it	hi
 8022226:	2300      	movhi	r3, #0
 8022228:	4418      	add	r0, r3
 802222a:	2300      	movs	r3, #0
 802222c:	4288      	cmp	r0, r1
 802222e:	d305      	bcc.n	802223c <__copybits+0x40>
 8022230:	bd70      	pop	{r4, r5, r6, pc}
 8022232:	f853 6b04 	ldr.w	r6, [r3], #4
 8022236:	f845 6f04 	str.w	r6, [r5, #4]!
 802223a:	e7eb      	b.n	8022214 <__copybits+0x18>
 802223c:	f840 3b04 	str.w	r3, [r0], #4
 8022240:	e7f4      	b.n	802222c <__copybits+0x30>

08022242 <__any_on>:
 8022242:	f100 0214 	add.w	r2, r0, #20
 8022246:	6900      	ldr	r0, [r0, #16]
 8022248:	114b      	asrs	r3, r1, #5
 802224a:	4298      	cmp	r0, r3
 802224c:	b510      	push	{r4, lr}
 802224e:	db11      	blt.n	8022274 <__any_on+0x32>
 8022250:	dd0a      	ble.n	8022268 <__any_on+0x26>
 8022252:	f011 011f 	ands.w	r1, r1, #31
 8022256:	d007      	beq.n	8022268 <__any_on+0x26>
 8022258:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 802225c:	fa24 f001 	lsr.w	r0, r4, r1
 8022260:	fa00 f101 	lsl.w	r1, r0, r1
 8022264:	428c      	cmp	r4, r1
 8022266:	d10b      	bne.n	8022280 <__any_on+0x3e>
 8022268:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 802226c:	4293      	cmp	r3, r2
 802226e:	d803      	bhi.n	8022278 <__any_on+0x36>
 8022270:	2000      	movs	r0, #0
 8022272:	bd10      	pop	{r4, pc}
 8022274:	4603      	mov	r3, r0
 8022276:	e7f7      	b.n	8022268 <__any_on+0x26>
 8022278:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 802227c:	2900      	cmp	r1, #0
 802227e:	d0f5      	beq.n	802226c <__any_on+0x2a>
 8022280:	2001      	movs	r0, #1
 8022282:	e7f6      	b.n	8022272 <__any_on+0x30>

08022284 <_malloc_usable_size_r>:
 8022284:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8022288:	1f18      	subs	r0, r3, #4
 802228a:	2b00      	cmp	r3, #0
 802228c:	bfbc      	itt	lt
 802228e:	580b      	ldrlt	r3, [r1, r0]
 8022290:	18c0      	addlt	r0, r0, r3
 8022292:	4770      	bx	lr

08022294 <sulp>:
 8022294:	b570      	push	{r4, r5, r6, lr}
 8022296:	4604      	mov	r4, r0
 8022298:	460d      	mov	r5, r1
 802229a:	4616      	mov	r6, r2
 802229c:	ec45 4b10 	vmov	d0, r4, r5
 80222a0:	f7ff feb2 	bl	8022008 <__ulp>
 80222a4:	b17e      	cbz	r6, 80222c6 <sulp+0x32>
 80222a6:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80222aa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80222ae:	2b00      	cmp	r3, #0
 80222b0:	dd09      	ble.n	80222c6 <sulp+0x32>
 80222b2:	051b      	lsls	r3, r3, #20
 80222b4:	f103 517f 	add.w	r1, r3, #1069547520	; 0x3fc00000
 80222b8:	2000      	movs	r0, #0
 80222ba:	f501 1140 	add.w	r1, r1, #3145728	; 0x300000
 80222be:	ec41 0b17 	vmov	d7, r0, r1
 80222c2:	ee20 0b07 	vmul.f64	d0, d0, d7
 80222c6:	bd70      	pop	{r4, r5, r6, pc}

080222c8 <_strtod_l>:
 80222c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80222cc:	ed2d 8b0e 	vpush	{d8-d14}
 80222d0:	b097      	sub	sp, #92	; 0x5c
 80222d2:	4604      	mov	r4, r0
 80222d4:	920d      	str	r2, [sp, #52]	; 0x34
 80222d6:	2200      	movs	r2, #0
 80222d8:	9212      	str	r2, [sp, #72]	; 0x48
 80222da:	468a      	mov	sl, r1
 80222dc:	f04f 0800 	mov.w	r8, #0
 80222e0:	f04f 0900 	mov.w	r9, #0
 80222e4:	460a      	mov	r2, r1
 80222e6:	9211      	str	r2, [sp, #68]	; 0x44
 80222e8:	7811      	ldrb	r1, [r2, #0]
 80222ea:	292b      	cmp	r1, #43	; 0x2b
 80222ec:	d04c      	beq.n	8022388 <_strtod_l+0xc0>
 80222ee:	d839      	bhi.n	8022364 <_strtod_l+0x9c>
 80222f0:	290d      	cmp	r1, #13
 80222f2:	d833      	bhi.n	802235c <_strtod_l+0x94>
 80222f4:	2908      	cmp	r1, #8
 80222f6:	d833      	bhi.n	8022360 <_strtod_l+0x98>
 80222f8:	2900      	cmp	r1, #0
 80222fa:	d03c      	beq.n	8022376 <_strtod_l+0xae>
 80222fc:	2200      	movs	r2, #0
 80222fe:	9208      	str	r2, [sp, #32]
 8022300:	9e11      	ldr	r6, [sp, #68]	; 0x44
 8022302:	7832      	ldrb	r2, [r6, #0]
 8022304:	2a30      	cmp	r2, #48	; 0x30
 8022306:	f040 80b8 	bne.w	802247a <_strtod_l+0x1b2>
 802230a:	7872      	ldrb	r2, [r6, #1]
 802230c:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8022310:	2a58      	cmp	r2, #88	; 0x58
 8022312:	d170      	bne.n	80223f6 <_strtod_l+0x12e>
 8022314:	9302      	str	r3, [sp, #8]
 8022316:	9b08      	ldr	r3, [sp, #32]
 8022318:	9301      	str	r3, [sp, #4]
 802231a:	ab12      	add	r3, sp, #72	; 0x48
 802231c:	9300      	str	r3, [sp, #0]
 802231e:	4a91      	ldr	r2, [pc, #580]	; (8022564 <_strtod_l+0x29c>)
 8022320:	ab13      	add	r3, sp, #76	; 0x4c
 8022322:	a911      	add	r1, sp, #68	; 0x44
 8022324:	4620      	mov	r0, r4
 8022326:	f001 fa61 	bl	80237ec <__gethex>
 802232a:	f010 070f 	ands.w	r7, r0, #15
 802232e:	4605      	mov	r5, r0
 8022330:	d005      	beq.n	802233e <_strtod_l+0x76>
 8022332:	2f06      	cmp	r7, #6
 8022334:	d12a      	bne.n	802238c <_strtod_l+0xc4>
 8022336:	3601      	adds	r6, #1
 8022338:	2300      	movs	r3, #0
 802233a:	9611      	str	r6, [sp, #68]	; 0x44
 802233c:	9308      	str	r3, [sp, #32]
 802233e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8022340:	2b00      	cmp	r3, #0
 8022342:	f040 8555 	bne.w	8022df0 <_strtod_l+0xb28>
 8022346:	9b08      	ldr	r3, [sp, #32]
 8022348:	ec49 8b10 	vmov	d0, r8, r9
 802234c:	b1cb      	cbz	r3, 8022382 <_strtod_l+0xba>
 802234e:	eeb1 0b40 	vneg.f64	d0, d0
 8022352:	b017      	add	sp, #92	; 0x5c
 8022354:	ecbd 8b0e 	vpop	{d8-d14}
 8022358:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802235c:	2920      	cmp	r1, #32
 802235e:	d1cd      	bne.n	80222fc <_strtod_l+0x34>
 8022360:	3201      	adds	r2, #1
 8022362:	e7c0      	b.n	80222e6 <_strtod_l+0x1e>
 8022364:	292d      	cmp	r1, #45	; 0x2d
 8022366:	d1c9      	bne.n	80222fc <_strtod_l+0x34>
 8022368:	2101      	movs	r1, #1
 802236a:	9108      	str	r1, [sp, #32]
 802236c:	1c51      	adds	r1, r2, #1
 802236e:	9111      	str	r1, [sp, #68]	; 0x44
 8022370:	7852      	ldrb	r2, [r2, #1]
 8022372:	2a00      	cmp	r2, #0
 8022374:	d1c4      	bne.n	8022300 <_strtod_l+0x38>
 8022376:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8022378:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 802237c:	2b00      	cmp	r3, #0
 802237e:	f040 8535 	bne.w	8022dec <_strtod_l+0xb24>
 8022382:	ec49 8b10 	vmov	d0, r8, r9
 8022386:	e7e4      	b.n	8022352 <_strtod_l+0x8a>
 8022388:	2100      	movs	r1, #0
 802238a:	e7ee      	b.n	802236a <_strtod_l+0xa2>
 802238c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 802238e:	b13a      	cbz	r2, 80223a0 <_strtod_l+0xd8>
 8022390:	2135      	movs	r1, #53	; 0x35
 8022392:	a814      	add	r0, sp, #80	; 0x50
 8022394:	f7ff ff32 	bl	80221fc <__copybits>
 8022398:	9912      	ldr	r1, [sp, #72]	; 0x48
 802239a:	4620      	mov	r0, r4
 802239c:	f7ff fb08 	bl	80219b0 <_Bfree>
 80223a0:	1e7b      	subs	r3, r7, #1
 80223a2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80223a4:	2b04      	cmp	r3, #4
 80223a6:	d806      	bhi.n	80223b6 <_strtod_l+0xee>
 80223a8:	e8df f003 	tbb	[pc, r3]
 80223ac:	201d0314 	.word	0x201d0314
 80223b0:	14          	.byte	0x14
 80223b1:	00          	.byte	0x00
 80223b2:	e9dd 8914 	ldrd	r8, r9, [sp, #80]	; 0x50
 80223b6:	05eb      	lsls	r3, r5, #23
 80223b8:	bf48      	it	mi
 80223ba:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 80223be:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80223c2:	0d1b      	lsrs	r3, r3, #20
 80223c4:	051b      	lsls	r3, r3, #20
 80223c6:	2b00      	cmp	r3, #0
 80223c8:	d1b9      	bne.n	802233e <_strtod_l+0x76>
 80223ca:	f7fe fbfb 	bl	8020bc4 <__errno>
 80223ce:	2322      	movs	r3, #34	; 0x22
 80223d0:	6003      	str	r3, [r0, #0]
 80223d2:	e7b4      	b.n	802233e <_strtod_l+0x76>
 80223d4:	e9dd 8314 	ldrd	r8, r3, [sp, #80]	; 0x50
 80223d8:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80223dc:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80223e0:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80223e4:	e7e7      	b.n	80223b6 <_strtod_l+0xee>
 80223e6:	f8df 9184 	ldr.w	r9, [pc, #388]	; 802256c <_strtod_l+0x2a4>
 80223ea:	e7e4      	b.n	80223b6 <_strtod_l+0xee>
 80223ec:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80223f0:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 80223f4:	e7df      	b.n	80223b6 <_strtod_l+0xee>
 80223f6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80223f8:	1c5a      	adds	r2, r3, #1
 80223fa:	9211      	str	r2, [sp, #68]	; 0x44
 80223fc:	785b      	ldrb	r3, [r3, #1]
 80223fe:	2b30      	cmp	r3, #48	; 0x30
 8022400:	d0f9      	beq.n	80223f6 <_strtod_l+0x12e>
 8022402:	2b00      	cmp	r3, #0
 8022404:	d09b      	beq.n	802233e <_strtod_l+0x76>
 8022406:	2301      	movs	r3, #1
 8022408:	9306      	str	r3, [sp, #24]
 802240a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 802240c:	9309      	str	r3, [sp, #36]	; 0x24
 802240e:	2300      	movs	r3, #0
 8022410:	9305      	str	r3, [sp, #20]
 8022412:	9307      	str	r3, [sp, #28]
 8022414:	461e      	mov	r6, r3
 8022416:	220a      	movs	r2, #10
 8022418:	9811      	ldr	r0, [sp, #68]	; 0x44
 802241a:	7805      	ldrb	r5, [r0, #0]
 802241c:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8022420:	b2d9      	uxtb	r1, r3
 8022422:	2909      	cmp	r1, #9
 8022424:	d92b      	bls.n	802247e <_strtod_l+0x1b6>
 8022426:	4950      	ldr	r1, [pc, #320]	; (8022568 <_strtod_l+0x2a0>)
 8022428:	2201      	movs	r2, #1
 802242a:	f7fe fb48 	bl	8020abe <strncmp>
 802242e:	2800      	cmp	r0, #0
 8022430:	d035      	beq.n	802249e <_strtod_l+0x1d6>
 8022432:	2000      	movs	r0, #0
 8022434:	462a      	mov	r2, r5
 8022436:	4633      	mov	r3, r6
 8022438:	4683      	mov	fp, r0
 802243a:	4601      	mov	r1, r0
 802243c:	2a65      	cmp	r2, #101	; 0x65
 802243e:	d001      	beq.n	8022444 <_strtod_l+0x17c>
 8022440:	2a45      	cmp	r2, #69	; 0x45
 8022442:	d118      	bne.n	8022476 <_strtod_l+0x1ae>
 8022444:	b91b      	cbnz	r3, 802244e <_strtod_l+0x186>
 8022446:	9b06      	ldr	r3, [sp, #24]
 8022448:	4303      	orrs	r3, r0
 802244a:	d094      	beq.n	8022376 <_strtod_l+0xae>
 802244c:	2300      	movs	r3, #0
 802244e:	f8dd a044 	ldr.w	sl, [sp, #68]	; 0x44
 8022452:	f10a 0201 	add.w	r2, sl, #1
 8022456:	9211      	str	r2, [sp, #68]	; 0x44
 8022458:	f89a 2001 	ldrb.w	r2, [sl, #1]
 802245c:	2a2b      	cmp	r2, #43	; 0x2b
 802245e:	d075      	beq.n	802254c <_strtod_l+0x284>
 8022460:	2a2d      	cmp	r2, #45	; 0x2d
 8022462:	d07b      	beq.n	802255c <_strtod_l+0x294>
 8022464:	f04f 0e00 	mov.w	lr, #0
 8022468:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 802246c:	2d09      	cmp	r5, #9
 802246e:	f240 8083 	bls.w	8022578 <_strtod_l+0x2b0>
 8022472:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 8022476:	2500      	movs	r5, #0
 8022478:	e09e      	b.n	80225b8 <_strtod_l+0x2f0>
 802247a:	2300      	movs	r3, #0
 802247c:	e7c4      	b.n	8022408 <_strtod_l+0x140>
 802247e:	2e08      	cmp	r6, #8
 8022480:	bfd5      	itete	le
 8022482:	9907      	ldrle	r1, [sp, #28]
 8022484:	9905      	ldrgt	r1, [sp, #20]
 8022486:	fb02 3301 	mlale	r3, r2, r1, r3
 802248a:	fb02 3301 	mlagt	r3, r2, r1, r3
 802248e:	f100 0001 	add.w	r0, r0, #1
 8022492:	bfd4      	ite	le
 8022494:	9307      	strle	r3, [sp, #28]
 8022496:	9305      	strgt	r3, [sp, #20]
 8022498:	3601      	adds	r6, #1
 802249a:	9011      	str	r0, [sp, #68]	; 0x44
 802249c:	e7bc      	b.n	8022418 <_strtod_l+0x150>
 802249e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80224a0:	1c5a      	adds	r2, r3, #1
 80224a2:	9211      	str	r2, [sp, #68]	; 0x44
 80224a4:	785a      	ldrb	r2, [r3, #1]
 80224a6:	b3ae      	cbz	r6, 8022514 <_strtod_l+0x24c>
 80224a8:	4683      	mov	fp, r0
 80224aa:	4633      	mov	r3, r6
 80224ac:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80224b0:	2909      	cmp	r1, #9
 80224b2:	d912      	bls.n	80224da <_strtod_l+0x212>
 80224b4:	2101      	movs	r1, #1
 80224b6:	e7c1      	b.n	802243c <_strtod_l+0x174>
 80224b8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80224ba:	1c5a      	adds	r2, r3, #1
 80224bc:	9211      	str	r2, [sp, #68]	; 0x44
 80224be:	785a      	ldrb	r2, [r3, #1]
 80224c0:	3001      	adds	r0, #1
 80224c2:	2a30      	cmp	r2, #48	; 0x30
 80224c4:	d0f8      	beq.n	80224b8 <_strtod_l+0x1f0>
 80224c6:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 80224ca:	2b08      	cmp	r3, #8
 80224cc:	f200 8495 	bhi.w	8022dfa <_strtod_l+0xb32>
 80224d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80224d2:	9309      	str	r3, [sp, #36]	; 0x24
 80224d4:	4683      	mov	fp, r0
 80224d6:	2000      	movs	r0, #0
 80224d8:	4603      	mov	r3, r0
 80224da:	3a30      	subs	r2, #48	; 0x30
 80224dc:	f100 0101 	add.w	r1, r0, #1
 80224e0:	d012      	beq.n	8022508 <_strtod_l+0x240>
 80224e2:	448b      	add	fp, r1
 80224e4:	eb00 0c03 	add.w	ip, r0, r3
 80224e8:	4619      	mov	r1, r3
 80224ea:	250a      	movs	r5, #10
 80224ec:	4561      	cmp	r1, ip
 80224ee:	d113      	bne.n	8022518 <_strtod_l+0x250>
 80224f0:	1819      	adds	r1, r3, r0
 80224f2:	2908      	cmp	r1, #8
 80224f4:	f103 0301 	add.w	r3, r3, #1
 80224f8:	4403      	add	r3, r0
 80224fa:	dc1b      	bgt.n	8022534 <_strtod_l+0x26c>
 80224fc:	9807      	ldr	r0, [sp, #28]
 80224fe:	210a      	movs	r1, #10
 8022500:	fb01 2200 	mla	r2, r1, r0, r2
 8022504:	9207      	str	r2, [sp, #28]
 8022506:	2100      	movs	r1, #0
 8022508:	9a11      	ldr	r2, [sp, #68]	; 0x44
 802250a:	1c50      	adds	r0, r2, #1
 802250c:	9011      	str	r0, [sp, #68]	; 0x44
 802250e:	7852      	ldrb	r2, [r2, #1]
 8022510:	4608      	mov	r0, r1
 8022512:	e7cb      	b.n	80224ac <_strtod_l+0x1e4>
 8022514:	4630      	mov	r0, r6
 8022516:	e7d4      	b.n	80224c2 <_strtod_l+0x1fa>
 8022518:	2908      	cmp	r1, #8
 802251a:	f101 0101 	add.w	r1, r1, #1
 802251e:	dc03      	bgt.n	8022528 <_strtod_l+0x260>
 8022520:	9f07      	ldr	r7, [sp, #28]
 8022522:	436f      	muls	r7, r5
 8022524:	9707      	str	r7, [sp, #28]
 8022526:	e7e1      	b.n	80224ec <_strtod_l+0x224>
 8022528:	2910      	cmp	r1, #16
 802252a:	bfde      	ittt	le
 802252c:	9f05      	ldrle	r7, [sp, #20]
 802252e:	436f      	mulle	r7, r5
 8022530:	9705      	strle	r7, [sp, #20]
 8022532:	e7db      	b.n	80224ec <_strtod_l+0x224>
 8022534:	2b10      	cmp	r3, #16
 8022536:	bfdf      	itttt	le
 8022538:	9805      	ldrle	r0, [sp, #20]
 802253a:	210a      	movle	r1, #10
 802253c:	fb01 2200 	mlale	r2, r1, r0, r2
 8022540:	9205      	strle	r2, [sp, #20]
 8022542:	e7e0      	b.n	8022506 <_strtod_l+0x23e>
 8022544:	f04f 0b00 	mov.w	fp, #0
 8022548:	2101      	movs	r1, #1
 802254a:	e77c      	b.n	8022446 <_strtod_l+0x17e>
 802254c:	f04f 0e00 	mov.w	lr, #0
 8022550:	f10a 0202 	add.w	r2, sl, #2
 8022554:	9211      	str	r2, [sp, #68]	; 0x44
 8022556:	f89a 2002 	ldrb.w	r2, [sl, #2]
 802255a:	e785      	b.n	8022468 <_strtod_l+0x1a0>
 802255c:	f04f 0e01 	mov.w	lr, #1
 8022560:	e7f6      	b.n	8022550 <_strtod_l+0x288>
 8022562:	bf00      	nop
 8022564:	08025c10 	.word	0x08025c10
 8022568:	08025c0c 	.word	0x08025c0c
 802256c:	7ff00000 	.word	0x7ff00000
 8022570:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8022572:	1c55      	adds	r5, r2, #1
 8022574:	9511      	str	r5, [sp, #68]	; 0x44
 8022576:	7852      	ldrb	r2, [r2, #1]
 8022578:	2a30      	cmp	r2, #48	; 0x30
 802257a:	d0f9      	beq.n	8022570 <_strtod_l+0x2a8>
 802257c:	f1a2 0531 	sub.w	r5, r2, #49	; 0x31
 8022580:	2d08      	cmp	r5, #8
 8022582:	f63f af78 	bhi.w	8022476 <_strtod_l+0x1ae>
 8022586:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 802258a:	9a11      	ldr	r2, [sp, #68]	; 0x44
 802258c:	920a      	str	r2, [sp, #40]	; 0x28
 802258e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8022590:	1c55      	adds	r5, r2, #1
 8022592:	9511      	str	r5, [sp, #68]	; 0x44
 8022594:	7852      	ldrb	r2, [r2, #1]
 8022596:	f1a2 0730 	sub.w	r7, r2, #48	; 0x30
 802259a:	2f09      	cmp	r7, #9
 802259c:	d937      	bls.n	802260e <_strtod_l+0x346>
 802259e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 80225a0:	1bed      	subs	r5, r5, r7
 80225a2:	2d08      	cmp	r5, #8
 80225a4:	f644 651f 	movw	r5, #19999	; 0x4e1f
 80225a8:	dc02      	bgt.n	80225b0 <_strtod_l+0x2e8>
 80225aa:	4565      	cmp	r5, ip
 80225ac:	bfa8      	it	ge
 80225ae:	4665      	movge	r5, ip
 80225b0:	f1be 0f00 	cmp.w	lr, #0
 80225b4:	d000      	beq.n	80225b8 <_strtod_l+0x2f0>
 80225b6:	426d      	negs	r5, r5
 80225b8:	2b00      	cmp	r3, #0
 80225ba:	d14d      	bne.n	8022658 <_strtod_l+0x390>
 80225bc:	9b06      	ldr	r3, [sp, #24]
 80225be:	4303      	orrs	r3, r0
 80225c0:	f47f aebd 	bne.w	802233e <_strtod_l+0x76>
 80225c4:	2900      	cmp	r1, #0
 80225c6:	f47f aed6 	bne.w	8022376 <_strtod_l+0xae>
 80225ca:	2a69      	cmp	r2, #105	; 0x69
 80225cc:	d027      	beq.n	802261e <_strtod_l+0x356>
 80225ce:	dc24      	bgt.n	802261a <_strtod_l+0x352>
 80225d0:	2a49      	cmp	r2, #73	; 0x49
 80225d2:	d024      	beq.n	802261e <_strtod_l+0x356>
 80225d4:	2a4e      	cmp	r2, #78	; 0x4e
 80225d6:	f47f aece 	bne.w	8022376 <_strtod_l+0xae>
 80225da:	4995      	ldr	r1, [pc, #596]	; (8022830 <_strtod_l+0x568>)
 80225dc:	a811      	add	r0, sp, #68	; 0x44
 80225de:	f001 fb45 	bl	8023c6c <__match>
 80225e2:	2800      	cmp	r0, #0
 80225e4:	f43f aec7 	beq.w	8022376 <_strtod_l+0xae>
 80225e8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80225ea:	781b      	ldrb	r3, [r3, #0]
 80225ec:	2b28      	cmp	r3, #40	; 0x28
 80225ee:	d12d      	bne.n	802264c <_strtod_l+0x384>
 80225f0:	4990      	ldr	r1, [pc, #576]	; (8022834 <_strtod_l+0x56c>)
 80225f2:	aa14      	add	r2, sp, #80	; 0x50
 80225f4:	a811      	add	r0, sp, #68	; 0x44
 80225f6:	f001 fb4d 	bl	8023c94 <__hexnan>
 80225fa:	2805      	cmp	r0, #5
 80225fc:	d126      	bne.n	802264c <_strtod_l+0x384>
 80225fe:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8022600:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8022604:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8022608:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 802260c:	e697      	b.n	802233e <_strtod_l+0x76>
 802260e:	250a      	movs	r5, #10
 8022610:	fb05 2c0c 	mla	ip, r5, ip, r2
 8022614:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 8022618:	e7b9      	b.n	802258e <_strtod_l+0x2c6>
 802261a:	2a6e      	cmp	r2, #110	; 0x6e
 802261c:	e7db      	b.n	80225d6 <_strtod_l+0x30e>
 802261e:	4986      	ldr	r1, [pc, #536]	; (8022838 <_strtod_l+0x570>)
 8022620:	a811      	add	r0, sp, #68	; 0x44
 8022622:	f001 fb23 	bl	8023c6c <__match>
 8022626:	2800      	cmp	r0, #0
 8022628:	f43f aea5 	beq.w	8022376 <_strtod_l+0xae>
 802262c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 802262e:	4983      	ldr	r1, [pc, #524]	; (802283c <_strtod_l+0x574>)
 8022630:	3b01      	subs	r3, #1
 8022632:	a811      	add	r0, sp, #68	; 0x44
 8022634:	9311      	str	r3, [sp, #68]	; 0x44
 8022636:	f001 fb19 	bl	8023c6c <__match>
 802263a:	b910      	cbnz	r0, 8022642 <_strtod_l+0x37a>
 802263c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 802263e:	3301      	adds	r3, #1
 8022640:	9311      	str	r3, [sp, #68]	; 0x44
 8022642:	f8df 920c 	ldr.w	r9, [pc, #524]	; 8022850 <_strtod_l+0x588>
 8022646:	f04f 0800 	mov.w	r8, #0
 802264a:	e678      	b.n	802233e <_strtod_l+0x76>
 802264c:	487c      	ldr	r0, [pc, #496]	; (8022840 <_strtod_l+0x578>)
 802264e:	f001 f857 	bl	8023700 <nan>
 8022652:	ec59 8b10 	vmov	r8, r9, d0
 8022656:	e672      	b.n	802233e <_strtod_l+0x76>
 8022658:	eddd 7a07 	vldr	s15, [sp, #28]
 802265c:	eba5 020b 	sub.w	r2, r5, fp
 8022660:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8022664:	2e00      	cmp	r6, #0
 8022666:	bf08      	it	eq
 8022668:	461e      	moveq	r6, r3
 802266a:	2b10      	cmp	r3, #16
 802266c:	9206      	str	r2, [sp, #24]
 802266e:	461a      	mov	r2, r3
 8022670:	bfa8      	it	ge
 8022672:	2210      	movge	r2, #16
 8022674:	2b09      	cmp	r3, #9
 8022676:	ec59 8b17 	vmov	r8, r9, d7
 802267a:	dd0c      	ble.n	8022696 <_strtod_l+0x3ce>
 802267c:	4971      	ldr	r1, [pc, #452]	; (8022844 <_strtod_l+0x57c>)
 802267e:	eddd 6a05 	vldr	s13, [sp, #20]
 8022682:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8022686:	ed11 5b12 	vldr	d5, [r1, #-72]	; 0xffffffb8
 802268a:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 802268e:	eea7 6b05 	vfma.f64	d6, d7, d5
 8022692:	ec59 8b16 	vmov	r8, r9, d6
 8022696:	2b0f      	cmp	r3, #15
 8022698:	dc37      	bgt.n	802270a <_strtod_l+0x442>
 802269a:	9906      	ldr	r1, [sp, #24]
 802269c:	2900      	cmp	r1, #0
 802269e:	f43f ae4e 	beq.w	802233e <_strtod_l+0x76>
 80226a2:	dd23      	ble.n	80226ec <_strtod_l+0x424>
 80226a4:	2916      	cmp	r1, #22
 80226a6:	dc0b      	bgt.n	80226c0 <_strtod_l+0x3f8>
 80226a8:	4b66      	ldr	r3, [pc, #408]	; (8022844 <_strtod_l+0x57c>)
 80226aa:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 80226ae:	ed93 7b00 	vldr	d7, [r3]
 80226b2:	ec49 8b16 	vmov	d6, r8, r9
 80226b6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80226ba:	ec59 8b17 	vmov	r8, r9, d7
 80226be:	e63e      	b.n	802233e <_strtod_l+0x76>
 80226c0:	9806      	ldr	r0, [sp, #24]
 80226c2:	f1c3 0125 	rsb	r1, r3, #37	; 0x25
 80226c6:	4281      	cmp	r1, r0
 80226c8:	db1f      	blt.n	802270a <_strtod_l+0x442>
 80226ca:	4a5e      	ldr	r2, [pc, #376]	; (8022844 <_strtod_l+0x57c>)
 80226cc:	f1c3 030f 	rsb	r3, r3, #15
 80226d0:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 80226d4:	ed91 7b00 	vldr	d7, [r1]
 80226d8:	ec49 8b16 	vmov	d6, r8, r9
 80226dc:	1ac3      	subs	r3, r0, r3
 80226de:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 80226e2:	ee27 7b06 	vmul.f64	d7, d7, d6
 80226e6:	ed92 6b00 	vldr	d6, [r2]
 80226ea:	e7e4      	b.n	80226b6 <_strtod_l+0x3ee>
 80226ec:	9906      	ldr	r1, [sp, #24]
 80226ee:	3116      	adds	r1, #22
 80226f0:	db0b      	blt.n	802270a <_strtod_l+0x442>
 80226f2:	4b54      	ldr	r3, [pc, #336]	; (8022844 <_strtod_l+0x57c>)
 80226f4:	ebab 0505 	sub.w	r5, fp, r5
 80226f8:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80226fc:	ed95 7b00 	vldr	d7, [r5]
 8022700:	ec49 8b16 	vmov	d6, r8, r9
 8022704:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8022708:	e7d7      	b.n	80226ba <_strtod_l+0x3f2>
 802270a:	9906      	ldr	r1, [sp, #24]
 802270c:	1a9a      	subs	r2, r3, r2
 802270e:	440a      	add	r2, r1
 8022710:	2a00      	cmp	r2, #0
 8022712:	dd6e      	ble.n	80227f2 <_strtod_l+0x52a>
 8022714:	f012 000f 	ands.w	r0, r2, #15
 8022718:	d00a      	beq.n	8022730 <_strtod_l+0x468>
 802271a:	494a      	ldr	r1, [pc, #296]	; (8022844 <_strtod_l+0x57c>)
 802271c:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8022720:	ed91 7b00 	vldr	d7, [r1]
 8022724:	ec49 8b16 	vmov	d6, r8, r9
 8022728:	ee27 7b06 	vmul.f64	d7, d7, d6
 802272c:	ec59 8b17 	vmov	r8, r9, d7
 8022730:	f032 020f 	bics.w	r2, r2, #15
 8022734:	d04e      	beq.n	80227d4 <_strtod_l+0x50c>
 8022736:	f5b2 7f9a 	cmp.w	r2, #308	; 0x134
 802273a:	dd22      	ble.n	8022782 <_strtod_l+0x4ba>
 802273c:	2500      	movs	r5, #0
 802273e:	462e      	mov	r6, r5
 8022740:	9507      	str	r5, [sp, #28]
 8022742:	462f      	mov	r7, r5
 8022744:	2322      	movs	r3, #34	; 0x22
 8022746:	f8df 9108 	ldr.w	r9, [pc, #264]	; 8022850 <_strtod_l+0x588>
 802274a:	6023      	str	r3, [r4, #0]
 802274c:	f04f 0800 	mov.w	r8, #0
 8022750:	9b07      	ldr	r3, [sp, #28]
 8022752:	2b00      	cmp	r3, #0
 8022754:	f43f adf3 	beq.w	802233e <_strtod_l+0x76>
 8022758:	9912      	ldr	r1, [sp, #72]	; 0x48
 802275a:	4620      	mov	r0, r4
 802275c:	f7ff f928 	bl	80219b0 <_Bfree>
 8022760:	4639      	mov	r1, r7
 8022762:	4620      	mov	r0, r4
 8022764:	f7ff f924 	bl	80219b0 <_Bfree>
 8022768:	4631      	mov	r1, r6
 802276a:	4620      	mov	r0, r4
 802276c:	f7ff f920 	bl	80219b0 <_Bfree>
 8022770:	9907      	ldr	r1, [sp, #28]
 8022772:	4620      	mov	r0, r4
 8022774:	f7ff f91c 	bl	80219b0 <_Bfree>
 8022778:	4629      	mov	r1, r5
 802277a:	4620      	mov	r0, r4
 802277c:	f7ff f918 	bl	80219b0 <_Bfree>
 8022780:	e5dd      	b.n	802233e <_strtod_l+0x76>
 8022782:	2000      	movs	r0, #0
 8022784:	ec49 8b17 	vmov	d7, r8, r9
 8022788:	4f2f      	ldr	r7, [pc, #188]	; (8022848 <_strtod_l+0x580>)
 802278a:	1112      	asrs	r2, r2, #4
 802278c:	4601      	mov	r1, r0
 802278e:	2a01      	cmp	r2, #1
 8022790:	dc23      	bgt.n	80227da <_strtod_l+0x512>
 8022792:	b108      	cbz	r0, 8022798 <_strtod_l+0x4d0>
 8022794:	ec59 8b17 	vmov	r8, r9, d7
 8022798:	4a2b      	ldr	r2, [pc, #172]	; (8022848 <_strtod_l+0x580>)
 802279a:	482c      	ldr	r0, [pc, #176]	; (802284c <_strtod_l+0x584>)
 802279c:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 80227a0:	ed92 7b00 	vldr	d7, [r2]
 80227a4:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 80227a8:	ec49 8b16 	vmov	d6, r8, r9
 80227ac:	4a28      	ldr	r2, [pc, #160]	; (8022850 <_strtod_l+0x588>)
 80227ae:	ee27 7b06 	vmul.f64	d7, d7, d6
 80227b2:	ee17 1a90 	vmov	r1, s15
 80227b6:	400a      	ands	r2, r1
 80227b8:	4282      	cmp	r2, r0
 80227ba:	ec59 8b17 	vmov	r8, r9, d7
 80227be:	d8bd      	bhi.n	802273c <_strtod_l+0x474>
 80227c0:	f5a0 1080 	sub.w	r0, r0, #1048576	; 0x100000
 80227c4:	4282      	cmp	r2, r0
 80227c6:	bf86      	itte	hi
 80227c8:	f8df 9088 	ldrhi.w	r9, [pc, #136]	; 8022854 <_strtod_l+0x58c>
 80227cc:	f04f 38ff 	movhi.w	r8, #4294967295	; 0xffffffff
 80227d0:	f101 7954 	addls.w	r9, r1, #55574528	; 0x3500000
 80227d4:	2200      	movs	r2, #0
 80227d6:	9205      	str	r2, [sp, #20]
 80227d8:	e076      	b.n	80228c8 <_strtod_l+0x600>
 80227da:	f012 0f01 	tst.w	r2, #1
 80227de:	d004      	beq.n	80227ea <_strtod_l+0x522>
 80227e0:	ed97 6b00 	vldr	d6, [r7]
 80227e4:	2001      	movs	r0, #1
 80227e6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80227ea:	3101      	adds	r1, #1
 80227ec:	1052      	asrs	r2, r2, #1
 80227ee:	3708      	adds	r7, #8
 80227f0:	e7cd      	b.n	802278e <_strtod_l+0x4c6>
 80227f2:	d0ef      	beq.n	80227d4 <_strtod_l+0x50c>
 80227f4:	4252      	negs	r2, r2
 80227f6:	f012 000f 	ands.w	r0, r2, #15
 80227fa:	d00a      	beq.n	8022812 <_strtod_l+0x54a>
 80227fc:	4911      	ldr	r1, [pc, #68]	; (8022844 <_strtod_l+0x57c>)
 80227fe:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 8022802:	ed91 7b00 	vldr	d7, [r1]
 8022806:	ec49 8b16 	vmov	d6, r8, r9
 802280a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 802280e:	ec59 8b17 	vmov	r8, r9, d7
 8022812:	1112      	asrs	r2, r2, #4
 8022814:	d0de      	beq.n	80227d4 <_strtod_l+0x50c>
 8022816:	2a1f      	cmp	r2, #31
 8022818:	dd1e      	ble.n	8022858 <_strtod_l+0x590>
 802281a:	2500      	movs	r5, #0
 802281c:	462e      	mov	r6, r5
 802281e:	9507      	str	r5, [sp, #28]
 8022820:	462f      	mov	r7, r5
 8022822:	2322      	movs	r3, #34	; 0x22
 8022824:	f04f 0800 	mov.w	r8, #0
 8022828:	f04f 0900 	mov.w	r9, #0
 802282c:	6023      	str	r3, [r4, #0]
 802282e:	e78f      	b.n	8022750 <_strtod_l+0x488>
 8022830:	080259d9 	.word	0x080259d9
 8022834:	08025c24 	.word	0x08025c24
 8022838:	080259d1 	.word	0x080259d1
 802283c:	08025a44 	.word	0x08025a44
 8022840:	08025a40 	.word	0x08025a40
 8022844:	08025b38 	.word	0x08025b38
 8022848:	08025b10 	.word	0x08025b10
 802284c:	7ca00000 	.word	0x7ca00000
 8022850:	7ff00000 	.word	0x7ff00000
 8022854:	7fefffff 	.word	0x7fefffff
 8022858:	f012 0110 	ands.w	r1, r2, #16
 802285c:	bf18      	it	ne
 802285e:	216a      	movne	r1, #106	; 0x6a
 8022860:	9105      	str	r1, [sp, #20]
 8022862:	ec49 8b17 	vmov	d7, r8, r9
 8022866:	49be      	ldr	r1, [pc, #760]	; (8022b60 <_strtod_l+0x898>)
 8022868:	2000      	movs	r0, #0
 802286a:	07d7      	lsls	r7, r2, #31
 802286c:	d504      	bpl.n	8022878 <_strtod_l+0x5b0>
 802286e:	ed91 6b00 	vldr	d6, [r1]
 8022872:	2001      	movs	r0, #1
 8022874:	ee27 7b06 	vmul.f64	d7, d7, d6
 8022878:	1052      	asrs	r2, r2, #1
 802287a:	f101 0108 	add.w	r1, r1, #8
 802287e:	d1f4      	bne.n	802286a <_strtod_l+0x5a2>
 8022880:	b108      	cbz	r0, 8022886 <_strtod_l+0x5be>
 8022882:	ec59 8b17 	vmov	r8, r9, d7
 8022886:	9a05      	ldr	r2, [sp, #20]
 8022888:	b1ba      	cbz	r2, 80228ba <_strtod_l+0x5f2>
 802288a:	f3c9 510a 	ubfx	r1, r9, #20, #11
 802288e:	f1c1 026b 	rsb	r2, r1, #107	; 0x6b
 8022892:	2a00      	cmp	r2, #0
 8022894:	4648      	mov	r0, r9
 8022896:	dd10      	ble.n	80228ba <_strtod_l+0x5f2>
 8022898:	2a1f      	cmp	r2, #31
 802289a:	f340 812c 	ble.w	8022af6 <_strtod_l+0x82e>
 802289e:	2a34      	cmp	r2, #52	; 0x34
 80228a0:	bfde      	ittt	le
 80228a2:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 80228a6:	f1c1 014b 	rsble	r1, r1, #75	; 0x4b
 80228aa:	408a      	lslle	r2, r1
 80228ac:	f04f 0800 	mov.w	r8, #0
 80228b0:	bfcc      	ite	gt
 80228b2:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 80228b6:	ea02 0900 	andle.w	r9, r2, r0
 80228ba:	ec49 8b17 	vmov	d7, r8, r9
 80228be:	eeb5 7b40 	vcmp.f64	d7, #0.0
 80228c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80228c6:	d0a8      	beq.n	802281a <_strtod_l+0x552>
 80228c8:	9a07      	ldr	r2, [sp, #28]
 80228ca:	9200      	str	r2, [sp, #0]
 80228cc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80228ce:	4632      	mov	r2, r6
 80228d0:	4620      	mov	r0, r4
 80228d2:	f7ff f8d5 	bl	8021a80 <__s2b>
 80228d6:	9007      	str	r0, [sp, #28]
 80228d8:	2800      	cmp	r0, #0
 80228da:	f43f af2f 	beq.w	802273c <_strtod_l+0x474>
 80228de:	9a06      	ldr	r2, [sp, #24]
 80228e0:	2a00      	cmp	r2, #0
 80228e2:	ebab 0305 	sub.w	r3, fp, r5
 80228e6:	ed9f 9b96 	vldr	d9, [pc, #600]	; 8022b40 <_strtod_l+0x878>
 80228ea:	bfa8      	it	ge
 80228ec:	2300      	movge	r3, #0
 80228ee:	ed9f ab96 	vldr	d10, [pc, #600]	; 8022b48 <_strtod_l+0x880>
 80228f2:	ed9f bb97 	vldr	d11, [pc, #604]	; 8022b50 <_strtod_l+0x888>
 80228f6:	9309      	str	r3, [sp, #36]	; 0x24
 80228f8:	2500      	movs	r5, #0
 80228fa:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80228fe:	930c      	str	r3, [sp, #48]	; 0x30
 8022900:	462e      	mov	r6, r5
 8022902:	9b07      	ldr	r3, [sp, #28]
 8022904:	4620      	mov	r0, r4
 8022906:	6859      	ldr	r1, [r3, #4]
 8022908:	f7ff f812 	bl	8021930 <_Balloc>
 802290c:	4607      	mov	r7, r0
 802290e:	2800      	cmp	r0, #0
 8022910:	f43f af18 	beq.w	8022744 <_strtod_l+0x47c>
 8022914:	9b07      	ldr	r3, [sp, #28]
 8022916:	691a      	ldr	r2, [r3, #16]
 8022918:	3202      	adds	r2, #2
 802291a:	f103 010c 	add.w	r1, r3, #12
 802291e:	0092      	lsls	r2, r2, #2
 8022920:	300c      	adds	r0, #12
 8022922:	f7fe f984 	bl	8020c2e <memcpy>
 8022926:	ec49 8b10 	vmov	d0, r8, r9
 802292a:	aa14      	add	r2, sp, #80	; 0x50
 802292c:	a913      	add	r1, sp, #76	; 0x4c
 802292e:	4620      	mov	r0, r4
 8022930:	f7ff fbda 	bl	80220e8 <__d2b>
 8022934:	ec49 8b18 	vmov	d8, r8, r9
 8022938:	9012      	str	r0, [sp, #72]	; 0x48
 802293a:	2800      	cmp	r0, #0
 802293c:	f43f af02 	beq.w	8022744 <_strtod_l+0x47c>
 8022940:	2101      	movs	r1, #1
 8022942:	4620      	mov	r0, r4
 8022944:	f7ff f934 	bl	8021bb0 <__i2b>
 8022948:	4606      	mov	r6, r0
 802294a:	2800      	cmp	r0, #0
 802294c:	f43f aefa 	beq.w	8022744 <_strtod_l+0x47c>
 8022950:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8022952:	9914      	ldr	r1, [sp, #80]	; 0x50
 8022954:	2b00      	cmp	r3, #0
 8022956:	bfab      	itete	ge
 8022958:	9a09      	ldrge	r2, [sp, #36]	; 0x24
 802295a:	9a0c      	ldrlt	r2, [sp, #48]	; 0x30
 802295c:	f8dd a030 	ldrge.w	sl, [sp, #48]	; 0x30
 8022960:	f8dd b024 	ldrlt.w	fp, [sp, #36]	; 0x24
 8022964:	bfac      	ite	ge
 8022966:	eb03 0b02 	addge.w	fp, r3, r2
 802296a:	eba2 0a03 	sublt.w	sl, r2, r3
 802296e:	9a05      	ldr	r2, [sp, #20]
 8022970:	1a9b      	subs	r3, r3, r2
 8022972:	440b      	add	r3, r1
 8022974:	4a7b      	ldr	r2, [pc, #492]	; (8022b64 <_strtod_l+0x89c>)
 8022976:	3b01      	subs	r3, #1
 8022978:	4293      	cmp	r3, r2
 802297a:	f1c1 0136 	rsb	r1, r1, #54	; 0x36
 802297e:	f280 80cd 	bge.w	8022b1c <_strtod_l+0x854>
 8022982:	1ad2      	subs	r2, r2, r3
 8022984:	2a1f      	cmp	r2, #31
 8022986:	eba1 0102 	sub.w	r1, r1, r2
 802298a:	f04f 0001 	mov.w	r0, #1
 802298e:	f300 80b9 	bgt.w	8022b04 <_strtod_l+0x83c>
 8022992:	fa00 f302 	lsl.w	r3, r0, r2
 8022996:	930b      	str	r3, [sp, #44]	; 0x2c
 8022998:	2300      	movs	r3, #0
 802299a:	930a      	str	r3, [sp, #40]	; 0x28
 802299c:	eb0b 0301 	add.w	r3, fp, r1
 80229a0:	9a05      	ldr	r2, [sp, #20]
 80229a2:	459b      	cmp	fp, r3
 80229a4:	448a      	add	sl, r1
 80229a6:	4492      	add	sl, r2
 80229a8:	465a      	mov	r2, fp
 80229aa:	bfa8      	it	ge
 80229ac:	461a      	movge	r2, r3
 80229ae:	4552      	cmp	r2, sl
 80229b0:	bfa8      	it	ge
 80229b2:	4652      	movge	r2, sl
 80229b4:	2a00      	cmp	r2, #0
 80229b6:	bfc2      	ittt	gt
 80229b8:	1a9b      	subgt	r3, r3, r2
 80229ba:	ebaa 0a02 	subgt.w	sl, sl, r2
 80229be:	ebab 0b02 	subgt.w	fp, fp, r2
 80229c2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80229c4:	2a00      	cmp	r2, #0
 80229c6:	dd18      	ble.n	80229fa <_strtod_l+0x732>
 80229c8:	4631      	mov	r1, r6
 80229ca:	4620      	mov	r0, r4
 80229cc:	930f      	str	r3, [sp, #60]	; 0x3c
 80229ce:	f7ff f9af 	bl	8021d30 <__pow5mult>
 80229d2:	4606      	mov	r6, r0
 80229d4:	2800      	cmp	r0, #0
 80229d6:	f43f aeb5 	beq.w	8022744 <_strtod_l+0x47c>
 80229da:	4601      	mov	r1, r0
 80229dc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80229de:	4620      	mov	r0, r4
 80229e0:	f7ff f8fc 	bl	8021bdc <__multiply>
 80229e4:	900e      	str	r0, [sp, #56]	; 0x38
 80229e6:	2800      	cmp	r0, #0
 80229e8:	f43f aeac 	beq.w	8022744 <_strtod_l+0x47c>
 80229ec:	9912      	ldr	r1, [sp, #72]	; 0x48
 80229ee:	4620      	mov	r0, r4
 80229f0:	f7fe ffde 	bl	80219b0 <_Bfree>
 80229f4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80229f6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80229f8:	9212      	str	r2, [sp, #72]	; 0x48
 80229fa:	2b00      	cmp	r3, #0
 80229fc:	f300 8093 	bgt.w	8022b26 <_strtod_l+0x85e>
 8022a00:	9b06      	ldr	r3, [sp, #24]
 8022a02:	2b00      	cmp	r3, #0
 8022a04:	dd08      	ble.n	8022a18 <_strtod_l+0x750>
 8022a06:	4639      	mov	r1, r7
 8022a08:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8022a0a:	4620      	mov	r0, r4
 8022a0c:	f7ff f990 	bl	8021d30 <__pow5mult>
 8022a10:	4607      	mov	r7, r0
 8022a12:	2800      	cmp	r0, #0
 8022a14:	f43f ae96 	beq.w	8022744 <_strtod_l+0x47c>
 8022a18:	f1ba 0f00 	cmp.w	sl, #0
 8022a1c:	dd08      	ble.n	8022a30 <_strtod_l+0x768>
 8022a1e:	4639      	mov	r1, r7
 8022a20:	4652      	mov	r2, sl
 8022a22:	4620      	mov	r0, r4
 8022a24:	f7ff f9de 	bl	8021de4 <__lshift>
 8022a28:	4607      	mov	r7, r0
 8022a2a:	2800      	cmp	r0, #0
 8022a2c:	f43f ae8a 	beq.w	8022744 <_strtod_l+0x47c>
 8022a30:	f1bb 0f00 	cmp.w	fp, #0
 8022a34:	dd08      	ble.n	8022a48 <_strtod_l+0x780>
 8022a36:	4631      	mov	r1, r6
 8022a38:	465a      	mov	r2, fp
 8022a3a:	4620      	mov	r0, r4
 8022a3c:	f7ff f9d2 	bl	8021de4 <__lshift>
 8022a40:	4606      	mov	r6, r0
 8022a42:	2800      	cmp	r0, #0
 8022a44:	f43f ae7e 	beq.w	8022744 <_strtod_l+0x47c>
 8022a48:	9912      	ldr	r1, [sp, #72]	; 0x48
 8022a4a:	463a      	mov	r2, r7
 8022a4c:	4620      	mov	r0, r4
 8022a4e:	f7ff fa51 	bl	8021ef4 <__mdiff>
 8022a52:	4605      	mov	r5, r0
 8022a54:	2800      	cmp	r0, #0
 8022a56:	f43f ae75 	beq.w	8022744 <_strtod_l+0x47c>
 8022a5a:	2300      	movs	r3, #0
 8022a5c:	f8d0 a00c 	ldr.w	sl, [r0, #12]
 8022a60:	60c3      	str	r3, [r0, #12]
 8022a62:	4631      	mov	r1, r6
 8022a64:	f7ff fa2a 	bl	8021ebc <__mcmp>
 8022a68:	2800      	cmp	r0, #0
 8022a6a:	da7f      	bge.n	8022b6c <_strtod_l+0x8a4>
 8022a6c:	ea5a 0a08 	orrs.w	sl, sl, r8
 8022a70:	f040 80a5 	bne.w	8022bbe <_strtod_l+0x8f6>
 8022a74:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8022a78:	2b00      	cmp	r3, #0
 8022a7a:	f040 80a0 	bne.w	8022bbe <_strtod_l+0x8f6>
 8022a7e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8022a82:	0d1b      	lsrs	r3, r3, #20
 8022a84:	051b      	lsls	r3, r3, #20
 8022a86:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8022a8a:	f240 8098 	bls.w	8022bbe <_strtod_l+0x8f6>
 8022a8e:	696b      	ldr	r3, [r5, #20]
 8022a90:	b91b      	cbnz	r3, 8022a9a <_strtod_l+0x7d2>
 8022a92:	692b      	ldr	r3, [r5, #16]
 8022a94:	2b01      	cmp	r3, #1
 8022a96:	f340 8092 	ble.w	8022bbe <_strtod_l+0x8f6>
 8022a9a:	4629      	mov	r1, r5
 8022a9c:	2201      	movs	r2, #1
 8022a9e:	4620      	mov	r0, r4
 8022aa0:	f7ff f9a0 	bl	8021de4 <__lshift>
 8022aa4:	4631      	mov	r1, r6
 8022aa6:	4605      	mov	r5, r0
 8022aa8:	f7ff fa08 	bl	8021ebc <__mcmp>
 8022aac:	2800      	cmp	r0, #0
 8022aae:	f340 8086 	ble.w	8022bbe <_strtod_l+0x8f6>
 8022ab2:	9905      	ldr	r1, [sp, #20]
 8022ab4:	4a2c      	ldr	r2, [pc, #176]	; (8022b68 <_strtod_l+0x8a0>)
 8022ab6:	464b      	mov	r3, r9
 8022ab8:	2900      	cmp	r1, #0
 8022aba:	f000 809f 	beq.w	8022bfc <_strtod_l+0x934>
 8022abe:	ea02 0109 	and.w	r1, r2, r9
 8022ac2:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8022ac6:	f300 8099 	bgt.w	8022bfc <_strtod_l+0x934>
 8022aca:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8022ace:	f77f aea8 	ble.w	8022822 <_strtod_l+0x55a>
 8022ad2:	ed9f 7b21 	vldr	d7, [pc, #132]	; 8022b58 <_strtod_l+0x890>
 8022ad6:	ec49 8b16 	vmov	d6, r8, r9
 8022ada:	4b23      	ldr	r3, [pc, #140]	; (8022b68 <_strtod_l+0x8a0>)
 8022adc:	ee26 7b07 	vmul.f64	d7, d6, d7
 8022ae0:	ee17 2a90 	vmov	r2, s15
 8022ae4:	4013      	ands	r3, r2
 8022ae6:	ec59 8b17 	vmov	r8, r9, d7
 8022aea:	2b00      	cmp	r3, #0
 8022aec:	f47f ae34 	bne.w	8022758 <_strtod_l+0x490>
 8022af0:	2322      	movs	r3, #34	; 0x22
 8022af2:	6023      	str	r3, [r4, #0]
 8022af4:	e630      	b.n	8022758 <_strtod_l+0x490>
 8022af6:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8022afa:	fa01 f202 	lsl.w	r2, r1, r2
 8022afe:	ea02 0808 	and.w	r8, r2, r8
 8022b02:	e6da      	b.n	80228ba <_strtod_l+0x5f2>
 8022b04:	f1c3 437f 	rsb	r3, r3, #4278190080	; 0xff000000
 8022b08:	f503 037f 	add.w	r3, r3, #16711680	; 0xff0000
 8022b0c:	f503 437b 	add.w	r3, r3, #64256	; 0xfb00
 8022b10:	33e2      	adds	r3, #226	; 0xe2
 8022b12:	fa00 f303 	lsl.w	r3, r0, r3
 8022b16:	e9cd 300a 	strd	r3, r0, [sp, #40]	; 0x28
 8022b1a:	e73f      	b.n	802299c <_strtod_l+0x6d4>
 8022b1c:	2200      	movs	r2, #0
 8022b1e:	2301      	movs	r3, #1
 8022b20:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8022b24:	e73a      	b.n	802299c <_strtod_l+0x6d4>
 8022b26:	9912      	ldr	r1, [sp, #72]	; 0x48
 8022b28:	461a      	mov	r2, r3
 8022b2a:	4620      	mov	r0, r4
 8022b2c:	f7ff f95a 	bl	8021de4 <__lshift>
 8022b30:	9012      	str	r0, [sp, #72]	; 0x48
 8022b32:	2800      	cmp	r0, #0
 8022b34:	f47f af64 	bne.w	8022a00 <_strtod_l+0x738>
 8022b38:	e604      	b.n	8022744 <_strtod_l+0x47c>
 8022b3a:	bf00      	nop
 8022b3c:	f3af 8000 	nop.w
 8022b40:	94a03595 	.word	0x94a03595
 8022b44:	3fcfffff 	.word	0x3fcfffff
 8022b48:	94a03595 	.word	0x94a03595
 8022b4c:	3fdfffff 	.word	0x3fdfffff
 8022b50:	35afe535 	.word	0x35afe535
 8022b54:	3fe00000 	.word	0x3fe00000
 8022b58:	00000000 	.word	0x00000000
 8022b5c:	39500000 	.word	0x39500000
 8022b60:	08025c38 	.word	0x08025c38
 8022b64:	fffffc02 	.word	0xfffffc02
 8022b68:	7ff00000 	.word	0x7ff00000
 8022b6c:	46cb      	mov	fp, r9
 8022b6e:	d15f      	bne.n	8022c30 <_strtod_l+0x968>
 8022b70:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8022b74:	f1ba 0f00 	cmp.w	sl, #0
 8022b78:	d02a      	beq.n	8022bd0 <_strtod_l+0x908>
 8022b7a:	4aa7      	ldr	r2, [pc, #668]	; (8022e18 <_strtod_l+0xb50>)
 8022b7c:	4293      	cmp	r3, r2
 8022b7e:	d12b      	bne.n	8022bd8 <_strtod_l+0x910>
 8022b80:	9b05      	ldr	r3, [sp, #20]
 8022b82:	4642      	mov	r2, r8
 8022b84:	b1fb      	cbz	r3, 8022bc6 <_strtod_l+0x8fe>
 8022b86:	4ba5      	ldr	r3, [pc, #660]	; (8022e1c <_strtod_l+0xb54>)
 8022b88:	ea09 0303 	and.w	r3, r9, r3
 8022b8c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8022b90:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8022b94:	d81a      	bhi.n	8022bcc <_strtod_l+0x904>
 8022b96:	0d1b      	lsrs	r3, r3, #20
 8022b98:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8022b9c:	fa01 f303 	lsl.w	r3, r1, r3
 8022ba0:	429a      	cmp	r2, r3
 8022ba2:	d119      	bne.n	8022bd8 <_strtod_l+0x910>
 8022ba4:	4b9e      	ldr	r3, [pc, #632]	; (8022e20 <_strtod_l+0xb58>)
 8022ba6:	459b      	cmp	fp, r3
 8022ba8:	d102      	bne.n	8022bb0 <_strtod_l+0x8e8>
 8022baa:	3201      	adds	r2, #1
 8022bac:	f43f adca 	beq.w	8022744 <_strtod_l+0x47c>
 8022bb0:	4b9a      	ldr	r3, [pc, #616]	; (8022e1c <_strtod_l+0xb54>)
 8022bb2:	ea0b 0303 	and.w	r3, fp, r3
 8022bb6:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8022bba:	f04f 0800 	mov.w	r8, #0
 8022bbe:	9b05      	ldr	r3, [sp, #20]
 8022bc0:	2b00      	cmp	r3, #0
 8022bc2:	d186      	bne.n	8022ad2 <_strtod_l+0x80a>
 8022bc4:	e5c8      	b.n	8022758 <_strtod_l+0x490>
 8022bc6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8022bca:	e7e9      	b.n	8022ba0 <_strtod_l+0x8d8>
 8022bcc:	460b      	mov	r3, r1
 8022bce:	e7e7      	b.n	8022ba0 <_strtod_l+0x8d8>
 8022bd0:	ea53 0308 	orrs.w	r3, r3, r8
 8022bd4:	f43f af6d 	beq.w	8022ab2 <_strtod_l+0x7ea>
 8022bd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8022bda:	b1cb      	cbz	r3, 8022c10 <_strtod_l+0x948>
 8022bdc:	ea13 0f0b 	tst.w	r3, fp
 8022be0:	d0ed      	beq.n	8022bbe <_strtod_l+0x8f6>
 8022be2:	9a05      	ldr	r2, [sp, #20]
 8022be4:	4640      	mov	r0, r8
 8022be6:	4649      	mov	r1, r9
 8022be8:	f1ba 0f00 	cmp.w	sl, #0
 8022bec:	d014      	beq.n	8022c18 <_strtod_l+0x950>
 8022bee:	f7ff fb51 	bl	8022294 <sulp>
 8022bf2:	ee38 7b00 	vadd.f64	d7, d8, d0
 8022bf6:	ec59 8b17 	vmov	r8, r9, d7
 8022bfa:	e7e0      	b.n	8022bbe <_strtod_l+0x8f6>
 8022bfc:	4013      	ands	r3, r2
 8022bfe:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8022c02:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8022c06:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8022c0a:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8022c0e:	e7d6      	b.n	8022bbe <_strtod_l+0x8f6>
 8022c10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8022c12:	ea13 0f08 	tst.w	r3, r8
 8022c16:	e7e3      	b.n	8022be0 <_strtod_l+0x918>
 8022c18:	f7ff fb3c 	bl	8022294 <sulp>
 8022c1c:	ee38 0b40 	vsub.f64	d0, d8, d0
 8022c20:	eeb5 0b40 	vcmp.f64	d0, #0.0
 8022c24:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022c28:	ec59 8b10 	vmov	r8, r9, d0
 8022c2c:	d1c7      	bne.n	8022bbe <_strtod_l+0x8f6>
 8022c2e:	e5f8      	b.n	8022822 <_strtod_l+0x55a>
 8022c30:	4631      	mov	r1, r6
 8022c32:	4628      	mov	r0, r5
 8022c34:	f7ff fab2 	bl	802219c <__ratio>
 8022c38:	eeb0 7b00 	vmov.f64	d7, #0	; 0x40000000  2.0
 8022c3c:	eeb4 0bc7 	vcmpe.f64	d0, d7
 8022c40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022c44:	d85f      	bhi.n	8022d06 <_strtod_l+0xa3e>
 8022c46:	f1ba 0f00 	cmp.w	sl, #0
 8022c4a:	d166      	bne.n	8022d1a <_strtod_l+0xa52>
 8022c4c:	f1b8 0f00 	cmp.w	r8, #0
 8022c50:	d14d      	bne.n	8022cee <_strtod_l+0xa26>
 8022c52:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8022c56:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 8022c5a:	2b00      	cmp	r3, #0
 8022c5c:	d162      	bne.n	8022d24 <_strtod_l+0xa5c>
 8022c5e:	eeb4 0bcd 	vcmpe.f64	d0, d13
 8022c62:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 8022c66:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022c6a:	d401      	bmi.n	8022c70 <_strtod_l+0x9a8>
 8022c6c:	ee20 db0d 	vmul.f64	d13, d0, d13
 8022c70:	eeb1 cb4d 	vneg.f64	d12, d13
 8022c74:	4869      	ldr	r0, [pc, #420]	; (8022e1c <_strtod_l+0xb54>)
 8022c76:	f8df c1b0 	ldr.w	ip, [pc, #432]	; 8022e28 <_strtod_l+0xb60>
 8022c7a:	ea0b 0100 	and.w	r1, fp, r0
 8022c7e:	4561      	cmp	r1, ip
 8022c80:	ec53 2b1c 	vmov	r2, r3, d12
 8022c84:	d17a      	bne.n	8022d7c <_strtod_l+0xab4>
 8022c86:	f1ab 7954 	sub.w	r9, fp, #55574528	; 0x3500000
 8022c8a:	ec49 8b10 	vmov	d0, r8, r9
 8022c8e:	910a      	str	r1, [sp, #40]	; 0x28
 8022c90:	f7ff f9ba 	bl	8022008 <__ulp>
 8022c94:	ec49 8b1e 	vmov	d14, r8, r9
 8022c98:	4860      	ldr	r0, [pc, #384]	; (8022e1c <_strtod_l+0xb54>)
 8022c9a:	eea0 eb0c 	vfma.f64	d14, d0, d12
 8022c9e:	ee1e 3a90 	vmov	r3, s29
 8022ca2:	4a60      	ldr	r2, [pc, #384]	; (8022e24 <_strtod_l+0xb5c>)
 8022ca4:	990a      	ldr	r1, [sp, #40]	; 0x28
 8022ca6:	4018      	ands	r0, r3
 8022ca8:	4290      	cmp	r0, r2
 8022caa:	ec59 8b1e 	vmov	r8, r9, d14
 8022cae:	d93c      	bls.n	8022d2a <_strtod_l+0xa62>
 8022cb0:	ee18 2a90 	vmov	r2, s17
 8022cb4:	4b5a      	ldr	r3, [pc, #360]	; (8022e20 <_strtod_l+0xb58>)
 8022cb6:	429a      	cmp	r2, r3
 8022cb8:	d104      	bne.n	8022cc4 <_strtod_l+0x9fc>
 8022cba:	ee18 3a10 	vmov	r3, s16
 8022cbe:	3301      	adds	r3, #1
 8022cc0:	f43f ad40 	beq.w	8022744 <_strtod_l+0x47c>
 8022cc4:	f8df 9158 	ldr.w	r9, [pc, #344]	; 8022e20 <_strtod_l+0xb58>
 8022cc8:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8022ccc:	9912      	ldr	r1, [sp, #72]	; 0x48
 8022cce:	4620      	mov	r0, r4
 8022cd0:	f7fe fe6e 	bl	80219b0 <_Bfree>
 8022cd4:	4639      	mov	r1, r7
 8022cd6:	4620      	mov	r0, r4
 8022cd8:	f7fe fe6a 	bl	80219b0 <_Bfree>
 8022cdc:	4631      	mov	r1, r6
 8022cde:	4620      	mov	r0, r4
 8022ce0:	f7fe fe66 	bl	80219b0 <_Bfree>
 8022ce4:	4629      	mov	r1, r5
 8022ce6:	4620      	mov	r0, r4
 8022ce8:	f7fe fe62 	bl	80219b0 <_Bfree>
 8022cec:	e609      	b.n	8022902 <_strtod_l+0x63a>
 8022cee:	f1b8 0f01 	cmp.w	r8, #1
 8022cf2:	d103      	bne.n	8022cfc <_strtod_l+0xa34>
 8022cf4:	f1b9 0f00 	cmp.w	r9, #0
 8022cf8:	f43f ad93 	beq.w	8022822 <_strtod_l+0x55a>
 8022cfc:	eebf cb00 	vmov.f64	d12, #240	; 0xbf800000 -1.0
 8022d00:	eeb7 db00 	vmov.f64	d13, #112	; 0x3f800000  1.0
 8022d04:	e7b6      	b.n	8022c74 <_strtod_l+0x9ac>
 8022d06:	eeb6 db00 	vmov.f64	d13, #96	; 0x3f000000  0.5
 8022d0a:	ee20 db0d 	vmul.f64	d13, d0, d13
 8022d0e:	f1ba 0f00 	cmp.w	sl, #0
 8022d12:	d0ad      	beq.n	8022c70 <_strtod_l+0x9a8>
 8022d14:	eeb0 cb4d 	vmov.f64	d12, d13
 8022d18:	e7ac      	b.n	8022c74 <_strtod_l+0x9ac>
 8022d1a:	eeb7 cb00 	vmov.f64	d12, #112	; 0x3f800000  1.0
 8022d1e:	eeb0 db4c 	vmov.f64	d13, d12
 8022d22:	e7a7      	b.n	8022c74 <_strtod_l+0x9ac>
 8022d24:	eebf cb00 	vmov.f64	d12, #240	; 0xbf800000 -1.0
 8022d28:	e7a4      	b.n	8022c74 <_strtod_l+0x9ac>
 8022d2a:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8022d2e:	9b05      	ldr	r3, [sp, #20]
 8022d30:	46cb      	mov	fp, r9
 8022d32:	2b00      	cmp	r3, #0
 8022d34:	d1ca      	bne.n	8022ccc <_strtod_l+0xa04>
 8022d36:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8022d3a:	0d1b      	lsrs	r3, r3, #20
 8022d3c:	051b      	lsls	r3, r3, #20
 8022d3e:	4299      	cmp	r1, r3
 8022d40:	d1c4      	bne.n	8022ccc <_strtod_l+0xa04>
 8022d42:	ec51 0b1d 	vmov	r0, r1, d13
 8022d46:	f7dd fd07 	bl	8000758 <__aeabi_d2lz>
 8022d4a:	f7dd fc6f 	bl	800062c <__aeabi_l2d>
 8022d4e:	f3c9 0b13 	ubfx	fp, r9, #0, #20
 8022d52:	ec41 0b17 	vmov	d7, r0, r1
 8022d56:	ea4b 0b08 	orr.w	fp, fp, r8
 8022d5a:	ea5b 0b0a 	orrs.w	fp, fp, sl
 8022d5e:	ee3d db47 	vsub.f64	d13, d13, d7
 8022d62:	d03c      	beq.n	8022dde <_strtod_l+0xb16>
 8022d64:	eeb4 dbca 	vcmpe.f64	d13, d10
 8022d68:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022d6c:	f53f acf4 	bmi.w	8022758 <_strtod_l+0x490>
 8022d70:	eeb4 dbcb 	vcmpe.f64	d13, d11
 8022d74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022d78:	dda8      	ble.n	8022ccc <_strtod_l+0xa04>
 8022d7a:	e4ed      	b.n	8022758 <_strtod_l+0x490>
 8022d7c:	9805      	ldr	r0, [sp, #20]
 8022d7e:	b1f0      	cbz	r0, 8022dbe <_strtod_l+0xaf6>
 8022d80:	f1b1 6fd4 	cmp.w	r1, #111149056	; 0x6a00000
 8022d84:	d81b      	bhi.n	8022dbe <_strtod_l+0xaf6>
 8022d86:	ed9f 7b22 	vldr	d7, [pc, #136]	; 8022e10 <_strtod_l+0xb48>
 8022d8a:	eeb4 dbc7 	vcmpe.f64	d13, d7
 8022d8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022d92:	d811      	bhi.n	8022db8 <_strtod_l+0xaf0>
 8022d94:	eebc dbcd 	vcvt.u32.f64	s26, d13
 8022d98:	ee1d 3a10 	vmov	r3, s26
 8022d9c:	2b01      	cmp	r3, #1
 8022d9e:	bf38      	it	cc
 8022da0:	2301      	movcc	r3, #1
 8022da2:	ee0d 3a10 	vmov	s26, r3
 8022da6:	eeb8 db4d 	vcvt.f64.u32	d13, s26
 8022daa:	f1ba 0f00 	cmp.w	sl, #0
 8022dae:	d113      	bne.n	8022dd8 <_strtod_l+0xb10>
 8022db0:	eeb1 7b4d 	vneg.f64	d7, d13
 8022db4:	ec53 2b17 	vmov	r2, r3, d7
 8022db8:	f103 60d6 	add.w	r0, r3, #112197632	; 0x6b00000
 8022dbc:	1a43      	subs	r3, r0, r1
 8022dbe:	eeb0 0b48 	vmov.f64	d0, d8
 8022dc2:	ec43 2b1c 	vmov	d12, r2, r3
 8022dc6:	910a      	str	r1, [sp, #40]	; 0x28
 8022dc8:	f7ff f91e 	bl	8022008 <__ulp>
 8022dcc:	990a      	ldr	r1, [sp, #40]	; 0x28
 8022dce:	eeac 8b00 	vfma.f64	d8, d12, d0
 8022dd2:	ec59 8b18 	vmov	r8, r9, d8
 8022dd6:	e7aa      	b.n	8022d2e <_strtod_l+0xa66>
 8022dd8:	eeb0 7b4d 	vmov.f64	d7, d13
 8022ddc:	e7ea      	b.n	8022db4 <_strtod_l+0xaec>
 8022dde:	eeb4 dbc9 	vcmpe.f64	d13, d9
 8022de2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022de6:	f57f af71 	bpl.w	8022ccc <_strtod_l+0xa04>
 8022dea:	e4b5      	b.n	8022758 <_strtod_l+0x490>
 8022dec:	2300      	movs	r3, #0
 8022dee:	9308      	str	r3, [sp, #32]
 8022df0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8022df2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8022df4:	6013      	str	r3, [r2, #0]
 8022df6:	f7ff baa6 	b.w	8022346 <_strtod_l+0x7e>
 8022dfa:	2a65      	cmp	r2, #101	; 0x65
 8022dfc:	f43f aba2 	beq.w	8022544 <_strtod_l+0x27c>
 8022e00:	2a45      	cmp	r2, #69	; 0x45
 8022e02:	f43f ab9f 	beq.w	8022544 <_strtod_l+0x27c>
 8022e06:	2101      	movs	r1, #1
 8022e08:	f7ff bbd8 	b.w	80225bc <_strtod_l+0x2f4>
 8022e0c:	f3af 8000 	nop.w
 8022e10:	ffc00000 	.word	0xffc00000
 8022e14:	41dfffff 	.word	0x41dfffff
 8022e18:	000fffff 	.word	0x000fffff
 8022e1c:	7ff00000 	.word	0x7ff00000
 8022e20:	7fefffff 	.word	0x7fefffff
 8022e24:	7c9fffff 	.word	0x7c9fffff
 8022e28:	7fe00000 	.word	0x7fe00000

08022e2c <_strtod_r>:
 8022e2c:	4b01      	ldr	r3, [pc, #4]	; (8022e34 <_strtod_r+0x8>)
 8022e2e:	f7ff ba4b 	b.w	80222c8 <_strtod_l>
 8022e32:	bf00      	nop
 8022e34:	200009a4 	.word	0x200009a4

08022e38 <_strtol_l.constprop.0>:
 8022e38:	2b01      	cmp	r3, #1
 8022e3a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8022e3e:	d001      	beq.n	8022e44 <_strtol_l.constprop.0+0xc>
 8022e40:	2b24      	cmp	r3, #36	; 0x24
 8022e42:	d906      	bls.n	8022e52 <_strtol_l.constprop.0+0x1a>
 8022e44:	f7fd febe 	bl	8020bc4 <__errno>
 8022e48:	2316      	movs	r3, #22
 8022e4a:	6003      	str	r3, [r0, #0]
 8022e4c:	2000      	movs	r0, #0
 8022e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8022e52:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8022f38 <_strtol_l.constprop.0+0x100>
 8022e56:	460d      	mov	r5, r1
 8022e58:	462e      	mov	r6, r5
 8022e5a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8022e5e:	f81c 7004 	ldrb.w	r7, [ip, r4]
 8022e62:	f017 0708 	ands.w	r7, r7, #8
 8022e66:	d1f7      	bne.n	8022e58 <_strtol_l.constprop.0+0x20>
 8022e68:	2c2d      	cmp	r4, #45	; 0x2d
 8022e6a:	d132      	bne.n	8022ed2 <_strtol_l.constprop.0+0x9a>
 8022e6c:	782c      	ldrb	r4, [r5, #0]
 8022e6e:	2701      	movs	r7, #1
 8022e70:	1cb5      	adds	r5, r6, #2
 8022e72:	2b00      	cmp	r3, #0
 8022e74:	d05b      	beq.n	8022f2e <_strtol_l.constprop.0+0xf6>
 8022e76:	2b10      	cmp	r3, #16
 8022e78:	d109      	bne.n	8022e8e <_strtol_l.constprop.0+0x56>
 8022e7a:	2c30      	cmp	r4, #48	; 0x30
 8022e7c:	d107      	bne.n	8022e8e <_strtol_l.constprop.0+0x56>
 8022e7e:	782c      	ldrb	r4, [r5, #0]
 8022e80:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8022e84:	2c58      	cmp	r4, #88	; 0x58
 8022e86:	d14d      	bne.n	8022f24 <_strtol_l.constprop.0+0xec>
 8022e88:	786c      	ldrb	r4, [r5, #1]
 8022e8a:	2310      	movs	r3, #16
 8022e8c:	3502      	adds	r5, #2
 8022e8e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8022e92:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8022e96:	f04f 0e00 	mov.w	lr, #0
 8022e9a:	fbb8 f9f3 	udiv	r9, r8, r3
 8022e9e:	4676      	mov	r6, lr
 8022ea0:	fb03 8a19 	mls	sl, r3, r9, r8
 8022ea4:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8022ea8:	f1bc 0f09 	cmp.w	ip, #9
 8022eac:	d816      	bhi.n	8022edc <_strtol_l.constprop.0+0xa4>
 8022eae:	4664      	mov	r4, ip
 8022eb0:	42a3      	cmp	r3, r4
 8022eb2:	dd24      	ble.n	8022efe <_strtol_l.constprop.0+0xc6>
 8022eb4:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 8022eb8:	d008      	beq.n	8022ecc <_strtol_l.constprop.0+0x94>
 8022eba:	45b1      	cmp	r9, r6
 8022ebc:	d31c      	bcc.n	8022ef8 <_strtol_l.constprop.0+0xc0>
 8022ebe:	d101      	bne.n	8022ec4 <_strtol_l.constprop.0+0x8c>
 8022ec0:	45a2      	cmp	sl, r4
 8022ec2:	db19      	blt.n	8022ef8 <_strtol_l.constprop.0+0xc0>
 8022ec4:	fb06 4603 	mla	r6, r6, r3, r4
 8022ec8:	f04f 0e01 	mov.w	lr, #1
 8022ecc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8022ed0:	e7e8      	b.n	8022ea4 <_strtol_l.constprop.0+0x6c>
 8022ed2:	2c2b      	cmp	r4, #43	; 0x2b
 8022ed4:	bf04      	itt	eq
 8022ed6:	782c      	ldrbeq	r4, [r5, #0]
 8022ed8:	1cb5      	addeq	r5, r6, #2
 8022eda:	e7ca      	b.n	8022e72 <_strtol_l.constprop.0+0x3a>
 8022edc:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8022ee0:	f1bc 0f19 	cmp.w	ip, #25
 8022ee4:	d801      	bhi.n	8022eea <_strtol_l.constprop.0+0xb2>
 8022ee6:	3c37      	subs	r4, #55	; 0x37
 8022ee8:	e7e2      	b.n	8022eb0 <_strtol_l.constprop.0+0x78>
 8022eea:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8022eee:	f1bc 0f19 	cmp.w	ip, #25
 8022ef2:	d804      	bhi.n	8022efe <_strtol_l.constprop.0+0xc6>
 8022ef4:	3c57      	subs	r4, #87	; 0x57
 8022ef6:	e7db      	b.n	8022eb0 <_strtol_l.constprop.0+0x78>
 8022ef8:	f04f 3eff 	mov.w	lr, #4294967295	; 0xffffffff
 8022efc:	e7e6      	b.n	8022ecc <_strtol_l.constprop.0+0x94>
 8022efe:	f1be 3fff 	cmp.w	lr, #4294967295	; 0xffffffff
 8022f02:	d105      	bne.n	8022f10 <_strtol_l.constprop.0+0xd8>
 8022f04:	2322      	movs	r3, #34	; 0x22
 8022f06:	6003      	str	r3, [r0, #0]
 8022f08:	4646      	mov	r6, r8
 8022f0a:	b942      	cbnz	r2, 8022f1e <_strtol_l.constprop.0+0xe6>
 8022f0c:	4630      	mov	r0, r6
 8022f0e:	e79e      	b.n	8022e4e <_strtol_l.constprop.0+0x16>
 8022f10:	b107      	cbz	r7, 8022f14 <_strtol_l.constprop.0+0xdc>
 8022f12:	4276      	negs	r6, r6
 8022f14:	2a00      	cmp	r2, #0
 8022f16:	d0f9      	beq.n	8022f0c <_strtol_l.constprop.0+0xd4>
 8022f18:	f1be 0f00 	cmp.w	lr, #0
 8022f1c:	d000      	beq.n	8022f20 <_strtol_l.constprop.0+0xe8>
 8022f1e:	1e69      	subs	r1, r5, #1
 8022f20:	6011      	str	r1, [r2, #0]
 8022f22:	e7f3      	b.n	8022f0c <_strtol_l.constprop.0+0xd4>
 8022f24:	2430      	movs	r4, #48	; 0x30
 8022f26:	2b00      	cmp	r3, #0
 8022f28:	d1b1      	bne.n	8022e8e <_strtol_l.constprop.0+0x56>
 8022f2a:	2308      	movs	r3, #8
 8022f2c:	e7af      	b.n	8022e8e <_strtol_l.constprop.0+0x56>
 8022f2e:	2c30      	cmp	r4, #48	; 0x30
 8022f30:	d0a5      	beq.n	8022e7e <_strtol_l.constprop.0+0x46>
 8022f32:	230a      	movs	r3, #10
 8022f34:	e7ab      	b.n	8022e8e <_strtol_l.constprop.0+0x56>
 8022f36:	bf00      	nop
 8022f38:	080258cc 	.word	0x080258cc

08022f3c <_strtol_r>:
 8022f3c:	f7ff bf7c 	b.w	8022e38 <_strtol_l.constprop.0>

08022f40 <__ssputs_r>:
 8022f40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8022f44:	688e      	ldr	r6, [r1, #8]
 8022f46:	461f      	mov	r7, r3
 8022f48:	42be      	cmp	r6, r7
 8022f4a:	680b      	ldr	r3, [r1, #0]
 8022f4c:	4682      	mov	sl, r0
 8022f4e:	460c      	mov	r4, r1
 8022f50:	4690      	mov	r8, r2
 8022f52:	d82c      	bhi.n	8022fae <__ssputs_r+0x6e>
 8022f54:	898a      	ldrh	r2, [r1, #12]
 8022f56:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8022f5a:	d026      	beq.n	8022faa <__ssputs_r+0x6a>
 8022f5c:	6965      	ldr	r5, [r4, #20]
 8022f5e:	6909      	ldr	r1, [r1, #16]
 8022f60:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8022f64:	eba3 0901 	sub.w	r9, r3, r1
 8022f68:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8022f6c:	1c7b      	adds	r3, r7, #1
 8022f6e:	444b      	add	r3, r9
 8022f70:	106d      	asrs	r5, r5, #1
 8022f72:	429d      	cmp	r5, r3
 8022f74:	bf38      	it	cc
 8022f76:	461d      	movcc	r5, r3
 8022f78:	0553      	lsls	r3, r2, #21
 8022f7a:	d527      	bpl.n	8022fcc <__ssputs_r+0x8c>
 8022f7c:	4629      	mov	r1, r5
 8022f7e:	f7fc f9d5 	bl	801f32c <_malloc_r>
 8022f82:	4606      	mov	r6, r0
 8022f84:	b360      	cbz	r0, 8022fe0 <__ssputs_r+0xa0>
 8022f86:	6921      	ldr	r1, [r4, #16]
 8022f88:	464a      	mov	r2, r9
 8022f8a:	f7fd fe50 	bl	8020c2e <memcpy>
 8022f8e:	89a3      	ldrh	r3, [r4, #12]
 8022f90:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8022f94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8022f98:	81a3      	strh	r3, [r4, #12]
 8022f9a:	6126      	str	r6, [r4, #16]
 8022f9c:	6165      	str	r5, [r4, #20]
 8022f9e:	444e      	add	r6, r9
 8022fa0:	eba5 0509 	sub.w	r5, r5, r9
 8022fa4:	6026      	str	r6, [r4, #0]
 8022fa6:	60a5      	str	r5, [r4, #8]
 8022fa8:	463e      	mov	r6, r7
 8022faa:	42be      	cmp	r6, r7
 8022fac:	d900      	bls.n	8022fb0 <__ssputs_r+0x70>
 8022fae:	463e      	mov	r6, r7
 8022fb0:	6820      	ldr	r0, [r4, #0]
 8022fb2:	4632      	mov	r2, r6
 8022fb4:	4641      	mov	r1, r8
 8022fb6:	f7fd fd53 	bl	8020a60 <memmove>
 8022fba:	68a3      	ldr	r3, [r4, #8]
 8022fbc:	1b9b      	subs	r3, r3, r6
 8022fbe:	60a3      	str	r3, [r4, #8]
 8022fc0:	6823      	ldr	r3, [r4, #0]
 8022fc2:	4433      	add	r3, r6
 8022fc4:	6023      	str	r3, [r4, #0]
 8022fc6:	2000      	movs	r0, #0
 8022fc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8022fcc:	462a      	mov	r2, r5
 8022fce:	f7fc faad 	bl	801f52c <_realloc_r>
 8022fd2:	4606      	mov	r6, r0
 8022fd4:	2800      	cmp	r0, #0
 8022fd6:	d1e0      	bne.n	8022f9a <__ssputs_r+0x5a>
 8022fd8:	6921      	ldr	r1, [r4, #16]
 8022fda:	4650      	mov	r0, sl
 8022fdc:	f7fe fc5c 	bl	8021898 <_free_r>
 8022fe0:	230c      	movs	r3, #12
 8022fe2:	f8ca 3000 	str.w	r3, [sl]
 8022fe6:	89a3      	ldrh	r3, [r4, #12]
 8022fe8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8022fec:	81a3      	strh	r3, [r4, #12]
 8022fee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8022ff2:	e7e9      	b.n	8022fc8 <__ssputs_r+0x88>

08022ff4 <_svfiprintf_r>:
 8022ff4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8022ff8:	4698      	mov	r8, r3
 8022ffa:	898b      	ldrh	r3, [r1, #12]
 8022ffc:	061b      	lsls	r3, r3, #24
 8022ffe:	b09d      	sub	sp, #116	; 0x74
 8023000:	4607      	mov	r7, r0
 8023002:	460d      	mov	r5, r1
 8023004:	4614      	mov	r4, r2
 8023006:	d50e      	bpl.n	8023026 <_svfiprintf_r+0x32>
 8023008:	690b      	ldr	r3, [r1, #16]
 802300a:	b963      	cbnz	r3, 8023026 <_svfiprintf_r+0x32>
 802300c:	2140      	movs	r1, #64	; 0x40
 802300e:	f7fc f98d 	bl	801f32c <_malloc_r>
 8023012:	6028      	str	r0, [r5, #0]
 8023014:	6128      	str	r0, [r5, #16]
 8023016:	b920      	cbnz	r0, 8023022 <_svfiprintf_r+0x2e>
 8023018:	230c      	movs	r3, #12
 802301a:	603b      	str	r3, [r7, #0]
 802301c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8023020:	e0d0      	b.n	80231c4 <_svfiprintf_r+0x1d0>
 8023022:	2340      	movs	r3, #64	; 0x40
 8023024:	616b      	str	r3, [r5, #20]
 8023026:	2300      	movs	r3, #0
 8023028:	9309      	str	r3, [sp, #36]	; 0x24
 802302a:	2320      	movs	r3, #32
 802302c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8023030:	f8cd 800c 	str.w	r8, [sp, #12]
 8023034:	2330      	movs	r3, #48	; 0x30
 8023036:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80231dc <_svfiprintf_r+0x1e8>
 802303a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 802303e:	f04f 0901 	mov.w	r9, #1
 8023042:	4623      	mov	r3, r4
 8023044:	469a      	mov	sl, r3
 8023046:	f813 2b01 	ldrb.w	r2, [r3], #1
 802304a:	b10a      	cbz	r2, 8023050 <_svfiprintf_r+0x5c>
 802304c:	2a25      	cmp	r2, #37	; 0x25
 802304e:	d1f9      	bne.n	8023044 <_svfiprintf_r+0x50>
 8023050:	ebba 0b04 	subs.w	fp, sl, r4
 8023054:	d00b      	beq.n	802306e <_svfiprintf_r+0x7a>
 8023056:	465b      	mov	r3, fp
 8023058:	4622      	mov	r2, r4
 802305a:	4629      	mov	r1, r5
 802305c:	4638      	mov	r0, r7
 802305e:	f7ff ff6f 	bl	8022f40 <__ssputs_r>
 8023062:	3001      	adds	r0, #1
 8023064:	f000 80a9 	beq.w	80231ba <_svfiprintf_r+0x1c6>
 8023068:	9a09      	ldr	r2, [sp, #36]	; 0x24
 802306a:	445a      	add	r2, fp
 802306c:	9209      	str	r2, [sp, #36]	; 0x24
 802306e:	f89a 3000 	ldrb.w	r3, [sl]
 8023072:	2b00      	cmp	r3, #0
 8023074:	f000 80a1 	beq.w	80231ba <_svfiprintf_r+0x1c6>
 8023078:	2300      	movs	r3, #0
 802307a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 802307e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8023082:	f10a 0a01 	add.w	sl, sl, #1
 8023086:	9304      	str	r3, [sp, #16]
 8023088:	9307      	str	r3, [sp, #28]
 802308a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 802308e:	931a      	str	r3, [sp, #104]	; 0x68
 8023090:	4654      	mov	r4, sl
 8023092:	2205      	movs	r2, #5
 8023094:	f814 1b01 	ldrb.w	r1, [r4], #1
 8023098:	4850      	ldr	r0, [pc, #320]	; (80231dc <_svfiprintf_r+0x1e8>)
 802309a:	f7dd f8e1 	bl	8000260 <memchr>
 802309e:	9a04      	ldr	r2, [sp, #16]
 80230a0:	b9d8      	cbnz	r0, 80230da <_svfiprintf_r+0xe6>
 80230a2:	06d0      	lsls	r0, r2, #27
 80230a4:	bf44      	itt	mi
 80230a6:	2320      	movmi	r3, #32
 80230a8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80230ac:	0711      	lsls	r1, r2, #28
 80230ae:	bf44      	itt	mi
 80230b0:	232b      	movmi	r3, #43	; 0x2b
 80230b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80230b6:	f89a 3000 	ldrb.w	r3, [sl]
 80230ba:	2b2a      	cmp	r3, #42	; 0x2a
 80230bc:	d015      	beq.n	80230ea <_svfiprintf_r+0xf6>
 80230be:	9a07      	ldr	r2, [sp, #28]
 80230c0:	4654      	mov	r4, sl
 80230c2:	2000      	movs	r0, #0
 80230c4:	f04f 0c0a 	mov.w	ip, #10
 80230c8:	4621      	mov	r1, r4
 80230ca:	f811 3b01 	ldrb.w	r3, [r1], #1
 80230ce:	3b30      	subs	r3, #48	; 0x30
 80230d0:	2b09      	cmp	r3, #9
 80230d2:	d94d      	bls.n	8023170 <_svfiprintf_r+0x17c>
 80230d4:	b1b0      	cbz	r0, 8023104 <_svfiprintf_r+0x110>
 80230d6:	9207      	str	r2, [sp, #28]
 80230d8:	e014      	b.n	8023104 <_svfiprintf_r+0x110>
 80230da:	eba0 0308 	sub.w	r3, r0, r8
 80230de:	fa09 f303 	lsl.w	r3, r9, r3
 80230e2:	4313      	orrs	r3, r2
 80230e4:	9304      	str	r3, [sp, #16]
 80230e6:	46a2      	mov	sl, r4
 80230e8:	e7d2      	b.n	8023090 <_svfiprintf_r+0x9c>
 80230ea:	9b03      	ldr	r3, [sp, #12]
 80230ec:	1d19      	adds	r1, r3, #4
 80230ee:	681b      	ldr	r3, [r3, #0]
 80230f0:	9103      	str	r1, [sp, #12]
 80230f2:	2b00      	cmp	r3, #0
 80230f4:	bfbb      	ittet	lt
 80230f6:	425b      	neglt	r3, r3
 80230f8:	f042 0202 	orrlt.w	r2, r2, #2
 80230fc:	9307      	strge	r3, [sp, #28]
 80230fe:	9307      	strlt	r3, [sp, #28]
 8023100:	bfb8      	it	lt
 8023102:	9204      	strlt	r2, [sp, #16]
 8023104:	7823      	ldrb	r3, [r4, #0]
 8023106:	2b2e      	cmp	r3, #46	; 0x2e
 8023108:	d10c      	bne.n	8023124 <_svfiprintf_r+0x130>
 802310a:	7863      	ldrb	r3, [r4, #1]
 802310c:	2b2a      	cmp	r3, #42	; 0x2a
 802310e:	d134      	bne.n	802317a <_svfiprintf_r+0x186>
 8023110:	9b03      	ldr	r3, [sp, #12]
 8023112:	1d1a      	adds	r2, r3, #4
 8023114:	681b      	ldr	r3, [r3, #0]
 8023116:	9203      	str	r2, [sp, #12]
 8023118:	2b00      	cmp	r3, #0
 802311a:	bfb8      	it	lt
 802311c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8023120:	3402      	adds	r4, #2
 8023122:	9305      	str	r3, [sp, #20]
 8023124:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 80231ec <_svfiprintf_r+0x1f8>
 8023128:	7821      	ldrb	r1, [r4, #0]
 802312a:	2203      	movs	r2, #3
 802312c:	4650      	mov	r0, sl
 802312e:	f7dd f897 	bl	8000260 <memchr>
 8023132:	b138      	cbz	r0, 8023144 <_svfiprintf_r+0x150>
 8023134:	9b04      	ldr	r3, [sp, #16]
 8023136:	eba0 000a 	sub.w	r0, r0, sl
 802313a:	2240      	movs	r2, #64	; 0x40
 802313c:	4082      	lsls	r2, r0
 802313e:	4313      	orrs	r3, r2
 8023140:	3401      	adds	r4, #1
 8023142:	9304      	str	r3, [sp, #16]
 8023144:	f814 1b01 	ldrb.w	r1, [r4], #1
 8023148:	4825      	ldr	r0, [pc, #148]	; (80231e0 <_svfiprintf_r+0x1ec>)
 802314a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 802314e:	2206      	movs	r2, #6
 8023150:	f7dd f886 	bl	8000260 <memchr>
 8023154:	2800      	cmp	r0, #0
 8023156:	d038      	beq.n	80231ca <_svfiprintf_r+0x1d6>
 8023158:	4b22      	ldr	r3, [pc, #136]	; (80231e4 <_svfiprintf_r+0x1f0>)
 802315a:	bb1b      	cbnz	r3, 80231a4 <_svfiprintf_r+0x1b0>
 802315c:	9b03      	ldr	r3, [sp, #12]
 802315e:	3307      	adds	r3, #7
 8023160:	f023 0307 	bic.w	r3, r3, #7
 8023164:	3308      	adds	r3, #8
 8023166:	9303      	str	r3, [sp, #12]
 8023168:	9b09      	ldr	r3, [sp, #36]	; 0x24
 802316a:	4433      	add	r3, r6
 802316c:	9309      	str	r3, [sp, #36]	; 0x24
 802316e:	e768      	b.n	8023042 <_svfiprintf_r+0x4e>
 8023170:	fb0c 3202 	mla	r2, ip, r2, r3
 8023174:	460c      	mov	r4, r1
 8023176:	2001      	movs	r0, #1
 8023178:	e7a6      	b.n	80230c8 <_svfiprintf_r+0xd4>
 802317a:	2300      	movs	r3, #0
 802317c:	3401      	adds	r4, #1
 802317e:	9305      	str	r3, [sp, #20]
 8023180:	4619      	mov	r1, r3
 8023182:	f04f 0c0a 	mov.w	ip, #10
 8023186:	4620      	mov	r0, r4
 8023188:	f810 2b01 	ldrb.w	r2, [r0], #1
 802318c:	3a30      	subs	r2, #48	; 0x30
 802318e:	2a09      	cmp	r2, #9
 8023190:	d903      	bls.n	802319a <_svfiprintf_r+0x1a6>
 8023192:	2b00      	cmp	r3, #0
 8023194:	d0c6      	beq.n	8023124 <_svfiprintf_r+0x130>
 8023196:	9105      	str	r1, [sp, #20]
 8023198:	e7c4      	b.n	8023124 <_svfiprintf_r+0x130>
 802319a:	fb0c 2101 	mla	r1, ip, r1, r2
 802319e:	4604      	mov	r4, r0
 80231a0:	2301      	movs	r3, #1
 80231a2:	e7f0      	b.n	8023186 <_svfiprintf_r+0x192>
 80231a4:	ab03      	add	r3, sp, #12
 80231a6:	9300      	str	r3, [sp, #0]
 80231a8:	462a      	mov	r2, r5
 80231aa:	4b0f      	ldr	r3, [pc, #60]	; (80231e8 <_svfiprintf_r+0x1f4>)
 80231ac:	a904      	add	r1, sp, #16
 80231ae:	4638      	mov	r0, r7
 80231b0:	f7fc fafa 	bl	801f7a8 <_printf_float>
 80231b4:	1c42      	adds	r2, r0, #1
 80231b6:	4606      	mov	r6, r0
 80231b8:	d1d6      	bne.n	8023168 <_svfiprintf_r+0x174>
 80231ba:	89ab      	ldrh	r3, [r5, #12]
 80231bc:	065b      	lsls	r3, r3, #25
 80231be:	f53f af2d 	bmi.w	802301c <_svfiprintf_r+0x28>
 80231c2:	9809      	ldr	r0, [sp, #36]	; 0x24
 80231c4:	b01d      	add	sp, #116	; 0x74
 80231c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80231ca:	ab03      	add	r3, sp, #12
 80231cc:	9300      	str	r3, [sp, #0]
 80231ce:	462a      	mov	r2, r5
 80231d0:	4b05      	ldr	r3, [pc, #20]	; (80231e8 <_svfiprintf_r+0x1f4>)
 80231d2:	a904      	add	r1, sp, #16
 80231d4:	4638      	mov	r0, r7
 80231d6:	f7fc fd6f 	bl	801fcb8 <_printf_i>
 80231da:	e7eb      	b.n	80231b4 <_svfiprintf_r+0x1c0>
 80231dc:	08025c60 	.word	0x08025c60
 80231e0:	08025c6a 	.word	0x08025c6a
 80231e4:	0801f7a9 	.word	0x0801f7a9
 80231e8:	08022f41 	.word	0x08022f41
 80231ec:	08025c66 	.word	0x08025c66

080231f0 <__sfputc_r>:
 80231f0:	6893      	ldr	r3, [r2, #8]
 80231f2:	3b01      	subs	r3, #1
 80231f4:	2b00      	cmp	r3, #0
 80231f6:	b410      	push	{r4}
 80231f8:	6093      	str	r3, [r2, #8]
 80231fa:	da08      	bge.n	802320e <__sfputc_r+0x1e>
 80231fc:	6994      	ldr	r4, [r2, #24]
 80231fe:	42a3      	cmp	r3, r4
 8023200:	db01      	blt.n	8023206 <__sfputc_r+0x16>
 8023202:	290a      	cmp	r1, #10
 8023204:	d103      	bne.n	802320e <__sfputc_r+0x1e>
 8023206:	f85d 4b04 	ldr.w	r4, [sp], #4
 802320a:	f7fd bb83 	b.w	8020914 <__swbuf_r>
 802320e:	6813      	ldr	r3, [r2, #0]
 8023210:	1c58      	adds	r0, r3, #1
 8023212:	6010      	str	r0, [r2, #0]
 8023214:	7019      	strb	r1, [r3, #0]
 8023216:	4608      	mov	r0, r1
 8023218:	f85d 4b04 	ldr.w	r4, [sp], #4
 802321c:	4770      	bx	lr

0802321e <__sfputs_r>:
 802321e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8023220:	4606      	mov	r6, r0
 8023222:	460f      	mov	r7, r1
 8023224:	4614      	mov	r4, r2
 8023226:	18d5      	adds	r5, r2, r3
 8023228:	42ac      	cmp	r4, r5
 802322a:	d101      	bne.n	8023230 <__sfputs_r+0x12>
 802322c:	2000      	movs	r0, #0
 802322e:	e007      	b.n	8023240 <__sfputs_r+0x22>
 8023230:	f814 1b01 	ldrb.w	r1, [r4], #1
 8023234:	463a      	mov	r2, r7
 8023236:	4630      	mov	r0, r6
 8023238:	f7ff ffda 	bl	80231f0 <__sfputc_r>
 802323c:	1c43      	adds	r3, r0, #1
 802323e:	d1f3      	bne.n	8023228 <__sfputs_r+0xa>
 8023240:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08023244 <_vfiprintf_r>:
 8023244:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023248:	460d      	mov	r5, r1
 802324a:	b09d      	sub	sp, #116	; 0x74
 802324c:	4614      	mov	r4, r2
 802324e:	4698      	mov	r8, r3
 8023250:	4606      	mov	r6, r0
 8023252:	b118      	cbz	r0, 802325c <_vfiprintf_r+0x18>
 8023254:	6a03      	ldr	r3, [r0, #32]
 8023256:	b90b      	cbnz	r3, 802325c <_vfiprintf_r+0x18>
 8023258:	f7fd f8e0 	bl	802041c <__sinit>
 802325c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 802325e:	07d9      	lsls	r1, r3, #31
 8023260:	d405      	bmi.n	802326e <_vfiprintf_r+0x2a>
 8023262:	89ab      	ldrh	r3, [r5, #12]
 8023264:	059a      	lsls	r2, r3, #22
 8023266:	d402      	bmi.n	802326e <_vfiprintf_r+0x2a>
 8023268:	6da8      	ldr	r0, [r5, #88]	; 0x58
 802326a:	f7fd fcd6 	bl	8020c1a <__retarget_lock_acquire_recursive>
 802326e:	89ab      	ldrh	r3, [r5, #12]
 8023270:	071b      	lsls	r3, r3, #28
 8023272:	d501      	bpl.n	8023278 <_vfiprintf_r+0x34>
 8023274:	692b      	ldr	r3, [r5, #16]
 8023276:	b99b      	cbnz	r3, 80232a0 <_vfiprintf_r+0x5c>
 8023278:	4629      	mov	r1, r5
 802327a:	4630      	mov	r0, r6
 802327c:	f7fd fb88 	bl	8020990 <__swsetup_r>
 8023280:	b170      	cbz	r0, 80232a0 <_vfiprintf_r+0x5c>
 8023282:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8023284:	07dc      	lsls	r4, r3, #31
 8023286:	d504      	bpl.n	8023292 <_vfiprintf_r+0x4e>
 8023288:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 802328c:	b01d      	add	sp, #116	; 0x74
 802328e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8023292:	89ab      	ldrh	r3, [r5, #12]
 8023294:	0598      	lsls	r0, r3, #22
 8023296:	d4f7      	bmi.n	8023288 <_vfiprintf_r+0x44>
 8023298:	6da8      	ldr	r0, [r5, #88]	; 0x58
 802329a:	f7fd fcbf 	bl	8020c1c <__retarget_lock_release_recursive>
 802329e:	e7f3      	b.n	8023288 <_vfiprintf_r+0x44>
 80232a0:	2300      	movs	r3, #0
 80232a2:	9309      	str	r3, [sp, #36]	; 0x24
 80232a4:	2320      	movs	r3, #32
 80232a6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80232aa:	f8cd 800c 	str.w	r8, [sp, #12]
 80232ae:	2330      	movs	r3, #48	; 0x30
 80232b0:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8023464 <_vfiprintf_r+0x220>
 80232b4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80232b8:	f04f 0901 	mov.w	r9, #1
 80232bc:	4623      	mov	r3, r4
 80232be:	469a      	mov	sl, r3
 80232c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80232c4:	b10a      	cbz	r2, 80232ca <_vfiprintf_r+0x86>
 80232c6:	2a25      	cmp	r2, #37	; 0x25
 80232c8:	d1f9      	bne.n	80232be <_vfiprintf_r+0x7a>
 80232ca:	ebba 0b04 	subs.w	fp, sl, r4
 80232ce:	d00b      	beq.n	80232e8 <_vfiprintf_r+0xa4>
 80232d0:	465b      	mov	r3, fp
 80232d2:	4622      	mov	r2, r4
 80232d4:	4629      	mov	r1, r5
 80232d6:	4630      	mov	r0, r6
 80232d8:	f7ff ffa1 	bl	802321e <__sfputs_r>
 80232dc:	3001      	adds	r0, #1
 80232de:	f000 80a9 	beq.w	8023434 <_vfiprintf_r+0x1f0>
 80232e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80232e4:	445a      	add	r2, fp
 80232e6:	9209      	str	r2, [sp, #36]	; 0x24
 80232e8:	f89a 3000 	ldrb.w	r3, [sl]
 80232ec:	2b00      	cmp	r3, #0
 80232ee:	f000 80a1 	beq.w	8023434 <_vfiprintf_r+0x1f0>
 80232f2:	2300      	movs	r3, #0
 80232f4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80232f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80232fc:	f10a 0a01 	add.w	sl, sl, #1
 8023300:	9304      	str	r3, [sp, #16]
 8023302:	9307      	str	r3, [sp, #28]
 8023304:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8023308:	931a      	str	r3, [sp, #104]	; 0x68
 802330a:	4654      	mov	r4, sl
 802330c:	2205      	movs	r2, #5
 802330e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8023312:	4854      	ldr	r0, [pc, #336]	; (8023464 <_vfiprintf_r+0x220>)
 8023314:	f7dc ffa4 	bl	8000260 <memchr>
 8023318:	9a04      	ldr	r2, [sp, #16]
 802331a:	b9d8      	cbnz	r0, 8023354 <_vfiprintf_r+0x110>
 802331c:	06d1      	lsls	r1, r2, #27
 802331e:	bf44      	itt	mi
 8023320:	2320      	movmi	r3, #32
 8023322:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8023326:	0713      	lsls	r3, r2, #28
 8023328:	bf44      	itt	mi
 802332a:	232b      	movmi	r3, #43	; 0x2b
 802332c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8023330:	f89a 3000 	ldrb.w	r3, [sl]
 8023334:	2b2a      	cmp	r3, #42	; 0x2a
 8023336:	d015      	beq.n	8023364 <_vfiprintf_r+0x120>
 8023338:	9a07      	ldr	r2, [sp, #28]
 802333a:	4654      	mov	r4, sl
 802333c:	2000      	movs	r0, #0
 802333e:	f04f 0c0a 	mov.w	ip, #10
 8023342:	4621      	mov	r1, r4
 8023344:	f811 3b01 	ldrb.w	r3, [r1], #1
 8023348:	3b30      	subs	r3, #48	; 0x30
 802334a:	2b09      	cmp	r3, #9
 802334c:	d94d      	bls.n	80233ea <_vfiprintf_r+0x1a6>
 802334e:	b1b0      	cbz	r0, 802337e <_vfiprintf_r+0x13a>
 8023350:	9207      	str	r2, [sp, #28]
 8023352:	e014      	b.n	802337e <_vfiprintf_r+0x13a>
 8023354:	eba0 0308 	sub.w	r3, r0, r8
 8023358:	fa09 f303 	lsl.w	r3, r9, r3
 802335c:	4313      	orrs	r3, r2
 802335e:	9304      	str	r3, [sp, #16]
 8023360:	46a2      	mov	sl, r4
 8023362:	e7d2      	b.n	802330a <_vfiprintf_r+0xc6>
 8023364:	9b03      	ldr	r3, [sp, #12]
 8023366:	1d19      	adds	r1, r3, #4
 8023368:	681b      	ldr	r3, [r3, #0]
 802336a:	9103      	str	r1, [sp, #12]
 802336c:	2b00      	cmp	r3, #0
 802336e:	bfbb      	ittet	lt
 8023370:	425b      	neglt	r3, r3
 8023372:	f042 0202 	orrlt.w	r2, r2, #2
 8023376:	9307      	strge	r3, [sp, #28]
 8023378:	9307      	strlt	r3, [sp, #28]
 802337a:	bfb8      	it	lt
 802337c:	9204      	strlt	r2, [sp, #16]
 802337e:	7823      	ldrb	r3, [r4, #0]
 8023380:	2b2e      	cmp	r3, #46	; 0x2e
 8023382:	d10c      	bne.n	802339e <_vfiprintf_r+0x15a>
 8023384:	7863      	ldrb	r3, [r4, #1]
 8023386:	2b2a      	cmp	r3, #42	; 0x2a
 8023388:	d134      	bne.n	80233f4 <_vfiprintf_r+0x1b0>
 802338a:	9b03      	ldr	r3, [sp, #12]
 802338c:	1d1a      	adds	r2, r3, #4
 802338e:	681b      	ldr	r3, [r3, #0]
 8023390:	9203      	str	r2, [sp, #12]
 8023392:	2b00      	cmp	r3, #0
 8023394:	bfb8      	it	lt
 8023396:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 802339a:	3402      	adds	r4, #2
 802339c:	9305      	str	r3, [sp, #20]
 802339e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8023474 <_vfiprintf_r+0x230>
 80233a2:	7821      	ldrb	r1, [r4, #0]
 80233a4:	2203      	movs	r2, #3
 80233a6:	4650      	mov	r0, sl
 80233a8:	f7dc ff5a 	bl	8000260 <memchr>
 80233ac:	b138      	cbz	r0, 80233be <_vfiprintf_r+0x17a>
 80233ae:	9b04      	ldr	r3, [sp, #16]
 80233b0:	eba0 000a 	sub.w	r0, r0, sl
 80233b4:	2240      	movs	r2, #64	; 0x40
 80233b6:	4082      	lsls	r2, r0
 80233b8:	4313      	orrs	r3, r2
 80233ba:	3401      	adds	r4, #1
 80233bc:	9304      	str	r3, [sp, #16]
 80233be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80233c2:	4829      	ldr	r0, [pc, #164]	; (8023468 <_vfiprintf_r+0x224>)
 80233c4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80233c8:	2206      	movs	r2, #6
 80233ca:	f7dc ff49 	bl	8000260 <memchr>
 80233ce:	2800      	cmp	r0, #0
 80233d0:	d03f      	beq.n	8023452 <_vfiprintf_r+0x20e>
 80233d2:	4b26      	ldr	r3, [pc, #152]	; (802346c <_vfiprintf_r+0x228>)
 80233d4:	bb1b      	cbnz	r3, 802341e <_vfiprintf_r+0x1da>
 80233d6:	9b03      	ldr	r3, [sp, #12]
 80233d8:	3307      	adds	r3, #7
 80233da:	f023 0307 	bic.w	r3, r3, #7
 80233de:	3308      	adds	r3, #8
 80233e0:	9303      	str	r3, [sp, #12]
 80233e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80233e4:	443b      	add	r3, r7
 80233e6:	9309      	str	r3, [sp, #36]	; 0x24
 80233e8:	e768      	b.n	80232bc <_vfiprintf_r+0x78>
 80233ea:	fb0c 3202 	mla	r2, ip, r2, r3
 80233ee:	460c      	mov	r4, r1
 80233f0:	2001      	movs	r0, #1
 80233f2:	e7a6      	b.n	8023342 <_vfiprintf_r+0xfe>
 80233f4:	2300      	movs	r3, #0
 80233f6:	3401      	adds	r4, #1
 80233f8:	9305      	str	r3, [sp, #20]
 80233fa:	4619      	mov	r1, r3
 80233fc:	f04f 0c0a 	mov.w	ip, #10
 8023400:	4620      	mov	r0, r4
 8023402:	f810 2b01 	ldrb.w	r2, [r0], #1
 8023406:	3a30      	subs	r2, #48	; 0x30
 8023408:	2a09      	cmp	r2, #9
 802340a:	d903      	bls.n	8023414 <_vfiprintf_r+0x1d0>
 802340c:	2b00      	cmp	r3, #0
 802340e:	d0c6      	beq.n	802339e <_vfiprintf_r+0x15a>
 8023410:	9105      	str	r1, [sp, #20]
 8023412:	e7c4      	b.n	802339e <_vfiprintf_r+0x15a>
 8023414:	fb0c 2101 	mla	r1, ip, r1, r2
 8023418:	4604      	mov	r4, r0
 802341a:	2301      	movs	r3, #1
 802341c:	e7f0      	b.n	8023400 <_vfiprintf_r+0x1bc>
 802341e:	ab03      	add	r3, sp, #12
 8023420:	9300      	str	r3, [sp, #0]
 8023422:	462a      	mov	r2, r5
 8023424:	4b12      	ldr	r3, [pc, #72]	; (8023470 <_vfiprintf_r+0x22c>)
 8023426:	a904      	add	r1, sp, #16
 8023428:	4630      	mov	r0, r6
 802342a:	f7fc f9bd 	bl	801f7a8 <_printf_float>
 802342e:	4607      	mov	r7, r0
 8023430:	1c78      	adds	r0, r7, #1
 8023432:	d1d6      	bne.n	80233e2 <_vfiprintf_r+0x19e>
 8023434:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8023436:	07d9      	lsls	r1, r3, #31
 8023438:	d405      	bmi.n	8023446 <_vfiprintf_r+0x202>
 802343a:	89ab      	ldrh	r3, [r5, #12]
 802343c:	059a      	lsls	r2, r3, #22
 802343e:	d402      	bmi.n	8023446 <_vfiprintf_r+0x202>
 8023440:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8023442:	f7fd fbeb 	bl	8020c1c <__retarget_lock_release_recursive>
 8023446:	89ab      	ldrh	r3, [r5, #12]
 8023448:	065b      	lsls	r3, r3, #25
 802344a:	f53f af1d 	bmi.w	8023288 <_vfiprintf_r+0x44>
 802344e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8023450:	e71c      	b.n	802328c <_vfiprintf_r+0x48>
 8023452:	ab03      	add	r3, sp, #12
 8023454:	9300      	str	r3, [sp, #0]
 8023456:	462a      	mov	r2, r5
 8023458:	4b05      	ldr	r3, [pc, #20]	; (8023470 <_vfiprintf_r+0x22c>)
 802345a:	a904      	add	r1, sp, #16
 802345c:	4630      	mov	r0, r6
 802345e:	f7fc fc2b 	bl	801fcb8 <_printf_i>
 8023462:	e7e4      	b.n	802342e <_vfiprintf_r+0x1ea>
 8023464:	08025c60 	.word	0x08025c60
 8023468:	08025c6a 	.word	0x08025c6a
 802346c:	0801f7a9 	.word	0x0801f7a9
 8023470:	0802321f 	.word	0x0802321f
 8023474:	08025c66 	.word	0x08025c66

08023478 <__sflush_r>:
 8023478:	898a      	ldrh	r2, [r1, #12]
 802347a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 802347e:	4605      	mov	r5, r0
 8023480:	0710      	lsls	r0, r2, #28
 8023482:	460c      	mov	r4, r1
 8023484:	d458      	bmi.n	8023538 <__sflush_r+0xc0>
 8023486:	684b      	ldr	r3, [r1, #4]
 8023488:	2b00      	cmp	r3, #0
 802348a:	dc05      	bgt.n	8023498 <__sflush_r+0x20>
 802348c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 802348e:	2b00      	cmp	r3, #0
 8023490:	dc02      	bgt.n	8023498 <__sflush_r+0x20>
 8023492:	2000      	movs	r0, #0
 8023494:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8023498:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 802349a:	2e00      	cmp	r6, #0
 802349c:	d0f9      	beq.n	8023492 <__sflush_r+0x1a>
 802349e:	2300      	movs	r3, #0
 80234a0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80234a4:	682f      	ldr	r7, [r5, #0]
 80234a6:	6a21      	ldr	r1, [r4, #32]
 80234a8:	602b      	str	r3, [r5, #0]
 80234aa:	d032      	beq.n	8023512 <__sflush_r+0x9a>
 80234ac:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80234ae:	89a3      	ldrh	r3, [r4, #12]
 80234b0:	075a      	lsls	r2, r3, #29
 80234b2:	d505      	bpl.n	80234c0 <__sflush_r+0x48>
 80234b4:	6863      	ldr	r3, [r4, #4]
 80234b6:	1ac0      	subs	r0, r0, r3
 80234b8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80234ba:	b10b      	cbz	r3, 80234c0 <__sflush_r+0x48>
 80234bc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80234be:	1ac0      	subs	r0, r0, r3
 80234c0:	2300      	movs	r3, #0
 80234c2:	4602      	mov	r2, r0
 80234c4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80234c6:	6a21      	ldr	r1, [r4, #32]
 80234c8:	4628      	mov	r0, r5
 80234ca:	47b0      	blx	r6
 80234cc:	1c43      	adds	r3, r0, #1
 80234ce:	89a3      	ldrh	r3, [r4, #12]
 80234d0:	d106      	bne.n	80234e0 <__sflush_r+0x68>
 80234d2:	6829      	ldr	r1, [r5, #0]
 80234d4:	291d      	cmp	r1, #29
 80234d6:	d82b      	bhi.n	8023530 <__sflush_r+0xb8>
 80234d8:	4a29      	ldr	r2, [pc, #164]	; (8023580 <__sflush_r+0x108>)
 80234da:	410a      	asrs	r2, r1
 80234dc:	07d6      	lsls	r6, r2, #31
 80234de:	d427      	bmi.n	8023530 <__sflush_r+0xb8>
 80234e0:	2200      	movs	r2, #0
 80234e2:	6062      	str	r2, [r4, #4]
 80234e4:	04d9      	lsls	r1, r3, #19
 80234e6:	6922      	ldr	r2, [r4, #16]
 80234e8:	6022      	str	r2, [r4, #0]
 80234ea:	d504      	bpl.n	80234f6 <__sflush_r+0x7e>
 80234ec:	1c42      	adds	r2, r0, #1
 80234ee:	d101      	bne.n	80234f4 <__sflush_r+0x7c>
 80234f0:	682b      	ldr	r3, [r5, #0]
 80234f2:	b903      	cbnz	r3, 80234f6 <__sflush_r+0x7e>
 80234f4:	6560      	str	r0, [r4, #84]	; 0x54
 80234f6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80234f8:	602f      	str	r7, [r5, #0]
 80234fa:	2900      	cmp	r1, #0
 80234fc:	d0c9      	beq.n	8023492 <__sflush_r+0x1a>
 80234fe:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8023502:	4299      	cmp	r1, r3
 8023504:	d002      	beq.n	802350c <__sflush_r+0x94>
 8023506:	4628      	mov	r0, r5
 8023508:	f7fe f9c6 	bl	8021898 <_free_r>
 802350c:	2000      	movs	r0, #0
 802350e:	6360      	str	r0, [r4, #52]	; 0x34
 8023510:	e7c0      	b.n	8023494 <__sflush_r+0x1c>
 8023512:	2301      	movs	r3, #1
 8023514:	4628      	mov	r0, r5
 8023516:	47b0      	blx	r6
 8023518:	1c41      	adds	r1, r0, #1
 802351a:	d1c8      	bne.n	80234ae <__sflush_r+0x36>
 802351c:	682b      	ldr	r3, [r5, #0]
 802351e:	2b00      	cmp	r3, #0
 8023520:	d0c5      	beq.n	80234ae <__sflush_r+0x36>
 8023522:	2b1d      	cmp	r3, #29
 8023524:	d001      	beq.n	802352a <__sflush_r+0xb2>
 8023526:	2b16      	cmp	r3, #22
 8023528:	d101      	bne.n	802352e <__sflush_r+0xb6>
 802352a:	602f      	str	r7, [r5, #0]
 802352c:	e7b1      	b.n	8023492 <__sflush_r+0x1a>
 802352e:	89a3      	ldrh	r3, [r4, #12]
 8023530:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8023534:	81a3      	strh	r3, [r4, #12]
 8023536:	e7ad      	b.n	8023494 <__sflush_r+0x1c>
 8023538:	690f      	ldr	r7, [r1, #16]
 802353a:	2f00      	cmp	r7, #0
 802353c:	d0a9      	beq.n	8023492 <__sflush_r+0x1a>
 802353e:	0793      	lsls	r3, r2, #30
 8023540:	680e      	ldr	r6, [r1, #0]
 8023542:	bf08      	it	eq
 8023544:	694b      	ldreq	r3, [r1, #20]
 8023546:	600f      	str	r7, [r1, #0]
 8023548:	bf18      	it	ne
 802354a:	2300      	movne	r3, #0
 802354c:	eba6 0807 	sub.w	r8, r6, r7
 8023550:	608b      	str	r3, [r1, #8]
 8023552:	f1b8 0f00 	cmp.w	r8, #0
 8023556:	dd9c      	ble.n	8023492 <__sflush_r+0x1a>
 8023558:	6a21      	ldr	r1, [r4, #32]
 802355a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 802355c:	4643      	mov	r3, r8
 802355e:	463a      	mov	r2, r7
 8023560:	4628      	mov	r0, r5
 8023562:	47b0      	blx	r6
 8023564:	2800      	cmp	r0, #0
 8023566:	dc06      	bgt.n	8023576 <__sflush_r+0xfe>
 8023568:	89a3      	ldrh	r3, [r4, #12]
 802356a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 802356e:	81a3      	strh	r3, [r4, #12]
 8023570:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8023574:	e78e      	b.n	8023494 <__sflush_r+0x1c>
 8023576:	4407      	add	r7, r0
 8023578:	eba8 0800 	sub.w	r8, r8, r0
 802357c:	e7e9      	b.n	8023552 <__sflush_r+0xda>
 802357e:	bf00      	nop
 8023580:	dfbffffe 	.word	0xdfbffffe

08023584 <_fflush_r>:
 8023584:	b538      	push	{r3, r4, r5, lr}
 8023586:	690b      	ldr	r3, [r1, #16]
 8023588:	4605      	mov	r5, r0
 802358a:	460c      	mov	r4, r1
 802358c:	b913      	cbnz	r3, 8023594 <_fflush_r+0x10>
 802358e:	2500      	movs	r5, #0
 8023590:	4628      	mov	r0, r5
 8023592:	bd38      	pop	{r3, r4, r5, pc}
 8023594:	b118      	cbz	r0, 802359e <_fflush_r+0x1a>
 8023596:	6a03      	ldr	r3, [r0, #32]
 8023598:	b90b      	cbnz	r3, 802359e <_fflush_r+0x1a>
 802359a:	f7fc ff3f 	bl	802041c <__sinit>
 802359e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80235a2:	2b00      	cmp	r3, #0
 80235a4:	d0f3      	beq.n	802358e <_fflush_r+0xa>
 80235a6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80235a8:	07d0      	lsls	r0, r2, #31
 80235aa:	d404      	bmi.n	80235b6 <_fflush_r+0x32>
 80235ac:	0599      	lsls	r1, r3, #22
 80235ae:	d402      	bmi.n	80235b6 <_fflush_r+0x32>
 80235b0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80235b2:	f7fd fb32 	bl	8020c1a <__retarget_lock_acquire_recursive>
 80235b6:	4628      	mov	r0, r5
 80235b8:	4621      	mov	r1, r4
 80235ba:	f7ff ff5d 	bl	8023478 <__sflush_r>
 80235be:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80235c0:	07da      	lsls	r2, r3, #31
 80235c2:	4605      	mov	r5, r0
 80235c4:	d4e4      	bmi.n	8023590 <_fflush_r+0xc>
 80235c6:	89a3      	ldrh	r3, [r4, #12]
 80235c8:	059b      	lsls	r3, r3, #22
 80235ca:	d4e1      	bmi.n	8023590 <_fflush_r+0xc>
 80235cc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80235ce:	f7fd fb25 	bl	8020c1c <__retarget_lock_release_recursive>
 80235d2:	e7dd      	b.n	8023590 <_fflush_r+0xc>

080235d4 <fiprintf>:
 80235d4:	b40e      	push	{r1, r2, r3}
 80235d6:	b503      	push	{r0, r1, lr}
 80235d8:	4601      	mov	r1, r0
 80235da:	ab03      	add	r3, sp, #12
 80235dc:	4805      	ldr	r0, [pc, #20]	; (80235f4 <fiprintf+0x20>)
 80235de:	f853 2b04 	ldr.w	r2, [r3], #4
 80235e2:	6800      	ldr	r0, [r0, #0]
 80235e4:	9301      	str	r3, [sp, #4]
 80235e6:	f7ff fe2d 	bl	8023244 <_vfiprintf_r>
 80235ea:	b002      	add	sp, #8
 80235ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80235f0:	b003      	add	sp, #12
 80235f2:	4770      	bx	lr
 80235f4:	200009a0 	.word	0x200009a0

080235f8 <__swhatbuf_r>:
 80235f8:	b570      	push	{r4, r5, r6, lr}
 80235fa:	460c      	mov	r4, r1
 80235fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8023600:	2900      	cmp	r1, #0
 8023602:	b096      	sub	sp, #88	; 0x58
 8023604:	4615      	mov	r5, r2
 8023606:	461e      	mov	r6, r3
 8023608:	da0d      	bge.n	8023626 <__swhatbuf_r+0x2e>
 802360a:	89a3      	ldrh	r3, [r4, #12]
 802360c:	f013 0f80 	tst.w	r3, #128	; 0x80
 8023610:	f04f 0100 	mov.w	r1, #0
 8023614:	bf0c      	ite	eq
 8023616:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 802361a:	2340      	movne	r3, #64	; 0x40
 802361c:	2000      	movs	r0, #0
 802361e:	6031      	str	r1, [r6, #0]
 8023620:	602b      	str	r3, [r5, #0]
 8023622:	b016      	add	sp, #88	; 0x58
 8023624:	bd70      	pop	{r4, r5, r6, pc}
 8023626:	466a      	mov	r2, sp
 8023628:	f000 f848 	bl	80236bc <_fstat_r>
 802362c:	2800      	cmp	r0, #0
 802362e:	dbec      	blt.n	802360a <__swhatbuf_r+0x12>
 8023630:	9901      	ldr	r1, [sp, #4]
 8023632:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8023636:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 802363a:	4259      	negs	r1, r3
 802363c:	4159      	adcs	r1, r3
 802363e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8023642:	e7eb      	b.n	802361c <__swhatbuf_r+0x24>

08023644 <__smakebuf_r>:
 8023644:	898b      	ldrh	r3, [r1, #12]
 8023646:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8023648:	079d      	lsls	r5, r3, #30
 802364a:	4606      	mov	r6, r0
 802364c:	460c      	mov	r4, r1
 802364e:	d507      	bpl.n	8023660 <__smakebuf_r+0x1c>
 8023650:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8023654:	6023      	str	r3, [r4, #0]
 8023656:	6123      	str	r3, [r4, #16]
 8023658:	2301      	movs	r3, #1
 802365a:	6163      	str	r3, [r4, #20]
 802365c:	b002      	add	sp, #8
 802365e:	bd70      	pop	{r4, r5, r6, pc}
 8023660:	ab01      	add	r3, sp, #4
 8023662:	466a      	mov	r2, sp
 8023664:	f7ff ffc8 	bl	80235f8 <__swhatbuf_r>
 8023668:	9900      	ldr	r1, [sp, #0]
 802366a:	4605      	mov	r5, r0
 802366c:	4630      	mov	r0, r6
 802366e:	f7fb fe5d 	bl	801f32c <_malloc_r>
 8023672:	b948      	cbnz	r0, 8023688 <__smakebuf_r+0x44>
 8023674:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8023678:	059a      	lsls	r2, r3, #22
 802367a:	d4ef      	bmi.n	802365c <__smakebuf_r+0x18>
 802367c:	f023 0303 	bic.w	r3, r3, #3
 8023680:	f043 0302 	orr.w	r3, r3, #2
 8023684:	81a3      	strh	r3, [r4, #12]
 8023686:	e7e3      	b.n	8023650 <__smakebuf_r+0xc>
 8023688:	89a3      	ldrh	r3, [r4, #12]
 802368a:	6020      	str	r0, [r4, #0]
 802368c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8023690:	81a3      	strh	r3, [r4, #12]
 8023692:	9b00      	ldr	r3, [sp, #0]
 8023694:	6163      	str	r3, [r4, #20]
 8023696:	9b01      	ldr	r3, [sp, #4]
 8023698:	6120      	str	r0, [r4, #16]
 802369a:	b15b      	cbz	r3, 80236b4 <__smakebuf_r+0x70>
 802369c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80236a0:	4630      	mov	r0, r6
 80236a2:	f000 f81d 	bl	80236e0 <_isatty_r>
 80236a6:	b128      	cbz	r0, 80236b4 <__smakebuf_r+0x70>
 80236a8:	89a3      	ldrh	r3, [r4, #12]
 80236aa:	f023 0303 	bic.w	r3, r3, #3
 80236ae:	f043 0301 	orr.w	r3, r3, #1
 80236b2:	81a3      	strh	r3, [r4, #12]
 80236b4:	89a3      	ldrh	r3, [r4, #12]
 80236b6:	431d      	orrs	r5, r3
 80236b8:	81a5      	strh	r5, [r4, #12]
 80236ba:	e7cf      	b.n	802365c <__smakebuf_r+0x18>

080236bc <_fstat_r>:
 80236bc:	b538      	push	{r3, r4, r5, lr}
 80236be:	4d07      	ldr	r5, [pc, #28]	; (80236dc <_fstat_r+0x20>)
 80236c0:	2300      	movs	r3, #0
 80236c2:	4604      	mov	r4, r0
 80236c4:	4608      	mov	r0, r1
 80236c6:	4611      	mov	r1, r2
 80236c8:	602b      	str	r3, [r5, #0]
 80236ca:	f7df fdb0 	bl	800322e <_fstat>
 80236ce:	1c43      	adds	r3, r0, #1
 80236d0:	d102      	bne.n	80236d8 <_fstat_r+0x1c>
 80236d2:	682b      	ldr	r3, [r5, #0]
 80236d4:	b103      	cbz	r3, 80236d8 <_fstat_r+0x1c>
 80236d6:	6023      	str	r3, [r4, #0]
 80236d8:	bd38      	pop	{r3, r4, r5, pc}
 80236da:	bf00      	nop
 80236dc:	20017108 	.word	0x20017108

080236e0 <_isatty_r>:
 80236e0:	b538      	push	{r3, r4, r5, lr}
 80236e2:	4d06      	ldr	r5, [pc, #24]	; (80236fc <_isatty_r+0x1c>)
 80236e4:	2300      	movs	r3, #0
 80236e6:	4604      	mov	r4, r0
 80236e8:	4608      	mov	r0, r1
 80236ea:	602b      	str	r3, [r5, #0]
 80236ec:	f7df fdaf 	bl	800324e <_isatty>
 80236f0:	1c43      	adds	r3, r0, #1
 80236f2:	d102      	bne.n	80236fa <_isatty_r+0x1a>
 80236f4:	682b      	ldr	r3, [r5, #0]
 80236f6:	b103      	cbz	r3, 80236fa <_isatty_r+0x1a>
 80236f8:	6023      	str	r3, [r4, #0]
 80236fa:	bd38      	pop	{r3, r4, r5, pc}
 80236fc:	20017108 	.word	0x20017108

08023700 <nan>:
 8023700:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8023708 <nan+0x8>
 8023704:	4770      	bx	lr
 8023706:	bf00      	nop
 8023708:	00000000 	.word	0x00000000
 802370c:	7ff80000 	.word	0x7ff80000

08023710 <abort>:
 8023710:	b508      	push	{r3, lr}
 8023712:	2006      	movs	r0, #6
 8023714:	f000 fba0 	bl	8023e58 <raise>
 8023718:	2001      	movs	r0, #1
 802371a:	f7df fd39 	bl	8003190 <_exit>

0802371e <rshift>:
 802371e:	6903      	ldr	r3, [r0, #16]
 8023720:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8023724:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8023728:	ea4f 1261 	mov.w	r2, r1, asr #5
 802372c:	f100 0414 	add.w	r4, r0, #20
 8023730:	dd45      	ble.n	80237be <rshift+0xa0>
 8023732:	f011 011f 	ands.w	r1, r1, #31
 8023736:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 802373a:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 802373e:	d10c      	bne.n	802375a <rshift+0x3c>
 8023740:	f100 0710 	add.w	r7, r0, #16
 8023744:	4629      	mov	r1, r5
 8023746:	42b1      	cmp	r1, r6
 8023748:	d334      	bcc.n	80237b4 <rshift+0x96>
 802374a:	1a9b      	subs	r3, r3, r2
 802374c:	009b      	lsls	r3, r3, #2
 802374e:	1eea      	subs	r2, r5, #3
 8023750:	4296      	cmp	r6, r2
 8023752:	bf38      	it	cc
 8023754:	2300      	movcc	r3, #0
 8023756:	4423      	add	r3, r4
 8023758:	e015      	b.n	8023786 <rshift+0x68>
 802375a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 802375e:	f1c1 0820 	rsb	r8, r1, #32
 8023762:	40cf      	lsrs	r7, r1
 8023764:	f105 0e04 	add.w	lr, r5, #4
 8023768:	46a1      	mov	r9, r4
 802376a:	4576      	cmp	r6, lr
 802376c:	46f4      	mov	ip, lr
 802376e:	d815      	bhi.n	802379c <rshift+0x7e>
 8023770:	1a9a      	subs	r2, r3, r2
 8023772:	0092      	lsls	r2, r2, #2
 8023774:	3a04      	subs	r2, #4
 8023776:	3501      	adds	r5, #1
 8023778:	42ae      	cmp	r6, r5
 802377a:	bf38      	it	cc
 802377c:	2200      	movcc	r2, #0
 802377e:	18a3      	adds	r3, r4, r2
 8023780:	50a7      	str	r7, [r4, r2]
 8023782:	b107      	cbz	r7, 8023786 <rshift+0x68>
 8023784:	3304      	adds	r3, #4
 8023786:	1b1a      	subs	r2, r3, r4
 8023788:	42a3      	cmp	r3, r4
 802378a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 802378e:	bf08      	it	eq
 8023790:	2300      	moveq	r3, #0
 8023792:	6102      	str	r2, [r0, #16]
 8023794:	bf08      	it	eq
 8023796:	6143      	streq	r3, [r0, #20]
 8023798:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 802379c:	f8dc c000 	ldr.w	ip, [ip]
 80237a0:	fa0c fc08 	lsl.w	ip, ip, r8
 80237a4:	ea4c 0707 	orr.w	r7, ip, r7
 80237a8:	f849 7b04 	str.w	r7, [r9], #4
 80237ac:	f85e 7b04 	ldr.w	r7, [lr], #4
 80237b0:	40cf      	lsrs	r7, r1
 80237b2:	e7da      	b.n	802376a <rshift+0x4c>
 80237b4:	f851 cb04 	ldr.w	ip, [r1], #4
 80237b8:	f847 cf04 	str.w	ip, [r7, #4]!
 80237bc:	e7c3      	b.n	8023746 <rshift+0x28>
 80237be:	4623      	mov	r3, r4
 80237c0:	e7e1      	b.n	8023786 <rshift+0x68>

080237c2 <__hexdig_fun>:
 80237c2:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80237c6:	2b09      	cmp	r3, #9
 80237c8:	d802      	bhi.n	80237d0 <__hexdig_fun+0xe>
 80237ca:	3820      	subs	r0, #32
 80237cc:	b2c0      	uxtb	r0, r0
 80237ce:	4770      	bx	lr
 80237d0:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80237d4:	2b05      	cmp	r3, #5
 80237d6:	d801      	bhi.n	80237dc <__hexdig_fun+0x1a>
 80237d8:	3847      	subs	r0, #71	; 0x47
 80237da:	e7f7      	b.n	80237cc <__hexdig_fun+0xa>
 80237dc:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80237e0:	2b05      	cmp	r3, #5
 80237e2:	d801      	bhi.n	80237e8 <__hexdig_fun+0x26>
 80237e4:	3827      	subs	r0, #39	; 0x27
 80237e6:	e7f1      	b.n	80237cc <__hexdig_fun+0xa>
 80237e8:	2000      	movs	r0, #0
 80237ea:	4770      	bx	lr

080237ec <__gethex>:
 80237ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80237f0:	4617      	mov	r7, r2
 80237f2:	680a      	ldr	r2, [r1, #0]
 80237f4:	b085      	sub	sp, #20
 80237f6:	f102 0b02 	add.w	fp, r2, #2
 80237fa:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80237fe:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8023802:	4681      	mov	r9, r0
 8023804:	468a      	mov	sl, r1
 8023806:	9302      	str	r3, [sp, #8]
 8023808:	32fe      	adds	r2, #254	; 0xfe
 802380a:	eb02 030b 	add.w	r3, r2, fp
 802380e:	46d8      	mov	r8, fp
 8023810:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8023814:	9301      	str	r3, [sp, #4]
 8023816:	2830      	cmp	r0, #48	; 0x30
 8023818:	d0f7      	beq.n	802380a <__gethex+0x1e>
 802381a:	f7ff ffd2 	bl	80237c2 <__hexdig_fun>
 802381e:	4604      	mov	r4, r0
 8023820:	2800      	cmp	r0, #0
 8023822:	d138      	bne.n	8023896 <__gethex+0xaa>
 8023824:	49a7      	ldr	r1, [pc, #668]	; (8023ac4 <__gethex+0x2d8>)
 8023826:	2201      	movs	r2, #1
 8023828:	4640      	mov	r0, r8
 802382a:	f7fd f948 	bl	8020abe <strncmp>
 802382e:	4606      	mov	r6, r0
 8023830:	2800      	cmp	r0, #0
 8023832:	d169      	bne.n	8023908 <__gethex+0x11c>
 8023834:	f898 0001 	ldrb.w	r0, [r8, #1]
 8023838:	465d      	mov	r5, fp
 802383a:	f7ff ffc2 	bl	80237c2 <__hexdig_fun>
 802383e:	2800      	cmp	r0, #0
 8023840:	d064      	beq.n	802390c <__gethex+0x120>
 8023842:	465a      	mov	r2, fp
 8023844:	7810      	ldrb	r0, [r2, #0]
 8023846:	2830      	cmp	r0, #48	; 0x30
 8023848:	4690      	mov	r8, r2
 802384a:	f102 0201 	add.w	r2, r2, #1
 802384e:	d0f9      	beq.n	8023844 <__gethex+0x58>
 8023850:	f7ff ffb7 	bl	80237c2 <__hexdig_fun>
 8023854:	2301      	movs	r3, #1
 8023856:	fab0 f480 	clz	r4, r0
 802385a:	0964      	lsrs	r4, r4, #5
 802385c:	465e      	mov	r6, fp
 802385e:	9301      	str	r3, [sp, #4]
 8023860:	4642      	mov	r2, r8
 8023862:	4615      	mov	r5, r2
 8023864:	3201      	adds	r2, #1
 8023866:	7828      	ldrb	r0, [r5, #0]
 8023868:	f7ff ffab 	bl	80237c2 <__hexdig_fun>
 802386c:	2800      	cmp	r0, #0
 802386e:	d1f8      	bne.n	8023862 <__gethex+0x76>
 8023870:	4994      	ldr	r1, [pc, #592]	; (8023ac4 <__gethex+0x2d8>)
 8023872:	2201      	movs	r2, #1
 8023874:	4628      	mov	r0, r5
 8023876:	f7fd f922 	bl	8020abe <strncmp>
 802387a:	b978      	cbnz	r0, 802389c <__gethex+0xb0>
 802387c:	b946      	cbnz	r6, 8023890 <__gethex+0xa4>
 802387e:	1c6e      	adds	r6, r5, #1
 8023880:	4632      	mov	r2, r6
 8023882:	4615      	mov	r5, r2
 8023884:	3201      	adds	r2, #1
 8023886:	7828      	ldrb	r0, [r5, #0]
 8023888:	f7ff ff9b 	bl	80237c2 <__hexdig_fun>
 802388c:	2800      	cmp	r0, #0
 802388e:	d1f8      	bne.n	8023882 <__gethex+0x96>
 8023890:	1b73      	subs	r3, r6, r5
 8023892:	009e      	lsls	r6, r3, #2
 8023894:	e004      	b.n	80238a0 <__gethex+0xb4>
 8023896:	2400      	movs	r4, #0
 8023898:	4626      	mov	r6, r4
 802389a:	e7e1      	b.n	8023860 <__gethex+0x74>
 802389c:	2e00      	cmp	r6, #0
 802389e:	d1f7      	bne.n	8023890 <__gethex+0xa4>
 80238a0:	782b      	ldrb	r3, [r5, #0]
 80238a2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80238a6:	2b50      	cmp	r3, #80	; 0x50
 80238a8:	d13d      	bne.n	8023926 <__gethex+0x13a>
 80238aa:	786b      	ldrb	r3, [r5, #1]
 80238ac:	2b2b      	cmp	r3, #43	; 0x2b
 80238ae:	d02f      	beq.n	8023910 <__gethex+0x124>
 80238b0:	2b2d      	cmp	r3, #45	; 0x2d
 80238b2:	d031      	beq.n	8023918 <__gethex+0x12c>
 80238b4:	1c69      	adds	r1, r5, #1
 80238b6:	f04f 0b00 	mov.w	fp, #0
 80238ba:	7808      	ldrb	r0, [r1, #0]
 80238bc:	f7ff ff81 	bl	80237c2 <__hexdig_fun>
 80238c0:	1e42      	subs	r2, r0, #1
 80238c2:	b2d2      	uxtb	r2, r2
 80238c4:	2a18      	cmp	r2, #24
 80238c6:	d82e      	bhi.n	8023926 <__gethex+0x13a>
 80238c8:	f1a0 0210 	sub.w	r2, r0, #16
 80238cc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80238d0:	f7ff ff77 	bl	80237c2 <__hexdig_fun>
 80238d4:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80238d8:	fa5f fc8c 	uxtb.w	ip, ip
 80238dc:	f1bc 0f18 	cmp.w	ip, #24
 80238e0:	d91d      	bls.n	802391e <__gethex+0x132>
 80238e2:	f1bb 0f00 	cmp.w	fp, #0
 80238e6:	d000      	beq.n	80238ea <__gethex+0xfe>
 80238e8:	4252      	negs	r2, r2
 80238ea:	4416      	add	r6, r2
 80238ec:	f8ca 1000 	str.w	r1, [sl]
 80238f0:	b1dc      	cbz	r4, 802392a <__gethex+0x13e>
 80238f2:	9b01      	ldr	r3, [sp, #4]
 80238f4:	2b00      	cmp	r3, #0
 80238f6:	bf14      	ite	ne
 80238f8:	f04f 0800 	movne.w	r8, #0
 80238fc:	f04f 0806 	moveq.w	r8, #6
 8023900:	4640      	mov	r0, r8
 8023902:	b005      	add	sp, #20
 8023904:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8023908:	4645      	mov	r5, r8
 802390a:	4626      	mov	r6, r4
 802390c:	2401      	movs	r4, #1
 802390e:	e7c7      	b.n	80238a0 <__gethex+0xb4>
 8023910:	f04f 0b00 	mov.w	fp, #0
 8023914:	1ca9      	adds	r1, r5, #2
 8023916:	e7d0      	b.n	80238ba <__gethex+0xce>
 8023918:	f04f 0b01 	mov.w	fp, #1
 802391c:	e7fa      	b.n	8023914 <__gethex+0x128>
 802391e:	230a      	movs	r3, #10
 8023920:	fb03 0002 	mla	r0, r3, r2, r0
 8023924:	e7d0      	b.n	80238c8 <__gethex+0xdc>
 8023926:	4629      	mov	r1, r5
 8023928:	e7e0      	b.n	80238ec <__gethex+0x100>
 802392a:	eba5 0308 	sub.w	r3, r5, r8
 802392e:	3b01      	subs	r3, #1
 8023930:	4621      	mov	r1, r4
 8023932:	2b07      	cmp	r3, #7
 8023934:	dc0a      	bgt.n	802394c <__gethex+0x160>
 8023936:	4648      	mov	r0, r9
 8023938:	f7fd fffa 	bl	8021930 <_Balloc>
 802393c:	4604      	mov	r4, r0
 802393e:	b940      	cbnz	r0, 8023952 <__gethex+0x166>
 8023940:	4b61      	ldr	r3, [pc, #388]	; (8023ac8 <__gethex+0x2dc>)
 8023942:	4602      	mov	r2, r0
 8023944:	21e4      	movs	r1, #228	; 0xe4
 8023946:	4861      	ldr	r0, [pc, #388]	; (8023acc <__gethex+0x2e0>)
 8023948:	f7fd f986 	bl	8020c58 <__assert_func>
 802394c:	3101      	adds	r1, #1
 802394e:	105b      	asrs	r3, r3, #1
 8023950:	e7ef      	b.n	8023932 <__gethex+0x146>
 8023952:	f100 0a14 	add.w	sl, r0, #20
 8023956:	2300      	movs	r3, #0
 8023958:	495a      	ldr	r1, [pc, #360]	; (8023ac4 <__gethex+0x2d8>)
 802395a:	f8cd a004 	str.w	sl, [sp, #4]
 802395e:	469b      	mov	fp, r3
 8023960:	45a8      	cmp	r8, r5
 8023962:	d342      	bcc.n	80239ea <__gethex+0x1fe>
 8023964:	9801      	ldr	r0, [sp, #4]
 8023966:	f840 bb04 	str.w	fp, [r0], #4
 802396a:	eba0 000a 	sub.w	r0, r0, sl
 802396e:	1080      	asrs	r0, r0, #2
 8023970:	6120      	str	r0, [r4, #16]
 8023972:	ea4f 1840 	mov.w	r8, r0, lsl #5
 8023976:	4658      	mov	r0, fp
 8023978:	f7fe f8cc 	bl	8021b14 <__hi0bits>
 802397c:	683d      	ldr	r5, [r7, #0]
 802397e:	eba8 0000 	sub.w	r0, r8, r0
 8023982:	42a8      	cmp	r0, r5
 8023984:	dd59      	ble.n	8023a3a <__gethex+0x24e>
 8023986:	eba0 0805 	sub.w	r8, r0, r5
 802398a:	4641      	mov	r1, r8
 802398c:	4620      	mov	r0, r4
 802398e:	f7fe fc58 	bl	8022242 <__any_on>
 8023992:	4683      	mov	fp, r0
 8023994:	b1b8      	cbz	r0, 80239c6 <__gethex+0x1da>
 8023996:	f108 33ff 	add.w	r3, r8, #4294967295	; 0xffffffff
 802399a:	1159      	asrs	r1, r3, #5
 802399c:	f003 021f 	and.w	r2, r3, #31
 80239a0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80239a4:	f04f 0b01 	mov.w	fp, #1
 80239a8:	fa0b f202 	lsl.w	r2, fp, r2
 80239ac:	420a      	tst	r2, r1
 80239ae:	d00a      	beq.n	80239c6 <__gethex+0x1da>
 80239b0:	455b      	cmp	r3, fp
 80239b2:	dd06      	ble.n	80239c2 <__gethex+0x1d6>
 80239b4:	f1a8 0102 	sub.w	r1, r8, #2
 80239b8:	4620      	mov	r0, r4
 80239ba:	f7fe fc42 	bl	8022242 <__any_on>
 80239be:	2800      	cmp	r0, #0
 80239c0:	d138      	bne.n	8023a34 <__gethex+0x248>
 80239c2:	f04f 0b02 	mov.w	fp, #2
 80239c6:	4641      	mov	r1, r8
 80239c8:	4620      	mov	r0, r4
 80239ca:	f7ff fea8 	bl	802371e <rshift>
 80239ce:	4446      	add	r6, r8
 80239d0:	68bb      	ldr	r3, [r7, #8]
 80239d2:	42b3      	cmp	r3, r6
 80239d4:	da41      	bge.n	8023a5a <__gethex+0x26e>
 80239d6:	4621      	mov	r1, r4
 80239d8:	4648      	mov	r0, r9
 80239da:	f7fd ffe9 	bl	80219b0 <_Bfree>
 80239de:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80239e0:	2300      	movs	r3, #0
 80239e2:	6013      	str	r3, [r2, #0]
 80239e4:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 80239e8:	e78a      	b.n	8023900 <__gethex+0x114>
 80239ea:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 80239ee:	2a2e      	cmp	r2, #46	; 0x2e
 80239f0:	d014      	beq.n	8023a1c <__gethex+0x230>
 80239f2:	2b20      	cmp	r3, #32
 80239f4:	d106      	bne.n	8023a04 <__gethex+0x218>
 80239f6:	9b01      	ldr	r3, [sp, #4]
 80239f8:	f843 bb04 	str.w	fp, [r3], #4
 80239fc:	f04f 0b00 	mov.w	fp, #0
 8023a00:	9301      	str	r3, [sp, #4]
 8023a02:	465b      	mov	r3, fp
 8023a04:	7828      	ldrb	r0, [r5, #0]
 8023a06:	9303      	str	r3, [sp, #12]
 8023a08:	f7ff fedb 	bl	80237c2 <__hexdig_fun>
 8023a0c:	9b03      	ldr	r3, [sp, #12]
 8023a0e:	f000 000f 	and.w	r0, r0, #15
 8023a12:	4098      	lsls	r0, r3
 8023a14:	ea4b 0b00 	orr.w	fp, fp, r0
 8023a18:	3304      	adds	r3, #4
 8023a1a:	e7a1      	b.n	8023960 <__gethex+0x174>
 8023a1c:	45a8      	cmp	r8, r5
 8023a1e:	d8e8      	bhi.n	80239f2 <__gethex+0x206>
 8023a20:	2201      	movs	r2, #1
 8023a22:	4628      	mov	r0, r5
 8023a24:	9303      	str	r3, [sp, #12]
 8023a26:	f7fd f84a 	bl	8020abe <strncmp>
 8023a2a:	4926      	ldr	r1, [pc, #152]	; (8023ac4 <__gethex+0x2d8>)
 8023a2c:	9b03      	ldr	r3, [sp, #12]
 8023a2e:	2800      	cmp	r0, #0
 8023a30:	d1df      	bne.n	80239f2 <__gethex+0x206>
 8023a32:	e795      	b.n	8023960 <__gethex+0x174>
 8023a34:	f04f 0b03 	mov.w	fp, #3
 8023a38:	e7c5      	b.n	80239c6 <__gethex+0x1da>
 8023a3a:	da0b      	bge.n	8023a54 <__gethex+0x268>
 8023a3c:	eba5 0800 	sub.w	r8, r5, r0
 8023a40:	4621      	mov	r1, r4
 8023a42:	4642      	mov	r2, r8
 8023a44:	4648      	mov	r0, r9
 8023a46:	f7fe f9cd 	bl	8021de4 <__lshift>
 8023a4a:	eba6 0608 	sub.w	r6, r6, r8
 8023a4e:	4604      	mov	r4, r0
 8023a50:	f100 0a14 	add.w	sl, r0, #20
 8023a54:	f04f 0b00 	mov.w	fp, #0
 8023a58:	e7ba      	b.n	80239d0 <__gethex+0x1e4>
 8023a5a:	687b      	ldr	r3, [r7, #4]
 8023a5c:	42b3      	cmp	r3, r6
 8023a5e:	dd73      	ble.n	8023b48 <__gethex+0x35c>
 8023a60:	1b9e      	subs	r6, r3, r6
 8023a62:	42b5      	cmp	r5, r6
 8023a64:	dc34      	bgt.n	8023ad0 <__gethex+0x2e4>
 8023a66:	68fb      	ldr	r3, [r7, #12]
 8023a68:	2b02      	cmp	r3, #2
 8023a6a:	d023      	beq.n	8023ab4 <__gethex+0x2c8>
 8023a6c:	2b03      	cmp	r3, #3
 8023a6e:	d025      	beq.n	8023abc <__gethex+0x2d0>
 8023a70:	2b01      	cmp	r3, #1
 8023a72:	d115      	bne.n	8023aa0 <__gethex+0x2b4>
 8023a74:	42b5      	cmp	r5, r6
 8023a76:	d113      	bne.n	8023aa0 <__gethex+0x2b4>
 8023a78:	2d01      	cmp	r5, #1
 8023a7a:	d10b      	bne.n	8023a94 <__gethex+0x2a8>
 8023a7c:	9a02      	ldr	r2, [sp, #8]
 8023a7e:	687b      	ldr	r3, [r7, #4]
 8023a80:	6013      	str	r3, [r2, #0]
 8023a82:	2301      	movs	r3, #1
 8023a84:	6123      	str	r3, [r4, #16]
 8023a86:	f8ca 3000 	str.w	r3, [sl]
 8023a8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8023a8c:	f04f 0862 	mov.w	r8, #98	; 0x62
 8023a90:	601c      	str	r4, [r3, #0]
 8023a92:	e735      	b.n	8023900 <__gethex+0x114>
 8023a94:	1e69      	subs	r1, r5, #1
 8023a96:	4620      	mov	r0, r4
 8023a98:	f7fe fbd3 	bl	8022242 <__any_on>
 8023a9c:	2800      	cmp	r0, #0
 8023a9e:	d1ed      	bne.n	8023a7c <__gethex+0x290>
 8023aa0:	4621      	mov	r1, r4
 8023aa2:	4648      	mov	r0, r9
 8023aa4:	f7fd ff84 	bl	80219b0 <_Bfree>
 8023aa8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8023aaa:	2300      	movs	r3, #0
 8023aac:	6013      	str	r3, [r2, #0]
 8023aae:	f04f 0850 	mov.w	r8, #80	; 0x50
 8023ab2:	e725      	b.n	8023900 <__gethex+0x114>
 8023ab4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8023ab6:	2b00      	cmp	r3, #0
 8023ab8:	d1f2      	bne.n	8023aa0 <__gethex+0x2b4>
 8023aba:	e7df      	b.n	8023a7c <__gethex+0x290>
 8023abc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8023abe:	2b00      	cmp	r3, #0
 8023ac0:	d1dc      	bne.n	8023a7c <__gethex+0x290>
 8023ac2:	e7ed      	b.n	8023aa0 <__gethex+0x2b4>
 8023ac4:	08025c0c 	.word	0x08025c0c
 8023ac8:	08025aa6 	.word	0x08025aa6
 8023acc:	08025c79 	.word	0x08025c79
 8023ad0:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8023ad4:	f1bb 0f00 	cmp.w	fp, #0
 8023ad8:	d133      	bne.n	8023b42 <__gethex+0x356>
 8023ada:	f1b8 0f00 	cmp.w	r8, #0
 8023ade:	d004      	beq.n	8023aea <__gethex+0x2fe>
 8023ae0:	4641      	mov	r1, r8
 8023ae2:	4620      	mov	r0, r4
 8023ae4:	f7fe fbad 	bl	8022242 <__any_on>
 8023ae8:	4683      	mov	fp, r0
 8023aea:	ea4f 1268 	mov.w	r2, r8, asr #5
 8023aee:	2301      	movs	r3, #1
 8023af0:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8023af4:	f008 081f 	and.w	r8, r8, #31
 8023af8:	fa03 f308 	lsl.w	r3, r3, r8
 8023afc:	4213      	tst	r3, r2
 8023afe:	4631      	mov	r1, r6
 8023b00:	4620      	mov	r0, r4
 8023b02:	bf18      	it	ne
 8023b04:	f04b 0b02 	orrne.w	fp, fp, #2
 8023b08:	1bad      	subs	r5, r5, r6
 8023b0a:	f7ff fe08 	bl	802371e <rshift>
 8023b0e:	687e      	ldr	r6, [r7, #4]
 8023b10:	f04f 0802 	mov.w	r8, #2
 8023b14:	f1bb 0f00 	cmp.w	fp, #0
 8023b18:	d04a      	beq.n	8023bb0 <__gethex+0x3c4>
 8023b1a:	68fb      	ldr	r3, [r7, #12]
 8023b1c:	2b02      	cmp	r3, #2
 8023b1e:	d016      	beq.n	8023b4e <__gethex+0x362>
 8023b20:	2b03      	cmp	r3, #3
 8023b22:	d018      	beq.n	8023b56 <__gethex+0x36a>
 8023b24:	2b01      	cmp	r3, #1
 8023b26:	d109      	bne.n	8023b3c <__gethex+0x350>
 8023b28:	f01b 0f02 	tst.w	fp, #2
 8023b2c:	d006      	beq.n	8023b3c <__gethex+0x350>
 8023b2e:	f8da 3000 	ldr.w	r3, [sl]
 8023b32:	ea4b 0b03 	orr.w	fp, fp, r3
 8023b36:	f01b 0f01 	tst.w	fp, #1
 8023b3a:	d10f      	bne.n	8023b5c <__gethex+0x370>
 8023b3c:	f048 0810 	orr.w	r8, r8, #16
 8023b40:	e036      	b.n	8023bb0 <__gethex+0x3c4>
 8023b42:	f04f 0b01 	mov.w	fp, #1
 8023b46:	e7d0      	b.n	8023aea <__gethex+0x2fe>
 8023b48:	f04f 0801 	mov.w	r8, #1
 8023b4c:	e7e2      	b.n	8023b14 <__gethex+0x328>
 8023b4e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8023b50:	f1c3 0301 	rsb	r3, r3, #1
 8023b54:	930f      	str	r3, [sp, #60]	; 0x3c
 8023b56:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8023b58:	2b00      	cmp	r3, #0
 8023b5a:	d0ef      	beq.n	8023b3c <__gethex+0x350>
 8023b5c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8023b60:	f104 0214 	add.w	r2, r4, #20
 8023b64:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8023b68:	9301      	str	r3, [sp, #4]
 8023b6a:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8023b6e:	2300      	movs	r3, #0
 8023b70:	4694      	mov	ip, r2
 8023b72:	f852 1b04 	ldr.w	r1, [r2], #4
 8023b76:	f1b1 3fff 	cmp.w	r1, #4294967295	; 0xffffffff
 8023b7a:	d01e      	beq.n	8023bba <__gethex+0x3ce>
 8023b7c:	3101      	adds	r1, #1
 8023b7e:	f8cc 1000 	str.w	r1, [ip]
 8023b82:	f1b8 0f02 	cmp.w	r8, #2
 8023b86:	f104 0214 	add.w	r2, r4, #20
 8023b8a:	d13d      	bne.n	8023c08 <__gethex+0x41c>
 8023b8c:	683b      	ldr	r3, [r7, #0]
 8023b8e:	3b01      	subs	r3, #1
 8023b90:	42ab      	cmp	r3, r5
 8023b92:	d10b      	bne.n	8023bac <__gethex+0x3c0>
 8023b94:	1169      	asrs	r1, r5, #5
 8023b96:	2301      	movs	r3, #1
 8023b98:	f005 051f 	and.w	r5, r5, #31
 8023b9c:	fa03 f505 	lsl.w	r5, r3, r5
 8023ba0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8023ba4:	421d      	tst	r5, r3
 8023ba6:	bf18      	it	ne
 8023ba8:	f04f 0801 	movne.w	r8, #1
 8023bac:	f048 0820 	orr.w	r8, r8, #32
 8023bb0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8023bb2:	601c      	str	r4, [r3, #0]
 8023bb4:	9b02      	ldr	r3, [sp, #8]
 8023bb6:	601e      	str	r6, [r3, #0]
 8023bb8:	e6a2      	b.n	8023900 <__gethex+0x114>
 8023bba:	4290      	cmp	r0, r2
 8023bbc:	f842 3c04 	str.w	r3, [r2, #-4]
 8023bc0:	d8d6      	bhi.n	8023b70 <__gethex+0x384>
 8023bc2:	68a2      	ldr	r2, [r4, #8]
 8023bc4:	4593      	cmp	fp, r2
 8023bc6:	db17      	blt.n	8023bf8 <__gethex+0x40c>
 8023bc8:	6861      	ldr	r1, [r4, #4]
 8023bca:	4648      	mov	r0, r9
 8023bcc:	3101      	adds	r1, #1
 8023bce:	f7fd feaf 	bl	8021930 <_Balloc>
 8023bd2:	4682      	mov	sl, r0
 8023bd4:	b918      	cbnz	r0, 8023bde <__gethex+0x3f2>
 8023bd6:	4b1b      	ldr	r3, [pc, #108]	; (8023c44 <__gethex+0x458>)
 8023bd8:	4602      	mov	r2, r0
 8023bda:	2184      	movs	r1, #132	; 0x84
 8023bdc:	e6b3      	b.n	8023946 <__gethex+0x15a>
 8023bde:	6922      	ldr	r2, [r4, #16]
 8023be0:	3202      	adds	r2, #2
 8023be2:	f104 010c 	add.w	r1, r4, #12
 8023be6:	0092      	lsls	r2, r2, #2
 8023be8:	300c      	adds	r0, #12
 8023bea:	f7fd f820 	bl	8020c2e <memcpy>
 8023bee:	4621      	mov	r1, r4
 8023bf0:	4648      	mov	r0, r9
 8023bf2:	f7fd fedd 	bl	80219b0 <_Bfree>
 8023bf6:	4654      	mov	r4, sl
 8023bf8:	6922      	ldr	r2, [r4, #16]
 8023bfa:	1c51      	adds	r1, r2, #1
 8023bfc:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8023c00:	6121      	str	r1, [r4, #16]
 8023c02:	2101      	movs	r1, #1
 8023c04:	6151      	str	r1, [r2, #20]
 8023c06:	e7bc      	b.n	8023b82 <__gethex+0x396>
 8023c08:	6921      	ldr	r1, [r4, #16]
 8023c0a:	4559      	cmp	r1, fp
 8023c0c:	dd0b      	ble.n	8023c26 <__gethex+0x43a>
 8023c0e:	2101      	movs	r1, #1
 8023c10:	4620      	mov	r0, r4
 8023c12:	f7ff fd84 	bl	802371e <rshift>
 8023c16:	68bb      	ldr	r3, [r7, #8]
 8023c18:	3601      	adds	r6, #1
 8023c1a:	42b3      	cmp	r3, r6
 8023c1c:	f6ff aedb 	blt.w	80239d6 <__gethex+0x1ea>
 8023c20:	f04f 0801 	mov.w	r8, #1
 8023c24:	e7c2      	b.n	8023bac <__gethex+0x3c0>
 8023c26:	f015 051f 	ands.w	r5, r5, #31
 8023c2a:	d0f9      	beq.n	8023c20 <__gethex+0x434>
 8023c2c:	9b01      	ldr	r3, [sp, #4]
 8023c2e:	441a      	add	r2, r3
 8023c30:	f1c5 0520 	rsb	r5, r5, #32
 8023c34:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8023c38:	f7fd ff6c 	bl	8021b14 <__hi0bits>
 8023c3c:	42a8      	cmp	r0, r5
 8023c3e:	dbe6      	blt.n	8023c0e <__gethex+0x422>
 8023c40:	e7ee      	b.n	8023c20 <__gethex+0x434>
 8023c42:	bf00      	nop
 8023c44:	08025aa6 	.word	0x08025aa6

08023c48 <L_shift>:
 8023c48:	f1c2 0208 	rsb	r2, r2, #8
 8023c4c:	0092      	lsls	r2, r2, #2
 8023c4e:	b570      	push	{r4, r5, r6, lr}
 8023c50:	f1c2 0620 	rsb	r6, r2, #32
 8023c54:	6843      	ldr	r3, [r0, #4]
 8023c56:	6804      	ldr	r4, [r0, #0]
 8023c58:	fa03 f506 	lsl.w	r5, r3, r6
 8023c5c:	432c      	orrs	r4, r5
 8023c5e:	40d3      	lsrs	r3, r2
 8023c60:	6004      	str	r4, [r0, #0]
 8023c62:	f840 3f04 	str.w	r3, [r0, #4]!
 8023c66:	4288      	cmp	r0, r1
 8023c68:	d3f4      	bcc.n	8023c54 <L_shift+0xc>
 8023c6a:	bd70      	pop	{r4, r5, r6, pc}

08023c6c <__match>:
 8023c6c:	b530      	push	{r4, r5, lr}
 8023c6e:	6803      	ldr	r3, [r0, #0]
 8023c70:	3301      	adds	r3, #1
 8023c72:	f811 4b01 	ldrb.w	r4, [r1], #1
 8023c76:	b914      	cbnz	r4, 8023c7e <__match+0x12>
 8023c78:	6003      	str	r3, [r0, #0]
 8023c7a:	2001      	movs	r0, #1
 8023c7c:	bd30      	pop	{r4, r5, pc}
 8023c7e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8023c82:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8023c86:	2d19      	cmp	r5, #25
 8023c88:	bf98      	it	ls
 8023c8a:	3220      	addls	r2, #32
 8023c8c:	42a2      	cmp	r2, r4
 8023c8e:	d0f0      	beq.n	8023c72 <__match+0x6>
 8023c90:	2000      	movs	r0, #0
 8023c92:	e7f3      	b.n	8023c7c <__match+0x10>

08023c94 <__hexnan>:
 8023c94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8023c98:	680b      	ldr	r3, [r1, #0]
 8023c9a:	6801      	ldr	r1, [r0, #0]
 8023c9c:	115e      	asrs	r6, r3, #5
 8023c9e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8023ca2:	f013 031f 	ands.w	r3, r3, #31
 8023ca6:	b087      	sub	sp, #28
 8023ca8:	bf18      	it	ne
 8023caa:	3604      	addne	r6, #4
 8023cac:	2500      	movs	r5, #0
 8023cae:	1f37      	subs	r7, r6, #4
 8023cb0:	4682      	mov	sl, r0
 8023cb2:	4690      	mov	r8, r2
 8023cb4:	9301      	str	r3, [sp, #4]
 8023cb6:	f846 5c04 	str.w	r5, [r6, #-4]
 8023cba:	46b9      	mov	r9, r7
 8023cbc:	463c      	mov	r4, r7
 8023cbe:	9502      	str	r5, [sp, #8]
 8023cc0:	46ab      	mov	fp, r5
 8023cc2:	784a      	ldrb	r2, [r1, #1]
 8023cc4:	1c4b      	adds	r3, r1, #1
 8023cc6:	9303      	str	r3, [sp, #12]
 8023cc8:	b342      	cbz	r2, 8023d1c <__hexnan+0x88>
 8023cca:	4610      	mov	r0, r2
 8023ccc:	9105      	str	r1, [sp, #20]
 8023cce:	9204      	str	r2, [sp, #16]
 8023cd0:	f7ff fd77 	bl	80237c2 <__hexdig_fun>
 8023cd4:	2800      	cmp	r0, #0
 8023cd6:	d14f      	bne.n	8023d78 <__hexnan+0xe4>
 8023cd8:	9a04      	ldr	r2, [sp, #16]
 8023cda:	9905      	ldr	r1, [sp, #20]
 8023cdc:	2a20      	cmp	r2, #32
 8023cde:	d818      	bhi.n	8023d12 <__hexnan+0x7e>
 8023ce0:	9b02      	ldr	r3, [sp, #8]
 8023ce2:	459b      	cmp	fp, r3
 8023ce4:	dd13      	ble.n	8023d0e <__hexnan+0x7a>
 8023ce6:	454c      	cmp	r4, r9
 8023ce8:	d206      	bcs.n	8023cf8 <__hexnan+0x64>
 8023cea:	2d07      	cmp	r5, #7
 8023cec:	dc04      	bgt.n	8023cf8 <__hexnan+0x64>
 8023cee:	462a      	mov	r2, r5
 8023cf0:	4649      	mov	r1, r9
 8023cf2:	4620      	mov	r0, r4
 8023cf4:	f7ff ffa8 	bl	8023c48 <L_shift>
 8023cf8:	4544      	cmp	r4, r8
 8023cfa:	d950      	bls.n	8023d9e <__hexnan+0x10a>
 8023cfc:	2300      	movs	r3, #0
 8023cfe:	f1a4 0904 	sub.w	r9, r4, #4
 8023d02:	f844 3c04 	str.w	r3, [r4, #-4]
 8023d06:	f8cd b008 	str.w	fp, [sp, #8]
 8023d0a:	464c      	mov	r4, r9
 8023d0c:	461d      	mov	r5, r3
 8023d0e:	9903      	ldr	r1, [sp, #12]
 8023d10:	e7d7      	b.n	8023cc2 <__hexnan+0x2e>
 8023d12:	2a29      	cmp	r2, #41	; 0x29
 8023d14:	d155      	bne.n	8023dc2 <__hexnan+0x12e>
 8023d16:	3102      	adds	r1, #2
 8023d18:	f8ca 1000 	str.w	r1, [sl]
 8023d1c:	f1bb 0f00 	cmp.w	fp, #0
 8023d20:	d04f      	beq.n	8023dc2 <__hexnan+0x12e>
 8023d22:	454c      	cmp	r4, r9
 8023d24:	d206      	bcs.n	8023d34 <__hexnan+0xa0>
 8023d26:	2d07      	cmp	r5, #7
 8023d28:	dc04      	bgt.n	8023d34 <__hexnan+0xa0>
 8023d2a:	462a      	mov	r2, r5
 8023d2c:	4649      	mov	r1, r9
 8023d2e:	4620      	mov	r0, r4
 8023d30:	f7ff ff8a 	bl	8023c48 <L_shift>
 8023d34:	4544      	cmp	r4, r8
 8023d36:	d934      	bls.n	8023da2 <__hexnan+0x10e>
 8023d38:	f1a8 0204 	sub.w	r2, r8, #4
 8023d3c:	4623      	mov	r3, r4
 8023d3e:	f853 1b04 	ldr.w	r1, [r3], #4
 8023d42:	f842 1f04 	str.w	r1, [r2, #4]!
 8023d46:	429f      	cmp	r7, r3
 8023d48:	d2f9      	bcs.n	8023d3e <__hexnan+0xaa>
 8023d4a:	1b3b      	subs	r3, r7, r4
 8023d4c:	f023 0303 	bic.w	r3, r3, #3
 8023d50:	3304      	adds	r3, #4
 8023d52:	3e03      	subs	r6, #3
 8023d54:	3401      	adds	r4, #1
 8023d56:	42a6      	cmp	r6, r4
 8023d58:	bf38      	it	cc
 8023d5a:	2304      	movcc	r3, #4
 8023d5c:	4443      	add	r3, r8
 8023d5e:	2200      	movs	r2, #0
 8023d60:	f843 2b04 	str.w	r2, [r3], #4
 8023d64:	429f      	cmp	r7, r3
 8023d66:	d2fb      	bcs.n	8023d60 <__hexnan+0xcc>
 8023d68:	683b      	ldr	r3, [r7, #0]
 8023d6a:	b91b      	cbnz	r3, 8023d74 <__hexnan+0xe0>
 8023d6c:	4547      	cmp	r7, r8
 8023d6e:	d126      	bne.n	8023dbe <__hexnan+0x12a>
 8023d70:	2301      	movs	r3, #1
 8023d72:	603b      	str	r3, [r7, #0]
 8023d74:	2005      	movs	r0, #5
 8023d76:	e025      	b.n	8023dc4 <__hexnan+0x130>
 8023d78:	3501      	adds	r5, #1
 8023d7a:	2d08      	cmp	r5, #8
 8023d7c:	f10b 0b01 	add.w	fp, fp, #1
 8023d80:	dd06      	ble.n	8023d90 <__hexnan+0xfc>
 8023d82:	4544      	cmp	r4, r8
 8023d84:	d9c3      	bls.n	8023d0e <__hexnan+0x7a>
 8023d86:	2300      	movs	r3, #0
 8023d88:	f844 3c04 	str.w	r3, [r4, #-4]
 8023d8c:	2501      	movs	r5, #1
 8023d8e:	3c04      	subs	r4, #4
 8023d90:	6822      	ldr	r2, [r4, #0]
 8023d92:	f000 000f 	and.w	r0, r0, #15
 8023d96:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8023d9a:	6020      	str	r0, [r4, #0]
 8023d9c:	e7b7      	b.n	8023d0e <__hexnan+0x7a>
 8023d9e:	2508      	movs	r5, #8
 8023da0:	e7b5      	b.n	8023d0e <__hexnan+0x7a>
 8023da2:	9b01      	ldr	r3, [sp, #4]
 8023da4:	2b00      	cmp	r3, #0
 8023da6:	d0df      	beq.n	8023d68 <__hexnan+0xd4>
 8023da8:	f1c3 0320 	rsb	r3, r3, #32
 8023dac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8023db0:	40da      	lsrs	r2, r3
 8023db2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8023db6:	4013      	ands	r3, r2
 8023db8:	f846 3c04 	str.w	r3, [r6, #-4]
 8023dbc:	e7d4      	b.n	8023d68 <__hexnan+0xd4>
 8023dbe:	3f04      	subs	r7, #4
 8023dc0:	e7d2      	b.n	8023d68 <__hexnan+0xd4>
 8023dc2:	2004      	movs	r0, #4
 8023dc4:	b007      	add	sp, #28
 8023dc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08023dca <__ascii_mbtowc>:
 8023dca:	b082      	sub	sp, #8
 8023dcc:	b901      	cbnz	r1, 8023dd0 <__ascii_mbtowc+0x6>
 8023dce:	a901      	add	r1, sp, #4
 8023dd0:	b142      	cbz	r2, 8023de4 <__ascii_mbtowc+0x1a>
 8023dd2:	b14b      	cbz	r3, 8023de8 <__ascii_mbtowc+0x1e>
 8023dd4:	7813      	ldrb	r3, [r2, #0]
 8023dd6:	600b      	str	r3, [r1, #0]
 8023dd8:	7812      	ldrb	r2, [r2, #0]
 8023dda:	1e10      	subs	r0, r2, #0
 8023ddc:	bf18      	it	ne
 8023dde:	2001      	movne	r0, #1
 8023de0:	b002      	add	sp, #8
 8023de2:	4770      	bx	lr
 8023de4:	4610      	mov	r0, r2
 8023de6:	e7fb      	b.n	8023de0 <__ascii_mbtowc+0x16>
 8023de8:	f06f 0001 	mvn.w	r0, #1
 8023dec:	e7f8      	b.n	8023de0 <__ascii_mbtowc+0x16>

08023dee <__ascii_wctomb>:
 8023dee:	b149      	cbz	r1, 8023e04 <__ascii_wctomb+0x16>
 8023df0:	2aff      	cmp	r2, #255	; 0xff
 8023df2:	bf85      	ittet	hi
 8023df4:	238a      	movhi	r3, #138	; 0x8a
 8023df6:	6003      	strhi	r3, [r0, #0]
 8023df8:	700a      	strbls	r2, [r1, #0]
 8023dfa:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8023dfe:	bf98      	it	ls
 8023e00:	2001      	movls	r0, #1
 8023e02:	4770      	bx	lr
 8023e04:	4608      	mov	r0, r1
 8023e06:	4770      	bx	lr

08023e08 <_raise_r>:
 8023e08:	291f      	cmp	r1, #31
 8023e0a:	b538      	push	{r3, r4, r5, lr}
 8023e0c:	4604      	mov	r4, r0
 8023e0e:	460d      	mov	r5, r1
 8023e10:	d904      	bls.n	8023e1c <_raise_r+0x14>
 8023e12:	2316      	movs	r3, #22
 8023e14:	6003      	str	r3, [r0, #0]
 8023e16:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8023e1a:	bd38      	pop	{r3, r4, r5, pc}
 8023e1c:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8023e1e:	b112      	cbz	r2, 8023e26 <_raise_r+0x1e>
 8023e20:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8023e24:	b94b      	cbnz	r3, 8023e3a <_raise_r+0x32>
 8023e26:	4620      	mov	r0, r4
 8023e28:	f000 f830 	bl	8023e8c <_getpid_r>
 8023e2c:	462a      	mov	r2, r5
 8023e2e:	4601      	mov	r1, r0
 8023e30:	4620      	mov	r0, r4
 8023e32:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8023e36:	f000 b817 	b.w	8023e68 <_kill_r>
 8023e3a:	2b01      	cmp	r3, #1
 8023e3c:	d00a      	beq.n	8023e54 <_raise_r+0x4c>
 8023e3e:	1c59      	adds	r1, r3, #1
 8023e40:	d103      	bne.n	8023e4a <_raise_r+0x42>
 8023e42:	2316      	movs	r3, #22
 8023e44:	6003      	str	r3, [r0, #0]
 8023e46:	2001      	movs	r0, #1
 8023e48:	e7e7      	b.n	8023e1a <_raise_r+0x12>
 8023e4a:	2400      	movs	r4, #0
 8023e4c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8023e50:	4628      	mov	r0, r5
 8023e52:	4798      	blx	r3
 8023e54:	2000      	movs	r0, #0
 8023e56:	e7e0      	b.n	8023e1a <_raise_r+0x12>

08023e58 <raise>:
 8023e58:	4b02      	ldr	r3, [pc, #8]	; (8023e64 <raise+0xc>)
 8023e5a:	4601      	mov	r1, r0
 8023e5c:	6818      	ldr	r0, [r3, #0]
 8023e5e:	f7ff bfd3 	b.w	8023e08 <_raise_r>
 8023e62:	bf00      	nop
 8023e64:	200009a0 	.word	0x200009a0

08023e68 <_kill_r>:
 8023e68:	b538      	push	{r3, r4, r5, lr}
 8023e6a:	4d07      	ldr	r5, [pc, #28]	; (8023e88 <_kill_r+0x20>)
 8023e6c:	2300      	movs	r3, #0
 8023e6e:	4604      	mov	r4, r0
 8023e70:	4608      	mov	r0, r1
 8023e72:	4611      	mov	r1, r2
 8023e74:	602b      	str	r3, [r5, #0]
 8023e76:	f7df f97b 	bl	8003170 <_kill>
 8023e7a:	1c43      	adds	r3, r0, #1
 8023e7c:	d102      	bne.n	8023e84 <_kill_r+0x1c>
 8023e7e:	682b      	ldr	r3, [r5, #0]
 8023e80:	b103      	cbz	r3, 8023e84 <_kill_r+0x1c>
 8023e82:	6023      	str	r3, [r4, #0]
 8023e84:	bd38      	pop	{r3, r4, r5, pc}
 8023e86:	bf00      	nop
 8023e88:	20017108 	.word	0x20017108

08023e8c <_getpid_r>:
 8023e8c:	f7df b968 	b.w	8003160 <_getpid>

08023e90 <_init>:
 8023e90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8023e92:	bf00      	nop
 8023e94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8023e96:	bc08      	pop	{r3}
 8023e98:	469e      	mov	lr, r3
 8023e9a:	4770      	bx	lr

08023e9c <_fini>:
 8023e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8023e9e:	bf00      	nop
 8023ea0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8023ea2:	bc08      	pop	{r3}
 8023ea4:	469e      	mov	lr, r3
 8023ea6:	4770      	bx	lr
