Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Feb 20 21:34:08 2025
| Host         : DESKTOP-3AU9R2V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                Violations  
---------  --------  -----------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert               1           
TIMING-9   Warning   Unknown CDC Logic                          1           
TIMING-16  Warning   Large setup violation                      1000        
ULMTCS-2   Warning   Control Sets use limits require reduction  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (11)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -47.851  -112095.664                  75270               143728        0.060        0.000                      0               143728        1.370        0.000                       0                 70588  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                       ------------         ----------      --------------
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
sysClk50m                                                   {0.000 10.000}       20.000          50.000          
  clk_out1_design_1_clk_wiz_1_0                             {0.000 2.500}        5.000           200.000         
  clk_out2_design_1_clk_wiz_1_0                             {0.000 3.125}        6.250           160.000         
  clkfbout_design_1_clk_wiz_1_0                             {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.615        0.000                      0                  222        0.121        0.000                      0                  222       15.812        0.000                       0                   233  
design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       12.230        0.000                      0                   46        0.274        0.000                      0                   46       16.166        0.000                       0                    40  
sysClk50m                                                                                                                                                                                                     7.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1_0                                  -2.952  -103425.500                  72031               139872        0.075        0.000                      0               139872        1.370        0.000                       0                 68520  
  clk_out2_design_1_clk_wiz_1_0                                 -47.851    -1455.427                    364                 2074        0.076        0.000                      0                 2074        2.625        0.000                       0                  1791  
  clkfbout_design_1_clk_wiz_1_0                                                                                                                                                                              18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_1_0  clk_out2_design_1_clk_wiz_1_0       -4.818    -7251.996                   3058                 3058        0.060        0.000                      0                 3058  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                  From Clock                                                  To Clock                                                  
----------                                                  ----------                                                  --------                                                  
(none)                                                                                                                  clk_out1_design_1_clk_wiz_1_0                               
(none)                                                      clk_out1_design_1_clk_wiz_1_0                               clk_out1_design_1_clk_wiz_1_0                               
(none)                                                      design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    clk_out1_design_1_clk_wiz_1_0                               
(none)                                                      design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  clk_out1_design_1_clk_wiz_1_0                               
(none)                                                                                                                  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                      clk_out1_design_1_clk_wiz_1_0                               design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                      design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    
(none)                                                                                                                  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                      clk_out1_design_1_clk_wiz_1_0                               design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  
(none)                                                      design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                         clk_out1_design_1_clk_wiz_1_0                                 
(none)                         clk_out2_design_1_clk_wiz_1_0                                 
(none)                         clkfbout_design_1_clk_wiz_1_0                                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.615ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.812ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.615ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.808ns  (logic 0.643ns (22.896%)  route 2.165ns (77.104%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 19.467 - 16.667 ) 
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.522     3.154    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDRE (Prop_fdre_C_Q)         0.433     3.587 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.984     4.571    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X46Y5          LUT6 (Prop_lut6_I4_O)        0.105     4.676 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.512     5.188    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X48Y5          LUT5 (Prop_lut5_I0_O)        0.105     5.293 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.669     5.962    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X43Y4          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319    17.985    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    18.062 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.405    19.467    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X43Y4          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.309    19.776    
                         clock uncertainty           -0.035    19.741    
    SLICE_X43Y4          FDRE (Setup_fdre_C_CE)      -0.164    19.577    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.577    
                         arrival time                          -5.962    
  -------------------------------------------------------------------
                         slack                                 13.615    

Slack (MET) :             14.669ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.899ns  (logic 0.594ns (31.276%)  route 1.305ns (68.724%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 36.133 - 33.333 ) 
    Source Clock Delay      (SCD):    3.155ns = ( 19.821 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551    18.217    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.298 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.523    19.821    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X43Y4          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.384    20.205 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.354    20.559    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X44Y3          LUT6 (Prop_lut6_I0_O)        0.105    20.664 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.680    21.344    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X45Y4          LUT3 (Prop_lut3_I2_O)        0.105    21.449 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.272    21.721    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X46Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319    34.652    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.404    36.133    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.309    36.442    
                         clock uncertainty           -0.035    36.407    
    SLICE_X46Y4          FDRE (Setup_fdre_C_D)       -0.017    36.390    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.390    
                         arrival time                         -21.721    
  -------------------------------------------------------------------
                         slack                                 14.669    

Slack (MET) :             14.684ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.949ns  (logic 0.594ns (30.471%)  route 1.355ns (69.529%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 36.134 - 33.333 ) 
    Source Clock Delay      (SCD):    3.155ns = ( 19.821 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551    18.217    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.298 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.523    19.821    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X43Y4          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.384    20.205 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.686    20.892    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X44Y3          LUT6 (Prop_lut6_I4_O)        0.105    20.997 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.669    21.666    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X45Y1          LUT6 (Prop_lut6_I1_O)        0.105    21.771 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    21.771    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X45Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319    34.652    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.405    36.134    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X45Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.326    36.460    
                         clock uncertainty           -0.035    36.425    
    SLICE_X45Y1          FDRE (Setup_fdre_C_D)        0.030    36.455    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.455    
                         arrival time                         -21.771    
  -------------------------------------------------------------------
                         slack                                 14.684    

Slack (MET) :             14.883ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.752ns  (logic 0.594ns (33.896%)  route 1.158ns (66.104%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 36.134 - 33.333 ) 
    Source Clock Delay      (SCD):    3.155ns = ( 19.821 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.326ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551    18.217    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.298 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.523    19.821    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X43Y4          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.384    20.205 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.686    20.892    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X44Y3          LUT6 (Prop_lut6_I4_O)        0.105    20.997 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.472    21.469    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun1__0
    SLICE_X45Y1          LUT6 (Prop_lut6_I1_O)        0.105    21.574 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    21.574    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X45Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319    34.652    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.405    36.134    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X45Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.326    36.460    
                         clock uncertainty           -0.035    36.425    
    SLICE_X45Y1          FDRE (Setup_fdre_C_D)        0.032    36.457    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.457    
                         arrival time                         -21.574    
  -------------------------------------------------------------------
                         slack                                 14.883    

Slack (MET) :             14.961ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.696ns  (logic 0.594ns (35.015%)  route 1.102ns (64.985%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 36.133 - 33.333 ) 
    Source Clock Delay      (SCD):    3.155ns = ( 19.821 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551    18.217    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.298 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.523    19.821    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X43Y4          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.384    20.205 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.354    20.559    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X44Y3          LUT6 (Prop_lut6_I0_O)        0.105    20.664 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.749    21.413    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X46Y4          LUT4 (Prop_lut4_I2_O)        0.105    21.518 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    21.518    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X46Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319    34.652    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.404    36.133    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.309    36.442    
                         clock uncertainty           -0.035    36.407    
    SLICE_X46Y4          FDRE (Setup_fdre_C_D)        0.072    36.479    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.479    
                         arrival time                         -21.518    
  -------------------------------------------------------------------
                         slack                                 14.961    

Slack (MET) :             14.970ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.689ns  (logic 0.594ns (35.160%)  route 1.095ns (64.839%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 36.133 - 33.333 ) 
    Source Clock Delay      (SCD):    3.155ns = ( 19.821 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551    18.217    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.298 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.523    19.821    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X43Y4          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.384    20.205 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.354    20.559    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X44Y3          LUT6 (Prop_lut6_I0_O)        0.105    20.664 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.742    21.406    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X46Y4          LUT3 (Prop_lut3_I1_O)        0.105    21.511 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    21.511    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X46Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319    34.652    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.404    36.133    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.309    36.442    
                         clock uncertainty           -0.035    36.407    
    SLICE_X46Y4          FDRE (Setup_fdre_C_D)        0.074    36.481    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.481    
                         arrival time                         -21.511    
  -------------------------------------------------------------------
                         slack                                 14.970    

Slack (MET) :             14.976ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.641ns  (logic 0.594ns (36.200%)  route 1.047ns (63.800%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 36.133 - 33.333 ) 
    Source Clock Delay      (SCD):    3.155ns = ( 19.821 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551    18.217    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.298 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.523    19.821    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X43Y4          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.384    20.205 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.354    20.559    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X44Y3          LUT6 (Prop_lut6_I0_O)        0.105    20.664 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.693    21.357    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X49Y3          LUT2 (Prop_lut2_I0_O)        0.105    21.462 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    21.462    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X49Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319    34.652    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.404    36.133    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.309    36.442    
                         clock uncertainty           -0.035    36.407    
    SLICE_X49Y3          FDRE (Setup_fdre_C_D)        0.032    36.439    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.439    
                         arrival time                         -21.462    
  -------------------------------------------------------------------
                         slack                                 14.976    

Slack (MET) :             14.982ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.709ns  (logic 0.607ns (35.510%)  route 1.102ns (64.490%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 36.133 - 33.333 ) 
    Source Clock Delay      (SCD):    3.155ns = ( 19.821 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551    18.217    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.298 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.523    19.821    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X43Y4          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.384    20.205 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.354    20.559    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X44Y3          LUT6 (Prop_lut6_I0_O)        0.105    20.664 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.749    21.413    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X46Y4          LUT5 (Prop_lut5_I3_O)        0.118    21.531 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    21.531    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X46Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319    34.652    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.404    36.133    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.309    36.442    
                         clock uncertainty           -0.035    36.407    
    SLICE_X46Y4          FDRE (Setup_fdre_C_D)        0.106    36.513    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.513    
                         arrival time                         -21.531    
  -------------------------------------------------------------------
                         slack                                 14.982    

Slack (MET) :             14.986ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.705ns  (logic 0.610ns (35.769%)  route 1.095ns (64.231%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 36.133 - 33.333 ) 
    Source Clock Delay      (SCD):    3.155ns = ( 19.821 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551    18.217    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.298 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.523    19.821    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X43Y4          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.384    20.205 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.354    20.559    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X44Y3          LUT6 (Prop_lut6_I0_O)        0.105    20.664 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.742    21.406    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X46Y4          LUT4 (Prop_lut4_I2_O)        0.121    21.527 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    21.527    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X46Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319    34.652    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.404    36.133    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.309    36.442    
                         clock uncertainty           -0.035    36.407    
    SLICE_X46Y4          FDRE (Setup_fdre_C_D)        0.106    36.513    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.513    
                         arrival time                         -21.527    
  -------------------------------------------------------------------
                         slack                                 14.986    

Slack (MET) :             15.109ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.550ns  (logic 0.594ns (38.313%)  route 0.956ns (61.687%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns = ( 36.133 - 33.333 ) 
    Source Clock Delay      (SCD):    3.155ns = ( 19.821 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551    18.217    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081    18.298 f  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.523    19.821    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X43Y4          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y4          FDRE (Prop_fdre_C_Q)         0.384    20.205 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.354    20.559    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X44Y3          LUT6 (Prop_lut6_I0_O)        0.105    20.664 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.603    21.267    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X46Y4          LUT6 (Prop_lut6_I4_O)        0.105    21.372 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    21.372    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X46Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319    34.652    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    34.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.404    36.133    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.309    36.442    
                         clock uncertainty           -0.035    36.407    
    SLICE_X46Y4          FDRE (Setup_fdre_C_D)        0.074    36.481    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.481    
                         arrival time                         -21.372    
  -------------------------------------------------------------------
                         slack                                 15.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.801ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.668     1.397    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y0           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDCE (Prop_fdce_C_Q)         0.141     1.538 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[3]/Q
                         net (fo=1, routed)           0.055     1.593    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[3]
    SLICE_X5Y0           FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.945     1.801    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X5Y0           FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
                         clock pessimism             -0.403     1.397    
    SLICE_X5Y0           FDPE (Hold_fdpe_C_D)         0.075     1.472    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.593    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.128ns (31.336%)  route 0.280ns (68.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.630     1.359    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          FDRE (Prop_fdre_C_Q)         0.128     1.487 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[5]/Q
                         net (fo=2, routed)           0.280     1.768    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[5]
    SLICE_X53Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.902     1.758    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]/C
                         clock pessimism             -0.135     1.622    
    SLICE_X53Y6          FDRE (Hold_fdre_C_D)         0.022     1.644    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.141ns (30.116%)  route 0.327ns (69.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.629     1.358    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X51Y5          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDRE (Prop_fdre_C_Q)         0.141     1.499 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/Q
                         net (fo=2, routed)           0.327     1.826    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[13]
    SLICE_X53Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.902     1.758    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
                         clock pessimism             -0.135     1.622    
    SLICE_X53Y6          FDRE (Hold_fdre_C_D)         0.061     1.683    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.128ns (29.782%)  route 0.302ns (70.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.632     1.361    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y5          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.128     1.489 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[7]/Q
                         net (fo=2, routed)           0.302     1.791    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[7]
    SLICE_X53Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.902     1.758    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]/C
                         clock pessimism             -0.135     1.622    
    SLICE_X53Y6          FDRE (Hold_fdre_C_D)         0.018     1.640    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.839%)  route 0.348ns (71.161%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.757ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.630     1.359    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          FDRE (Prop_fdre_C_Q)         0.141     1.500 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[15]/Q
                         net (fo=2, routed)           0.348     1.848    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[15]
    SLICE_X53Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.901     1.757    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]/C
                         clock pessimism             -0.135     1.621    
    SLICE_X53Y8          FDRE (Hold_fdre_C_D)         0.072     1.693    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.975%)  route 0.114ns (47.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.802ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.390ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.669     1.398    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y0           FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y0           FDPE (Prop_fdpe_C_Q)         0.128     1.526 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.114     1.640    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X2Y0           SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.946     1.802    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X2Y0           SRL16E                                       r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.390     1.411    
    SLICE_X2Y0           SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.474    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.557%)  route 0.337ns (64.443%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.761ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.630     1.359    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X61Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y4          FDRE (Prop_fdre_C_Q)         0.141     1.500 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/Q
                         net (fo=2, routed)           0.337     1.837    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/instr_read_reg[1]
    SLICE_X49Y3          LUT5 (Prop_lut5_I2_O)        0.045     1.882 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_i_1/O
                         net (fo=1, routed)           0.000     1.882    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK0
    SLICE_X49Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.905     1.761    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
                         clock pessimism             -0.135     1.625    
    SLICE_X49Y3          FDRE (Hold_fdre_C_D)         0.091     1.716    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg
  -------------------------------------------------------------------
                         required time                         -1.716    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.128ns (28.175%)  route 0.326ns (71.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.629     1.358    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X51Y5          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDRE (Prop_fdre_C_Q)         0.128     1.486 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[8]/Q
                         net (fo=2, routed)           0.326     1.812    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[8]
    SLICE_X53Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.902     1.758    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
                         clock pessimism             -0.135     1.622    
    SLICE_X53Y6          FDRE (Hold_fdre_C_D)         0.023     1.645    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.141ns (29.375%)  route 0.339ns (70.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.629     1.358    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X51Y5          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDRE (Prop_fdre_C_Q)         0.141     1.499 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/Q
                         net (fo=3, routed)           0.339     1.838    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[29]
    SLICE_X53Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.902     1.758    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/C
                         clock pessimism             -0.135     1.622    
    SLICE_X53Y6          FDRE (Hold_fdre_C_D)         0.047     1.669    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.128ns (28.243%)  route 0.325ns (71.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.629     1.358    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X51Y5          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDRE (Prop_fdre_C_Q)         0.128     1.486 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/Q
                         net (fo=2, routed)           0.325     1.811    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[3]
    SLICE_X53Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.902     1.758    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/C
                         clock pessimism             -0.135     1.622    
    SLICE_X53Y6          FDRE (Hold_fdre_C_D)         0.019     1.641    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCTRL/I0  n/a            1.592         33.333      31.741     BUFGCTRL_X0Y2  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I0
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X6Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X3Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X2Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[11]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_12/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X6Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X3Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X3Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X2Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[27]_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_1/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X5Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[2]/C
Min Period        n/a     FDPE/C       n/a            1.000         33.333      32.333     SLICE_X3Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X2Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X38Y3    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X38Y3    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X38Y3    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X38Y3    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X2Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X2Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X2Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X2Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X2Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X2Y0     design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X38Y3    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X38Y3    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.854         16.667      15.813     SLICE_X38Y3    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.854         16.666      15.812     SLICE_X38Y3    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       12.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.274ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.230ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.126ns  (logic 0.699ns (16.943%)  route 3.427ns (83.057%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 36.032 - 33.333 ) 
    Source Clock Delay      (SCD):    3.037ns = ( 19.704 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.522    19.704    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDRE (Prop_fdre_C_Q)         0.384    20.088 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.071    21.159    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X43Y3          LUT3 (Prop_lut3_I2_O)        0.105    21.264 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.547    21.811    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X43Y3          LUT4 (Prop_lut4_I2_O)        0.105    21.916 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.634    22.550    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X48Y2          LUT5 (Prop_lut5_I4_O)        0.105    22.655 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.175    23.829    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X64Y4          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.401    36.032    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X64Y4          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.230    36.262    
                         clock uncertainty           -0.035    36.227    
    SLICE_X64Y4          FDCE (Setup_fdce_C_CE)      -0.168    36.059    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.059    
                         arrival time                         -23.829    
  -------------------------------------------------------------------
                         slack                                 12.230    

Slack (MET) :             12.569ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.782ns  (logic 0.699ns (18.482%)  route 3.083ns (81.518%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns = ( 36.028 - 33.333 ) 
    Source Clock Delay      (SCD):    3.037ns = ( 19.704 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.522    19.704    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDRE (Prop_fdre_C_Q)         0.384    20.088 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.071    21.159    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X43Y3          LUT3 (Prop_lut3_I2_O)        0.105    21.264 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.547    21.811    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X43Y3          LUT4 (Prop_lut4_I2_O)        0.105    21.916 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.634    22.550    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X48Y2          LUT5 (Prop_lut5_I4_O)        0.105    22.655 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.831    23.486    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X57Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.397    36.028    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X57Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.230    36.258    
                         clock uncertainty           -0.035    36.223    
    SLICE_X57Y2          FDCE (Setup_fdce_C_CE)      -0.168    36.055    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.055    
                         arrival time                         -23.486    
  -------------------------------------------------------------------
                         slack                                 12.569    

Slack (MET) :             12.678ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.671ns  (logic 0.699ns (19.042%)  route 2.972ns (80.958%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 36.026 - 33.333 ) 
    Source Clock Delay      (SCD):    3.037ns = ( 19.704 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.522    19.704    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDRE (Prop_fdre_C_Q)         0.384    20.088 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.071    21.159    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X43Y3          LUT3 (Prop_lut3_I2_O)        0.105    21.264 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.547    21.811    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X43Y3          LUT4 (Prop_lut4_I2_O)        0.105    21.916 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.634    22.550    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X48Y2          LUT5 (Prop_lut5_I4_O)        0.105    22.655 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.720    23.374    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X52Y4          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.395    36.026    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X52Y4          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.230    36.256    
                         clock uncertainty           -0.035    36.221    
    SLICE_X52Y4          FDCE (Setup_fdce_C_CE)      -0.168    36.053    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.053    
                         arrival time                         -23.374    
  -------------------------------------------------------------------
                         slack                                 12.678    

Slack (MET) :             12.805ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.642ns  (logic 0.699ns (19.195%)  route 2.943ns (80.805%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 36.031 - 33.333 ) 
    Source Clock Delay      (SCD):    3.037ns = ( 19.704 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.522    19.704    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDRE (Prop_fdre_C_Q)         0.384    20.088 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.071    21.159    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X43Y3          LUT3 (Prop_lut3_I2_O)        0.105    21.264 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.547    21.811    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X43Y3          LUT4 (Prop_lut4_I2_O)        0.105    21.916 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.809    22.724    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X49Y2          LUT5 (Prop_lut5_I4_O)        0.105    22.829 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.516    23.345    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X50Y1          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.400    36.031    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y1          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.290    36.321    
                         clock uncertainty           -0.035    36.286    
    SLICE_X50Y1          FDCE (Setup_fdce_C_CE)      -0.136    36.150    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.150    
                         arrival time                         -23.345    
  -------------------------------------------------------------------
                         slack                                 12.805    

Slack (MET) :             12.805ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.642ns  (logic 0.699ns (19.195%)  route 2.943ns (80.805%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 36.031 - 33.333 ) 
    Source Clock Delay      (SCD):    3.037ns = ( 19.704 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.522    19.704    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDRE (Prop_fdre_C_Q)         0.384    20.088 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.071    21.159    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X43Y3          LUT3 (Prop_lut3_I2_O)        0.105    21.264 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.547    21.811    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X43Y3          LUT4 (Prop_lut4_I2_O)        0.105    21.916 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.809    22.724    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X49Y2          LUT5 (Prop_lut5_I4_O)        0.105    22.829 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.516    23.345    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X50Y1          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.400    36.031    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y1          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.290    36.321    
                         clock uncertainty           -0.035    36.286    
    SLICE_X50Y1          FDCE (Setup_fdce_C_CE)      -0.136    36.150    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         36.150    
                         arrival time                         -23.345    
  -------------------------------------------------------------------
                         slack                                 12.805    

Slack (MET) :             12.982ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.368ns  (logic 0.699ns (20.757%)  route 2.669ns (79.243%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 36.026 - 33.333 ) 
    Source Clock Delay      (SCD):    3.037ns = ( 19.704 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.522    19.704    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDRE (Prop_fdre_C_Q)         0.384    20.088 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.071    21.159    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X43Y3          LUT3 (Prop_lut3_I2_O)        0.105    21.264 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.547    21.811    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X43Y3          LUT4 (Prop_lut4_I2_O)        0.105    21.916 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.634    22.550    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X48Y2          LUT5 (Prop_lut5_I4_O)        0.105    22.655 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.417    23.071    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X55Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.395    36.026    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X55Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.230    36.256    
                         clock uncertainty           -0.035    36.221    
    SLICE_X55Y2          FDCE (Setup_fdce_C_CE)      -0.168    36.053    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.053    
                         arrival time                         -23.071    
  -------------------------------------------------------------------
                         slack                                 12.982    

Slack (MET) :             12.989ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.458ns  (logic 0.699ns (20.217%)  route 2.759ns (79.783%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 36.031 - 33.333 ) 
    Source Clock Delay      (SCD):    3.037ns = ( 19.704 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.522    19.704    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDRE (Prop_fdre_C_Q)         0.384    20.088 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.071    21.159    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X43Y3          LUT3 (Prop_lut3_I2_O)        0.105    21.264 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.547    21.811    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X43Y3          LUT4 (Prop_lut4_I2_O)        0.105    21.916 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.634    22.550    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X48Y2          LUT5 (Prop_lut5_I4_O)        0.105    22.655 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.507    23.161    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X50Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.400    36.031    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.290    36.321    
                         clock uncertainty           -0.035    36.286    
    SLICE_X50Y4          FDRE (Setup_fdre_C_CE)      -0.136    36.150    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.150    
                         arrival time                         -23.161    
  -------------------------------------------------------------------
                         slack                                 12.989    

Slack (MET) :             12.989ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.458ns  (logic 0.699ns (20.217%)  route 2.759ns (79.783%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 36.031 - 33.333 ) 
    Source Clock Delay      (SCD):    3.037ns = ( 19.704 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.522    19.704    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDRE (Prop_fdre_C_Q)         0.384    20.088 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.071    21.159    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X43Y3          LUT3 (Prop_lut3_I2_O)        0.105    21.264 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.547    21.811    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X43Y3          LUT4 (Prop_lut4_I2_O)        0.105    21.916 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.634    22.550    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X48Y2          LUT5 (Prop_lut5_I4_O)        0.105    22.655 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.507    23.161    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X50Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.400    36.031    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.290    36.321    
                         clock uncertainty           -0.035    36.286    
    SLICE_X50Y4          FDRE (Setup_fdre_C_CE)      -0.136    36.150    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.150    
                         arrival time                         -23.161    
  -------------------------------------------------------------------
                         slack                                 12.989    

Slack (MET) :             12.989ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.458ns  (logic 0.699ns (20.217%)  route 2.759ns (79.783%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 36.031 - 33.333 ) 
    Source Clock Delay      (SCD):    3.037ns = ( 19.704 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.522    19.704    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDRE (Prop_fdre_C_Q)         0.384    20.088 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.071    21.159    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X43Y3          LUT3 (Prop_lut3_I2_O)        0.105    21.264 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.547    21.811    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X43Y3          LUT4 (Prop_lut4_I2_O)        0.105    21.916 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.634    22.550    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X48Y2          LUT5 (Prop_lut5_I4_O)        0.105    22.655 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.507    23.161    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X50Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.400    36.031    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.290    36.321    
                         clock uncertainty           -0.035    36.286    
    SLICE_X50Y4          FDRE (Setup_fdre_C_CE)      -0.136    36.150    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.150    
                         arrival time                         -23.161    
  -------------------------------------------------------------------
                         slack                                 12.989    

Slack (MET) :             12.989ns  (required time - arrival time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.458ns  (logic 0.699ns (20.217%)  route 2.759ns (79.783%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 36.031 - 33.333 ) 
    Source Clock Delay      (SCD):    3.037ns = ( 19.704 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.290ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.522    19.704    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDRE (Prop_fdre_C_Q)         0.384    20.088 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.071    21.159    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X43Y3          LUT3 (Prop_lut3_I2_O)        0.105    21.264 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.547    21.811    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X43Y3          LUT4 (Prop_lut4_I2_O)        0.105    21.916 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.634    22.550    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X48Y2          LUT5 (Prop_lut5_I4_O)        0.105    22.655 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.507    23.161    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X50Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    34.554    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.631 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.400    36.031    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.290    36.321    
                         clock uncertainty           -0.035    36.286    
    SLICE_X50Y4          FDRE (Setup_fdre_C_CE)      -0.136    36.150    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.150    
                         arrival time                         -23.161    
  -------------------------------------------------------------------
                         slack                                 12.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.951%)  route 0.179ns (49.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.633     1.305    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.141     1.446 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.179     1.625    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X44Y2          LUT6 (Prop_lut6_I5_O)        0.045     1.670 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.670    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X44Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.908     1.697    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.391     1.305    
    SLICE_X44Y2          FDRE (Hold_fdre_C_D)         0.091     1.396    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.848%)  route 0.238ns (56.152%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.633     1.305    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.141     1.446 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.238     1.684    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X44Y2          LUT6 (Prop_lut6_I5_O)        0.045     1.729 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.729    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X44Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.908     1.697    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.391     1.305    
    SLICE_X44Y2          FDRE (Hold_fdre_C_D)         0.092     1.397    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.777%)  route 0.239ns (56.223%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.633     1.305    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.141     1.446 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.239     1.685    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X44Y2          LUT3 (Prop_lut3_I2_O)        0.045     1.730 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.730    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X44Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.908     1.697    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.391     1.305    
    SLICE_X44Y2          FDRE (Hold_fdre_C_D)         0.092     1.397    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.677ns  (logic 0.191ns (28.229%)  route 0.486ns (71.771%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 18.361 - 16.667 ) 
    Source Clock Delay      (SCD):    1.301ns = ( 17.968 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.629    17.968    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X47Y7          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDCE (Prop_fdce_C_Q)         0.146    18.114 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.297    18.410    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X45Y2          LUT5 (Prop_lut5_I2_O)        0.045    18.455 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.189    18.644    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X47Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.906    18.361    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.375    17.986    
    SLICE_X47Y2          FDRE (Hold_fdre_C_CE)       -0.032    17.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.954    
                         arrival time                          18.644    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.677ns  (logic 0.191ns (28.229%)  route 0.486ns (71.771%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 18.361 - 16.667 ) 
    Source Clock Delay      (SCD):    1.301ns = ( 17.968 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.629    17.968    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X47Y7          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDCE (Prop_fdce_C_Q)         0.146    18.114 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.297    18.410    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X45Y2          LUT5 (Prop_lut5_I2_O)        0.045    18.455 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.189    18.644    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X47Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.906    18.361    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.375    17.986    
    SLICE_X47Y2          FDRE (Hold_fdre_C_CE)       -0.032    17.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.954    
                         arrival time                          18.644    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.677ns  (logic 0.191ns (28.229%)  route 0.486ns (71.771%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 18.361 - 16.667 ) 
    Source Clock Delay      (SCD):    1.301ns = ( 17.968 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.629    17.968    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X47Y7          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDCE (Prop_fdce_C_Q)         0.146    18.114 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.297    18.410    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X45Y2          LUT5 (Prop_lut5_I2_O)        0.045    18.455 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.189    18.644    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X47Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.906    18.361    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.375    17.986    
    SLICE_X47Y2          FDRE (Hold_fdre_C_CE)       -0.032    17.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.954    
                         arrival time                          18.644    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.677ns  (logic 0.191ns (28.229%)  route 0.486ns (71.771%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 18.361 - 16.667 ) 
    Source Clock Delay      (SCD):    1.301ns = ( 17.968 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.629    17.968    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X47Y7          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDCE (Prop_fdce_C_Q)         0.146    18.114 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.297    18.410    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X45Y2          LUT5 (Prop_lut5_I2_O)        0.045    18.455 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.189    18.644    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X47Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.906    18.361    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.375    17.986    
    SLICE_X47Y2          FDRE (Hold_fdre_C_CE)       -0.032    17.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.954    
                         arrival time                          18.644    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.677ns  (logic 0.191ns (28.229%)  route 0.486ns (71.771%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 18.361 - 16.667 ) 
    Source Clock Delay      (SCD):    1.301ns = ( 17.968 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.629    17.968    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X47Y7          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDCE (Prop_fdce_C_Q)         0.146    18.114 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.297    18.410    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X45Y2          LUT5 (Prop_lut5_I2_O)        0.045    18.455 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.189    18.644    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X47Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.906    18.361    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.375    17.986    
    SLICE_X47Y2          FDRE (Hold_fdre_C_CE)       -0.032    17.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.954    
                         arrival time                          18.644    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.677ns  (logic 0.191ns (28.229%)  route 0.486ns (71.771%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns = ( 18.361 - 16.667 ) 
    Source Clock Delay      (SCD):    1.301ns = ( 17.968 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.629    17.968    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X47Y7          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDCE (Prop_fdce_C_Q)         0.146    18.114 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.297    18.410    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X45Y2          LUT5 (Prop_lut5_I2_O)        0.045    18.455 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.189    18.644    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X47Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.906    18.361    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.375    17.986    
    SLICE_X47Y2          FDRE (Hold_fdre_C_CE)       -0.032    17.954    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.954    
                         arrival time                          18.644    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.716ns  (arrival time - required time)
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.783ns  (logic 0.212ns (27.081%)  route 0.571ns (72.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.697ns = ( 18.363 - 16.667 ) 
    Source Clock Delay      (SCD):    1.305ns = ( 17.972 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.391ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.633    17.972    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X42Y1          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          FDCE (Prop_fdce_C_Q)         0.167    18.139 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.327    18.466    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X42Y4          LUT1 (Prop_lut1_I0_O)        0.045    18.511 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.244    18.755    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D
    SLICE_X42Y1          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.908    18.363    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X42Y1          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.391    17.972    
    SLICE_X42Y1          FDCE (Hold_fdce_C_D)         0.067    18.039    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -18.039    
                         arrival time                          18.755    
  -------------------------------------------------------------------
                         slack                                  0.716    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         33.333      31.741     BUFGCTRL_X0Y3  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X48Y3    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X48Y3    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X48Y3    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X48Y3    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X40Y3    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X47Y7    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X47Y7    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X47Y7    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X44Y2    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X48Y3    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X48Y3    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X48Y3    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X48Y3    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X48Y3    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X48Y3    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X48Y3    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X48Y3    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X40Y3    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X40Y3    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X48Y3    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X48Y3    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X48Y3    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X48Y3    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X48Y3    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X48Y3    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X48Y3    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X48Y3    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X40Y3    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.667      16.167     SLICE_X40Y3    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  sysClk50m
  To Clock:  sysClk50m

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk50m
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sysClk50m }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Setup :        72031  Failing Endpoints,  Worst Slack       -2.952ns,  Total Violation  -103425.504ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.952ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[66][18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.734ns  (logic 0.694ns (8.974%)  route 7.040ns (91.026%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 3.690 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.825ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.510    -1.825    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/s_axi_aclk
    SLICE_X67Y18         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y18         FDRE (Prop_fdre_C_Q)         0.379    -1.446 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/Q
                         net (fo=12, routed)          0.550    -0.896    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/Arb2AW_Active
    SLICE_X69Y23         LUT2 (Prop_lut2_I0_O)        0.105    -0.791 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/bram_we_a[2]_INST_0/O
                         net (fo=44, routed)          4.463     3.672    design_1_i/hw0_0/inst/ramWe[2]
    SLICE_X27Y188        LUT2 (Prop_lut2_I1_O)        0.105     3.777 r  design_1_i/hw0_0/inst/mem[127][23]_i_2/O
                         net (fo=62, routed)          1.403     5.180    design_1_i/hw0_0/inst/mem[127][23]_i_2_n_0
    SLICE_X3Y198         LUT6 (Prop_lut6_I5_O)        0.105     5.285 r  design_1_i/hw0_0/inst/mem[66][23]_i_1/O
                         net (fo=8, routed)           0.624     5.909    design_1_i/hw0_0/inst/mem[66][23]_i_1_n_0
    SLICE_X2Y194         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[66][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     6.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     7.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547     0.755 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     2.125    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.202 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.488     3.690    design_1_i/hw0_0/inst/ramClk
    SLICE_X2Y194         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[66][18]/C
                         clock pessimism             -0.537     3.153    
                         clock uncertainty           -0.060     3.093    
    SLICE_X2Y194         FDRE (Setup_fdre_C_CE)      -0.136     2.957    design_1_i/hw0_0/inst/mem_reg[66][18]
  -------------------------------------------------------------------
                         required time                          2.957    
                         arrival time                          -5.909    
  -------------------------------------------------------------------
                         slack                                 -2.952    

Slack (VIOLATED) :        -2.952ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[66][20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.734ns  (logic 0.694ns (8.974%)  route 7.040ns (91.026%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 3.690 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.825ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.510    -1.825    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/s_axi_aclk
    SLICE_X67Y18         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y18         FDRE (Prop_fdre_C_Q)         0.379    -1.446 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/Q
                         net (fo=12, routed)          0.550    -0.896    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/Arb2AW_Active
    SLICE_X69Y23         LUT2 (Prop_lut2_I0_O)        0.105    -0.791 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/bram_we_a[2]_INST_0/O
                         net (fo=44, routed)          4.463     3.672    design_1_i/hw0_0/inst/ramWe[2]
    SLICE_X27Y188        LUT2 (Prop_lut2_I1_O)        0.105     3.777 r  design_1_i/hw0_0/inst/mem[127][23]_i_2/O
                         net (fo=62, routed)          1.403     5.180    design_1_i/hw0_0/inst/mem[127][23]_i_2_n_0
    SLICE_X3Y198         LUT6 (Prop_lut6_I5_O)        0.105     5.285 r  design_1_i/hw0_0/inst/mem[66][23]_i_1/O
                         net (fo=8, routed)           0.624     5.909    design_1_i/hw0_0/inst/mem[66][23]_i_1_n_0
    SLICE_X2Y194         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[66][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     6.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     7.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547     0.755 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     2.125    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.202 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.488     3.690    design_1_i/hw0_0/inst/ramClk
    SLICE_X2Y194         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[66][20]/C
                         clock pessimism             -0.537     3.153    
                         clock uncertainty           -0.060     3.093    
    SLICE_X2Y194         FDRE (Setup_fdre_C_CE)      -0.136     2.957    design_1_i/hw0_0/inst/mem_reg[66][20]
  -------------------------------------------------------------------
                         required time                          2.957    
                         arrival time                          -5.909    
  -------------------------------------------------------------------
                         slack                                 -2.952    

Slack (VIOLATED) :        -2.799ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[73][19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.548ns  (logic 0.694ns (9.195%)  route 6.854ns (90.805%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 3.689 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.825ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.510    -1.825    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/s_axi_aclk
    SLICE_X67Y18         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y18         FDRE (Prop_fdre_C_Q)         0.379    -1.446 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/Q
                         net (fo=12, routed)          0.550    -0.896    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/Arb2AW_Active
    SLICE_X69Y23         LUT2 (Prop_lut2_I0_O)        0.105    -0.791 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/bram_we_a[2]_INST_0/O
                         net (fo=44, routed)          4.463     3.672    design_1_i/hw0_0/inst/ramWe[2]
    SLICE_X27Y188        LUT2 (Prop_lut2_I1_O)        0.105     3.777 r  design_1_i/hw0_0/inst/mem[127][23]_i_2/O
                         net (fo=62, routed)          1.101     4.878    design_1_i/hw0_0/inst/mem[127][23]_i_2_n_0
    SLICE_X7Y194         LUT6 (Prop_lut6_I5_O)        0.105     4.983 r  design_1_i/hw0_0/inst/mem[73][23]_i_1/O
                         net (fo=8, routed)           0.740     5.723    design_1_i/hw0_0/inst/mem[73][23]_i_1_n_0
    SLICE_X7Y199         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[73][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     6.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     7.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547     0.755 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     2.125    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.202 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.487     3.689    design_1_i/hw0_0/inst/ramClk
    SLICE_X7Y199         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[73][19]/C
                         clock pessimism             -0.537     3.152    
                         clock uncertainty           -0.060     3.092    
    SLICE_X7Y199         FDRE (Setup_fdre_C_CE)      -0.168     2.924    design_1_i/hw0_0/inst/mem_reg[73][19]
  -------------------------------------------------------------------
                         required time                          2.924    
                         arrival time                          -5.723    
  -------------------------------------------------------------------
                         slack                                 -2.799    

Slack (VIOLATED) :        -2.799ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[73][21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.548ns  (logic 0.694ns (9.195%)  route 6.854ns (90.805%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 3.689 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.825ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.510    -1.825    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/s_axi_aclk
    SLICE_X67Y18         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y18         FDRE (Prop_fdre_C_Q)         0.379    -1.446 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/Q
                         net (fo=12, routed)          0.550    -0.896    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/Arb2AW_Active
    SLICE_X69Y23         LUT2 (Prop_lut2_I0_O)        0.105    -0.791 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/bram_we_a[2]_INST_0/O
                         net (fo=44, routed)          4.463     3.672    design_1_i/hw0_0/inst/ramWe[2]
    SLICE_X27Y188        LUT2 (Prop_lut2_I1_O)        0.105     3.777 r  design_1_i/hw0_0/inst/mem[127][23]_i_2/O
                         net (fo=62, routed)          1.101     4.878    design_1_i/hw0_0/inst/mem[127][23]_i_2_n_0
    SLICE_X7Y194         LUT6 (Prop_lut6_I5_O)        0.105     4.983 r  design_1_i/hw0_0/inst/mem[73][23]_i_1/O
                         net (fo=8, routed)           0.740     5.723    design_1_i/hw0_0/inst/mem[73][23]_i_1_n_0
    SLICE_X7Y199         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[73][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     6.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     7.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547     0.755 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     2.125    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.202 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.487     3.689    design_1_i/hw0_0/inst/ramClk
    SLICE_X7Y199         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[73][21]/C
                         clock pessimism             -0.537     3.152    
                         clock uncertainty           -0.060     3.092    
    SLICE_X7Y199         FDRE (Setup_fdre_C_CE)      -0.168     2.924    design_1_i/hw0_0/inst/mem_reg[73][21]
  -------------------------------------------------------------------
                         required time                          2.924    
                         arrival time                          -5.723    
  -------------------------------------------------------------------
                         slack                                 -2.799    

Slack (VIOLATED) :        -2.799ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[73][22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.548ns  (logic 0.694ns (9.195%)  route 6.854ns (90.805%))
  Logic Levels:           3  (LUT2=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.311ns = ( 3.689 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.825ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.510    -1.825    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/s_axi_aclk
    SLICE_X67Y18         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y18         FDRE (Prop_fdre_C_Q)         0.379    -1.446 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/Q
                         net (fo=12, routed)          0.550    -0.896    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/Arb2AW_Active
    SLICE_X69Y23         LUT2 (Prop_lut2_I0_O)        0.105    -0.791 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/bram_we_a[2]_INST_0/O
                         net (fo=44, routed)          4.463     3.672    design_1_i/hw0_0/inst/ramWe[2]
    SLICE_X27Y188        LUT2 (Prop_lut2_I1_O)        0.105     3.777 r  design_1_i/hw0_0/inst/mem[127][23]_i_2/O
                         net (fo=62, routed)          1.101     4.878    design_1_i/hw0_0/inst/mem[127][23]_i_2_n_0
    SLICE_X7Y194         LUT6 (Prop_lut6_I5_O)        0.105     4.983 r  design_1_i/hw0_0/inst/mem[73][23]_i_1/O
                         net (fo=8, routed)           0.740     5.723    design_1_i/hw0_0/inst/mem[73][23]_i_1_n_0
    SLICE_X7Y199         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[73][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     6.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     7.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547     0.755 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     2.125    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.202 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.487     3.689    design_1_i/hw0_0/inst/ramClk
    SLICE_X7Y199         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[73][22]/C
                         clock pessimism             -0.537     3.152    
                         clock uncertainty           -0.060     3.092    
    SLICE_X7Y199         FDRE (Setup_fdre_C_CE)      -0.168     2.924    design_1_i/hw0_0/inst/mem_reg[73][22]
  -------------------------------------------------------------------
                         required time                          2.924    
                         arrival time                          -5.723    
  -------------------------------------------------------------------
                         slack                                 -2.799    

Slack (VIOLATED) :        -2.752ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[159][16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.270ns  (logic 0.717ns (9.862%)  route 6.553ns (90.138%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 3.621 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.825ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.510    -1.825    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/s_axi_aclk
    SLICE_X67Y18         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y18         FDRE (Prop_fdre_C_Q)         0.379    -1.446 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/Q
                         net (fo=12, routed)          0.550    -0.896    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/Arb2AW_Active
    SLICE_X69Y23         LUT2 (Prop_lut2_I0_O)        0.105    -0.791 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/bram_we_a[2]_INST_0/O
                         net (fo=44, routed)          4.429     3.638    design_1_i/hw0_0/inst/ramWe[2]
    SLICE_X29Y190        LUT2 (Prop_lut2_I1_O)        0.105     3.743 r  design_1_i/hw0_0/inst/mem[130][23]_i_2/O
                         net (fo=64, routed)          1.010     4.753    design_1_i/hw0_0/inst/mem[130][23]_i_2_n_0
    SLICE_X20Y195        LUT2 (Prop_lut2_I0_O)        0.128     4.881 r  design_1_i/hw0_0/inst/mem[159][23]_i_1/O
                         net (fo=8, routed)           0.564     5.445    design_1_i/hw0_0/inst/mem[159][23]_i_1_n_0
    SLICE_X18Y197        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[159][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     6.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     7.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547     0.755 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     2.125    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.202 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.419     3.621    design_1_i/hw0_0/inst/ramClk
    SLICE_X18Y197        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[159][16]/C
                         clock pessimism             -0.537     3.084    
                         clock uncertainty           -0.060     3.024    
    SLICE_X18Y197        FDRE (Setup_fdre_C_CE)      -0.331     2.693    design_1_i/hw0_0/inst/mem_reg[159][16]
  -------------------------------------------------------------------
                         required time                          2.693    
                         arrival time                          -5.445    
  -------------------------------------------------------------------
                         slack                                 -2.752    

Slack (VIOLATED) :        -2.752ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[159][17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.270ns  (logic 0.717ns (9.862%)  route 6.553ns (90.138%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 3.621 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.825ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.510    -1.825    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/s_axi_aclk
    SLICE_X67Y18         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y18         FDRE (Prop_fdre_C_Q)         0.379    -1.446 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/Q
                         net (fo=12, routed)          0.550    -0.896    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/Arb2AW_Active
    SLICE_X69Y23         LUT2 (Prop_lut2_I0_O)        0.105    -0.791 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/bram_we_a[2]_INST_0/O
                         net (fo=44, routed)          4.429     3.638    design_1_i/hw0_0/inst/ramWe[2]
    SLICE_X29Y190        LUT2 (Prop_lut2_I1_O)        0.105     3.743 r  design_1_i/hw0_0/inst/mem[130][23]_i_2/O
                         net (fo=64, routed)          1.010     4.753    design_1_i/hw0_0/inst/mem[130][23]_i_2_n_0
    SLICE_X20Y195        LUT2 (Prop_lut2_I0_O)        0.128     4.881 r  design_1_i/hw0_0/inst/mem[159][23]_i_1/O
                         net (fo=8, routed)           0.564     5.445    design_1_i/hw0_0/inst/mem[159][23]_i_1_n_0
    SLICE_X18Y197        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[159][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     6.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     7.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547     0.755 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     2.125    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.202 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.419     3.621    design_1_i/hw0_0/inst/ramClk
    SLICE_X18Y197        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[159][17]/C
                         clock pessimism             -0.537     3.084    
                         clock uncertainty           -0.060     3.024    
    SLICE_X18Y197        FDRE (Setup_fdre_C_CE)      -0.331     2.693    design_1_i/hw0_0/inst/mem_reg[159][17]
  -------------------------------------------------------------------
                         required time                          2.693    
                         arrival time                          -5.445    
  -------------------------------------------------------------------
                         slack                                 -2.752    

Slack (VIOLATED) :        -2.752ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[159][18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.270ns  (logic 0.717ns (9.862%)  route 6.553ns (90.138%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 3.621 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.825ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.510    -1.825    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/s_axi_aclk
    SLICE_X67Y18         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y18         FDRE (Prop_fdre_C_Q)         0.379    -1.446 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/Q
                         net (fo=12, routed)          0.550    -0.896    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/Arb2AW_Active
    SLICE_X69Y23         LUT2 (Prop_lut2_I0_O)        0.105    -0.791 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/bram_we_a[2]_INST_0/O
                         net (fo=44, routed)          4.429     3.638    design_1_i/hw0_0/inst/ramWe[2]
    SLICE_X29Y190        LUT2 (Prop_lut2_I1_O)        0.105     3.743 r  design_1_i/hw0_0/inst/mem[130][23]_i_2/O
                         net (fo=64, routed)          1.010     4.753    design_1_i/hw0_0/inst/mem[130][23]_i_2_n_0
    SLICE_X20Y195        LUT2 (Prop_lut2_I0_O)        0.128     4.881 r  design_1_i/hw0_0/inst/mem[159][23]_i_1/O
                         net (fo=8, routed)           0.564     5.445    design_1_i/hw0_0/inst/mem[159][23]_i_1_n_0
    SLICE_X18Y197        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[159][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     6.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     7.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547     0.755 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     2.125    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.202 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.419     3.621    design_1_i/hw0_0/inst/ramClk
    SLICE_X18Y197        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[159][18]/C
                         clock pessimism             -0.537     3.084    
                         clock uncertainty           -0.060     3.024    
    SLICE_X18Y197        FDRE (Setup_fdre_C_CE)      -0.331     2.693    design_1_i/hw0_0/inst/mem_reg[159][18]
  -------------------------------------------------------------------
                         required time                          2.693    
                         arrival time                          -5.445    
  -------------------------------------------------------------------
                         slack                                 -2.752    

Slack (VIOLATED) :        -2.752ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[159][19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.270ns  (logic 0.717ns (9.862%)  route 6.553ns (90.138%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 3.621 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.825ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.510    -1.825    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/s_axi_aclk
    SLICE_X67Y18         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y18         FDRE (Prop_fdre_C_Q)         0.379    -1.446 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/Q
                         net (fo=12, routed)          0.550    -0.896    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/Arb2AW_Active
    SLICE_X69Y23         LUT2 (Prop_lut2_I0_O)        0.105    -0.791 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/bram_we_a[2]_INST_0/O
                         net (fo=44, routed)          4.429     3.638    design_1_i/hw0_0/inst/ramWe[2]
    SLICE_X29Y190        LUT2 (Prop_lut2_I1_O)        0.105     3.743 r  design_1_i/hw0_0/inst/mem[130][23]_i_2/O
                         net (fo=64, routed)          1.010     4.753    design_1_i/hw0_0/inst/mem[130][23]_i_2_n_0
    SLICE_X20Y195        LUT2 (Prop_lut2_I0_O)        0.128     4.881 r  design_1_i/hw0_0/inst/mem[159][23]_i_1/O
                         net (fo=8, routed)           0.564     5.445    design_1_i/hw0_0/inst/mem[159][23]_i_1_n_0
    SLICE_X18Y197        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[159][19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     6.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     7.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547     0.755 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     2.125    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.202 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.419     3.621    design_1_i/hw0_0/inst/ramClk
    SLICE_X18Y197        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[159][19]/C
                         clock pessimism             -0.537     3.084    
                         clock uncertainty           -0.060     3.024    
    SLICE_X18Y197        FDRE (Setup_fdre_C_CE)      -0.331     2.693    design_1_i/hw0_0/inst/mem_reg[159][19]
  -------------------------------------------------------------------
                         required time                          2.693    
                         arrival time                          -5.445    
  -------------------------------------------------------------------
                         slack                                 -2.752    

Slack (VIOLATED) :        -2.752ns  (required time - arrival time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[159][20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@5.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.270ns  (logic 0.717ns (9.862%)  route 6.553ns (90.138%))
  Logic Levels:           3  (LUT2=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.379ns = ( 3.621 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.825ns
    Clock Pessimism Removal (CPR):    -0.537ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.510    -1.825    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/s_axi_aclk
    SLICE_X67Y18         FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y18         FDRE (Prop_fdre_C_Q)         0.379    -1.446 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_reg/Q
                         net (fo=12, routed)          0.550    -0.896    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/Arb2AW_Active
    SLICE_X69Y23         LUT2 (Prop_lut2_I0_O)        0.105    -0.791 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/bram_we_a[2]_INST_0/O
                         net (fo=44, routed)          4.429     3.638    design_1_i/hw0_0/inst/ramWe[2]
    SLICE_X29Y190        LUT2 (Prop_lut2_I1_O)        0.105     3.743 r  design_1_i/hw0_0/inst/mem[130][23]_i_2/O
                         net (fo=64, routed)          1.010     4.753    design_1_i/hw0_0/inst/mem[130][23]_i_2_n_0
    SLICE_X20Y195        LUT2 (Prop_lut2_I0_O)        0.128     4.881 r  design_1_i/hw0_0/inst/mem[159][23]_i_1/O
                         net (fo=8, routed)           0.564     5.445    design_1_i/hw0_0/inst/mem[159][23]_i_1_n_0
    SLICE_X18Y197        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[159][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     6.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     7.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547     0.755 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371     2.125    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     2.202 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.419     3.621    design_1_i/hw0_0/inst/ramClk
    SLICE_X18Y197        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[159][20]/C
                         clock pessimism             -0.537     3.084    
                         clock uncertainty           -0.060     3.024    
    SLICE_X18Y197        FDRE (Setup_fdre_C_CE)      -0.331     2.693    design_1_i/hw0_0/inst/mem_reg[159][20]
  -------------------------------------------------------------------
                         required time                          2.693    
                         arrival time                          -5.445    
  -------------------------------------------------------------------
                         slack                                 -2.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.544%)  route 0.133ns (48.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.154ns
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.654    -0.220    design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X77Y0          FDRE                                         r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y0          FDRE (Prop_fdre_C_Q)         0.141    -0.079 r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din_reg[8]/Q
                         net (fo=3, routed)           0.133     0.053    design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[7]
    SLICE_X76Y1          SRL16E                                       r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.929     0.154    design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X76Y1          SRL16E                                       r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.358    -0.204    
    SLICE_X76Y1          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183    -0.021    design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.021    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.807%)  route 0.124ns (49.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.127ns
    Source Clock Delay      (SCD):    -0.246ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.628    -0.246    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X57Y9          FDSE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y9          FDSE (Prop_fdse_C_Q)         0.128    -0.118 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[7]/Q
                         net (fo=4, routed)           0.124     0.006    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S117_in
    SLICE_X56Y9          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.902     0.127    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X56Y9          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4/CLK
                         clock pessimism             -0.360    -0.233    
    SLICE_X56Y9          SRL16E (Hold_srl16e_CLK_D)
                                                      0.130    -0.103    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][7]_srl4
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[8].bram_wrdata_int_reg[8]_replica_3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/mem_reg[353][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.800%)  route 0.317ns (69.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.102ns
    Source Clock Delay      (SCD):    -0.273ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.602    -0.273    design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X87Y109        FDRE                                         r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[8].bram_wrdata_int_reg[8]_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.132 r  design_1_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[8].bram_wrdata_int_reg[8]_replica_3/Q
                         net (fo=232, routed)         0.317     0.185    design_1_i/hw0_0/inst/bram_wrdata_a[8]_repN_3_alias
    SLICE_X87Y95         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[353][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.877     0.102    design_1_i/hw0_0/inst/ramClk
    SLICE_X87Y95         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[353][8]/C
                         clock pessimism             -0.099     0.002    
    SLICE_X87Y95         FDRE (Hold_fdre_C_D)         0.072     0.074    design_1_i/hw0_0/inst/mem_reg[353][8]
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.185    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/clr_Status_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/status_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.186ns (75.032%)  route 0.062ns (24.968%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.154ns
    Source Clock Delay      (SCD):    -0.221ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.653    -0.221    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X79Y5          FDRE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/clr_Status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.080 f  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/clr_Status_reg/Q
                         net (fo=2, routed)           0.062    -0.018    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/clr_Status
    SLICE_X78Y5          LUT5 (Prop_lut5_I4_O)        0.045     0.027 r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/status_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.027    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I_n_4
    SLICE_X78Y5          FDRE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/status_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.929     0.154    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X78Y5          FDRE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/status_reg_reg[2]/C
                         clock pessimism             -0.362    -0.208    
    SLICE_X78Y5          FDRE (Hold_fdre_C_D)         0.121    -0.087    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/status_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           0.027    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/clr_Status_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/status_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.186ns (74.432%)  route 0.064ns (25.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.154ns
    Source Clock Delay      (SCD):    -0.221ns
    Clock Pessimism Removal (CPR):    0.362ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.653    -0.221    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X79Y5          FDRE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/clr_Status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.080 f  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/clr_Status_reg/Q
                         net (fo=2, routed)           0.064    -0.016    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/clr_Status
    SLICE_X78Y5          LUT4 (Prop_lut4_I3_O)        0.045     0.029 r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/status_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.029    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I_n_3
    SLICE_X78Y5          FDRE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/status_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.929     0.154    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X78Y5          FDRE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/status_reg_reg[1]/C
                         clock pessimism             -0.362    -0.208    
    SLICE_X78Y5          FDRE (Hold_fdre_C_D)         0.121    -0.087    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/status_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.087    
                         arrival time                           0.029    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.140ns
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.643    -0.231    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X77Y27         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.090 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.055    -0.035    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2[3]
    SLICE_X77Y27         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.915     0.140    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X77Y27         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.371    -0.231    
    SLICE_X77Y27         FDRE (Hold_fdre_C_D)         0.076    -0.155    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.138ns
    Source Clock Delay      (SCD):    -0.234ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.640    -0.234    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X79Y25         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.093 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.055    -0.038    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2[6]
    SLICE_X79Y25         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.913     0.138    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X79Y25         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.372    -0.234    
    SLICE_X79Y25         FDRE (Hold_fdre_C_D)         0.076    -0.158    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[6].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.153ns
    Source Clock Delay      (SCD):    -0.222ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.652    -0.222    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X81Y8          FDRE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.081 r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055    -0.026    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/Q
    SLICE_X81Y8          FDRE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.928     0.153    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X81Y8          FDRE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.375    -0.222    
    SLICE_X81Y8          FDRE (Hold_fdre_C_D)         0.076    -0.146    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.146    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.149ns
    Source Clock Delay      (SCD):    -0.224ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.650    -0.224    design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X75Y12         FDRE                                         r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y12         FDRE (Prop_fdre_C_Q)         0.141    -0.083 r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.055    -0.028    design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/Q
    SLICE_X75Y12         FDRE                                         r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.924     0.149    design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X75Y12         FDRE                                         r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism             -0.373    -0.224    
    SLICE_X75Y12         FDRE (Hold_fdre_C_D)         0.076    -0.148    design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.148    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.140ns
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.643    -0.231    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X77Y27         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y27         FDRE (Prop_fdre_C_Q)         0.141    -0.090 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/Q
                         net (fo=1, routed)           0.055    -0.035    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.s_level_out_bus_d2[0]
    SLICE_X77Y27         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.915     0.140    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X77Y27         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
                         clock pessimism             -0.371    -0.231    
    SLICE_X77Y27         FDRE (Hold_fdre_C_D)         0.075    -0.156    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         5.000       2.830      RAMB36_X0Y0     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         5.000       2.830      RAMB36_X0Y0     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         5.000       2.830      RAMB36_X1Y2     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         5.000       2.830      RAMB36_X1Y2     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         5.000       2.830      RAMB36_X1Y9     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         5.000       2.830      RAMB36_X1Y9     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         5.000       2.830      RAMB36_X1Y7     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         5.000       2.830      RAMB36_X1Y7     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         5.000       2.830      RAMB36_X1Y4     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         5.000       2.830      RAMB36_X1Y4     design_1_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X62Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X62Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X62Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X62Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X62Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X62Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X62Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X62Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X62Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X62Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X62Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X62Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X62Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X62Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X62Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X62Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X62Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X62Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X62Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.500       1.370      SLICE_X62Y11    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_1_0
  To Clock:  clk_out2_design_1_clk_wiz_1_0

Setup :          364  Failing Endpoints,  Worst Slack      -47.851ns,  Total Violation    -1455.427ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.625ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -47.851ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        54.005ns  (logic 34.662ns (64.183%)  route 19.343ns (35.817%))
  Logic Levels:           162  (CARRY4=136 LUT2=1 LUT3=25)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 4.862 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.715ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.620    -1.715    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y62          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     1.660 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.618     2.278    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X13Y154        LUT2 (Prop_lut2_I1_O)        0.105     2.383 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_47/O
                         net (fo=1, routed)           0.000     2.383    design_1_i/hw0_0/inst/cycleEndTime[31]_i_47_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.823 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.823    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32_n_0
    SLICE_X13Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.921 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.921    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23_n_0
    SLICE_X13Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.019 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.019    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.117 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.117    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.333 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_5/CO[0]
                         net (fo=21, routed)          0.707     4.041    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[24]
    SLICE_X15Y154        LUT3 (Prop_lut3_I0_O)        0.309     4.350 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_84/O
                         net (fo=1, routed)           0.000     4.350    design_1_i/hw0_0/inst/cycleEndTime[24]_i_84_n_0
    SLICE_X15Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.807 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.807    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62_n_0
    SLICE_X15Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.905 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.905    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X15Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.003 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.003    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X15Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.101 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.101    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X15Y158        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     5.233 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.793     6.026    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[23]
    SLICE_X12Y154        LUT3 (Prop_lut3_I0_O)        0.275     6.301 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     6.301    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X12Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.745 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.745    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X12Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.845 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.845    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.945 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.945    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X12Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.045 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.045    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X12Y158        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     7.176 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.838     8.014    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[22]
    SLICE_X9Y155         LUT3 (Prop_lut3_I0_O)        0.277     8.291 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_90/O
                         net (fo=1, routed)           0.000     8.291    design_1_i/hw0_0/inst/cycleEndTime[24]_i_90_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.748 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.748    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72_n_0
    SLICE_X9Y156         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.846 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.846    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X9Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.944 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.944    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X9Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.042 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.042    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X9Y159         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     9.174 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.674     9.848    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[21]
    SLICE_X10Y157        LUT3 (Prop_lut3_I0_O)        0.275    10.123 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_93/O
                         net (fo=1, routed)           0.000    10.123    design_1_i/hw0_0/inst/cycleEndTime[24]_i_93_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.567 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.567    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.667 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.667    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.767 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.767    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.867 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.867    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    10.998 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.675    11.672    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[20]
    SLICE_X11Y158        LUT3 (Prop_lut3_I0_O)        0.277    11.949 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    11.949    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X11Y158        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.406 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.406    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X11Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.504 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.504    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X11Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.602 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.602    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X11Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.700 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.700    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X11Y162        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.832 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.797    13.630    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[19]
    SLICE_X15Y159        LUT3 (Prop_lut3_I0_O)        0.275    13.905 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_85/O
                         net (fo=1, routed)           0.000    13.905    design_1_i/hw0_0/inst/cycleEndTime[20]_i_85_n_0
    SLICE_X15Y159        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    14.237 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.237    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67_n_0
    SLICE_X15Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.335 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.335    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X15Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.433 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.433    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X15Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.531 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.531    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X15Y163        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    14.663 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          0.655    15.317    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[18]
    SLICE_X14Y159        LUT3 (Prop_lut3_I0_O)        0.275    15.592 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_90/O
                         net (fo=1, routed)           0.000    15.592    design_1_i/hw0_0/inst/cycleEndTime[20]_i_90_n_0
    SLICE_X14Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    16.036 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.036    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X14Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.136 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.136    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X14Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.236 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.236    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X14Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.336 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.336    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X14Y163        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    16.467 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.694    17.161    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[17]
    SLICE_X13Y159        LUT3 (Prop_lut3_I0_O)        0.277    17.438 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_93/O
                         net (fo=1, routed)           0.000    17.438    design_1_i/hw0_0/inst/cycleEndTime[20]_i_93_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.895 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.993 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.993    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.091 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.091    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X13Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.189 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.189    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X13Y163        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    18.321 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.568    18.889    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[16]
    SLICE_X12Y161        LUT3 (Prop_lut3_I0_O)        0.275    19.164 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_84/O
                         net (fo=1, routed)           0.000    19.164    design_1_i/hw0_0/inst/cycleEndTime[16]_i_84_n_0
    SLICE_X12Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.608 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.608    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62_n_0
    SLICE_X12Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.708 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.708    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X12Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.808 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.808    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X12Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.908 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.908    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X12Y165        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    20.039 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.805    20.844    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[15]
    SLICE_X10Y163        LUT3 (Prop_lut3_I0_O)        0.277    21.121 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_70/O
                         net (fo=1, routed)           0.000    21.121    design_1_i/hw0_0/inst/cycleEndTime[16]_i_70_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    21.565 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.565    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.665 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.665    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.765 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.765    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    21.896 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.682    22.578    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[14]
    SLICE_X9Y162         LUT3 (Prop_lut3_I0_O)        0.277    22.855 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    22.855    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X9Y162         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    23.312 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.312    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X9Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.410 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000    23.410    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X9Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.508 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.508    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X9Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.606 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.606    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X9Y166         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    23.738 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.784    24.522    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[13]
    SLICE_X11Y163        LUT3 (Prop_lut3_I0_O)        0.275    24.797 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_93/O
                         net (fo=1, routed)           0.000    24.797    design_1_i/hw0_0/inst/cycleEndTime[16]_i_93_n_0
    SLICE_X11Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.254 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.254    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77_n_0
    SLICE_X11Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.352 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.352    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X11Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.450 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.450    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X11Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.548 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.548    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X11Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.680 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.775    26.455    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[12]
    SLICE_X13Y164        LUT3 (Prop_lut3_I0_O)        0.275    26.730 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    26.730    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X13Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.187 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    27.187    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X13Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.285 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.285    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X13Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.383 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.383    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X13Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.481 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.481    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X13Y168        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.613 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.732    28.345    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[11]
    SLICE_X16Y166        LUT3 (Prop_lut3_I0_O)        0.275    28.620 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_87/O
                         net (fo=1, routed)           0.000    28.620    design_1_i/hw0_0/inst/cycleEndTime[12]_i_87_n_0
    SLICE_X16Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.077 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.077    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67_n_0
    SLICE_X16Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.175 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.175    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X16Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.273 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.273    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X16Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.371 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.371    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X16Y170        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.503 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.667    30.170    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[10]
    SLICE_X15Y168        LUT3 (Prop_lut3_I0_O)        0.275    30.445 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_90/O
                         net (fo=1, routed)           0.000    30.445    design_1_i/hw0_0/inst/cycleEndTime[12]_i_90_n_0
    SLICE_X15Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.902 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.902    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72_n_0
    SLICE_X15Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.000 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.000    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X15Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.098 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.098    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X15Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.196 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.196    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X15Y172        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.328 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.638    31.966    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[9]
    SLICE_X13Y170        LUT3 (Prop_lut3_I0_O)        0.275    32.241 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_93/O
                         net (fo=1, routed)           0.000    32.241    design_1_i/hw0_0/inst/cycleEndTime[12]_i_93_n_0
    SLICE_X13Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.698 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    32.698    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77_n_0
    SLICE_X13Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.796 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.796    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X13Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.894 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.894    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X13Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.992 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    32.992    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X13Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    33.124 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.850    33.974    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[8]
    SLICE_X10Y168        LUT3 (Prop_lut3_I0_O)        0.275    34.249 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    34.249    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X10Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    34.693 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    34.693    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X10Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.793 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.793    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X10Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.893 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.893    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X10Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.993 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.993    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X10Y172        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    35.124 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.699    35.824    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[7]
    SLICE_X8Y168         LUT3 (Prop_lut3_I0_O)        0.277    36.101 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    36.101    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X8Y168         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    36.545 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    36.545    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X8Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.645 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.645    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X8Y170         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.745 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.745    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X8Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.845 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.845    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X8Y172         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    36.976 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.674    37.650    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[6]
    SLICE_X9Y169         LUT3 (Prop_lut3_I0_O)        0.277    37.927 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_90/O
                         net (fo=1, routed)           0.000    37.927    design_1_i/hw0_0/inst/cycleEndTime[8]_i_90_n_0
    SLICE_X9Y169         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    38.384 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    38.384    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72_n_0
    SLICE_X9Y170         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.482 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    38.482    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X9Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.580 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.580    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X9Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.678 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.678    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X9Y173         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    38.810 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.511    39.321    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[5]
    SLICE_X11Y173        LUT3 (Prop_lut3_I0_O)        0.275    39.596 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_93/O
                         net (fo=1, routed)           0.000    39.596    design_1_i/hw0_0/inst/cycleEndTime[8]_i_93_n_0
    SLICE_X11Y173        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.053 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    40.053    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77_n_0
    SLICE_X11Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.151 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.008    40.159    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X11Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.257 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.257    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X11Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.355 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.355    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X11Y177        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    40.487 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.740    41.227    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[4]
    SLICE_X14Y172        LUT3 (Prop_lut3_I0_O)        0.275    41.502 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_106/O
                         net (fo=1, routed)           0.000    41.502    design_1_i/hw0_0/inst/cycleEndTime[4]_i_106_n_0
    SLICE_X14Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    41.946 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    41.946    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80_n_0
    SLICE_X14Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.046 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.046    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X14Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.146 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.008    42.154    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X14Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.254 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.254    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X14Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    42.385 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.935    43.320    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[3]
    SLICE_X12Y172        LUT3 (Prop_lut3_I0_O)        0.277    43.597 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    43.597    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X12Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    44.041 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    44.041    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X12Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.141 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    44.141    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X12Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.241 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.008    44.249    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X12Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.349 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    44.349    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X12Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    44.480 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          1.071    45.551    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[2]
    SLICE_X14Y167        LUT3 (Prop_lut3_I0_O)        0.277    45.828 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    45.828    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X14Y167        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    46.272 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    46.272    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X14Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.372 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    46.372    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X14Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.472 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    46.472    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X14Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.572 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.572    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X14Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    46.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.741    47.444    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[1]
    SLICE_X12Y167        LUT3 (Prop_lut3_I0_O)        0.277    47.721 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_115/O
                         net (fo=1, routed)           0.000    47.721    design_1_i/hw0_0/inst/cycleEndTime[4]_i_115_n_0
    SLICE_X12Y167        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    48.165 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95/CO[3]
                         net (fo=1, routed)           0.000    48.165    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95_n_0
    SLICE_X12Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.265 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    48.265    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X12Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.365 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    48.365    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X12Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.465 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.465    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X12Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    48.596 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.717    49.312    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[0]
    SLICE_X11Y168        LUT3 (Prop_lut3_I0_O)        0.277    49.589 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    49.589    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X11Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    50.046 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.000    50.046    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X11Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.144 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    50.144    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.242 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.242    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.340 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.340    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X11Y172        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    50.556 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.271    50.827    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X10Y173        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    51.525 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.525    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X10Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.625 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008    51.633    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X10Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.733 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.733    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X10Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.833 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.833    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X10Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.933 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.933    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1_n_0
    SLICE_X10Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.033 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.033    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_1_n_0
    SLICE_X10Y179        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    52.290 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    52.290    design_1_i/hw0_0/inst/cycleEndTime0[31]
    SLICE_X10Y179        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.410     4.862    design_1_i/hw0_0/inst/clk160m
    SLICE_X10Y179        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]/C
                         clock pessimism             -0.463     4.399    
                         clock uncertainty           -0.061     4.338    
    SLICE_X10Y179        FDRE (Setup_fdre_C_D)        0.101     4.439    design_1_i/hw0_0/inst/cycleEndTime_reg[31]
  -------------------------------------------------------------------
                         required time                          4.439    
                         arrival time                         -52.290    
  -------------------------------------------------------------------
                         slack                                -47.851    

Slack (VIOLATED) :        -47.772ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        53.926ns  (logic 34.583ns (64.130%)  route 19.343ns (35.870%))
  Logic Levels:           162  (CARRY4=136 LUT2=1 LUT3=25)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.388ns = ( 4.862 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.715ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.620    -1.715    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y62          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     1.660 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.618     2.278    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X13Y154        LUT2 (Prop_lut2_I1_O)        0.105     2.383 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_47/O
                         net (fo=1, routed)           0.000     2.383    design_1_i/hw0_0/inst/cycleEndTime[31]_i_47_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.823 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.823    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32_n_0
    SLICE_X13Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.921 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.921    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23_n_0
    SLICE_X13Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.019 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.019    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.117 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.117    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.333 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_5/CO[0]
                         net (fo=21, routed)          0.707     4.041    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[24]
    SLICE_X15Y154        LUT3 (Prop_lut3_I0_O)        0.309     4.350 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_84/O
                         net (fo=1, routed)           0.000     4.350    design_1_i/hw0_0/inst/cycleEndTime[24]_i_84_n_0
    SLICE_X15Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.807 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.807    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62_n_0
    SLICE_X15Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.905 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.905    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X15Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.003 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.003    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X15Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.101 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.101    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X15Y158        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     5.233 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.793     6.026    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[23]
    SLICE_X12Y154        LUT3 (Prop_lut3_I0_O)        0.275     6.301 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     6.301    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X12Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.745 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.745    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X12Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.845 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.845    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.945 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.945    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X12Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.045 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.045    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X12Y158        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     7.176 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.838     8.014    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[22]
    SLICE_X9Y155         LUT3 (Prop_lut3_I0_O)        0.277     8.291 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_90/O
                         net (fo=1, routed)           0.000     8.291    design_1_i/hw0_0/inst/cycleEndTime[24]_i_90_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.748 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.748    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72_n_0
    SLICE_X9Y156         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.846 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.846    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X9Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.944 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.944    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X9Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.042 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.042    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X9Y159         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     9.174 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.674     9.848    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[21]
    SLICE_X10Y157        LUT3 (Prop_lut3_I0_O)        0.275    10.123 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_93/O
                         net (fo=1, routed)           0.000    10.123    design_1_i/hw0_0/inst/cycleEndTime[24]_i_93_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.567 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.567    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.667 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.667    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.767 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.767    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.867 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.867    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    10.998 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.675    11.672    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[20]
    SLICE_X11Y158        LUT3 (Prop_lut3_I0_O)        0.277    11.949 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    11.949    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X11Y158        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.406 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.406    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X11Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.504 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.504    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X11Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.602 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.602    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X11Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.700 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.700    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X11Y162        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.832 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.797    13.630    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[19]
    SLICE_X15Y159        LUT3 (Prop_lut3_I0_O)        0.275    13.905 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_85/O
                         net (fo=1, routed)           0.000    13.905    design_1_i/hw0_0/inst/cycleEndTime[20]_i_85_n_0
    SLICE_X15Y159        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    14.237 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.237    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67_n_0
    SLICE_X15Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.335 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.335    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X15Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.433 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.433    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X15Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.531 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.531    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X15Y163        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    14.663 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          0.655    15.317    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[18]
    SLICE_X14Y159        LUT3 (Prop_lut3_I0_O)        0.275    15.592 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_90/O
                         net (fo=1, routed)           0.000    15.592    design_1_i/hw0_0/inst/cycleEndTime[20]_i_90_n_0
    SLICE_X14Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    16.036 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.036    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X14Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.136 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.136    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X14Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.236 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.236    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X14Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.336 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.336    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X14Y163        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    16.467 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.694    17.161    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[17]
    SLICE_X13Y159        LUT3 (Prop_lut3_I0_O)        0.277    17.438 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_93/O
                         net (fo=1, routed)           0.000    17.438    design_1_i/hw0_0/inst/cycleEndTime[20]_i_93_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.895 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.993 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.993    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.091 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.091    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X13Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.189 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.189    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X13Y163        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    18.321 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.568    18.889    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[16]
    SLICE_X12Y161        LUT3 (Prop_lut3_I0_O)        0.275    19.164 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_84/O
                         net (fo=1, routed)           0.000    19.164    design_1_i/hw0_0/inst/cycleEndTime[16]_i_84_n_0
    SLICE_X12Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.608 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.608    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62_n_0
    SLICE_X12Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.708 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.708    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X12Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.808 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.808    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X12Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.908 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.908    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X12Y165        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    20.039 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.805    20.844    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[15]
    SLICE_X10Y163        LUT3 (Prop_lut3_I0_O)        0.277    21.121 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_70/O
                         net (fo=1, routed)           0.000    21.121    design_1_i/hw0_0/inst/cycleEndTime[16]_i_70_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    21.565 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.565    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.665 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.665    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.765 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.765    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    21.896 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.682    22.578    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[14]
    SLICE_X9Y162         LUT3 (Prop_lut3_I0_O)        0.277    22.855 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    22.855    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X9Y162         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    23.312 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.312    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X9Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.410 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000    23.410    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X9Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.508 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.508    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X9Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.606 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.606    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X9Y166         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    23.738 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.784    24.522    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[13]
    SLICE_X11Y163        LUT3 (Prop_lut3_I0_O)        0.275    24.797 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_93/O
                         net (fo=1, routed)           0.000    24.797    design_1_i/hw0_0/inst/cycleEndTime[16]_i_93_n_0
    SLICE_X11Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.254 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.254    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77_n_0
    SLICE_X11Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.352 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.352    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X11Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.450 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.450    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X11Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.548 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.548    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X11Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.680 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.775    26.455    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[12]
    SLICE_X13Y164        LUT3 (Prop_lut3_I0_O)        0.275    26.730 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    26.730    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X13Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.187 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    27.187    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X13Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.285 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.285    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X13Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.383 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.383    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X13Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.481 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.481    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X13Y168        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.613 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.732    28.345    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[11]
    SLICE_X16Y166        LUT3 (Prop_lut3_I0_O)        0.275    28.620 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_87/O
                         net (fo=1, routed)           0.000    28.620    design_1_i/hw0_0/inst/cycleEndTime[12]_i_87_n_0
    SLICE_X16Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.077 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.077    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67_n_0
    SLICE_X16Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.175 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.175    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X16Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.273 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.273    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X16Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.371 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.371    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X16Y170        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.503 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.667    30.170    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[10]
    SLICE_X15Y168        LUT3 (Prop_lut3_I0_O)        0.275    30.445 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_90/O
                         net (fo=1, routed)           0.000    30.445    design_1_i/hw0_0/inst/cycleEndTime[12]_i_90_n_0
    SLICE_X15Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.902 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.902    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72_n_0
    SLICE_X15Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.000 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.000    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X15Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.098 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.098    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X15Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.196 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.196    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X15Y172        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.328 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.638    31.966    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[9]
    SLICE_X13Y170        LUT3 (Prop_lut3_I0_O)        0.275    32.241 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_93/O
                         net (fo=1, routed)           0.000    32.241    design_1_i/hw0_0/inst/cycleEndTime[12]_i_93_n_0
    SLICE_X13Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.698 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    32.698    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77_n_0
    SLICE_X13Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.796 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.796    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X13Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.894 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.894    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X13Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.992 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    32.992    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X13Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    33.124 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.850    33.974    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[8]
    SLICE_X10Y168        LUT3 (Prop_lut3_I0_O)        0.275    34.249 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    34.249    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X10Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    34.693 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    34.693    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X10Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.793 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.793    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X10Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.893 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.893    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X10Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.993 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.993    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X10Y172        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    35.124 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.699    35.824    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[7]
    SLICE_X8Y168         LUT3 (Prop_lut3_I0_O)        0.277    36.101 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    36.101    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X8Y168         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    36.545 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    36.545    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X8Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.645 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.645    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X8Y170         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.745 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.745    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X8Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.845 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.845    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X8Y172         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    36.976 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.674    37.650    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[6]
    SLICE_X9Y169         LUT3 (Prop_lut3_I0_O)        0.277    37.927 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_90/O
                         net (fo=1, routed)           0.000    37.927    design_1_i/hw0_0/inst/cycleEndTime[8]_i_90_n_0
    SLICE_X9Y169         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    38.384 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    38.384    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72_n_0
    SLICE_X9Y170         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.482 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    38.482    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X9Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.580 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.580    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X9Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.678 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.678    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X9Y173         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    38.810 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.511    39.321    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[5]
    SLICE_X11Y173        LUT3 (Prop_lut3_I0_O)        0.275    39.596 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_93/O
                         net (fo=1, routed)           0.000    39.596    design_1_i/hw0_0/inst/cycleEndTime[8]_i_93_n_0
    SLICE_X11Y173        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.053 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    40.053    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77_n_0
    SLICE_X11Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.151 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.008    40.159    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X11Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.257 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.257    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X11Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.355 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.355    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X11Y177        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    40.487 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.740    41.227    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[4]
    SLICE_X14Y172        LUT3 (Prop_lut3_I0_O)        0.275    41.502 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_106/O
                         net (fo=1, routed)           0.000    41.502    design_1_i/hw0_0/inst/cycleEndTime[4]_i_106_n_0
    SLICE_X14Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    41.946 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    41.946    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80_n_0
    SLICE_X14Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.046 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.046    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X14Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.146 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.008    42.154    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X14Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.254 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.254    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X14Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    42.385 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.935    43.320    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[3]
    SLICE_X12Y172        LUT3 (Prop_lut3_I0_O)        0.277    43.597 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    43.597    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X12Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    44.041 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    44.041    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X12Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.141 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    44.141    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X12Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.241 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.008    44.249    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X12Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.349 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    44.349    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X12Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    44.480 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          1.071    45.551    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[2]
    SLICE_X14Y167        LUT3 (Prop_lut3_I0_O)        0.277    45.828 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    45.828    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X14Y167        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    46.272 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    46.272    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X14Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.372 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    46.372    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X14Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.472 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    46.472    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X14Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.572 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.572    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X14Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    46.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.741    47.444    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[1]
    SLICE_X12Y167        LUT3 (Prop_lut3_I0_O)        0.277    47.721 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_115/O
                         net (fo=1, routed)           0.000    47.721    design_1_i/hw0_0/inst/cycleEndTime[4]_i_115_n_0
    SLICE_X12Y167        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    48.165 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95/CO[3]
                         net (fo=1, routed)           0.000    48.165    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95_n_0
    SLICE_X12Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.265 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    48.265    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X12Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.365 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    48.365    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X12Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.465 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.465    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X12Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    48.596 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.717    49.312    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[0]
    SLICE_X11Y168        LUT3 (Prop_lut3_I0_O)        0.277    49.589 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    49.589    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X11Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    50.046 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.000    50.046    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X11Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.144 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    50.144    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.242 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.242    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.340 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.340    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X11Y172        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    50.556 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.271    50.827    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X10Y173        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    51.525 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.525    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X10Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.625 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008    51.633    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X10Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.733 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.733    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X10Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.833 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.833    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X10Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.933 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.933    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1_n_0
    SLICE_X10Y178        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    52.033 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    52.033    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_1_n_0
    SLICE_X10Y179        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    52.211 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    52.211    design_1_i/hw0_0/inst/cycleEndTime0[25]
    SLICE_X10Y179        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.410     4.862    design_1_i/hw0_0/inst/clk160m
    SLICE_X10Y179        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[25]/C
                         clock pessimism             -0.463     4.399    
                         clock uncertainty           -0.061     4.338    
    SLICE_X10Y179        FDRE (Setup_fdre_C_D)        0.101     4.439    design_1_i/hw0_0/inst/cycleEndTime_reg[25]
  -------------------------------------------------------------------
                         required time                          4.439    
                         arrival time                         -52.211    
  -------------------------------------------------------------------
                         slack                                -47.772    

Slack (VIOLATED) :        -47.758ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        53.910ns  (logic 34.567ns (64.119%)  route 19.343ns (35.881%))
  Logic Levels:           161  (CARRY4=135 LUT2=1 LUT3=25)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 4.860 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.715ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.620    -1.715    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y62          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     1.660 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.618     2.278    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X13Y154        LUT2 (Prop_lut2_I1_O)        0.105     2.383 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_47/O
                         net (fo=1, routed)           0.000     2.383    design_1_i/hw0_0/inst/cycleEndTime[31]_i_47_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.823 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.823    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32_n_0
    SLICE_X13Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.921 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.921    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23_n_0
    SLICE_X13Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.019 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.019    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.117 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.117    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.333 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_5/CO[0]
                         net (fo=21, routed)          0.707     4.041    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[24]
    SLICE_X15Y154        LUT3 (Prop_lut3_I0_O)        0.309     4.350 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_84/O
                         net (fo=1, routed)           0.000     4.350    design_1_i/hw0_0/inst/cycleEndTime[24]_i_84_n_0
    SLICE_X15Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.807 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.807    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62_n_0
    SLICE_X15Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.905 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.905    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X15Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.003 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.003    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X15Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.101 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.101    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X15Y158        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     5.233 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.793     6.026    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[23]
    SLICE_X12Y154        LUT3 (Prop_lut3_I0_O)        0.275     6.301 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     6.301    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X12Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.745 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.745    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X12Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.845 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.845    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.945 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.945    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X12Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.045 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.045    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X12Y158        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     7.176 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.838     8.014    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[22]
    SLICE_X9Y155         LUT3 (Prop_lut3_I0_O)        0.277     8.291 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_90/O
                         net (fo=1, routed)           0.000     8.291    design_1_i/hw0_0/inst/cycleEndTime[24]_i_90_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.748 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.748    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72_n_0
    SLICE_X9Y156         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.846 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.846    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X9Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.944 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.944    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X9Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.042 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.042    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X9Y159         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     9.174 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.674     9.848    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[21]
    SLICE_X10Y157        LUT3 (Prop_lut3_I0_O)        0.275    10.123 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_93/O
                         net (fo=1, routed)           0.000    10.123    design_1_i/hw0_0/inst/cycleEndTime[24]_i_93_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.567 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.567    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.667 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.667    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.767 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.767    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.867 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.867    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    10.998 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.675    11.672    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[20]
    SLICE_X11Y158        LUT3 (Prop_lut3_I0_O)        0.277    11.949 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    11.949    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X11Y158        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.406 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.406    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X11Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.504 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.504    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X11Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.602 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.602    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X11Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.700 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.700    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X11Y162        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.832 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.797    13.630    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[19]
    SLICE_X15Y159        LUT3 (Prop_lut3_I0_O)        0.275    13.905 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_85/O
                         net (fo=1, routed)           0.000    13.905    design_1_i/hw0_0/inst/cycleEndTime[20]_i_85_n_0
    SLICE_X15Y159        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    14.237 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.237    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67_n_0
    SLICE_X15Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.335 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.335    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X15Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.433 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.433    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X15Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.531 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.531    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X15Y163        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    14.663 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          0.655    15.317    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[18]
    SLICE_X14Y159        LUT3 (Prop_lut3_I0_O)        0.275    15.592 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_90/O
                         net (fo=1, routed)           0.000    15.592    design_1_i/hw0_0/inst/cycleEndTime[20]_i_90_n_0
    SLICE_X14Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    16.036 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.036    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X14Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.136 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.136    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X14Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.236 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.236    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X14Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.336 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.336    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X14Y163        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    16.467 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.694    17.161    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[17]
    SLICE_X13Y159        LUT3 (Prop_lut3_I0_O)        0.277    17.438 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_93/O
                         net (fo=1, routed)           0.000    17.438    design_1_i/hw0_0/inst/cycleEndTime[20]_i_93_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.895 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.993 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.993    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.091 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.091    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X13Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.189 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.189    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X13Y163        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    18.321 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.568    18.889    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[16]
    SLICE_X12Y161        LUT3 (Prop_lut3_I0_O)        0.275    19.164 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_84/O
                         net (fo=1, routed)           0.000    19.164    design_1_i/hw0_0/inst/cycleEndTime[16]_i_84_n_0
    SLICE_X12Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.608 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.608    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62_n_0
    SLICE_X12Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.708 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.708    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X12Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.808 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.808    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X12Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.908 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.908    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X12Y165        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    20.039 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.805    20.844    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[15]
    SLICE_X10Y163        LUT3 (Prop_lut3_I0_O)        0.277    21.121 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_70/O
                         net (fo=1, routed)           0.000    21.121    design_1_i/hw0_0/inst/cycleEndTime[16]_i_70_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    21.565 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.565    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.665 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.665    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.765 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.765    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    21.896 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.682    22.578    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[14]
    SLICE_X9Y162         LUT3 (Prop_lut3_I0_O)        0.277    22.855 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    22.855    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X9Y162         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    23.312 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.312    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X9Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.410 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000    23.410    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X9Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.508 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.508    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X9Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.606 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.606    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X9Y166         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    23.738 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.784    24.522    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[13]
    SLICE_X11Y163        LUT3 (Prop_lut3_I0_O)        0.275    24.797 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_93/O
                         net (fo=1, routed)           0.000    24.797    design_1_i/hw0_0/inst/cycleEndTime[16]_i_93_n_0
    SLICE_X11Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.254 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.254    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77_n_0
    SLICE_X11Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.352 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.352    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X11Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.450 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.450    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X11Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.548 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.548    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X11Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.680 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.775    26.455    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[12]
    SLICE_X13Y164        LUT3 (Prop_lut3_I0_O)        0.275    26.730 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    26.730    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X13Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.187 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    27.187    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X13Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.285 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.285    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X13Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.383 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.383    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X13Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.481 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.481    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X13Y168        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.613 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.732    28.345    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[11]
    SLICE_X16Y166        LUT3 (Prop_lut3_I0_O)        0.275    28.620 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_87/O
                         net (fo=1, routed)           0.000    28.620    design_1_i/hw0_0/inst/cycleEndTime[12]_i_87_n_0
    SLICE_X16Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.077 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.077    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67_n_0
    SLICE_X16Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.175 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.175    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X16Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.273 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.273    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X16Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.371 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.371    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X16Y170        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.503 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.667    30.170    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[10]
    SLICE_X15Y168        LUT3 (Prop_lut3_I0_O)        0.275    30.445 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_90/O
                         net (fo=1, routed)           0.000    30.445    design_1_i/hw0_0/inst/cycleEndTime[12]_i_90_n_0
    SLICE_X15Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.902 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.902    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72_n_0
    SLICE_X15Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.000 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.000    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X15Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.098 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.098    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X15Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.196 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.196    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X15Y172        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.328 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.638    31.966    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[9]
    SLICE_X13Y170        LUT3 (Prop_lut3_I0_O)        0.275    32.241 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_93/O
                         net (fo=1, routed)           0.000    32.241    design_1_i/hw0_0/inst/cycleEndTime[12]_i_93_n_0
    SLICE_X13Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.698 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    32.698    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77_n_0
    SLICE_X13Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.796 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.796    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X13Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.894 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.894    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X13Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.992 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    32.992    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X13Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    33.124 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.850    33.974    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[8]
    SLICE_X10Y168        LUT3 (Prop_lut3_I0_O)        0.275    34.249 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    34.249    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X10Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    34.693 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    34.693    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X10Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.793 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.793    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X10Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.893 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.893    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X10Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.993 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.993    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X10Y172        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    35.124 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.699    35.824    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[7]
    SLICE_X8Y168         LUT3 (Prop_lut3_I0_O)        0.277    36.101 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    36.101    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X8Y168         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    36.545 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    36.545    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X8Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.645 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.645    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X8Y170         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.745 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.745    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X8Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.845 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.845    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X8Y172         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    36.976 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.674    37.650    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[6]
    SLICE_X9Y169         LUT3 (Prop_lut3_I0_O)        0.277    37.927 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_90/O
                         net (fo=1, routed)           0.000    37.927    design_1_i/hw0_0/inst/cycleEndTime[8]_i_90_n_0
    SLICE_X9Y169         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    38.384 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    38.384    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72_n_0
    SLICE_X9Y170         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.482 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    38.482    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X9Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.580 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.580    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X9Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.678 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.678    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X9Y173         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    38.810 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.511    39.321    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[5]
    SLICE_X11Y173        LUT3 (Prop_lut3_I0_O)        0.275    39.596 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_93/O
                         net (fo=1, routed)           0.000    39.596    design_1_i/hw0_0/inst/cycleEndTime[8]_i_93_n_0
    SLICE_X11Y173        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.053 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    40.053    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77_n_0
    SLICE_X11Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.151 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.008    40.159    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X11Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.257 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.257    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X11Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.355 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.355    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X11Y177        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    40.487 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.740    41.227    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[4]
    SLICE_X14Y172        LUT3 (Prop_lut3_I0_O)        0.275    41.502 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_106/O
                         net (fo=1, routed)           0.000    41.502    design_1_i/hw0_0/inst/cycleEndTime[4]_i_106_n_0
    SLICE_X14Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    41.946 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    41.946    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80_n_0
    SLICE_X14Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.046 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.046    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X14Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.146 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.008    42.154    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X14Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.254 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.254    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X14Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    42.385 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.935    43.320    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[3]
    SLICE_X12Y172        LUT3 (Prop_lut3_I0_O)        0.277    43.597 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    43.597    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X12Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    44.041 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    44.041    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X12Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.141 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    44.141    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X12Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.241 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.008    44.249    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X12Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.349 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    44.349    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X12Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    44.480 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          1.071    45.551    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[2]
    SLICE_X14Y167        LUT3 (Prop_lut3_I0_O)        0.277    45.828 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    45.828    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X14Y167        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    46.272 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    46.272    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X14Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.372 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    46.372    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X14Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.472 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    46.472    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X14Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.572 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.572    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X14Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    46.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.741    47.444    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[1]
    SLICE_X12Y167        LUT3 (Prop_lut3_I0_O)        0.277    47.721 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_115/O
                         net (fo=1, routed)           0.000    47.721    design_1_i/hw0_0/inst/cycleEndTime[4]_i_115_n_0
    SLICE_X12Y167        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    48.165 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95/CO[3]
                         net (fo=1, routed)           0.000    48.165    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95_n_0
    SLICE_X12Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.265 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    48.265    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X12Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.365 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    48.365    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X12Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.465 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.465    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X12Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    48.596 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.717    49.312    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[0]
    SLICE_X11Y168        LUT3 (Prop_lut3_I0_O)        0.277    49.589 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    49.589    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X11Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    50.046 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.000    50.046    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X11Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.144 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    50.144    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.242 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.242    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.340 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.340    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X11Y172        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    50.556 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.271    50.827    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X10Y173        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    51.525 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.525    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X10Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.625 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008    51.633    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X10Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.733 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.733    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X10Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.833 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.833    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X10Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.933 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.933    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1_n_0
    SLICE_X10Y178        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    52.195 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    52.195    design_1_i/hw0_0/inst/cycleEndTime0[24]
    SLICE_X10Y178        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.408     4.860    design_1_i/hw0_0/inst/clk160m
    SLICE_X10Y178        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]/C
                         clock pessimism             -0.463     4.397    
                         clock uncertainty           -0.061     4.336    
    SLICE_X10Y178        FDRE (Setup_fdre_C_D)        0.101     4.437    design_1_i/hw0_0/inst/cycleEndTime_reg[24]
  -------------------------------------------------------------------
                         required time                          4.437    
                         arrival time                         -52.195    
  -------------------------------------------------------------------
                         slack                                -47.758    

Slack (VIOLATED) :        -47.753ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        53.905ns  (logic 34.562ns (64.116%)  route 19.343ns (35.884%))
  Logic Levels:           161  (CARRY4=135 LUT2=1 LUT3=25)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 4.860 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.715ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.620    -1.715    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y62          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     1.660 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.618     2.278    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X13Y154        LUT2 (Prop_lut2_I1_O)        0.105     2.383 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_47/O
                         net (fo=1, routed)           0.000     2.383    design_1_i/hw0_0/inst/cycleEndTime[31]_i_47_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.823 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.823    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32_n_0
    SLICE_X13Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.921 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.921    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23_n_0
    SLICE_X13Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.019 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.019    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.117 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.117    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.333 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_5/CO[0]
                         net (fo=21, routed)          0.707     4.041    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[24]
    SLICE_X15Y154        LUT3 (Prop_lut3_I0_O)        0.309     4.350 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_84/O
                         net (fo=1, routed)           0.000     4.350    design_1_i/hw0_0/inst/cycleEndTime[24]_i_84_n_0
    SLICE_X15Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.807 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.807    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62_n_0
    SLICE_X15Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.905 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.905    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X15Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.003 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.003    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X15Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.101 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.101    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X15Y158        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     5.233 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.793     6.026    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[23]
    SLICE_X12Y154        LUT3 (Prop_lut3_I0_O)        0.275     6.301 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     6.301    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X12Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.745 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.745    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X12Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.845 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.845    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.945 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.945    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X12Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.045 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.045    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X12Y158        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     7.176 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.838     8.014    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[22]
    SLICE_X9Y155         LUT3 (Prop_lut3_I0_O)        0.277     8.291 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_90/O
                         net (fo=1, routed)           0.000     8.291    design_1_i/hw0_0/inst/cycleEndTime[24]_i_90_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.748 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.748    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72_n_0
    SLICE_X9Y156         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.846 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.846    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X9Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.944 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.944    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X9Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.042 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.042    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X9Y159         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     9.174 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.674     9.848    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[21]
    SLICE_X10Y157        LUT3 (Prop_lut3_I0_O)        0.275    10.123 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_93/O
                         net (fo=1, routed)           0.000    10.123    design_1_i/hw0_0/inst/cycleEndTime[24]_i_93_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.567 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.567    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.667 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.667    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.767 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.767    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.867 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.867    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    10.998 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.675    11.672    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[20]
    SLICE_X11Y158        LUT3 (Prop_lut3_I0_O)        0.277    11.949 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    11.949    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X11Y158        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.406 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.406    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X11Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.504 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.504    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X11Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.602 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.602    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X11Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.700 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.700    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X11Y162        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.832 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.797    13.630    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[19]
    SLICE_X15Y159        LUT3 (Prop_lut3_I0_O)        0.275    13.905 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_85/O
                         net (fo=1, routed)           0.000    13.905    design_1_i/hw0_0/inst/cycleEndTime[20]_i_85_n_0
    SLICE_X15Y159        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    14.237 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.237    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67_n_0
    SLICE_X15Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.335 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.335    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X15Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.433 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.433    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X15Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.531 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.531    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X15Y163        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    14.663 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          0.655    15.317    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[18]
    SLICE_X14Y159        LUT3 (Prop_lut3_I0_O)        0.275    15.592 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_90/O
                         net (fo=1, routed)           0.000    15.592    design_1_i/hw0_0/inst/cycleEndTime[20]_i_90_n_0
    SLICE_X14Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    16.036 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.036    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X14Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.136 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.136    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X14Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.236 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.236    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X14Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.336 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.336    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X14Y163        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    16.467 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.694    17.161    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[17]
    SLICE_X13Y159        LUT3 (Prop_lut3_I0_O)        0.277    17.438 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_93/O
                         net (fo=1, routed)           0.000    17.438    design_1_i/hw0_0/inst/cycleEndTime[20]_i_93_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.895 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.993 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.993    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.091 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.091    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X13Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.189 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.189    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X13Y163        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    18.321 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.568    18.889    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[16]
    SLICE_X12Y161        LUT3 (Prop_lut3_I0_O)        0.275    19.164 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_84/O
                         net (fo=1, routed)           0.000    19.164    design_1_i/hw0_0/inst/cycleEndTime[16]_i_84_n_0
    SLICE_X12Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.608 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.608    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62_n_0
    SLICE_X12Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.708 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.708    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X12Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.808 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.808    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X12Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.908 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.908    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X12Y165        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    20.039 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.805    20.844    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[15]
    SLICE_X10Y163        LUT3 (Prop_lut3_I0_O)        0.277    21.121 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_70/O
                         net (fo=1, routed)           0.000    21.121    design_1_i/hw0_0/inst/cycleEndTime[16]_i_70_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    21.565 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.565    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.665 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.665    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.765 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.765    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    21.896 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.682    22.578    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[14]
    SLICE_X9Y162         LUT3 (Prop_lut3_I0_O)        0.277    22.855 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    22.855    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X9Y162         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    23.312 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.312    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X9Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.410 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000    23.410    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X9Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.508 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.508    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X9Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.606 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.606    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X9Y166         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    23.738 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.784    24.522    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[13]
    SLICE_X11Y163        LUT3 (Prop_lut3_I0_O)        0.275    24.797 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_93/O
                         net (fo=1, routed)           0.000    24.797    design_1_i/hw0_0/inst/cycleEndTime[16]_i_93_n_0
    SLICE_X11Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.254 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.254    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77_n_0
    SLICE_X11Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.352 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.352    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X11Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.450 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.450    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X11Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.548 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.548    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X11Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.680 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.775    26.455    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[12]
    SLICE_X13Y164        LUT3 (Prop_lut3_I0_O)        0.275    26.730 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    26.730    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X13Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.187 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    27.187    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X13Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.285 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.285    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X13Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.383 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.383    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X13Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.481 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.481    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X13Y168        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.613 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.732    28.345    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[11]
    SLICE_X16Y166        LUT3 (Prop_lut3_I0_O)        0.275    28.620 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_87/O
                         net (fo=1, routed)           0.000    28.620    design_1_i/hw0_0/inst/cycleEndTime[12]_i_87_n_0
    SLICE_X16Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.077 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.077    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67_n_0
    SLICE_X16Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.175 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.175    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X16Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.273 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.273    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X16Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.371 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.371    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X16Y170        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.503 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.667    30.170    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[10]
    SLICE_X15Y168        LUT3 (Prop_lut3_I0_O)        0.275    30.445 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_90/O
                         net (fo=1, routed)           0.000    30.445    design_1_i/hw0_0/inst/cycleEndTime[12]_i_90_n_0
    SLICE_X15Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.902 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.902    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72_n_0
    SLICE_X15Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.000 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.000    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X15Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.098 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.098    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X15Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.196 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.196    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X15Y172        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.328 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.638    31.966    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[9]
    SLICE_X13Y170        LUT3 (Prop_lut3_I0_O)        0.275    32.241 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_93/O
                         net (fo=1, routed)           0.000    32.241    design_1_i/hw0_0/inst/cycleEndTime[12]_i_93_n_0
    SLICE_X13Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.698 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    32.698    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77_n_0
    SLICE_X13Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.796 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.796    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X13Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.894 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.894    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X13Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.992 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    32.992    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X13Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    33.124 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.850    33.974    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[8]
    SLICE_X10Y168        LUT3 (Prop_lut3_I0_O)        0.275    34.249 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    34.249    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X10Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    34.693 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    34.693    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X10Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.793 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.793    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X10Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.893 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.893    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X10Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.993 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.993    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X10Y172        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    35.124 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.699    35.824    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[7]
    SLICE_X8Y168         LUT3 (Prop_lut3_I0_O)        0.277    36.101 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    36.101    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X8Y168         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    36.545 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    36.545    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X8Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.645 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.645    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X8Y170         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.745 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.745    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X8Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.845 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.845    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X8Y172         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    36.976 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.674    37.650    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[6]
    SLICE_X9Y169         LUT3 (Prop_lut3_I0_O)        0.277    37.927 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_90/O
                         net (fo=1, routed)           0.000    37.927    design_1_i/hw0_0/inst/cycleEndTime[8]_i_90_n_0
    SLICE_X9Y169         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    38.384 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    38.384    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72_n_0
    SLICE_X9Y170         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.482 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    38.482    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X9Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.580 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.580    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X9Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.678 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.678    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X9Y173         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    38.810 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.511    39.321    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[5]
    SLICE_X11Y173        LUT3 (Prop_lut3_I0_O)        0.275    39.596 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_93/O
                         net (fo=1, routed)           0.000    39.596    design_1_i/hw0_0/inst/cycleEndTime[8]_i_93_n_0
    SLICE_X11Y173        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.053 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    40.053    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77_n_0
    SLICE_X11Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.151 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.008    40.159    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X11Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.257 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.257    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X11Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.355 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.355    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X11Y177        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    40.487 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.740    41.227    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[4]
    SLICE_X14Y172        LUT3 (Prop_lut3_I0_O)        0.275    41.502 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_106/O
                         net (fo=1, routed)           0.000    41.502    design_1_i/hw0_0/inst/cycleEndTime[4]_i_106_n_0
    SLICE_X14Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    41.946 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    41.946    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80_n_0
    SLICE_X14Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.046 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.046    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X14Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.146 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.008    42.154    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X14Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.254 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.254    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X14Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    42.385 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.935    43.320    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[3]
    SLICE_X12Y172        LUT3 (Prop_lut3_I0_O)        0.277    43.597 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    43.597    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X12Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    44.041 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    44.041    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X12Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.141 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    44.141    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X12Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.241 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.008    44.249    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X12Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.349 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    44.349    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X12Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    44.480 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          1.071    45.551    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[2]
    SLICE_X14Y167        LUT3 (Prop_lut3_I0_O)        0.277    45.828 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    45.828    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X14Y167        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    46.272 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    46.272    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X14Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.372 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    46.372    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X14Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.472 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    46.472    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X14Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.572 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.572    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X14Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    46.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.741    47.444    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[1]
    SLICE_X12Y167        LUT3 (Prop_lut3_I0_O)        0.277    47.721 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_115/O
                         net (fo=1, routed)           0.000    47.721    design_1_i/hw0_0/inst/cycleEndTime[4]_i_115_n_0
    SLICE_X12Y167        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    48.165 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95/CO[3]
                         net (fo=1, routed)           0.000    48.165    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95_n_0
    SLICE_X12Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.265 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    48.265    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X12Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.365 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    48.365    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X12Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.465 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.465    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X12Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    48.596 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.717    49.312    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[0]
    SLICE_X11Y168        LUT3 (Prop_lut3_I0_O)        0.277    49.589 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    49.589    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X11Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    50.046 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.000    50.046    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X11Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.144 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    50.144    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.242 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.242    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.340 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.340    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X11Y172        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    50.556 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.271    50.827    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X10Y173        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    51.525 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.525    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X10Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.625 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008    51.633    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X10Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.733 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.733    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X10Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.833 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.833    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X10Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.933 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.933    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1_n_0
    SLICE_X10Y178        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    52.190 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    52.190    design_1_i/hw0_0/inst/cycleEndTime0[22]
    SLICE_X10Y178        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.408     4.860    design_1_i/hw0_0/inst/clk160m
    SLICE_X10Y178        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[22]/C
                         clock pessimism             -0.463     4.397    
                         clock uncertainty           -0.061     4.336    
    SLICE_X10Y178        FDRE (Setup_fdre_C_D)        0.101     4.437    design_1_i/hw0_0/inst/cycleEndTime_reg[22]
  -------------------------------------------------------------------
                         required time                          4.437    
                         arrival time                         -52.190    
  -------------------------------------------------------------------
                         slack                                -47.753    

Slack (VIOLATED) :        -47.695ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        53.847ns  (logic 34.504ns (64.077%)  route 19.343ns (35.923%))
  Logic Levels:           161  (CARRY4=135 LUT2=1 LUT3=25)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 4.860 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.715ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.620    -1.715    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y62          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     1.660 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.618     2.278    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X13Y154        LUT2 (Prop_lut2_I1_O)        0.105     2.383 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_47/O
                         net (fo=1, routed)           0.000     2.383    design_1_i/hw0_0/inst/cycleEndTime[31]_i_47_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.823 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.823    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32_n_0
    SLICE_X13Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.921 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.921    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23_n_0
    SLICE_X13Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.019 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.019    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.117 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.117    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.333 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_5/CO[0]
                         net (fo=21, routed)          0.707     4.041    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[24]
    SLICE_X15Y154        LUT3 (Prop_lut3_I0_O)        0.309     4.350 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_84/O
                         net (fo=1, routed)           0.000     4.350    design_1_i/hw0_0/inst/cycleEndTime[24]_i_84_n_0
    SLICE_X15Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.807 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.807    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62_n_0
    SLICE_X15Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.905 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.905    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X15Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.003 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.003    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X15Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.101 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.101    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X15Y158        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     5.233 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.793     6.026    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[23]
    SLICE_X12Y154        LUT3 (Prop_lut3_I0_O)        0.275     6.301 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     6.301    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X12Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.745 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.745    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X12Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.845 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.845    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.945 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.945    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X12Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.045 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.045    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X12Y158        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     7.176 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.838     8.014    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[22]
    SLICE_X9Y155         LUT3 (Prop_lut3_I0_O)        0.277     8.291 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_90/O
                         net (fo=1, routed)           0.000     8.291    design_1_i/hw0_0/inst/cycleEndTime[24]_i_90_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.748 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.748    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72_n_0
    SLICE_X9Y156         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.846 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.846    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X9Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.944 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.944    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X9Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.042 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.042    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X9Y159         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     9.174 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.674     9.848    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[21]
    SLICE_X10Y157        LUT3 (Prop_lut3_I0_O)        0.275    10.123 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_93/O
                         net (fo=1, routed)           0.000    10.123    design_1_i/hw0_0/inst/cycleEndTime[24]_i_93_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.567 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.567    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.667 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.667    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.767 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.767    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.867 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.867    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    10.998 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.675    11.672    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[20]
    SLICE_X11Y158        LUT3 (Prop_lut3_I0_O)        0.277    11.949 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    11.949    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X11Y158        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.406 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.406    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X11Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.504 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.504    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X11Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.602 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.602    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X11Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.700 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.700    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X11Y162        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.832 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.797    13.630    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[19]
    SLICE_X15Y159        LUT3 (Prop_lut3_I0_O)        0.275    13.905 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_85/O
                         net (fo=1, routed)           0.000    13.905    design_1_i/hw0_0/inst/cycleEndTime[20]_i_85_n_0
    SLICE_X15Y159        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    14.237 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.237    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67_n_0
    SLICE_X15Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.335 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.335    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X15Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.433 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.433    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X15Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.531 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.531    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X15Y163        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    14.663 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          0.655    15.317    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[18]
    SLICE_X14Y159        LUT3 (Prop_lut3_I0_O)        0.275    15.592 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_90/O
                         net (fo=1, routed)           0.000    15.592    design_1_i/hw0_0/inst/cycleEndTime[20]_i_90_n_0
    SLICE_X14Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    16.036 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.036    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X14Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.136 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.136    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X14Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.236 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.236    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X14Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.336 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.336    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X14Y163        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    16.467 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.694    17.161    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[17]
    SLICE_X13Y159        LUT3 (Prop_lut3_I0_O)        0.277    17.438 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_93/O
                         net (fo=1, routed)           0.000    17.438    design_1_i/hw0_0/inst/cycleEndTime[20]_i_93_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.895 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.993 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.993    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.091 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.091    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X13Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.189 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.189    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X13Y163        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    18.321 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.568    18.889    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[16]
    SLICE_X12Y161        LUT3 (Prop_lut3_I0_O)        0.275    19.164 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_84/O
                         net (fo=1, routed)           0.000    19.164    design_1_i/hw0_0/inst/cycleEndTime[16]_i_84_n_0
    SLICE_X12Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.608 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.608    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62_n_0
    SLICE_X12Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.708 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.708    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X12Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.808 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.808    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X12Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.908 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.908    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X12Y165        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    20.039 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.805    20.844    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[15]
    SLICE_X10Y163        LUT3 (Prop_lut3_I0_O)        0.277    21.121 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_70/O
                         net (fo=1, routed)           0.000    21.121    design_1_i/hw0_0/inst/cycleEndTime[16]_i_70_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    21.565 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.565    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.665 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.665    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.765 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.765    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    21.896 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.682    22.578    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[14]
    SLICE_X9Y162         LUT3 (Prop_lut3_I0_O)        0.277    22.855 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    22.855    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X9Y162         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    23.312 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.312    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X9Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.410 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000    23.410    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X9Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.508 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.508    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X9Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.606 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.606    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X9Y166         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    23.738 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.784    24.522    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[13]
    SLICE_X11Y163        LUT3 (Prop_lut3_I0_O)        0.275    24.797 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_93/O
                         net (fo=1, routed)           0.000    24.797    design_1_i/hw0_0/inst/cycleEndTime[16]_i_93_n_0
    SLICE_X11Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.254 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.254    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77_n_0
    SLICE_X11Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.352 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.352    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X11Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.450 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.450    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X11Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.548 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.548    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X11Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.680 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.775    26.455    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[12]
    SLICE_X13Y164        LUT3 (Prop_lut3_I0_O)        0.275    26.730 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    26.730    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X13Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.187 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    27.187    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X13Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.285 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.285    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X13Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.383 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.383    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X13Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.481 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.481    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X13Y168        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.613 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.732    28.345    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[11]
    SLICE_X16Y166        LUT3 (Prop_lut3_I0_O)        0.275    28.620 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_87/O
                         net (fo=1, routed)           0.000    28.620    design_1_i/hw0_0/inst/cycleEndTime[12]_i_87_n_0
    SLICE_X16Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.077 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.077    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67_n_0
    SLICE_X16Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.175 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.175    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X16Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.273 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.273    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X16Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.371 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.371    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X16Y170        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.503 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.667    30.170    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[10]
    SLICE_X15Y168        LUT3 (Prop_lut3_I0_O)        0.275    30.445 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_90/O
                         net (fo=1, routed)           0.000    30.445    design_1_i/hw0_0/inst/cycleEndTime[12]_i_90_n_0
    SLICE_X15Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.902 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.902    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72_n_0
    SLICE_X15Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.000 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.000    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X15Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.098 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.098    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X15Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.196 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.196    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X15Y172        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.328 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.638    31.966    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[9]
    SLICE_X13Y170        LUT3 (Prop_lut3_I0_O)        0.275    32.241 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_93/O
                         net (fo=1, routed)           0.000    32.241    design_1_i/hw0_0/inst/cycleEndTime[12]_i_93_n_0
    SLICE_X13Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.698 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    32.698    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77_n_0
    SLICE_X13Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.796 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.796    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X13Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.894 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.894    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X13Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.992 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    32.992    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X13Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    33.124 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.850    33.974    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[8]
    SLICE_X10Y168        LUT3 (Prop_lut3_I0_O)        0.275    34.249 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    34.249    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X10Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    34.693 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    34.693    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X10Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.793 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.793    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X10Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.893 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.893    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X10Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.993 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.993    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X10Y172        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    35.124 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.699    35.824    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[7]
    SLICE_X8Y168         LUT3 (Prop_lut3_I0_O)        0.277    36.101 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    36.101    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X8Y168         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    36.545 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    36.545    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X8Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.645 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.645    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X8Y170         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.745 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.745    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X8Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.845 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.845    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X8Y172         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    36.976 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.674    37.650    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[6]
    SLICE_X9Y169         LUT3 (Prop_lut3_I0_O)        0.277    37.927 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_90/O
                         net (fo=1, routed)           0.000    37.927    design_1_i/hw0_0/inst/cycleEndTime[8]_i_90_n_0
    SLICE_X9Y169         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    38.384 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    38.384    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72_n_0
    SLICE_X9Y170         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.482 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    38.482    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X9Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.580 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.580    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X9Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.678 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.678    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X9Y173         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    38.810 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.511    39.321    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[5]
    SLICE_X11Y173        LUT3 (Prop_lut3_I0_O)        0.275    39.596 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_93/O
                         net (fo=1, routed)           0.000    39.596    design_1_i/hw0_0/inst/cycleEndTime[8]_i_93_n_0
    SLICE_X11Y173        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.053 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    40.053    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77_n_0
    SLICE_X11Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.151 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.008    40.159    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X11Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.257 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.257    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X11Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.355 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.355    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X11Y177        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    40.487 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.740    41.227    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[4]
    SLICE_X14Y172        LUT3 (Prop_lut3_I0_O)        0.275    41.502 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_106/O
                         net (fo=1, routed)           0.000    41.502    design_1_i/hw0_0/inst/cycleEndTime[4]_i_106_n_0
    SLICE_X14Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    41.946 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    41.946    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80_n_0
    SLICE_X14Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.046 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.046    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X14Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.146 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.008    42.154    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X14Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.254 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.254    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X14Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    42.385 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.935    43.320    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[3]
    SLICE_X12Y172        LUT3 (Prop_lut3_I0_O)        0.277    43.597 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    43.597    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X12Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    44.041 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    44.041    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X12Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.141 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    44.141    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X12Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.241 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.008    44.249    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X12Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.349 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    44.349    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X12Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    44.480 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          1.071    45.551    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[2]
    SLICE_X14Y167        LUT3 (Prop_lut3_I0_O)        0.277    45.828 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    45.828    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X14Y167        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    46.272 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    46.272    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X14Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.372 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    46.372    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X14Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.472 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    46.472    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X14Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.572 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.572    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X14Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    46.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.741    47.444    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[1]
    SLICE_X12Y167        LUT3 (Prop_lut3_I0_O)        0.277    47.721 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_115/O
                         net (fo=1, routed)           0.000    47.721    design_1_i/hw0_0/inst/cycleEndTime[4]_i_115_n_0
    SLICE_X12Y167        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    48.165 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95/CO[3]
                         net (fo=1, routed)           0.000    48.165    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95_n_0
    SLICE_X12Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.265 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    48.265    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X12Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.365 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    48.365    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X12Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.465 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.465    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X12Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    48.596 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.717    49.312    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[0]
    SLICE_X11Y168        LUT3 (Prop_lut3_I0_O)        0.277    49.589 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    49.589    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X11Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    50.046 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.000    50.046    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X11Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.144 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    50.144    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.242 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.242    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.340 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.340    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X11Y172        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    50.556 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.271    50.827    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X10Y173        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    51.525 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.525    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X10Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.625 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008    51.633    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X10Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.733 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.733    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X10Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.833 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.833    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X10Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.933 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.933    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1_n_0
    SLICE_X10Y178        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    52.132 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    52.132    design_1_i/hw0_0/inst/cycleEndTime0[23]
    SLICE_X10Y178        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.408     4.860    design_1_i/hw0_0/inst/clk160m
    SLICE_X10Y178        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[23]/C
                         clock pessimism             -0.463     4.397    
                         clock uncertainty           -0.061     4.336    
    SLICE_X10Y178        FDRE (Setup_fdre_C_D)        0.101     4.437    design_1_i/hw0_0/inst/cycleEndTime_reg[23]
  -------------------------------------------------------------------
                         required time                          4.437    
                         arrival time                         -52.132    
  -------------------------------------------------------------------
                         slack                                -47.695    

Slack (VIOLATED) :        -47.674ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        53.826ns  (logic 34.483ns (64.063%)  route 19.343ns (35.937%))
  Logic Levels:           161  (CARRY4=135 LUT2=1 LUT3=25)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 4.860 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.715ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.620    -1.715    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y62          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     1.660 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.618     2.278    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X13Y154        LUT2 (Prop_lut2_I1_O)        0.105     2.383 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_47/O
                         net (fo=1, routed)           0.000     2.383    design_1_i/hw0_0/inst/cycleEndTime[31]_i_47_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.823 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.823    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32_n_0
    SLICE_X13Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.921 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.921    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23_n_0
    SLICE_X13Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.019 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.019    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.117 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.117    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.333 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_5/CO[0]
                         net (fo=21, routed)          0.707     4.041    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[24]
    SLICE_X15Y154        LUT3 (Prop_lut3_I0_O)        0.309     4.350 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_84/O
                         net (fo=1, routed)           0.000     4.350    design_1_i/hw0_0/inst/cycleEndTime[24]_i_84_n_0
    SLICE_X15Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.807 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.807    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62_n_0
    SLICE_X15Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.905 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.905    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X15Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.003 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.003    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X15Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.101 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.101    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X15Y158        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     5.233 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.793     6.026    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[23]
    SLICE_X12Y154        LUT3 (Prop_lut3_I0_O)        0.275     6.301 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     6.301    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X12Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.745 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.745    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X12Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.845 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.845    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.945 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.945    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X12Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.045 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.045    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X12Y158        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     7.176 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.838     8.014    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[22]
    SLICE_X9Y155         LUT3 (Prop_lut3_I0_O)        0.277     8.291 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_90/O
                         net (fo=1, routed)           0.000     8.291    design_1_i/hw0_0/inst/cycleEndTime[24]_i_90_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.748 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.748    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72_n_0
    SLICE_X9Y156         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.846 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.846    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X9Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.944 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.944    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X9Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.042 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.042    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X9Y159         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     9.174 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.674     9.848    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[21]
    SLICE_X10Y157        LUT3 (Prop_lut3_I0_O)        0.275    10.123 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_93/O
                         net (fo=1, routed)           0.000    10.123    design_1_i/hw0_0/inst/cycleEndTime[24]_i_93_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.567 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.567    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.667 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.667    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.767 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.767    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.867 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.867    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    10.998 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.675    11.672    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[20]
    SLICE_X11Y158        LUT3 (Prop_lut3_I0_O)        0.277    11.949 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    11.949    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X11Y158        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.406 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.406    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X11Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.504 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.504    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X11Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.602 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.602    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X11Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.700 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.700    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X11Y162        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.832 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.797    13.630    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[19]
    SLICE_X15Y159        LUT3 (Prop_lut3_I0_O)        0.275    13.905 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_85/O
                         net (fo=1, routed)           0.000    13.905    design_1_i/hw0_0/inst/cycleEndTime[20]_i_85_n_0
    SLICE_X15Y159        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    14.237 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.237    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67_n_0
    SLICE_X15Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.335 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.335    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X15Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.433 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.433    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X15Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.531 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.531    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X15Y163        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    14.663 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          0.655    15.317    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[18]
    SLICE_X14Y159        LUT3 (Prop_lut3_I0_O)        0.275    15.592 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_90/O
                         net (fo=1, routed)           0.000    15.592    design_1_i/hw0_0/inst/cycleEndTime[20]_i_90_n_0
    SLICE_X14Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    16.036 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.036    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X14Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.136 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.136    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X14Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.236 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.236    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X14Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.336 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.336    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X14Y163        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    16.467 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.694    17.161    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[17]
    SLICE_X13Y159        LUT3 (Prop_lut3_I0_O)        0.277    17.438 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_93/O
                         net (fo=1, routed)           0.000    17.438    design_1_i/hw0_0/inst/cycleEndTime[20]_i_93_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.895 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.993 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.993    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.091 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.091    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X13Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.189 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.189    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X13Y163        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    18.321 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.568    18.889    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[16]
    SLICE_X12Y161        LUT3 (Prop_lut3_I0_O)        0.275    19.164 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_84/O
                         net (fo=1, routed)           0.000    19.164    design_1_i/hw0_0/inst/cycleEndTime[16]_i_84_n_0
    SLICE_X12Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.608 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.608    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62_n_0
    SLICE_X12Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.708 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.708    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X12Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.808 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.808    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X12Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.908 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.908    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X12Y165        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    20.039 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.805    20.844    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[15]
    SLICE_X10Y163        LUT3 (Prop_lut3_I0_O)        0.277    21.121 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_70/O
                         net (fo=1, routed)           0.000    21.121    design_1_i/hw0_0/inst/cycleEndTime[16]_i_70_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    21.565 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.565    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.665 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.665    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.765 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.765    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    21.896 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.682    22.578    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[14]
    SLICE_X9Y162         LUT3 (Prop_lut3_I0_O)        0.277    22.855 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    22.855    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X9Y162         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    23.312 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.312    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X9Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.410 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000    23.410    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X9Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.508 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.508    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X9Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.606 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.606    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X9Y166         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    23.738 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.784    24.522    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[13]
    SLICE_X11Y163        LUT3 (Prop_lut3_I0_O)        0.275    24.797 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_93/O
                         net (fo=1, routed)           0.000    24.797    design_1_i/hw0_0/inst/cycleEndTime[16]_i_93_n_0
    SLICE_X11Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.254 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.254    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77_n_0
    SLICE_X11Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.352 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.352    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X11Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.450 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.450    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X11Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.548 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.548    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X11Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.680 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.775    26.455    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[12]
    SLICE_X13Y164        LUT3 (Prop_lut3_I0_O)        0.275    26.730 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    26.730    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X13Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.187 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    27.187    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X13Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.285 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.285    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X13Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.383 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.383    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X13Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.481 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.481    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X13Y168        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.613 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.732    28.345    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[11]
    SLICE_X16Y166        LUT3 (Prop_lut3_I0_O)        0.275    28.620 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_87/O
                         net (fo=1, routed)           0.000    28.620    design_1_i/hw0_0/inst/cycleEndTime[12]_i_87_n_0
    SLICE_X16Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.077 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.077    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67_n_0
    SLICE_X16Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.175 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.175    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X16Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.273 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.273    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X16Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.371 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.371    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X16Y170        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.503 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.667    30.170    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[10]
    SLICE_X15Y168        LUT3 (Prop_lut3_I0_O)        0.275    30.445 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_90/O
                         net (fo=1, routed)           0.000    30.445    design_1_i/hw0_0/inst/cycleEndTime[12]_i_90_n_0
    SLICE_X15Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.902 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.902    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72_n_0
    SLICE_X15Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.000 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.000    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X15Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.098 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.098    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X15Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.196 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.196    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X15Y172        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.328 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.638    31.966    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[9]
    SLICE_X13Y170        LUT3 (Prop_lut3_I0_O)        0.275    32.241 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_93/O
                         net (fo=1, routed)           0.000    32.241    design_1_i/hw0_0/inst/cycleEndTime[12]_i_93_n_0
    SLICE_X13Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.698 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    32.698    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77_n_0
    SLICE_X13Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.796 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.796    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X13Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.894 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.894    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X13Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.992 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    32.992    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X13Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    33.124 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.850    33.974    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[8]
    SLICE_X10Y168        LUT3 (Prop_lut3_I0_O)        0.275    34.249 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    34.249    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X10Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    34.693 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    34.693    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X10Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.793 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.793    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X10Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.893 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.893    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X10Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.993 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.993    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X10Y172        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    35.124 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.699    35.824    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[7]
    SLICE_X8Y168         LUT3 (Prop_lut3_I0_O)        0.277    36.101 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    36.101    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X8Y168         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    36.545 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    36.545    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X8Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.645 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.645    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X8Y170         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.745 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.745    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X8Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.845 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.845    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X8Y172         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    36.976 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.674    37.650    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[6]
    SLICE_X9Y169         LUT3 (Prop_lut3_I0_O)        0.277    37.927 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_90/O
                         net (fo=1, routed)           0.000    37.927    design_1_i/hw0_0/inst/cycleEndTime[8]_i_90_n_0
    SLICE_X9Y169         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    38.384 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    38.384    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72_n_0
    SLICE_X9Y170         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.482 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    38.482    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X9Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.580 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.580    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X9Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.678 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.678    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X9Y173         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    38.810 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.511    39.321    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[5]
    SLICE_X11Y173        LUT3 (Prop_lut3_I0_O)        0.275    39.596 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_93/O
                         net (fo=1, routed)           0.000    39.596    design_1_i/hw0_0/inst/cycleEndTime[8]_i_93_n_0
    SLICE_X11Y173        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.053 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    40.053    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77_n_0
    SLICE_X11Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.151 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.008    40.159    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X11Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.257 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.257    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X11Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.355 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.355    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X11Y177        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    40.487 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.740    41.227    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[4]
    SLICE_X14Y172        LUT3 (Prop_lut3_I0_O)        0.275    41.502 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_106/O
                         net (fo=1, routed)           0.000    41.502    design_1_i/hw0_0/inst/cycleEndTime[4]_i_106_n_0
    SLICE_X14Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    41.946 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    41.946    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80_n_0
    SLICE_X14Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.046 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.046    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X14Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.146 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.008    42.154    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X14Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.254 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.254    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X14Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    42.385 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.935    43.320    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[3]
    SLICE_X12Y172        LUT3 (Prop_lut3_I0_O)        0.277    43.597 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    43.597    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X12Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    44.041 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    44.041    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X12Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.141 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    44.141    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X12Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.241 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.008    44.249    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X12Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.349 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    44.349    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X12Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    44.480 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          1.071    45.551    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[2]
    SLICE_X14Y167        LUT3 (Prop_lut3_I0_O)        0.277    45.828 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    45.828    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X14Y167        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    46.272 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    46.272    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X14Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.372 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    46.372    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X14Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.472 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    46.472    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X14Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.572 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.572    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X14Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    46.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.741    47.444    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[1]
    SLICE_X12Y167        LUT3 (Prop_lut3_I0_O)        0.277    47.721 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_115/O
                         net (fo=1, routed)           0.000    47.721    design_1_i/hw0_0/inst/cycleEndTime[4]_i_115_n_0
    SLICE_X12Y167        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    48.165 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95/CO[3]
                         net (fo=1, routed)           0.000    48.165    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95_n_0
    SLICE_X12Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.265 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    48.265    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X12Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.365 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    48.365    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X12Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.465 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.465    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X12Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    48.596 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.717    49.312    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[0]
    SLICE_X11Y168        LUT3 (Prop_lut3_I0_O)        0.277    49.589 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    49.589    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X11Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    50.046 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.000    50.046    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X11Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.144 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    50.144    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.242 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.242    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.340 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.340    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X11Y172        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    50.556 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.271    50.827    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X10Y173        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    51.525 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.525    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X10Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.625 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008    51.633    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X10Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.733 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.733    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X10Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.833 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.833    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X10Y177        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.933 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.933    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1_n_0
    SLICE_X10Y178        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    52.111 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    52.111    design_1_i/hw0_0/inst/cycleEndTime0[21]
    SLICE_X10Y178        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.408     4.860    design_1_i/hw0_0/inst/clk160m
    SLICE_X10Y178        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[21]/C
                         clock pessimism             -0.463     4.397    
                         clock uncertainty           -0.061     4.336    
    SLICE_X10Y178        FDRE (Setup_fdre_C_D)        0.101     4.437    design_1_i/hw0_0/inst/cycleEndTime_reg[21]
  -------------------------------------------------------------------
                         required time                          4.437    
                         arrival time                         -52.111    
  -------------------------------------------------------------------
                         slack                                -47.674    

Slack (VIOLATED) :        -47.658ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        53.810ns  (logic 34.467ns (64.053%)  route 19.343ns (35.947%))
  Logic Levels:           160  (CARRY4=134 LUT2=1 LUT3=25)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 4.860 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.715ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.620    -1.715    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y62          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     1.660 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.618     2.278    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X13Y154        LUT2 (Prop_lut2_I1_O)        0.105     2.383 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_47/O
                         net (fo=1, routed)           0.000     2.383    design_1_i/hw0_0/inst/cycleEndTime[31]_i_47_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.823 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.823    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32_n_0
    SLICE_X13Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.921 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.921    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23_n_0
    SLICE_X13Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.019 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.019    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.117 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.117    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.333 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_5/CO[0]
                         net (fo=21, routed)          0.707     4.041    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[24]
    SLICE_X15Y154        LUT3 (Prop_lut3_I0_O)        0.309     4.350 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_84/O
                         net (fo=1, routed)           0.000     4.350    design_1_i/hw0_0/inst/cycleEndTime[24]_i_84_n_0
    SLICE_X15Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.807 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.807    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62_n_0
    SLICE_X15Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.905 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.905    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X15Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.003 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.003    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X15Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.101 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.101    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X15Y158        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     5.233 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.793     6.026    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[23]
    SLICE_X12Y154        LUT3 (Prop_lut3_I0_O)        0.275     6.301 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     6.301    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X12Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.745 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.745    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X12Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.845 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.845    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.945 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.945    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X12Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.045 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.045    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X12Y158        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     7.176 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.838     8.014    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[22]
    SLICE_X9Y155         LUT3 (Prop_lut3_I0_O)        0.277     8.291 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_90/O
                         net (fo=1, routed)           0.000     8.291    design_1_i/hw0_0/inst/cycleEndTime[24]_i_90_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.748 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.748    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72_n_0
    SLICE_X9Y156         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.846 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.846    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X9Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.944 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.944    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X9Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.042 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.042    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X9Y159         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     9.174 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.674     9.848    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[21]
    SLICE_X10Y157        LUT3 (Prop_lut3_I0_O)        0.275    10.123 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_93/O
                         net (fo=1, routed)           0.000    10.123    design_1_i/hw0_0/inst/cycleEndTime[24]_i_93_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.567 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.567    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.667 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.667    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.767 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.767    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.867 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.867    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    10.998 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.675    11.672    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[20]
    SLICE_X11Y158        LUT3 (Prop_lut3_I0_O)        0.277    11.949 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    11.949    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X11Y158        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.406 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.406    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X11Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.504 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.504    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X11Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.602 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.602    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X11Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.700 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.700    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X11Y162        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.832 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.797    13.630    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[19]
    SLICE_X15Y159        LUT3 (Prop_lut3_I0_O)        0.275    13.905 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_85/O
                         net (fo=1, routed)           0.000    13.905    design_1_i/hw0_0/inst/cycleEndTime[20]_i_85_n_0
    SLICE_X15Y159        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    14.237 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.237    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67_n_0
    SLICE_X15Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.335 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.335    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X15Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.433 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.433    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X15Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.531 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.531    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X15Y163        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    14.663 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          0.655    15.317    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[18]
    SLICE_X14Y159        LUT3 (Prop_lut3_I0_O)        0.275    15.592 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_90/O
                         net (fo=1, routed)           0.000    15.592    design_1_i/hw0_0/inst/cycleEndTime[20]_i_90_n_0
    SLICE_X14Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    16.036 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.036    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X14Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.136 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.136    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X14Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.236 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.236    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X14Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.336 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.336    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X14Y163        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    16.467 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.694    17.161    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[17]
    SLICE_X13Y159        LUT3 (Prop_lut3_I0_O)        0.277    17.438 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_93/O
                         net (fo=1, routed)           0.000    17.438    design_1_i/hw0_0/inst/cycleEndTime[20]_i_93_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.895 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.993 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.993    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.091 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.091    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X13Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.189 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.189    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X13Y163        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    18.321 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.568    18.889    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[16]
    SLICE_X12Y161        LUT3 (Prop_lut3_I0_O)        0.275    19.164 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_84/O
                         net (fo=1, routed)           0.000    19.164    design_1_i/hw0_0/inst/cycleEndTime[16]_i_84_n_0
    SLICE_X12Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.608 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.608    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62_n_0
    SLICE_X12Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.708 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.708    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X12Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.808 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.808    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X12Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.908 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.908    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X12Y165        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    20.039 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.805    20.844    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[15]
    SLICE_X10Y163        LUT3 (Prop_lut3_I0_O)        0.277    21.121 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_70/O
                         net (fo=1, routed)           0.000    21.121    design_1_i/hw0_0/inst/cycleEndTime[16]_i_70_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    21.565 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.565    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.665 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.665    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.765 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.765    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    21.896 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.682    22.578    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[14]
    SLICE_X9Y162         LUT3 (Prop_lut3_I0_O)        0.277    22.855 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    22.855    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X9Y162         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    23.312 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.312    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X9Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.410 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000    23.410    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X9Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.508 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.508    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X9Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.606 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.606    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X9Y166         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    23.738 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.784    24.522    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[13]
    SLICE_X11Y163        LUT3 (Prop_lut3_I0_O)        0.275    24.797 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_93/O
                         net (fo=1, routed)           0.000    24.797    design_1_i/hw0_0/inst/cycleEndTime[16]_i_93_n_0
    SLICE_X11Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.254 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.254    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77_n_0
    SLICE_X11Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.352 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.352    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X11Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.450 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.450    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X11Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.548 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.548    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X11Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.680 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.775    26.455    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[12]
    SLICE_X13Y164        LUT3 (Prop_lut3_I0_O)        0.275    26.730 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    26.730    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X13Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.187 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    27.187    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X13Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.285 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.285    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X13Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.383 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.383    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X13Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.481 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.481    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X13Y168        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.613 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.732    28.345    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[11]
    SLICE_X16Y166        LUT3 (Prop_lut3_I0_O)        0.275    28.620 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_87/O
                         net (fo=1, routed)           0.000    28.620    design_1_i/hw0_0/inst/cycleEndTime[12]_i_87_n_0
    SLICE_X16Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.077 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.077    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67_n_0
    SLICE_X16Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.175 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.175    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X16Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.273 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.273    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X16Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.371 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.371    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X16Y170        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.503 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.667    30.170    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[10]
    SLICE_X15Y168        LUT3 (Prop_lut3_I0_O)        0.275    30.445 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_90/O
                         net (fo=1, routed)           0.000    30.445    design_1_i/hw0_0/inst/cycleEndTime[12]_i_90_n_0
    SLICE_X15Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.902 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.902    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72_n_0
    SLICE_X15Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.000 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.000    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X15Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.098 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.098    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X15Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.196 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.196    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X15Y172        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.328 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.638    31.966    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[9]
    SLICE_X13Y170        LUT3 (Prop_lut3_I0_O)        0.275    32.241 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_93/O
                         net (fo=1, routed)           0.000    32.241    design_1_i/hw0_0/inst/cycleEndTime[12]_i_93_n_0
    SLICE_X13Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.698 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    32.698    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77_n_0
    SLICE_X13Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.796 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.796    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X13Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.894 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.894    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X13Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.992 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    32.992    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X13Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    33.124 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.850    33.974    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[8]
    SLICE_X10Y168        LUT3 (Prop_lut3_I0_O)        0.275    34.249 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    34.249    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X10Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    34.693 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    34.693    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X10Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.793 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.793    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X10Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.893 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.893    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X10Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.993 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.993    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X10Y172        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    35.124 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.699    35.824    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[7]
    SLICE_X8Y168         LUT3 (Prop_lut3_I0_O)        0.277    36.101 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    36.101    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X8Y168         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    36.545 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    36.545    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X8Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.645 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.645    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X8Y170         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.745 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.745    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X8Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.845 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.845    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X8Y172         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    36.976 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.674    37.650    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[6]
    SLICE_X9Y169         LUT3 (Prop_lut3_I0_O)        0.277    37.927 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_90/O
                         net (fo=1, routed)           0.000    37.927    design_1_i/hw0_0/inst/cycleEndTime[8]_i_90_n_0
    SLICE_X9Y169         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    38.384 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    38.384    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72_n_0
    SLICE_X9Y170         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.482 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    38.482    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X9Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.580 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.580    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X9Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.678 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.678    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X9Y173         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    38.810 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.511    39.321    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[5]
    SLICE_X11Y173        LUT3 (Prop_lut3_I0_O)        0.275    39.596 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_93/O
                         net (fo=1, routed)           0.000    39.596    design_1_i/hw0_0/inst/cycleEndTime[8]_i_93_n_0
    SLICE_X11Y173        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.053 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    40.053    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77_n_0
    SLICE_X11Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.151 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.008    40.159    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X11Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.257 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.257    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X11Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.355 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.355    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X11Y177        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    40.487 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.740    41.227    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[4]
    SLICE_X14Y172        LUT3 (Prop_lut3_I0_O)        0.275    41.502 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_106/O
                         net (fo=1, routed)           0.000    41.502    design_1_i/hw0_0/inst/cycleEndTime[4]_i_106_n_0
    SLICE_X14Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    41.946 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    41.946    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80_n_0
    SLICE_X14Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.046 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.046    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X14Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.146 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.008    42.154    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X14Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.254 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.254    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X14Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    42.385 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.935    43.320    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[3]
    SLICE_X12Y172        LUT3 (Prop_lut3_I0_O)        0.277    43.597 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    43.597    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X12Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    44.041 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    44.041    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X12Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.141 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    44.141    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X12Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.241 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.008    44.249    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X12Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.349 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    44.349    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X12Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    44.480 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          1.071    45.551    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[2]
    SLICE_X14Y167        LUT3 (Prop_lut3_I0_O)        0.277    45.828 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    45.828    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X14Y167        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    46.272 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    46.272    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X14Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.372 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    46.372    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X14Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.472 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    46.472    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X14Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.572 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.572    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X14Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    46.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.741    47.444    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[1]
    SLICE_X12Y167        LUT3 (Prop_lut3_I0_O)        0.277    47.721 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_115/O
                         net (fo=1, routed)           0.000    47.721    design_1_i/hw0_0/inst/cycleEndTime[4]_i_115_n_0
    SLICE_X12Y167        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    48.165 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95/CO[3]
                         net (fo=1, routed)           0.000    48.165    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95_n_0
    SLICE_X12Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.265 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    48.265    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X12Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.365 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    48.365    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X12Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.465 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.465    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X12Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    48.596 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.717    49.312    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[0]
    SLICE_X11Y168        LUT3 (Prop_lut3_I0_O)        0.277    49.589 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    49.589    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X11Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    50.046 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.000    50.046    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X11Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.144 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    50.144    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.242 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.242    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.340 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.340    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X11Y172        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    50.556 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.271    50.827    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X10Y173        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    51.525 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.525    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X10Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.625 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008    51.633    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X10Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.733 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.733    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X10Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.833 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.833    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X10Y177        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    52.095 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    52.095    design_1_i/hw0_0/inst/cycleEndTime0[20]
    SLICE_X10Y177        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.408     4.860    design_1_i/hw0_0/inst/clk160m
    SLICE_X10Y177        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]/C
                         clock pessimism             -0.463     4.397    
                         clock uncertainty           -0.061     4.336    
    SLICE_X10Y177        FDRE (Setup_fdre_C_D)        0.101     4.437    design_1_i/hw0_0/inst/cycleEndTime_reg[20]
  -------------------------------------------------------------------
                         required time                          4.437    
                         arrival time                         -52.095    
  -------------------------------------------------------------------
                         slack                                -47.658    

Slack (VIOLATED) :        -47.653ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        53.805ns  (logic 34.462ns (64.049%)  route 19.343ns (35.951%))
  Logic Levels:           160  (CARRY4=134 LUT2=1 LUT3=25)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 4.860 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.715ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.620    -1.715    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y62          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     1.660 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.618     2.278    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X13Y154        LUT2 (Prop_lut2_I1_O)        0.105     2.383 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_47/O
                         net (fo=1, routed)           0.000     2.383    design_1_i/hw0_0/inst/cycleEndTime[31]_i_47_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.823 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.823    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32_n_0
    SLICE_X13Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.921 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.921    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23_n_0
    SLICE_X13Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.019 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.019    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.117 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.117    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.333 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_5/CO[0]
                         net (fo=21, routed)          0.707     4.041    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[24]
    SLICE_X15Y154        LUT3 (Prop_lut3_I0_O)        0.309     4.350 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_84/O
                         net (fo=1, routed)           0.000     4.350    design_1_i/hw0_0/inst/cycleEndTime[24]_i_84_n_0
    SLICE_X15Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.807 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.807    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62_n_0
    SLICE_X15Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.905 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.905    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X15Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.003 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.003    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X15Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.101 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.101    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X15Y158        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     5.233 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.793     6.026    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[23]
    SLICE_X12Y154        LUT3 (Prop_lut3_I0_O)        0.275     6.301 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     6.301    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X12Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.745 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.745    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X12Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.845 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.845    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.945 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.945    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X12Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.045 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.045    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X12Y158        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     7.176 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.838     8.014    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[22]
    SLICE_X9Y155         LUT3 (Prop_lut3_I0_O)        0.277     8.291 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_90/O
                         net (fo=1, routed)           0.000     8.291    design_1_i/hw0_0/inst/cycleEndTime[24]_i_90_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.748 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.748    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72_n_0
    SLICE_X9Y156         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.846 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.846    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X9Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.944 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.944    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X9Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.042 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.042    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X9Y159         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     9.174 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.674     9.848    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[21]
    SLICE_X10Y157        LUT3 (Prop_lut3_I0_O)        0.275    10.123 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_93/O
                         net (fo=1, routed)           0.000    10.123    design_1_i/hw0_0/inst/cycleEndTime[24]_i_93_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.567 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.567    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.667 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.667    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.767 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.767    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.867 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.867    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    10.998 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.675    11.672    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[20]
    SLICE_X11Y158        LUT3 (Prop_lut3_I0_O)        0.277    11.949 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    11.949    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X11Y158        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.406 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.406    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X11Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.504 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.504    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X11Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.602 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.602    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X11Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.700 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.700    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X11Y162        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.832 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.797    13.630    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[19]
    SLICE_X15Y159        LUT3 (Prop_lut3_I0_O)        0.275    13.905 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_85/O
                         net (fo=1, routed)           0.000    13.905    design_1_i/hw0_0/inst/cycleEndTime[20]_i_85_n_0
    SLICE_X15Y159        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    14.237 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.237    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67_n_0
    SLICE_X15Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.335 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.335    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X15Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.433 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.433    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X15Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.531 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.531    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X15Y163        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    14.663 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          0.655    15.317    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[18]
    SLICE_X14Y159        LUT3 (Prop_lut3_I0_O)        0.275    15.592 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_90/O
                         net (fo=1, routed)           0.000    15.592    design_1_i/hw0_0/inst/cycleEndTime[20]_i_90_n_0
    SLICE_X14Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    16.036 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.036    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X14Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.136 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.136    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X14Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.236 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.236    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X14Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.336 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.336    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X14Y163        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    16.467 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.694    17.161    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[17]
    SLICE_X13Y159        LUT3 (Prop_lut3_I0_O)        0.277    17.438 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_93/O
                         net (fo=1, routed)           0.000    17.438    design_1_i/hw0_0/inst/cycleEndTime[20]_i_93_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.895 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.993 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.993    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.091 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.091    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X13Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.189 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.189    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X13Y163        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    18.321 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.568    18.889    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[16]
    SLICE_X12Y161        LUT3 (Prop_lut3_I0_O)        0.275    19.164 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_84/O
                         net (fo=1, routed)           0.000    19.164    design_1_i/hw0_0/inst/cycleEndTime[16]_i_84_n_0
    SLICE_X12Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.608 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.608    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62_n_0
    SLICE_X12Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.708 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.708    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X12Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.808 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.808    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X12Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.908 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.908    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X12Y165        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    20.039 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.805    20.844    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[15]
    SLICE_X10Y163        LUT3 (Prop_lut3_I0_O)        0.277    21.121 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_70/O
                         net (fo=1, routed)           0.000    21.121    design_1_i/hw0_0/inst/cycleEndTime[16]_i_70_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    21.565 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.565    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.665 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.665    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.765 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.765    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    21.896 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.682    22.578    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[14]
    SLICE_X9Y162         LUT3 (Prop_lut3_I0_O)        0.277    22.855 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    22.855    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X9Y162         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    23.312 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.312    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X9Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.410 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000    23.410    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X9Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.508 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.508    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X9Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.606 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.606    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X9Y166         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    23.738 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.784    24.522    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[13]
    SLICE_X11Y163        LUT3 (Prop_lut3_I0_O)        0.275    24.797 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_93/O
                         net (fo=1, routed)           0.000    24.797    design_1_i/hw0_0/inst/cycleEndTime[16]_i_93_n_0
    SLICE_X11Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.254 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.254    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77_n_0
    SLICE_X11Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.352 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.352    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X11Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.450 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.450    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X11Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.548 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.548    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X11Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.680 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.775    26.455    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[12]
    SLICE_X13Y164        LUT3 (Prop_lut3_I0_O)        0.275    26.730 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    26.730    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X13Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.187 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    27.187    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X13Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.285 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.285    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X13Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.383 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.383    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X13Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.481 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.481    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X13Y168        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.613 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.732    28.345    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[11]
    SLICE_X16Y166        LUT3 (Prop_lut3_I0_O)        0.275    28.620 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_87/O
                         net (fo=1, routed)           0.000    28.620    design_1_i/hw0_0/inst/cycleEndTime[12]_i_87_n_0
    SLICE_X16Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.077 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.077    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67_n_0
    SLICE_X16Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.175 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.175    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X16Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.273 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.273    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X16Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.371 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.371    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X16Y170        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.503 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.667    30.170    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[10]
    SLICE_X15Y168        LUT3 (Prop_lut3_I0_O)        0.275    30.445 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_90/O
                         net (fo=1, routed)           0.000    30.445    design_1_i/hw0_0/inst/cycleEndTime[12]_i_90_n_0
    SLICE_X15Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.902 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.902    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72_n_0
    SLICE_X15Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.000 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.000    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X15Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.098 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.098    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X15Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.196 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.196    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X15Y172        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.328 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.638    31.966    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[9]
    SLICE_X13Y170        LUT3 (Prop_lut3_I0_O)        0.275    32.241 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_93/O
                         net (fo=1, routed)           0.000    32.241    design_1_i/hw0_0/inst/cycleEndTime[12]_i_93_n_0
    SLICE_X13Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.698 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    32.698    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77_n_0
    SLICE_X13Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.796 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.796    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X13Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.894 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.894    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X13Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.992 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    32.992    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X13Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    33.124 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.850    33.974    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[8]
    SLICE_X10Y168        LUT3 (Prop_lut3_I0_O)        0.275    34.249 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    34.249    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X10Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    34.693 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    34.693    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X10Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.793 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.793    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X10Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.893 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.893    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X10Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.993 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.993    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X10Y172        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    35.124 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.699    35.824    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[7]
    SLICE_X8Y168         LUT3 (Prop_lut3_I0_O)        0.277    36.101 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    36.101    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X8Y168         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    36.545 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    36.545    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X8Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.645 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.645    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X8Y170         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.745 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.745    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X8Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.845 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.845    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X8Y172         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    36.976 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.674    37.650    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[6]
    SLICE_X9Y169         LUT3 (Prop_lut3_I0_O)        0.277    37.927 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_90/O
                         net (fo=1, routed)           0.000    37.927    design_1_i/hw0_0/inst/cycleEndTime[8]_i_90_n_0
    SLICE_X9Y169         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    38.384 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    38.384    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72_n_0
    SLICE_X9Y170         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.482 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    38.482    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X9Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.580 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.580    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X9Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.678 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.678    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X9Y173         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    38.810 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.511    39.321    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[5]
    SLICE_X11Y173        LUT3 (Prop_lut3_I0_O)        0.275    39.596 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_93/O
                         net (fo=1, routed)           0.000    39.596    design_1_i/hw0_0/inst/cycleEndTime[8]_i_93_n_0
    SLICE_X11Y173        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.053 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    40.053    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77_n_0
    SLICE_X11Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.151 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.008    40.159    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X11Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.257 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.257    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X11Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.355 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.355    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X11Y177        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    40.487 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.740    41.227    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[4]
    SLICE_X14Y172        LUT3 (Prop_lut3_I0_O)        0.275    41.502 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_106/O
                         net (fo=1, routed)           0.000    41.502    design_1_i/hw0_0/inst/cycleEndTime[4]_i_106_n_0
    SLICE_X14Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    41.946 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    41.946    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80_n_0
    SLICE_X14Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.046 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.046    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X14Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.146 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.008    42.154    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X14Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.254 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.254    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X14Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    42.385 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.935    43.320    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[3]
    SLICE_X12Y172        LUT3 (Prop_lut3_I0_O)        0.277    43.597 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    43.597    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X12Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    44.041 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    44.041    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X12Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.141 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    44.141    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X12Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.241 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.008    44.249    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X12Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.349 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    44.349    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X12Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    44.480 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          1.071    45.551    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[2]
    SLICE_X14Y167        LUT3 (Prop_lut3_I0_O)        0.277    45.828 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    45.828    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X14Y167        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    46.272 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    46.272    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X14Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.372 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    46.372    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X14Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.472 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    46.472    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X14Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.572 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.572    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X14Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    46.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.741    47.444    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[1]
    SLICE_X12Y167        LUT3 (Prop_lut3_I0_O)        0.277    47.721 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_115/O
                         net (fo=1, routed)           0.000    47.721    design_1_i/hw0_0/inst/cycleEndTime[4]_i_115_n_0
    SLICE_X12Y167        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    48.165 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95/CO[3]
                         net (fo=1, routed)           0.000    48.165    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95_n_0
    SLICE_X12Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.265 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    48.265    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X12Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.365 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    48.365    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X12Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.465 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.465    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X12Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    48.596 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.717    49.312    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[0]
    SLICE_X11Y168        LUT3 (Prop_lut3_I0_O)        0.277    49.589 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    49.589    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X11Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    50.046 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.000    50.046    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X11Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.144 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    50.144    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.242 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.242    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.340 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.340    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X11Y172        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    50.556 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.271    50.827    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X10Y173        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    51.525 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.525    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X10Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.625 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008    51.633    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X10Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.733 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.733    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X10Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.833 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.833    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X10Y177        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    52.090 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    52.090    design_1_i/hw0_0/inst/cycleEndTime0[18]
    SLICE_X10Y177        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.408     4.860    design_1_i/hw0_0/inst/clk160m
    SLICE_X10Y177        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[18]/C
                         clock pessimism             -0.463     4.397    
                         clock uncertainty           -0.061     4.336    
    SLICE_X10Y177        FDRE (Setup_fdre_C_D)        0.101     4.437    design_1_i/hw0_0/inst/cycleEndTime_reg[18]
  -------------------------------------------------------------------
                         required time                          4.437    
                         arrival time                         -52.090    
  -------------------------------------------------------------------
                         slack                                -47.653    

Slack (VIOLATED) :        -47.595ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        53.747ns  (logic 34.404ns (64.011%)  route 19.343ns (35.989%))
  Logic Levels:           160  (CARRY4=134 LUT2=1 LUT3=25)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 4.860 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.715ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.620    -1.715    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y62          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     1.660 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.618     2.278    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X13Y154        LUT2 (Prop_lut2_I1_O)        0.105     2.383 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_47/O
                         net (fo=1, routed)           0.000     2.383    design_1_i/hw0_0/inst/cycleEndTime[31]_i_47_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.823 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.823    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32_n_0
    SLICE_X13Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.921 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.921    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23_n_0
    SLICE_X13Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.019 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.019    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.117 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.117    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.333 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_5/CO[0]
                         net (fo=21, routed)          0.707     4.041    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[24]
    SLICE_X15Y154        LUT3 (Prop_lut3_I0_O)        0.309     4.350 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_84/O
                         net (fo=1, routed)           0.000     4.350    design_1_i/hw0_0/inst/cycleEndTime[24]_i_84_n_0
    SLICE_X15Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.807 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.807    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62_n_0
    SLICE_X15Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.905 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.905    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X15Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.003 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.003    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X15Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.101 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.101    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X15Y158        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     5.233 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.793     6.026    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[23]
    SLICE_X12Y154        LUT3 (Prop_lut3_I0_O)        0.275     6.301 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     6.301    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X12Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.745 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.745    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X12Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.845 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.845    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.945 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.945    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X12Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.045 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.045    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X12Y158        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     7.176 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.838     8.014    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[22]
    SLICE_X9Y155         LUT3 (Prop_lut3_I0_O)        0.277     8.291 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_90/O
                         net (fo=1, routed)           0.000     8.291    design_1_i/hw0_0/inst/cycleEndTime[24]_i_90_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.748 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.748    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72_n_0
    SLICE_X9Y156         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.846 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.846    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X9Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.944 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.944    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X9Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.042 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.042    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X9Y159         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     9.174 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.674     9.848    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[21]
    SLICE_X10Y157        LUT3 (Prop_lut3_I0_O)        0.275    10.123 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_93/O
                         net (fo=1, routed)           0.000    10.123    design_1_i/hw0_0/inst/cycleEndTime[24]_i_93_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.567 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.567    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.667 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.667    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.767 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.767    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.867 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.867    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    10.998 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.675    11.672    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[20]
    SLICE_X11Y158        LUT3 (Prop_lut3_I0_O)        0.277    11.949 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    11.949    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X11Y158        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.406 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.406    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X11Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.504 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.504    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X11Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.602 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.602    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X11Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.700 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.700    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X11Y162        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.832 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.797    13.630    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[19]
    SLICE_X15Y159        LUT3 (Prop_lut3_I0_O)        0.275    13.905 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_85/O
                         net (fo=1, routed)           0.000    13.905    design_1_i/hw0_0/inst/cycleEndTime[20]_i_85_n_0
    SLICE_X15Y159        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    14.237 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.237    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67_n_0
    SLICE_X15Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.335 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.335    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X15Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.433 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.433    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X15Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.531 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.531    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X15Y163        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    14.663 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          0.655    15.317    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[18]
    SLICE_X14Y159        LUT3 (Prop_lut3_I0_O)        0.275    15.592 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_90/O
                         net (fo=1, routed)           0.000    15.592    design_1_i/hw0_0/inst/cycleEndTime[20]_i_90_n_0
    SLICE_X14Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    16.036 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.036    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X14Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.136 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.136    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X14Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.236 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.236    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X14Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.336 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.336    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X14Y163        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    16.467 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.694    17.161    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[17]
    SLICE_X13Y159        LUT3 (Prop_lut3_I0_O)        0.277    17.438 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_93/O
                         net (fo=1, routed)           0.000    17.438    design_1_i/hw0_0/inst/cycleEndTime[20]_i_93_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.895 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.993 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.993    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.091 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.091    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X13Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.189 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.189    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X13Y163        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    18.321 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.568    18.889    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[16]
    SLICE_X12Y161        LUT3 (Prop_lut3_I0_O)        0.275    19.164 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_84/O
                         net (fo=1, routed)           0.000    19.164    design_1_i/hw0_0/inst/cycleEndTime[16]_i_84_n_0
    SLICE_X12Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.608 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.608    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62_n_0
    SLICE_X12Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.708 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.708    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X12Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.808 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.808    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X12Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.908 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.908    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X12Y165        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    20.039 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.805    20.844    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[15]
    SLICE_X10Y163        LUT3 (Prop_lut3_I0_O)        0.277    21.121 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_70/O
                         net (fo=1, routed)           0.000    21.121    design_1_i/hw0_0/inst/cycleEndTime[16]_i_70_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    21.565 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.565    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.665 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.665    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.765 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.765    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    21.896 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.682    22.578    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[14]
    SLICE_X9Y162         LUT3 (Prop_lut3_I0_O)        0.277    22.855 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    22.855    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X9Y162         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    23.312 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.312    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X9Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.410 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000    23.410    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X9Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.508 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.508    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X9Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.606 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.606    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X9Y166         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    23.738 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.784    24.522    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[13]
    SLICE_X11Y163        LUT3 (Prop_lut3_I0_O)        0.275    24.797 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_93/O
                         net (fo=1, routed)           0.000    24.797    design_1_i/hw0_0/inst/cycleEndTime[16]_i_93_n_0
    SLICE_X11Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.254 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.254    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77_n_0
    SLICE_X11Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.352 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.352    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X11Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.450 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.450    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X11Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.548 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.548    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X11Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.680 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.775    26.455    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[12]
    SLICE_X13Y164        LUT3 (Prop_lut3_I0_O)        0.275    26.730 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    26.730    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X13Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.187 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    27.187    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X13Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.285 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.285    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X13Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.383 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.383    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X13Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.481 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.481    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X13Y168        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.613 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.732    28.345    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[11]
    SLICE_X16Y166        LUT3 (Prop_lut3_I0_O)        0.275    28.620 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_87/O
                         net (fo=1, routed)           0.000    28.620    design_1_i/hw0_0/inst/cycleEndTime[12]_i_87_n_0
    SLICE_X16Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.077 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.077    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67_n_0
    SLICE_X16Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.175 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.175    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X16Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.273 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.273    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X16Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.371 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.371    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X16Y170        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.503 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.667    30.170    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[10]
    SLICE_X15Y168        LUT3 (Prop_lut3_I0_O)        0.275    30.445 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_90/O
                         net (fo=1, routed)           0.000    30.445    design_1_i/hw0_0/inst/cycleEndTime[12]_i_90_n_0
    SLICE_X15Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.902 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.902    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72_n_0
    SLICE_X15Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.000 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.000    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X15Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.098 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.098    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X15Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.196 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.196    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X15Y172        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.328 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.638    31.966    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[9]
    SLICE_X13Y170        LUT3 (Prop_lut3_I0_O)        0.275    32.241 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_93/O
                         net (fo=1, routed)           0.000    32.241    design_1_i/hw0_0/inst/cycleEndTime[12]_i_93_n_0
    SLICE_X13Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.698 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    32.698    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77_n_0
    SLICE_X13Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.796 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.796    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X13Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.894 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.894    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X13Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.992 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    32.992    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X13Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    33.124 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.850    33.974    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[8]
    SLICE_X10Y168        LUT3 (Prop_lut3_I0_O)        0.275    34.249 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    34.249    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X10Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    34.693 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    34.693    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X10Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.793 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.793    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X10Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.893 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.893    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X10Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.993 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.993    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X10Y172        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    35.124 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.699    35.824    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[7]
    SLICE_X8Y168         LUT3 (Prop_lut3_I0_O)        0.277    36.101 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    36.101    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X8Y168         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    36.545 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    36.545    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X8Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.645 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.645    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X8Y170         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.745 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.745    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X8Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.845 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.845    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X8Y172         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    36.976 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.674    37.650    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[6]
    SLICE_X9Y169         LUT3 (Prop_lut3_I0_O)        0.277    37.927 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_90/O
                         net (fo=1, routed)           0.000    37.927    design_1_i/hw0_0/inst/cycleEndTime[8]_i_90_n_0
    SLICE_X9Y169         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    38.384 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    38.384    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72_n_0
    SLICE_X9Y170         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.482 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    38.482    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X9Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.580 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.580    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X9Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.678 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.678    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X9Y173         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    38.810 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.511    39.321    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[5]
    SLICE_X11Y173        LUT3 (Prop_lut3_I0_O)        0.275    39.596 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_93/O
                         net (fo=1, routed)           0.000    39.596    design_1_i/hw0_0/inst/cycleEndTime[8]_i_93_n_0
    SLICE_X11Y173        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.053 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    40.053    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77_n_0
    SLICE_X11Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.151 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.008    40.159    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X11Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.257 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.257    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X11Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.355 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.355    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X11Y177        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    40.487 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.740    41.227    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[4]
    SLICE_X14Y172        LUT3 (Prop_lut3_I0_O)        0.275    41.502 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_106/O
                         net (fo=1, routed)           0.000    41.502    design_1_i/hw0_0/inst/cycleEndTime[4]_i_106_n_0
    SLICE_X14Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    41.946 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    41.946    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80_n_0
    SLICE_X14Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.046 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.046    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X14Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.146 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.008    42.154    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X14Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.254 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.254    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X14Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    42.385 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.935    43.320    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[3]
    SLICE_X12Y172        LUT3 (Prop_lut3_I0_O)        0.277    43.597 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    43.597    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X12Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    44.041 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    44.041    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X12Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.141 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    44.141    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X12Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.241 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.008    44.249    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X12Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.349 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    44.349    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X12Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    44.480 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          1.071    45.551    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[2]
    SLICE_X14Y167        LUT3 (Prop_lut3_I0_O)        0.277    45.828 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    45.828    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X14Y167        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    46.272 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    46.272    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X14Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.372 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    46.372    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X14Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.472 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    46.472    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X14Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.572 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.572    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X14Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    46.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.741    47.444    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[1]
    SLICE_X12Y167        LUT3 (Prop_lut3_I0_O)        0.277    47.721 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_115/O
                         net (fo=1, routed)           0.000    47.721    design_1_i/hw0_0/inst/cycleEndTime[4]_i_115_n_0
    SLICE_X12Y167        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    48.165 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95/CO[3]
                         net (fo=1, routed)           0.000    48.165    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95_n_0
    SLICE_X12Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.265 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    48.265    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X12Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.365 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    48.365    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X12Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.465 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.465    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X12Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    48.596 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.717    49.312    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[0]
    SLICE_X11Y168        LUT3 (Prop_lut3_I0_O)        0.277    49.589 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    49.589    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X11Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    50.046 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.000    50.046    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X11Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.144 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    50.144    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.242 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.242    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.340 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.340    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X11Y172        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    50.556 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.271    50.827    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X10Y173        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    51.525 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.525    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X10Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.625 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008    51.633    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X10Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.733 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.733    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X10Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.833 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.833    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X10Y177        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    52.032 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    52.032    design_1_i/hw0_0/inst/cycleEndTime0[19]
    SLICE_X10Y177        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.408     4.860    design_1_i/hw0_0/inst/clk160m
    SLICE_X10Y177        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[19]/C
                         clock pessimism             -0.463     4.397    
                         clock uncertainty           -0.061     4.336    
    SLICE_X10Y177        FDRE (Setup_fdre_C_D)        0.101     4.437    design_1_i/hw0_0/inst/cycleEndTime_reg[19]
  -------------------------------------------------------------------
                         required time                          4.437    
                         arrival time                         -52.032    
  -------------------------------------------------------------------
                         slack                                -47.595    

Slack (VIOLATED) :        -47.574ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/cycleEndTime2/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/cycleEndTime_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        53.726ns  (logic 34.383ns (63.997%)  route 19.343ns (36.003%))
  Logic Levels:           160  (CARRY4=134 LUT2=1 LUT3=25)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.390ns = ( 4.860 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.715ns
    Clock Pessimism Removal (CPR):    -0.463ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.620    -1.715    design_1_i/hw0_0/inst/clk160m
    DSP48_X0Y62          DSP48E1                                      r  design_1_i/hw0_0/inst/cycleEndTime2/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y62          DSP48E1 (Prop_dsp48e1_CLK_P[25])
                                                      3.375     1.660 r  design_1_i/hw0_0/inst/cycleEndTime2/P[25]
                         net (fo=2, routed)           0.618     2.278    design_1_i/hw0_0/inst/cycleEndTime2_n_80
    SLICE_X13Y154        LUT2 (Prop_lut2_I1_O)        0.105     2.383 r  design_1_i/hw0_0/inst/cycleEndTime[31]_i_47/O
                         net (fo=1, routed)           0.000     2.383    design_1_i/hw0_0/inst/cycleEndTime[31]_i_47_n_0
    SLICE_X13Y154        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     2.823 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32/CO[3]
                         net (fo=1, routed)           0.000     2.823    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_32_n_0
    SLICE_X13Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     2.921 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23/CO[3]
                         net (fo=1, routed)           0.000     2.921    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_23_n_0
    SLICE_X13Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.019 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.019    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_12_n_0
    SLICE_X13Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     3.117 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.117    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_n_0
    SLICE_X13Y158        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.333 r  design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_5/CO[0]
                         net (fo=21, routed)          0.707     4.041    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[24]
    SLICE_X15Y154        LUT3 (Prop_lut3_I0_O)        0.309     4.350 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_84/O
                         net (fo=1, routed)           0.000     4.350    design_1_i/hw0_0/inst/cycleEndTime[24]_i_84_n_0
    SLICE_X15Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.807 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62/CO[3]
                         net (fo=1, routed)           0.000     4.807    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_62_n_0
    SLICE_X15Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     4.905 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42/CO[3]
                         net (fo=1, routed)           0.000     4.905    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_42_n_0
    SLICE_X15Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.003 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22/CO[3]
                         net (fo=1, routed)           0.000     5.003    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_22_n_0
    SLICE_X15Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.101 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.101    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_10_n_0
    SLICE_X15Y158        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     5.233 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_2/CO[1]
                         net (fo=21, routed)          0.793     6.026    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[23]
    SLICE_X12Y154        LUT3 (Prop_lut3_I0_O)        0.275     6.301 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_87/O
                         net (fo=1, routed)           0.000     6.301    design_1_i/hw0_0/inst/cycleEndTime[24]_i_87_n_0
    SLICE_X12Y154        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     6.745 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67/CO[3]
                         net (fo=1, routed)           0.000     6.745    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_67_n_0
    SLICE_X12Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.845 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47/CO[3]
                         net (fo=1, routed)           0.000     6.845    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_47_n_0
    SLICE_X12Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.945 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27/CO[3]
                         net (fo=1, routed)           0.000     6.945    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_27_n_0
    SLICE_X12Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     7.045 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.045    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_13_n_0
    SLICE_X12Y158        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131     7.176 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_3/CO[1]
                         net (fo=21, routed)          0.838     8.014    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[22]
    SLICE_X9Y155         LUT3 (Prop_lut3_I0_O)        0.277     8.291 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_90/O
                         net (fo=1, routed)           0.000     8.291    design_1_i/hw0_0/inst/cycleEndTime[24]_i_90_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     8.748 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.748    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_72_n_0
    SLICE_X9Y156         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.846 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52/CO[3]
                         net (fo=1, routed)           0.000     8.846    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_52_n_0
    SLICE_X9Y157         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.944 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32/CO[3]
                         net (fo=1, routed)           0.000     8.944    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_32_n_0
    SLICE_X9Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.042 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16/CO[3]
                         net (fo=1, routed)           0.000     9.042    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_16_n_0
    SLICE_X9Y159         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132     9.174 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_4/CO[1]
                         net (fo=21, routed)          0.674     9.848    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[21]
    SLICE_X10Y157        LUT3 (Prop_lut3_I0_O)        0.275    10.123 r  design_1_i/hw0_0/inst/cycleEndTime[24]_i_93/O
                         net (fo=1, routed)           0.000    10.123    design_1_i/hw0_0/inst/cycleEndTime[24]_i_93_n_0
    SLICE_X10Y157        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    10.567 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77/CO[3]
                         net (fo=1, routed)           0.000    10.567    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_77_n_0
    SLICE_X10Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.667 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57/CO[3]
                         net (fo=1, routed)           0.000    10.667    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_57_n_0
    SLICE_X10Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.767 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37/CO[3]
                         net (fo=1, routed)           0.000    10.767    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_37_n_0
    SLICE_X10Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    10.867 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.867    design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_19_n_0
    SLICE_X10Y161        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    10.998 r  design_1_i/hw0_0/inst/cycleEndTime_reg[24]_i_5/CO[1]
                         net (fo=21, routed)          0.675    11.672    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[20]
    SLICE_X11Y158        LUT3 (Prop_lut3_I0_O)        0.277    11.949 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_84/O
                         net (fo=1, routed)           0.000    11.949    design_1_i/hw0_0/inst/cycleEndTime[20]_i_84_n_0
    SLICE_X11Y158        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.406 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62/CO[3]
                         net (fo=1, routed)           0.000    12.406    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_62_n_0
    SLICE_X11Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.504 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42/CO[3]
                         net (fo=1, routed)           0.000    12.504    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_42_n_0
    SLICE_X11Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.602 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22/CO[3]
                         net (fo=1, routed)           0.000    12.602    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_22_n_0
    SLICE_X11Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.700 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.700    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_10_n_0
    SLICE_X11Y162        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    12.832 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_2/CO[1]
                         net (fo=21, routed)          0.797    13.630    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[19]
    SLICE_X15Y159        LUT3 (Prop_lut3_I0_O)        0.275    13.905 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_85/O
                         net (fo=1, routed)           0.000    13.905    design_1_i/hw0_0/inst/cycleEndTime[20]_i_85_n_0
    SLICE_X15Y159        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    14.237 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67/CO[3]
                         net (fo=1, routed)           0.000    14.237    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_67_n_0
    SLICE_X15Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.335 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.335    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_47_n_0
    SLICE_X15Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.433 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27/CO[3]
                         net (fo=1, routed)           0.000    14.433    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_27_n_0
    SLICE_X15Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.531 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    14.531    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_13_n_0
    SLICE_X15Y163        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    14.663 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_3/CO[1]
                         net (fo=21, routed)          0.655    15.317    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[18]
    SLICE_X14Y159        LUT3 (Prop_lut3_I0_O)        0.275    15.592 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_90/O
                         net (fo=1, routed)           0.000    15.592    design_1_i/hw0_0/inst/cycleEndTime[20]_i_90_n_0
    SLICE_X14Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    16.036 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72/CO[3]
                         net (fo=1, routed)           0.000    16.036    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_72_n_0
    SLICE_X14Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.136 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52/CO[3]
                         net (fo=1, routed)           0.000    16.136    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_52_n_0
    SLICE_X14Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.236 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32/CO[3]
                         net (fo=1, routed)           0.000    16.236    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_32_n_0
    SLICE_X14Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.336 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16/CO[3]
                         net (fo=1, routed)           0.000    16.336    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_16_n_0
    SLICE_X14Y163        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    16.467 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_4/CO[1]
                         net (fo=21, routed)          0.694    17.161    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[17]
    SLICE_X13Y159        LUT3 (Prop_lut3_I0_O)        0.277    17.438 r  design_1_i/hw0_0/inst/cycleEndTime[20]_i_93/O
                         net (fo=1, routed)           0.000    17.438    design_1_i/hw0_0/inst/cycleEndTime[20]_i_93_n_0
    SLICE_X13Y159        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    17.895 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77/CO[3]
                         net (fo=1, routed)           0.000    17.895    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_77_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    17.993 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.993    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_57_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.091 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37/CO[3]
                         net (fo=1, routed)           0.000    18.091    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_37_n_0
    SLICE_X13Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.189 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    18.189    design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_19_n_0
    SLICE_X13Y163        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    18.321 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_5/CO[1]
                         net (fo=21, routed)          0.568    18.889    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[16]
    SLICE_X12Y161        LUT3 (Prop_lut3_I0_O)        0.275    19.164 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_84/O
                         net (fo=1, routed)           0.000    19.164    design_1_i/hw0_0/inst/cycleEndTime[16]_i_84_n_0
    SLICE_X12Y161        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    19.608 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62/CO[3]
                         net (fo=1, routed)           0.000    19.608    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_62_n_0
    SLICE_X12Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.708 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42/CO[3]
                         net (fo=1, routed)           0.000    19.708    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_42_n_0
    SLICE_X12Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.808 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.808    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_22_n_0
    SLICE_X12Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    19.908 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.908    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_10_n_0
    SLICE_X12Y165        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    20.039 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_2/CO[1]
                         net (fo=21, routed)          0.805    20.844    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[15]
    SLICE_X10Y163        LUT3 (Prop_lut3_I0_O)        0.277    21.121 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_70/O
                         net (fo=1, routed)           0.000    21.121    design_1_i/hw0_0/inst/cycleEndTime[16]_i_70_n_0
    SLICE_X10Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    21.565 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47/CO[3]
                         net (fo=1, routed)           0.000    21.565    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_47_n_0
    SLICE_X10Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.665 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27/CO[3]
                         net (fo=1, routed)           0.000    21.665    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_27_n_0
    SLICE_X10Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    21.765 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    21.765    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_13_n_0
    SLICE_X10Y166        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    21.896 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_3/CO[1]
                         net (fo=21, routed)          0.682    22.578    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[14]
    SLICE_X9Y162         LUT3 (Prop_lut3_I0_O)        0.277    22.855 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_90/O
                         net (fo=1, routed)           0.000    22.855    design_1_i/hw0_0/inst/cycleEndTime[16]_i_90_n_0
    SLICE_X9Y162         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    23.312 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72/CO[3]
                         net (fo=1, routed)           0.000    23.312    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_72_n_0
    SLICE_X9Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.410 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52/CO[3]
                         net (fo=1, routed)           0.000    23.410    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_52_n_0
    SLICE_X9Y164         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.508 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    23.508    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_32_n_0
    SLICE_X9Y165         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.606 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16/CO[3]
                         net (fo=1, routed)           0.000    23.606    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_16_n_0
    SLICE_X9Y166         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    23.738 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_4/CO[1]
                         net (fo=21, routed)          0.784    24.522    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[13]
    SLICE_X11Y163        LUT3 (Prop_lut3_I0_O)        0.275    24.797 r  design_1_i/hw0_0/inst/cycleEndTime[16]_i_93/O
                         net (fo=1, routed)           0.000    24.797    design_1_i/hw0_0/inst/cycleEndTime[16]_i_93_n_0
    SLICE_X11Y163        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    25.254 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.254    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_77_n_0
    SLICE_X11Y164        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.352 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57/CO[3]
                         net (fo=1, routed)           0.000    25.352    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_57_n_0
    SLICE_X11Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.450 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.450    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_37_n_0
    SLICE_X11Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.548 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19/CO[3]
                         net (fo=1, routed)           0.000    25.548    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_19_n_0
    SLICE_X11Y167        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    25.680 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_5/CO[1]
                         net (fo=21, routed)          0.775    26.455    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[12]
    SLICE_X13Y164        LUT3 (Prop_lut3_I0_O)        0.275    26.730 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_84/O
                         net (fo=1, routed)           0.000    26.730    design_1_i/hw0_0/inst/cycleEndTime[12]_i_84_n_0
    SLICE_X13Y164        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    27.187 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62/CO[3]
                         net (fo=1, routed)           0.000    27.187    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_62_n_0
    SLICE_X13Y165        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.285 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42/CO[3]
                         net (fo=1, routed)           0.000    27.285    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_42_n_0
    SLICE_X13Y166        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.383 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.383    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_22_n_0
    SLICE_X13Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    27.481 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.481    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_10_n_0
    SLICE_X13Y168        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    27.613 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_2/CO[1]
                         net (fo=21, routed)          0.732    28.345    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[11]
    SLICE_X16Y166        LUT3 (Prop_lut3_I0_O)        0.275    28.620 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_87/O
                         net (fo=1, routed)           0.000    28.620    design_1_i/hw0_0/inst/cycleEndTime[12]_i_87_n_0
    SLICE_X16Y166        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    29.077 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67/CO[3]
                         net (fo=1, routed)           0.000    29.077    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_67_n_0
    SLICE_X16Y167        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.175 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.175    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_47_n_0
    SLICE_X16Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.273 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.273    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_27_n_0
    SLICE_X16Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.371 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.371    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_13_n_0
    SLICE_X16Y170        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    29.503 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_3/CO[1]
                         net (fo=21, routed)          0.667    30.170    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[10]
    SLICE_X15Y168        LUT3 (Prop_lut3_I0_O)        0.275    30.445 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_90/O
                         net (fo=1, routed)           0.000    30.445    design_1_i/hw0_0/inst/cycleEndTime[12]_i_90_n_0
    SLICE_X15Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.902 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72/CO[3]
                         net (fo=1, routed)           0.000    30.902    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_72_n_0
    SLICE_X15Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.000 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52/CO[3]
                         net (fo=1, routed)           0.000    31.000    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_52_n_0
    SLICE_X15Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.098 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32/CO[3]
                         net (fo=1, routed)           0.000    31.098    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_32_n_0
    SLICE_X15Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.196 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16/CO[3]
                         net (fo=1, routed)           0.000    31.196    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_16_n_0
    SLICE_X15Y172        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    31.328 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_4/CO[1]
                         net (fo=21, routed)          0.638    31.966    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[9]
    SLICE_X13Y170        LUT3 (Prop_lut3_I0_O)        0.275    32.241 r  design_1_i/hw0_0/inst/cycleEndTime[12]_i_93/O
                         net (fo=1, routed)           0.000    32.241    design_1_i/hw0_0/inst/cycleEndTime[12]_i_93_n_0
    SLICE_X13Y170        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.698 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77/CO[3]
                         net (fo=1, routed)           0.000    32.698    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_77_n_0
    SLICE_X13Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.796 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57/CO[3]
                         net (fo=1, routed)           0.000    32.796    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_57_n_0
    SLICE_X13Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.894 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37/CO[3]
                         net (fo=1, routed)           0.000    32.894    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_37_n_0
    SLICE_X13Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.992 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19/CO[3]
                         net (fo=1, routed)           0.000    32.992    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_19_n_0
    SLICE_X13Y174        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    33.124 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_5/CO[1]
                         net (fo=21, routed)          0.850    33.974    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[8]
    SLICE_X10Y168        LUT3 (Prop_lut3_I0_O)        0.275    34.249 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_84/O
                         net (fo=1, routed)           0.000    34.249    design_1_i/hw0_0/inst/cycleEndTime[8]_i_84_n_0
    SLICE_X10Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    34.693 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62/CO[3]
                         net (fo=1, routed)           0.000    34.693    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_62_n_0
    SLICE_X10Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.793 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42/CO[3]
                         net (fo=1, routed)           0.000    34.793    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_42_n_0
    SLICE_X10Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.893 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22/CO[3]
                         net (fo=1, routed)           0.000    34.893    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_22_n_0
    SLICE_X10Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.993 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    34.993    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_10_n_0
    SLICE_X10Y172        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    35.124 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_2/CO[1]
                         net (fo=21, routed)          0.699    35.824    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[7]
    SLICE_X8Y168         LUT3 (Prop_lut3_I0_O)        0.277    36.101 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_87/O
                         net (fo=1, routed)           0.000    36.101    design_1_i/hw0_0/inst/cycleEndTime[8]_i_87_n_0
    SLICE_X8Y168         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    36.545 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67/CO[3]
                         net (fo=1, routed)           0.000    36.545    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_67_n_0
    SLICE_X8Y169         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.645 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47/CO[3]
                         net (fo=1, routed)           0.000    36.645    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_47_n_0
    SLICE_X8Y170         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.745 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27/CO[3]
                         net (fo=1, routed)           0.000    36.745    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_27_n_0
    SLICE_X8Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    36.845 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.845    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_13_n_0
    SLICE_X8Y172         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    36.976 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_3/CO[1]
                         net (fo=21, routed)          0.674    37.650    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[6]
    SLICE_X9Y169         LUT3 (Prop_lut3_I0_O)        0.277    37.927 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_90/O
                         net (fo=1, routed)           0.000    37.927    design_1_i/hw0_0/inst/cycleEndTime[8]_i_90_n_0
    SLICE_X9Y169         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    38.384 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72/CO[3]
                         net (fo=1, routed)           0.000    38.384    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_72_n_0
    SLICE_X9Y170         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.482 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52/CO[3]
                         net (fo=1, routed)           0.000    38.482    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_52_n_0
    SLICE_X9Y171         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.580 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32/CO[3]
                         net (fo=1, routed)           0.000    38.580    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_32_n_0
    SLICE_X9Y172         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.678 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    38.678    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_16_n_0
    SLICE_X9Y173         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    38.810 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_4/CO[1]
                         net (fo=21, routed)          0.511    39.321    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[5]
    SLICE_X11Y173        LUT3 (Prop_lut3_I0_O)        0.275    39.596 r  design_1_i/hw0_0/inst/cycleEndTime[8]_i_93/O
                         net (fo=1, routed)           0.000    39.596    design_1_i/hw0_0/inst/cycleEndTime[8]_i_93_n_0
    SLICE_X11Y173        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.053 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77/CO[3]
                         net (fo=1, routed)           0.000    40.053    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_77_n_0
    SLICE_X11Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.151 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57/CO[3]
                         net (fo=1, routed)           0.008    40.159    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_57_n_0
    SLICE_X11Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.257 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37/CO[3]
                         net (fo=1, routed)           0.000    40.257    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_37_n_0
    SLICE_X11Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.355 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    40.355    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_19_n_0
    SLICE_X11Y177        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    40.487 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_5/CO[1]
                         net (fo=21, routed)          0.740    41.227    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[4]
    SLICE_X14Y172        LUT3 (Prop_lut3_I0_O)        0.275    41.502 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_106/O
                         net (fo=1, routed)           0.000    41.502    design_1_i/hw0_0/inst/cycleEndTime[4]_i_106_n_0
    SLICE_X14Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    41.946 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80/CO[3]
                         net (fo=1, routed)           0.000    41.946    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_80_n_0
    SLICE_X14Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.046 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55/CO[3]
                         net (fo=1, routed)           0.000    42.046    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_55_n_0
    SLICE_X14Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.146 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30/CO[3]
                         net (fo=1, routed)           0.008    42.154    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_30_n_0
    SLICE_X14Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.254 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13/CO[3]
                         net (fo=1, routed)           0.000    42.254    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_13_n_0
    SLICE_X14Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    42.385 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_3/CO[1]
                         net (fo=21, routed)          0.935    43.320    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[3]
    SLICE_X12Y172        LUT3 (Prop_lut3_I0_O)        0.277    43.597 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_109/O
                         net (fo=1, routed)           0.000    43.597    design_1_i/hw0_0/inst/cycleEndTime[4]_i_109_n_0
    SLICE_X12Y172        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    44.041 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85/CO[3]
                         net (fo=1, routed)           0.000    44.041    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_85_n_0
    SLICE_X12Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.141 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60/CO[3]
                         net (fo=1, routed)           0.000    44.141    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_60_n_0
    SLICE_X12Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.241 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35/CO[3]
                         net (fo=1, routed)           0.008    44.249    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_35_n_0
    SLICE_X12Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    44.349 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16/CO[3]
                         net (fo=1, routed)           0.000    44.349    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_16_n_0
    SLICE_X12Y176        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    44.480 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_4/CO[1]
                         net (fo=21, routed)          1.071    45.551    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[2]
    SLICE_X14Y167        LUT3 (Prop_lut3_I0_O)        0.277    45.828 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_112/O
                         net (fo=1, routed)           0.000    45.828    design_1_i/hw0_0/inst/cycleEndTime[4]_i_112_n_0
    SLICE_X14Y167        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    46.272 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90/CO[3]
                         net (fo=1, routed)           0.000    46.272    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_90_n_0
    SLICE_X14Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.372 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65/CO[3]
                         net (fo=1, routed)           0.000    46.372    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_65_n_0
    SLICE_X14Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.472 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40/CO[3]
                         net (fo=1, routed)           0.000    46.472    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_40_n_0
    SLICE_X14Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.572 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19/CO[3]
                         net (fo=1, routed)           0.000    46.572    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_19_n_0
    SLICE_X14Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    46.703 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_5/CO[1]
                         net (fo=21, routed)          0.741    47.444    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[1]
    SLICE_X12Y167        LUT3 (Prop_lut3_I0_O)        0.277    47.721 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_115/O
                         net (fo=1, routed)           0.000    47.721    design_1_i/hw0_0/inst/cycleEndTime[4]_i_115_n_0
    SLICE_X12Y167        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    48.165 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95/CO[3]
                         net (fo=1, routed)           0.000    48.165    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_95_n_0
    SLICE_X12Y168        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.265 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70/CO[3]
                         net (fo=1, routed)           0.000    48.265    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_70_n_0
    SLICE_X12Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.365 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45/CO[3]
                         net (fo=1, routed)           0.000    48.365    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_45_n_0
    SLICE_X12Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    48.465 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22/CO[3]
                         net (fo=1, routed)           0.000    48.465    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_22_n_0
    SLICE_X12Y171        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.131    48.596 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_6/CO[1]
                         net (fo=21, routed)          0.717    49.312    design_1_i/hw0_0/inst/cycleEndTime_reg[31]_i_8_0[0]
    SLICE_X11Y168        LUT3 (Prop_lut3_I0_O)        0.277    49.589 r  design_1_i/hw0_0/inst/cycleEndTime[4]_i_102/O
                         net (fo=1, routed)           0.000    49.589    design_1_i/hw0_0/inst/cycleEndTime[4]_i_102_n_0
    SLICE_X11Y168        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    50.046 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75/CO[3]
                         net (fo=1, routed)           0.000    50.046    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_75_n_0
    SLICE_X11Y169        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.144 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50/CO[3]
                         net (fo=1, routed)           0.000    50.144    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_50_n_0
    SLICE_X11Y170        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.242 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25/CO[3]
                         net (fo=1, routed)           0.000    50.242    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_25_n_0
    SLICE_X11Y171        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    50.340 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11/CO[3]
                         net (fo=1, routed)           0.000    50.340    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_11_n_0
    SLICE_X11Y172        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216    50.556 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_2/CO[0]
                         net (fo=2, routed)           0.271    50.827    design_1_i/hw0_0/inst/cycleEndTime1[0]
    SLICE_X10Y173        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.698    51.525 r  design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.525    design_1_i/hw0_0/inst/cycleEndTime_reg[4]_i_1_n_0
    SLICE_X10Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.625 r  design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.008    51.633    design_1_i/hw0_0/inst/cycleEndTime_reg[8]_i_1_n_0
    SLICE_X10Y175        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.733 r  design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.733    design_1_i/hw0_0/inst/cycleEndTime_reg[12]_i_1_n_0
    SLICE_X10Y176        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.833 r  design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    51.833    design_1_i/hw0_0/inst/cycleEndTime_reg[16]_i_1_n_0
    SLICE_X10Y177        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    52.011 r  design_1_i/hw0_0/inst/cycleEndTime_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    52.011    design_1_i/hw0_0/inst/cycleEndTime0[17]
    SLICE_X10Y177        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.408     4.860    design_1_i/hw0_0/inst/clk160m
    SLICE_X10Y177        FDRE                                         r  design_1_i/hw0_0/inst/cycleEndTime_reg[17]/C
                         clock pessimism             -0.463     4.397    
                         clock uncertainty           -0.061     4.336    
    SLICE_X10Y177        FDRE (Setup_fdre_C_D)        0.101     4.437    design_1_i/hw0_0/inst/cycleEndTime_reg[17]
  -------------------------------------------------------------------
                         required time                          4.437    
                         arrival time                         -52.011    
  -------------------------------------------------------------------
                         slack                                -47.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/ibuf_reg[0][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/wg_repeatEnd_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.164ns (42.155%)  route 0.225ns (57.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.144ns
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.643    -0.231    design_1_i/hw0_0/inst/clk160m
    SLICE_X54Y197        FDRE                                         r  design_1_i/hw0_0/inst/ibuf_reg[0][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y197        FDRE (Prop_fdre_C_Q)         0.164    -0.067 r  design_1_i/hw0_0/inst/ibuf_reg[0][24]/Q
                         net (fo=1, routed)           0.225     0.158    design_1_i/hw0_0/inst/p_0_in[0]
    SLICE_X48Y196        FDRE                                         r  design_1_i/hw0_0/inst/wg_repeatEnd_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.919     0.144    design_1_i/hw0_0/inst/clk160m
    SLICE_X48Y196        FDRE                                         r  design_1_i/hw0_0/inst/wg_repeatEnd_reg[0]/C
                         clock pessimism             -0.109     0.036    
    SLICE_X48Y196        FDRE (Hold_fdre_C_D)         0.046     0.082    design_1_i/hw0_0/inst/wg_repeatEnd_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.158    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/ibuf_reg[0][31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/wg_repeatEnd_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.164ns (36.450%)  route 0.286ns (63.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.144ns
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.643    -0.231    design_1_i/hw0_0/inst/clk160m
    SLICE_X54Y197        FDRE                                         r  design_1_i/hw0_0/inst/ibuf_reg[0][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y197        FDRE (Prop_fdre_C_Q)         0.164    -0.067 r  design_1_i/hw0_0/inst/ibuf_reg[0][31]/Q
                         net (fo=1, routed)           0.286     0.219    design_1_i/hw0_0/inst/p_0_in[7]
    SLICE_X48Y196        FDRE                                         r  design_1_i/hw0_0/inst/wg_repeatEnd_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.919     0.144    design_1_i/hw0_0/inst/clk160m
    SLICE_X48Y196        FDRE                                         r  design_1_i/hw0_0/inst/wg_repeatEnd_reg[7]/C
                         clock pessimism             -0.109     0.036    
    SLICE_X48Y196        FDRE (Hold_fdre_C_D)         0.078     0.114    design_1_i/hw0_0/inst/wg_repeatEnd_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.114    
                         arrival time                           0.219    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/ibuf_reg[0][30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/wg_repeatEnd_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.164ns (32.954%)  route 0.334ns (67.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.144ns
    Source Clock Delay      (SCD):    -0.231ns
    Clock Pessimism Removal (CPR):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.643    -0.231    design_1_i/hw0_0/inst/clk160m
    SLICE_X54Y197        FDRE                                         r  design_1_i/hw0_0/inst/ibuf_reg[0][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y197        FDRE (Prop_fdre_C_Q)         0.164    -0.067 r  design_1_i/hw0_0/inst/ibuf_reg[0][30]/Q
                         net (fo=1, routed)           0.334     0.266    design_1_i/hw0_0/inst/p_0_in[6]
    SLICE_X48Y196        FDRE                                         r  design_1_i/hw0_0/inst/wg_repeatEnd_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.919     0.144    design_1_i/hw0_0/inst/clk160m
    SLICE_X48Y196        FDRE                                         r  design_1_i/hw0_0/inst/wg_repeatEnd_reg[6]/C
                         clock pessimism             -0.109     0.036    
    SLICE_X48Y196        FDRE (Hold_fdre_C_D)         0.076     0.112    design_1_i/hw0_0/inst/wg_repeatEnd_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.266    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/ibuf_reg[0][22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/wg_RfFreq_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.184ns
    Source Clock Delay      (SCD):    -0.191ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.683    -0.191    design_1_i/hw0_0/inst/clk160m
    SLICE_X3Y197         FDRE                                         r  design_1_i/hw0_0/inst/ibuf_reg[0][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y197         FDRE (Prop_fdre_C_Q)         0.141    -0.050 r  design_1_i/hw0_0/inst/ibuf_reg[0][22]/Q
                         net (fo=1, routed)           0.108     0.058    design_1_i/hw0_0/inst/ibuf_reg_n_0_[0][22]
    SLICE_X3Y196         FDRE                                         r  design_1_i/hw0_0/inst/wg_RfFreq_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.959     0.184    design_1_i/hw0_0/inst/clk160m
    SLICE_X3Y196         FDRE                                         r  design_1_i/hw0_0/inst/wg_RfFreq_reg[6]/C
                         clock pessimism             -0.360    -0.176    
    SLICE_X3Y196         FDRE (Hold_fdre_C_D)         0.076    -0.100    design_1_i/hw0_0/inst/wg_RfFreq_reg[6]
  -------------------------------------------------------------------
                         required time                          0.100    
                         arrival time                           0.058    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/ibuf_reg[0][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/wg_RfFreq_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.856%)  route 0.111ns (44.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.184ns
    Source Clock Delay      (SCD):    -0.192ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.682    -0.192    design_1_i/hw0_0/inst/clk160m
    SLICE_X3Y194         FDRE                                         r  design_1_i/hw0_0/inst/ibuf_reg[0][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y194         FDRE (Prop_fdre_C_Q)         0.141    -0.051 r  design_1_i/hw0_0/inst/ibuf_reg[0][20]/Q
                         net (fo=1, routed)           0.111     0.060    design_1_i/hw0_0/inst/ibuf_reg_n_0_[0][20]
    SLICE_X3Y193         FDRE                                         r  design_1_i/hw0_0/inst/wg_RfFreq_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.959     0.184    design_1_i/hw0_0/inst/clk160m
    SLICE_X3Y193         FDRE                                         r  design_1_i/hw0_0/inst/wg_RfFreq_reg[4]/C
                         clock pessimism             -0.360    -0.176    
    SLICE_X3Y193         FDRE (Hold_fdre_C_D)         0.072    -0.104    design_1_i/hw0_0/inst/wg_RfFreq_reg[4]
  -------------------------------------------------------------------
                         required time                          0.104    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/ibuf_reg[0][16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/wg_RfFreq_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.184ns
    Source Clock Delay      (SCD):    -0.192ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.682    -0.192    design_1_i/hw0_0/inst/clk160m
    SLICE_X3Y194         FDRE                                         r  design_1_i/hw0_0/inst/ibuf_reg[0][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y194         FDRE (Prop_fdre_C_Q)         0.141    -0.051 r  design_1_i/hw0_0/inst/ibuf_reg[0][16]/Q
                         net (fo=1, routed)           0.110     0.059    design_1_i/hw0_0/inst/ibuf_reg_n_0_[0][16]
    SLICE_X3Y193         FDRE                                         r  design_1_i/hw0_0/inst/wg_RfFreq_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.959     0.184    design_1_i/hw0_0/inst/clk160m
    SLICE_X3Y193         FDRE                                         r  design_1_i/hw0_0/inst/wg_RfFreq_reg[0]/C
                         clock pessimism             -0.360    -0.176    
    SLICE_X3Y193         FDRE (Hold_fdre_C_D)         0.066    -0.110    design_1_i/hw0_0/inst/wg_RfFreq_reg[0]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/ibuf_reg[0][17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/wg_RfFreq_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.184ns
    Source Clock Delay      (SCD):    -0.191ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.683    -0.191    design_1_i/hw0_0/inst/clk160m
    SLICE_X3Y197         FDRE                                         r  design_1_i/hw0_0/inst/ibuf_reg[0][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y197         FDRE (Prop_fdre_C_Q)         0.141    -0.050 r  design_1_i/hw0_0/inst/ibuf_reg[0][17]/Q
                         net (fo=1, routed)           0.110     0.060    design_1_i/hw0_0/inst/ibuf_reg_n_0_[0][17]
    SLICE_X3Y196         FDRE                                         r  design_1_i/hw0_0/inst/wg_RfFreq_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.959     0.184    design_1_i/hw0_0/inst/clk160m
    SLICE_X3Y196         FDRE                                         r  design_1_i/hw0_0/inst/wg_RfFreq_reg[1]/C
                         clock pessimism             -0.360    -0.176    
    SLICE_X3Y196         FDRE (Hold_fdre_C_D)         0.066    -0.110    design_1_i/hw0_0/inst/wg_RfFreq_reg[1]
  -------------------------------------------------------------------
                         required time                          0.110    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/ibuf_reg[0][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/wg_RfFreq_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.418%)  route 0.105ns (42.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.184ns
    Source Clock Delay      (SCD):    -0.191ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.683    -0.191    design_1_i/hw0_0/inst/clk160m
    SLICE_X3Y197         FDRE                                         r  design_1_i/hw0_0/inst/ibuf_reg[0][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y197         FDRE (Prop_fdre_C_Q)         0.141    -0.050 r  design_1_i/hw0_0/inst/ibuf_reg[0][21]/Q
                         net (fo=1, routed)           0.105     0.054    design_1_i/hw0_0/inst/ibuf_reg_n_0_[0][21]
    SLICE_X3Y196         FDRE                                         r  design_1_i/hw0_0/inst/wg_RfFreq_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.959     0.184    design_1_i/hw0_0/inst/clk160m
    SLICE_X3Y196         FDRE                                         r  design_1_i/hw0_0/inst/wg_RfFreq_reg[5]/C
                         clock pessimism             -0.360    -0.176    
    SLICE_X3Y196         FDRE (Hold_fdre_C_D)         0.047    -0.129    design_1_i/hw0_0/inst/wg_RfFreq_reg[5]
  -------------------------------------------------------------------
                         required time                          0.129    
                         arrival time                           0.054    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/ibuf_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/wg_RfFreq_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.184ns
    Source Clock Delay      (SCD):    -0.193ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.681    -0.193    design_1_i/hw0_0/inst/clk160m
    SLICE_X4Y195         FDRE                                         r  design_1_i/hw0_0/inst/ibuf_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y195         FDRE (Prop_fdre_C_Q)         0.141    -0.052 r  design_1_i/hw0_0/inst/ibuf_reg[0][23]/Q
                         net (fo=1, routed)           0.170     0.118    design_1_i/hw0_0/inst/ibuf_reg_n_0_[0][23]
    SLICE_X3Y196         FDRE                                         r  design_1_i/hw0_0/inst/wg_RfFreq_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.959     0.184    design_1_i/hw0_0/inst/clk160m
    SLICE_X3Y196         FDRE                                         r  design_1_i/hw0_0/inst/wg_RfFreq_reg[7]/C
                         clock pessimism             -0.337    -0.153    
    SLICE_X3Y196         FDRE (Hold_fdre_C_D)         0.078    -0.075    design_1_i/hw0_0/inst/wg_RfFreq_reg[7]
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           0.118    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/ibuf_reg[0][19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            design_1_i/hw0_0/inst/wg_RfFreq_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out2_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.716%)  route 0.143ns (50.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.184ns
    Source Clock Delay      (SCD):    -0.192ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.682    -0.192    design_1_i/hw0_0/inst/clk160m
    SLICE_X3Y194         FDRE                                         r  design_1_i/hw0_0/inst/ibuf_reg[0][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y194         FDRE (Prop_fdre_C_Q)         0.141    -0.051 r  design_1_i/hw0_0/inst/ibuf_reg[0][19]/Q
                         net (fo=1, routed)           0.143     0.091    design_1_i/hw0_0/inst/ibuf_reg_n_0_[0][19]
    SLICE_X3Y193         FDRE                                         r  design_1_i/hw0_0/inst/wg_RfFreq_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.959     0.184    design_1_i/hw0_0/inst/clk160m
    SLICE_X3Y193         FDRE                                         r  design_1_i/hw0_0/inst/wg_RfFreq_reg[3]/C
                         clock pessimism             -0.360    -0.176    
    SLICE_X3Y193         FDRE (Hold_fdre_C_D)         0.070    -0.106    design_1_i/hw0_0/inst/wg_RfFreq_reg[3]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.091    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         6.250       4.658      BUFGCTRL_X0Y1   design_1_i/clk_wiz_1/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.250       5.001      PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         6.250       5.250      SLICE_X7Y183    design_1_i/hw0_0/inst/clk160m_cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.250       5.250      SLICE_X7Y183    design_1_i/hw0_0/inst/clk160m_cnt_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.250       5.250      SLICE_X7Y183    design_1_i/hw0_0/inst/clk160m_cnt_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.250       5.250      SLICE_X7Y183    design_1_i/hw0_0/inst/clk160m_cnt_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.250       5.250      SLICE_X9Y168    design_1_i/hw0_0/inst/cycleEndTime_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.250       5.250      SLICE_X10Y175   design_1_i/hw0_0/inst/cycleEndTime_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.250       5.250      SLICE_X10Y175   design_1_i/hw0_0/inst/cycleEndTime_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         6.250       5.250      SLICE_X10Y175   design_1_i/hw0_0/inst/cycleEndTime_reg[12]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.250       153.750    PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X7Y183    design_1_i/hw0_0/inst/clk160m_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X7Y183    design_1_i/hw0_0/inst/clk160m_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X7Y183    design_1_i/hw0_0/inst/clk160m_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X7Y183    design_1_i/hw0_0/inst/clk160m_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X7Y183    design_1_i/hw0_0/inst/clk160m_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X7Y183    design_1_i/hw0_0/inst/clk160m_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X7Y183    design_1_i/hw0_0/inst/clk160m_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X7Y183    design_1_i/hw0_0/inst/clk160m_cnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X9Y168    design_1_i/hw0_0/inst/cycleEndTime_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X9Y168    design_1_i/hw0_0/inst/cycleEndTime_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X7Y183    design_1_i/hw0_0/inst/clk160m_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X7Y183    design_1_i/hw0_0/inst/clk160m_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X7Y183    design_1_i/hw0_0/inst/clk160m_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X7Y183    design_1_i/hw0_0/inst/clk160m_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X7Y183    design_1_i/hw0_0/inst/clk160m_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X7Y183    design_1_i/hw0_0/inst/clk160m_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X7Y183    design_1_i/hw0_0/inst/clk160m_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X7Y183    design_1_i/hw0_0/inst/clk160m_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X9Y168    design_1_i/hw0_0/inst/cycleEndTime_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         3.125       2.625      SLICE_X9Y168    design_1_i/hw0_0/inst/cycleEndTime_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  clkfbout_design_1_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y4   design_1_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out2_design_1_clk_wiz_1_0

Setup :         3058  Failing Endpoints,  Worst Slack       -4.818ns,  Total Violation    -7251.996ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.818ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[34][29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        5.573ns  (logic 1.375ns (24.671%)  route 4.198ns (75.329%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 4.903 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.811ns = ( 3.189 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     7.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278     0.146 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     1.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.665 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.524     3.189    design_1_i/hw0_0/inst/ramClk
    SLICE_X24Y180        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y180        FDRE (Prop_fdre_C_Q)         0.379     3.568 r  design_1_i/hw0_0/inst/mem_reg[15][13]/Q
                         net (fo=3, routed)           1.216     4.785    design_1_i/hw0_0/inst/mem_reg_n_0_[15][13]
    SLICE_X21Y181        LUT6 (Prop_lut6_I5_O)        0.105     4.890 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_30/O
                         net (fo=1, routed)           0.000     4.890    design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_30_n_0
    SLICE_X21Y181        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.330 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.330    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13_n_0
    SLICE_X21Y182        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.520 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_3/CO[2]
                         net (fo=10, routed)          0.839     6.359    design_1_i/hw0_0/inst/p_1_in
    SLICE_X9Y183         LUT6 (Prop_lut6_I5_O)        0.261     6.620 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_1/O
                         net (fo=1516, routed)        2.143     8.763    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X79Y196        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[34][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.451     4.903    design_1_i/hw0_0/inst/clk160m
    SLICE_X79Y196        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[34][29]/C
                         clock pessimism             -0.609     4.294    
                         clock uncertainty           -0.181     4.113    
    SLICE_X79Y196        FDRE (Setup_fdre_C_CE)      -0.168     3.945    design_1_i/hw0_0/inst/pusleGenDatas_reg[34][29]
  -------------------------------------------------------------------
                         required time                          3.945    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                 -4.818    

Slack (VIOLATED) :        -4.818ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[36][31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        5.573ns  (logic 1.375ns (24.671%)  route 4.198ns (75.329%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 4.903 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.811ns = ( 3.189 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     7.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278     0.146 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     1.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.665 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.524     3.189    design_1_i/hw0_0/inst/ramClk
    SLICE_X24Y180        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y180        FDRE (Prop_fdre_C_Q)         0.379     3.568 r  design_1_i/hw0_0/inst/mem_reg[15][13]/Q
                         net (fo=3, routed)           1.216     4.785    design_1_i/hw0_0/inst/mem_reg_n_0_[15][13]
    SLICE_X21Y181        LUT6 (Prop_lut6_I5_O)        0.105     4.890 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_30/O
                         net (fo=1, routed)           0.000     4.890    design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_30_n_0
    SLICE_X21Y181        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.330 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.330    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13_n_0
    SLICE_X21Y182        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.520 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_3/CO[2]
                         net (fo=10, routed)          0.839     6.359    design_1_i/hw0_0/inst/p_1_in
    SLICE_X9Y183         LUT6 (Prop_lut6_I5_O)        0.261     6.620 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_1/O
                         net (fo=1516, routed)        2.143     8.763    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X79Y196        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[36][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.451     4.903    design_1_i/hw0_0/inst/clk160m
    SLICE_X79Y196        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[36][31]/C
                         clock pessimism             -0.609     4.294    
                         clock uncertainty           -0.181     4.113    
    SLICE_X79Y196        FDRE (Setup_fdre_C_CE)      -0.168     3.945    design_1_i/hw0_0/inst/pusleGenDatas_reg[36][31]
  -------------------------------------------------------------------
                         required time                          3.945    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                 -4.818    

Slack (VIOLATED) :        -4.818ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[40][24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        5.573ns  (logic 1.375ns (24.671%)  route 4.198ns (75.329%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 4.903 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.811ns = ( 3.189 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     7.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278     0.146 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     1.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.665 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.524     3.189    design_1_i/hw0_0/inst/ramClk
    SLICE_X24Y180        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y180        FDRE (Prop_fdre_C_Q)         0.379     3.568 r  design_1_i/hw0_0/inst/mem_reg[15][13]/Q
                         net (fo=3, routed)           1.216     4.785    design_1_i/hw0_0/inst/mem_reg_n_0_[15][13]
    SLICE_X21Y181        LUT6 (Prop_lut6_I5_O)        0.105     4.890 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_30/O
                         net (fo=1, routed)           0.000     4.890    design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_30_n_0
    SLICE_X21Y181        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.330 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.330    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13_n_0
    SLICE_X21Y182        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.520 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_3/CO[2]
                         net (fo=10, routed)          0.839     6.359    design_1_i/hw0_0/inst/p_1_in
    SLICE_X9Y183         LUT6 (Prop_lut6_I5_O)        0.261     6.620 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_1/O
                         net (fo=1516, routed)        2.143     8.763    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X79Y196        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[40][24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.451     4.903    design_1_i/hw0_0/inst/clk160m
    SLICE_X79Y196        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[40][24]/C
                         clock pessimism             -0.609     4.294    
                         clock uncertainty           -0.181     4.113    
    SLICE_X79Y196        FDRE (Setup_fdre_C_CE)      -0.168     3.945    design_1_i/hw0_0/inst/pusleGenDatas_reg[40][24]
  -------------------------------------------------------------------
                         required time                          3.945    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                 -4.818    

Slack (VIOLATED) :        -4.818ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[42][31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        5.573ns  (logic 1.375ns (24.671%)  route 4.198ns (75.329%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 4.903 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.811ns = ( 3.189 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     7.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278     0.146 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     1.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.665 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.524     3.189    design_1_i/hw0_0/inst/ramClk
    SLICE_X24Y180        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y180        FDRE (Prop_fdre_C_Q)         0.379     3.568 r  design_1_i/hw0_0/inst/mem_reg[15][13]/Q
                         net (fo=3, routed)           1.216     4.785    design_1_i/hw0_0/inst/mem_reg_n_0_[15][13]
    SLICE_X21Y181        LUT6 (Prop_lut6_I5_O)        0.105     4.890 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_30/O
                         net (fo=1, routed)           0.000     4.890    design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_30_n_0
    SLICE_X21Y181        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.330 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.330    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13_n_0
    SLICE_X21Y182        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.520 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_3/CO[2]
                         net (fo=10, routed)          0.839     6.359    design_1_i/hw0_0/inst/p_1_in
    SLICE_X9Y183         LUT6 (Prop_lut6_I5_O)        0.261     6.620 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_1/O
                         net (fo=1516, routed)        2.143     8.763    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X79Y196        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[42][31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.451     4.903    design_1_i/hw0_0/inst/clk160m
    SLICE_X79Y196        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[42][31]/C
                         clock pessimism             -0.609     4.294    
                         clock uncertainty           -0.181     4.113    
    SLICE_X79Y196        FDRE (Setup_fdre_C_CE)      -0.168     3.945    design_1_i/hw0_0/inst/pusleGenDatas_reg[42][31]
  -------------------------------------------------------------------
                         required time                          3.945    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                 -4.818    

Slack (VIOLATED) :        -4.818ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[46][29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        5.573ns  (logic 1.375ns (24.671%)  route 4.198ns (75.329%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 4.903 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.811ns = ( 3.189 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     7.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278     0.146 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     1.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.665 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.524     3.189    design_1_i/hw0_0/inst/ramClk
    SLICE_X24Y180        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y180        FDRE (Prop_fdre_C_Q)         0.379     3.568 r  design_1_i/hw0_0/inst/mem_reg[15][13]/Q
                         net (fo=3, routed)           1.216     4.785    design_1_i/hw0_0/inst/mem_reg_n_0_[15][13]
    SLICE_X21Y181        LUT6 (Prop_lut6_I5_O)        0.105     4.890 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_30/O
                         net (fo=1, routed)           0.000     4.890    design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_30_n_0
    SLICE_X21Y181        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.330 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.330    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13_n_0
    SLICE_X21Y182        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.520 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_3/CO[2]
                         net (fo=10, routed)          0.839     6.359    design_1_i/hw0_0/inst/p_1_in
    SLICE_X9Y183         LUT6 (Prop_lut6_I5_O)        0.261     6.620 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_1/O
                         net (fo=1516, routed)        2.143     8.763    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X79Y196        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[46][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.451     4.903    design_1_i/hw0_0/inst/clk160m
    SLICE_X79Y196        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[46][29]/C
                         clock pessimism             -0.609     4.294    
                         clock uncertainty           -0.181     4.113    
    SLICE_X79Y196        FDRE (Setup_fdre_C_CE)      -0.168     3.945    design_1_i/hw0_0/inst/pusleGenDatas_reg[46][29]
  -------------------------------------------------------------------
                         required time                          3.945    
                         arrival time                          -8.763    
  -------------------------------------------------------------------
                         slack                                 -4.818    

Slack (VIOLATED) :        -4.817ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[40][25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        5.604ns  (logic 1.375ns (24.534%)  route 4.229ns (75.466%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 4.903 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.811ns = ( 3.189 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     7.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278     0.146 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     1.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.665 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.524     3.189    design_1_i/hw0_0/inst/ramClk
    SLICE_X24Y180        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y180        FDRE (Prop_fdre_C_Q)         0.379     3.568 r  design_1_i/hw0_0/inst/mem_reg[15][13]/Q
                         net (fo=3, routed)           1.216     4.785    design_1_i/hw0_0/inst/mem_reg_n_0_[15][13]
    SLICE_X21Y181        LUT6 (Prop_lut6_I5_O)        0.105     4.890 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_30/O
                         net (fo=1, routed)           0.000     4.890    design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_30_n_0
    SLICE_X21Y181        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.330 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.330    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13_n_0
    SLICE_X21Y182        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.520 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_3/CO[2]
                         net (fo=10, routed)          0.839     6.359    design_1_i/hw0_0/inst/p_1_in
    SLICE_X9Y183         LUT6 (Prop_lut6_I5_O)        0.261     6.620 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_1/O
                         net (fo=1516, routed)        2.174     8.794    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X78Y198        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[40][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.451     4.903    design_1_i/hw0_0/inst/clk160m
    SLICE_X78Y198        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[40][25]/C
                         clock pessimism             -0.609     4.294    
                         clock uncertainty           -0.181     4.113    
    SLICE_X78Y198        FDRE (Setup_fdre_C_CE)      -0.136     3.977    design_1_i/hw0_0/inst/pusleGenDatas_reg[40][25]
  -------------------------------------------------------------------
                         required time                          3.977    
                         arrival time                          -8.794    
  -------------------------------------------------------------------
                         slack                                 -4.817    

Slack (VIOLATED) :        -4.817ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[46][25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        5.604ns  (logic 1.375ns (24.534%)  route 4.229ns (75.466%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.347ns = ( 4.903 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.811ns = ( 3.189 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     7.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278     0.146 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     1.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.665 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.524     3.189    design_1_i/hw0_0/inst/ramClk
    SLICE_X24Y180        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y180        FDRE (Prop_fdre_C_Q)         0.379     3.568 r  design_1_i/hw0_0/inst/mem_reg[15][13]/Q
                         net (fo=3, routed)           1.216     4.785    design_1_i/hw0_0/inst/mem_reg_n_0_[15][13]
    SLICE_X21Y181        LUT6 (Prop_lut6_I5_O)        0.105     4.890 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_30/O
                         net (fo=1, routed)           0.000     4.890    design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_30_n_0
    SLICE_X21Y181        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.330 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.330    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13_n_0
    SLICE_X21Y182        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.520 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_3/CO[2]
                         net (fo=10, routed)          0.839     6.359    design_1_i/hw0_0/inst/p_1_in
    SLICE_X9Y183         LUT6 (Prop_lut6_I5_O)        0.261     6.620 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_1/O
                         net (fo=1516, routed)        2.174     8.794    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X78Y198        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[46][25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.451     4.903    design_1_i/hw0_0/inst/clk160m
    SLICE_X78Y198        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[46][25]/C
                         clock pessimism             -0.609     4.294    
                         clock uncertainty           -0.181     4.113    
    SLICE_X78Y198        FDRE (Setup_fdre_C_CE)      -0.136     3.977    design_1_i/hw0_0/inst/pusleGenDatas_reg[46][25]
  -------------------------------------------------------------------
                         required time                          3.977    
                         arrival time                          -8.794    
  -------------------------------------------------------------------
                         slack                                 -4.817    

Slack (VIOLATED) :        -4.753ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[34][27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        5.507ns  (logic 1.375ns (24.966%)  route 4.132ns (75.034%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 4.902 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.811ns = ( 3.189 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     7.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278     0.146 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     1.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.665 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.524     3.189    design_1_i/hw0_0/inst/ramClk
    SLICE_X24Y180        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y180        FDRE (Prop_fdre_C_Q)         0.379     3.568 r  design_1_i/hw0_0/inst/mem_reg[15][13]/Q
                         net (fo=3, routed)           1.216     4.785    design_1_i/hw0_0/inst/mem_reg_n_0_[15][13]
    SLICE_X21Y181        LUT6 (Prop_lut6_I5_O)        0.105     4.890 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_30/O
                         net (fo=1, routed)           0.000     4.890    design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_30_n_0
    SLICE_X21Y181        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.330 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.330    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13_n_0
    SLICE_X21Y182        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.520 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_3/CO[2]
                         net (fo=10, routed)          0.839     6.359    design_1_i/hw0_0/inst/p_1_in
    SLICE_X9Y183         LUT6 (Prop_lut6_I5_O)        0.261     6.620 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_1/O
                         net (fo=1516, routed)        2.077     8.697    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X72Y198        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[34][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.450     4.902    design_1_i/hw0_0/inst/clk160m
    SLICE_X72Y198        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[34][27]/C
                         clock pessimism             -0.609     4.293    
                         clock uncertainty           -0.181     4.112    
    SLICE_X72Y198        FDRE (Setup_fdre_C_CE)      -0.168     3.944    design_1_i/hw0_0/inst/pusleGenDatas_reg[34][27]
  -------------------------------------------------------------------
                         required time                          3.944    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                 -4.753    

Slack (VIOLATED) :        -4.753ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[36][27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        5.507ns  (logic 1.375ns (24.966%)  route 4.132ns (75.034%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 4.902 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.811ns = ( 3.189 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     7.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278     0.146 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     1.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.665 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.524     3.189    design_1_i/hw0_0/inst/ramClk
    SLICE_X24Y180        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y180        FDRE (Prop_fdre_C_Q)         0.379     3.568 r  design_1_i/hw0_0/inst/mem_reg[15][13]/Q
                         net (fo=3, routed)           1.216     4.785    design_1_i/hw0_0/inst/mem_reg_n_0_[15][13]
    SLICE_X21Y181        LUT6 (Prop_lut6_I5_O)        0.105     4.890 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_30/O
                         net (fo=1, routed)           0.000     4.890    design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_30_n_0
    SLICE_X21Y181        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.330 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.330    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13_n_0
    SLICE_X21Y182        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.520 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_3/CO[2]
                         net (fo=10, routed)          0.839     6.359    design_1_i/hw0_0/inst/p_1_in
    SLICE_X9Y183         LUT6 (Prop_lut6_I5_O)        0.261     6.620 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_1/O
                         net (fo=1516, routed)        2.077     8.697    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X72Y198        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[36][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.450     4.902    design_1_i/hw0_0/inst/clk160m
    SLICE_X72Y198        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[36][27]/C
                         clock pessimism             -0.609     4.293    
                         clock uncertainty           -0.181     4.112    
    SLICE_X72Y198        FDRE (Setup_fdre_C_CE)      -0.168     3.944    design_1_i/hw0_0/inst/pusleGenDatas_reg[36][27]
  -------------------------------------------------------------------
                         required time                          3.944    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                 -4.753    

Slack (VIOLATED) :        -4.753ns  (required time - arrival time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[15][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[36][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.250ns  (clk_out2_design_1_clk_wiz_1_0 rise@6.250ns - clk_out1_design_1_clk_wiz_1_0 rise@5.000ns)
  Data Path Delay:        5.507ns  (logic 1.375ns (24.966%)  route 4.132ns (75.034%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        -0.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.348ns = ( 4.902 - 6.250 ) 
    Source Clock Delay      (SCD):    -1.811ns = ( 3.189 - 5.000 ) 
    Clock Pessimism Removal (CPR):    -0.609ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      5.000     5.000 r  
    W19                                               0.000     5.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     6.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     7.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278     0.146 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439     1.584    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.665 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.524     3.189    design_1_i/hw0_0/inst/ramClk
    SLICE_X24Y180        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[15][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y180        FDRE (Prop_fdre_C_Q)         0.379     3.568 r  design_1_i/hw0_0/inst/mem_reg[15][13]/Q
                         net (fo=3, routed)           1.216     4.785    design_1_i/hw0_0/inst/mem_reg_n_0_[15][13]
    SLICE_X21Y181        LUT6 (Prop_lut6_I5_O)        0.105     4.890 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_30/O
                         net (fo=1, routed)           0.000     4.890    design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_30_n_0
    SLICE_X21Y181        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     5.330 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13/CO[3]
                         net (fo=1, routed)           0.000     5.330    design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_13_n_0
    SLICE_X21Y182        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     5.520 r  design_1_i/hw0_0/inst/pusleGenDatas_reg[58][31]_i_3/CO[2]
                         net (fo=10, routed)          0.839     6.359    design_1_i/hw0_0/inst/p_1_in
    SLICE_X9Y183         LUT6 (Prop_lut6_I5_O)        0.261     6.620 r  design_1_i/hw0_0/inst/pusleGenDatas[58][31]_i_1/O
                         net (fo=1516, routed)        2.077     8.697    design_1_i/hw0_0/inst/wg_sampleEnd
    SLICE_X73Y198        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[36][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      6.250     6.250 r  
    W19                                               0.000     6.250 r  sysClk50m (IN)
                         net (fo=0)                   0.000     6.250    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     7.533 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     8.552    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.547     2.005 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.371     3.375    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077     3.452 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        1.450     4.902    design_1_i/hw0_0/inst/clk160m
    SLICE_X73Y198        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[36][28]/C
                         clock pessimism             -0.609     4.293    
                         clock uncertainty           -0.181     4.112    
    SLICE_X73Y198        FDRE (Setup_fdre_C_CE)      -0.168     3.944    design_1_i/hw0_0/inst/pusleGenDatas_reg[36][28]
  -------------------------------------------------------------------
                         required time                          3.944    
                         arrival time                          -8.697    
  -------------------------------------------------------------------
                         slack                                 -4.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[61][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[29][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.128ns (23.415%)  route 0.419ns (76.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.152ns
    Source Clock Delay      (SCD):    -0.193ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.681    -0.193    design_1_i/hw0_0/inst/ramClk
    SLICE_X5Y155         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[61][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y155         FDRE (Prop_fdre_C_Q)         0.128    -0.065 r  design_1_i/hw0_0/inst/mem_reg[61][5]/Q
                         net (fo=2, routed)           0.419     0.353    design_1_i/hw0_0/inst/mem_reg_n_0_[61][5]
    SLICE_X8Y158         FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[29][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.927     0.152    design_1_i/hw0_0/inst/clk160m
    SLICE_X8Y158         FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[29][5]/C
                         clock pessimism             -0.051     0.101    
                         clock uncertainty            0.181     0.283    
    SLICE_X8Y158         FDRE (Hold_fdre_C_D)         0.011     0.294    design_1_i/hw0_0/inst/pusleGenDatas_reg[29][5]
  -------------------------------------------------------------------
                         required time                         -0.294    
                         arrival time                           0.353    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[84][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[52][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.164ns (26.063%)  route 0.465ns (73.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.154ns
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.654    -0.220    design_1_i/hw0_0/inst/ramClk
    SLICE_X10Y152        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[84][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y152        FDRE (Prop_fdre_C_Q)         0.164    -0.056 r  design_1_i/hw0_0/inst/mem_reg[84][3]/Q
                         net (fo=2, routed)           0.465     0.409    design_1_i/hw0_0/inst/mem_reg_n_0_[84][3]
    SLICE_X12Y150        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[52][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.929     0.154    design_1_i/hw0_0/inst/clk160m
    SLICE_X12Y150        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[52][3]/C
                         clock pessimism             -0.051     0.103    
                         clock uncertainty            0.181     0.285    
    SLICE_X12Y150        FDRE (Hold_fdre_C_D)         0.063     0.348    design_1_i/hw0_0/inst/pusleGenDatas_reg[52][3]
  -------------------------------------------------------------------
                         required time                         -0.348    
                         arrival time                           0.409    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[76][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[44][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.141ns (21.875%)  route 0.504ns (78.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.151ns
    Source Clock Delay      (SCD):    -0.225ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.649    -0.225    design_1_i/hw0_0/inst/ramClk
    SLICE_X22Y162        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[76][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y162        FDRE (Prop_fdre_C_Q)         0.141    -0.084 r  design_1_i/hw0_0/inst/mem_reg[76][3]/Q
                         net (fo=2, routed)           0.504     0.419    design_1_i/hw0_0/inst/mem_reg_n_0_[76][3]
    SLICE_X24Y159        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[44][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.926     0.151    design_1_i/hw0_0/inst/clk160m
    SLICE_X24Y159        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[44][3]/C
                         clock pessimism             -0.051     0.100    
                         clock uncertainty            0.181     0.282    
    SLICE_X24Y159        FDRE (Hold_fdre_C_D)         0.076     0.358    design_1_i/hw0_0/inst/pusleGenDatas_reg[44][3]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[58][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[26][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.148ns (25.073%)  route 0.442ns (74.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.142ns
    Source Clock Delay      (SCD):    -0.230ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.644    -0.230    design_1_i/hw0_0/inst/ramClk
    SLICE_X58Y195        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[58][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y195        FDRE (Prop_fdre_C_Q)         0.148    -0.082 r  design_1_i/hw0_0/inst/mem_reg[58][28]/Q
                         net (fo=2, routed)           0.442     0.360    design_1_i/hw0_0/inst/mem_reg_n_0_[58][28]
    SLICE_X55Y199        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[26][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.917     0.142    design_1_i/hw0_0/inst/clk160m
    SLICE_X55Y199        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[26][28]/C
                         clock pessimism             -0.051     0.091    
                         clock uncertainty            0.181     0.273    
    SLICE_X55Y199        FDRE (Hold_fdre_C_D)         0.025     0.298    design_1_i/hw0_0/inst/pusleGenDatas_reg[26][28]
  -------------------------------------------------------------------
                         required time                         -0.298    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[85][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[53][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.164ns (26.687%)  route 0.451ns (73.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.154ns
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.654    -0.220    design_1_i/hw0_0/inst/ramClk
    SLICE_X8Y150         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[85][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y150         FDRE (Prop_fdre_C_Q)         0.164    -0.056 r  design_1_i/hw0_0/inst/mem_reg[85][3]/Q
                         net (fo=2, routed)           0.451     0.394    design_1_i/hw0_0/inst/mem_reg_n_0_[85][3]
    SLICE_X15Y150        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[53][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.929     0.154    design_1_i/hw0_0/inst/clk160m
    SLICE_X15Y150        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[53][3]/C
                         clock pessimism             -0.051     0.103    
                         clock uncertainty            0.181     0.285    
    SLICE_X15Y150        FDRE (Hold_fdre_C_D)         0.047     0.332    design_1_i/hw0_0/inst/pusleGenDatas_reg[53][3]
  -------------------------------------------------------------------
                         required time                         -0.332    
                         arrival time                           0.394    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[84][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[52][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.164ns (25.643%)  route 0.476ns (74.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.154ns
    Source Clock Delay      (SCD):    -0.220ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.654    -0.220    design_1_i/hw0_0/inst/ramClk
    SLICE_X14Y197        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[84][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y197        FDRE (Prop_fdre_C_Q)         0.164    -0.056 r  design_1_i/hw0_0/inst/mem_reg[84][18]/Q
                         net (fo=2, routed)           0.476     0.419    design_1_i/hw0_0/inst/mem_reg_n_0_[84][18]
    SLICE_X17Y199        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[52][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.929     0.154    design_1_i/hw0_0/inst/clk160m
    SLICE_X17Y199        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[52][18]/C
                         clock pessimism             -0.051     0.103    
                         clock uncertainty            0.181     0.285    
    SLICE_X17Y199        FDRE (Hold_fdre_C_D)         0.072     0.357    design_1_i/hw0_0/inst/pusleGenDatas_reg[52][18]
  -------------------------------------------------------------------
                         required time                         -0.357    
                         arrival time                           0.419    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[38][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[6][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.621ns  (logic 0.141ns (22.720%)  route 0.480ns (77.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.149ns
    Source Clock Delay      (SCD):    -0.221ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.653    -0.221    design_1_i/hw0_0/inst/ramClk
    SLICE_X11Y156        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[38][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y156        FDRE (Prop_fdre_C_Q)         0.141    -0.080 r  design_1_i/hw0_0/inst/mem_reg[38][5]/Q
                         net (fo=2, routed)           0.480     0.399    design_1_i/hw0_0/inst/mem_reg_n_0_[38][5]
    SLICE_X11Y162        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[6][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.924     0.149    design_1_i/hw0_0/inst/clk160m
    SLICE_X11Y162        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[6][5]/C
                         clock pessimism             -0.051     0.098    
                         clock uncertainty            0.181     0.280    
    SLICE_X11Y162        FDRE (Hold_fdre_C_D)         0.057     0.337    design_1_i/hw0_0/inst/pusleGenDatas_reg[6][5]
  -------------------------------------------------------------------
                         required time                         -0.337    
                         arrival time                           0.399    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[50][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[18][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.128ns (22.620%)  route 0.438ns (77.380%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.184ns
    Source Clock Delay      (SCD):    -0.194ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.680    -0.194    design_1_i/hw0_0/inst/ramClk
    SLICE_X7Y157         FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[50][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y157         FDRE (Prop_fdre_C_Q)         0.128    -0.066 r  design_1_i/hw0_0/inst/mem_reg[50][6]/Q
                         net (fo=2, routed)           0.438     0.372    design_1_i/hw0_0/inst/mem_reg_n_0_[50][6]
    SLICE_X0Y154         FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[18][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.959     0.184    design_1_i/hw0_0/inst/clk160m
    SLICE_X0Y154         FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[18][6]/C
                         clock pessimism             -0.051     0.133    
                         clock uncertainty            0.181     0.315    
    SLICE_X0Y154         FDRE (Hold_fdre_C_D)        -0.006     0.309    design_1_i/hw0_0/inst/pusleGenDatas_reg[18][6]
  -------------------------------------------------------------------
                         required time                         -0.309    
                         arrival time                           0.372    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[60][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[28][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.141ns (21.622%)  route 0.511ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.142ns
    Source Clock Delay      (SCD):    -0.229ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.645    -0.229    design_1_i/hw0_0/inst/ramClk
    SLICE_X11Y169        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[60][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y169        FDRE (Prop_fdre_C_Q)         0.141    -0.088 r  design_1_i/hw0_0/inst/mem_reg[60][13]/Q
                         net (fo=2, routed)           0.511     0.423    design_1_i/hw0_0/inst/mem_reg_n_0_[60][13]
    SLICE_X14Y170        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[28][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.917     0.142    design_1_i/hw0_0/inst/clk160m
    SLICE_X14Y170        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[28][13]/C
                         clock pessimism             -0.051     0.091    
                         clock uncertainty            0.181     0.273    
    SLICE_X14Y170        FDRE (Hold_fdre_C_D)         0.087     0.360    design_1_i/hw0_0/inst/pusleGenDatas_reg[28][13]
  -------------------------------------------------------------------
                         required time                         -0.360    
                         arrival time                           0.423    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/hw0_0/inst/mem_reg[72][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/hw0_0/inst/pusleGenDatas_reg[40][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk_out2_design_1_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_1_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.128ns (21.876%)  route 0.457ns (78.124%))
  Logic Levels:           0  
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.148ns
    Source Clock Delay      (SCD):    -0.224ns
    Clock Pessimism Removal (CPR):    0.051ns
  Clock Uncertainty:      0.181ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.650    -0.224    design_1_i/hw0_0/inst/ramClk
    SLICE_X23Y160        FDRE                                         r  design_1_i/hw0_0/inst/mem_reg[72][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y160        FDRE (Prop_fdre_C_Q)         0.128    -0.096 r  design_1_i/hw0_0/inst/mem_reg[72][5]/Q
                         net (fo=2, routed)           0.457     0.361    design_1_i/hw0_0/inst/mem_reg_n_0_[72][5]
    SLICE_X16Y163        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[40][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.923     0.148    design_1_i/hw0_0/inst/clk160m
    SLICE_X16Y163        FDRE                                         r  design_1_i/hw0_0/inst/pusleGenDatas_reg[40][5]/C
                         clock pessimism             -0.051     0.097    
                         clock uncertainty            0.181     0.279    
    SLICE_X16Y163        FDRE (Hold_fdre_C_D)         0.019     0.298    design_1_i/hw0_0/inst/pusleGenDatas_reg[40][5]
  -------------------------------------------------------------------
                         required time                         -0.298    
                         arrival time                           0.361    
  -------------------------------------------------------------------
                         slack                                  0.063    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpInA[7]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.786ns  (logic 1.272ns (18.743%)  route 5.514ns (81.257%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.357ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.357ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  gpInA[7] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[7]
    H18                  IBUF (Prop_ibuf_I_O)         1.272     1.272 r  gpInA_IBUF[7]_inst/O
                         net (fo=1, routed)           5.514     6.786    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[7]
    SLICE_X79Y16         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.441    -1.357    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X79Y16         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[7].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uartIpcRx2
                            (input port)
  Destination:            design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.485ns  (logic 1.285ns (19.809%)  route 5.200ns (80.191%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  uartIpcRx2 (IN)
                         net (fo=0)                   0.000     0.000    uartIpcRx2
    L20                  IBUF (Prop_ibuf_I_O)         1.285     1.285 r  uartIpcRx2_IBUF_inst/O
                         net (fo=1, routed)           5.200     6.485    design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X75Y12         FDRE                                         r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.443    -1.355    design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X75Y12         FDRE                                         r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[4]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.371ns  (logic 1.233ns (19.345%)  route 5.139ns (80.655%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  gpInA[4] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[4]
    J16                  IBUF (Prop_ibuf_I_O)         1.233     1.233 r  gpInA_IBUF[4]_inst/O
                         net (fo=1, routed)           5.139     6.371    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X78Y32         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.440    -1.358    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X78Y32         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uartIpcRxH
                            (input port)
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.021ns  (logic 1.286ns (21.355%)  route 4.735ns (78.645%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.355ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  uartIpcRxH (IN)
                         net (fo=0)                   0.000     0.000    uartIpcRxH
    L16                  IBUF (Prop_ibuf_I_O)         1.286     1.286 r  uartIpcRxH_IBUF_inst/O
                         net (fo=1, routed)           4.735     6.021    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X76Y11         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.443    -1.355    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X76Y11         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[5]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.898ns  (logic 1.280ns (21.709%)  route 4.618ns (78.291%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.358ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  gpInA[5] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[5]
    K18                  IBUF (Prop_ibuf_I_O)         1.280     1.280 r  gpInA_IBUF[5]_inst/O
                         net (fo=1, routed)           4.618     5.898    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X78Y32         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.440    -1.358    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X78Y32         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[6]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.768ns  (logic 1.292ns (22.404%)  route 4.475ns (77.596%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  gpInA[6] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[6]
    K16                  IBUF (Prop_ibuf_I_O)         1.292     1.292 r  gpInA_IBUF[6]_inst/O
                         net (fo=1, routed)           4.475     5.768    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X79Y25         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.432    -1.366    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X79Y25         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rs485Ro
                            (input port)
  Destination:            design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.452ns  (logic 1.328ns (24.349%)  route 4.125ns (75.651%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.352ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  rs485Ro (IN)
                         net (fo=0)                   0.000     0.000    rs485Ro
    W17                  IBUF (Prop_ibuf_I_O)         1.328     1.328 r  rs485Ro_IBUF_inst/O
                         net (fo=1, routed)           4.125     5.452    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X81Y8          FDRE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.446    -1.352    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X81Y8          FDRE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.608ns  (logic 1.341ns (29.105%)  route 3.267ns (70.895%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.366ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB16                                              0.000     0.000 r  gpInA[1] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[1]
    AB16                 IBUF (Prop_ibuf_I_O)         1.341     1.341 r  gpInA_IBUF[1]_inst/O
                         net (fo=1, routed)           3.267     4.608    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X79Y25         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.432    -1.366    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X79Y25         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[3]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.564ns  (logic 1.337ns (29.291%)  route 3.227ns (70.709%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB18                                              0.000     0.000 r  gpInA[3] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[3]
    AB18                 IBUF (Prop_ibuf_I_O)         1.337     1.337 r  gpInA_IBUF[3]_inst/O
                         net (fo=1, routed)           3.227     4.564    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X77Y27         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.434    -1.364    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X77Y27         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[0]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.260ns  (logic 1.336ns (31.357%)  route 2.924ns (68.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.364ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB15                                              0.000     0.000 r  gpInA[0] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[0]
    AB15                 IBUF (Prop_ibuf_I_O)         1.336     1.336 r  gpInA_IBUF[0]_inst/O
                         net (fo=1, routed)           2.924     4.260    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X77Y27         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.434    -1.364    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X77Y27         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 gpInA[2]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.992ns  (logic 0.476ns (23.889%)  route 1.516ns (76.111%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB17                                              0.000     0.000 r  gpInA[2] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[2]
    AB17                 IBUF (Prop_ibuf_I_O)         0.476     0.476 r  gpInA_IBUF[2]_inst/O
                         net (fo=1, routed)           1.516     1.992    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X65Y20         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.897     0.122    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X65Y20         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[0]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.017ns  (logic 0.480ns (23.809%)  route 1.536ns (76.191%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.140ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB15                                              0.000     0.000 r  gpInA[0] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[0]
    AB15                 IBUF (Prop_ibuf_I_O)         0.480     0.480 r  gpInA_IBUF[0]_inst/O
                         net (fo=1, routed)           1.536     2.017    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X77Y27         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.915     0.140    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X77Y27         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.213ns  (logic 0.485ns (21.927%)  route 1.728ns (78.073%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB16                                              0.000     0.000 r  gpInA[1] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[1]
    AB16                 IBUF (Prop_ibuf_I_O)         0.485     0.485 r  gpInA_IBUF[1]_inst/O
                         net (fo=1, routed)           1.728     2.213    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X79Y25         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.913     0.138    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X79Y25         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[3]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.243ns  (logic 0.481ns (21.455%)  route 1.761ns (78.545%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.140ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB18                                              0.000     0.000 r  gpInA[3] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[3]
    AB18                 IBUF (Prop_ibuf_I_O)         0.481     0.481 r  gpInA_IBUF[3]_inst/O
                         net (fo=1, routed)           1.761     2.243    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X77Y27         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.915     0.140    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X77Y27         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rs485Ro
                            (input port)
  Destination:            design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.715ns  (logic 0.472ns (17.383%)  route 2.243ns (82.617%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.153ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.153ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  rs485Ro (IN)
                         net (fo=0)                   0.000     0.000    rs485Ro
    W17                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  rs485Ro_IBUF_inst/O
                         net (fo=1, routed)           2.243     2.715    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X81Y8          FDRE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.928     0.153    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X81Y8          FDRE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[6]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.830ns  (logic 0.437ns (15.434%)  route 2.393ns (84.566%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.138ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  gpInA[6] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[6]
    K16                  IBUF (Prop_ibuf_I_O)         0.437     0.437 r  gpInA_IBUF[6]_inst/O
                         net (fo=1, routed)           2.393     2.830    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X79Y25         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.913     0.138    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X79Y25         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[5]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.859ns  (logic 0.425ns (14.873%)  route 2.434ns (85.127%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.146ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  gpInA[5] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[5]
    K18                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  gpInA_IBUF[5]_inst/O
                         net (fo=1, routed)           2.434     2.859    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X78Y32         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.921     0.146    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X78Y32         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uartIpcRxH
                            (input port)
  Destination:            design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.995ns  (logic 0.430ns (14.368%)  route 2.565ns (85.632%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.151ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  uartIpcRxH (IN)
                         net (fo=0)                   0.000     0.000    uartIpcRxH
    L16                  IBUF (Prop_ibuf_I_O)         0.430     0.430 r  uartIpcRxH_IBUF_inst/O
                         net (fo=1, routed)           2.565     2.995    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X76Y11         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.926     0.151    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X76Y11         FDRE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 gpInA[4]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.067ns  (logic 0.378ns (12.315%)  route 2.690ns (87.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.146ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  gpInA[4] (IN)
                         net (fo=0)                   0.000     0.000    gpInA[4]
    J16                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  gpInA_IBUF[4]_inst/O
                         net (fo=1, routed)           2.690     3.067    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[4]
    SLICE_X78Y32         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.921     0.146    design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X78Y32         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 uartIpcRx2
                            (input port)
  Destination:            design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.235ns  (logic 0.429ns (13.272%)  route 2.805ns (86.728%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.149ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  uartIpcRx2 (IN)
                         net (fo=0)                   0.000     0.000    uartIpcRx2
    L20                  IBUF (Prop_ibuf_I_O)         0.429     0.429 r  uartIpcRx2_IBUF_inst/O
                         net (fo=1, routed)           2.805     3.235    design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/rx
    SLICE_X75Y12         FDRE                                         r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.924     0.149    design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X75Y12         FDRE                                         r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.284ns (29.864%)  route 0.667ns (70.136%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.244ns
    Source Clock Delay      (SCD):    0.131ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.906     0.131    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X59Y2          FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y2          FDRE (Prop_fdre_C_Q)         0.160     0.291 r  design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.405     0.696    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X58Y0          LUT2 (Prop_lut2_I0_O)        0.124     0.820 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.262     1.082    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X57Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.630    -0.244    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X57Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        1.537ns  (logic 0.473ns (30.775%)  route 1.064ns (69.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.420ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.820ns
    Source Clock Delay      (SCD):    -1.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.398    -1.400    design_1_i/rst_clk_wiz_1_100M/U0/slowest_sync_clk
    SLICE_X59Y2          FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y2          FDRE (Prop_fdre_C_Q)         0.279    -1.121 r  design_1_i/rst_clk_wiz_1_100M/U0/FDRE_inst/Q
                         net (fo=1, routed)           0.632    -0.489    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Reset
    SLICE_X58Y0          LUT2 (Prop_lut2_I0_O)        0.194    -0.295 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.432     0.137    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X57Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.515    -1.820    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X57Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.019ns  (logic 2.898ns (57.743%)  route 2.121ns (42.257%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns
    Source Clock Delay      (SCD):    3.153ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.521     3.153    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X62Y3          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y3          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.332     4.485 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.613     5.098    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X63Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.704     5.802 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.802    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.900 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.900    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     6.145 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.489     6.634    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X60Y4          LUT3 (Prop_lut3_I1_O)        0.309     6.943 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.672     7.616    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X54Y4          LUT6 (Prop_lut6_I4_O)        0.105     7.721 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.346     8.067    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i027_out
    SLICE_X54Y3          LUT6 (Prop_lut6_I5_O)        0.105     8.172 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.000     8.172    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1_n_0
    SLICE_X54Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.395    -1.403    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X54Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.914ns  (logic 2.898ns (58.977%)  route 2.016ns (41.023%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns
    Source Clock Delay      (SCD):    3.153ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.521     3.153    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X62Y3          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y3          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.332     4.485 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.613     5.098    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X63Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.704     5.802 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.802    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.900 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.900    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     6.145 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.489     6.634    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X60Y4          LUT3 (Prop_lut3_I1_O)        0.309     6.943 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.672     7.616    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X54Y4          LUT6 (Prop_lut6_I4_O)        0.105     7.721 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.241     7.962    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X54Y3          LUT6 (Prop_lut6_I4_O)        0.105     8.067 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.000     8.067    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1
    SLICE_X54Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.395    -1.403    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X54Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[10].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.293ns  (logic 1.021ns (31.008%)  route 2.272ns (68.992%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.516     3.148    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X66Y13         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y13         FDRE (Prop_fdre_C_Q)         0.433     3.581 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/Q
                         net (fo=2, routed)           1.157     4.738    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X57Y13         LUT5 (Prop_lut5_I1_O)        0.115     4.853 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[10].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           1.115     5.968    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[21]
    SLICE_X44Y1          LUT3 (Prop_lut3_I2_O)        0.267     6.235 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__78/O
                         net (fo=1, routed)           0.000     6.235    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7/I1127_out
    SLICE_X44Y1          MUXF7 (Prop_muxf7_I1_O)      0.206     6.441 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[10].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.441    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[10].Gen_Instr_DFF/of_instr_ii_32
    SLICE_X44Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[10].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.405    -1.393    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[10].Gen_Instr_DFF/Clk
    SLICE_X44Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[10].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[40].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.145ns  (logic 0.771ns (24.518%)  route 2.374ns (75.482%))
  Logic Levels:           3  (LUT3=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -4.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.393ns
    Source Clock Delay      (SCD):    3.145ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.513     3.145    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y11         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y11         FDRE (Prop_fdre_C_Q)         0.379     3.524 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[18]/Q
                         net (fo=2, routed)           1.194     4.718    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X56Y10         LUT6 (Prop_lut6_I3_O)        0.105     4.823 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[2].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           1.180     6.002    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[2]
    SLICE_X44Y1          LUT3 (Prop_lut3_I2_O)        0.105     6.107 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__4/O
                         net (fo=1, routed)           0.000     6.107    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7/I17_out
    SLICE_X44Y1          MUXF7 (Prop_muxf7_I1_O)      0.182     6.289 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[40].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.289    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[40].Gen_Instr_DFF/of_instr_ii_2
    SLICE_X44Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[40].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.405    -1.393    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[40].Gen_Instr_DFF/Clk
    SLICE_X44Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[40].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.094ns  (logic 1.013ns (32.741%)  route 2.081ns (67.259%))
  Logic Levels:           3  (LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.551ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.516     3.148    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X66Y13         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y13         FDRE (Prop_fdre_C_Q)         0.433     3.581 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/Q
                         net (fo=2, routed)           1.014     4.595    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X56Y13         LUT5 (Prop_lut5_I1_O)        0.115     4.710 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           1.067     5.777    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[7]
    SLICE_X54Y0          LUT4 (Prop_lut4_I3_O)        0.264     6.041 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__177/O
                         net (fo=1, routed)           0.000     6.041    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7/I0117_out
    SLICE_X54Y0          MUXF7 (Prop_muxf7_I0_O)      0.201     6.242 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.242    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/of_instr_ii_29
    SLICE_X54Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.395    -1.403    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/Clk
    SLICE_X54Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[13].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.992ns  (logic 2.379ns (79.505%)  route 0.613ns (20.495%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.550ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns
    Source Clock Delay      (SCD):    3.153ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.521     3.153    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X62Y3          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y3          SRL16E (Prop_srl16e_CLK_Q)
                                                      1.332     4.485 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/Q
                         net (fo=1, routed)           0.613     5.098    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/SRL16_Sel_7
    SLICE_X63Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.704     5.802 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.802    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.900 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.900    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     6.145 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     6.145    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1
    SLICE_X63Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.401    -1.397    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X63Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.989ns  (logic 0.864ns (28.902%)  route 2.125ns (71.098%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -4.556ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.522     3.154    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X47Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDRE (Prop_fdre_C_Q)         0.348     3.502 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[3]/Q
                         net (fo=2, routed)           0.977     4.479    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X48Y11         LUT5 (Prop_lut5_I1_O)        0.249     4.728 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[3].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.766     5.494    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native_3[0]
    SLICE_X53Y6          LUT3 (Prop_lut3_I2_O)        0.267     5.761 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/ibuffer_reg[2][32]_srl3_i_1/O
                         net (fo=1, routed)           0.382     6.143    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[10]
    SLICE_X56Y8          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.396    -1.402    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X56Y8          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][32]_srl3/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.978ns  (logic 1.078ns (36.200%)  route 1.900ns (63.800%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.543ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns
    Source Clock Delay      (SCD):    3.149ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.517     3.149    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X61Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y3          FDRE (Prop_fdre_C_Q)         0.348     3.497 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[8]/Q
                         net (fo=2, routed)           0.913     4.410    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X57Y5          LUT5 (Prop_lut5_I1_O)        0.249     4.659 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[8].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.987     5.646    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[23]
    SLICE_X49Y5          LUT3 (Prop_lut3_I2_O)        0.275     5.921 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__80/O
                         net (fo=1, routed)           0.000     5.921    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7/I1135_out
    SLICE_X49Y5          MUXF7 (Prop_muxf7_I1_O)      0.206     6.127 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.127    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/of_instr_ii_34
    SLICE_X49Y5          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.404    -1.394    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Clk
    SLICE_X49Y5          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[8].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.957ns  (logic 1.064ns (35.983%)  route 1.893ns (64.017%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns
    Source Clock Delay      (SCD):    3.144ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.512     3.144    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDRE (Prop_fdre_C_Q)         0.348     3.492 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[7]/Q
                         net (fo=2, routed)           1.051     4.543    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X54Y8          LUT5 (Prop_lut5_I1_O)        0.251     4.794 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[7].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=3, routed)           0.842     5.636    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[24]
    SLICE_X48Y7          LUT3 (Prop_lut3_I2_O)        0.283     5.919 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__81/O
                         net (fo=1, routed)           0.000     5.919    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7/I1139_out
    SLICE_X48Y7          MUXF7 (Prop_muxf7_I1_O)      0.182     6.101 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.101    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/of_instr_ii_35
    SLICE_X48Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.404    -1.394    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Clk
    SLICE_X48Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[7].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.935ns  (logic 0.994ns (33.866%)  route 1.941ns (66.134%))
  Logic Levels:           3  (LUT3=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        -4.542ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns
    Source Clock Delay      (SCD):    3.148ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.516     3.148    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X66Y13         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y13         FDRE (Prop_fdre_C_Q)         0.433     3.581 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/Q
                         net (fo=2, routed)           1.014     4.595    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/I1
    SLICE_X56Y13         LUT5 (Prop_lut5_I1_O)        0.115     4.710 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[13].I_MUX_LUT6/Using_FPGA.Native/LUT5/O
                         net (fo=6, routed)           0.927     5.637    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/in[7]
    SLICE_X47Y1          LUT3 (Prop_lut3_I2_O)        0.264     5.901 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[4].Gen_Sel_DFF/Using_FPGA.Native_i_2__14/O
                         net (fo=1, routed)           0.000     5.901    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7/I127_out
    SLICE_X47Y1          MUXF7 (Prop_muxf7_I1_O)      0.182     6.083 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     6.083    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/of_instr_ii_7
    SLICE_X47Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.404    -1.394    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Clk
    SLICE_X47Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[35].Gen_Instr_DFF/Using_FPGA.Native/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.320ns  (logic 0.148ns (46.285%)  route 0.172ns (53.715%))
  Logic Levels:           0  
  Clock Path Skew:        -1.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.129ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.631     1.360    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X46Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDRE (Prop_fdre_C_Q)         0.148     1.508 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/Q
                         net (fo=1, routed)           0.172     1.680    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X51Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.904     0.129    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Clk
    SLICE_X51Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[6].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.753%)  route 0.166ns (50.247%))
  Logic Levels:           0  
  Clock Path Skew:        -1.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.129ns
    Source Clock Delay      (SCD):    1.360ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.631     1.360    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X58Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y0          FDRE (Prop_fdre_C_Q)         0.164     1.524 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/Q
                         net (fo=1, routed)           0.166     1.690    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1
    SLICE_X57Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.904     0.129    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X57Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.new_dbg_instr_shifting_CLK_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.449%)  route 0.294ns (67.551%))
  Logic Levels:           0  
  Clock Path Skew:        -1.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.129ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.632     1.361    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y5          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          FDRE (Prop_fdre_C_Q)         0.141     1.502 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/Q
                         net (fo=1, routed)           0.294     1.796    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_rst
    SLICE_X48Y8          FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.904     0.129    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X48Y8          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][25]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.186ns (30.987%)  route 0.414ns (69.013%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.128ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.628     1.357    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDRE (Prop_fdre_C_Q)         0.141     1.498 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/Q
                         net (fo=2, routed)           0.230     1.728    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X55Y6          LUT6 (Prop_lut6_I3_O)        0.045     1.773 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.185     1.957    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[17]
    SLICE_X56Y5          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][25]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.903     0.128    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X56Y5          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][25]_srl3/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.624ns  (logic 0.304ns (48.711%)  route 0.320ns (51.289%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.129ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.629     1.358    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X47Y8          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y8          FDRE (Prop_fdre_C_Q)         0.141     1.499 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[17]/Q
                         net (fo=2, routed)           0.180     1.679    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X49Y9          LUT6 (Prop_lut6_I3_O)        0.045     1.724 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[1].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.141     1.864    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[3]
    SLICE_X46Y9          LUT4 (Prop_lut4_I3_O)        0.045     1.909 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__181/O
                         net (fo=1, routed)           0.000     1.909    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7/I0101_out
    SLICE_X46Y9          MUXF7 (Prop_muxf7_I0_O)      0.073     1.982 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[17].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     1.982    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/of_instr_ii_25
    SLICE_X46Y9          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.904     0.129    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Clk
    SLICE_X46Y9          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[17].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][16]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.648ns  (logic 0.186ns (28.701%)  route 0.462ns (71.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.128ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.630     1.359    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X47Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y4          FDRE (Prop_fdre_C_Q)         0.141     1.500 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[16]/Q
                         net (fo=2, routed)           0.253     1.753    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X46Y6          LUT6 (Prop_lut6_I3_O)        0.045     1.798 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[0].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.209     2.007    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[4]
    SLICE_X56Y6          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][16]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.903     0.128    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X56Y6          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][16]_srl3/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.293ns (43.494%)  route 0.381ns (56.506%))
  Logic Levels:           3  (LUT4=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.127ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.628     1.357    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDRE (Prop_fdre_C_Q)         0.141     1.498 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[25]/Q
                         net (fo=2, routed)           0.230     1.728    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X55Y6          LUT6 (Prop_lut6_I3_O)        0.045     1.773 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[9].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.151     1.924    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/in[16]
    SLICE_X55Y5          LUT4 (Prop_lut4_I3_O)        0.045     1.969 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Last_Sel_DFF/Using_FPGA.Native_i_1__127/O
                         net (fo=1, routed)           0.000     1.969    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7/I069_out
    SLICE_X55Y5          MUXF7 (Prop_muxf7_I0_O)      0.062     2.031 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Instr_Mux_MUXF7/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     2.031    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/of_instr_ii_17
    SLICE_X55Y5          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.902     0.127    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Clk
    SLICE_X55Y5          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[25].Gen_Instr_DFF/Using_FPGA.Native/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][22]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.686ns  (logic 0.186ns (27.108%)  route 0.500ns (72.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.128ns
    Source Clock Delay      (SCD):    1.355ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.626     1.355    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X52Y10         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y10         FDRE (Prop_fdre_C_Q)         0.141     1.496 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[22]/Q
                         net (fo=2, routed)           0.249     1.745    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X53Y9          LUT6 (Prop_lut6_I3_O)        0.045     1.790 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[6].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.251     2.041    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[20]
    SLICE_X56Y6          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][22]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.903     0.128    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X56Y6          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][22]_srl3/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][28]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.702ns  (logic 0.186ns (26.509%)  route 0.516ns (73.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.128ns
    Source Clock Delay      (SCD):    1.357ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.628     1.357    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X53Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y6          FDRE (Prop_fdre_C_Q)         0.141     1.498 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[28]/Q
                         net (fo=2, routed)           0.260     1.758    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X52Y6          LUT6 (Prop_lut6_I3_O)        0.045     1.803 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[12].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=3, routed)           0.256     2.059    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[14]
    SLICE_X56Y5          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][28]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.903     0.128    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X56Y5          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][28]_srl3/CLK

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][20]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.186ns (25.943%)  route 0.531ns (74.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.128ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.629     1.358    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X57Y5          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y5          FDRE (Prop_fdre_C_Q)         0.141     1.499 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[20]/Q
                         net (fo=2, routed)           0.395     1.894    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/I3
    SLICE_X54Y7          LUT6 (Prop_lut6_I3_O)        0.045     1.939 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/instr_mux_I/Mux_LD.LD_inst/Mux_Loop[4].I_MUX_LUT6/Using_FPGA.Native/LUT6/O
                         net (fo=6, routed)           0.136     2.075    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/in[0]
    SLICE_X56Y6          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][20]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.903     0.128    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Clk
    SLICE_X56Y6          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/ibuffer_reg[2][20]_srl3/CLK





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  clk_out1_design_1_clk_wiz_1_0

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.148ns  (logic 0.484ns (42.172%)  route 0.664ns (57.828%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.394ns
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.523     3.038    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.379     3.417 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.250     3.667    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X45Y0          LUT2 (Prop_lut2_I0_O)        0.105     3.772 r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.414     4.186    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X48Y0          FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.404    -1.394    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X48Y0          FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.451ns  (logic 1.775ns (39.877%)  route 2.676ns (60.123%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.520     3.035    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.433     3.468 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.169     4.637    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     5.117 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.117    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.215 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.215    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     5.460 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.489     5.949    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X60Y4          LUT3 (Prop_lut3_I1_O)        0.309     6.258 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.672     6.930    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X54Y4          LUT6 (Prop_lut6_I4_O)        0.105     7.035 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.346     7.381    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i027_out
    SLICE_X54Y3          LUT6 (Prop_lut6_I5_O)        0.105     7.486 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1/O
                         net (fo=1, routed)           0.000     7.486    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_i_1_n_0
    SLICE_X54Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.395    -1.403    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X54Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_single_step_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.346ns  (logic 1.775ns (40.840%)  route 2.571ns (59.160%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT6=2)
  Clock Path Skew:        -4.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.403ns
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.520     3.035    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.433     3.468 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.169     4.637    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     5.117 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.117    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.215 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.215    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     5.460 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.489     5.949    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Hit
    SLICE_X60Y4          LUT3 (Prop_lut3_I1_O)        0.309     6.258 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Performance_Debug_Control.ex_dbg_pc_hit_i_i_5/O
                         net (fo=1, routed)           0.672     6.930    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_2
    SLICE_X54Y4          LUT6 (Prop_lut6_I4_O)        0.105     7.035 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[16].Gen_Instr_DFF/Performance_Debug_Control.ex_dbg_pc_hit_i_i_2/O
                         net (fo=2, routed)           0.241     7.276    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/ex_dbg_pc_hit_i027_out
    SLICE_X54Y3          LUT6 (Prop_lut6_I4_O)        0.105     7.381 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Performance_Debug_Control.ex_dbg_pc_hit_i_i_1/O
                         net (fo=1, routed)           0.000     7.381    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg_1
    SLICE_X54Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.395    -1.403    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X54Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_pc_hit_i_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.547ns  (logic 0.643ns (25.240%)  route 1.904ns (74.760%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.520     3.035    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.433     3.468 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.121     4.589    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X58Y1          LUT5 (Prop_lut5_I4_O)        0.105     4.694 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_2/O
                         net (fo=1, routed)           0.783     5.478    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/dbg_stop_instr_fetch_nohalt124_out__0
    SLICE_X57Y1          LUT6 (Prop_lut6_I3_O)        0.105     5.583 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_1/O
                         net (fo=1, routed)           0.000     5.583    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_i_1_n_0
    SLICE_X57Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.397    -1.401    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X57Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_freeze_nohalt_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.442ns  (logic 0.643ns (26.334%)  route 1.799ns (73.666%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -4.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.520     3.035    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.433     3.468 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.107     4.575    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X58Y1          LUT6 (Prop_lut6_I0_O)        0.105     4.680 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.692     5.372    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0
    SLICE_X57Y1          LUT6 (Prop_lut6_I3_O)        0.105     5.477 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1/O
                         net (fo=1, routed)           0.000     5.477    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_i_1_n_0
    SLICE_X57Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.397    -1.401    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X57Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_state_nohalt_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.425ns  (logic 1.256ns (51.799%)  route 1.169ns (48.201%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -4.432ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.397ns
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.520     3.035    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.433     3.468 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.169     4.637    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480     5.117 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.117    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/carry_4
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     5.215 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     5.215    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/carry_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.245     5.460 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/The_First_BreakPoints.MUXCY_Post/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=2, routed)           0.000     5.460    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I_n_1
    SLICE_X63Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.401    -1.397    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X63Y7          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_dbg_hit_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.100ns  (logic 0.643ns (30.623%)  route 1.457ns (69.377%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -4.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.520     3.035    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.433     3.468 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/Q
                         net (fo=4, routed)           1.107     4.575    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[0]
    SLICE_X58Y1          LUT6 (Prop_lut6_I0_O)        0.105     4.680 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2/O
                         net (fo=2, routed)           0.350     5.030    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_2_n_0
    SLICE_X57Y1          LUT5 (Prop_lut5_I2_O)        0.105     5.135 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1/O
                         net (fo=1, routed)           0.000     5.135    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_i_1_n_0
    SLICE_X57Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.397    -1.401    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X57Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_stop_instr_fetch_nohalt_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.085ns  (logic 0.484ns (23.211%)  route 1.601ns (76.789%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -4.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns
    Source Clock Delay      (SCD):    3.038ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.523     3.038    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.379     3.417 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           1.089     4.506    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Debug_Rst
    SLICE_X58Y0          LUT2 (Prop_lut2_I1_O)        0.105     4.611 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync[1]_i_1/O
                         net (fo=1, routed)           0.512     5.123    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/reset_temp
    SLICE_X57Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.397    -1.401    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Clk
    SLICE_X57Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Reset_DFF/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.329ns  (logic 0.538ns (40.481%)  route 0.791ns (59.519%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -4.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.520     3.035    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.433     3.468 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=2, routed)           0.791     4.259    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_reg
    SLICE_X57Y4          LUT6 (Prop_lut6_I0_O)        0.105     4.364 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_1/O
                         net (fo=1, routed)           0.000     4.364    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg_0
    SLICE_X57Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.397    -1.401    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X57Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.118ns  (logic 0.538ns (48.133%)  route 0.580ns (51.867%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -4.433ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns
    Source Clock Delay      (SCD):    3.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.520     3.035    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.433     3.468 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.580     4.048    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X51Y1          LUT5 (Prop_lut5_I1_O)        0.105     4.153 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     4.153    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1_n_0
    SLICE_X51Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.400    -1.398    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X51Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.075%)  route 0.316ns (62.925%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.131ns
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.633     1.305    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.141     1.446 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.123     1.569    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/mb_debug_sys_rst
    SLICE_X45Y0          LUT2 (Prop_lut2_I0_O)        0.045     1.614 r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.193     1.807    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X48Y0          FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.906     0.131    design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X48Y0          FDRE                                         r  design_1_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.164ns (61.293%)  route 0.104ns (38.707%))
  Logic Levels:           0  
  Clock Path Skew:        -1.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.129ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.630     1.302    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y1          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDCE (Prop_fdce_C_Q)         0.164     1.466 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/Q
                         net (fo=1, routed)           0.104     1.570    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X51Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.904     0.129    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Clk
    SLICE_X51Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.254%)  route 0.118ns (41.746%))
  Logic Levels:           0  
  Clock Path Skew:        -1.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.128ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.630     1.302    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y1          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y1          FDCE (Prop_fdce_C_Q)         0.164     1.466 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/Q
                         net (fo=1, routed)           0.118     1.584    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X52Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.903     0.128    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Clk
    SLICE_X52Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[4].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.689%)  route 0.168ns (54.311%))
  Logic Levels:           0  
  Clock Path Skew:        -1.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.128ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.629     1.301    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X55Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y2          FDCE (Prop_fdce_C_Q)         0.141     1.442 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/Q
                         net (fo=1, routed)           0.168     1.610    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X55Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.903     0.128    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Clk
    SLICE_X55Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[5].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.778%)  route 0.174ns (55.222%))
  Logic Levels:           0  
  Clock Path Skew:        -1.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.129ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.630     1.302    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X57Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDCE (Prop_fdce_C_Q)         0.141     1.443 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/Q
                         net (fo=1, routed)           0.174     1.617    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X56Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.904     0.129    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Clk
    SLICE_X56Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[2].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.886%)  route 0.241ns (63.114%))
  Logic Levels:           0  
  Clock Path Skew:        -1.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.128ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.628     1.300    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X52Y4          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y4          FDCE (Prop_fdce_C_Q)         0.141     1.441 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/Q
                         net (fo=1, routed)           0.241     1.683    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X52Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.903     0.128    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Clk
    SLICE_X52Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[0].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.643%)  route 0.196ns (48.357%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -1.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.129ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.629     1.301    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.164     1.465 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/Q
                         net (fo=1, routed)           0.196     1.661    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[5]
    SLICE_X51Y1          LUT4 (Prop_lut4_I0_O)        0.045     1.706 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.706    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[1]_i_1_n_0
    SLICE_X51Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.904     0.129    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X51Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.460ns  (logic 0.209ns (45.460%)  route 0.251ns (54.540%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.129ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.629     1.301    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.164     1.465 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/Q
                         net (fo=1, routed)           0.251     1.716    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg_n_0_[4]
    SLICE_X51Y1          LUT5 (Prop_lut5_I1_O)        0.045     1.761 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.761    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count[0]_i_1_n_0
    SLICE_X51Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.904     0.129    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X51Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/single_step_count_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.196%)  route 0.359ns (71.804%))
  Logic Levels:           0  
  Clock Path Skew:        -1.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.128ns
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.632     1.304    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X64Y4          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y4          FDCE (Prop_fdce_C_Q)         0.141     1.445 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/Q
                         net (fo=1, routed)           0.359     1.804    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]_0[0]
    SLICE_X55Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.903     0.128    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Clk
    SLICE_X55Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[1].sync_bit/Synchronize.use_sync_reset.sync_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.209ns (37.386%)  route 0.350ns (62.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -1.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.128ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.629     1.301    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y4          FDRE (Prop_fdre_C_Q)         0.164     1.465 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/Q
                         net (fo=2, routed)           0.350     1.815    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_reg
    SLICE_X57Y4          LUT6 (Prop_lut6_I0_O)        0.045     1.860 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[27].Gen_Instr_DFF/Performance_Debug_Control.ex_brki_hit_i_1/O
                         net (fo=1, routed)           0.000     1.860    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg_0
    SLICE_X57Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.903     0.128    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X57Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.ex_brki_hit_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay           148 Endpoints
Min Delay           148 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.412ns  (logic 0.115ns (2.125%)  route 5.297ns (97.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.584     3.584    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X43Y1          LUT1 (Prop_lut1_I0_O)        0.115     3.699 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          1.712     5.412    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X3Y0           FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484     2.880    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y0           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[10]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/PRE
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.412ns  (logic 0.115ns (2.125%)  route 5.297ns (97.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.584     3.584    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X43Y1          LUT1 (Prop_lut1_I0_O)        0.115     3.699 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          1.712     5.412    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X3Y0           FDPE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484     2.880    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y0           FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.412ns  (logic 0.115ns (2.125%)  route 5.297ns (97.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.584     3.584    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X43Y1          LUT1 (Prop_lut1_I0_O)        0.115     3.699 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          1.712     5.412    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X3Y0           FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484     2.880    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y0           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/PRE
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.412ns  (logic 0.115ns (2.125%)  route 5.297ns (97.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.584     3.584    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X43Y1          LUT1 (Prop_lut1_I0_O)        0.115     3.699 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          1.712     5.412    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X3Y0           FDPE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484     2.880    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y0           FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/PRE
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.412ns  (logic 0.115ns (2.125%)  route 5.297ns (97.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.584     3.584    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X43Y1          LUT1 (Prop_lut1_I0_O)        0.115     3.699 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          1.712     5.412    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X3Y0           FDPE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484     2.880    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y0           FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.412ns  (logic 0.115ns (2.125%)  route 5.297ns (97.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.584     3.584    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X43Y1          LUT1 (Prop_lut1_I0_O)        0.115     3.699 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          1.712     5.412    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X3Y0           FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484     2.880    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y0           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.412ns  (logic 0.115ns (2.125%)  route 5.297ns (97.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.584     3.584    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X43Y1          LUT1 (Prop_lut1_I0_O)        0.115     3.699 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          1.712     5.412    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X3Y0           FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484     2.880    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y0           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_0/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.412ns  (logic 0.115ns (2.125%)  route 5.297ns (97.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.584     3.584    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X43Y1          LUT1 (Prop_lut1_I0_O)        0.115     3.699 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          1.712     5.412    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X3Y0           FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.484     2.880    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X3Y0           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_1/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.175ns  (logic 0.115ns (2.222%)  route 5.060ns (97.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.584     3.584    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X43Y1          LUT1 (Prop_lut1_I0_O)        0.115     3.699 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          1.475     5.175    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X6Y0           FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.483     2.879    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X6Y0           FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/PRE
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.175ns  (logic 0.115ns (2.222%)  route 5.060ns (97.778%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          3.584     3.584    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_1
    SLICE_X43Y1          LUT1 (Prop_lut1_I0_O)        0.115     3.699 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.Config_Reg[30]_i_1/O
                         net (fo=23, routed)          1.475     5.175    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]_0
    SLICE_X6Y0           FDPE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.483     2.879    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X6Y0           FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.311ns  (logic 0.000ns (0.000%)  route 1.311ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.311     1.311    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Capture
    SLICE_X41Y5          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.908     1.764    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X41Y5          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.416ns  (logic 0.045ns (3.178%)  route 1.371ns (96.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          1.371     1.371    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X41Y3          LUT6 (Prop_lut6_I4_O)        0.045     1.416 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.416    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[4]
    SLICE_X41Y3          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.908     1.764    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X41Y3          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.457ns  (logic 0.045ns (3.088%)  route 1.412ns (96.912%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.181     1.181    design_1_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X43Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.226 r  design_1_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=5, routed)           0.232     1.457    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Ext_JTAG_TDI
    SLICE_X43Y5          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.907     1.763    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y5          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.502ns  (logic 0.045ns (2.996%)  route 1.457ns (97.004%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          1.457     1.457    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X41Y3          LUT3 (Prop_lut3_I1_O)        0.045     1.502 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.502    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[1]
    SLICE_X41Y3          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.908     1.764    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X41Y3          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.503ns  (logic 0.045ns (2.995%)  route 1.458ns (97.005%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          1.458     1.458    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X41Y3          LUT4 (Prop_lut4_I2_O)        0.045     1.503 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.503    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[2]
    SLICE_X41Y3          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.908     1.764    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X41Y3          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.506ns  (logic 0.048ns (3.188%)  route 1.458ns (96.812%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SHIFT
                         net (fo=16, routed)          1.458     1.458    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Shift_0_0
    SLICE_X41Y3          LUT5 (Prop_lut5_I3_O)        0.048     1.506 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.506    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[3]
    SLICE_X41Y3          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.908     1.764    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X41Y3          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.623ns  (logic 0.045ns (2.773%)  route 1.578ns (97.227%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.578     1.578    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X43Y1          LUT5 (Prop_lut5_I4_O)        0.045     1.623 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_1/O
                         net (fo=1, routed)           0.000     1.623    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n0
    SLICE_X43Y1          FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.908     1.764    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y1          FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.632ns  (logic 0.045ns (2.757%)  route 1.587ns (97.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.471     1.471    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X43Y1          LUT6 (Prop_lut6_I5_O)        0.045     1.516 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.116     1.632    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X43Y1          FDPE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.908     1.764    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y1          FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/CE
                            (rising edge-triggered cell FDPE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.652ns  (logic 0.000ns (0.000%)  route 1.652ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/CAPTURE
                         net (fo=70, routed)          1.652     1.652    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg_0
    SLICE_X43Y1          FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.908     1.764    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y1          FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.653ns  (logic 0.045ns (2.723%)  route 1.608ns (97.277%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/TDI
                         net (fo=1, routed)           1.181     1.181    design_1_i/mdm_1/U0/Use_E2.LUT1_I/I0
    SLICE_X43Y10         LUT1 (Prop_lut1_I0_O)        0.045     1.226 r  design_1_i/mdm_1/U0/Use_E2.LUT1_I/Using_FPGA.Native/O
                         net (fo=5, routed)           0.427     1.653    design_1_i/mdm_1/U0/MDM_Core_I1/Ext_JTAG_TDI
    SLICE_X50Y3          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.903     1.759    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y3          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            46 Endpoints
Min Delay            46 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        2.066ns  (logic 0.343ns (16.598%)  route 1.723ns (83.402%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.362ns
    Source Clock Delay      (SCD):    0.134ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.909     0.134    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X64Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y2          FDRE (Prop_fdre_C_Q)         0.175     0.309 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception_i_reg/Q
                         net (fo=39, routed)          0.621     0.929    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_exception
    SLICE_X54Y6          LUT3 (Prop_lut3_I0_O)        0.056     0.985 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Performance_Debug_Control.dbg_brki_hit_i_1/O
                         net (fo=16, routed)          0.357     1.343    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted
    SLICE_X57Y2          LUT6 (Prop_lut6_I2_O)        0.056     1.399 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/IFetch_INST_0_i_1/O
                         net (fo=3, routed)           0.745     2.144    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/Serial_Dbg_Intf.status_reg_reg[25]
    SLICE_X67Y2          LUT5 (Prop_lut5_I3_O)        0.056     2.200 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/IFetch_INST_0/O
                         net (fo=1, routed)           0.000     2.200    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/IFetch
    SLICE_X67Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.633     1.362    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X67Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[25]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        1.183ns  (logic 0.160ns (13.522%)  route 1.023ns (86.478%))
  Logic Levels:           0  
  Clock Path Skew:        1.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.362ns
    Source Clock Delay      (SCD):    0.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.904     0.129    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X57Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y1          FDRE (Prop_fdre_C_Q)         0.160     0.289 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=726, routed)         1.023     1.312    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/reset_bool_for_rst
    SLICE_X67Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.633     1.362    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X67Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.775ns  (logic 0.175ns (22.579%)  route 0.600ns (77.421%))
  Logic Levels:           0  
  Clock Path Skew:        1.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.359ns
    Source Clock Delay      (SCD):    0.131ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.906     0.131    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X59Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y0          FDRE (Prop_fdre_C_Q)         0.175     0.306 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_reg/Q
                         net (fo=2, routed)           0.600     0.906    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/exception_reg_0[0]
    SLICE_X61Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.630     1.359    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X61Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.717ns  (logic 0.204ns (28.433%)  route 0.513ns (71.567%))
  Logic Levels:           0  
  Clock Path Skew:        1.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.362ns
    Source Clock Delay      (SCD):    0.131ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.906     0.131    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X58Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y1          FDRE (Prop_fdre_C_Q)         0.204     0.335 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit_reg/Q
                         net (fo=1, routed)           0.513     0.848    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Full_32_bit
    SLICE_X71Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.633     1.362    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X71Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[18]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.204ns (29.208%)  route 0.494ns (70.792%))
  Logic Levels:           0  
  Clock Path Skew:        1.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.380ns
    Source Clock Delay      (SCD):    0.133ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.908     0.133    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X70Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y4          FDRE (Prop_fdre_C_Q)         0.204     0.337 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[21]/Q
                         net (fo=1, routed)           0.494     0.831    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[21]
    SLICE_X77Y10         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.651     1.380    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X77Y10         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[21]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.175ns (25.569%)  route 0.509ns (74.431%))
  Logic Levels:           0  
  Clock Path Skew:        1.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.357ns
    Source Clock Delay      (SCD):    0.131ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.906     0.131    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X67Y11         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y11         FDRE (Prop_fdre_C_Q)         0.175     0.306 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[3]/Q
                         net (fo=1, routed)           0.509     0.815    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[3]
    SLICE_X68Y13         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.628     1.357    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X68Y13         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/executing_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.175ns (26.163%)  route 0.494ns (73.837%))
  Logic Levels:           0  
  Clock Path Skew:        1.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.359ns
    Source Clock Delay      (SCD):    0.131ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.906     0.131    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X59Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/executing_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y0          FDRE (Prop_fdre_C_Q)         0.175     0.306 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/executing_reg/Q
                         net (fo=2, routed)           0.494     0.800    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_rd_reg[0]
    SLICE_X61Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.630     1.359    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X61Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.649ns  (logic 0.204ns (31.419%)  route 0.445ns (68.581%))
  Logic Levels:           0  
  Clock Path Skew:        1.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.357ns
    Source Clock Delay      (SCD):    0.133ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.908     0.133    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X70Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y4          FDRE (Prop_fdre_C_Q)         0.204     0.337 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[18]/Q
                         net (fo=1, routed)           0.445     0.782    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[18]
    SLICE_X68Y13         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.628     1.357    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X68Y13         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[18]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.636ns  (logic 0.204ns (32.098%)  route 0.432ns (67.902%))
  Logic Levels:           0  
  Clock Path Skew:        1.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.380ns
    Source Clock Delay      (SCD):    0.133ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.908     0.133    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X70Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y4          FDRE (Prop_fdre_C_Q)         0.204     0.337 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[23]/Q
                         net (fo=1, routed)           0.432     0.768    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[23]
    SLICE_X77Y10         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.651     1.380    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X77Y10         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[23]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.175ns (27.646%)  route 0.458ns (72.354%))
  Logic Levels:           0  
  Clock Path Skew:        1.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.380ns
    Source Clock Delay      (SCD):    0.133ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.908     0.133    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X67Y6          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y6          FDRE (Prop_fdre_C_Q)         0.175     0.308 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[22]/Q
                         net (fo=1, routed)           0.458     0.766    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[22]
    SLICE_X77Y10         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.651     1.380    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X77Y10         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.539ns  (logic 0.347ns (64.430%)  route 0.192ns (35.570%))
  Logic Levels:           0  
  Clock Path Skew:        4.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.149ns
    Source Clock Delay      (SCD):    -1.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.398    -1.400    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X66Y11         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y11         FDRE (Prop_fdre_C_Q)         0.347    -1.053 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[4]/Q
                         net (fo=1, routed)           0.192    -0.861    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[4]
    SLICE_X67Y12         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.517     3.149    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X67Y12         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.545ns  (logic 0.347ns (63.720%)  route 0.198ns (36.280%))
  Logic Levels:           0  
  Clock Path Skew:        4.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.154ns
    Source Clock Delay      (SCD):    -1.394ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.404    -1.394    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X70Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y4          FDRE (Prop_fdre_C_Q)         0.347    -1.047 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[16]/Q
                         net (fo=1, routed)           0.198    -0.849    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[16]
    SLICE_X70Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.522     3.154    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X70Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[16]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.550ns  (logic 0.304ns (55.297%)  route 0.246ns (44.703%))
  Logic Levels:           0  
  Clock Path Skew:        4.547ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.153ns
    Source Clock Delay      (SCD):    -1.394ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.404    -1.394    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X71Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y2          FDRE (Prop_fdre_C_Q)         0.304    -1.090 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/MEM_DataBus_Access_reg/Q
                         net (fo=5, routed)           0.246    -0.844    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/mem_databus_access
    SLICE_X67Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.521     3.153    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X67Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[22]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.586ns  (logic 0.347ns (59.222%)  route 0.239ns (40.778%))
  Logic Levels:           0  
  Clock Path Skew:        4.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.149ns
    Source Clock Delay      (SCD):    -1.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.398    -1.400    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X66Y11         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y11         FDRE (Prop_fdre_C_Q)         0.347    -1.053 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[6]/Q
                         net (fo=1, routed)           0.239    -0.814    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[6]
    SLICE_X67Y12         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.517     3.149    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X67Y12         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.617ns  (logic 0.304ns (49.305%)  route 0.313ns (50.695%))
  Logic Levels:           0  
  Clock Path Skew:        4.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.154ns
    Source Clock Delay      (SCD):    -1.394ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.404    -1.394    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X69Y5          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y5          FDRE (Prop_fdre_C_Q)         0.304    -1.090 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[9]/Q
                         net (fo=1, routed)           0.313    -0.777    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[9]
    SLICE_X70Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.522     3.154    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X70Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.636ns  (logic 0.347ns (54.582%)  route 0.289ns (45.418%))
  Logic Levels:           0  
  Clock Path Skew:        4.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.149ns
    Source Clock Delay      (SCD):    -1.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.398    -1.400    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X66Y11         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y11         FDRE (Prop_fdre_C_Q)         0.347    -1.053 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[2]/Q
                         net (fo=1, routed)           0.289    -0.764    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[2]
    SLICE_X67Y12         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.517     3.149    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X67Y12         FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.633ns  (logic 0.347ns (54.844%)  route 0.286ns (45.156%))
  Logic Levels:           0  
  Clock Path Skew:        4.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.154ns
    Source Clock Delay      (SCD):    -1.394ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.404    -1.394    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X70Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y1          FDRE (Prop_fdre_C_Q)         0.347    -1.047 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[29]/Q
                         net (fo=1, routed)           0.286    -0.761    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[29]
    SLICE_X71Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.522     3.154    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X71Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[29]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.635ns  (logic 0.347ns (54.610%)  route 0.288ns (45.390%))
  Logic Levels:           0  
  Clock Path Skew:        4.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.154ns
    Source Clock Delay      (SCD):    -1.394ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.404    -1.394    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X70Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y2          FDRE (Prop_fdre_C_Q)         0.347    -1.047 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[30]/Q
                         net (fo=1, routed)           0.288    -0.758    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[30]
    SLICE_X71Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.522     3.154    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X71Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[30]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_brki_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.647ns  (logic 0.347ns (53.608%)  route 0.300ns (46.392%))
  Logic Levels:           0  
  Clock Path Skew:        4.549ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.149ns
    Source Clock Delay      (SCD):    -1.400ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.398    -1.400    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X58Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_brki_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y1          FDRE (Prop_fdre_C_Q)         0.347    -1.053 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_brki_hit_reg/Q
                         net (fo=1, routed)           0.300    -0.753    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/dbg_brki_hit
    SLICE_X59Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.517     3.149    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Dbg_Clk
    SLICE_X59Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_brk_hit/Single_Synchronize.use_async_reset.sync_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.649ns  (logic 0.347ns (53.443%)  route 0.302ns (46.557%))
  Logic Levels:           0  
  Clock Path Skew:        4.548ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.154ns
    Source Clock Delay      (SCD):    -1.394ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.404    -1.394    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X70Y2          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y2          FDRE (Prop_fdre_C_Q)         0.347    -1.047 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg_reg[26]/Q
                         net (fo=1, routed)           0.302    -0.745    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[26]
    SLICE_X70Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.522     3.154    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X70Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.data_read_reg_reg[26]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Max Delay            82 Endpoints
Min Delay            82 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.909ns  (logic 1.486ns (21.507%)  route 5.423ns (78.493%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    3.037ns = ( 19.704 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.522    19.704    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDRE (Prop_fdre_C_Q)         0.384    20.088 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.071    21.159    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X43Y3          LUT3 (Prop_lut3_I2_O)        0.105    21.264 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.547    21.811    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X43Y3          LUT4 (Prop_lut4_I2_O)        0.105    21.916 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.910    22.826    design_1_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X48Y2          LUT5 (Prop_lut5_I4_O)        0.126    22.952 r  design_1_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.743    23.695    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.267    23.962 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.795    24.757    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I1_O)        0.105    24.862 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.827    25.690    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X45Y0          LUT2 (Prop_lut2_I0_O)        0.119    25.809 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.529    26.338    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X45Y1          LUT6 (Prop_lut6_I0_O)        0.275    26.613 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    26.613    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X45Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.405     2.801    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X45Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.712ns  (logic 1.486ns (22.138%)  route 5.226ns (77.862%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    3.037ns = ( 19.704 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.522    19.704    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDRE (Prop_fdre_C_Q)         0.384    20.088 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.071    21.159    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X43Y3          LUT3 (Prop_lut3_I2_O)        0.105    21.264 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.547    21.811    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X43Y3          LUT4 (Prop_lut4_I2_O)        0.105    21.916 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.910    22.826    design_1_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X48Y2          LUT5 (Prop_lut5_I4_O)        0.126    22.952 r  design_1_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.743    23.695    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.267    23.962 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.795    24.757    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I1_O)        0.105    24.862 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.827    25.690    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_TDO_0
    SLICE_X45Y0          LUT2 (Prop_lut2_I0_O)        0.119    25.809 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_2/O
                         net (fo=2, routed)           0.332    26.141    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
    SLICE_X45Y1          LUT6 (Prop_lut6_I0_O)        0.275    26.416 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    26.416    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X45Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.405     2.801    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X45Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.808ns  (logic 1.197ns (20.610%)  route 4.611ns (79.390%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.800ns
    Source Clock Delay      (SCD):    3.037ns = ( 19.704 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.522    19.704    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDRE (Prop_fdre_C_Q)         0.384    20.088 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.071    21.159    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X43Y3          LUT3 (Prop_lut3_I2_O)        0.105    21.264 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.547    21.811    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X43Y3          LUT4 (Prop_lut4_I2_O)        0.105    21.916 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.910    22.826    design_1_i/microblaze_0/U0/MicroBlaze_Core_I_n_70
    SLICE_X48Y2          LUT5 (Prop_lut5_I4_O)        0.126    22.952 f  design_1_i/microblaze_0/U0/Dbg_TDO_INST_0_i_7/O
                         net (fo=2, routed)           0.743    23.695    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Config_Reg_En
    SLICE_X47Y2          LUT6 (Prop_lut6_I5_O)        0.267    23.962 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2/O
                         net (fo=1, routed)           0.795    24.757    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0_i_2_n_0
    SLICE_X48Y2          LUT6 (Prop_lut6_I1_O)        0.105    24.862 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Base_Vector[1].SRL16E_Base_Vector/Dbg_TDO_INST_0/O
                         net (fo=5, routed)           0.544    25.407    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_TDO_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I0_O)        0.105    25.512 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_data_overrun_i_1/O
                         net (fo=1, routed)           0.000    25.512    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_32
    SLICE_X46Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.404     2.800    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_data_overrun_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.521ns  (logic 0.878ns (19.422%)  route 3.643ns (80.578%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.796ns
    Source Clock Delay      (SCD):    3.037ns = ( 19.704 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.522    19.704    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDRE (Prop_fdre_C_Q)         0.384    20.088 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.071    21.159    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X43Y3          LUT3 (Prop_lut3_I2_O)        0.105    21.264 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.547    21.811    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[0]
    SLICE_X43Y3          LUT3 (Prop_lut3_I0_O)        0.121    21.932 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.637    22.569    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I5_O)        0.268    22.837 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.388    24.224    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/which_pc__0
    SLICE_X62Y8          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.400     2.796    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Dbg_Clk
    SLICE_X62Y8          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.432ns  (logic 0.878ns (19.810%)  route 3.554ns (80.190%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    3.037ns = ( 19.704 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.522    19.704    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDRE (Prop_fdre_C_Q)         0.384    20.088 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.071    21.159    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X43Y3          LUT3 (Prop_lut3_I2_O)        0.105    21.264 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.547    21.811    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[0]
    SLICE_X43Y3          LUT3 (Prop_lut3_I0_O)        0.121    21.932 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.637    22.569    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I5_O)        0.268    22.837 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.299    24.136    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/which_pc__0
    SLICE_X60Y9          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.397     2.793    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Dbg_Clk
    SLICE_X60Y9          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.428ns  (logic 0.878ns (19.828%)  route 3.550ns (80.172%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    3.037ns = ( 19.704 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.522    19.704    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDRE (Prop_fdre_C_Q)         0.384    20.088 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.071    21.159    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X43Y3          LUT3 (Prop_lut3_I2_O)        0.105    21.264 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.547    21.811    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[0]
    SLICE_X43Y3          LUT3 (Prop_lut3_I0_O)        0.121    21.932 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.637    22.569    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I5_O)        0.268    22.837 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.295    24.132    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/which_pc__0
    SLICE_X62Y6          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.401     2.797    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Dbg_Clk
    SLICE_X62Y6          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.332ns  (logic 0.878ns (20.270%)  route 3.454ns (79.730%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.793ns
    Source Clock Delay      (SCD):    3.037ns = ( 19.704 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.522    19.704    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDRE (Prop_fdre_C_Q)         0.384    20.088 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.071    21.159    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X43Y3          LUT3 (Prop_lut3_I2_O)        0.105    21.264 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.547    21.811    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[0]
    SLICE_X43Y3          LUT3 (Prop_lut3_I0_O)        0.121    21.932 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.637    22.569    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I5_O)        0.268    22.837 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.199    24.035    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/which_pc__0
    SLICE_X60Y8          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.397     2.793    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Dbg_Clk
    SLICE_X60Y8          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.318ns  (logic 0.878ns (20.333%)  route 3.440ns (79.667%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    3.037ns = ( 19.704 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.522    19.704    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDRE (Prop_fdre_C_Q)         0.384    20.088 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.071    21.159    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X43Y3          LUT3 (Prop_lut3_I2_O)        0.105    21.264 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.547    21.811    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[0]
    SLICE_X43Y3          LUT3 (Prop_lut3_I0_O)        0.121    21.932 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.637    22.569    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I5_O)        0.268    22.837 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.185    24.022    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/which_pc__0
    SLICE_X62Y5          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.401     2.797    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Dbg_Clk
    SLICE_X62Y5          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRL16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.189ns  (logic 0.878ns (20.960%)  route 3.311ns (79.040%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    3.037ns = ( 19.704 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.522    19.704    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDRE (Prop_fdre_C_Q)         0.384    20.088 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.071    21.159    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X43Y3          LUT3 (Prop_lut3_I2_O)        0.105    21.264 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.547    21.811    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[0]
    SLICE_X43Y3          LUT3 (Prop_lut3_I0_O)        0.121    21.932 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.637    22.569    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I5_O)        0.268    22.837 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.056    23.893    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0
    SLICE_X62Y3          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.401     2.797    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Clk
    SLICE_X62Y3          SRL16E                                       r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
                            (rising edge-triggered cell SRLC16E clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.189ns  (logic 0.878ns (20.960%)  route 3.311ns (79.040%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    3.037ns = ( 19.704 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434    18.101    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.182 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.522    19.704    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDRE (Prop_fdre_C_Q)         0.384    20.088 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/Q
                         net (fo=5, routed)           1.071    21.159    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command[0]
    SLICE_X43Y3          LUT3 (Prop_lut3_I2_O)        0.105    21.264 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.547    21.811    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Dbg_Reg_En[0]
    SLICE_X43Y3          LUT3 (Prop_lut3_I0_O)        0.121    21.932 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2/O
                         net (fo=1, routed)           0.637    22.569    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_2_n_0
    SLICE_X45Y2          LUT6 (Prop_lut6_I5_O)        0.268    22.837 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1_i_1/O
                         net (fo=8, routed)           1.056    23.893    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/which_pc__0
    SLICE_X62Y3          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.319     1.319    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077     1.396 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.401     2.797    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Dbg_Clk
    SLICE_X62Y3          SRLC16E                                      r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.569%)  route 0.126ns (40.431%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.762ns
    Source Clock Delay      (SCD):    1.305ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.633     1.305    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          FDRE (Prop_fdre_C_Q)         0.141     1.446 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.126     1.573    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X46Y1          LUT6 (Prop_lut6_I2_O)        0.045     1.618 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_i_1/O
                         net (fo=1, routed)           0.000     1.618    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_33
    SLICE_X46Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.906     1.762    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                            (clock source 'design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE'  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.626ns  (logic 0.071ns (4.368%)  route 1.555ns (95.632%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.764ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    0.000ns = ( 16.667 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.792    18.131    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X43Y1          LUT6 (Prop_lut6_I0_O)        0.045    18.176 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_i_2/O
                         net (fo=1, routed)           0.116    18.292    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset
    SLICE_X43Y1          FDPE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.908     1.764    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y1          FDPE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.458ns  (logic 0.212ns (46.239%)  route 0.246ns (53.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.305ns = ( 17.972 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.633    17.972    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X42Y1          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          FDCE (Prop_fdce_C_Q)         0.167    18.139 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.116    18.255    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X43Y1          LUT6 (Prop_lut6_I1_O)        0.045    18.300 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.130    18.430    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X43Y0          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.908     1.764    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y0          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.458ns  (logic 0.212ns (46.239%)  route 0.246ns (53.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.305ns = ( 17.972 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.633    17.972    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X42Y1          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          FDCE (Prop_fdce_C_Q)         0.167    18.139 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.116    18.255    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X43Y1          LUT6 (Prop_lut6_I1_O)        0.045    18.300 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.130    18.430    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X43Y0          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.908     1.764    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y0          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.458ns  (logic 0.212ns (46.239%)  route 0.246ns (53.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.305ns = ( 17.972 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.633    17.972    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X42Y1          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          FDCE (Prop_fdce_C_Q)         0.167    18.139 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.116    18.255    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X43Y1          LUT6 (Prop_lut6_I1_O)        0.045    18.300 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.130    18.430    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X43Y0          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.908     1.764    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y0          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.458ns  (logic 0.212ns (46.239%)  route 0.246ns (53.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.458ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.764ns
    Source Clock Delay      (SCD):    1.305ns = ( 17.972 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.633    17.972    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X42Y1          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y1          FDCE (Prop_fdce_C_Q)         0.167    18.139 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          0.116    18.255    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X43Y1          LUT6 (Prop_lut6_I1_O)        0.045    18.300 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_status[9]_i_1/O
                         net (fo=10, routed)          0.130    18.430    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_9
    SLICE_X43Y0          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.908     1.764    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y0          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[9]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.191ns (40.486%)  route 0.281ns (59.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.301ns = ( 17.968 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.629    17.968    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X47Y7          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDCE (Prop_fdce_C_Q)         0.146    18.114 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.122    18.236    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X46Y5          LUT6 (Prop_lut6_I0_O)        0.045    18.281 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.159    18.440    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X43Y5          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.907     1.763    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y5          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.191ns (40.486%)  route 0.281ns (59.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.301ns = ( 17.968 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.629    17.968    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X47Y7          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDCE (Prop_fdce_C_Q)         0.146    18.114 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.122    18.236    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X46Y5          LUT6 (Prop_lut6_I0_O)        0.045    18.281 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.159    18.440    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X43Y5          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.907     1.763    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y5          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.191ns (40.486%)  route 0.281ns (59.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.301ns = ( 17.968 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.629    17.968    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X47Y7          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDCE (Prop_fdce_C_Q)         0.146    18.114 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.122    18.236    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X46Y5          LUT6 (Prop_lut6_I0_O)        0.045    18.281 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.159    18.440    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X43Y5          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.907     1.763    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y5          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.472ns  (logic 0.191ns (40.486%)  route 0.281ns (59.514%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.763ns
    Source Clock Delay      (SCD):    1.301ns = ( 17.968 - 16.667 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646    17.313    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    17.339 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.629    17.968    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X47Y7          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y7          FDCE (Prop_fdce_C_Q)         0.146    18.114 f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=8, routed)           0.122    18.236    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[2]
    SLICE_X46Y5          LUT6 (Prop_lut6_I0_O)        0.045    18.281 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter[0]_i_1/O
                         net (fo=8, routed)           0.159    18.440    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0
    SLICE_X43Y5          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.827     0.827    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     0.856 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.907     1.763    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y5          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.889ns  (logic 0.105ns (2.700%)  route 3.784ns (97.300%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.936     2.936    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X43Y3          LUT1 (Prop_lut1_I0_O)        0.105     3.041 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.848     3.889    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X47Y7          FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    17.888    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.965 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.404    19.369    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X47Y7          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.889ns  (logic 0.105ns (2.700%)  route 3.784ns (97.300%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.936     2.936    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X43Y3          LUT1 (Prop_lut1_I0_O)        0.105     3.041 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.848     3.889    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X47Y7          FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    17.888    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.965 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.404    19.369    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X47Y7          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.889ns  (logic 0.105ns (2.700%)  route 3.784ns (97.300%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.936     2.936    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X43Y3          LUT1 (Prop_lut1_I0_O)        0.105     3.041 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.848     3.889    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X47Y7          FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    17.888    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.965 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.404    19.369    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X47Y7          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.724ns  (logic 0.105ns (2.819%)  route 3.619ns (97.181%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.064     3.064    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X45Y2          LUT5 (Prop_lut5_I0_O)        0.105     3.169 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.555     3.724    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X51Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    17.888    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.965 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.400    19.365    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X51Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.724ns  (logic 0.105ns (2.819%)  route 3.619ns (97.181%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.064     3.064    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X45Y2          LUT5 (Prop_lut5_I0_O)        0.105     3.169 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.555     3.724    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X51Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    17.888    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.965 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.400    19.365    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X51Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.630ns  (logic 0.105ns (2.893%)  route 3.525ns (97.107%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.936     2.936    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X43Y3          LUT1 (Prop_lut1_I0_O)        0.105     3.041 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.589     3.630    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X48Y3          FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.404     2.702    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X48Y3          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.630ns  (logic 0.105ns (2.893%)  route 3.525ns (97.107%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.936     2.936    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X43Y3          LUT1 (Prop_lut1_I0_O)        0.105     3.041 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.589     3.630    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X48Y3          FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.404     2.702    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X48Y3          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.630ns  (logic 0.105ns (2.893%)  route 3.525ns (97.107%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.936     2.936    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X43Y3          LUT1 (Prop_lut1_I0_O)        0.105     3.041 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.589     3.630    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X48Y3          FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.404     2.702    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X48Y3          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.630ns  (logic 0.105ns (2.893%)  route 3.525ns (97.107%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           2.936     2.936    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X43Y3          LUT1 (Prop_lut1_I0_O)        0.105     3.041 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.589     3.630    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X48Y3          FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.404     2.702    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X48Y3          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.608ns  (logic 0.105ns (2.910%)  route 3.503ns (97.090%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           3.064     3.064    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SEL
    SLICE_X45Y2          LUT5 (Prop_lut5_I0_O)        0.105     3.169 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.439     3.608    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X47Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221    17.888    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.965 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.404    19.369    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X47Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.650ns  (logic 0.045ns (2.728%)  route 1.605ns (97.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.421     1.421    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X44Y4          LUT6 (Prop_lut6_I4_O)        0.045     1.466 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.184     1.650    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X49Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.906     1.695    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.650ns  (logic 0.045ns (2.728%)  route 1.605ns (97.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.421     1.421    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X44Y4          LUT6 (Prop_lut6_I4_O)        0.045     1.466 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.184     1.650    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X49Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.906     1.695    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.650ns  (logic 0.045ns (2.728%)  route 1.605ns (97.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.421     1.421    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X44Y4          LUT6 (Prop_lut6_I4_O)        0.045     1.466 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.184     1.650    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X49Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.906     1.695    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.650ns  (logic 0.045ns (2.728%)  route 1.605ns (97.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.421     1.421    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X44Y4          LUT6 (Prop_lut6_I4_O)        0.045     1.466 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.184     1.650    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X49Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.906     1.695    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.650ns  (logic 0.045ns (2.728%)  route 1.605ns (97.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.421     1.421    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X44Y4          LUT6 (Prop_lut6_I4_O)        0.045     1.466 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.184     1.650    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X49Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.906     1.695    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.650ns  (logic 0.045ns (2.728%)  route 1.605ns (97.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.421     1.421    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X44Y4          LUT6 (Prop_lut6_I4_O)        0.045     1.466 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.184     1.650    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X49Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.906     1.695    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.650ns  (logic 0.045ns (2.728%)  route 1.605ns (97.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.421     1.421    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/SEL
    SLICE_X44Y4          LUT6 (Prop_lut6_I4_O)        0.045     1.466 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_1[0]_i_1/O
                         net (fo=8, routed)           0.184     1.650    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_10
    SLICE_X49Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.906     1.695    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.696ns  (logic 0.045ns (2.654%)  route 1.651ns (97.346%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.437     1.437    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/SEL
    SLICE_X43Y3          LUT1 (Prop_lut1_I0_O)        0.045     1.482 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_BSCAN.TDI_Shifter[3]_i_2/O
                         net (fo=12, routed)          0.214     1.696    design_1_i/mdm_1/U0/MDM_Core_I1/AR[0]
    SLICE_X40Y3          FDCE                                         f  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760    17.427    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    17.456 f  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.908    18.363    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X40Y3          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.698ns  (logic 0.043ns (2.533%)  route 1.655ns (97.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.496     1.496    design_1_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X45Y2          LUT5 (Prop_lut5_I0_O)        0.043     1.539 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.158     1.698    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X48Y3          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.905     1.694    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X48Y3          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                            (internal pin)
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.698ns  (logic 0.043ns (2.533%)  route 1.655ns (97.467%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/SEL
                         net (fo=8, routed)           1.496     1.496    design_1_i/mdm_1/U0/MDM_Core_I1/SEL
    SLICE_X45Y2          LUT5 (Prop_lut5_I0_O)        0.043     1.539 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1[3]_i_1/O
                         net (fo=4, routed)           0.158     1.698    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL
    SLICE_X48Y3          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.905     1.694    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X48Y3          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.885ns  (logic 0.204ns (23.059%)  route 0.681ns (76.941%))
  Logic Levels:           0  
  Clock Path Skew:        1.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns
    Source Clock Delay      (SCD):    0.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.903     0.128    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X54Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y1          FDRE (Prop_fdre_C_Q)         0.204     0.332 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=5, routed)           0.681     1.012    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X64Y4          FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.632     1.304    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X64Y4          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.587ns  (logic 0.204ns (34.769%)  route 0.383ns (65.231%))
  Logic Levels:           0  
  Clock Path Skew:        1.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.903     0.128    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X54Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y1          FDRE (Prop_fdre_C_Q)         0.204     0.332 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.383     0.714    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X52Y4          FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.628     1.300    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X52Y4          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.489ns  (logic 0.175ns (35.783%)  route 0.314ns (64.217%))
  Logic Levels:           0  
  Clock Path Skew:        1.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.129ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.904     0.129    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X57Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.175     0.304 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=7, routed)           0.314     0.618    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X55Y2          FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.629     1.301    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X55Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.487ns  (logic 0.175ns (35.946%)  route 0.312ns (64.054%))
  Logic Levels:           0  
  Clock Path Skew:        1.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns
    Source Clock Delay      (SCD):    0.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.903     0.128    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X53Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDRE (Prop_fdre_C_Q)         0.175     0.303 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=6, routed)           0.312     0.615    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X57Y2          FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.630     1.302    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X57Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.175ns (40.777%)  route 0.254ns (59.223%))
  Logic Levels:           0  
  Clock Path Skew:        1.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns
    Source Clock Delay      (SCD):    0.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.903     0.128    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X52Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.175     0.303 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.254     0.557    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X50Y1          FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.630     1.302    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y1          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (recovery check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.175ns (40.777%)  route 0.254ns (59.223%))
  Logic Levels:           0  
  Clock Path Skew:        1.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.302ns
    Source Clock Delay      (SCD):    0.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.903     0.128    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X52Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.175     0.303 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.254     0.557    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X50Y1          FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.646     0.646    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.672 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.630     1.302    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y1          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.746ns  (logic 0.304ns (40.742%)  route 0.442ns (59.258%))
  Logic Levels:           0  
  Clock Path Skew:        4.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.035ns
    Source Clock Delay      (SCD):    -1.403ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.395    -1.403    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X52Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.304    -1.099 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.442    -0.657    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X50Y1          FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.520     3.035    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y1          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.746ns  (logic 0.304ns (40.742%)  route 0.442ns (59.258%))
  Logic Levels:           0  
  Clock Path Skew:        4.438ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.035ns
    Source Clock Delay      (SCD):    -1.403ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.395    -1.403    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X52Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y1          FDRE (Prop_fdre_C_Q)         0.304    -1.099 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear_reg/Q
                         net (fo=2, routed)           0.442    -0.657    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_rst
    SLICE_X50Y1          FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.520     3.035    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y1          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.777ns  (logic 0.304ns (39.133%)  route 0.473ns (60.867%))
  Logic Levels:           0  
  Clock Path Skew:        4.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.030ns
    Source Clock Delay      (SCD):    -1.403ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.395    -1.403    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X53Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y1          FDRE (Prop_fdre_C_Q)         0.304    -1.099 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg/Q
                         net (fo=6, routed)           0.473    -0.626    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.start_single_step_rst
    SLICE_X57Y2          FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.515     3.030    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X57Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.802ns  (logic 0.304ns (37.903%)  route 0.498ns (62.097%))
  Logic Levels:           0  
  Clock Path Skew:        4.429ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.028ns
    Source Clock Delay      (SCD):    -1.401ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.397    -1.401    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X57Y0          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y0          FDRE (Prop_fdre_C_Q)         0.304    -1.097 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg/Q
                         net (fo=7, routed)           0.498    -0.599    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_rst
    SLICE_X55Y2          FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.513     3.028    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X55Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        0.984ns  (logic 0.347ns (35.274%)  route 0.637ns (64.726%))
  Logic Levels:           0  
  Clock Path Skew:        4.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.028ns
    Source Clock Delay      (SCD):    -1.403ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.395    -1.403    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X54Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y1          FDRE (Prop_fdre_C_Q)         0.347    -1.056 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg/Q
                         net (fo=3, routed)           0.637    -0.419    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_rst
    SLICE_X52Y4          FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.513     3.028    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X52Y4          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
                            (removal check against rising-edge clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Slow Process Corner)
  Data Path Delay:        1.368ns  (logic 0.347ns (25.371%)  route 1.021ns (74.629%))
  Logic Levels:           0  
  Clock Path Skew:        4.439ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.036ns
    Source Clock Delay      (SCD):    -1.403ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.395    -1.403    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X54Y1          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y1          FDRE (Prop_fdre_C_Q)         0.347    -1.056 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg/Q
                         net (fo=5, routed)           1.021    -0.035    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_rst
    SLICE_X64Y4          FDCE                                         f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.434     1.434    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.515 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.521     3.036    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X64Y4          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Max Delay            44 Endpoints
Min Delay            44 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.762ns  (logic 0.748ns (19.884%)  route 3.014ns (80.116%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.522     3.154    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDRE (Prop_fdre_C_Q)         0.433     3.587 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.658     4.245    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I0_O)        0.105     4.350 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.547     4.897    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X43Y3          LUT4 (Prop_lut4_I2_O)        0.105     5.002 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.634     5.636    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X48Y2          LUT5 (Prop_lut5_I4_O)        0.105     5.741 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.175     6.916    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X64Y4          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.401     2.699    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X64Y4          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.418ns  (logic 0.748ns (21.882%)  route 2.670ns (78.118%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.459ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.695ns
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.522     3.154    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDRE (Prop_fdre_C_Q)         0.433     3.587 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.658     4.245    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I0_O)        0.105     4.350 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.547     4.897    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X43Y3          LUT4 (Prop_lut4_I2_O)        0.105     5.002 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.634     5.636    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X48Y2          LUT5 (Prop_lut5_I4_O)        0.105     5.741 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.831     6.572    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X57Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.397     2.695    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X57Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.307ns  (logic 0.748ns (22.618%)  route 2.559ns (77.382%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.522     3.154    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDRE (Prop_fdre_C_Q)         0.433     3.587 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.658     4.245    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I0_O)        0.105     4.350 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.547     4.897    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X43Y3          LUT4 (Prop_lut4_I2_O)        0.105     5.002 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.634     5.636    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X48Y2          LUT5 (Prop_lut5_I4_O)        0.105     5.741 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.720     6.461    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X52Y4          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.395     2.693    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X52Y4          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.278ns  (logic 0.748ns (22.820%)  route 2.530ns (77.180%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.522     3.154    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDRE (Prop_fdre_C_Q)         0.433     3.587 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.658     4.245    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I0_O)        0.105     4.350 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.547     4.897    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X43Y3          LUT4 (Prop_lut4_I2_O)        0.105     5.002 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.809     5.811    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X49Y2          LUT5 (Prop_lut5_I4_O)        0.105     5.916 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.516     6.432    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X50Y1          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.400     2.698    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y1          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.278ns  (logic 0.748ns (22.820%)  route 2.530ns (77.180%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.522     3.154    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDRE (Prop_fdre_C_Q)         0.433     3.587 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.658     4.245    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I0_O)        0.105     4.350 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.547     4.897    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X43Y3          LUT4 (Prop_lut4_I2_O)        0.105     5.002 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.809     5.811    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X49Y2          LUT5 (Prop_lut5_I4_O)        0.105     5.916 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.516     6.432    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X50Y1          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.400     2.698    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y1          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.094ns  (logic 0.748ns (24.177%)  route 2.346ns (75.823%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.522     3.154    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDRE (Prop_fdre_C_Q)         0.433     3.587 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.658     4.245    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I0_O)        0.105     4.350 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.547     4.897    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X43Y3          LUT4 (Prop_lut4_I2_O)        0.105     5.002 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.634     5.636    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X48Y2          LUT5 (Prop_lut5_I4_O)        0.105     5.741 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.507     6.248    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X50Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.400     2.698    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.094ns  (logic 0.748ns (24.177%)  route 2.346ns (75.823%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.522     3.154    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDRE (Prop_fdre_C_Q)         0.433     3.587 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.658     4.245    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I0_O)        0.105     4.350 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.547     4.897    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X43Y3          LUT4 (Prop_lut4_I2_O)        0.105     5.002 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.634     5.636    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X48Y2          LUT5 (Prop_lut5_I4_O)        0.105     5.741 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.507     6.248    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X50Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.400     2.698    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.094ns  (logic 0.748ns (24.177%)  route 2.346ns (75.823%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.522     3.154    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDRE (Prop_fdre_C_Q)         0.433     3.587 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.658     4.245    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I0_O)        0.105     4.350 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.547     4.897    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X43Y3          LUT4 (Prop_lut4_I2_O)        0.105     5.002 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.634     5.636    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X48Y2          LUT5 (Prop_lut5_I4_O)        0.105     5.741 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.507     6.248    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X50Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.400     2.698    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.094ns  (logic 0.748ns (24.177%)  route 2.346ns (75.823%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.456ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.522     3.154    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDRE (Prop_fdre_C_Q)         0.433     3.587 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.658     4.245    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I0_O)        0.105     4.350 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.547     4.897    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X43Y3          LUT4 (Prop_lut4_I2_O)        0.105     5.002 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.634     5.636    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X48Y2          LUT5 (Prop_lut5_I4_O)        0.105     5.741 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.507     6.248    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X50Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.400     2.698    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.004ns  (logic 0.748ns (24.901%)  route 2.256ns (75.099%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns
    Source Clock Delay      (SCD):    3.154ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.551     1.551    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.081     1.632 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.522     3.154    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X46Y1          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDRE (Prop_fdre_C_Q)         0.433     3.587 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          0.658     4.245    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X43Y3          LUT3 (Prop_lut3_I0_O)        0.105     4.350 f  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=2, routed)           0.547     4.897    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X43Y3          LUT4 (Prop_lut4_I2_O)        0.105     5.002 f  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_18/O
                         net (fo=7, routed)           0.634     5.636    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En_2_sn_1
    SLICE_X48Y2          LUT5 (Prop_lut5_I4_O)        0.105     5.741 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.417     6.158    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X55Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.221     1.221    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077     1.298 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.395     2.693    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X55Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.988%)  route 0.124ns (43.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.629     1.358    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y3          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y3          FDCE (Prop_fdce_C_Q)         0.164     1.522 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/Q
                         net (fo=1, routed)           0.124     1.646    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[0]
    SLICE_X48Y3          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.905     1.694    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X48Y3          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.329%)  route 0.132ns (44.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.629     1.358    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y3          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y3          FDCE (Prop_fdce_C_Q)         0.164     1.522 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/Q
                         net (fo=2, routed)           0.132     1.655    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[2]
    SLICE_X48Y3          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.905     1.694    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X48Y3          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.287%)  route 0.190ns (59.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.692ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.630     1.359    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y4          FDRE (Prop_fdre_C_Q)         0.128     1.487 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[22]/Q
                         net (fo=3, routed)           0.190     1.677    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[22]
    SLICE_X50Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.903     1.692    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X50Y4          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.348ns  (logic 0.164ns (47.067%)  route 0.184ns (52.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.629     1.358    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y3          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y3          FDCE (Prop_fdce_C_Q)         0.164     1.522 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/Q
                         net (fo=2, routed)           0.184     1.707    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[1]
    SLICE_X48Y3          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.905     1.694    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X48Y3          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.132%)  route 0.217ns (53.868%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.632     1.361    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y5          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.141     1.502 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           0.217     1.719    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_0_in_1
    SLICE_X44Y2          LUT6 (Prop_lut6_I0_O)        0.045     1.764 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.764    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X44Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.908     1.697    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.790%)  route 0.239ns (56.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.697ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.632     1.361    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y5          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.141     1.502 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           0.239     1.741    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_0_in_1
    SLICE_X44Y2          LUT3 (Prop_lut3_I0_O)        0.045     1.786 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.786    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X44Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.908     1.697    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X44Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.436ns  (logic 0.164ns (37.586%)  route 0.272ns (62.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.629     1.358    design_1_i/mdm_1/U0/MDM_Core_I1/Use_unisim.MB_SRL16E_I1
    SLICE_X50Y3          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y3          FDCE (Prop_fdce_C_Q)         0.164     1.522 r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/Q
                         net (fo=2, routed)           0.272     1.794    design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter[3]
    SLICE_X48Y3          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.905     1.694    design_1_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X48Y3          FDCE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.438ns  (logic 0.128ns (29.201%)  route 0.310ns (70.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.693ns
    Source Clock Delay      (SCD):    1.359ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.630     1.359    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y3          FDRE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y3          FDRE (Prop_fdre_C_Q)         0.128     1.487 r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[23]/Q
                         net (fo=3, routed)           0.310     1.797    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[23]
    SLICE_X57Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.904     1.693    design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X57Y2          FDCE                                         r  design_1_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.858%)  route 0.302ns (68.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.632     1.361    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y5          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.141     1.502 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=5, routed)           0.302     1.804    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in_1
    SLICE_X49Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.906     1.695    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X49Y2          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.443ns  (logic 0.141ns (31.812%)  route 0.302ns (68.187%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.690ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Logically Exclusive Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.703     0.703    design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.729 r  design_1_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.632     1.361    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_unisim.MB_SRL16E_I1
    SLICE_X43Y5          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y5          FDRE (Prop_fdre_C_Q)         0.141     1.502 r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[3]/Q
                         net (fo=3, routed)           0.302     1.804    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg_n_0_[3]
    SLICE_X53Y7          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.760     0.760    design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.789 r  design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.901     1.690    design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X53Y7          FDRE                                         r  design_1_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_1_0
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartIpcTx2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.447ns  (logic 3.053ns (32.317%)  route 6.394ns (67.683%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.564    -1.771    design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X75Y2          FDSE                                         r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y2          FDSE (Prop_fdse_C_Q)         0.379    -1.392 r  design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           6.394     5.002    uartIpcTx2_OBUF
    J20                  OBUF (Prop_obuf_I_O)         2.674     7.677 r  uartIpcTx2_OBUF_inst/O
                         net (fo=0)                   0.000     7.677    uartIpcTx2
    J20                                                               r  uartIpcTx2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            uartIpcTxH
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.031ns  (logic 3.082ns (34.122%)  route 5.950ns (65.878%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.564    -1.771    design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X77Y4          FDSE                                         r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y4          FDSE (Prop_fdse_C_Q)         0.379    -1.392 r  design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           5.950     4.558    uartIpcTxH_OBUF
    M20                  OBUF (Prop_obuf_I_O)         2.703     7.261 r  uartIpcTxH_OBUF_inst/O
                         net (fo=0)                   0.000     7.261    uartIpcTxH
    M20                                                               r  uartIpcTxH (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpOutA[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.034ns  (logic 3.126ns (38.908%)  route 4.908ns (61.092%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.553    -1.782    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X74Y18         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y18         FDRE (Prop_fdre_C_Q)         0.433    -1.349 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.908     3.559    lopt_7
    K13                  OBUF (Prop_obuf_I_O)         2.693     6.252 r  gpOutA_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.252    gpOutA[7]
    K13                                                               r  gpOutA[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rs485Di
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.790ns  (logic 3.173ns (40.738%)  route 4.616ns (59.262%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.563    -1.772    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X74Y6          FDSE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y6          FDSE (Prop_fdse_C_Q)         0.433    -1.339 r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           4.616     3.278    rs485Di_OBUF
    AB20                 OBUF (Prop_obuf_I_O)         2.740     6.018 r  rs485Di_OBUF_inst/O
                         net (fo=0)                   0.000     6.018    rs485Di
    AB20                                                              r  rs485Di (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpOutA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.717ns  (logic 3.268ns (42.343%)  route 4.449ns (57.657%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.553    -1.782    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X74Y18         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y18         FDRE (Prop_fdre_C_Q)         0.398    -1.384 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           4.449     3.066    lopt_3
    AA19                 OBUF (Prop_obuf_I_O)         2.870     5.935 r  gpOutA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.935    gpOutA[3]
    AA19                                                              r  gpOutA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpOutA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.368ns  (logic 3.165ns (42.951%)  route 4.203ns (57.049%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.553    -1.782    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X74Y18         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y18         FDRE (Prop_fdre_C_Q)         0.433    -1.349 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           4.203     2.854    lopt_6
    U2                   OBUF (Prop_obuf_I_O)         2.732     5.586 r  gpOutA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.586    gpOutA[6]
    U2                                                                r  gpOutA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpOutA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.321ns  (logic 3.214ns (43.907%)  route 4.106ns (56.093%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.553    -1.782    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X74Y18         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y18         FDRE (Prop_fdre_C_Q)         0.398    -1.384 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           4.106     2.723    lopt_2
    Y17                  OBUF (Prop_obuf_I_O)         2.816     5.539 r  gpOutA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.539    gpOutA[2]
    Y17                                                               r  gpOutA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpOutA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.319ns  (logic 3.152ns (43.075%)  route 4.166ns (56.925%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.553    -1.782    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X74Y18         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y18         FDRE (Prop_fdre_C_Q)         0.433    -1.349 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           4.166     2.817    lopt_5
    T1                   OBUF (Prop_obuf_I_O)         2.719     5.537 r  gpOutA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.537    gpOutA[5]
    T1                                                                r  gpOutA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpOutA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.310ns  (logic 3.207ns (43.869%)  route 4.103ns (56.131%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.553    -1.782    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X74Y18         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y18         FDRE (Prop_fdre_C_Q)         0.398    -1.384 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           4.103     2.719    lopt
    R14                  OBUF (Prop_obuf_I_O)         2.809     5.528 r  gpOutA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.528    gpOutA[0]
    R14                                                               r  gpOutA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpOutA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.643ns  (logic 3.118ns (46.933%)  route 3.525ns (53.067%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.344     1.344 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.424    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -4.854 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.416    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.335 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       1.552    -1.783    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X79Y19         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y19         FDRE (Prop_fdre_C_Q)         0.379    -1.404 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.525     2.121    lopt_4
    AA3                  OBUF (Prop_obuf_I_O)         2.739     4.860 r  gpOutA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.860    gpOutA[4]
    AA3                                                               r  gpOutA[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/baseTimer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ledV3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.641ns  (logic 1.354ns (82.481%)  route 0.288ns (17.519%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.600    -0.275    design_1_i/hw0_0/inst/sysClk200m
    SLICE_X1Y143         FDRE                                         r  design_1_i/hw0_0/inst/baseTimer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.134 r  design_1_i/hw0_0/inst/baseTimer_reg[24]/Q
                         net (fo=2, routed)           0.288     0.154    ledV3_OBUF
    H14                  OBUF (Prop_obuf_I_O)         1.213     1.367 r  ledV3_OBUF_inst/O
                         net (fo=0)                   0.000     1.367    ledV3
    H14                                                               r  ledV3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/baseTimer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ledV4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 1.354ns (80.460%)  route 0.329ns (19.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.600    -0.275    design_1_i/hw0_0/inst/sysClk200m
    SLICE_X1Y143         FDRE                                         r  design_1_i/hw0_0/inst/baseTimer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y143         FDRE (Prop_fdre_C_Q)         0.141    -0.134 r  design_1_i/hw0_0/inst/baseTimer_reg[25]/Q
                         net (fo=2, routed)           0.329     0.195    ledV4_OBUF
    J14                  OBUF (Prop_obuf_I_O)         1.213     1.409 r  ledV4_OBUF_inst/O
                         net (fo=0)                   0.000     1.409    ledV4
    J14                                                               r  ledV4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpOutA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.814ns  (logic 1.433ns (50.908%)  route 1.382ns (49.092%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.646    -0.228    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X74Y18         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y18         FDRE (Prop_fdre_C_Q)         0.148    -0.080 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           1.382     1.302    lopt_1
    V15                  OBUF (Prop_obuf_I_O)         1.285     2.586 r  gpOutA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.586    gpOutA[1]
    V15                                                               r  gpOutA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpOutA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.861ns  (logic 1.396ns (48.796%)  route 1.465ns (51.204%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.645    -0.229    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X79Y19         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.088 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.465     1.377    lopt_4
    AA3                  OBUF (Prop_obuf_I_O)         1.255     2.632 r  gpOutA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.632    gpOutA[4]
    AA3                                                               r  gpOutA[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpOutA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.180ns  (logic 1.400ns (44.028%)  route 1.780ns (55.972%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.646    -0.228    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X74Y18         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.064 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.780     1.716    lopt_5
    T1                   OBUF (Prop_obuf_I_O)         1.236     2.952 r  gpOutA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.952    gpOutA[5]
    T1                                                                r  gpOutA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpOutA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.237ns  (logic 1.405ns (43.420%)  route 1.831ns (56.580%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.646    -0.228    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X74Y18         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y18         FDRE (Prop_fdre_C_Q)         0.148    -0.080 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           1.831     1.751    lopt_2
    Y17                  OBUF (Prop_obuf_I_O)         1.257     3.009 r  gpOutA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.009    gpOutA[2]
    Y17                                                               r  gpOutA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpOutA[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.237ns  (logic 1.412ns (43.620%)  route 1.825ns (56.380%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.646    -0.228    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X74Y18         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.064 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           1.825     1.761    lopt_6
    U2                   OBUF (Prop_obuf_I_O)         1.248     3.009 r  gpOutA_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.009    gpOutA[6]
    U2                                                                r  gpOutA[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpOutA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.278ns  (logic 1.398ns (42.645%)  route 1.880ns (57.355%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.646    -0.228    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X74Y18         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y18         FDRE (Prop_fdre_C_Q)         0.148    -0.080 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           1.880     1.800    lopt
    R14                  OBUF (Prop_obuf_I_O)         1.250     3.050 r  gpOutA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.050    gpOutA[0]
    R14                                                               r  gpOutA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            gpOutA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.508ns  (logic 1.460ns (41.616%)  route 2.048ns (58.384%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.646    -0.228    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X74Y18         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y18         FDRE (Prop_fdre_C_Q)         0.148    -0.080 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.048     1.968    lopt_3
    AA19                 OBUF (Prop_obuf_I_O)         1.312     3.280 r  gpOutA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.280    gpOutA[3]
    AA19                                                              r  gpOutA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_1_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rs485Di
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.568ns  (logic 1.421ns (39.820%)  route 2.147ns (60.180%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.175ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=68518, routed)       0.653    -0.221    design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/s_axi_aclk
    SLICE_X74Y6          FDSE                                         r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y6          FDSE (Prop_fdse_C_Q)         0.164    -0.057 r  design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/TX_reg/Q
                         net (fo=1, routed)           2.147     2.090    rs485Di_OBUF
    AB20                 OBUF (Prop_obuf_I_O)         1.257     3.347 r  rs485Di_OBUF_inst/O
                         net (fo=0)                   0.000     3.347    rs485Di
    AB20                                                              r  rs485Di (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_design_1_clk_wiz_1_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgTrig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.916ns  (logic 1.074ns (56.074%)  route 0.842ns (43.926%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.919     0.144    design_1_i/hw0_0/inst/clk160m
    SLICE_X13Y181        FDRE                                         r  design_1_i/hw0_0/inst/wgTrig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y181        FDRE (Prop_fdre_C_Q)         0.175     0.319 r  design_1_i/hw0_0/inst/wgTrig_reg/Q
                         net (fo=2, routed)           0.842     1.161    design_1_i/hw0_0/inst/wgTrig
    A13                  OBUFDS (Prop_obufds_I_OB)    0.899     2.060 r  design_1_i/hw0_0/inst/OBUFDS_inst2/OB
                         net (fo=0)                   0.000     2.060    dfOutN[2]
    A14                                                               r  dfOutN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgTrig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.915ns  (logic 1.073ns (56.051%)  route 0.842ns (43.949%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.919     0.144    design_1_i/hw0_0/inst/clk160m
    SLICE_X13Y181        FDRE                                         r  design_1_i/hw0_0/inst/wgTrig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y181        FDRE (Prop_fdre_C_Q)         0.175     0.319 r  design_1_i/hw0_0/inst/wgTrig_reg/Q
                         net (fo=2, routed)           0.842     1.161    design_1_i/hw0_0/inst/wgTrig
    A13                  OBUFDS (Prop_obufds_I_O)     0.898     2.059 r  design_1_i/hw0_0/inst/OBUFDS_inst2/O
                         net (fo=0)                   0.000     2.059    dfOutP[2]
    A13                                                               r  dfOutP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgRfout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.897ns  (logic 1.062ns (55.981%)  route 0.835ns (44.019%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.919     0.144    design_1_i/hw0_0/inst/clk160m
    SLICE_X13Y181        FDRE                                         r  design_1_i/hw0_0/inst/wgRfout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y181        FDRE (Prop_fdre_C_Q)         0.175     0.319 r  design_1_i/hw0_0/inst/wgRfout_reg/Q
                         net (fo=2, routed)           0.835     1.154    design_1_i/hw0_0/inst/wgRfout
    A15                  OBUFDS (Prop_obufds_I_OB)    0.887     2.041 r  design_1_i/hw0_0/inst/OBUFDS_inst3/OB
                         net (fo=0)                   0.000     2.041    dfOutN[3]
    A16                                                               r  dfOutN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgRfout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutP[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.896ns  (logic 1.061ns (55.958%)  route 0.835ns (44.042%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.919     0.144    design_1_i/hw0_0/inst/clk160m
    SLICE_X13Y181        FDRE                                         r  design_1_i/hw0_0/inst/wgRfout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y181        FDRE (Prop_fdre_C_Q)         0.175     0.319 r  design_1_i/hw0_0/inst/wgRfout_reg/Q
                         net (fo=2, routed)           0.835     1.154    design_1_i/hw0_0/inst/wgRfout
    A15                  OBUFDS (Prop_obufds_I_O)     0.886     2.040 r  design_1_i/hw0_0/inst/OBUFDS_inst3/O
                         net (fo=0)                   0.000     2.040    dfOutP[3]
    A15                                                               r  dfOutP[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.814ns  (logic 1.050ns (57.871%)  route 0.764ns (42.129%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.951     0.176    design_1_i/hw0_0/inst/clk160m
    SLICE_X7Y183         FDRE                                         r  design_1_i/hw0_0/inst/wgClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_fdre_C_Q)         0.175     0.351 r  design_1_i/hw0_0/inst/wgClk_reg/Q
                         net (fo=2, routed)           0.764     1.115    design_1_i/hw0_0/inst/wgClk
    C13                  OBUFDS (Prop_obufds_I_OB)    0.875     1.990 r  design_1_i/hw0_0/inst/OBUFDS_inst0/OB
                         net (fo=0)                   0.000     1.990    dfOutN[0]
    B13                                                               r  dfOutN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.813ns  (logic 1.049ns (57.848%)  route 0.764ns (42.152%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.951     0.176    design_1_i/hw0_0/inst/clk160m
    SLICE_X7Y183         FDRE                                         r  design_1_i/hw0_0/inst/wgClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_fdre_C_Q)         0.175     0.351 r  design_1_i/hw0_0/inst/wgClk_reg/Q
                         net (fo=2, routed)           0.764     1.115    design_1_i/hw0_0/inst/wgClk
    C13                  OBUFDS (Prop_obufds_I_O)     0.874     1.989 r  design_1_i/hw0_0/inst/OBUFDS_inst0/O
                         net (fo=0)                   0.000     1.989    dfOutP[0]
    C13                                                               r  dfOutP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgData_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.797ns  (logic 1.031ns (57.384%)  route 0.766ns (42.616%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.951     0.176    design_1_i/hw0_0/inst/clk160m
    SLICE_X7Y183         FDRE                                         r  design_1_i/hw0_0/inst/wgData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_fdre_C_Q)         0.175     0.351 r  design_1_i/hw0_0/inst/wgData_reg/Q
                         net (fo=2, routed)           0.766     1.117    design_1_i/hw0_0/inst/wgData
    D14                  OBUFDS (Prop_obufds_I_OB)    0.856     1.973 r  design_1_i/hw0_0/inst/OBUFDS_inst1/OB
                         net (fo=0)                   0.000     1.973    dfOutN[1]
    D15                                                               r  dfOutN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgData_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.796ns  (logic 1.030ns (57.360%)  route 0.766ns (42.640%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817     0.817 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     1.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.657    -1.359 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.556    -0.804    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.775 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.951     0.176    design_1_i/hw0_0/inst/clk160m
    SLICE_X7Y183         FDRE                                         r  design_1_i/hw0_0/inst/wgData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_fdre_C_Q)         0.175     0.351 r  design_1_i/hw0_0/inst/wgData_reg/Q
                         net (fo=2, routed)           0.766     1.117    design_1_i/hw0_0/inst/wgData
    D14                  OBUFDS (Prop_obufds_I_O)     0.855     1.972 r  design_1_i/hw0_0/inst/OBUFDS_inst1/O
                         net (fo=0)                   0.000     1.972    dfOutP[1]
    D14                                                               r  dfOutP[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgData_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.354ns  (logic 0.873ns (64.479%)  route 0.481ns (35.521%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.676    -0.198    design_1_i/hw0_0/inst/clk160m
    SLICE_X7Y183         FDRE                                         r  design_1_i/hw0_0/inst/wgData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_fdre_C_Q)         0.141    -0.057 r  design_1_i/hw0_0/inst/wgData_reg/Q
                         net (fo=2, routed)           0.481     0.424    design_1_i/hw0_0/inst/wgData
    D14                  OBUFDS (Prop_obufds_I_O)     0.732     1.155 r  design_1_i/hw0_0/inst/OBUFDS_inst1/O
                         net (fo=0)                   0.000     1.155    dfOutP[1]
    D14                                                               r  dfOutP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgData_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.355ns  (logic 0.874ns (64.505%)  route 0.481ns (35.495%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.676    -0.198    design_1_i/hw0_0/inst/clk160m
    SLICE_X7Y183         FDRE                                         r  design_1_i/hw0_0/inst/wgData_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_fdre_C_Q)         0.141    -0.057 r  design_1_i/hw0_0/inst/wgData_reg/Q
                         net (fo=2, routed)           0.481     0.424    design_1_i/hw0_0/inst/wgData
    D14                  OBUFDS (Prop_obufds_I_OB)    0.733     1.156 r  design_1_i/hw0_0/inst/OBUFDS_inst1/OB
                         net (fo=0)                   0.000     1.156    dfOutN[1]
    D15                                                               r  dfOutN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.891ns (64.984%)  route 0.480ns (35.016%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.676    -0.198    design_1_i/hw0_0/inst/clk160m
    SLICE_X7Y183         FDRE                                         r  design_1_i/hw0_0/inst/wgClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_fdre_C_Q)         0.141    -0.057 r  design_1_i/hw0_0/inst/wgClk_reg/Q
                         net (fo=2, routed)           0.480     0.423    design_1_i/hw0_0/inst/wgClk
    C13                  OBUFDS (Prop_obufds_I_O)     0.750     1.173 r  design_1_i/hw0_0/inst/OBUFDS_inst0/O
                         net (fo=0)                   0.000     1.173    dfOutP[0]
    C13                                                               r  dfOutP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgClk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.372ns  (logic 0.892ns (65.010%)  route 0.480ns (34.990%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.676    -0.198    design_1_i/hw0_0/inst/clk160m
    SLICE_X7Y183         FDRE                                         r  design_1_i/hw0_0/inst/wgClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y183         FDRE (Prop_fdre_C_Q)         0.141    -0.057 r  design_1_i/hw0_0/inst/wgClk_reg/Q
                         net (fo=2, routed)           0.480     0.423    design_1_i/hw0_0/inst/wgClk
    C13                  OBUFDS (Prop_obufds_I_OB)    0.751     1.174 r  design_1_i/hw0_0/inst/OBUFDS_inst0/OB
                         net (fo=0)                   0.000     1.174    dfOutN[0]
    B13                                                               r  dfOutN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgRfout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutP[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.457ns  (logic 0.903ns (62.024%)  route 0.553ns (37.976%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.646    -0.228    design_1_i/hw0_0/inst/clk160m
    SLICE_X13Y181        FDRE                                         r  design_1_i/hw0_0/inst/wgRfout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y181        FDRE (Prop_fdre_C_Q)         0.141    -0.087 r  design_1_i/hw0_0/inst/wgRfout_reg/Q
                         net (fo=2, routed)           0.553     0.466    design_1_i/hw0_0/inst/wgRfout
    A15                  OBUFDS (Prop_obufds_I_O)     0.762     1.228 r  design_1_i/hw0_0/inst/OBUFDS_inst3/O
                         net (fo=0)                   0.000     1.228    dfOutP[3]
    A15                                                               r  dfOutP[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgRfout_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.458ns  (logic 0.904ns (62.050%)  route 0.553ns (37.950%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.646    -0.228    design_1_i/hw0_0/inst/clk160m
    SLICE_X13Y181        FDRE                                         r  design_1_i/hw0_0/inst/wgRfout_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y181        FDRE (Prop_fdre_C_Q)         0.141    -0.087 r  design_1_i/hw0_0/inst/wgRfout_reg/Q
                         net (fo=2, routed)           0.553     0.466    design_1_i/hw0_0/inst/wgRfout
    A15                  OBUFDS (Prop_obufds_I_OB)    0.763     1.229 r  design_1_i/hw0_0/inst/OBUFDS_inst3/OB
                         net (fo=0)                   0.000     1.229    dfOutN[3]
    A16                                                               r  dfOutN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgTrig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.475ns  (logic 0.916ns (62.063%)  route 0.560ns (37.937%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.646    -0.228    design_1_i/hw0_0/inst/clk160m
    SLICE_X13Y181        FDRE                                         r  design_1_i/hw0_0/inst/wgTrig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y181        FDRE (Prop_fdre_C_Q)         0.141    -0.087 r  design_1_i/hw0_0/inst/wgTrig_reg/Q
                         net (fo=2, routed)           0.560     0.472    design_1_i/hw0_0/inst/wgTrig
    A13                  OBUFDS (Prop_obufds_I_O)     0.775     1.247 r  design_1_i/hw0_0/inst/OBUFDS_inst2/O
                         net (fo=0)                   0.000     1.247    dfOutP[2]
    A13                                                               r  dfOutP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/hw0_0/inst/wgTrig_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_1_0  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dfOutN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.476ns  (logic 0.917ns (62.089%)  route 0.560ns (37.911%))
  Logic Levels:           1  (OBUFDS=1)
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.100ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.488     0.488 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.928    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.339    -1.410 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.510    -0.900    design_1_i/clk_wiz_1/inst/clk_out2_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.874 r  design_1_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=1790, routed)        0.646    -0.228    design_1_i/hw0_0/inst/clk160m
    SLICE_X13Y181        FDRE                                         r  design_1_i/hw0_0/inst/wgTrig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y181        FDRE (Prop_fdre_C_Q)         0.141    -0.087 r  design_1_i/hw0_0/inst/wgTrig_reg/Q
                         net (fo=2, routed)           0.560     0.472    design_1_i/hw0_0/inst/wgTrig
    A13                  OBUFDS (Prop_obufds_I_OB)    0.776     1.248 r  design_1_i/hw0_0/inst/OBUFDS_inst2/OB
                         net (fo=0)                   0.000     1.248    dfOutN[2]
    A14                                                               r  dfOutN[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_1_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_1_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.415ns  (logic 0.029ns (2.049%)  route 1.386ns (97.951%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_1_0 fall edge)
                                                     10.000    10.000 f  
    W19                                               0.000    10.000 f  sysClk50m (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.817    10.817 f  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    11.298    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.657     8.641 f  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.556     9.196    design_1_i/clk_wiz_1/inst/clkfbout_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     9.225 f  design_1_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.831    10.056    design_1_i/clk_wiz_1/inst/clkfbout_buf_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    f  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_1_0'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.766ns  (logic 0.077ns (2.784%)  route 2.689ns (97.216%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.073ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  sysClk50m (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_1/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         1.283     1.283 r  design_1_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     2.302    design_1_i/clk_wiz_1/inst/clk_in1_design_1_clk_wiz_1_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.547    -4.245 r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.371    -2.875    design_1_i/clk_wiz_1/inst/clkfbout_design_1_clk_wiz_1_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    -2.798 r  design_1_i/clk_wiz_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.319    -1.479    design_1_i/clk_wiz_1/inst/clkfbout_buf_design_1_clk_wiz_1_0
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    r  design_1_i/clk_wiz_1/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





