#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Thu Apr 23 14:09:40 2020
# Process ID: 12752
# Log file: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.runs/synth_1/mlab_ram.vds
# Journal file: C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source mlab_ram.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# set_msg_config -id {Synth 8-256} -limit 10000
# set_msg_config -id {Synth 8-638} -limit 10000
# create_project -in_memory -part xc7z010clg400-1
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/0.9/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/kintex7/kc705/1.0/board_part.xml, The board part 'xc7k325tffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/0.9/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
CRITICAL WARNING: [Board 49-4] Problem parsing board_part file - C:/Xilinx/Vivado/2014.2/data/boards/board_parts/zynq/zc706/1.0/board_part.xml, The board part 'xc7z045ffg900-2' is either not supported or invalid.
# set_property target_language VHDL [current_project]
# set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# read_vhdl -library xil_defaultlib C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.cache/wt [current_project]
# set_property parent.project_dir C:/Users/Superminiala/Documents/VLSI/Lab_3 [current_project]
# catch { write_hwdef -file mlab_ram.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top mlab_ram -part xc7z010clg400-1
Command: synth_design -top mlab_ram -part xc7z010clg400-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 222.449 ; gain = 93.488
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mlab_ram' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:17]
	Parameter data_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mlab_ram' (1#1) [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:17]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 256.313 ; gain = 127.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 256.313 ; gain = 127.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 256.313 ; gain = 127.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mlab_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Loading clock regions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.2/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.2/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.2/data\./parts/xilinx/zynq/IOStandards.xml
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Workers Ready, Starting Parallel Section  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 401.895 ; gain = 272.934
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 403.117 ; gain = 274.156
---------------------------------------------------------------------------------
Finished Parallel Reinfer  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 403.117 ; gain = 274.156
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 421.930 ; gain = 292.969
---------------------------------------------------------------------------------
Finished Parallel Area Opt  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 421.930 ; gain = 292.969
Finished Parallel Section  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 421.930 ; gain = 292.969
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 421.930 ; gain = 292.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 421.930 ; gain = 292.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 421.930 ; gain = 292.969
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[7][7] with 1st driver pin 'RAM_reg[7][7]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[7][7] with 2nd driver pin 'RAM_reg[7][7]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[6][7] with 1st driver pin 'RAM_reg[6][7]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[6][7] with 2nd driver pin 'RAM_reg[6][7]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[7][6] with 1st driver pin 'RAM_reg[7][6]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[7][6] with 2nd driver pin 'RAM_reg[7][6]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[6][6] with 1st driver pin 'RAM_reg[6][6]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[6][6] with 2nd driver pin 'RAM_reg[6][6]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[7][5] with 1st driver pin 'RAM_reg[7][5]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[7][5] with 2nd driver pin 'RAM_reg[7][5]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[6][5] with 1st driver pin 'RAM_reg[6][5]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[6][5] with 2nd driver pin 'RAM_reg[6][5]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[7][4] with 1st driver pin 'RAM_reg[7][4]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[7][4] with 2nd driver pin 'RAM_reg[7][4]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[6][4] with 1st driver pin 'RAM_reg[6][4]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[6][4] with 2nd driver pin 'RAM_reg[6][4]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[7][3] with 1st driver pin 'RAM_reg[7][3]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[7][3] with 2nd driver pin 'RAM_reg[7][3]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[6][3] with 1st driver pin 'RAM_reg[6][3]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[6][3] with 2nd driver pin 'RAM_reg[6][3]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[7][2] with 1st driver pin 'RAM_reg[7][2]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[7][2] with 2nd driver pin 'RAM_reg[7][2]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[6][2] with 1st driver pin 'RAM_reg[6][2]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[6][2] with 2nd driver pin 'RAM_reg[6][2]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[7][1] with 1st driver pin 'RAM_reg[7][1]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[7][1] with 2nd driver pin 'RAM_reg[7][1]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[6][1] with 1st driver pin 'RAM_reg[6][1]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[6][1] with 2nd driver pin 'RAM_reg[6][1]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[7][0] with 1st driver pin 'RAM_reg[7][0]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[7][0] with 2nd driver pin 'RAM_reg[7][0]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[6][0] with 1st driver pin 'RAM_reg[6][0]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[6][0] with 2nd driver pin 'RAM_reg[6][0]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[5][7] with 1st driver pin 'RAM_reg[5][7]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[5][7] with 2nd driver pin 'RAM_reg[5][7]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[5][6] with 1st driver pin 'RAM_reg[5][6]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[5][6] with 2nd driver pin 'RAM_reg[5][6]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[5][5] with 1st driver pin 'RAM_reg[5][5]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[5][5] with 2nd driver pin 'RAM_reg[5][5]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[5][4] with 1st driver pin 'RAM_reg[5][4]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[5][4] with 2nd driver pin 'RAM_reg[5][4]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[5][3] with 1st driver pin 'RAM_reg[5][3]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[5][3] with 2nd driver pin 'RAM_reg[5][3]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[5][2] with 1st driver pin 'RAM_reg[5][2]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[5][2] with 2nd driver pin 'RAM_reg[5][2]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[5][1] with 1st driver pin 'RAM_reg[5][1]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[5][1] with 2nd driver pin 'RAM_reg[5][1]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[5][0] with 1st driver pin 'RAM_reg[5][0]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[5][0] with 2nd driver pin 'RAM_reg[5][0]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[4][7] with 1st driver pin 'RAM_reg[4][7]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[4][7] with 2nd driver pin 'RAM_reg[4][7]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[4][6] with 1st driver pin 'RAM_reg[4][6]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[4][6] with 2nd driver pin 'RAM_reg[4][6]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[4][5] with 1st driver pin 'RAM_reg[4][5]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[4][5] with 2nd driver pin 'RAM_reg[4][5]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[4][4] with 1st driver pin 'RAM_reg[4][4]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[4][4] with 2nd driver pin 'RAM_reg[4][4]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[4][3] with 1st driver pin 'RAM_reg[4][3]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[4][3] with 2nd driver pin 'RAM_reg[4][3]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[4][2] with 1st driver pin 'RAM_reg[4][2]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[4][2] with 2nd driver pin 'RAM_reg[4][2]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[4][1] with 1st driver pin 'RAM_reg[4][1]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[4][1] with 2nd driver pin 'RAM_reg[4][1]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[4][0] with 1st driver pin 'RAM_reg[4][0]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[4][0] with 2nd driver pin 'RAM_reg[4][0]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[3][7] with 1st driver pin 'RAM_reg[3][7]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[3][7] with 2nd driver pin 'RAM_reg[3][7]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[3][6] with 1st driver pin 'RAM_reg[3][6]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[3][6] with 2nd driver pin 'RAM_reg[3][6]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[3][5] with 1st driver pin 'RAM_reg[3][5]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[3][5] with 2nd driver pin 'RAM_reg[3][5]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[3][4] with 1st driver pin 'RAM_reg[3][4]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[3][4] with 2nd driver pin 'RAM_reg[3][4]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[3][3] with 1st driver pin 'RAM_reg[3][3]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[3][3] with 2nd driver pin 'RAM_reg[3][3]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[3][2] with 1st driver pin 'RAM_reg[3][2]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[3][2] with 2nd driver pin 'RAM_reg[3][2]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[3][1] with 1st driver pin 'RAM_reg[3][1]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[3][1] with 2nd driver pin 'RAM_reg[3][1]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[3][0] with 1st driver pin 'RAM_reg[3][0]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[3][0] with 2nd driver pin 'RAM_reg[3][0]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[2][7] with 1st driver pin 'RAM_reg[2][7]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[2][7] with 2nd driver pin 'RAM_reg[2][7]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[2][6] with 1st driver pin 'RAM_reg[2][6]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[2][6] with 2nd driver pin 'RAM_reg[2][6]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[2][5] with 1st driver pin 'RAM_reg[2][5]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[2][5] with 2nd driver pin 'RAM_reg[2][5]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[2][4] with 1st driver pin 'RAM_reg[2][4]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[2][4] with 2nd driver pin 'RAM_reg[2][4]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[2][3] with 1st driver pin 'RAM_reg[2][3]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[2][3] with 2nd driver pin 'RAM_reg[2][3]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[2][2] with 1st driver pin 'RAM_reg[2][2]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[2][2] with 2nd driver pin 'RAM_reg[2][2]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[2][1] with 1st driver pin 'RAM_reg[2][1]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[2][1] with 2nd driver pin 'RAM_reg[2][1]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[2][0] with 1st driver pin 'RAM_reg[2][0]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[2][0] with 2nd driver pin 'RAM_reg[2][0]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[1][7] with 1st driver pin 'RAM_reg[1][7]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[1][7] with 2nd driver pin 'RAM_reg[1][7]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[1][6] with 1st driver pin 'RAM_reg[1][6]/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:45]
CRITICAL WARNING: [Synth 8-3352] multi-driven net RAM[1][6] with 2nd driver pin 'RAM_reg[1][6]__0/Q' [C:/Users/Superminiala/Documents/VLSI/Lab_3/Lab_3.srcs/sources_1/new/mlab_ram.vhd:30]
INFO: [Common 17-14] Message 'Synth 8-3352' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       56|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 421.930 ; gain = 292.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 421.930 ; gain = 292.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     1|
|3     |LUT5 |    16|
|4     |LUT6 |    16|
|5     |FDRE |   128|
|6     |IBUF |    14|
|7     |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   184|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 421.930 ; gain = 292.969
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 112 critical warnings and 0 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 421.930 ; gain = 292.969
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 0 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 473.371 ; gain = 301.074
# write_checkpoint mlab_ram.dcp
# report_utilization -file mlab_ram_utilization_synth.rpt -pb mlab_ram_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 473.371 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 23 14:09:54 2020...
