module Scheduler
  (
   input r1,
   input r2,
   output g1,
   output g2
   );

   never "{r1} {!g1} 4";
   never "{r2} {!g2} 4";
   never "{r1 & r2}";
   
endmodule

module Driver
  (
   input a1,
   input g1,
   output r1
   );

   never "{a1} {!r1} 4";
   never "{r1} ({!g1}*) {r1}";
endmodule

module Main
  (
   input  a1, input a2,
   output g1, output g2,
   output r1, output r2
   );

   Driver(a1,g1,r1);
   Driver(a2,g2,r2);
   Scheduler(r1,r2,g1,g2);
endmodule
   
