
*** Running vivado
    with args -log ConfrigurationMatrix.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ConfrigurationMatrix.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source ConfrigurationMatrix.tcl -notrace
Command: synth_design -top ConfrigurationMatrix -part xa7s100fgga676-1Q
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7s100'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7s100'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10932
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1032.828 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ConfrigurationMatrix' [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/ConfrigurationMatrix.v:4]
	Parameter BITS bound to: 4 - type: integer 
	Parameter BLOCKS bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'VectorXMatrix' [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/VectorXMatrix.v:5]
	Parameter BITS bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'VectorXMatrix' (1#1) [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/VectorXMatrix.v:5]
INFO: [Synth 8-6157] synthesizing module 'CompanionMatrix' [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/CompanionMatrix.v:5]
	Parameter BITS bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CompanionMatrix' (2#1) [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/CompanionMatrix.v:5]
INFO: [Synth 8-6157] synthesizing module 'InverseOfMatrix' [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/InverseOfMatrix.v:3]
	Parameter BITS bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'InverseOfMatrix' (3#1) [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/InverseOfMatrix.v:3]
INFO: [Synth 8-6157] synthesizing module 'MatrixMultiplication' [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/MatrixMultiplication.v:11]
	Parameter ROW bound to: 8 - type: integer 
	Parameter COLUMN bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'MatrixMultiplication' (4#1) [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/MatrixMultiplication.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ConfrigurationMatrix' (5#1) [E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.srcs/sources_1/new/ConfrigurationMatrix.v:4]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1032.828 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1032.828 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7s100fgga676-1Q
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1032.828 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xa7s100fgga676-1Q
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 1032.828 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 56    
	   2 Input      7 Bit         XORs := 7     
	   2 Input      6 Bit         XORs := 7     
	   2 Input      5 Bit         XORs := 7     
	   2 Input      4 Bit         XORs := 7     
	   2 Input      3 Bit         XORs := 7     
	   2 Input      2 Bit         XORs := 7     
	   2 Input      1 Bit         XORs := 6     
	   8 Input      1 Bit         XORs := 20    
	   9 Input      1 Bit         XORs := 140   
+---Muxes : 
	   2 Input    8 Bit        Muxes := 165   
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 26    
	   2 Input    6 Bit        Muxes := 23    
	   2 Input    5 Bit        Muxes := 20    
	   2 Input    4 Bit        Muxes := 17    
	   2 Input    3 Bit        Muxes := 14    
	   2 Input    2 Bit        Muxes := 11    
	   2 Input    1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 160 (col length:80)
BRAMs: 240 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:01:28 . Memory (MB): peak = 1237.336 ; gain = 204.508
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:28 ; elapsed = 00:01:28 . Memory (MB): peak = 1237.336 ; gain = 204.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:29 ; elapsed = 00:01:28 . Memory (MB): peak = 1237.336 ; gain = 204.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:34 ; elapsed = 00:01:33 . Memory (MB): peak = 1237.336 ; gain = 204.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:34 ; elapsed = 00:01:33 . Memory (MB): peak = 1237.336 ; gain = 204.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:34 ; elapsed = 00:01:33 . Memory (MB): peak = 1237.336 ; gain = 204.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:34 ; elapsed = 00:01:33 . Memory (MB): peak = 1237.336 ; gain = 204.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:34 ; elapsed = 00:01:34 . Memory (MB): peak = 1237.336 ; gain = 204.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:34 ; elapsed = 00:01:34 . Memory (MB): peak = 1237.336 ; gain = 204.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |    64|
|2     |LUT3 |   186|
|3     |LUT4 |   219|
|4     |LUT5 |   313|
|5     |LUT6 |   569|
|6     |IBUF |    40|
|7     |OBUF |    64|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1455|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:34 ; elapsed = 00:01:34 . Memory (MB): peak = 1237.336 ; gain = 204.508
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:34 ; elapsed = 00:01:34 . Memory (MB): peak = 1237.336 ; gain = 204.508
Synthesis Optimization Complete : Time (s): cpu = 00:01:34 ; elapsed = 00:01:34 . Memory (MB): peak = 1237.336 ; gain = 204.508
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1237.336 ; gain = 0.000
WARNING: [Netlist 29-101] Netlist 'ConfrigurationMatrix' is not ideal for floorplanning, since the cellview 'ConfrigurationMatrix' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1237.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:40 ; elapsed = 00:01:41 . Memory (MB): peak = 1237.336 ; gain = 204.508
INFO: [Common 17-1381] The checkpoint 'E:/8-IITG Summer Internship/3-Verilog Files/4-bits/4-bits.runs/synth_1/ConfrigurationMatrix.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ConfrigurationMatrix_utilization_synth.rpt -pb ConfrigurationMatrix_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug  9 23:35:22 2020...
