module FIFO_top #(
	parameter WDATA_WIDTH = 16,     //å†™å…¥æ•°æ®ä½å®½
	parameter DATA_WIDTH = 8, 		//è¯»å‡ºæ•°æ®ä½å®½
	parameter PRIORITY_BIT = 3  , 	//ä¼˜å…ˆçº?
	parameter DATA_NUMBIT = 7  , 	//æ•°æ®åŒ…ä¸ªæ•?
	parameter DATAPACK_BIT= 1024,	//æ•°æ®åŒ…ä½å®?
	parameter ADDR_BIT=16			//åœ°å€ä½å®½
)(
	input wire	clk,
	input wire	rst_n,
	input wire	wr_sop,
	input wire	wr_eop,
	input wire	wr_vld,
	input wire	[WDATA_WIDTH-1:0] wr_data,
	input wire ready,
	output wire	wr_ena,
	output wire	rd_ena,
	output wire	o_sop,
	output wire	o_eop,
	output wire	[ADDR_BIT-1:0] addr,
	output wire	[DATA_NUMBIT-1:0] data_width,
	output wire	[DATA_WIDTH-1:0] o_data,
	output wire	[PRIORITY_BIT-1:0] prior_o,
	output wire  					error
);



	wire	SYNTHESIZED_WIRE_0;//data_vld
	wire	[PRIORITY_BIT-1:0] SYNTHESIZED_WIRE_1;//prior
	wire	[DATAPACK_BIT-1:0] SYNTHESIZED_WIRE_2;//Queue	
	wire	[DATAPACK_BIT-1:0] SYNTHESIZED_WIRE_3;//Queue_out
	
	
	defparam	b2v_inst0. DATA_WIDTH = 16;         // æ•°æ®ä½å®½
	defparam	b2v_inst0. PRIORITY_BIT = 3  ;     // ä¼˜å…ˆçº?
	defparam	b2v_inst0. DATAPACK_BIT = 1024 ;     // ä¸´æ—¶é˜Ÿåˆ—æ•°æ®åŒ…ä½å®?    
HD	b2v_inst0(
	.clk				(clk				),
	.rst_n				(rst_n				),
	.wr_sop				(wr_sop				),
	.wr_eop				(wr_eop				),
	.wr_vld				(wr_vld				),
	.wr_data			(wr_data			),
	.Queue				(SYNTHESIZED_WIRE_2	),
	.prior				(SYNTHESIZED_WIRE_1	),
	.data_vld			(SYNTHESIZED_WIRE_0	),
	.error 				(error               )
	);
	
	defparam	b2v_inst1.DATAPACK_BIT = 1024;
	defparam	b2v_inst1.PRIORITY_BIT = 3;
	defparam	b2v_inst1.ADDRSIZE = 3;
wrr_fifo	b2v_inst1(
	.clk				(clk				),
	.rst_n				(rst_n				),
	.data_vld			(SYNTHESIZED_WIRE_0	),
	.ready				(ready				),
	.prior				(SYNTHESIZED_WIRE_1	),
	.Queue				(SYNTHESIZED_WIRE_2	),
	.Queue_out			(SYNTHESIZED_WIRE_3	)
	);

	
	defparam	b2v_inst2.DATA_WIDTH = 8;
	defparam	b2v_inst2.DATAPACK_BIT = 1024;
	defparam	b2v_inst2.PRIORITY_BIT = 3;
	defparam	b2v_inst2.DATA_NUMBIT = 8;
	defparam	b2v_inst2.ADDR_BIT = 16;
Data_Out	b2v_inst2(
	.clk				(clk				),
	.rst_n				(rst_n				),
	.ready				(ready				),
	.Queue_out			(SYNTHESIZED_WIRE_3	),
	.prior_o			(prior_o			),
	.data_width			(data_width			),
	.wr_ena				(wr_ena				),
	.rd_ena				(rd_ena				),
	.addr				(addr				),
	.o_sop				(o_sop				),
	.o_eop				(o_eop				),
	.o_data				(o_data				)
	);

endmodule
