
STM32LDiscovery.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000448c  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b8  0800459c  0800459c  0001459c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08004754  08004754  00014754  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08004758  08004758  00014758  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000280  20000000  0800475c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  6 .bss          000000d8  20000280  080049dc  00020280  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000358  080049dc  00020358  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  00020280  2**0
                  CONTENTS, READONLY
  9 .DataFlash    00000002  08080000  08080000  00030000  2**0
                  ALLOC
 10 .debug_info   000154b6  00000000  00000000  000202a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00003640  00000000  00000000  0003575f  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00006ea6  00000000  00000000  00038d9f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000df0  00000000  00000000  0003fc48  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000d08  00000000  00000000  00040a38  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  000121ea  00000000  00000000  00041740  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000eabb  00000000  00000000  0005392a  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    0005b45a  00000000  00000000  000623e5  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007b  00000000  00000000  000bd83f  2**0
                  CONTENTS, READONLY
 19 .debug_frame  00002740  00000000  00000000  000bd8bc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000280 	.word	0x20000280
 800012c:	00000000 	.word	0x00000000
 8000130:	08004584 	.word	0x08004584

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000284 	.word	0x20000284
 800014c:	08004584 	.word	0x08004584

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800028e:	f1a4 0401 	sub.w	r4, r4, #1
 8000292:	d1e9      	bne.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2f>:
 80008ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 80008f4:	bf24      	itt	cs
 80008f6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 80008fa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 80008fe:	d90d      	bls.n	800091c <__aeabi_d2f+0x30>
 8000900:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000904:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000908:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800090c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000910:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000914:	bf08      	it	eq
 8000916:	f020 0001 	biceq.w	r0, r0, #1
 800091a:	4770      	bx	lr
 800091c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000920:	d121      	bne.n	8000966 <__aeabi_d2f+0x7a>
 8000922:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000926:	bfbc      	itt	lt
 8000928:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 800092c:	4770      	bxlt	lr
 800092e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000932:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000936:	f1c2 0218 	rsb	r2, r2, #24
 800093a:	f1c2 0c20 	rsb	ip, r2, #32
 800093e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000942:	fa20 f002 	lsr.w	r0, r0, r2
 8000946:	bf18      	it	ne
 8000948:	f040 0001 	orrne.w	r0, r0, #1
 800094c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000950:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000954:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000958:	ea40 000c 	orr.w	r0, r0, ip
 800095c:	fa23 f302 	lsr.w	r3, r3, r2
 8000960:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000964:	e7cc      	b.n	8000900 <__aeabi_d2f+0x14>
 8000966:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800096a:	d107      	bne.n	800097c <__aeabi_d2f+0x90>
 800096c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000970:	bf1e      	ittt	ne
 8000972:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000976:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 800097a:	4770      	bxne	lr
 800097c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000980:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000984:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000988:	4770      	bx	lr
 800098a:	bf00      	nop

0800098c <__aeabi_frsub>:
 800098c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000990:	e002      	b.n	8000998 <__addsf3>
 8000992:	bf00      	nop

08000994 <__aeabi_fsub>:
 8000994:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000998 <__addsf3>:
 8000998:	0042      	lsls	r2, r0, #1
 800099a:	bf1f      	itttt	ne
 800099c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80009a0:	ea92 0f03 	teqne	r2, r3
 80009a4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80009a8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80009ac:	d06a      	beq.n	8000a84 <__addsf3+0xec>
 80009ae:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80009b2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80009b6:	bfc1      	itttt	gt
 80009b8:	18d2      	addgt	r2, r2, r3
 80009ba:	4041      	eorgt	r1, r0
 80009bc:	4048      	eorgt	r0, r1
 80009be:	4041      	eorgt	r1, r0
 80009c0:	bfb8      	it	lt
 80009c2:	425b      	neglt	r3, r3
 80009c4:	2b19      	cmp	r3, #25
 80009c6:	bf88      	it	hi
 80009c8:	4770      	bxhi	lr
 80009ca:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80009ce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009d2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80009d6:	bf18      	it	ne
 80009d8:	4240      	negne	r0, r0
 80009da:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80009de:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80009e2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80009e6:	bf18      	it	ne
 80009e8:	4249      	negne	r1, r1
 80009ea:	ea92 0f03 	teq	r2, r3
 80009ee:	d03f      	beq.n	8000a70 <__addsf3+0xd8>
 80009f0:	f1a2 0201 	sub.w	r2, r2, #1
 80009f4:	fa41 fc03 	asr.w	ip, r1, r3
 80009f8:	eb10 000c 	adds.w	r0, r0, ip
 80009fc:	f1c3 0320 	rsb	r3, r3, #32
 8000a00:	fa01 f103 	lsl.w	r1, r1, r3
 8000a04:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000a08:	d502      	bpl.n	8000a10 <__addsf3+0x78>
 8000a0a:	4249      	negs	r1, r1
 8000a0c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a10:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000a14:	d313      	bcc.n	8000a3e <__addsf3+0xa6>
 8000a16:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000a1a:	d306      	bcc.n	8000a2a <__addsf3+0x92>
 8000a1c:	0840      	lsrs	r0, r0, #1
 8000a1e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a22:	f102 0201 	add.w	r2, r2, #1
 8000a26:	2afe      	cmp	r2, #254	; 0xfe
 8000a28:	d251      	bcs.n	8000ace <__addsf3+0x136>
 8000a2a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000a2e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a32:	bf08      	it	eq
 8000a34:	f020 0001 	biceq.w	r0, r0, #1
 8000a38:	ea40 0003 	orr.w	r0, r0, r3
 8000a3c:	4770      	bx	lr
 8000a3e:	0049      	lsls	r1, r1, #1
 8000a40:	eb40 0000 	adc.w	r0, r0, r0
 8000a44:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000a48:	f1a2 0201 	sub.w	r2, r2, #1
 8000a4c:	d1ed      	bne.n	8000a2a <__addsf3+0x92>
 8000a4e:	fab0 fc80 	clz	ip, r0
 8000a52:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a56:	ebb2 020c 	subs.w	r2, r2, ip
 8000a5a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a5e:	bfaa      	itet	ge
 8000a60:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a64:	4252      	neglt	r2, r2
 8000a66:	4318      	orrge	r0, r3
 8000a68:	bfbc      	itt	lt
 8000a6a:	40d0      	lsrlt	r0, r2
 8000a6c:	4318      	orrlt	r0, r3
 8000a6e:	4770      	bx	lr
 8000a70:	f092 0f00 	teq	r2, #0
 8000a74:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000a78:	bf06      	itte	eq
 8000a7a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000a7e:	3201      	addeq	r2, #1
 8000a80:	3b01      	subne	r3, #1
 8000a82:	e7b5      	b.n	80009f0 <__addsf3+0x58>
 8000a84:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a88:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a8c:	bf18      	it	ne
 8000a8e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a92:	d021      	beq.n	8000ad8 <__addsf3+0x140>
 8000a94:	ea92 0f03 	teq	r2, r3
 8000a98:	d004      	beq.n	8000aa4 <__addsf3+0x10c>
 8000a9a:	f092 0f00 	teq	r2, #0
 8000a9e:	bf08      	it	eq
 8000aa0:	4608      	moveq	r0, r1
 8000aa2:	4770      	bx	lr
 8000aa4:	ea90 0f01 	teq	r0, r1
 8000aa8:	bf1c      	itt	ne
 8000aaa:	2000      	movne	r0, #0
 8000aac:	4770      	bxne	lr
 8000aae:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000ab2:	d104      	bne.n	8000abe <__addsf3+0x126>
 8000ab4:	0040      	lsls	r0, r0, #1
 8000ab6:	bf28      	it	cs
 8000ab8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000abc:	4770      	bx	lr
 8000abe:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000ac2:	bf3c      	itt	cc
 8000ac4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ac8:	4770      	bxcc	lr
 8000aca:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ace:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000ad2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ad6:	4770      	bx	lr
 8000ad8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000adc:	bf16      	itet	ne
 8000ade:	4608      	movne	r0, r1
 8000ae0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ae4:	4601      	movne	r1, r0
 8000ae6:	0242      	lsls	r2, r0, #9
 8000ae8:	bf06      	itte	eq
 8000aea:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000aee:	ea90 0f01 	teqeq	r0, r1
 8000af2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000af6:	4770      	bx	lr

08000af8 <__aeabi_ui2f>:
 8000af8:	f04f 0300 	mov.w	r3, #0
 8000afc:	e004      	b.n	8000b08 <__aeabi_i2f+0x8>
 8000afe:	bf00      	nop

08000b00 <__aeabi_i2f>:
 8000b00:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000b04:	bf48      	it	mi
 8000b06:	4240      	negmi	r0, r0
 8000b08:	ea5f 0c00 	movs.w	ip, r0
 8000b0c:	bf08      	it	eq
 8000b0e:	4770      	bxeq	lr
 8000b10:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000b14:	4601      	mov	r1, r0
 8000b16:	f04f 0000 	mov.w	r0, #0
 8000b1a:	e01c      	b.n	8000b56 <__aeabi_l2f+0x2a>

08000b1c <__aeabi_ul2f>:
 8000b1c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b20:	bf08      	it	eq
 8000b22:	4770      	bxeq	lr
 8000b24:	f04f 0300 	mov.w	r3, #0
 8000b28:	e00a      	b.n	8000b40 <__aeabi_l2f+0x14>
 8000b2a:	bf00      	nop

08000b2c <__aeabi_l2f>:
 8000b2c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b30:	bf08      	it	eq
 8000b32:	4770      	bxeq	lr
 8000b34:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000b38:	d502      	bpl.n	8000b40 <__aeabi_l2f+0x14>
 8000b3a:	4240      	negs	r0, r0
 8000b3c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b40:	ea5f 0c01 	movs.w	ip, r1
 8000b44:	bf02      	ittt	eq
 8000b46:	4684      	moveq	ip, r0
 8000b48:	4601      	moveq	r1, r0
 8000b4a:	2000      	moveq	r0, #0
 8000b4c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000b50:	bf08      	it	eq
 8000b52:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000b56:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000b5a:	fabc f28c 	clz	r2, ip
 8000b5e:	3a08      	subs	r2, #8
 8000b60:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b64:	db10      	blt.n	8000b88 <__aeabi_l2f+0x5c>
 8000b66:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b6a:	4463      	add	r3, ip
 8000b6c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b70:	f1c2 0220 	rsb	r2, r2, #32
 8000b74:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000b78:	fa20 f202 	lsr.w	r2, r0, r2
 8000b7c:	eb43 0002 	adc.w	r0, r3, r2
 8000b80:	bf08      	it	eq
 8000b82:	f020 0001 	biceq.w	r0, r0, #1
 8000b86:	4770      	bx	lr
 8000b88:	f102 0220 	add.w	r2, r2, #32
 8000b8c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b90:	f1c2 0220 	rsb	r2, r2, #32
 8000b94:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b98:	fa21 f202 	lsr.w	r2, r1, r2
 8000b9c:	eb43 0002 	adc.w	r0, r3, r2
 8000ba0:	bf08      	it	eq
 8000ba2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_fmul>:
 8000ba8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000bac:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000bb0:	bf1e      	ittt	ne
 8000bb2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000bb6:	ea92 0f0c 	teqne	r2, ip
 8000bba:	ea93 0f0c 	teqne	r3, ip
 8000bbe:	d06f      	beq.n	8000ca0 <__aeabi_fmul+0xf8>
 8000bc0:	441a      	add	r2, r3
 8000bc2:	ea80 0c01 	eor.w	ip, r0, r1
 8000bc6:	0240      	lsls	r0, r0, #9
 8000bc8:	bf18      	it	ne
 8000bca:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000bce:	d01e      	beq.n	8000c0e <__aeabi_fmul+0x66>
 8000bd0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000bd4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000bd8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000bdc:	fba0 3101 	umull	r3, r1, r0, r1
 8000be0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000be4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000be8:	bf3e      	ittt	cc
 8000bea:	0049      	lslcc	r1, r1, #1
 8000bec:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000bf0:	005b      	lslcc	r3, r3, #1
 8000bf2:	ea40 0001 	orr.w	r0, r0, r1
 8000bf6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000bfa:	2afd      	cmp	r2, #253	; 0xfd
 8000bfc:	d81d      	bhi.n	8000c3a <__aeabi_fmul+0x92>
 8000bfe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000c02:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c06:	bf08      	it	eq
 8000c08:	f020 0001 	biceq.w	r0, r0, #1
 8000c0c:	4770      	bx	lr
 8000c0e:	f090 0f00 	teq	r0, #0
 8000c12:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000c16:	bf08      	it	eq
 8000c18:	0249      	lsleq	r1, r1, #9
 8000c1a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c1e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000c22:	3a7f      	subs	r2, #127	; 0x7f
 8000c24:	bfc2      	ittt	gt
 8000c26:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000c2a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c2e:	4770      	bxgt	lr
 8000c30:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	3a01      	subs	r2, #1
 8000c3a:	dc5d      	bgt.n	8000cf8 <__aeabi_fmul+0x150>
 8000c3c:	f112 0f19 	cmn.w	r2, #25
 8000c40:	bfdc      	itt	le
 8000c42:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000c46:	4770      	bxle	lr
 8000c48:	f1c2 0200 	rsb	r2, r2, #0
 8000c4c:	0041      	lsls	r1, r0, #1
 8000c4e:	fa21 f102 	lsr.w	r1, r1, r2
 8000c52:	f1c2 0220 	rsb	r2, r2, #32
 8000c56:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c5a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000c5e:	f140 0000 	adc.w	r0, r0, #0
 8000c62:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c66:	bf08      	it	eq
 8000c68:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c6c:	4770      	bx	lr
 8000c6e:	f092 0f00 	teq	r2, #0
 8000c72:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000c76:	bf02      	ittt	eq
 8000c78:	0040      	lsleq	r0, r0, #1
 8000c7a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000c7e:	3a01      	subeq	r2, #1
 8000c80:	d0f9      	beq.n	8000c76 <__aeabi_fmul+0xce>
 8000c82:	ea40 000c 	orr.w	r0, r0, ip
 8000c86:	f093 0f00 	teq	r3, #0
 8000c8a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c8e:	bf02      	ittt	eq
 8000c90:	0049      	lsleq	r1, r1, #1
 8000c92:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000c96:	3b01      	subeq	r3, #1
 8000c98:	d0f9      	beq.n	8000c8e <__aeabi_fmul+0xe6>
 8000c9a:	ea41 010c 	orr.w	r1, r1, ip
 8000c9e:	e78f      	b.n	8000bc0 <__aeabi_fmul+0x18>
 8000ca0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ca4:	ea92 0f0c 	teq	r2, ip
 8000ca8:	bf18      	it	ne
 8000caa:	ea93 0f0c 	teqne	r3, ip
 8000cae:	d00a      	beq.n	8000cc6 <__aeabi_fmul+0x11e>
 8000cb0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000cb4:	bf18      	it	ne
 8000cb6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000cba:	d1d8      	bne.n	8000c6e <__aeabi_fmul+0xc6>
 8000cbc:	ea80 0001 	eor.w	r0, r0, r1
 8000cc0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000cc4:	4770      	bx	lr
 8000cc6:	f090 0f00 	teq	r0, #0
 8000cca:	bf17      	itett	ne
 8000ccc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000cd0:	4608      	moveq	r0, r1
 8000cd2:	f091 0f00 	teqne	r1, #0
 8000cd6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000cda:	d014      	beq.n	8000d06 <__aeabi_fmul+0x15e>
 8000cdc:	ea92 0f0c 	teq	r2, ip
 8000ce0:	d101      	bne.n	8000ce6 <__aeabi_fmul+0x13e>
 8000ce2:	0242      	lsls	r2, r0, #9
 8000ce4:	d10f      	bne.n	8000d06 <__aeabi_fmul+0x15e>
 8000ce6:	ea93 0f0c 	teq	r3, ip
 8000cea:	d103      	bne.n	8000cf4 <__aeabi_fmul+0x14c>
 8000cec:	024b      	lsls	r3, r1, #9
 8000cee:	bf18      	it	ne
 8000cf0:	4608      	movne	r0, r1
 8000cf2:	d108      	bne.n	8000d06 <__aeabi_fmul+0x15e>
 8000cf4:	ea80 0001 	eor.w	r0, r0, r1
 8000cf8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000cfc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d00:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d04:	4770      	bx	lr
 8000d06:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000d0a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000d0e:	4770      	bx	lr

08000d10 <__aeabi_fdiv>:
 8000d10:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d14:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d18:	bf1e      	ittt	ne
 8000d1a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d1e:	ea92 0f0c 	teqne	r2, ip
 8000d22:	ea93 0f0c 	teqne	r3, ip
 8000d26:	d069      	beq.n	8000dfc <__aeabi_fdiv+0xec>
 8000d28:	eba2 0203 	sub.w	r2, r2, r3
 8000d2c:	ea80 0c01 	eor.w	ip, r0, r1
 8000d30:	0249      	lsls	r1, r1, #9
 8000d32:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000d36:	d037      	beq.n	8000da8 <__aeabi_fdiv+0x98>
 8000d38:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000d3c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000d40:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000d44:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d48:	428b      	cmp	r3, r1
 8000d4a:	bf38      	it	cc
 8000d4c:	005b      	lslcc	r3, r3, #1
 8000d4e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000d52:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000d56:	428b      	cmp	r3, r1
 8000d58:	bf24      	itt	cs
 8000d5a:	1a5b      	subcs	r3, r3, r1
 8000d5c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d60:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d64:	bf24      	itt	cs
 8000d66:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d6a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d6e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d72:	bf24      	itt	cs
 8000d74:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d78:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d7c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d80:	bf24      	itt	cs
 8000d82:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d86:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d8a:	011b      	lsls	r3, r3, #4
 8000d8c:	bf18      	it	ne
 8000d8e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000d92:	d1e0      	bne.n	8000d56 <__aeabi_fdiv+0x46>
 8000d94:	2afd      	cmp	r2, #253	; 0xfd
 8000d96:	f63f af50 	bhi.w	8000c3a <__aeabi_fmul+0x92>
 8000d9a:	428b      	cmp	r3, r1
 8000d9c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da0:	bf08      	it	eq
 8000da2:	f020 0001 	biceq.w	r0, r0, #1
 8000da6:	4770      	bx	lr
 8000da8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000dac:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000db0:	327f      	adds	r2, #127	; 0x7f
 8000db2:	bfc2      	ittt	gt
 8000db4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000db8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dbc:	4770      	bxgt	lr
 8000dbe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dc2:	f04f 0300 	mov.w	r3, #0
 8000dc6:	3a01      	subs	r2, #1
 8000dc8:	e737      	b.n	8000c3a <__aeabi_fmul+0x92>
 8000dca:	f092 0f00 	teq	r2, #0
 8000dce:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000dd2:	bf02      	ittt	eq
 8000dd4:	0040      	lsleq	r0, r0, #1
 8000dd6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dda:	3a01      	subeq	r2, #1
 8000ddc:	d0f9      	beq.n	8000dd2 <__aeabi_fdiv+0xc2>
 8000dde:	ea40 000c 	orr.w	r0, r0, ip
 8000de2:	f093 0f00 	teq	r3, #0
 8000de6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dea:	bf02      	ittt	eq
 8000dec:	0049      	lsleq	r1, r1, #1
 8000dee:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000df2:	3b01      	subeq	r3, #1
 8000df4:	d0f9      	beq.n	8000dea <__aeabi_fdiv+0xda>
 8000df6:	ea41 010c 	orr.w	r1, r1, ip
 8000dfa:	e795      	b.n	8000d28 <__aeabi_fdiv+0x18>
 8000dfc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e00:	ea92 0f0c 	teq	r2, ip
 8000e04:	d108      	bne.n	8000e18 <__aeabi_fdiv+0x108>
 8000e06:	0242      	lsls	r2, r0, #9
 8000e08:	f47f af7d 	bne.w	8000d06 <__aeabi_fmul+0x15e>
 8000e0c:	ea93 0f0c 	teq	r3, ip
 8000e10:	f47f af70 	bne.w	8000cf4 <__aeabi_fmul+0x14c>
 8000e14:	4608      	mov	r0, r1
 8000e16:	e776      	b.n	8000d06 <__aeabi_fmul+0x15e>
 8000e18:	ea93 0f0c 	teq	r3, ip
 8000e1c:	d104      	bne.n	8000e28 <__aeabi_fdiv+0x118>
 8000e1e:	024b      	lsls	r3, r1, #9
 8000e20:	f43f af4c 	beq.w	8000cbc <__aeabi_fmul+0x114>
 8000e24:	4608      	mov	r0, r1
 8000e26:	e76e      	b.n	8000d06 <__aeabi_fmul+0x15e>
 8000e28:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e2c:	bf18      	it	ne
 8000e2e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e32:	d1ca      	bne.n	8000dca <__aeabi_fdiv+0xba>
 8000e34:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000e38:	f47f af5c 	bne.w	8000cf4 <__aeabi_fmul+0x14c>
 8000e3c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000e40:	f47f af3c 	bne.w	8000cbc <__aeabi_fmul+0x114>
 8000e44:	e75f      	b.n	8000d06 <__aeabi_fmul+0x15e>
 8000e46:	bf00      	nop

08000e48 <__aeabi_f2uiz>:
 8000e48:	0042      	lsls	r2, r0, #1
 8000e4a:	d20e      	bcs.n	8000e6a <__aeabi_f2uiz+0x22>
 8000e4c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000e50:	d30b      	bcc.n	8000e6a <__aeabi_f2uiz+0x22>
 8000e52:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000e56:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000e5a:	d409      	bmi.n	8000e70 <__aeabi_f2uiz+0x28>
 8000e5c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000e60:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000e64:	fa23 f002 	lsr.w	r0, r3, r2
 8000e68:	4770      	bx	lr
 8000e6a:	f04f 0000 	mov.w	r0, #0
 8000e6e:	4770      	bx	lr
 8000e70:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000e74:	d101      	bne.n	8000e7a <__aeabi_f2uiz+0x32>
 8000e76:	0242      	lsls	r2, r0, #9
 8000e78:	d102      	bne.n	8000e80 <__aeabi_f2uiz+0x38>
 8000e7a:	f04f 30ff 	mov.w	r0, #4294967295
 8000e7e:	4770      	bx	lr
 8000e80:	f04f 0000 	mov.w	r0, #0
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop

08000e88 <SystemInit>:
  * @retval None
  */
void SystemInit (void)
{
  /*!< Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 8000e88:	4b36      	ldr	r3, [pc, #216]	; (8000f64 <SystemInit+0xdc>)
{
 8000e8a:	b082      	sub	sp, #8
  RCC->CR |= (uint32_t)0x00000100;
 8000e8c:	681a      	ldr	r2, [r3, #0]
 8000e8e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000e92:	601a      	str	r2, [r3, #0]

  /*!< Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 8000e94:	6899      	ldr	r1, [r3, #8]
 8000e96:	4a34      	ldr	r2, [pc, #208]	; (8000f68 <SystemInit+0xe0>)
 8000e98:	400a      	ands	r2, r1
 8000e9a:	609a      	str	r2, [r3, #8]
  
  /*!< Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 8000e9c:	681a      	ldr	r2, [r3, #0]
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	f022 5288 	bic.w	r2, r2, #285212672	; 0x11000000
 8000ea4:	f022 1201 	bic.w	r2, r2, #65537	; 0x10001
 8000ea8:	601a      	str	r2, [r3, #0]

  /*!< Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000eaa:	681a      	ldr	r2, [r3, #0]
 8000eac:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000eb0:	601a      	str	r2, [r3, #0]

  /*!< Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 8000eb2:	689a      	ldr	r2, [r3, #8]
 8000eb4:	f422 027d 	bic.w	r2, r2, #16580608	; 0xfd0000
 8000eb8:	609a      	str	r2, [r3, #8]

  /*!< Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000eba:	2200      	movs	r2, #0
 8000ebc:	60da      	str	r2, [r3, #12]
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
  __IO uint32_t StartUpCounter = 0, HSIStatus = 0;
 8000ebe:	9200      	str	r2, [sp, #0]
 8000ec0:	9201      	str	r2, [sp, #4]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/
  /* Enable HSI */
  RCC->CR |= ((uint32_t)RCC_CR_HSION);
 8000ec2:	681a      	ldr	r2, [r3, #0]
 8000ec4:	f042 0201 	orr.w	r2, r2, #1
 8000ec8:	601a      	str	r2, [r3, #0]
 
  /* Wait till HSI is ready and if Time out is reached exit */
  do
  {
    HSIStatus = RCC->CR & RCC_CR_HSIRDY;
 8000eca:	681a      	ldr	r2, [r3, #0]
 8000ecc:	f002 0202 	and.w	r2, r2, #2
 8000ed0:	9201      	str	r2, [sp, #4]
  } while((HSIStatus == 0) && (StartUpCounter != HSI_STARTUP_TIMEOUT));
 8000ed2:	9a01      	ldr	r2, [sp, #4]
 8000ed4:	b91a      	cbnz	r2, 8000ede <SystemInit+0x56>
 8000ed6:	9a00      	ldr	r2, [sp, #0]
 8000ed8:	f5b2 4fa0 	cmp.w	r2, #20480	; 0x5000
 8000edc:	d1f5      	bne.n	8000eca <SystemInit+0x42>

  if ((RCC->CR & RCC_CR_HSIRDY) != RESET)
 8000ede:	680b      	ldr	r3, [r1, #0]
 8000ee0:	f013 0302 	ands.w	r3, r3, #2
  {
    HSIStatus = (uint32_t)0x01;
 8000ee4:	bf18      	it	ne
 8000ee6:	2301      	movne	r3, #1
  }
  else
  {
    HSIStatus = (uint32_t)0x00;
 8000ee8:	9301      	str	r3, [sp, #4]
  }
    
  if (HSIStatus == (uint32_t)0x01)
 8000eea:	9b01      	ldr	r3, [sp, #4]
 8000eec:	2b01      	cmp	r3, #1
 8000eee:	d132      	bne.n	8000f56 <SystemInit+0xce>

    /* Power enable */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
  
    /* Select the Voltage Range 1 (1.8 V) */
    PWR->CR = PWR_CR_VOS_0;
 8000ef0:	f44f 6100 	mov.w	r1, #2048	; 0x800
    FLASH->ACR &= ~FLASH_ACR_LATENCY;
 8000ef4:	4b1d      	ldr	r3, [pc, #116]	; (8000f6c <SystemInit+0xe4>)
 8000ef6:	681a      	ldr	r2, [r3, #0]
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000ef8:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
    FLASH->ACR &= ~FLASH_ACR_LATENCY;
 8000efc:	f022 0201 	bic.w	r2, r2, #1
 8000f00:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
    FLASH->ACR &= ~FLASH_ACR_PRFTEN;
 8000f04:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8000f08:	f022 0202 	bic.w	r2, r2, #2
 8000f0c:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
    FLASH->ACR &= ~FLASH_ACR_ACC64;
 8000f10:	f8d3 2400 	ldr.w	r2, [r3, #1024]	; 0x400
 8000f14:	f022 0204 	bic.w	r2, r2, #4
 8000f18:	f8c3 2400 	str.w	r2, [r3, #1024]	; 0x400
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8000f1c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f1e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000f22:	625a      	str	r2, [r3, #36]	; 0x24
    PWR->CR = PWR_CR_VOS_0;
 8000f24:	4a12      	ldr	r2, [pc, #72]	; (8000f70 <SystemInit+0xe8>)
 8000f26:	6011      	str	r1, [r2, #0]
  
  
    /* Wait Until the Voltage Regulator is ready */
    while((PWR->CSR & PWR_CSR_VOSF) != RESET)
 8000f28:	6851      	ldr	r1, [r2, #4]
 8000f2a:	06c9      	lsls	r1, r1, #27
 8000f2c:	d4fc      	bmi.n	8000f28 <SystemInit+0xa0>
    {
    }
      
    /* HCLK = SYSCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 8000f2e:	689a      	ldr	r2, [r3, #8]
 8000f30:	609a      	str	r2, [r3, #8]
    /* PCLK2 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 8000f32:	689a      	ldr	r2, [r3, #8]
 8000f34:	609a      	str	r2, [r3, #8]
    
    /* PCLK1 = HCLK /1*/
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV1;
 8000f36:	689a      	ldr	r2, [r3, #8]
 8000f38:	609a      	str	r2, [r3, #8]
    
    /* Select HSI as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000f3a:	689a      	ldr	r2, [r3, #8]
 8000f3c:	f022 0203 	bic.w	r2, r2, #3
 8000f40:	609a      	str	r2, [r3, #8]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_HSI;
 8000f42:	689a      	ldr	r2, [r3, #8]
 8000f44:	f042 0201 	orr.w	r2, r2, #1
 8000f48:	609a      	str	r2, [r3, #8]

    /* Wait till HSI is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_HSI)
 8000f4a:	4a06      	ldr	r2, [pc, #24]	; (8000f64 <SystemInit+0xdc>)
 8000f4c:	6893      	ldr	r3, [r2, #8]
 8000f4e:	f003 030c 	and.w	r3, r3, #12
 8000f52:	2b04      	cmp	r3, #4
 8000f54:	d1fa      	bne.n	8000f4c <SystemInit+0xc4>
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000f56:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000f5a:	4b06      	ldr	r3, [pc, #24]	; (8000f74 <SystemInit+0xec>)
 8000f5c:	609a      	str	r2, [r3, #8]
}
 8000f5e:	b002      	add	sp, #8
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop
 8000f64:	40023800 	.word	0x40023800
 8000f68:	88ffc00c 	.word	0x88ffc00c
 8000f6c:	40023c00 	.word	0x40023c00
 8000f70:	40007000 	.word	0x40007000
 8000f74:	e000ed00 	.word	0xe000ed00

08000f78 <LCD_bar>:
  * @retval None
  */
void LCD_bar()
{
        
  LCD->RAM[LCD_RAMRegister_4] &= 0xffff5fff;
 8000f78:	4b0a      	ldr	r3, [pc, #40]	; (8000fa4 <LCD_bar+0x2c>)
  LCD->RAM[LCD_RAMRegister_6] &= 0xffff5fff;
/* bar1 bar3 */
  LCD->RAM[LCD_RAMRegister_4] |= (uint32_t)(t_bar[0]<<12);
 8000f7a:	490b      	ldr	r1, [pc, #44]	; (8000fa8 <LCD_bar+0x30>)
  LCD->RAM[LCD_RAMRegister_4] &= 0xffff5fff;
 8000f7c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f7e:	f422 4220 	bic.w	r2, r2, #40960	; 0xa000
 8000f82:	625a      	str	r2, [r3, #36]	; 0x24
  LCD->RAM[LCD_RAMRegister_6] &= 0xffff5fff;
 8000f84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f86:	f422 4220 	bic.w	r2, r2, #40960	; 0xa000
 8000f8a:	62da      	str	r2, [r3, #44]	; 0x2c
  LCD->RAM[LCD_RAMRegister_4] |= (uint32_t)(t_bar[0]<<12);
 8000f8c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000f8e:	7808      	ldrb	r0, [r1, #0]
 8000f90:	ea42 3200 	orr.w	r2, r2, r0, lsl #12
 8000f94:	625a      	str	r2, [r3, #36]	; 0x24
  
/*bar0 bar2 */
  LCD->RAM[LCD_RAMRegister_6] |= (uint32_t)(t_bar[1]<<12);
 8000f96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000f98:	7849      	ldrb	r1, [r1, #1]
 8000f9a:	ea42 3201 	orr.w	r2, r2, r1, lsl #12
 8000f9e:	62da      	str	r2, [r3, #44]	; 0x2c
 
}
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop
 8000fa4:	40002400 	.word	0x40002400
 8000fa8:	2000029d 	.word	0x2000029d

08000fac <LCD_GLASS_WriteChar>:
  * @retval None
  * @par    Required preconditions: The LCD should be cleared before to start the
  *         write operation.  
  */
void LCD_GLASS_WriteChar(uint8_t* ch, bool point, bool column, uint8_t position)
{
 8000fac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint8_t digit[4];     /* Digit frame buffer */
   
/* To convert displayed character in segment in array digit */
  LCD_Conv_Char_Seg(ch,point,column,digit);
 8000fb0:	7800      	ldrb	r0, [r0, #0]
{
 8000fb2:	469b      	mov	fp, r3
  switch (*c)
 8000fb4:	2839      	cmp	r0, #57	; 0x39
 8000fb6:	d822      	bhi.n	8000ffe <LCD_GLASS_WriteChar+0x52>
 8000fb8:	2830      	cmp	r0, #48	; 0x30
 8000fba:	d26c      	bcs.n	8001096 <LCD_GLASS_WriteChar+0xea>
 8000fbc:	282a      	cmp	r0, #42	; 0x2a
 8000fbe:	d06f      	beq.n	80010a0 <LCD_GLASS_WriteChar+0xf4>
 8000fc0:	d816      	bhi.n	8000ff0 <LCD_GLASS_WriteChar+0x44>
 8000fc2:	2820      	cmp	r0, #32
 8000fc4:	d02c      	beq.n	8001020 <LCD_GLASS_WriteChar+0x74>
 8000fc6:	2825      	cmp	r0, #37	; 0x25
 8000fc8:	d062      	beq.n	8001090 <LCD_GLASS_WriteChar+0xe4>
      if ( (*c < 0x5b) && (*c > 0x40) )
 8000fca:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8000fce:	b2dc      	uxtb	r4, r3
 8000fd0:	2c19      	cmp	r4, #25
        ch = CapLetterMap[*c-'A'];
 8000fd2:	bf98      	it	ls
 8000fd4:	4cab      	ldrls	r4, [pc, #684]	; (8001284 <LCD_GLASS_WriteChar+0x2d8>)
      if ( (*c <0x7b) && ( *c> 0x60) )
 8000fd6:	f1a0 0061 	sub.w	r0, r0, #97	; 0x61
        ch = CapLetterMap[*c-'A'];
 8000fda:	bf98      	it	ls
 8000fdc:	f834 8013 	ldrhls.w	r8, [r4, r3, lsl #1]
      if ( (*c <0x7b) && ( *c> 0x60) )
 8000fe0:	b2c3      	uxtb	r3, r0
  uint16_t ch = 0 ;
 8000fe2:	bf88      	it	hi
 8000fe4:	f04f 0800 	movhi.w	r8, #0
      if ( (*c <0x7b) && ( *c> 0x60) )
 8000fe8:	2b19      	cmp	r3, #25
 8000fea:	d81b      	bhi.n	8001024 <LCD_GLASS_WriteChar+0x78>
        ch = CapLetterMap[*c-'a'];
 8000fec:	4ba5      	ldr	r3, [pc, #660]	; (8001284 <LCD_GLASS_WriteChar+0x2d8>)
 8000fee:	e054      	b.n	800109a <LCD_GLASS_WriteChar+0xee>
  switch (*c)
 8000ff0:	282d      	cmp	r0, #45	; 0x2d
 8000ff2:	d047      	beq.n	8001084 <LCD_GLASS_WriteChar+0xd8>
 8000ff4:	282f      	cmp	r0, #47	; 0x2f
 8000ff6:	d1e8      	bne.n	8000fca <LCD_GLASS_WriteChar+0x1e>
      ch = C_slatch;
 8000ff8:	f04f 08c0 	mov.w	r8, #192	; 0xc0
 8000ffc:	e012      	b.n	8001024 <LCD_GLASS_WriteChar+0x78>
  switch (*c)
 8000ffe:	28b0      	cmp	r0, #176	; 0xb0
 8001000:	d043      	beq.n	800108a <LCD_GLASS_WriteChar+0xde>
 8001002:	d806      	bhi.n	8001012 <LCD_GLASS_WriteChar+0x66>
 8001004:	286d      	cmp	r0, #109	; 0x6d
 8001006:	d03a      	beq.n	800107e <LCD_GLASS_WriteChar+0xd2>
 8001008:	286e      	cmp	r0, #110	; 0x6e
 800100a:	d1de      	bne.n	8000fca <LCD_GLASS_WriteChar+0x1e>
      ch = C_nMap;
 800100c:	f242 2810 	movw	r8, #8720	; 0x2210
 8001010:	e008      	b.n	8001024 <LCD_GLASS_WriteChar+0x78>
  switch (*c)
 8001012:	28b5      	cmp	r0, #181	; 0xb5
 8001014:	d030      	beq.n	8001078 <LCD_GLASS_WriteChar+0xcc>
 8001016:	28ff      	cmp	r0, #255	; 0xff
 8001018:	d1d7      	bne.n	8000fca <LCD_GLASS_WriteChar+0x1e>
      ch = C_full;
 800101a:	f64f 78dd 	movw	r8, #65501	; 0xffdd
 800101e:	e001      	b.n	8001024 <LCD_GLASS_WriteChar+0x78>
      ch = 0x00;
 8001020:	f04f 0800 	mov.w	r8, #0
  if (point)
 8001024:	b109      	cbz	r1, 800102a <LCD_GLASS_WriteChar+0x7e>
    ch |= 0x0002;
 8001026:	f048 0802 	orr.w	r8, r8, #2
  if (column)
 800102a:	b10a      	cbz	r2, 8001030 <LCD_GLASS_WriteChar+0x84>
    ch |= 0x0020;
 800102c:	f048 0820 	orr.w	r8, r8, #32
    digit[j] = (ch >> i) & 0x0f; //To isolate the less signifiant dibit
 8001030:	ea4f 2218 	mov.w	r2, r8, lsr #8
 8001034:	f3c8 1a07 	ubfx	sl, r8, #4, #8
 8001038:	fa5f f988 	uxtb.w	r9, r8

/* TO wait LCD Ready */  
  while( LCD_GetFlagStatus (LCD_FLAG_UDR) != RESET) ;
 800103c:	4b92      	ldr	r3, [pc, #584]	; (8001288 <LCD_GLASS_WriteChar+0x2dc>)
    digit[j] = (ch >> i) & 0x0f; //To isolate the less signifiant dibit
 800103e:	ea4f 3728 	mov.w	r7, r8, asr #12
 8001042:	f002 060f 	and.w	r6, r2, #15
 8001046:	f00a 050f 	and.w	r5, sl, #15
 800104a:	f009 040f 	and.w	r4, r9, #15
  while( LCD_GetFlagStatus (LCD_FLAG_UDR) != RESET) ;
 800104e:	2004      	movs	r0, #4
 8001050:	9201      	str	r2, [sp, #4]
 8001052:	9300      	str	r3, [sp, #0]
 8001054:	4798      	blx	r3
 8001056:	e9dd 3200 	ldrd	r3, r2, [sp]
 800105a:	2800      	cmp	r0, #0
 800105c:	d1f7      	bne.n	800104e <LCD_GLASS_WriteChar+0xa2>
  
  switch (position)
 800105e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8001062:	f1bb 0f05 	cmp.w	fp, #5
 8001066:	d852      	bhi.n	800110e <LCD_GLASS_WriteChar+0x162>
 8001068:	e8df f01b 	tbh	[pc, fp, lsl #1]
 800106c:	0058001d 	.word	0x0058001d
 8001070:	00d7009e 	.word	0x00d7009e
 8001074:	0156011e 	.word	0x0156011e
      ch = C_UMAP;
 8001078:	f246 0884 	movw	r8, #24708	; 0x6084
 800107c:	e7d2      	b.n	8001024 <LCD_GLASS_WriteChar+0x78>
      ch = C_mMap;
 800107e:	f24b 2810 	movw	r8, #45584	; 0xb210
 8001082:	e7cf      	b.n	8001024 <LCD_GLASS_WriteChar+0x78>
      ch = C_minus;
 8001084:	f44f 4820 	mov.w	r8, #40960	; 0xa000
 8001088:	e7cc      	b.n	8001024 <LCD_GLASS_WriteChar+0x78>
      ch = C_percent_1;
 800108a:	f44f 486c 	mov.w	r8, #60416	; 0xec00
 800108e:	e7c9      	b.n	8001024 <LCD_GLASS_WriteChar+0x78>
      ch = C_percent_2; 
 8001090:	f44f 4833 	mov.w	r8, #45824	; 0xb300
 8001094:	e7c6      	b.n	8001024 <LCD_GLASS_WriteChar+0x78>
      ch = NumberMap[*c-0x30];		
 8001096:	4b7d      	ldr	r3, [pc, #500]	; (800128c <LCD_GLASS_WriteChar+0x2e0>)
 8001098:	3830      	subs	r0, #48	; 0x30
        ch = CapLetterMap[*c-'a'];
 800109a:	f833 8010 	ldrh.w	r8, [r3, r0, lsl #1]
 800109e:	e7c1      	b.n	8001024 <LCD_GLASS_WriteChar+0x78>
      ch = star;
 80010a0:	f24a 08dd 	movw	r8, #41181	; 0xa0dd
 80010a4:	e7be      	b.n	8001024 <LCD_GLASS_WriteChar+0x78>
  {
    /* Position 1 on LCD (Digit1)*/
    case 1:
      LCD->RAM[LCD_RAMRegister_0] &= 0xcffffffc;
 80010a6:	4b7a      	ldr	r3, [pc, #488]	; (8001290 <LCD_GLASS_WriteChar+0x2e4>)
 80010a8:	497a      	ldr	r1, [pc, #488]	; (8001294 <LCD_GLASS_WriteChar+0x2e8>)
 80010aa:	6958      	ldr	r0, [r3, #20]
      LCD->RAM[LCD_RAMRegister_2] &= 0xcffffffc;
      LCD->RAM[LCD_RAMRegister_4] &= 0xcffffffc;
      LCD->RAM[LCD_RAMRegister_6] &= 0xcffffffc;

      LCD->RAM[LCD_RAMRegister_0] |= ((digit[0]& 0x0c) << 26 ) | (digit[0]& 0x03) ; // 1G 1B 1M 1E	    
      LCD->RAM[LCD_RAMRegister_2] |= ((digit[1]& 0x0c) << 26 ) | (digit[1]& 0x03) ; // 1F 1A 1C 1D 
 80010ac:	06b6      	lsls	r6, r6, #26
      LCD->RAM[LCD_RAMRegister_0] &= 0xcffffffc;
 80010ae:	4008      	ands	r0, r1
 80010b0:	6158      	str	r0, [r3, #20]
      LCD->RAM[LCD_RAMRegister_2] &= 0xcffffffc;
 80010b2:	69d8      	ldr	r0, [r3, #28]
      LCD->RAM[LCD_RAMRegister_2] |= ((digit[1]& 0x0c) << 26 ) | (digit[1]& 0x03) ; // 1F 1A 1C 1D 
 80010b4:	f002 0203 	and.w	r2, r2, #3
      LCD->RAM[LCD_RAMRegister_2] &= 0xcffffffc;
 80010b8:	4008      	ands	r0, r1
 80010ba:	61d8      	str	r0, [r3, #28]
      LCD->RAM[LCD_RAMRegister_4] &= 0xcffffffc;
 80010bc:	6a58      	ldr	r0, [r3, #36]	; 0x24
      LCD->RAM[LCD_RAMRegister_2] |= ((digit[1]& 0x0c) << 26 ) | (digit[1]& 0x03) ; // 1F 1A 1C 1D 
 80010be:	f006 5640 	and.w	r6, r6, #805306368	; 0x30000000
      LCD->RAM[LCD_RAMRegister_4] &= 0xcffffffc;
 80010c2:	4008      	ands	r0, r1
 80010c4:	6258      	str	r0, [r3, #36]	; 0x24
      LCD->RAM[LCD_RAMRegister_6] &= 0xcffffffc;
 80010c6:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
      LCD->RAM[LCD_RAMRegister_2] |= ((digit[1]& 0x0c) << 26 ) | (digit[1]& 0x03) ; // 1F 1A 1C 1D 
 80010c8:	4316      	orrs	r6, r2
      LCD->RAM[LCD_RAMRegister_6] &= 0xcffffffc;
 80010ca:	4001      	ands	r1, r0
 80010cc:	62d9      	str	r1, [r3, #44]	; 0x2c
      LCD->RAM[LCD_RAMRegister_0] |= ((digit[0]& 0x0c) << 26 ) | (digit[0]& 0x03) ; // 1G 1B 1M 1E	    
 80010ce:	06b9      	lsls	r1, r7, #26
 80010d0:	6958      	ldr	r0, [r3, #20]
 80010d2:	f001 5140 	and.w	r1, r1, #805306368	; 0x30000000
 80010d6:	f007 0703 	and.w	r7, r7, #3
 80010da:	430f      	orrs	r7, r1
 80010dc:	4307      	orrs	r7, r0
 80010de:	615f      	str	r7, [r3, #20]
      LCD->RAM[LCD_RAMRegister_2] |= ((digit[1]& 0x0c) << 26 ) | (digit[1]& 0x03) ; // 1F 1A 1C 1D 
 80010e0:	69d9      	ldr	r1, [r3, #28]
      LCD->RAM[LCD_RAMRegister_4] |= ((digit[2]& 0x0c) << 26 ) | (digit[2]& 0x03) ; // 1Q 1K 1Col 1P                                                                                                                                    
 80010e2:	06ad      	lsls	r5, r5, #26
      LCD->RAM[LCD_RAMRegister_2] |= ((digit[1]& 0x0c) << 26 ) | (digit[1]& 0x03) ; // 1F 1A 1C 1D 
 80010e4:	430e      	orrs	r6, r1
 80010e6:	61de      	str	r6, [r3, #28]
      LCD->RAM[LCD_RAMRegister_4] |= ((digit[2]& 0x0c) << 26 ) | (digit[2]& 0x03) ; // 1Q 1K 1Col 1P                                                                                                                                    
 80010e8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80010ea:	f005 5540 	and.w	r5, r5, #805306368	; 0x30000000
 80010ee:	f00a 0a03 	and.w	sl, sl, #3
 80010f2:	ea45 050a 	orr.w	r5, r5, sl
 80010f6:	4315      	orrs	r5, r2
 80010f8:	625d      	str	r5, [r3, #36]	; 0x24
      LCD->RAM[LCD_RAMRegister_6] |= ((digit[3]& 0x0c) << 26 ) | (digit[3]& 0x03) ; // 1H 1J 1DP 1N
 80010fa:	06a4      	lsls	r4, r4, #26
 80010fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80010fe:	f004 5440 	and.w	r4, r4, #805306368	; 0x30000000
 8001102:	f009 0903 	and.w	r9, r9, #3
 8001106:	ea44 0409 	orr.w	r4, r4, r9
 800110a:	4314      	orrs	r4, r2
      LCD->RAM[LCD_RAMRegister_6] &= 0xfffc3fff;

      LCD->RAM[LCD_RAMRegister_0] |= ((digit[0]& 0x04) << 15 ) | ((digit[0]& 0x08) << 13 ) | ((digit[0]& 0x03) << 14 ) ; // 6B 6G 6M 6E	
      LCD->RAM[LCD_RAMRegister_2] |= ((digit[1]& 0x04) << 15 ) | ((digit[1]& 0x08) << 13 ) | ((digit[1]& 0x03) << 14 ) ; // 6A 6F 6C 6D
      LCD->RAM[LCD_RAMRegister_4] |= ((digit[2]& 0x04) << 15 ) | ((digit[2]& 0x08) << 13 ) | ((digit[2]& 0x01) << 14 ) ; // 6K 6Q    6P 
      LCD->RAM[LCD_RAMRegister_6] |= ((digit[3]& 0x04) << 15 ) | ((digit[3]& 0x08) << 13 ) | ((digit[3]& 0x01) << 14 ) ; // 6J 6H   6N
 800110c:	62dc      	str	r4, [r3, #44]	; 0x2c
     default:
      break;
  }

/* Refresh LCD  bar */
  LCD_bar();
 800110e:	4b62      	ldr	r3, [pc, #392]	; (8001298 <LCD_GLASS_WriteChar+0x2ec>)
 8001110:	4798      	blx	r3

/* Update the LCD display */
  LCD_UpdateDisplayRequest();
 8001112:	4b62      	ldr	r3, [pc, #392]	; (800129c <LCD_GLASS_WriteChar+0x2f0>)
  
}
 8001114:	b003      	add	sp, #12
 8001116:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LCD_UpdateDisplayRequest();
 800111a:	4718      	bx	r3
      LCD->RAM[LCD_RAMRegister_0] &= 0xf3ffff03;
 800111c:	4b5c      	ldr	r3, [pc, #368]	; (8001290 <LCD_GLASS_WriteChar+0x2e4>)
 800111e:	4a60      	ldr	r2, [pc, #384]	; (80012a0 <LCD_GLASS_WriteChar+0x2f4>)
 8001120:	6959      	ldr	r1, [r3, #20]
 8001122:	4011      	ands	r1, r2
 8001124:	6159      	str	r1, [r3, #20]
      LCD->RAM[LCD_RAMRegister_2] &= 0xf3ffff03;      
 8001126:	69d9      	ldr	r1, [r3, #28]
 8001128:	4011      	ands	r1, r2
 800112a:	61d9      	str	r1, [r3, #28]
      LCD->RAM[LCD_RAMRegister_4] &= 0xf3ffff03;
 800112c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800112e:	4011      	ands	r1, r2
 8001130:	6259      	str	r1, [r3, #36]	; 0x24
      LCD->RAM[LCD_RAMRegister_6] &= 0xf3ffff03;
 8001132:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001134:	400a      	ands	r2, r1
 8001136:	62da      	str	r2, [r3, #44]	; 0x2c
      LCD->RAM[LCD_RAMRegister_0] |= ((digit[0]& 0x0c) << 24 )|((digit[0]& 0x02) << 6 )|((digit[0]& 0x01) << 2 ) ; // 2G 2B 2M 2E	  
 8001138:	01b9      	lsls	r1, r7, #6
 800113a:	063a      	lsls	r2, r7, #24
 800113c:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8001140:	f002 6240 	and.w	r2, r2, #201326592	; 0xc000000
 8001144:	00bf      	lsls	r7, r7, #2
 8001146:	6958      	ldr	r0, [r3, #20]
 8001148:	430a      	orrs	r2, r1
 800114a:	f007 0704 	and.w	r7, r7, #4
 800114e:	4317      	orrs	r7, r2
 8001150:	4307      	orrs	r7, r0
      LCD->RAM[LCD_RAMRegister_2] |= ((digit[1]& 0x0c) << 24 )|((digit[1]& 0x02) << 6 )|((digit[1]& 0x01) << 2 ) ; // 2F 2A 2C 2D
 8001152:	0632      	lsls	r2, r6, #24
 8001154:	01b1      	lsls	r1, r6, #6
      LCD->RAM[LCD_RAMRegister_0] |= ((digit[0]& 0x0c) << 24 )|((digit[0]& 0x02) << 6 )|((digit[0]& 0x01) << 2 ) ; // 2G 2B 2M 2E	  
 8001156:	615f      	str	r7, [r3, #20]
      LCD->RAM[LCD_RAMRegister_2] |= ((digit[1]& 0x0c) << 24 )|((digit[1]& 0x02) << 6 )|((digit[1]& 0x01) << 2 ) ; // 2F 2A 2C 2D
 8001158:	f001 0180 	and.w	r1, r1, #128	; 0x80
 800115c:	f002 6240 	and.w	r2, r2, #201326592	; 0xc000000
 8001160:	00b6      	lsls	r6, r6, #2
 8001162:	69d8      	ldr	r0, [r3, #28]
 8001164:	430a      	orrs	r2, r1
 8001166:	f006 0604 	and.w	r6, r6, #4
 800116a:	4316      	orrs	r6, r2
 800116c:	4306      	orrs	r6, r0
      LCD->RAM[LCD_RAMRegister_4] |= ((digit[2]& 0x0c) << 24 )|((digit[2]& 0x02) << 6 )|((digit[2]& 0x01) << 2 ) ; // 2Q 2K 2Col 2P
 800116e:	062a      	lsls	r2, r5, #24
 8001170:	01a9      	lsls	r1, r5, #6
      LCD->RAM[LCD_RAMRegister_2] |= ((digit[1]& 0x0c) << 24 )|((digit[1]& 0x02) << 6 )|((digit[1]& 0x01) << 2 ) ; // 2F 2A 2C 2D
 8001172:	61de      	str	r6, [r3, #28]
      LCD->RAM[LCD_RAMRegister_4] |= ((digit[2]& 0x0c) << 24 )|((digit[2]& 0x02) << 6 )|((digit[2]& 0x01) << 2 ) ; // 2Q 2K 2Col 2P
 8001174:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8001178:	f002 6240 	and.w	r2, r2, #201326592	; 0xc000000
 800117c:	00ad      	lsls	r5, r5, #2
 800117e:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8001180:	430a      	orrs	r2, r1
 8001182:	f005 0504 	and.w	r5, r5, #4
 8001186:	4315      	orrs	r5, r2
 8001188:	4305      	orrs	r5, r0
      LCD->RAM[LCD_RAMRegister_6] |= ((digit[3]& 0x0c) << 24 )|((digit[3]& 0x02) << 6 )|((digit[3]& 0x01) << 2 ) ; // 2H 2J 2DP 2N
 800118a:	0622      	lsls	r2, r4, #24
 800118c:	01a1      	lsls	r1, r4, #6
      LCD->RAM[LCD_RAMRegister_4] |= ((digit[2]& 0x0c) << 24 )|((digit[2]& 0x02) << 6 )|((digit[2]& 0x01) << 2 ) ; // 2Q 2K 2Col 2P
 800118e:	625d      	str	r5, [r3, #36]	; 0x24
      LCD->RAM[LCD_RAMRegister_6] |= ((digit[3]& 0x0c) << 24 )|((digit[3]& 0x02) << 6 )|((digit[3]& 0x01) << 2 ) ; // 2H 2J 2DP 2N
 8001190:	f002 6240 	and.w	r2, r2, #201326592	; 0xc000000
 8001194:	f001 0180 	and.w	r1, r1, #128	; 0x80
 8001198:	00a4      	lsls	r4, r4, #2
 800119a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800119c:	430a      	orrs	r2, r1
 800119e:	f004 0404 	and.w	r4, r4, #4
      LCD->RAM[LCD_RAMRegister_6] |= ((digit[3]& 0x04) << 15 ) | ((digit[3]& 0x08) << 13 ) | ((digit[3]& 0x01) << 14 ) ; // 6J 6H   6N
 80011a2:	4314      	orrs	r4, r2
 80011a4:	4304      	orrs	r4, r0
 80011a6:	e7b1      	b.n	800110c <LCD_GLASS_WriteChar+0x160>
      LCD->RAM[LCD_RAMRegister_0] &= 0xfcfffcff;
 80011a8:	4b39      	ldr	r3, [pc, #228]	; (8001290 <LCD_GLASS_WriteChar+0x2e4>)
 80011aa:	695a      	ldr	r2, [r3, #20]
 80011ac:	f022 2203 	bic.w	r2, r2, #50332416	; 0x3000300
 80011b0:	615a      	str	r2, [r3, #20]
      LCD->RAM[LCD_RAMRegister_2] &= 0xfcfffcff;
 80011b2:	69da      	ldr	r2, [r3, #28]
 80011b4:	f022 2203 	bic.w	r2, r2, #50332416	; 0x3000300
 80011b8:	61da      	str	r2, [r3, #28]
      LCD->RAM[LCD_RAMRegister_4] &= 0xfcfffcff;
 80011ba:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80011bc:	f022 2203 	bic.w	r2, r2, #50332416	; 0x3000300
 80011c0:	625a      	str	r2, [r3, #36]	; 0x24
      LCD->RAM[LCD_RAMRegister_6] &= 0xfcfffcff;
 80011c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80011c4:	f022 2203 	bic.w	r2, r2, #50332416	; 0x3000300
 80011c8:	62da      	str	r2, [r3, #44]	; 0x2c
      LCD->RAM[LCD_RAMRegister_0] |= ((digit[0]& 0x0c) << 22 ) | ((digit[0]& 0x03) << 8 ) ; // 3G 3B 3M 3E	
 80011ca:	05ba      	lsls	r2, r7, #22
 80011cc:	023f      	lsls	r7, r7, #8
 80011ce:	6959      	ldr	r1, [r3, #20]
 80011d0:	f002 7240 	and.w	r2, r2, #50331648	; 0x3000000
 80011d4:	f407 7740 	and.w	r7, r7, #768	; 0x300
 80011d8:	4317      	orrs	r7, r2
 80011da:	430f      	orrs	r7, r1
 80011dc:	615f      	str	r7, [r3, #20]
      LCD->RAM[LCD_RAMRegister_2] |= ((digit[1]& 0x0c) << 22 ) | ((digit[1]& 0x03) << 8 ) ; // 3F 3A 3C 3D
 80011de:	05b2      	lsls	r2, r6, #22
 80011e0:	0236      	lsls	r6, r6, #8
 80011e2:	69d9      	ldr	r1, [r3, #28]
 80011e4:	f002 7240 	and.w	r2, r2, #50331648	; 0x3000000
 80011e8:	f406 7640 	and.w	r6, r6, #768	; 0x300
 80011ec:	4316      	orrs	r6, r2
 80011ee:	430e      	orrs	r6, r1
 80011f0:	61de      	str	r6, [r3, #28]
      LCD->RAM[LCD_RAMRegister_4] |= ((digit[2]& 0x0c) << 22 ) | ((digit[2]& 0x03) << 8 ) ; // 3Q 3K 3Col 3P
 80011f2:	05aa      	lsls	r2, r5, #22
 80011f4:	022d      	lsls	r5, r5, #8
 80011f6:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80011f8:	f002 7240 	and.w	r2, r2, #50331648	; 0x3000000
 80011fc:	f405 7540 	and.w	r5, r5, #768	; 0x300
 8001200:	4315      	orrs	r5, r2
 8001202:	430d      	orrs	r5, r1
 8001204:	625d      	str	r5, [r3, #36]	; 0x24
      LCD->RAM[LCD_RAMRegister_6] |= ((digit[3]& 0x0c) << 22 ) | ((digit[3]& 0x03) << 8 ) ; // 3H 3J 3DP 3N
 8001206:	05a2      	lsls	r2, r4, #22
 8001208:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800120a:	0224      	lsls	r4, r4, #8
 800120c:	f002 7240 	and.w	r2, r2, #50331648	; 0x3000000
 8001210:	f404 7440 	and.w	r4, r4, #768	; 0x300
      LCD->RAM[LCD_RAMRegister_6] |= ((digit[3]& 0x0c) << 16 ) | ((digit[3]& 0x01) << 12 ) ; // 5H 5J   5N
 8001214:	4314      	orrs	r4, r2
 8001216:	430c      	orrs	r4, r1
 8001218:	e778      	b.n	800110c <LCD_GLASS_WriteChar+0x160>
      LCD->RAM[LCD_RAMRegister_0] &= 0xffcff3ff;
 800121a:	4b1d      	ldr	r3, [pc, #116]	; (8001290 <LCD_GLASS_WriteChar+0x2e4>)
 800121c:	4a21      	ldr	r2, [pc, #132]	; (80012a4 <LCD_GLASS_WriteChar+0x2f8>)
 800121e:	6959      	ldr	r1, [r3, #20]
 8001220:	4011      	ands	r1, r2
 8001222:	6159      	str	r1, [r3, #20]
      LCD->RAM[LCD_RAMRegister_2] &= 0xffcff3ff;
 8001224:	69d9      	ldr	r1, [r3, #28]
 8001226:	4011      	ands	r1, r2
 8001228:	61d9      	str	r1, [r3, #28]
      LCD->RAM[LCD_RAMRegister_4] &= 0xffcff3ff;
 800122a:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800122c:	4011      	ands	r1, r2
 800122e:	6259      	str	r1, [r3, #36]	; 0x24
      LCD->RAM[LCD_RAMRegister_6] &= 0xffcff3ff;
 8001230:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001232:	400a      	ands	r2, r1
 8001234:	62da      	str	r2, [r3, #44]	; 0x2c
      LCD->RAM[LCD_RAMRegister_0] |= ((digit[0]& 0x0c) << 18 ) | ((digit[0]& 0x03) << 10 ) ; // 4G 4B 4M 4E	
 8001236:	04ba      	lsls	r2, r7, #18
 8001238:	02bf      	lsls	r7, r7, #10
 800123a:	6959      	ldr	r1, [r3, #20]
 800123c:	f402 1240 	and.w	r2, r2, #3145728	; 0x300000
 8001240:	f407 6740 	and.w	r7, r7, #3072	; 0xc00
 8001244:	4317      	orrs	r7, r2
 8001246:	430f      	orrs	r7, r1
 8001248:	615f      	str	r7, [r3, #20]
      LCD->RAM[LCD_RAMRegister_2] |= ((digit[1]& 0x0c) << 18 ) | ((digit[1]& 0x03) << 10 ) ; // 4F 4A 4C 4D
 800124a:	04b2      	lsls	r2, r6, #18
 800124c:	02b6      	lsls	r6, r6, #10
 800124e:	69d9      	ldr	r1, [r3, #28]
 8001250:	f402 1240 	and.w	r2, r2, #3145728	; 0x300000
 8001254:	f406 6640 	and.w	r6, r6, #3072	; 0xc00
 8001258:	4316      	orrs	r6, r2
 800125a:	430e      	orrs	r6, r1
 800125c:	61de      	str	r6, [r3, #28]
      LCD->RAM[LCD_RAMRegister_4] |= ((digit[2]& 0x0c) << 18 ) | ((digit[2]& 0x03) << 10 ) ; // 4Q 4K 4Col 4P
 800125e:	04aa      	lsls	r2, r5, #18
 8001260:	02ad      	lsls	r5, r5, #10
 8001262:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001264:	f402 1240 	and.w	r2, r2, #3145728	; 0x300000
 8001268:	f405 6540 	and.w	r5, r5, #3072	; 0xc00
 800126c:	4315      	orrs	r5, r2
 800126e:	430d      	orrs	r5, r1
      LCD->RAM[LCD_RAMRegister_6] |= ((digit[3]& 0x0c) << 18 ) | ((digit[3]& 0x03) << 10 ) ; // 4H 4J 4DP 4N
 8001270:	04a2      	lsls	r2, r4, #18
      LCD->RAM[LCD_RAMRegister_4] |= ((digit[2]& 0x0c) << 18 ) | ((digit[2]& 0x03) << 10 ) ; // 4Q 4K 4Col 4P
 8001272:	625d      	str	r5, [r3, #36]	; 0x24
      LCD->RAM[LCD_RAMRegister_6] |= ((digit[3]& 0x0c) << 18 ) | ((digit[3]& 0x03) << 10 ) ; // 4H 4J 4DP 4N
 8001274:	02a4      	lsls	r4, r4, #10
 8001276:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001278:	f402 1240 	and.w	r2, r2, #3145728	; 0x300000
 800127c:	f404 6440 	and.w	r4, r4, #3072	; 0xc00
 8001280:	e7c8      	b.n	8001214 <LCD_GLASS_WriteChar+0x268>
 8001282:	bf00      	nop
 8001284:	0800459c 	.word	0x0800459c
 8001288:	08002855 	.word	0x08002855
 800128c:	080045d0 	.word	0x080045d0
 8001290:	40002400 	.word	0x40002400
 8001294:	cffffffc 	.word	0xcffffffc
 8001298:	08000f79 	.word	0x08000f79
 800129c:	08002849 	.word	0x08002849
 80012a0:	f3ffff03 	.word	0xf3ffff03
 80012a4:	ffcff3ff 	.word	0xffcff3ff
      LCD->RAM[LCD_RAMRegister_0] &= 0xfff3cfff;
 80012a8:	4b3e      	ldr	r3, [pc, #248]	; (80013a4 <LCD_GLASS_WriteChar+0x3f8>)
      LCD->RAM[LCD_RAMRegister_0] |= ((digit[0]& 0x0c) << 16 ) | ((digit[0]& 0x03) << 12 ) ; // 5G 5B 5M 5E	
 80012aa:	043f      	lsls	r7, r7, #16
      LCD->RAM[LCD_RAMRegister_0] &= 0xfff3cfff;
 80012ac:	695a      	ldr	r2, [r3, #20]
      LCD->RAM[LCD_RAMRegister_0] |= ((digit[0]& 0x0c) << 16 ) | ((digit[0]& 0x03) << 12 ) ; // 5G 5B 5M 5E	
 80012ae:	f407 2740 	and.w	r7, r7, #786432	; 0xc0000
      LCD->RAM[LCD_RAMRegister_0] &= 0xfff3cfff;
 80012b2:	f422 2243 	bic.w	r2, r2, #798720	; 0xc3000
 80012b6:	615a      	str	r2, [r3, #20]
      LCD->RAM[LCD_RAMRegister_2] &= 0xfff3cfff;
 80012b8:	69da      	ldr	r2, [r3, #28]
      LCD->RAM[LCD_RAMRegister_0] |= ((digit[0]& 0x0c) << 16 ) | ((digit[0]& 0x03) << 12 ) ; // 5G 5B 5M 5E	
 80012ba:	f408 5840 	and.w	r8, r8, #12288	; 0x3000
      LCD->RAM[LCD_RAMRegister_2] &= 0xfff3cfff;
 80012be:	f422 2243 	bic.w	r2, r2, #798720	; 0xc3000
 80012c2:	61da      	str	r2, [r3, #28]
      LCD->RAM[LCD_RAMRegister_4] &= 0xfff3efff;
 80012c4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
      LCD->RAM[LCD_RAMRegister_0] |= ((digit[0]& 0x0c) << 16 ) | ((digit[0]& 0x03) << 12 ) ; // 5G 5B 5M 5E	
 80012c6:	ea47 0808 	orr.w	r8, r7, r8
      LCD->RAM[LCD_RAMRegister_4] &= 0xfff3efff;
 80012ca:	f422 2241 	bic.w	r2, r2, #790528	; 0xc1000
 80012ce:	625a      	str	r2, [r3, #36]	; 0x24
      LCD->RAM[LCD_RAMRegister_6] &= 0xfff3efff;
 80012d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80012d2:	f422 2241 	bic.w	r2, r2, #790528	; 0xc1000
 80012d6:	62da      	str	r2, [r3, #44]	; 0x2c
      LCD->RAM[LCD_RAMRegister_0] |= ((digit[0]& 0x0c) << 16 ) | ((digit[0]& 0x03) << 12 ) ; // 5G 5B 5M 5E	
 80012d8:	695a      	ldr	r2, [r3, #20]
 80012da:	ea48 0202 	orr.w	r2, r8, r2
 80012de:	615a      	str	r2, [r3, #20]
      LCD->RAM[LCD_RAMRegister_2] |= ((digit[1]& 0x0c) << 16 ) | ((digit[1]& 0x03) << 12 ) ; // 5F 5A 5C 5D
 80012e0:	0432      	lsls	r2, r6, #16
 80012e2:	0336      	lsls	r6, r6, #12
 80012e4:	69d9      	ldr	r1, [r3, #28]
 80012e6:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
 80012ea:	f406 5640 	and.w	r6, r6, #12288	; 0x3000
 80012ee:	4316      	orrs	r6, r2
 80012f0:	430e      	orrs	r6, r1
 80012f2:	61de      	str	r6, [r3, #28]
      LCD->RAM[LCD_RAMRegister_4] |= ((digit[2]& 0x0c) << 16 ) | ((digit[2]& 0x01) << 12 ) ; // 5Q 5K   5P 
 80012f4:	042a      	lsls	r2, r5, #16
 80012f6:	032d      	lsls	r5, r5, #12
 80012f8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80012fa:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
 80012fe:	f405 5580 	and.w	r5, r5, #4096	; 0x1000
 8001302:	4315      	orrs	r5, r2
 8001304:	430d      	orrs	r5, r1
      LCD->RAM[LCD_RAMRegister_6] |= ((digit[3]& 0x0c) << 16 ) | ((digit[3]& 0x01) << 12 ) ; // 5H 5J   5N
 8001306:	0422      	lsls	r2, r4, #16
      LCD->RAM[LCD_RAMRegister_4] |= ((digit[2]& 0x0c) << 16 ) | ((digit[2]& 0x01) << 12 ) ; // 5Q 5K   5P 
 8001308:	625d      	str	r5, [r3, #36]	; 0x24
      LCD->RAM[LCD_RAMRegister_6] |= ((digit[3]& 0x0c) << 16 ) | ((digit[3]& 0x01) << 12 ) ; // 5H 5J   5N
 800130a:	0324      	lsls	r4, r4, #12
 800130c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800130e:	f402 2240 	and.w	r2, r2, #786432	; 0xc0000
 8001312:	f404 5480 	and.w	r4, r4, #4096	; 0x1000
 8001316:	e77d      	b.n	8001214 <LCD_GLASS_WriteChar+0x268>
      LCD->RAM[LCD_RAMRegister_0] &= 0xfffc3fff;
 8001318:	4b22      	ldr	r3, [pc, #136]	; (80013a4 <LCD_GLASS_WriteChar+0x3f8>)
      LCD->RAM[LCD_RAMRegister_0] |= ((digit[0]& 0x04) << 15 ) | ((digit[0]& 0x08) << 13 ) | ((digit[0]& 0x03) << 14 ) ; // 6B 6G 6M 6E	
 800131a:	0379      	lsls	r1, r7, #13
      LCD->RAM[LCD_RAMRegister_0] &= 0xfffc3fff;
 800131c:	695a      	ldr	r2, [r3, #20]
      LCD->RAM[LCD_RAMRegister_0] |= ((digit[0]& 0x04) << 15 ) | ((digit[0]& 0x08) << 13 ) | ((digit[0]& 0x03) << 14 ) ; // 6B 6G 6M 6E	
 800131e:	f401 3180 	and.w	r1, r1, #65536	; 0x10000
      LCD->RAM[LCD_RAMRegister_0] &= 0xfffc3fff;
 8001322:	f422 3270 	bic.w	r2, r2, #245760	; 0x3c000
 8001326:	615a      	str	r2, [r3, #20]
      LCD->RAM[LCD_RAMRegister_2] &= 0xfffc3fff;
 8001328:	69da      	ldr	r2, [r3, #28]
 800132a:	f422 3270 	bic.w	r2, r2, #245760	; 0x3c000
 800132e:	61da      	str	r2, [r3, #28]
      LCD->RAM[LCD_RAMRegister_4] &= 0xfffc3fff;
 8001330:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001332:	f422 3270 	bic.w	r2, r2, #245760	; 0x3c000
 8001336:	625a      	str	r2, [r3, #36]	; 0x24
      LCD->RAM[LCD_RAMRegister_6] &= 0xfffc3fff;
 8001338:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800133a:	f422 3270 	bic.w	r2, r2, #245760	; 0x3c000
 800133e:	62da      	str	r2, [r3, #44]	; 0x2c
      LCD->RAM[LCD_RAMRegister_0] |= ((digit[0]& 0x04) << 15 ) | ((digit[0]& 0x08) << 13 ) | ((digit[0]& 0x03) << 14 ) ; // 6B 6G 6M 6E	
 8001340:	03fa      	lsls	r2, r7, #15
 8001342:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8001346:	03bf      	lsls	r7, r7, #14
 8001348:	6958      	ldr	r0, [r3, #20]
 800134a:	430a      	orrs	r2, r1
 800134c:	b2bf      	uxth	r7, r7
 800134e:	4317      	orrs	r7, r2
 8001350:	4307      	orrs	r7, r0
      LCD->RAM[LCD_RAMRegister_2] |= ((digit[1]& 0x04) << 15 ) | ((digit[1]& 0x08) << 13 ) | ((digit[1]& 0x03) << 14 ) ; // 6A 6F 6C 6D
 8001352:	03f2      	lsls	r2, r6, #15
 8001354:	0371      	lsls	r1, r6, #13
      LCD->RAM[LCD_RAMRegister_0] |= ((digit[0]& 0x04) << 15 ) | ((digit[0]& 0x08) << 13 ) | ((digit[0]& 0x03) << 14 ) ; // 6B 6G 6M 6E	
 8001356:	615f      	str	r7, [r3, #20]
      LCD->RAM[LCD_RAMRegister_2] |= ((digit[1]& 0x04) << 15 ) | ((digit[1]& 0x08) << 13 ) | ((digit[1]& 0x03) << 14 ) ; // 6A 6F 6C 6D
 8001358:	f401 3180 	and.w	r1, r1, #65536	; 0x10000
 800135c:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8001360:	03b6      	lsls	r6, r6, #14
 8001362:	69d8      	ldr	r0, [r3, #28]
 8001364:	430a      	orrs	r2, r1
 8001366:	b2b6      	uxth	r6, r6
 8001368:	4316      	orrs	r6, r2
 800136a:	4306      	orrs	r6, r0
      LCD->RAM[LCD_RAMRegister_4] |= ((digit[2]& 0x04) << 15 ) | ((digit[2]& 0x08) << 13 ) | ((digit[2]& 0x01) << 14 ) ; // 6K 6Q    6P 
 800136c:	03ea      	lsls	r2, r5, #15
 800136e:	0369      	lsls	r1, r5, #13
      LCD->RAM[LCD_RAMRegister_2] |= ((digit[1]& 0x04) << 15 ) | ((digit[1]& 0x08) << 13 ) | ((digit[1]& 0x03) << 14 ) ; // 6A 6F 6C 6D
 8001370:	61de      	str	r6, [r3, #28]
      LCD->RAM[LCD_RAMRegister_4] |= ((digit[2]& 0x04) << 15 ) | ((digit[2]& 0x08) << 13 ) | ((digit[2]& 0x01) << 14 ) ; // 6K 6Q    6P 
 8001372:	f401 3180 	and.w	r1, r1, #65536	; 0x10000
 8001376:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 800137a:	03ad      	lsls	r5, r5, #14
 800137c:	6a58      	ldr	r0, [r3, #36]	; 0x24
 800137e:	430a      	orrs	r2, r1
 8001380:	f405 4580 	and.w	r5, r5, #16384	; 0x4000
 8001384:	4315      	orrs	r5, r2
 8001386:	4305      	orrs	r5, r0
      LCD->RAM[LCD_RAMRegister_6] |= ((digit[3]& 0x04) << 15 ) | ((digit[3]& 0x08) << 13 ) | ((digit[3]& 0x01) << 14 ) ; // 6J 6H   6N
 8001388:	03e2      	lsls	r2, r4, #15
 800138a:	0361      	lsls	r1, r4, #13
      LCD->RAM[LCD_RAMRegister_4] |= ((digit[2]& 0x04) << 15 ) | ((digit[2]& 0x08) << 13 ) | ((digit[2]& 0x01) << 14 ) ; // 6K 6Q    6P 
 800138c:	625d      	str	r5, [r3, #36]	; 0x24
      LCD->RAM[LCD_RAMRegister_6] |= ((digit[3]& 0x04) << 15 ) | ((digit[3]& 0x08) << 13 ) | ((digit[3]& 0x01) << 14 ) ; // 6J 6H   6N
 800138e:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8001392:	f401 3180 	and.w	r1, r1, #65536	; 0x10000
 8001396:	03a4      	lsls	r4, r4, #14
 8001398:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 800139a:	430a      	orrs	r2, r1
 800139c:	f404 4480 	and.w	r4, r4, #16384	; 0x4000
 80013a0:	e6ff      	b.n	80011a2 <LCD_GLASS_WriteChar+0x1f6>
 80013a2:	bf00      	nop
 80013a4:	40002400 	.word	0x40002400

080013a8 <LCD_GLASS_DisplayString>:
  * @brief  This function writes a char in the LCD RAM.
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  */
void LCD_GLASS_DisplayString(uint8_t* ptr)
{
 80013a8:	b570      	push	{r4, r5, r6, lr}
 80013aa:	4605      	mov	r5, r0
  uint8_t i = 0x01;
 80013ac:	2401      	movs	r4, #1

  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (i < 8))
  {
    /* Display one character on LCD */
    LCD_GLASS_WriteChar(ptr, FALSE, FALSE, i);
 80013ae:	4e07      	ldr	r6, [pc, #28]	; (80013cc <LCD_GLASS_DisplayString+0x24>)
 80013b0:	4628      	mov	r0, r5
  while ((*ptr != 0) & (i < 8))
 80013b2:	7803      	ldrb	r3, [r0, #0]
 80013b4:	3501      	adds	r5, #1
 80013b6:	b10b      	cbz	r3, 80013bc <LCD_GLASS_DisplayString+0x14>
 80013b8:	2c07      	cmp	r4, #7
 80013ba:	d900      	bls.n	80013be <LCD_GLASS_DisplayString+0x16>
    ptr++;

    /* Increment the character counter */
    i++;
  }
}
 80013bc:	bd70      	pop	{r4, r5, r6, pc}
    LCD_GLASS_WriteChar(ptr, FALSE, FALSE, i);
 80013be:	2200      	movs	r2, #0
 80013c0:	4623      	mov	r3, r4
 80013c2:	4611      	mov	r1, r2
    i++;
 80013c4:	3401      	adds	r4, #1
    LCD_GLASS_WriteChar(ptr, FALSE, FALSE, i);
 80013c6:	47b0      	blx	r6
    i++;
 80013c8:	b2e4      	uxtb	r4, r4
 80013ca:	e7f1      	b.n	80013b0 <LCD_GLASS_DisplayString+0x8>
 80013cc:	08000fad 	.word	0x08000fad

080013d0 <LCD_GLASS_DisplayStrDeci>:
  * @param  ptr: Pointer to string to display on the LCD Glass.
  * @retval None
  * @par    Required preconditions: Char is ASCCI value "Ored" with decimal point or Column flag
  */
void LCD_GLASS_DisplayStrDeci(uint16_t* ptr)
{
 80013d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint8_t i = 0x01;
 80013d2:	2401      	movs	r4, #1
  /* Send the string character by character on lCD */
  while ((*ptr != 0) & (i < 8))
  {			
    char_tmp = (*ptr) & 0x00ff;
    
    switch ((*ptr) & 0xf000)
 80013d4:	4f11      	ldr	r7, [pc, #68]	; (800141c <LCD_GLASS_DisplayStrDeci+0x4c>)
 80013d6:	4d12      	ldr	r5, [pc, #72]	; (8001420 <LCD_GLASS_DisplayStrDeci+0x50>)
 80013d8:	1e86      	subs	r6, r0, #2
  while ((*ptr != 0) & (i < 8))
 80013da:	f836 3f02 	ldrh.w	r3, [r6, #2]!
 80013de:	b10b      	cbz	r3, 80013e4 <LCD_GLASS_DisplayStrDeci+0x14>
 80013e0:	2c07      	cmp	r4, #7
 80013e2:	d901      	bls.n	80013e8 <LCD_GLASS_DisplayStrDeci+0x18>
    ptr++;
    
    /* Increment the character counter */
    i++;
  }
}
 80013e4:	b003      	add	sp, #12
 80013e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    char_tmp = (*ptr) & 0x00ff;
 80013e8:	f88d 3007 	strb.w	r3, [sp, #7]
    switch ((*ptr) & 0xf000)
 80013ec:	403b      	ands	r3, r7
 80013ee:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80013f2:	d00c      	beq.n	800140e <LCD_GLASS_DisplayStrDeci+0x3e>
 80013f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
          LCD_GLASS_WriteChar(&char_tmp, POINT_ON, COLUMN_OFF, i);
 80013f8:	f04f 0200 	mov.w	r2, #0
 80013fc:	4623      	mov	r3, r4
    switch ((*ptr) & 0xf000)
 80013fe:	d10a      	bne.n	8001416 <LCD_GLASS_DisplayStrDeci+0x46>
          LCD_GLASS_WriteChar(&char_tmp, POINT_ON, COLUMN_OFF, i);
 8001400:	2101      	movs	r1, #1
          LCD_GLASS_WriteChar(&char_tmp, POINT_OFF, COLUMN_OFF, i);		
 8001402:	f10d 0007 	add.w	r0, sp, #7
    i++;
 8001406:	3401      	adds	r4, #1
          LCD_GLASS_WriteChar(&char_tmp, POINT_OFF, COLUMN_OFF, i);		
 8001408:	47a8      	blx	r5
    i++;
 800140a:	b2e4      	uxtb	r4, r4
 800140c:	e7e5      	b.n	80013da <LCD_GLASS_DisplayStrDeci+0xa>
          LCD_GLASS_WriteChar(&char_tmp, POINT_OFF, COLUMN_ON, i);
 800140e:	4623      	mov	r3, r4
 8001410:	2201      	movs	r2, #1
 8001412:	2100      	movs	r1, #0
 8001414:	e7f5      	b.n	8001402 <LCD_GLASS_DisplayStrDeci+0x32>
          LCD_GLASS_WriteChar(&char_tmp, POINT_OFF, COLUMN_OFF, i);		
 8001416:	4611      	mov	r1, r2
 8001418:	e7f3      	b.n	8001402 <LCD_GLASS_DisplayStrDeci+0x32>
 800141a:	bf00      	nop
 800141c:	fffff000 	.word	0xfffff000
 8001420:	08000fad 	.word	0x08000fad

08001424 <LCD_GLASS_Clear>:
  * @brief  This function Clear the whole LCD RAM.
  * @param  None
  * @retval None
  */
void LCD_GLASS_Clear(void)
{
 8001424:	b510      	push	{r4, lr}
  uint8_t counter = 0;

  /* TO wait LCD Ready */  
  while( LCD_GetFlagStatus (LCD_FLAG_UDR) != RESET) ;
 8001426:	4c09      	ldr	r4, [pc, #36]	; (800144c <LCD_GLASS_Clear+0x28>)
 8001428:	2004      	movs	r0, #4
 800142a:	47a0      	blx	r4
 800142c:	2800      	cmp	r0, #0
 800142e:	d1fb      	bne.n	8001428 <LCD_GLASS_Clear+0x4>
  
  for (counter = LCD_RAMRegister_0; counter <= LCD_RAMRegister_15; counter++)
  {
    LCD->RAM[counter] = 0;
 8001430:	4602      	mov	r2, r0
 8001432:	4907      	ldr	r1, [pc, #28]	; (8001450 <LCD_GLASS_Clear+0x2c>)
 8001434:	1d03      	adds	r3, r0, #4
 8001436:	3001      	adds	r0, #1
 8001438:	eb01 0383 	add.w	r3, r1, r3, lsl #2
  for (counter = LCD_RAMRegister_0; counter <= LCD_RAMRegister_15; counter++)
 800143c:	2810      	cmp	r0, #16
    LCD->RAM[counter] = 0;
 800143e:	605a      	str	r2, [r3, #4]
  for (counter = LCD_RAMRegister_0; counter <= LCD_RAMRegister_15; counter++)
 8001440:	d1f8      	bne.n	8001434 <LCD_GLASS_Clear+0x10>
  }

  /* Update the LCD display */
  LCD_UpdateDisplayRequest();
 8001442:	4b04      	ldr	r3, [pc, #16]	; (8001454 <LCD_GLASS_Clear+0x30>)
  
}
 8001444:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  LCD_UpdateDisplayRequest();
 8001448:	4718      	bx	r3
 800144a:	bf00      	nop
 800144c:	08002855 	.word	0x08002855
 8001450:	40002400 	.word	0x40002400
 8001454:	08002849 	.word	0x08002849

08001458 <LCD_GLASS_Init>:
{
 8001458:	b530      	push	{r4, r5, lr}
  LCD_InitStruct.LCD_Divider = LCD_Divider_31;
 800145a:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 800145e:	2400      	movs	r4, #0
{
 8001460:	b087      	sub	sp, #28
  LCD_InitStruct.LCD_Divider = LCD_Divider_31;
 8001462:	e9cd 4301 	strd	r4, r3, [sp, #4]
  LCD_InitStruct.LCD_Bias = LCD_Bias_1_3;
 8001466:	2540      	movs	r5, #64	; 0x40
 8001468:	230c      	movs	r3, #12
  LCD_Init(&LCD_InitStruct);
 800146a:	a801      	add	r0, sp, #4
  LCD_InitStruct.LCD_Bias = LCD_Bias_1_3;
 800146c:	e9cd 3503 	strd	r3, r5, [sp, #12]
  LCD_Init(&LCD_InitStruct);
 8001470:	4b13      	ldr	r3, [pc, #76]	; (80014c0 <LCD_GLASS_Init+0x68>)
  LCD_InitStruct.LCD_VoltageSource = LCD_VoltageSource_Internal;
 8001472:	9405      	str	r4, [sp, #20]
  LCD_Init(&LCD_InitStruct);
 8001474:	4798      	blx	r3
  LCD_MuxSegmentCmd(ENABLE);
 8001476:	2001      	movs	r0, #1
 8001478:	4b12      	ldr	r3, [pc, #72]	; (80014c4 <LCD_GLASS_Init+0x6c>)
 800147a:	4798      	blx	r3
  LCD_ContrastConfig(LCD_Contrast_Level_4);
 800147c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001480:	4b11      	ldr	r3, [pc, #68]	; (80014c8 <LCD_GLASS_Init+0x70>)
 8001482:	4798      	blx	r3
  LCD_DeadTimeConfig(LCD_DeadTime_0);
 8001484:	4620      	mov	r0, r4
 8001486:	4b11      	ldr	r3, [pc, #68]	; (80014cc <LCD_GLASS_Init+0x74>)
 8001488:	4798      	blx	r3
  LCD_PulseOnDurationConfig(LCD_PulseOnDuration_4);
 800148a:	4628      	mov	r0, r5
 800148c:	4b10      	ldr	r3, [pc, #64]	; (80014d0 <LCD_GLASS_Init+0x78>)
 800148e:	4798      	blx	r3
  while(LCD_GetFlagStatus(LCD_FLAG_ENS) == RESET)
 8001490:	4c10      	ldr	r4, [pc, #64]	; (80014d4 <LCD_GLASS_Init+0x7c>)
  LCD_WaitForSynchro();
 8001492:	4b11      	ldr	r3, [pc, #68]	; (80014d8 <LCD_GLASS_Init+0x80>)
 8001494:	4798      	blx	r3
  LCD_Cmd(ENABLE);
 8001496:	2001      	movs	r0, #1
 8001498:	4b10      	ldr	r3, [pc, #64]	; (80014dc <LCD_GLASS_Init+0x84>)
 800149a:	4798      	blx	r3
 800149c:	4625      	mov	r5, r4
  while(LCD_GetFlagStatus(LCD_FLAG_ENS) == RESET)
 800149e:	2001      	movs	r0, #1
 80014a0:	47a0      	blx	r4
 80014a2:	2800      	cmp	r0, #0
 80014a4:	d0fb      	beq.n	800149e <LCD_GLASS_Init+0x46>
  while(LCD_GetFlagStatus(LCD_FLAG_RDY) == RESET)
 80014a6:	2010      	movs	r0, #16
 80014a8:	47a8      	blx	r5
 80014aa:	2800      	cmp	r0, #0
 80014ac:	d0fb      	beq.n	80014a6 <LCD_GLASS_Init+0x4e>
  LCD_BlinkConfig(LCD_BlinkMode_Off,LCD_BlinkFrequency_Div32);	  
 80014ae:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80014b2:	2000      	movs	r0, #0
 80014b4:	4b0a      	ldr	r3, [pc, #40]	; (80014e0 <LCD_GLASS_Init+0x88>)
 80014b6:	4798      	blx	r3
  LCD_GLASS_Clear();
 80014b8:	4b0a      	ldr	r3, [pc, #40]	; (80014e4 <LCD_GLASS_Init+0x8c>)
 80014ba:	4798      	blx	r3
}
 80014bc:	b007      	add	sp, #28
 80014be:	bd30      	pop	{r4, r5, pc}
 80014c0:	0800279d 	.word	0x0800279d
 80014c4:	080027dd 	.word	0x080027dd
 80014c8:	08002831 	.word	0x08002831
 80014cc:	08002801 	.word	0x08002801
 80014d0:	080027e9 	.word	0x080027e9
 80014d4:	08002855 	.word	0x08002855
 80014d8:	08002781 	.word	0x08002781
 80014dc:	08002775 	.word	0x08002775
 80014e0:	08002819 	.word	0x08002819
 80014e4:	08001425 	.word	0x08001425

080014e8 <LCD_GLASS_ScrollSentence>:
void LCD_GLASS_ScrollSentence(uint8_t* ptr, uint16_t nScroll, uint16_t ScrollSpeed)
{
  uint8_t Repetition;
  uint8_t Char_Nb;
  uint8_t* ptr1;
  uint8_t str[7]="";
 80014e8:	2300      	movs	r3, #0
{
 80014ea:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80014ee:	4688      	mov	r8, r1
 80014f0:	4617      	mov	r7, r2
  uint8_t str[7]="";
 80014f2:	9300      	str	r3, [sp, #0]
 80014f4:	f8ad 3004 	strh.w	r3, [sp, #4]
 80014f8:	f88d 3006 	strb.w	r3, [sp, #6]
  uint8_t Str_size;
  
  if (ptr == 0) return;
 80014fc:	4683      	mov	fp, r0
 80014fe:	b190      	cbz	r0, 8001526 <LCD_GLASS_ScrollSentence+0x3e>
 8001500:	4603      	mov	r3, r0
 8001502:	eba3 040b 	sub.w	r4, r3, fp

/* To calculate end of string */
  for (ptr1=ptr,Str_size = 0 ; *ptr1 != 0; Str_size++,ptr1++) ;
 8001506:	f813 9b01 	ldrb.w	r9, [r3], #1
 800150a:	b2e4      	uxtb	r4, r4
 800150c:	f1b9 0f00 	cmp.w	r9, #0
 8001510:	d1f7      	bne.n	8001502 <LCD_GLASS_ScrollSentence+0x1a>
  
  ptr1 = ptr;
  
  LCD_GLASS_DisplayString(ptr);
 8001512:	4658      	mov	r0, fp
 8001514:	4d2c      	ldr	r5, [pc, #176]	; (80015c8 <LCD_GLASS_ScrollSentence+0xe0>)
 8001516:	47a8      	blx	r5
  Delay(ScrollSpeed);
 8001518:	4e2c      	ldr	r6, [pc, #176]	; (80015cc <LCD_GLASS_ScrollSentence+0xe4>)
 800151a:	4638      	mov	r0, r7
 800151c:	47b0      	blx	r6
          
/* To shift the string for scrolling display*/
  for (Repetition=0; Repetition<nScroll; Repetition++)
 800151e:	fa5f f389 	uxtb.w	r3, r9
 8001522:	4543      	cmp	r3, r8
 8001524:	d34e      	bcc.n	80015c4 <LCD_GLASS_ScrollSentence+0xdc>
              return;   		
      Delay(ScrollSpeed);
    }	
  }

}
 8001526:	b003      	add	sp, #12
 8001528:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800152c:	f103 0a01 	add.w	sl, r3, #1
      *(str) =* (ptr1+((Char_Nb+1)%Str_size));
 8001530:	fb9a f0f4 	sdiv	r0, sl, r4
 8001534:	fb04 a010 	mls	r0, r4, r0, sl
 8001538:	f81b 0000 	ldrb.w	r0, [fp, r0]
      *(str+1) =* (ptr1+((Char_Nb+2)%Str_size));
 800153c:	f103 0c02 	add.w	ip, r3, #2
      *(str) =* (ptr1+((Char_Nb+1)%Str_size));
 8001540:	f88d 0000 	strb.w	r0, [sp]
      *(str+1) =* (ptr1+((Char_Nb+2)%Str_size));
 8001544:	fb9c f0f4 	sdiv	r0, ip, r4
 8001548:	fb04 c010 	mls	r0, r4, r0, ip
 800154c:	f81b 0000 	ldrb.w	r0, [fp, r0]
      *(str+2) =* (ptr1+((Char_Nb+3)%Str_size));
 8001550:	f103 0c03 	add.w	ip, r3, #3
      *(str+1) =* (ptr1+((Char_Nb+2)%Str_size));
 8001554:	f88d 0001 	strb.w	r0, [sp, #1]
      *(str+2) =* (ptr1+((Char_Nb+3)%Str_size));
 8001558:	fb9c f0f4 	sdiv	r0, ip, r4
 800155c:	fb04 c010 	mls	r0, r4, r0, ip
 8001560:	f81b 0000 	ldrb.w	r0, [fp, r0]
      *(str+3) =* (ptr1+((Char_Nb+4)%Str_size));
 8001564:	f103 0c04 	add.w	ip, r3, #4
      *(str+2) =* (ptr1+((Char_Nb+3)%Str_size));
 8001568:	f88d 0002 	strb.w	r0, [sp, #2]
      *(str+3) =* (ptr1+((Char_Nb+4)%Str_size));
 800156c:	fb9c f0f4 	sdiv	r0, ip, r4
 8001570:	fb04 c010 	mls	r0, r4, r0, ip
 8001574:	f81b 0000 	ldrb.w	r0, [fp, r0]
      *(str+4) =* (ptr1+((Char_Nb+5)%Str_size));
 8001578:	f103 0c05 	add.w	ip, r3, #5
      *(str+3) =* (ptr1+((Char_Nb+4)%Str_size));
 800157c:	f88d 0003 	strb.w	r0, [sp, #3]
      *(str+4) =* (ptr1+((Char_Nb+5)%Str_size));
 8001580:	fb9c f0f4 	sdiv	r0, ip, r4
 8001584:	fb04 c010 	mls	r0, r4, r0, ip
 8001588:	f81b 0000 	ldrb.w	r0, [fp, r0]
 800158c:	f88d 0004 	strb.w	r0, [sp, #4]
      *(str+5) =* (ptr1+((Char_Nb+6)%Str_size));
 8001590:	1d98      	adds	r0, r3, #6
 8001592:	fb90 f3f4 	sdiv	r3, r0, r4
 8001596:	fb04 0313 	mls	r3, r4, r3, r0
 800159a:	f81b 3003 	ldrb.w	r3, [fp, r3]
 800159e:	f88d 3005 	strb.w	r3, [sp, #5]
      LCD_GLASS_Clear();
 80015a2:	4b0b      	ldr	r3, [pc, #44]	; (80015d0 <LCD_GLASS_ScrollSentence+0xe8>)
 80015a4:	4798      	blx	r3
      LCD_GLASS_DisplayString(str);
 80015a6:	4668      	mov	r0, sp
 80015a8:	47a8      	blx	r5
      if (KeyPressed)
 80015aa:	4b0a      	ldr	r3, [pc, #40]	; (80015d4 <LCD_GLASS_ScrollSentence+0xec>)
 80015ac:	781b      	ldrb	r3, [r3, #0]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d1b9      	bne.n	8001526 <LCD_GLASS_ScrollSentence+0x3e>
      Delay(ScrollSpeed);
 80015b2:	4638      	mov	r0, r7
 80015b4:	47b0      	blx	r6
 80015b6:	4653      	mov	r3, sl
    for (Char_Nb=0; Char_Nb<Str_size; Char_Nb++)
 80015b8:	b2d9      	uxtb	r1, r3
 80015ba:	42a1      	cmp	r1, r4
 80015bc:	d3b6      	bcc.n	800152c <LCD_GLASS_ScrollSentence+0x44>
 80015be:	f109 0901 	add.w	r9, r9, #1
 80015c2:	e7ac      	b.n	800151e <LCD_GLASS_ScrollSentence+0x36>
 80015c4:	2300      	movs	r3, #0
 80015c6:	e7f7      	b.n	80015b8 <LCD_GLASS_ScrollSentence+0xd0>
 80015c8:	080013a9 	.word	0x080013a9
 80015cc:	080039e9 	.word	0x080039e9
 80015d0:	08001425 	.word	0x08001425
 80015d4:	2000029c 	.word	0x2000029c

080015d8 <TSL_Init>:
TSL_Status_enum_T TSL_Init(CONST TSL_Bank_T *bank)
{
  TSL_Status_enum_T retval;

  // Get banks array
  TSL_Globals.Bank_Array = bank;
 80015d8:	4b05      	ldr	r3, [pc, #20]	; (80015f0 <TSL_Init+0x18>)
{
 80015da:	b510      	push	{r4, lr}
  TSL_Globals.Bank_Array = bank;
 80015dc:	6058      	str	r0, [r3, #4]

  // Initialization of the timing module
  retval = TSL_tim_Init();
 80015de:	4b05      	ldr	r3, [pc, #20]	; (80015f4 <TSL_Init+0x1c>)
 80015e0:	4798      	blx	r3

  if (retval == TSL_STATUS_OK)
 80015e2:	b918      	cbnz	r0, 80015ec <TSL_Init+0x14>
    // Initialization of the acquisition module
    retval = TSL_acq_Init();
  }

  return retval;
}
 80015e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    retval = TSL_acq_Init();
 80015e8:	4b03      	ldr	r3, [pc, #12]	; (80015f8 <TSL_Init+0x20>)
 80015ea:	4718      	bx	r3
}
 80015ec:	bd10      	pop	{r4, pc}
 80015ee:	bf00      	nop
 80015f0:	200002bc 	.word	0x200002bc
 80015f4:	08002181 	.word	0x08002181
 80015f8:	080015fd 	.word	0x080015fd

080015fc <TSL_acq_Init>:
  * @brief  Initializes the acquisition module.
  * @param  None
  * @retval None
  */
TSL_Status_enum_T TSL_acq_Init(void)
{
 80015fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    TSL_GPIO_MODER_OUT_Config(LocalBank->shield_channel);
#endif

    LocalNumberOfChannels = LocalBank->NbChannels;

    for (idx_ch = 0;
 8001600:	f04f 0900 	mov.w	r9, #0
      TSL_RCC_AHBENR_Config(p_chSrc->t_sample);
      TSL_RCC_AHBENR_Config(p_chSrc->t_channel);

      // Bank/channel configuration
      /* Disables Hysteresis Register */
      TSL_RI_HYSCR_Config(p_chSrc->t_sample);
 8001604:	f04f 0e01 	mov.w	lr, #1
  CONST TSL_Bank_T *LocalBank = &(TSL_Globals.Bank_Array[0]);
 8001608:	4b3c      	ldr	r3, [pc, #240]	; (80016fc <TSL_acq_Init+0x100>)
  RCC->APB1ENR |= RCC_APB1Periph_COMP;
 800160a:	4d3d      	ldr	r5, [pc, #244]	; (8001700 <TSL_acq_Init+0x104>)
  CONST TSL_Bank_T *LocalBank = &(TSL_Globals.Bank_Array[0]);
 800160c:	685a      	ldr	r2, [r3, #4]
  RCC->APB1ENR |= RCC_APB1Periph_COMP;
 800160e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
    p_chSrc = LocalBank->p_chSrc;
 8001610:	f8d2 c000 	ldr.w	ip, [r2]
  RCC->APB1ENR |= RCC_APB1Periph_COMP;
 8001614:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001618:	626b      	str	r3, [r5, #36]	; 0x24
    LocalNumberOfChannels = LocalBank->NbChannels;
 800161a:	8993      	ldrh	r3, [r2, #12]
      TSL_RCC_AHBENR_Config(p_chSrc->t_sample);
 800161c:	f8df b0f0 	ldr.w	fp, [pc, #240]	; 8001710 <TSL_acq_Init+0x114>
    LocalNumberOfChannels = LocalBank->NbChannels;
 8001620:	9301      	str	r3, [sp, #4]
    for (idx_ch = 0;
 8001622:	9a01      	ldr	r2, [sp, #4]
         idx_ch < LocalNumberOfChannels;
 8001624:	fa5f f389 	uxtb.w	r3, r9
    for (idx_ch = 0;
 8001628:	4293      	cmp	r3, r2
 800162a:	f109 0901 	add.w	r9, r9, #1
 800162e:	d308      	bcc.n	8001642 <TSL_acq_Init+0x46>

  /* Enable RI Switch */
  RI->ASCR1 &= (uint32_t)(~0x80000000); // ADC analog switches open !!!

  return  TSL_STATUS_OK;
}
 8001630:	2000      	movs	r0, #0
  RI->ASCR1 &= (uint32_t)(~0x80000000); // ADC analog switches open !!!
 8001632:	4a34      	ldr	r2, [pc, #208]	; (8001704 <TSL_acq_Init+0x108>)
 8001634:	6853      	ldr	r3, [r2, #4]
 8001636:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800163a:	6053      	str	r3, [r2, #4]
}
 800163c:	b003      	add	sp, #12
 800163e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      TSL_RCC_AHBENR_Config(p_chSrc->t_sample);
 8001642:	f89c 2001 	ldrb.w	r2, [ip, #1]
 8001646:	69e9      	ldr	r1, [r5, #28]
 8001648:	0914      	lsrs	r4, r2, #4
 800164a:	f85b 3024 	ldr.w	r3, [fp, r4, lsl #2]
      TSL_RI_HYSCR_Config(p_chSrc->t_sample);
 800164e:	f002 020f 	and.w	r2, r2, #15
      TSL_RCC_AHBENR_Config(p_chSrc->t_sample);
 8001652:	430b      	orrs	r3, r1
 8001654:	61eb      	str	r3, [r5, #28]
      TSL_RCC_AHBENR_Config(p_chSrc->t_channel);
 8001656:	f89c 3002 	ldrb.w	r3, [ip, #2]
 800165a:	69ee      	ldr	r6, [r5, #28]
 800165c:	0918      	lsrs	r0, r3, #4
 800165e:	f85b 1020 	ldr.w	r1, [fp, r0, lsl #2]
      TSL_RI_HYSCR_Config(p_chSrc->t_sample);
 8001662:	fa0e f702 	lsl.w	r7, lr, r2
      TSL_RCC_AHBENR_Config(p_chSrc->t_channel);
 8001666:	4331      	orrs	r1, r6
 8001668:	61e9      	str	r1, [r5, #28]
      TSL_RI_HYSCR_Config(p_chSrc->t_sample);
 800166a:	4927      	ldr	r1, [pc, #156]	; (8001708 <TSL_acq_Init+0x10c>)
      TSL_GPIO_OSPEEDR_VL_Config(p_chSrc->t_sample);
 800166c:	0052      	lsls	r2, r2, #1
      TSL_RI_HYSCR_Config(p_chSrc->t_sample);
 800166e:	f851 6024 	ldr.w	r6, [r1, r4, lsl #2]
      TSL_GPIO_OTYPER_PP_Config(p_chSrc->t_channel);
 8001672:	f003 030f 	and.w	r3, r3, #15
      TSL_RI_HYSCR_Config(p_chSrc->t_sample);
 8001676:	8831      	ldrh	r1, [r6, #0]
      TSL_GPIO_OTYPER_PP_Config(p_chSrc->t_channel);
 8001678:	fa0e f803 	lsl.w	r8, lr, r3
      TSL_RI_HYSCR_Config(p_chSrc->t_sample);
 800167c:	4339      	orrs	r1, r7
 800167e:	8031      	strh	r1, [r6, #0]
      TSL_GPIO_OTYPER_PP_Config(p_chSrc->t_sample);
 8001680:	4e22      	ldr	r6, [pc, #136]	; (800170c <TSL_acq_Init+0x110>)
 8001682:	b2bf      	uxth	r7, r7
 8001684:	f856 4024 	ldr.w	r4, [r6, r4, lsl #2]
      TSL_GPIO_OTYPER_PP_Config(p_chSrc->t_channel);
 8001688:	fa1f f888 	uxth.w	r8, r8
      TSL_GPIO_OTYPER_PP_Config(p_chSrc->t_sample);
 800168c:	88a1      	ldrh	r1, [r4, #4]
      TSL_GPIO_OSPEEDR_VL_Config(p_chSrc->t_channel);
 800168e:	005b      	lsls	r3, r3, #1
      TSL_GPIO_OTYPER_PP_Config(p_chSrc->t_sample);
 8001690:	ea21 0107 	bic.w	r1, r1, r7
 8001694:	80a1      	strh	r1, [r4, #4]
      TSL_GPIO_OTYPER_PP_Config(p_chSrc->t_channel);
 8001696:	f856 1020 	ldr.w	r1, [r6, r0, lsl #2]
      TSL_GPIO_OSPEEDR_VL_Config(p_chSrc->t_sample);
 800169a:	2603      	movs	r6, #3
 800169c:	4096      	lsls	r6, r2
 800169e:	43f6      	mvns	r6, r6
      TSL_GPIO_OTYPER_PP_Config(p_chSrc->t_channel);
 80016a0:	8888      	ldrh	r0, [r1, #4]
      TSL_GPIO_MODER_OUT_Config(p_chSrc->t_sample);
 80016a2:	fa0e f202 	lsl.w	r2, lr, r2
      TSL_GPIO_OTYPER_PP_Config(p_chSrc->t_channel);
 80016a6:	ea20 0008 	bic.w	r0, r0, r8
 80016aa:	8088      	strh	r0, [r1, #4]
      TSL_GPIO_OSPEEDR_VL_Config(p_chSrc->t_sample);
 80016ac:	68a0      	ldr	r0, [r4, #8]
      p_chSrc++;
 80016ae:	f10c 0c03 	add.w	ip, ip, #3
      TSL_GPIO_OSPEEDR_VL_Config(p_chSrc->t_sample);
 80016b2:	4030      	ands	r0, r6
 80016b4:	60a0      	str	r0, [r4, #8]
      TSL_GPIO_OSPEEDR_VL_Config(p_chSrc->t_channel);
 80016b6:	2003      	movs	r0, #3
 80016b8:	4098      	lsls	r0, r3
 80016ba:	43c0      	mvns	r0, r0
 80016bc:	f8d1 a008 	ldr.w	sl, [r1, #8]
      TSL_GPIO_MODER_OUT_Config(p_chSrc->t_channel);
 80016c0:	fa0e f303 	lsl.w	r3, lr, r3
      TSL_GPIO_OSPEEDR_VL_Config(p_chSrc->t_channel);
 80016c4:	ea0a 0a00 	and.w	sl, sl, r0
 80016c8:	f8c1 a008 	str.w	sl, [r1, #8]
      TSL_GPIO_PUPDR_NO_PUPD_Config(p_chSrc->t_sample);
 80016cc:	f8d4 a00c 	ldr.w	sl, [r4, #12]
 80016d0:	ea06 0a0a 	and.w	sl, r6, sl
 80016d4:	f8c4 a00c 	str.w	sl, [r4, #12]
      TSL_GPIO_PUPDR_NO_PUPD_Config(p_chSrc->t_channel);
 80016d8:	f8d1 a00c 	ldr.w	sl, [r1, #12]
 80016dc:	ea00 0a0a 	and.w	sl, r0, sl
 80016e0:	f8c1 a00c 	str.w	sl, [r1, #12]
      TSL_GPIO_BR_Config(p_chSrc->t_sample);
 80016e4:	8367      	strh	r7, [r4, #26]
      TSL_GPIO_BR_Config(p_chSrc->t_channel);
 80016e6:	f8a1 801a 	strh.w	r8, [r1, #26]
      TSL_GPIO_MODER_OUT_Config(p_chSrc->t_sample);
 80016ea:	6827      	ldr	r7, [r4, #0]
 80016ec:	403e      	ands	r6, r7
 80016ee:	4316      	orrs	r6, r2
 80016f0:	6026      	str	r6, [r4, #0]
      TSL_GPIO_MODER_OUT_Config(p_chSrc->t_channel);
 80016f2:	680a      	ldr	r2, [r1, #0]
 80016f4:	4010      	ands	r0, r2
 80016f6:	4303      	orrs	r3, r0
 80016f8:	600b      	str	r3, [r1, #0]
 80016fa:	e792      	b.n	8001622 <TSL_acq_Init+0x26>
 80016fc:	200002bc 	.word	0x200002bc
 8001700:	40023800 	.word	0x40023800
 8001704:	40007c04 	.word	0x40007c04
 8001708:	20000044 	.word	0x20000044
 800170c:	20000024 	.word	0x20000024
 8001710:	20000004 	.word	0x20000004

08001714 <TSL_acq_TestFirstReferenceIsValid>:
  * @retval Result TRUE if the Reference is valid
  */
TSL_Bool_enum_T TSL_acq_TestFirstReferenceIsValid(TSL_ChannelData_T *pCh, TSL_tMeas_T new_meas)
{
  return TSL_TRUE;
}
 8001714:	2001      	movs	r0, #1
 8001716:	4770      	bx	lr

08001718 <TSL_linrot_GetStateMask>:
TSL_StateMask_enum_T TSL_linrot_GetStateMask(void)
{
  TSL_StateMask_enum_T state_mask = TSL_STATEMASK_UNKNOWN;

#if TSLPRM_TOTAL_LINROTS > 0
  if ((TSL_Globals.This_Obj->Type == TSL_OBJ_LINEAR) ||
 8001718:	4a07      	ldr	r2, [pc, #28]	; (8001738 <TSL_linrot_GetStateMask+0x20>)
 800171a:	68d3      	ldr	r3, [r2, #12]
 800171c:	781b      	ldrb	r3, [r3, #0]
 800171e:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
 8001722:	2b20      	cmp	r3, #32
      (TSL_Globals.This_Obj->Type == TSL_OBJ_ROTARY))
  {
    state_mask = TSL_Globals.This_LinRot->p_SM[THIS_STATEID].StateMask;
 8001724:	bf01      	itttt	eq
 8001726:	6913      	ldreq	r3, [r2, #16]
 8001728:	681a      	ldreq	r2, [r3, #0]
 800172a:	69db      	ldreq	r3, [r3, #28]
 800172c:	7812      	ldrbeq	r2, [r2, #0]
 800172e:	bf0c      	ite	eq
 8001730:	f813 0032 	ldrbeq.w	r0, [r3, r2, lsl #3]
  TSL_StateMask_enum_T state_mask = TSL_STATEMASK_UNKNOWN;
 8001734:	2000      	movne	r0, #0
    state_mask = TSL_Params.p_LinRotSM[THIS_STATEID].StateMask;
  }
#endif

  return state_mask;
}
 8001736:	4770      	bx	lr
 8001738:	200002bc 	.word	0x200002bc

0800173c <TSL_linrot_DTOGetTime>:
  * @param  None
  * @retval None
  */
void TSL_linrot_DTOGetTime(void)
{
  disableInterrupts();
 800173c:	4b08      	ldr	r3, [pc, #32]	; (8001760 <TSL_linrot_DTOGetTime+0x24>)
  THIS_COUNTER_DTO = (TSL_tCounter_T)TSL_Globals.Tick_sec;
 800173e:	4809      	ldr	r0, [pc, #36]	; (8001764 <TSL_linrot_DTOGetTime+0x28>)
  disableInterrupts();
 8001740:	681a      	ldr	r2, [r3, #0]
 8001742:	f022 0202 	bic.w	r2, r2, #2
 8001746:	601a      	str	r2, [r3, #0]
  THIS_COUNTER_DTO = (TSL_tCounter_T)TSL_Globals.Tick_sec;
 8001748:	6902      	ldr	r2, [r0, #16]
 800174a:	7880      	ldrb	r0, [r0, #2]
 800174c:	6812      	ldr	r2, [r2, #0]
 800174e:	7911      	ldrb	r1, [r2, #4]
 8001750:	f360 0105 	bfi	r1, r0, #0, #6
 8001754:	7111      	strb	r1, [r2, #4]
  enableInterrupts();
 8001756:	681a      	ldr	r2, [r3, #0]
 8001758:	f042 0202 	orr.w	r2, r2, #2
 800175c:	601a      	str	r2, [r3, #0]
}
 800175e:	4770      	bx	lr
 8001760:	e000e010 	.word	0xe000e010
 8001764:	200002bc 	.word	0x200002bc

08001768 <TSL_linrot_ProcessCh_All_SetStatus>:
  * @retval None
  */
void TSL_linrot_ProcessCh_All_SetStatus(TSL_ObjStatus_enum_T sts)
{
  TSL_tIndex_T idx;
  TSL_ChannelData_T *p_Ch = TSL_Globals.This_LinRot->p_ChD;
 8001768:	4b09      	ldr	r3, [pc, #36]	; (8001790 <TSL_linrot_ProcessCh_All_SetStatus+0x28>)
{
 800176a:	b570      	push	{r4, r5, r6, lr}
  TSL_ChannelData_T *p_Ch = TSL_Globals.This_LinRot->p_ChD;
 800176c:	691b      	ldr	r3, [r3, #16]
 800176e:	260c      	movs	r6, #12
 8001770:	689c      	ldr	r4, [r3, #8]
  // Init channels status
  for (idx = 0; idx < THIS_NB_CHANNELS; idx++)
 8001772:	899d      	ldrh	r5, [r3, #12]
 8001774:	2300      	movs	r3, #0
 8001776:	b2da      	uxtb	r2, r3
 8001778:	42aa      	cmp	r2, r5
 800177a:	fb06 f103 	mul.w	r1, r6, r3
 800177e:	f103 0301 	add.w	r3, r3, #1
 8001782:	d300      	bcc.n	8001786 <TSL_linrot_ProcessCh_All_SetStatus+0x1e>
  {
    p_Ch->Flags.ObjStatus = sts;
    p_Ch++;
  }
}
 8001784:	bd70      	pop	{r4, r5, r6, pc}
    p_Ch->Flags.ObjStatus = sts;
 8001786:	5c62      	ldrb	r2, [r4, r1]
 8001788:	f360 02c4 	bfi	r2, r0, #3, #2
 800178c:	5462      	strb	r2, [r4, r1]
 800178e:	e7f2      	b.n	8001776 <TSL_linrot_ProcessCh_All_SetStatus+0xe>
 8001790:	200002bc 	.word	0x200002bc

08001794 <TSL_linrot_SetStateOff>:
  THIS_STATEID = TSL_STATEID_OFF;
 8001794:	2213      	movs	r2, #19
 8001796:	4b05      	ldr	r3, [pc, #20]	; (80017ac <TSL_linrot_SetStateOff+0x18>)
  TSL_linrot_ProcessCh_All_SetStatus(TSL_OBJ_STATUS_OFF);
 8001798:	2000      	movs	r0, #0
  THIS_STATEID = TSL_STATEID_OFF;
 800179a:	691b      	ldr	r3, [r3, #16]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	701a      	strb	r2, [r3, #0]
  THIS_CHANGE = TSL_STATE_CHANGED;
 80017a0:	791a      	ldrb	r2, [r3, #4]
 80017a2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80017a6:	711a      	strb	r2, [r3, #4]
  TSL_linrot_ProcessCh_All_SetStatus(TSL_OBJ_STATUS_OFF);
 80017a8:	4b01      	ldr	r3, [pc, #4]	; (80017b0 <TSL_linrot_SetStateOff+0x1c>)
 80017aa:	4718      	bx	r3
 80017ac:	200002bc 	.word	0x200002bc
 80017b0:	08001769 	.word	0x08001769

080017b4 <TSL_linrot_ProcessCh_One_DataReady>:
  * @brief  Check if at least one channel has a data ready
  * @param  None
  * @retval Status
  */
TSL_Status_enum_T TSL_linrot_ProcessCh_One_DataReady(void)
{
 80017b4:	b570      	push	{r4, r5, r6, lr}
  TSL_tIndex_T idx;
  TSL_ChannelData_T *p_Ch = TSL_Globals.This_LinRot->p_ChD;
  TSL_Status_enum_T retval = TSL_STATUS_ERROR;
  // Return OK if at least one channel has a data ready
  for (idx = 0; idx < THIS_NB_CHANNELS; idx++)
 80017b6:	2200      	movs	r2, #0
  TSL_Status_enum_T retval = TSL_STATUS_ERROR;
 80017b8:	2002      	movs	r0, #2
 80017ba:	260c      	movs	r6, #12
  TSL_ChannelData_T *p_Ch = TSL_Globals.This_LinRot->p_ChD;
 80017bc:	4b09      	ldr	r3, [pc, #36]	; (80017e4 <TSL_linrot_ProcessCh_One_DataReady+0x30>)
 80017be:	691b      	ldr	r3, [r3, #16]
 80017c0:	689c      	ldr	r4, [r3, #8]
  for (idx = 0; idx < THIS_NB_CHANNELS; idx++)
 80017c2:	899d      	ldrh	r5, [r3, #12]
 80017c4:	b2d3      	uxtb	r3, r2
 80017c6:	42ab      	cmp	r3, r5
 80017c8:	fb06 f102 	mul.w	r1, r6, r2
 80017cc:	d300      	bcc.n	80017d0 <TSL_linrot_ProcessCh_One_DataReady+0x1c>
      retval = TSL_STATUS_OK;
    }
    p_Ch++;
  }
  return retval;
}
 80017ce:	bd70      	pop	{r4, r5, r6, pc}
    if (p_Ch->Flags.DataReady == TSL_DATA_READY)
 80017d0:	5c63      	ldrb	r3, [r4, r1]
 80017d2:	3201      	adds	r2, #1
 80017d4:	f013 0f01 	tst.w	r3, #1
      p_Ch->Flags.DataReady = TSL_DATA_NOT_READY; // The new data is processed
 80017d8:	bf1e      	ittt	ne
 80017da:	f36f 0300 	bfcne	r3, #0, #1
 80017de:	5463      	strbne	r3, [r4, r1]
      retval = TSL_STATUS_OK;
 80017e0:	2000      	movne	r0, #0
 80017e2:	e7ef      	b.n	80017c4 <TSL_linrot_ProcessCh_One_DataReady+0x10>
 80017e4:	200002bc 	.word	0x200002bc

080017e8 <TSL_linrot_Process>:
{
 80017e8:	b538      	push	{r3, r4, r5, lr}
  if ((TSL_linrot_ProcessCh_One_DataReady() == TSL_STATUS_OK) || (THIS_STATEID == TSL_STATEID_OFF))
 80017ea:	4b11      	ldr	r3, [pc, #68]	; (8001830 <TSL_linrot_Process+0x48>)
 80017ec:	4798      	blx	r3
 80017ee:	4c11      	ldr	r4, [pc, #68]	; (8001834 <TSL_linrot_Process+0x4c>)
 80017f0:	b120      	cbz	r0, 80017fc <TSL_linrot_Process+0x14>
 80017f2:	6923      	ldr	r3, [r4, #16]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	781b      	ldrb	r3, [r3, #0]
 80017f8:	2b13      	cmp	r3, #19
 80017fa:	d118      	bne.n	800182e <TSL_linrot_Process+0x46>
    prev_state_id = THIS_STATEID;
 80017fc:	6922      	ldr	r2, [r4, #16]
 80017fe:	6813      	ldr	r3, [r2, #0]
 8001800:	781d      	ldrb	r5, [r3, #0]
    if ((TSL_Globals.This_Obj->Type == TSL_OBJ_LINEAR) ||
 8001802:	68e3      	ldr	r3, [r4, #12]
 8001804:	781b      	ldrb	r3, [r3, #0]
 8001806:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
 800180a:	2b20      	cmp	r3, #32
 800180c:	d104      	bne.n	8001818 <TSL_linrot_Process+0x30>
      TSL_Globals.This_LinRot->p_SM[THIS_STATEID].StateFunc();
 800180e:	69d3      	ldr	r3, [r2, #28]
 8001810:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8001814:	685b      	ldr	r3, [r3, #4]
 8001816:	4798      	blx	r3
    if (THIS_STATEID == prev_state_id)
 8001818:	6923      	ldr	r3, [r4, #16]
 800181a:	681a      	ldr	r2, [r3, #0]
 800181c:	7813      	ldrb	r3, [r2, #0]
 800181e:	42ab      	cmp	r3, r5
 8001820:	7913      	ldrb	r3, [r2, #4]
      THIS_CHANGE = TSL_STATE_NOT_CHANGED;
 8001822:	bf0c      	ite	eq
 8001824:	f36f 1386 	bfceq	r3, #6, #1
      THIS_CHANGE = TSL_STATE_CHANGED;
 8001828:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 800182c:	7113      	strb	r3, [r2, #4]
}
 800182e:	bd38      	pop	{r3, r4, r5, pc}
 8001830:	080017b5 	.word	0x080017b5
 8001834:	200002bc 	.word	0x200002bc

08001838 <TSL_linrot_ProcessCh_One_AcqStatusError>:
  * @retval Status
  */
TSL_Status_enum_T TSL_linrot_ProcessCh_One_AcqStatusError(void)
{
  TSL_tIndex_T idx;
  TSL_ChannelData_T *p_Ch = TSL_Globals.This_LinRot->p_ChD;
 8001838:	4b0a      	ldr	r3, [pc, #40]	; (8001864 <TSL_linrot_ProcessCh_One_AcqStatusError+0x2c>)
{
 800183a:	b530      	push	{r4, r5, lr}
  TSL_ChannelData_T *p_Ch = TSL_Globals.This_LinRot->p_ChD;
 800183c:	691b      	ldr	r3, [r3, #16]
 800183e:	240c      	movs	r4, #12
 8001840:	689d      	ldr	r5, [r3, #8]
  // Return OK if at least one channel is in acquisition error min or max
  for (idx = 0; idx < THIS_NB_CHANNELS; idx++)
 8001842:	8999      	ldrh	r1, [r3, #12]
 8001844:	2300      	movs	r3, #0
 8001846:	b2da      	uxtb	r2, r3
 8001848:	428a      	cmp	r2, r1
 800184a:	fb04 f003 	mul.w	r0, r4, r3
 800184e:	d301      	bcc.n	8001854 <TSL_linrot_ProcessCh_One_AcqStatusError+0x1c>
    {
      return TSL_STATUS_OK;
    }
    p_Ch++;
  }
  return TSL_STATUS_ERROR;
 8001850:	2002      	movs	r0, #2
}
 8001852:	bd30      	pop	{r4, r5, pc}
    if (p_Ch->Flags.AcqStatus & TSL_ACQ_STATUS_ERROR_MASK)
 8001854:	5c2a      	ldrb	r2, [r5, r0]
 8001856:	3301      	adds	r3, #1
 8001858:	f3c2 0241 	ubfx	r2, r2, #1, #2
 800185c:	0792      	lsls	r2, r2, #30
 800185e:	d5f2      	bpl.n	8001846 <TSL_linrot_ProcessCh_One_AcqStatusError+0xe>
      return TSL_STATUS_OK;
 8001860:	2000      	movs	r0, #0
 8001862:	e7f6      	b.n	8001852 <TSL_linrot_ProcessCh_One_AcqStatusError+0x1a>
 8001864:	200002bc 	.word	0x200002bc

08001868 <TSL_linrot_CalibrationStateProcess>:
{
 8001868:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  if (THIS_COUNTER_DEB > (TSL_tCounter_T)TSL_Params.NbCalibSamples)
 800186c:	4d2b      	ldr	r5, [pc, #172]	; (800191c <TSL_linrot_CalibrationStateProcess+0xb4>)
 800186e:	4e2c      	ldr	r6, [pc, #176]	; (8001920 <TSL_linrot_CalibrationStateProcess+0xb8>)
 8001870:	692f      	ldr	r7, [r5, #16]
 8001872:	7932      	ldrb	r2, [r6, #4]
 8001874:	683c      	ldr	r4, [r7, #0]
 8001876:	78e3      	ldrb	r3, [r4, #3]
 8001878:	4293      	cmp	r3, r2
 800187a:	d903      	bls.n	8001884 <TSL_linrot_CalibrationStateProcess+0x1c>
    THIS_COUNTER_DEB--;
 800187c:	3b01      	subs	r3, #1
 800187e:	70e3      	strb	r3, [r4, #3]
}
 8001880:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (TSL_linrot_ProcessCh_One_AcqStatusError() == TSL_STATUS_OK) // Acquisition error (min or max)
 8001884:	4b27      	ldr	r3, [pc, #156]	; (8001924 <TSL_linrot_CalibrationStateProcess+0xbc>)
 8001886:	4798      	blx	r3
 8001888:	b940      	cbnz	r0, 800189c <TSL_linrot_CalibrationStateProcess+0x34>
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	799b      	ldrb	r3, [r3, #6]
 800188e:	70e3      	strb	r3, [r4, #3]
    if (THIS_COUNTER_DEB == 0)
 8001890:	b913      	cbnz	r3, 8001898 <TSL_linrot_CalibrationStateProcess+0x30>
      THIS_STATEID = TSL_STATEID_ERROR;
 8001892:	230d      	movs	r3, #13
      THIS_STATEID = TSL_STATEID_DEB_ERROR_CALIB;
 8001894:	7023      	strb	r3, [r4, #0]
 8001896:	e7f3      	b.n	8001880 <TSL_linrot_CalibrationStateProcess+0x18>
 8001898:	230e      	movs	r3, #14
 800189a:	e7fb      	b.n	8001894 <TSL_linrot_CalibrationStateProcess+0x2c>
    for (idx = 0; idx < THIS_NB_CHANNELS; idx++)
 800189c:	f04f 0800 	mov.w	r8, #0
    p_Ch = TSL_Globals.This_LinRot->p_ChD;
 80018a0:	68bc      	ldr	r4, [r7, #8]
        if (TSL_acq_TestFirstReferenceIsValid(p_Ch, new_meas))
 80018a2:	f8df 9088 	ldr.w	r9, [pc, #136]	; 800192c <TSL_linrot_CalibrationStateProcess+0xc4>
    for (idx = 0; idx < THIS_NB_CHANNELS; idx++)
 80018a6:	692a      	ldr	r2, [r5, #16]
 80018a8:	fa5f f088 	uxtb.w	r0, r8
 80018ac:	8997      	ldrh	r7, [r2, #12]
 80018ae:	6811      	ldr	r1, [r2, #0]
 80018b0:	42b8      	cmp	r0, r7
 80018b2:	78cb      	ldrb	r3, [r1, #3]
 80018b4:	d310      	bcc.n	80018d8 <TSL_linrot_CalibrationStateProcess+0x70>
    if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 80018b6:	b10b      	cbz	r3, 80018bc <TSL_linrot_CalibrationStateProcess+0x54>
 80018b8:	3b01      	subs	r3, #1
 80018ba:	70cb      	strb	r3, [r1, #3]
    if (THIS_COUNTER_DEB == 0)
 80018bc:	78cb      	ldrb	r3, [r1, #3]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	d1de      	bne.n	8001880 <TSL_linrot_CalibrationStateProcess+0x18>
        p_Ch->RefRest = 0;
 80018c2:	461c      	mov	r4, r3
        p_Ch->Ref >>= CalibDiv;
 80018c4:	4818      	ldr	r0, [pc, #96]	; (8001928 <TSL_linrot_CalibrationStateProcess+0xc0>)
      p_Ch = TSL_Globals.This_LinRot->p_ChD;
 80018c6:	6892      	ldr	r2, [r2, #8]
        p_Ch->Ref >>= CalibDiv;
 80018c8:	8805      	ldrh	r5, [r0, #0]
      for (idx = 0; idx < THIS_NB_CHANNELS; idx++)
 80018ca:	b2d8      	uxtb	r0, r3
 80018cc:	4287      	cmp	r7, r0
 80018ce:	f103 0301 	add.w	r3, r3, #1
 80018d2:	d81b      	bhi.n	800190c <TSL_linrot_CalibrationStateProcess+0xa4>
      THIS_STATEID = TSL_STATEID_RELEASE;
 80018d4:	2302      	movs	r3, #2
 80018d6:	e017      	b.n	8001908 <TSL_linrot_CalibrationStateProcess+0xa0>
      if (THIS_COUNTER_DEB == (TSL_tCounter_T)TSL_Params.NbCalibSamples)
 80018d8:	7932      	ldrb	r2, [r6, #4]
      new_meas = p_Ch->Meas;
 80018da:	8967      	ldrh	r7, [r4, #10]
      if (THIS_COUNTER_DEB == (TSL_tCounter_T)TSL_Params.NbCalibSamples)
 80018dc:	429a      	cmp	r2, r3
 80018de:	d10a      	bne.n	80018f6 <TSL_linrot_CalibrationStateProcess+0x8e>
        if (TSL_acq_TestFirstReferenceIsValid(p_Ch, new_meas))
 80018e0:	4639      	mov	r1, r7
 80018e2:	4620      	mov	r0, r4
 80018e4:	47c8      	blx	r9
 80018e6:	b120      	cbz	r0, 80018f2 <TSL_linrot_CalibrationStateProcess+0x8a>
          p_Ch->Ref = new_meas;
 80018e8:	80a7      	strh	r7, [r4, #4]
      p_Ch++; // Next channel
 80018ea:	340c      	adds	r4, #12
 80018ec:	f108 0801 	add.w	r8, r8, #1
 80018f0:	e7d9      	b.n	80018a6 <TSL_linrot_CalibrationStateProcess+0x3e>
          p_Ch->Ref = 0;
 80018f2:	80a0      	strh	r0, [r4, #4]
          return;
 80018f4:	e7c4      	b.n	8001880 <TSL_linrot_CalibrationStateProcess+0x18>
        p_Ch->Ref += new_meas;
 80018f6:	88a3      	ldrh	r3, [r4, #4]
 80018f8:	443b      	add	r3, r7
 80018fa:	b29b      	uxth	r3, r3
        if (p_Ch->Ref < new_meas)
 80018fc:	42bb      	cmp	r3, r7
        p_Ch->Ref += new_meas;
 80018fe:	80a3      	strh	r3, [r4, #4]
        if (p_Ch->Ref < new_meas)
 8001900:	d2f3      	bcs.n	80018ea <TSL_linrot_CalibrationStateProcess+0x82>
          p_Ch->Ref = 0; // Suppress the bad reference
 8001902:	2300      	movs	r3, #0
 8001904:	80a3      	strh	r3, [r4, #4]
          THIS_STATEID = TSL_STATEID_ERROR;
 8001906:	230d      	movs	r3, #13
      THIS_STATEID = TSL_STATEID_RELEASE;
 8001908:	700b      	strb	r3, [r1, #0]
 800190a:	e7b9      	b.n	8001880 <TSL_linrot_CalibrationStateProcess+0x18>
        p_Ch->Ref >>= CalibDiv;
 800190c:	8890      	ldrh	r0, [r2, #4]
        p_Ch->RefRest = 0;
 800190e:	7194      	strb	r4, [r2, #6]
        p_Ch->Ref >>= CalibDiv;
 8001910:	4128      	asrs	r0, r5
 8001912:	8090      	strh	r0, [r2, #4]
        p_Ch->Delta = 0;
 8001914:	8114      	strh	r4, [r2, #8]
        p_Ch++; // Next channel
 8001916:	320c      	adds	r2, #12
 8001918:	e7d7      	b.n	80018ca <TSL_linrot_CalibrationStateProcess+0x62>
 800191a:	bf00      	nop
 800191c:	200002bc 	.word	0x200002bc
 8001920:	200000ac 	.word	0x200000ac
 8001924:	08001839 	.word	0x08001839
 8001928:	200002a0 	.word	0x200002a0
 800192c:	08001715 	.word	0x08001715

08001930 <TSL_linrot_ProcessCh_All_ClearRef>:
  * @retval None
  */
void TSL_linrot_ProcessCh_All_ClearRef(void)
{
  TSL_tIndex_T idx;
  TSL_ChannelData_T *p_Ch = TSL_Globals.This_LinRot->p_ChD;
 8001930:	4b08      	ldr	r3, [pc, #32]	; (8001954 <TSL_linrot_ProcessCh_All_ClearRef+0x24>)
{
 8001932:	b510      	push	{r4, lr}
  TSL_ChannelData_T *p_Ch = TSL_Globals.This_LinRot->p_ChD;
 8001934:	691b      	ldr	r3, [r3, #16]
 8001936:	689a      	ldr	r2, [r3, #8]
  for (idx = 0; idx < THIS_NB_CHANNELS; idx++)
 8001938:	899c      	ldrh	r4, [r3, #12]
 800193a:	2300      	movs	r3, #0
  {
    p_Ch->Ref = 0;
 800193c:	4618      	mov	r0, r3
  for (idx = 0; idx < THIS_NB_CHANNELS; idx++)
 800193e:	b2d9      	uxtb	r1, r3
 8001940:	42a1      	cmp	r1, r4
 8001942:	f103 0301 	add.w	r3, r3, #1
 8001946:	d300      	bcc.n	800194a <TSL_linrot_ProcessCh_All_ClearRef+0x1a>
    p_Ch->RefRest = 0;
    p_Ch++;
  }
}
 8001948:	bd10      	pop	{r4, pc}
    p_Ch->Ref = 0;
 800194a:	8090      	strh	r0, [r2, #4]
    p_Ch->RefRest = 0;
 800194c:	7190      	strb	r0, [r2, #6]
    p_Ch++;
 800194e:	320c      	adds	r2, #12
 8001950:	e7f5      	b.n	800193e <TSL_linrot_ProcessCh_All_ClearRef+0xe>
 8001952:	bf00      	nop
 8001954:	200002bc 	.word	0x200002bc

08001958 <TSL_linrot_SetStateCalibration>:
  THIS_STATEID = TSL_STATEID_CALIB;
 8001958:	2200      	movs	r2, #0
{
 800195a:	b570      	push	{r4, r5, r6, lr}
  THIS_STATEID = TSL_STATEID_CALIB;
 800195c:	4c11      	ldr	r4, [pc, #68]	; (80019a4 <TSL_linrot_SetStateCalibration+0x4c>)
{
 800195e:	4605      	mov	r5, r0
  THIS_STATEID = TSL_STATEID_CALIB;
 8001960:	6923      	ldr	r3, [r4, #16]
  TSL_linrot_ProcessCh_All_SetStatus(TSL_OBJ_STATUS_ON);
 8001962:	2003      	movs	r0, #3
  THIS_STATEID = TSL_STATEID_CALIB;
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	701a      	strb	r2, [r3, #0]
  THIS_CHANGE = TSL_STATE_CHANGED;
 8001968:	791a      	ldrb	r2, [r3, #4]
 800196a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800196e:	711a      	strb	r2, [r3, #4]
  TSL_linrot_ProcessCh_All_SetStatus(TSL_OBJ_STATUS_ON);
 8001970:	4b0d      	ldr	r3, [pc, #52]	; (80019a8 <TSL_linrot_SetStateCalibration+0x50>)
 8001972:	4798      	blx	r3
  switch (TSL_Params.NbCalibSamples)
 8001974:	4b0d      	ldr	r3, [pc, #52]	; (80019ac <TSL_linrot_SetStateCalibration+0x54>)
 8001976:	4a0e      	ldr	r2, [pc, #56]	; (80019b0 <TSL_linrot_SetStateCalibration+0x58>)
 8001978:	8899      	ldrh	r1, [r3, #4]
 800197a:	2904      	cmp	r1, #4
 800197c:	d005      	beq.n	800198a <TSL_linrot_SetStateCalibration+0x32>
 800197e:	2910      	cmp	r1, #16
 8001980:	d00e      	beq.n	80019a0 <TSL_linrot_SetStateCalibration+0x48>
      TSL_Params.NbCalibSamples =  8;
 8001982:	2108      	movs	r1, #8
 8001984:	8099      	strh	r1, [r3, #4]
      CalibDiv = 3;
 8001986:	2103      	movs	r1, #3
 8001988:	e000      	b.n	800198c <TSL_linrot_SetStateCalibration+0x34>
      CalibDiv = 2;
 800198a:	2102      	movs	r1, #2
      CalibDiv = 3;
 800198c:	8011      	strh	r1, [r2, #0]
  THIS_COUNTER_DEB = (TSL_tCounter_T)(delay + (TSL_tCounter_T)TSL_Params.NbCalibSamples);
 800198e:	6922      	ldr	r2, [r4, #16]
 8001990:	791b      	ldrb	r3, [r3, #4]
 8001992:	6812      	ldr	r2, [r2, #0]
 8001994:	441d      	add	r5, r3
 8001996:	70d5      	strb	r5, [r2, #3]
  TSL_linrot_ProcessCh_All_ClearRef();
 8001998:	4b06      	ldr	r3, [pc, #24]	; (80019b4 <TSL_linrot_SetStateCalibration+0x5c>)
}
 800199a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  TSL_linrot_ProcessCh_All_ClearRef();
 800199e:	4718      	bx	r3
      CalibDiv = 4;
 80019a0:	2104      	movs	r1, #4
 80019a2:	e7f3      	b.n	800198c <TSL_linrot_SetStateCalibration+0x34>
 80019a4:	200002bc 	.word	0x200002bc
 80019a8:	08001769 	.word	0x08001769
 80019ac:	200000ac 	.word	0x200000ac
 80019b0:	200002a0 	.word	0x200002a0
 80019b4:	08001931 	.word	0x08001931

080019b8 <TSL_linrot_Init>:
  THIS_DETECTIN_TH  = TSLPRM_LINROT_DETECT_IN_TH;
 80019b8:	2232      	movs	r2, #50	; 0x32
 80019ba:	4b0a      	ldr	r3, [pc, #40]	; (80019e4 <TSL_linrot_Init+0x2c>)
  THIS_DETECTOUT_TH = TSLPRM_LINROT_DETECT_OUT_TH;
 80019bc:	2128      	movs	r1, #40	; 0x28
  THIS_DETECTIN_TH  = TSLPRM_LINROT_DETECT_IN_TH;
 80019be:	691b      	ldr	r3, [r3, #16]
  THIS_DIR_CHG_POS           = TSLPRM_LINROT_DIR_CHG_POS;
 80019c0:	200a      	movs	r0, #10
  THIS_DETECTIN_TH  = TSLPRM_LINROT_DETECT_IN_TH;
 80019c2:	685b      	ldr	r3, [r3, #4]
 80019c4:	701a      	strb	r2, [r3, #0]
  THIS_CALIB_TH     = TSLPRM_LINROT_CALIB_TH;
 80019c6:	709a      	strb	r2, [r3, #2]
  THIS_COUNTER_DEB_CALIB   = TSLPRM_DEBOUNCE_CALIB;
 80019c8:	2203      	movs	r2, #3
 80019ca:	70da      	strb	r2, [r3, #3]
  THIS_COUNTER_DEB_DETECT  = TSLPRM_DEBOUNCE_DETECT;
 80019cc:	711a      	strb	r2, [r3, #4]
  THIS_COUNTER_DEB_RELEASE = TSLPRM_DEBOUNCE_RELEASE;
 80019ce:	715a      	strb	r2, [r3, #5]
  THIS_COUNTER_DEB_ERROR   = TSLPRM_DEBOUNCE_ERROR;
 80019d0:	719a      	strb	r2, [r3, #6]
  THIS_RESOLUTION            = TSLPRM_LINROT_RESOLUTION;
 80019d2:	2207      	movs	r2, #7
 80019d4:	721a      	strb	r2, [r3, #8]
  THIS_COUNTER_DEB_DIRECTION = TSLPRM_LINROT_DIR_CHG_DEB;
 80019d6:	2201      	movs	r2, #1
  THIS_DETECTOUT_TH = TSLPRM_LINROT_DETECT_OUT_TH;
 80019d8:	7059      	strb	r1, [r3, #1]
  THIS_DIR_CHG_POS           = TSLPRM_LINROT_DIR_CHG_POS;
 80019da:	7258      	strb	r0, [r3, #9]
  THIS_COUNTER_DEB_DIRECTION = TSLPRM_LINROT_DIR_CHG_DEB;
 80019dc:	71da      	strb	r2, [r3, #7]
  TSL_linrot_SetStateCalibration(TSLPRM_CALIB_DELAY);
 80019de:	4b02      	ldr	r3, [pc, #8]	; (80019e8 <TSL_linrot_Init+0x30>)
 80019e0:	4718      	bx	r3
 80019e2:	bf00      	nop
 80019e4:	200002bc 	.word	0x200002bc
 80019e8:	08001959 	.word	0x08001959

080019ec <TSL_linrot_DebErrorStateProcess>:
{
 80019ec:	b507      	push	{r0, r1, r2, lr}
  if (TSL_linrot_ProcessCh_One_AcqStatusError() == TSL_STATUS_OK) // Acquisition error (min or max)
 80019ee:	4b20      	ldr	r3, [pc, #128]	; (8001a70 <TSL_linrot_DebErrorStateProcess+0x84>)
 80019f0:	4798      	blx	r3
 80019f2:	b968      	cbnz	r0, 8001a10 <TSL_linrot_DebErrorStateProcess+0x24>
    if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 80019f4:	4b1f      	ldr	r3, [pc, #124]	; (8001a74 <TSL_linrot_DebErrorStateProcess+0x88>)
 80019f6:	691b      	ldr	r3, [r3, #16]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	78da      	ldrb	r2, [r3, #3]
 80019fc:	b10a      	cbz	r2, 8001a02 <TSL_linrot_DebErrorStateProcess+0x16>
 80019fe:	3a01      	subs	r2, #1
 8001a00:	70da      	strb	r2, [r3, #3]
    if (THIS_COUNTER_DEB == 0)
 8001a02:	78da      	ldrb	r2, [r3, #3]
 8001a04:	b90a      	cbnz	r2, 8001a0a <TSL_linrot_DebErrorStateProcess+0x1e>
      THIS_STATEID = TSL_STATEID_ERROR;
 8001a06:	220d      	movs	r2, #13
        THIS_STATEID = TSL_STATEID_TOUCH;
 8001a08:	701a      	strb	r2, [r3, #0]
}
 8001a0a:	b003      	add	sp, #12
 8001a0c:	f85d fb04 	ldr.w	pc, [sp], #4
    mask = TSL_linrot_GetStateMask();
 8001a10:	4b19      	ldr	r3, [pc, #100]	; (8001a78 <TSL_linrot_DebErrorStateProcess+0x8c>)
 8001a12:	4798      	blx	r3
 8001a14:	f88d 0007 	strb.w	r0, [sp, #7]
    mask &= (TSL_StateMask_enum_T)(~(TSL_STATE_DEBOUNCE_BIT_MASK | TSL_STATE_ERROR_BIT_MASK));
 8001a18:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001a1c:	f003 035f 	and.w	r3, r3, #95	; 0x5f
 8001a20:	f88d 3007 	strb.w	r3, [sp, #7]
    switch (mask)
 8001a24:	f89d 3007 	ldrb.w	r3, [sp, #7]
 8001a28:	3b01      	subs	r3, #1
 8001a2a:	2b07      	cmp	r3, #7
 8001a2c:	d819      	bhi.n	8001a62 <TSL_linrot_DebErrorStateProcess+0x76>
 8001a2e:	e8df f003 	tbb	[pc, r3]
 8001a32:	0904      	.short	0x0904
 8001a34:	18180e18 	.word	0x18180e18
 8001a38:	1318      	.short	0x1318
        THIS_STATEID = TSL_STATEID_RELEASE;
 8001a3a:	4b0e      	ldr	r3, [pc, #56]	; (8001a74 <TSL_linrot_DebErrorStateProcess+0x88>)
 8001a3c:	2202      	movs	r2, #2
 8001a3e:	691b      	ldr	r3, [r3, #16]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	e7e1      	b.n	8001a08 <TSL_linrot_DebErrorStateProcess+0x1c>
        THIS_STATEID = TSL_STATEID_PROX;
 8001a44:	4b0b      	ldr	r3, [pc, #44]	; (8001a74 <TSL_linrot_DebErrorStateProcess+0x88>)
 8001a46:	2206      	movs	r2, #6
 8001a48:	691b      	ldr	r3, [r3, #16]
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	e7dc      	b.n	8001a08 <TSL_linrot_DebErrorStateProcess+0x1c>
        THIS_STATEID = TSL_STATEID_DETECT;
 8001a4e:	4b09      	ldr	r3, [pc, #36]	; (8001a74 <TSL_linrot_DebErrorStateProcess+0x88>)
 8001a50:	220a      	movs	r2, #10
 8001a52:	691b      	ldr	r3, [r3, #16]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	e7d7      	b.n	8001a08 <TSL_linrot_DebErrorStateProcess+0x1c>
        THIS_STATEID = TSL_STATEID_TOUCH;
 8001a58:	4b06      	ldr	r3, [pc, #24]	; (8001a74 <TSL_linrot_DebErrorStateProcess+0x88>)
 8001a5a:	220c      	movs	r2, #12
 8001a5c:	691b      	ldr	r3, [r3, #16]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	e7d2      	b.n	8001a08 <TSL_linrot_DebErrorStateProcess+0x1c>
        TSL_linrot_SetStateCalibration(0);
 8001a62:	2000      	movs	r0, #0
 8001a64:	4b05      	ldr	r3, [pc, #20]	; (8001a7c <TSL_linrot_DebErrorStateProcess+0x90>)
}
 8001a66:	b003      	add	sp, #12
 8001a68:	f85d eb04 	ldr.w	lr, [sp], #4
        TSL_linrot_SetStateCalibration(0);
 8001a6c:	4718      	bx	r3
 8001a6e:	bf00      	nop
 8001a70:	08001839 	.word	0x08001839
 8001a74:	200002bc 	.word	0x200002bc
 8001a78:	08001719 	.word	0x08001719
 8001a7c:	08001959 	.word	0x08001959

08001a80 <TSL_linrot_NormDelta>:
TSL_tDelta_T TSL_linrot_NormDelta(TSL_ChannelData_T *ch, TSL_tIndex_T idx)
{
  uint32_t tmpdelta = ch->Delta;

  // Apply coefficient
  if (TSL_Globals.This_LinRot->p_DeltaCoeff[idx] != 0x0100)
 8001a80:	4b06      	ldr	r3, [pc, #24]	; (8001a9c <TSL_linrot_NormDelta+0x1c>)
  uint32_t tmpdelta = ch->Delta;
 8001a82:	f9b0 0008 	ldrsh.w	r0, [r0, #8]
  if (TSL_Globals.This_LinRot->p_DeltaCoeff[idx] != 0x0100)
 8001a86:	691b      	ldr	r3, [r3, #16]
 8001a88:	691b      	ldr	r3, [r3, #16]
 8001a8a:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 8001a8e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
  {
    tmpdelta = (uint32_t)(tmpdelta * TSL_Globals.This_LinRot->p_DeltaCoeff[idx]);
 8001a92:	bf1c      	itt	ne
 8001a94:	4358      	mulne	r0, r3
    tmpdelta = tmpdelta >> (uint8_t)8;
 8001a96:	0a00      	lsrne	r0, r0, #8
  }

  return (TSL_tDelta_T)tmpdelta;
}
 8001a98:	b200      	sxth	r0, r0
 8001a9a:	4770      	bx	lr
 8001a9c:	200002bc 	.word	0x200002bc

08001aa0 <TSL_linrot_CalcPos>:
{
 8001aa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  delta1 = 0;
 8001aa4:	2400      	movs	r4, #0
  TSL_ChannelData_T *p_Ch = TSL_Globals.This_LinRot->p_ChD;
 8001aa6:	f8df c1e8 	ldr.w	ip, [pc, #488]	; 8001c90 <TSL_linrot_CalcPos+0x1f0>
{
 8001aaa:	b087      	sub	sp, #28
  TSL_ChannelData_T *p_Ch = TSL_Globals.This_LinRot->p_ChD;
 8001aac:	f8dc 6010 	ldr.w	r6, [ip, #16]
  delta3 = 0;
 8001ab0:	4d72      	ldr	r5, [pc, #456]	; (8001c7c <TSL_linrot_CalcPos+0x1dc>)
  TSL_ChannelData_T *p_Ch = TSL_Globals.This_LinRot->p_ChD;
 8001ab2:	68b3      	ldr	r3, [r6, #8]
  THIS_POSCHANGE = TSL_STATE_NOT_CHANGED;
 8001ab4:	6832      	ldr	r2, [r6, #0]
  TSL_ChannelData_T *p_Ch = TSL_Globals.This_LinRot->p_ChD;
 8001ab6:	9303      	str	r3, [sp, #12]
  THIS_POSCHANGE = TSL_STATE_NOT_CHANGED;
 8001ab8:	7913      	ldrb	r3, [r2, #4]
  delta1 = 0;
 8001aba:	4f71      	ldr	r7, [pc, #452]	; (8001c80 <TSL_linrot_CalcPos+0x1e0>)
  THIS_POSCHANGE = TSL_STATE_NOT_CHANGED;
 8001abc:	f364 13c7 	bfi	r3, r4, #7, #1
 8001ac0:	7113      	strb	r3, [r2, #4]
  if (THIS_NB_CHANNELS < 3)
 8001ac2:	89b3      	ldrh	r3, [r6, #12]
  delta2 = 0;
 8001ac4:	f8df 81cc 	ldr.w	r8, [pc, #460]	; 8001c94 <TSL_linrot_CalcPos+0x1f4>
  index1 = 0;
 8001ac8:	496e      	ldr	r1, [pc, #440]	; (8001c84 <TSL_linrot_CalcPos+0x1e4>)
  index2 = 0;
 8001aca:	486f      	ldr	r0, [pc, #444]	; (8001c88 <TSL_linrot_CalcPos+0x1e8>)
  if (THIS_NB_CHANNELS < 3)
 8001acc:	2b02      	cmp	r3, #2
  delta1 = 0;
 8001ace:	803c      	strh	r4, [r7, #0]
  delta2 = 0;
 8001ad0:	f8a8 4000 	strh.w	r4, [r8]
  delta3 = 0;
 8001ad4:	802c      	strh	r4, [r5, #0]
  index1 = 0;
 8001ad6:	700c      	strb	r4, [r1, #0]
  index2 = 0;
 8001ad8:	7004      	strb	r4, [r0, #0]
 8001ada:	f8cd c010 	str.w	ip, [sp, #16]
 8001ade:	9501      	str	r5, [sp, #4]
  if (THIS_NB_CHANNELS < 3)
 8001ae0:	f200 808a 	bhi.w	8001bf8 <TSL_linrot_CalcPos+0x158>
        return TSL_STATUS_ERROR;
 8001ae4:	2002      	movs	r0, #2
}
 8001ae6:	b007      	add	sp, #28
 8001ae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001aec:	9305      	str	r3, [sp, #20]
    norm_delta = TSL_linrot_NormDelta(p_Ch, idx); // Normalize the Delta
 8001aee:	4651      	mov	r1, sl
 8001af0:	4b66      	ldr	r3, [pc, #408]	; (8001c8c <TSL_linrot_CalcPos+0x1ec>)
 8001af2:	4798      	blx	r3
    if (norm_delta > delta1)
 8001af4:	f9b7 1000 	ldrsh.w	r1, [r7]
 8001af8:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8001afc:	b200      	sxth	r0, r0
 8001afe:	4281      	cmp	r1, r0
 8001b00:	9b05      	ldr	r3, [sp, #20]
 8001b02:	da68      	bge.n	8001bd6 <TSL_linrot_CalcPos+0x136>
      delta2 = delta1;
 8001b04:	f8a8 1000 	strh.w	r1, [r8]
      delta1 = norm_delta;
 8001b08:	8038      	strh	r0, [r7, #0]
      index2 = index1;
 8001b0a:	f899 1000 	ldrb.w	r1, [r9]
 8001b0e:	9802      	ldr	r0, [sp, #8]
      delta3 = delta2;
 8001b10:	f8ab 5000 	strh.w	r5, [fp]
      index2 = index1;
 8001b14:	7001      	strb	r1, [r0, #0]
      index1 = idx;
 8001b16:	f889 a000 	strb.w	sl, [r9]
 8001b1a:	3401      	adds	r4, #1
 8001b1c:	200c      	movs	r0, #12
 8001b1e:	9903      	ldr	r1, [sp, #12]
 8001b20:	fa5f fa84 	uxtb.w	sl, r4
  for (idx = 0; idx < THIS_NB_CHANNELS; idx++)
 8001b24:	4553      	cmp	r3, sl
 8001b26:	fb00 1004 	mla	r0, r0, r4, r1
 8001b2a:	f9b8 5000 	ldrsh.w	r5, [r8]
 8001b2e:	d8dd      	bhi.n	8001aec <TSL_linrot_CalcPos+0x4c>
  if (delta2 < ((TSL_tThreshold_T)(THIS_DETECTOUT_TH >> 1) - 1))
 8001b30:	6870      	ldr	r0, [r6, #4]
 8001b32:	7841      	ldrb	r1, [r0, #1]
 8001b34:	0849      	lsrs	r1, r1, #1
 8001b36:	3901      	subs	r1, #1
 8001b38:	428d      	cmp	r5, r1
 8001b3a:	dbd3      	blt.n	8001ae4 <TSL_linrot_CalcPos+0x44>
  minor = (TSL_tNb_T)(delta2 - delta3); // Middle - Smallest signals
 8001b3c:	9901      	ldr	r1, [sp, #4]
  new_position = *(TSL_Globals.This_LinRot->p_PosOff + (index1 * THIS_NB_CHANNELS) + index2);
 8001b3e:	4c52      	ldr	r4, [pc, #328]	; (8001c88 <TSL_linrot_CalcPos+0x1e8>)
  minor = (TSL_tNb_T)(delta2 - delta3); // Middle - Smallest signals
 8001b40:	f8b1 e000 	ldrh.w	lr, [r1]
  new_position = *(TSL_Globals.This_LinRot->p_PosOff + (index1 * THIS_NB_CHANNELS) + index2);
 8001b44:	494f      	ldr	r1, [pc, #316]	; (8001c84 <TSL_linrot_CalcPos+0x1e4>)
 8001b46:	7824      	ldrb	r4, [r4, #0]
 8001b48:	7809      	ldrb	r1, [r1, #0]
  major = (TSL_tNb_T)(delta1 - delta3); // Biggest - Smallest signals
 8001b4a:	f8b7 c000 	ldrh.w	ip, [r7]
  new_position = *(TSL_Globals.This_LinRot->p_PosOff + (index1 * THIS_NB_CHANNELS) + index2);
 8001b4e:	fb03 4301 	mla	r3, r3, r1, r4
 8001b52:	6971      	ldr	r1, [r6, #20]
  major = (TSL_tNb_T)(delta1 - delta3); // Biggest - Smallest signals
 8001b54:	ebac 0c0e 	sub.w	ip, ip, lr
  new_position = *(TSL_Globals.This_LinRot->p_PosOff + (index1 * THIS_NB_CHANNELS) + index2);
 8001b58:	f931 7013 	ldrsh.w	r7, [r1, r3, lsl #1]
  sector_computation = THIS_SCT_COMP;
 8001b5c:	8b31      	ldrh	r1, [r6, #24]
  major = (TSL_tNb_T)(delta1 - delta3); // Biggest - Smallest signals
 8001b5e:	fa1f fc8c 	uxth.w	ip, ip
  sector_computation = major * sector_computation;
 8001b62:	fb01 f10c 	mul.w	r1, r1, ip
  minor = (TSL_tNb_T)(delta2 - delta3); // Middle - Smallest signals
 8001b66:	eba5 050e 	sub.w	r5, r5, lr
  sector_computation = sector_computation / (major + minor);
 8001b6a:	b2ad      	uxth	r5, r5
 8001b6c:	b289      	uxth	r1, r1
 8001b6e:	4465      	add	r5, ip
 8001b70:	fb91 f3f5 	sdiv	r3, r1, r5
  if ((THIS_OBJ_TYPE == TSL_OBJ_LINEAR) || (THIS_OBJ_TYPE == TSL_OBJ_LINEARB))
 8001b74:	9904      	ldr	r1, [sp, #16]
  if (new_position > 0) // Means Offset is > 0 in the position table
 8001b76:	2f00      	cmp	r7, #0
  if ((THIS_OBJ_TYPE == TSL_OBJ_LINEAR) || (THIS_OBJ_TYPE == TSL_OBJ_LINEARB))
 8001b78:	68c9      	ldr	r1, [r1, #12]
    new_position = (TSL_tsignPosition_T)((-new_position) << 1);
 8001b7a:	bfd8      	it	le
 8001b7c:	427f      	negle	r7, r7
  if ((THIS_OBJ_TYPE == TSL_OBJ_LINEAR) || (THIS_OBJ_TYPE == TSL_OBJ_LINEARB))
 8001b7e:	7809      	ldrb	r1, [r1, #0]
    new_position += sector_computation;
 8001b80:	bfc8      	it	gt
 8001b82:	eb03 0347 	addgt.w	r3, r3, r7, lsl #1
  if ((THIS_OBJ_TYPE == TSL_OBJ_LINEAR) || (THIS_OBJ_TYPE == TSL_OBJ_LINEARB))
 8001b86:	f1a1 0120 	sub.w	r1, r1, #32
    new_position -= sector_computation;
 8001b8a:	bfd8      	it	le
 8001b8c:	ebc3 0347 	rsble	r3, r3, r7, lsl #1
  if ((THIS_OBJ_TYPE == TSL_OBJ_LINEAR) || (THIS_OBJ_TYPE == TSL_OBJ_LINEARB))
 8001b90:	2901      	cmp	r1, #1
  position_correction = THIS_POS_CORR;
 8001b92:	8b74      	ldrh	r4, [r6, #26]
    new_position -= sector_computation;
 8001b94:	b21b      	sxth	r3, r3
  if ((THIS_OBJ_TYPE == TSL_OBJ_LINEAR) || (THIS_OBJ_TYPE == TSL_OBJ_LINEARB))
 8001b96:	d834      	bhi.n	8001c02 <TSL_linrot_CalcPos+0x162>
    if (new_position > 0)
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	b299      	uxth	r1, r3
      new_position = new_position + (256 - position_correction);
 8001b9c:	bfd6      	itet	le
 8001b9e:	f5c4 7380 	rsble	r3, r4, #256	; 0x100
      new_position -= position_correction;
 8001ba2:	1b0b      	subgt	r3, r1, r4
      new_position = new_position + (256 - position_correction);
 8001ba4:	185b      	addle	r3, r3, r1
 8001ba6:	b21b      	sxth	r3, r3
 8001ba8:	f383 0308 	usat	r3, #8, r3
  if (THIS_DIRECTION == TSL_TRUE) // Anticlockwise direction ...
 8001bac:	f992 5005 	ldrsb.w	r5, [r2, #5]
 8001bb0:	b2dc      	uxtb	r4, r3
 8001bb2:	2d00      	cmp	r5, #0
 8001bb4:	7851      	ldrb	r1, [r2, #1]
 8001bb6:	da48      	bge.n	8001c4a <TSL_linrot_CalcPos+0x1aa>
    if (((TSL_tPosition_T)new_position > THIS_RAW_POSITION) && (((TSL_tPosition_T)new_position - THIS_RAW_POSITION) < DIRECTION_CHANGE_MAX_DISPLACEMENT))
 8001bb8:	42a1      	cmp	r1, r4
 8001bba:	d235      	bcs.n	8001c28 <TSL_linrot_CalcPos+0x188>
 8001bbc:	1a65      	subs	r5, r4, r1
 8001bbe:	2dff      	cmp	r5, #255	; 0xff
 8001bc0:	d032      	beq.n	8001c28 <TSL_linrot_CalcPos+0x188>
      if (new_position < (uint16_t)(THIS_RAW_POSITION + THIS_DIR_CHG_POS))
 8001bc2:	7a45      	ldrb	r5, [r0, #9]
 8001bc4:	4429      	add	r1, r5
 8001bc6:	4299      	cmp	r1, r3
 8001bc8:	dd1d      	ble.n	8001c06 <TSL_linrot_CalcPos+0x166>
        THIS_COUNTER_DIR = THIS_COUNTER_DEB_DIRECTION;
 8001bca:	7953      	ldrb	r3, [r2, #5]
 8001bcc:	79c1      	ldrb	r1, [r0, #7]
 8001bce:	f361 0305 	bfi	r3, r1, #0, #6
 8001bd2:	7153      	strb	r3, [r2, #5]
 8001bd4:	e786      	b.n	8001ae4 <TSL_linrot_CalcPos+0x44>
      if (norm_delta > delta2)
 8001bd6:	42a8      	cmp	r0, r5
 8001bd8:	dd07      	ble.n	8001bea <TSL_linrot_CalcPos+0x14a>
        index2 = idx;
 8001bda:	9902      	ldr	r1, [sp, #8]
        delta3 = delta2;
 8001bdc:	f8ab 5000 	strh.w	r5, [fp]
        delta2 = norm_delta;
 8001be0:	f8a8 0000 	strh.w	r0, [r8]
        index2 = idx;
 8001be4:	f881 a000 	strb.w	sl, [r1]
 8001be8:	e797      	b.n	8001b1a <TSL_linrot_CalcPos+0x7a>
        if (norm_delta > delta3)
 8001bea:	f9bb 1000 	ldrsh.w	r1, [fp]
 8001bee:	4281      	cmp	r1, r0
          delta3 = norm_delta;
 8001bf0:	bfb8      	it	lt
 8001bf2:	f8ab 0000 	strhlt.w	r0, [fp]
 8001bf6:	e790      	b.n	8001b1a <TSL_linrot_CalcPos+0x7a>
 8001bf8:	f8dd b004 	ldr.w	fp, [sp, #4]
        index2 = idx;
 8001bfc:	9002      	str	r0, [sp, #8]
      index2 = index1;
 8001bfe:	4689      	mov	r9, r1
 8001c00:	e78c      	b.n	8001b1c <TSL_linrot_CalcPos+0x7c>
 8001c02:	b2db      	uxtb	r3, r3
 8001c04:	e7d2      	b.n	8001bac <TSL_linrot_CalcPos+0x10c>
        THIS_COUNTER_DIR--;
 8001c06:	7951      	ldrb	r1, [r2, #5]
 8001c08:	f101 053f 	add.w	r5, r1, #63	; 0x3f
 8001c0c:	f365 0105 	bfi	r1, r5, #0, #6
 8001c10:	7151      	strb	r1, [r2, #5]
        if (!THIS_COUNTER_DIR)
 8001c12:	b2c9      	uxtb	r1, r1
 8001c14:	f011 053f 	ands.w	r5, r1, #63	; 0x3f
 8001c18:	f47f af64 	bne.w	8001ae4 <TSL_linrot_CalcPos+0x44>
          THIS_COUNTER_DIR = THIS_COUNTER_DEB_DIRECTION;
 8001c1c:	79c6      	ldrb	r6, [r0, #7]
 8001c1e:	f366 0105 	bfi	r1, r6, #0, #6
          THIS_DIRECTION = TSL_FALSE;  // New direction accepted: clockwise.
 8001c22:	f365 11c7 	bfi	r1, r5, #7, #1
          THIS_DIRECTION = TSL_TRUE;  // New direction accepted: anticlockwise.
 8001c26:	7151      	strb	r1, [r2, #5]
  THIS_RAW_POSITION = (TSL_tPosition_T)new_position;
 8001c28:	7054      	strb	r4, [r2, #1]
  u_new_position = (TSL_tPosition_T)((TSL_tPosition_T)new_position >> (RESOLUTION_CALCULATION - THIS_RESOLUTION));
 8001c2a:	7a01      	ldrb	r1, [r0, #8]
 8001c2c:	f1c1 0108 	rsb	r1, r1, #8
 8001c30:	410b      	asrs	r3, r1
  if (THIS_POSITION == u_new_position)
 8001c32:	7891      	ldrb	r1, [r2, #2]
  u_new_position = (TSL_tPosition_T)((TSL_tPosition_T)new_position >> (RESOLUTION_CALCULATION - THIS_RESOLUTION));
 8001c34:	b2db      	uxtb	r3, r3
  if (THIS_POSITION == u_new_position)
 8001c36:	4299      	cmp	r1, r3
 8001c38:	f43f af54 	beq.w	8001ae4 <TSL_linrot_CalcPos+0x44>
    THIS_POSITION = u_new_position;
 8001c3c:	7093      	strb	r3, [r2, #2]
    THIS_POSCHANGE = TSL_STATE_CHANGED;
 8001c3e:	7913      	ldrb	r3, [r2, #4]
    return TSL_STATUS_OK;
 8001c40:	2000      	movs	r0, #0
    THIS_POSCHANGE = TSL_STATE_CHANGED;
 8001c42:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c46:	7113      	strb	r3, [r2, #4]
    return TSL_STATUS_OK;
 8001c48:	e74d      	b.n	8001ae6 <TSL_linrot_CalcPos+0x46>
    if (((TSL_tPosition_T)new_position < THIS_RAW_POSITION) && ((THIS_RAW_POSITION - (TSL_tPosition_T)new_position) < DIRECTION_CHANGE_MAX_DISPLACEMENT))
 8001c4a:	42a1      	cmp	r1, r4
 8001c4c:	d9ec      	bls.n	8001c28 <TSL_linrot_CalcPos+0x188>
 8001c4e:	1b0d      	subs	r5, r1, r4
 8001c50:	2dff      	cmp	r5, #255	; 0xff
 8001c52:	d0e9      	beq.n	8001c28 <TSL_linrot_CalcPos+0x188>
      if ((new_position + THIS_DIR_CHG_POS) > THIS_RAW_POSITION)
 8001c54:	7a45      	ldrb	r5, [r0, #9]
 8001c56:	441d      	add	r5, r3
 8001c58:	42a9      	cmp	r1, r5
 8001c5a:	dbb6      	blt.n	8001bca <TSL_linrot_CalcPos+0x12a>
        THIS_COUNTER_DIR--;
 8001c5c:	7951      	ldrb	r1, [r2, #5]
 8001c5e:	f101 053f 	add.w	r5, r1, #63	; 0x3f
 8001c62:	f365 0105 	bfi	r1, r5, #0, #6
 8001c66:	7151      	strb	r1, [r2, #5]
        if (!THIS_COUNTER_DIR)
 8001c68:	b2c9      	uxtb	r1, r1
 8001c6a:	068d      	lsls	r5, r1, #26
 8001c6c:	f47f af3a 	bne.w	8001ae4 <TSL_linrot_CalcPos+0x44>
          THIS_COUNTER_DIR = THIS_COUNTER_DEB_DIRECTION;
 8001c70:	79c5      	ldrb	r5, [r0, #7]
 8001c72:	f365 0105 	bfi	r1, r5, #0, #6
          THIS_DIRECTION = TSL_TRUE;  // New direction accepted: anticlockwise.
 8001c76:	f061 017f 	orn	r1, r1, #127	; 0x7f
 8001c7a:	e7d4      	b.n	8001c26 <TSL_linrot_CalcPos+0x186>
 8001c7c:	200002a6 	.word	0x200002a6
 8001c80:	200002a2 	.word	0x200002a2
 8001c84:	200002a8 	.word	0x200002a8
 8001c88:	200002a9 	.word	0x200002a9
 8001c8c:	08001a81 	.word	0x08001a81
 8001c90:	200002bc 	.word	0x200002bc
 8001c94:	200002a4 	.word	0x200002a4

08001c98 <TSL_linrot_ProcessCh_One_DeltaBelowEquMinus>:
{
 8001c98:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  for (idx = 0; idx < THIS_NB_CHANNELS; idx++)
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	260c      	movs	r6, #12
  TSL_ChannelData_T *p_Ch = TSL_Globals.This_LinRot->p_ChD;
 8001ca0:	4b0a      	ldr	r3, [pc, #40]	; (8001ccc <TSL_linrot_ProcessCh_One_DeltaBelowEquMinus+0x34>)
    norm_delta = TSL_linrot_NormDelta(p_Ch, idx); // Normalize the Delta
 8001ca2:	4f0b      	ldr	r7, [pc, #44]	; (8001cd0 <TSL_linrot_ProcessCh_One_DeltaBelowEquMinus+0x38>)
  TSL_ChannelData_T *p_Ch = TSL_Globals.This_LinRot->p_ChD;
 8001ca4:	691b      	ldr	r3, [r3, #16]
    if (norm_delta <= -th) // Warning!!! The threshold is inverted
 8001ca6:	f1c0 0800 	rsb	r8, r0, #0
  TSL_ChannelData_T *p_Ch = TSL_Globals.This_LinRot->p_ChD;
 8001caa:	689d      	ldr	r5, [r3, #8]
  for (idx = 0; idx < THIS_NB_CHANNELS; idx++)
 8001cac:	899c      	ldrh	r4, [r3, #12]
 8001cae:	b2d1      	uxtb	r1, r2
 8001cb0:	42a1      	cmp	r1, r4
 8001cb2:	fb06 5002 	mla	r0, r6, r2, r5
 8001cb6:	d302      	bcc.n	8001cbe <TSL_linrot_ProcessCh_One_DeltaBelowEquMinus+0x26>
  return TSL_STATUS_ERROR;
 8001cb8:	2002      	movs	r0, #2
}
 8001cba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    norm_delta = TSL_linrot_NormDelta(p_Ch, idx); // Normalize the Delta
 8001cbe:	47b8      	blx	r7
    if (norm_delta <= -th) // Warning!!! The threshold is inverted
 8001cc0:	4540      	cmp	r0, r8
 8001cc2:	f102 0201 	add.w	r2, r2, #1
 8001cc6:	dcf2      	bgt.n	8001cae <TSL_linrot_ProcessCh_One_DeltaBelowEquMinus+0x16>
      return TSL_STATUS_OK;
 8001cc8:	2000      	movs	r0, #0
 8001cca:	e7f6      	b.n	8001cba <TSL_linrot_ProcessCh_One_DeltaBelowEquMinus+0x22>
 8001ccc:	200002bc 	.word	0x200002bc
 8001cd0:	08001a81 	.word	0x08001a81

08001cd4 <TSL_linrot_DebCalibrationStateProcess>:
{
 8001cd4:	b510      	push	{r4, lr}
  if (TSL_linrot_ProcessCh_One_AcqStatusError() == TSL_STATUS_OK) // Acquisition error (min or max)
 8001cd6:	4b0d      	ldr	r3, [pc, #52]	; (8001d0c <TSL_linrot_DebCalibrationStateProcess+0x38>)
 8001cd8:	4798      	blx	r3
 8001cda:	4b0d      	ldr	r3, [pc, #52]	; (8001d10 <TSL_linrot_DebCalibrationStateProcess+0x3c>)
 8001cdc:	691b      	ldr	r3, [r3, #16]
 8001cde:	681c      	ldr	r4, [r3, #0]
 8001ce0:	b910      	cbnz	r0, 8001ce8 <TSL_linrot_DebCalibrationStateProcess+0x14>
      THIS_STATEID = TSL_STATEID_RELEASE;
 8001ce2:	2302      	movs	r3, #2
 8001ce4:	7023      	strb	r3, [r4, #0]
}
 8001ce6:	bd10      	pop	{r4, pc}
    if (TSL_linrot_ProcessCh_One_DeltaBelowEquMinus(THIS_CALIB_TH, 1) == TSL_STATUS_OK) // Still below recalibration threshold
 8001ce8:	685b      	ldr	r3, [r3, #4]
 8001cea:	2101      	movs	r1, #1
 8001cec:	7898      	ldrb	r0, [r3, #2]
 8001cee:	4b09      	ldr	r3, [pc, #36]	; (8001d14 <TSL_linrot_DebCalibrationStateProcess+0x40>)
 8001cf0:	4798      	blx	r3
 8001cf2:	2800      	cmp	r0, #0
 8001cf4:	d1f5      	bne.n	8001ce2 <TSL_linrot_DebCalibrationStateProcess+0xe>
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8001cf6:	78e3      	ldrb	r3, [r4, #3]
 8001cf8:	b10b      	cbz	r3, 8001cfe <TSL_linrot_DebCalibrationStateProcess+0x2a>
 8001cfa:	3b01      	subs	r3, #1
 8001cfc:	70e3      	strb	r3, [r4, #3]
      if (THIS_COUNTER_DEB == 0)
 8001cfe:	78e0      	ldrb	r0, [r4, #3]
 8001d00:	2800      	cmp	r0, #0
 8001d02:	d1f0      	bne.n	8001ce6 <TSL_linrot_DebCalibrationStateProcess+0x12>
}
 8001d04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        TSL_linrot_SetStateCalibration(0);
 8001d08:	4b03      	ldr	r3, [pc, #12]	; (8001d18 <TSL_linrot_DebCalibrationStateProcess+0x44>)
 8001d0a:	4718      	bx	r3
 8001d0c:	08001839 	.word	0x08001839
 8001d10:	200002bc 	.word	0x200002bc
 8001d14:	08001c99 	.word	0x08001c99
 8001d18:	08001959 	.word	0x08001959

08001d1c <TSL_linrot_ProcessCh_One_DeltaAboveEqu>:
{
 8001d1c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  for (idx = 0; idx < THIS_NB_CHANNELS; idx++)
 8001d20:	2200      	movs	r2, #0
{
 8001d22:	4607      	mov	r7, r0
 8001d24:	260c      	movs	r6, #12
  TSL_ChannelData_T *p_Ch = TSL_Globals.This_LinRot->p_ChD;
 8001d26:	4b0a      	ldr	r3, [pc, #40]	; (8001d50 <TSL_linrot_ProcessCh_One_DeltaAboveEqu+0x34>)
    norm_delta = TSL_linrot_NormDelta(p_Ch, idx); // Normalize the Delta
 8001d28:	f8df 8028 	ldr.w	r8, [pc, #40]	; 8001d54 <TSL_linrot_ProcessCh_One_DeltaAboveEqu+0x38>
  TSL_ChannelData_T *p_Ch = TSL_Globals.This_LinRot->p_ChD;
 8001d2c:	691b      	ldr	r3, [r3, #16]
 8001d2e:	689d      	ldr	r5, [r3, #8]
  for (idx = 0; idx < THIS_NB_CHANNELS; idx++)
 8001d30:	899c      	ldrh	r4, [r3, #12]
 8001d32:	b2d1      	uxtb	r1, r2
 8001d34:	42a1      	cmp	r1, r4
 8001d36:	fb06 5002 	mla	r0, r6, r2, r5
 8001d3a:	d302      	bcc.n	8001d42 <TSL_linrot_ProcessCh_One_DeltaAboveEqu+0x26>
  return TSL_STATUS_ERROR;
 8001d3c:	2002      	movs	r0, #2
}
 8001d3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    norm_delta = TSL_linrot_NormDelta(p_Ch, idx); // Normalize the Delta
 8001d42:	47c0      	blx	r8
    if (norm_delta >= th)
 8001d44:	42b8      	cmp	r0, r7
 8001d46:	f102 0201 	add.w	r2, r2, #1
 8001d4a:	dbf2      	blt.n	8001d32 <TSL_linrot_ProcessCh_One_DeltaAboveEqu+0x16>
      return TSL_STATUS_OK;
 8001d4c:	2000      	movs	r0, #0
 8001d4e:	e7f6      	b.n	8001d3e <TSL_linrot_ProcessCh_One_DeltaAboveEqu+0x22>
 8001d50:	200002bc 	.word	0x200002bc
 8001d54:	08001a81 	.word	0x08001a81

08001d58 <TSL_linrot_ReleaseStateProcess>:
{
 8001d58:	b570      	push	{r4, r5, r6, lr}
  if (TSL_linrot_ProcessCh_One_AcqStatusError() == TSL_STATUS_OK) // Acquisition error (min or max)
 8001d5a:	4b18      	ldr	r3, [pc, #96]	; (8001dbc <TSL_linrot_ReleaseStateProcess+0x64>)
 8001d5c:	4798      	blx	r3
 8001d5e:	4b18      	ldr	r3, [pc, #96]	; (8001dc0 <TSL_linrot_ReleaseStateProcess+0x68>)
 8001d60:	691d      	ldr	r5, [r3, #16]
 8001d62:	686c      	ldr	r4, [r5, #4]
 8001d64:	b940      	cbnz	r0, 8001d78 <TSL_linrot_ReleaseStateProcess+0x20>
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 8001d66:	682b      	ldr	r3, [r5, #0]
 8001d68:	79a2      	ldrb	r2, [r4, #6]
 8001d6a:	70da      	strb	r2, [r3, #3]
    if (THIS_COUNTER_DEB == 0)
 8001d6c:	b912      	cbnz	r2, 8001d74 <TSL_linrot_ReleaseStateProcess+0x1c>
      THIS_STATEID = TSL_STATEID_ERROR;
 8001d6e:	220d      	movs	r2, #13
        THIS_STATEID = TSL_STATEID_DEB_CALIB;
 8001d70:	701a      	strb	r2, [r3, #0]
}
 8001d72:	bd70      	pop	{r4, r5, r6, pc}
      THIS_STATEID = TSL_STATEID_DEB_ERROR_RELEASE;
 8001d74:	220f      	movs	r2, #15
 8001d76:	e7fb      	b.n	8001d70 <TSL_linrot_ReleaseStateProcess+0x18>
    if (TSL_linrot_ProcessCh_One_DeltaAboveEqu(THIS_DETECTIN_TH, 1) == TSL_STATUS_OK)
 8001d78:	2101      	movs	r1, #1
 8001d7a:	7820      	ldrb	r0, [r4, #0]
 8001d7c:	4b11      	ldr	r3, [pc, #68]	; (8001dc4 <TSL_linrot_ReleaseStateProcess+0x6c>)
 8001d7e:	4798      	blx	r3
 8001d80:	b958      	cbnz	r0, 8001d9a <TSL_linrot_ReleaseStateProcess+0x42>
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_DETECT;
 8001d82:	682b      	ldr	r3, [r5, #0]
 8001d84:	7922      	ldrb	r2, [r4, #4]
 8001d86:	70da      	strb	r2, [r3, #3]
      if (THIS_COUNTER_DEB == 0)
 8001d88:	b92a      	cbnz	r2, 8001d96 <TSL_linrot_ReleaseStateProcess+0x3e>
}
 8001d8a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        THIS_STATEID = TSL_STATEID_DETECT;
 8001d8e:	220a      	movs	r2, #10
 8001d90:	701a      	strb	r2, [r3, #0]
        DTO_GET_TIME; // Take current time for DTO processing
 8001d92:	4b0d      	ldr	r3, [pc, #52]	; (8001dc8 <TSL_linrot_ReleaseStateProcess+0x70>)
 8001d94:	4718      	bx	r3
        THIS_STATEID = TSL_STATEID_DEB_DETECT;
 8001d96:	220b      	movs	r2, #11
 8001d98:	e7ea      	b.n	8001d70 <TSL_linrot_ReleaseStateProcess+0x18>
    if (TSL_linrot_ProcessCh_One_DeltaBelowEquMinus(THIS_CALIB_TH, 1) == TSL_STATUS_OK)
 8001d9a:	2101      	movs	r1, #1
 8001d9c:	78a0      	ldrb	r0, [r4, #2]
 8001d9e:	4b0b      	ldr	r3, [pc, #44]	; (8001dcc <TSL_linrot_ReleaseStateProcess+0x74>)
 8001da0:	4798      	blx	r3
 8001da2:	2800      	cmp	r0, #0
 8001da4:	d1e5      	bne.n	8001d72 <TSL_linrot_ReleaseStateProcess+0x1a>
      THIS_COUNTER_DEB = THIS_COUNTER_DEB_CALIB;
 8001da6:	682b      	ldr	r3, [r5, #0]
 8001da8:	78e2      	ldrb	r2, [r4, #3]
 8001daa:	70da      	strb	r2, [r3, #3]
      if (THIS_COUNTER_DEB == 0)
 8001dac:	b91a      	cbnz	r2, 8001db6 <TSL_linrot_ReleaseStateProcess+0x5e>
}
 8001dae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        TSL_linrot_SetStateCalibration(0);
 8001db2:	4b07      	ldr	r3, [pc, #28]	; (8001dd0 <TSL_linrot_ReleaseStateProcess+0x78>)
 8001db4:	4718      	bx	r3
        THIS_STATEID = TSL_STATEID_DEB_CALIB;
 8001db6:	2201      	movs	r2, #1
 8001db8:	e7da      	b.n	8001d70 <TSL_linrot_ReleaseStateProcess+0x18>
 8001dba:	bf00      	nop
 8001dbc:	08001839 	.word	0x08001839
 8001dc0:	200002bc 	.word	0x200002bc
 8001dc4:	08001d1d 	.word	0x08001d1d
 8001dc8:	0800173d 	.word	0x0800173d
 8001dcc:	08001c99 	.word	0x08001c99
 8001dd0:	08001959 	.word	0x08001959

08001dd4 <TSL_linrot_DebDetectStateProcess>:
{
 8001dd4:	b510      	push	{r4, lr}
  if (TSL_linrot_ProcessCh_One_AcqStatusError() == TSL_STATUS_OK) // Acquisition error (min or max)
 8001dd6:	4b0e      	ldr	r3, [pc, #56]	; (8001e10 <TSL_linrot_DebDetectStateProcess+0x3c>)
 8001dd8:	4798      	blx	r3
 8001dda:	4b0e      	ldr	r3, [pc, #56]	; (8001e14 <TSL_linrot_DebDetectStateProcess+0x40>)
 8001ddc:	691b      	ldr	r3, [r3, #16]
 8001dde:	681c      	ldr	r4, [r3, #0]
 8001de0:	b910      	cbnz	r0, 8001de8 <TSL_linrot_DebDetectStateProcess+0x14>
      THIS_STATEID = TSL_STATEID_RELEASE;
 8001de2:	2302      	movs	r3, #2
 8001de4:	7023      	strb	r3, [r4, #0]
}
 8001de6:	bd10      	pop	{r4, pc}
    if (TSL_linrot_ProcessCh_One_DeltaAboveEqu(THIS_DETECTIN_TH, 1) == TSL_STATUS_OK)
 8001de8:	685b      	ldr	r3, [r3, #4]
 8001dea:	2101      	movs	r1, #1
 8001dec:	7818      	ldrb	r0, [r3, #0]
 8001dee:	4b0a      	ldr	r3, [pc, #40]	; (8001e18 <TSL_linrot_DebDetectStateProcess+0x44>)
 8001df0:	4798      	blx	r3
 8001df2:	2800      	cmp	r0, #0
 8001df4:	d1f5      	bne.n	8001de2 <TSL_linrot_DebDetectStateProcess+0xe>
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8001df6:	78e3      	ldrb	r3, [r4, #3]
 8001df8:	b10b      	cbz	r3, 8001dfe <TSL_linrot_DebDetectStateProcess+0x2a>
 8001dfa:	3b01      	subs	r3, #1
 8001dfc:	70e3      	strb	r3, [r4, #3]
      if (THIS_COUNTER_DEB == 0)
 8001dfe:	78e3      	ldrb	r3, [r4, #3]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d1f0      	bne.n	8001de6 <TSL_linrot_DebDetectStateProcess+0x12>
        THIS_STATEID = TSL_STATEID_DETECT;
 8001e04:	230a      	movs	r3, #10
 8001e06:	7023      	strb	r3, [r4, #0]
        DTO_GET_TIME; // Take current time for DTO processing
 8001e08:	4b04      	ldr	r3, [pc, #16]	; (8001e1c <TSL_linrot_DebDetectStateProcess+0x48>)
}
 8001e0a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        DTO_GET_TIME; // Take current time for DTO processing
 8001e0e:	4718      	bx	r3
 8001e10:	08001839 	.word	0x08001839
 8001e14:	200002bc 	.word	0x200002bc
 8001e18:	08001d1d 	.word	0x08001d1d
 8001e1c:	0800173d 	.word	0x0800173d

08001e20 <TSL_linrot_ProcessCh_One_DeltaAbove>:
{
 8001e20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  for (idx = 0; idx < THIS_NB_CHANNELS; idx++)
 8001e24:	2200      	movs	r2, #0
{
 8001e26:	4607      	mov	r7, r0
 8001e28:	260c      	movs	r6, #12
  TSL_ChannelData_T *p_Ch = TSL_Globals.This_LinRot->p_ChD;
 8001e2a:	4b0a      	ldr	r3, [pc, #40]	; (8001e54 <TSL_linrot_ProcessCh_One_DeltaAbove+0x34>)
    norm_delta = TSL_linrot_NormDelta(p_Ch, idx); // Normalize the Delta
 8001e2c:	f8df 8028 	ldr.w	r8, [pc, #40]	; 8001e58 <TSL_linrot_ProcessCh_One_DeltaAbove+0x38>
  TSL_ChannelData_T *p_Ch = TSL_Globals.This_LinRot->p_ChD;
 8001e30:	691b      	ldr	r3, [r3, #16]
 8001e32:	689d      	ldr	r5, [r3, #8]
  for (idx = 0; idx < THIS_NB_CHANNELS; idx++)
 8001e34:	899c      	ldrh	r4, [r3, #12]
 8001e36:	b2d1      	uxtb	r1, r2
 8001e38:	42a1      	cmp	r1, r4
 8001e3a:	fb06 5002 	mla	r0, r6, r2, r5
 8001e3e:	d302      	bcc.n	8001e46 <TSL_linrot_ProcessCh_One_DeltaAbove+0x26>
  return TSL_STATUS_ERROR;
 8001e40:	2002      	movs	r0, #2
}
 8001e42:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    norm_delta = TSL_linrot_NormDelta(p_Ch, idx); // Normalize the Delta
 8001e46:	47c0      	blx	r8
    if (norm_delta > th)
 8001e48:	42b8      	cmp	r0, r7
 8001e4a:	f102 0201 	add.w	r2, r2, #1
 8001e4e:	ddf2      	ble.n	8001e36 <TSL_linrot_ProcessCh_One_DeltaAbove+0x16>
      return TSL_STATUS_OK;
 8001e50:	2000      	movs	r0, #0
 8001e52:	e7f6      	b.n	8001e42 <TSL_linrot_ProcessCh_One_DeltaAbove+0x22>
 8001e54:	200002bc 	.word	0x200002bc
 8001e58:	08001a81 	.word	0x08001a81

08001e5c <TSL_linrot_DebReleaseDetectStateProcess>:
{
 8001e5c:	b510      	push	{r4, lr}
  if (TSL_linrot_ProcessCh_One_AcqStatusError() == TSL_STATUS_OK) // Acquisition error (min or max)
 8001e5e:	4b0c      	ldr	r3, [pc, #48]	; (8001e90 <TSL_linrot_DebReleaseDetectStateProcess+0x34>)
 8001e60:	4798      	blx	r3
 8001e62:	4b0c      	ldr	r3, [pc, #48]	; (8001e94 <TSL_linrot_DebReleaseDetectStateProcess+0x38>)
 8001e64:	691b      	ldr	r3, [r3, #16]
 8001e66:	681c      	ldr	r4, [r3, #0]
 8001e68:	b910      	cbnz	r0, 8001e70 <TSL_linrot_DebReleaseDetectStateProcess+0x14>
      THIS_STATEID = TSL_STATEID_DETECT;
 8001e6a:	230a      	movs	r3, #10
        THIS_STATEID = TSL_STATEID_RELEASE;
 8001e6c:	7023      	strb	r3, [r4, #0]
}
 8001e6e:	bd10      	pop	{r4, pc}
    if (TSL_linrot_ProcessCh_One_DeltaAbove(THIS_DETECTOUT_TH, 1) == TSL_STATUS_OK)
 8001e70:	685b      	ldr	r3, [r3, #4]
 8001e72:	2101      	movs	r1, #1
 8001e74:	7858      	ldrb	r0, [r3, #1]
 8001e76:	4b08      	ldr	r3, [pc, #32]	; (8001e98 <TSL_linrot_DebReleaseDetectStateProcess+0x3c>)
 8001e78:	4798      	blx	r3
 8001e7a:	2800      	cmp	r0, #0
 8001e7c:	d0f5      	beq.n	8001e6a <TSL_linrot_DebReleaseDetectStateProcess+0xe>
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8001e7e:	78e3      	ldrb	r3, [r4, #3]
 8001e80:	b10b      	cbz	r3, 8001e86 <TSL_linrot_DebReleaseDetectStateProcess+0x2a>
 8001e82:	3b01      	subs	r3, #1
 8001e84:	70e3      	strb	r3, [r4, #3]
      if (THIS_COUNTER_DEB == 0)
 8001e86:	78e3      	ldrb	r3, [r4, #3]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d1f0      	bne.n	8001e6e <TSL_linrot_DebReleaseDetectStateProcess+0x12>
        THIS_STATEID = TSL_STATEID_RELEASE;
 8001e8c:	2302      	movs	r3, #2
 8001e8e:	e7ed      	b.n	8001e6c <TSL_linrot_DebReleaseDetectStateProcess+0x10>
 8001e90:	08001839 	.word	0x08001839
 8001e94:	200002bc 	.word	0x200002bc
 8001e98:	08001e21 	.word	0x08001e21

08001e9c <TSL_linrot_DebReleaseTouchStateProcess>:
{
 8001e9c:	b510      	push	{r4, lr}
  if (TSL_linrot_ProcessCh_One_AcqStatusError() == TSL_STATUS_OK) // Acquisition error (min or max)
 8001e9e:	4b0c      	ldr	r3, [pc, #48]	; (8001ed0 <TSL_linrot_DebReleaseTouchStateProcess+0x34>)
 8001ea0:	4798      	blx	r3
 8001ea2:	4b0c      	ldr	r3, [pc, #48]	; (8001ed4 <TSL_linrot_DebReleaseTouchStateProcess+0x38>)
 8001ea4:	691b      	ldr	r3, [r3, #16]
 8001ea6:	681c      	ldr	r4, [r3, #0]
 8001ea8:	b910      	cbnz	r0, 8001eb0 <TSL_linrot_DebReleaseTouchStateProcess+0x14>
      THIS_STATEID = TSL_STATEID_TOUCH;
 8001eaa:	230c      	movs	r3, #12
        THIS_STATEID = TSL_STATEID_RELEASE;
 8001eac:	7023      	strb	r3, [r4, #0]
}
 8001eae:	bd10      	pop	{r4, pc}
    if (TSL_linrot_ProcessCh_One_DeltaAbove(THIS_DETECTOUT_TH, 1) == TSL_STATUS_OK)
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	2101      	movs	r1, #1
 8001eb4:	7858      	ldrb	r0, [r3, #1]
 8001eb6:	4b08      	ldr	r3, [pc, #32]	; (8001ed8 <TSL_linrot_DebReleaseTouchStateProcess+0x3c>)
 8001eb8:	4798      	blx	r3
 8001eba:	2800      	cmp	r0, #0
 8001ebc:	d0f5      	beq.n	8001eaa <TSL_linrot_DebReleaseTouchStateProcess+0xe>
      if (THIS_COUNTER_DEB > 0) {THIS_COUNTER_DEB--;}
 8001ebe:	78e3      	ldrb	r3, [r4, #3]
 8001ec0:	b10b      	cbz	r3, 8001ec6 <TSL_linrot_DebReleaseTouchStateProcess+0x2a>
 8001ec2:	3b01      	subs	r3, #1
 8001ec4:	70e3      	strb	r3, [r4, #3]
      if (THIS_COUNTER_DEB == 0)
 8001ec6:	78e3      	ldrb	r3, [r4, #3]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d1f0      	bne.n	8001eae <TSL_linrot_DebReleaseTouchStateProcess+0x12>
        THIS_STATEID = TSL_STATEID_RELEASE;
 8001ecc:	2302      	movs	r3, #2
 8001ece:	e7ed      	b.n	8001eac <TSL_linrot_DebReleaseTouchStateProcess+0x10>
 8001ed0:	08001839 	.word	0x08001839
 8001ed4:	200002bc 	.word	0x200002bc
 8001ed8:	08001e21 	.word	0x08001e21

08001edc <TSL_linrot_DetectStateProcess>:
{
 8001edc:	b573      	push	{r0, r1, r4, r5, r6, lr}
  if (TSL_linrot_ProcessCh_One_AcqStatusError() == TSL_STATUS_OK) // Acquisition error (min or max)
 8001ede:	4b20      	ldr	r3, [pc, #128]	; (8001f60 <TSL_linrot_DetectStateProcess+0x84>)
 8001ee0:	4798      	blx	r3
 8001ee2:	4c20      	ldr	r4, [pc, #128]	; (8001f64 <TSL_linrot_DetectStateProcess+0x88>)
 8001ee4:	6925      	ldr	r5, [r4, #16]
 8001ee6:	686e      	ldr	r6, [r5, #4]
 8001ee8:	b940      	cbnz	r0, 8001efc <TSL_linrot_DetectStateProcess+0x20>
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 8001eea:	682b      	ldr	r3, [r5, #0]
 8001eec:	79b2      	ldrb	r2, [r6, #6]
 8001eee:	70da      	strb	r2, [r3, #3]
    if (THIS_COUNTER_DEB == 0)
 8001ef0:	b912      	cbnz	r2, 8001ef8 <TSL_linrot_DetectStateProcess+0x1c>
      THIS_STATEID = TSL_STATEID_ERROR;
 8001ef2:	220d      	movs	r2, #13
      THIS_STATEID = TSL_STATEID_DEB_RELEASE_DETECT;
 8001ef4:	701a      	strb	r2, [r3, #0]
 8001ef6:	e014      	b.n	8001f22 <TSL_linrot_DetectStateProcess+0x46>
      THIS_STATEID = TSL_STATEID_DEB_ERROR_DETECT;
 8001ef8:	2211      	movs	r2, #17
 8001efa:	e7fb      	b.n	8001ef4 <TSL_linrot_DetectStateProcess+0x18>
    if (TSL_linrot_ProcessCh_One_DeltaAbove(THIS_DETECTOUT_TH, 1) == TSL_STATUS_OK)
 8001efc:	2101      	movs	r1, #1
 8001efe:	7870      	ldrb	r0, [r6, #1]
 8001f00:	4b19      	ldr	r3, [pc, #100]	; (8001f68 <TSL_linrot_DetectStateProcess+0x8c>)
 8001f02:	4798      	blx	r3
 8001f04:	bb18      	cbnz	r0, 8001f4e <TSL_linrot_DetectStateProcess+0x72>
      if ((THIS_OBJ_TYPE == TSL_OBJ_LINEAR) || (THIS_OBJ_TYPE == TSL_OBJ_ROTARY))
 8001f06:	68e3      	ldr	r3, [r4, #12]
 8001f08:	781b      	ldrb	r3, [r3, #0]
 8001f0a:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
 8001f0e:	2b20      	cmp	r3, #32
        pos_sts = TSL_Params.p_LinRotMT->CalcPosition();
 8001f10:	bf16      	itet	ne
 8001f12:	4b16      	ldrne	r3, [pc, #88]	; (8001f6c <TSL_linrot_DetectStateProcess+0x90>)
        pos_sts = TSL_Globals.This_LinRot->p_Methods->CalcPosition();
 8001f14:	6a2b      	ldreq	r3, [r5, #32]
        pos_sts = TSL_Params.p_LinRotMT->CalcPosition();
 8001f16:	68db      	ldrne	r3, [r3, #12]
 8001f18:	689b      	ldr	r3, [r3, #8]
 8001f1a:	4798      	blx	r3
      if (pos_sts == TSL_STATUS_OK)
 8001f1c:	b918      	cbnz	r0, 8001f26 <TSL_linrot_DetectStateProcess+0x4a>
        DTO_GET_TIME; // Take current time
 8001f1e:	4b14      	ldr	r3, [pc, #80]	; (8001f70 <TSL_linrot_DetectStateProcess+0x94>)
 8001f20:	4798      	blx	r3
}
 8001f22:	b002      	add	sp, #8
 8001f24:	bd70      	pop	{r4, r5, r6, pc}
        if ((TSL_Params.DTO > 1) && (TSL_Params.DTO < 64))
 8001f26:	4b11      	ldr	r3, [pc, #68]	; (8001f6c <TSL_linrot_DetectStateProcess+0x90>)
 8001f28:	7998      	ldrb	r0, [r3, #6]
 8001f2a:	1e83      	subs	r3, r0, #2
 8001f2c:	2b3d      	cmp	r3, #61	; 0x3d
 8001f2e:	d8f8      	bhi.n	8001f22 <TSL_linrot_DetectStateProcess+0x46>
          tick_detected = THIS_COUNTER_DTO; // Get the detected time previously saved
 8001f30:	6923      	ldr	r3, [r4, #16]
 8001f32:	a902      	add	r1, sp, #8
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	791b      	ldrb	r3, [r3, #4]
 8001f38:	f3c3 0305 	ubfx	r3, r3, #0, #6
 8001f3c:	f801 3d01 	strb.w	r3, [r1, #-1]!
          if (TSL_tim_CheckDelay_sec(TSL_Params.DTO, &tick_detected) == TSL_STATUS_OK)
 8001f40:	4b0c      	ldr	r3, [pc, #48]	; (8001f74 <TSL_linrot_DetectStateProcess+0x98>)
 8001f42:	4798      	blx	r3
 8001f44:	2800      	cmp	r0, #0
 8001f46:	d1ec      	bne.n	8001f22 <TSL_linrot_DetectStateProcess+0x46>
            TSL_linrot_SetStateCalibration(0);
 8001f48:	4b0b      	ldr	r3, [pc, #44]	; (8001f78 <TSL_linrot_DetectStateProcess+0x9c>)
 8001f4a:	4798      	blx	r3
 8001f4c:	e7e9      	b.n	8001f22 <TSL_linrot_DetectStateProcess+0x46>
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_RELEASE;
 8001f4e:	682b      	ldr	r3, [r5, #0]
 8001f50:	7972      	ldrb	r2, [r6, #5]
 8001f52:	70da      	strb	r2, [r3, #3]
    if (THIS_COUNTER_DEB == 0)
 8001f54:	b90a      	cbnz	r2, 8001f5a <TSL_linrot_DetectStateProcess+0x7e>
      THIS_STATEID = TSL_STATEID_RELEASE;
 8001f56:	2202      	movs	r2, #2
 8001f58:	e7cc      	b.n	8001ef4 <TSL_linrot_DetectStateProcess+0x18>
      THIS_STATEID = TSL_STATEID_DEB_RELEASE_DETECT;
 8001f5a:	2204      	movs	r2, #4
 8001f5c:	e7ca      	b.n	8001ef4 <TSL_linrot_DetectStateProcess+0x18>
 8001f5e:	bf00      	nop
 8001f60:	08001839 	.word	0x08001839
 8001f64:	200002bc 	.word	0x200002bc
 8001f68:	08001e21 	.word	0x08001e21
 8001f6c:	200000ac 	.word	0x200000ac
 8001f70:	0800173d 	.word	0x0800173d
 8001f74:	08002125 	.word	0x08002125
 8001f78:	08001959 	.word	0x08001959

08001f7c <TSL_linrot_TouchStateProcess>:
{
 8001f7c:	b573      	push	{r0, r1, r4, r5, r6, lr}
  if (TSL_linrot_ProcessCh_One_AcqStatusError() == TSL_STATUS_OK) // Acquisition error (min or max)
 8001f7e:	4b20      	ldr	r3, [pc, #128]	; (8002000 <TSL_linrot_TouchStateProcess+0x84>)
 8001f80:	4798      	blx	r3
 8001f82:	4c20      	ldr	r4, [pc, #128]	; (8002004 <TSL_linrot_TouchStateProcess+0x88>)
 8001f84:	6925      	ldr	r5, [r4, #16]
 8001f86:	686e      	ldr	r6, [r5, #4]
 8001f88:	b940      	cbnz	r0, 8001f9c <TSL_linrot_TouchStateProcess+0x20>
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_ERROR;
 8001f8a:	682b      	ldr	r3, [r5, #0]
 8001f8c:	79b2      	ldrb	r2, [r6, #6]
 8001f8e:	70da      	strb	r2, [r3, #3]
    if (THIS_COUNTER_DEB == 0)
 8001f90:	b912      	cbnz	r2, 8001f98 <TSL_linrot_TouchStateProcess+0x1c>
      THIS_STATEID = TSL_STATEID_ERROR;
 8001f92:	220d      	movs	r2, #13
      THIS_STATEID = TSL_STATEID_DEB_RELEASE_TOUCH;
 8001f94:	701a      	strb	r2, [r3, #0]
 8001f96:	e014      	b.n	8001fc2 <TSL_linrot_TouchStateProcess+0x46>
      THIS_STATEID = TSL_STATEID_DEB_ERROR_TOUCH;
 8001f98:	2212      	movs	r2, #18
 8001f9a:	e7fb      	b.n	8001f94 <TSL_linrot_TouchStateProcess+0x18>
    if (TSL_linrot_ProcessCh_One_DeltaAbove(THIS_DETECTOUT_TH, 1) == TSL_STATUS_OK)
 8001f9c:	2101      	movs	r1, #1
 8001f9e:	7870      	ldrb	r0, [r6, #1]
 8001fa0:	4b19      	ldr	r3, [pc, #100]	; (8002008 <TSL_linrot_TouchStateProcess+0x8c>)
 8001fa2:	4798      	blx	r3
 8001fa4:	bb18      	cbnz	r0, 8001fee <TSL_linrot_TouchStateProcess+0x72>
      if ((THIS_OBJ_TYPE == TSL_OBJ_LINEAR) || (THIS_OBJ_TYPE == TSL_OBJ_ROTARY))
 8001fa6:	68e3      	ldr	r3, [r4, #12]
 8001fa8:	781b      	ldrb	r3, [r3, #0]
 8001faa:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
 8001fae:	2b20      	cmp	r3, #32
        pos_sts = TSL_Params.p_LinRotMT->CalcPosition();
 8001fb0:	bf16      	itet	ne
 8001fb2:	4b16      	ldrne	r3, [pc, #88]	; (800200c <TSL_linrot_TouchStateProcess+0x90>)
        pos_sts = TSL_Globals.This_LinRot->p_Methods->CalcPosition();
 8001fb4:	6a2b      	ldreq	r3, [r5, #32]
        pos_sts = TSL_Params.p_LinRotMT->CalcPosition();
 8001fb6:	68db      	ldrne	r3, [r3, #12]
 8001fb8:	689b      	ldr	r3, [r3, #8]
 8001fba:	4798      	blx	r3
      if (pos_sts == TSL_STATUS_OK)
 8001fbc:	b918      	cbnz	r0, 8001fc6 <TSL_linrot_TouchStateProcess+0x4a>
        DTO_GET_TIME; // Take current time
 8001fbe:	4b14      	ldr	r3, [pc, #80]	; (8002010 <TSL_linrot_TouchStateProcess+0x94>)
 8001fc0:	4798      	blx	r3
}
 8001fc2:	b002      	add	sp, #8
 8001fc4:	bd70      	pop	{r4, r5, r6, pc}
        if ((TSL_Params.DTO > 1) && (TSL_Params.DTO < 64))
 8001fc6:	4b11      	ldr	r3, [pc, #68]	; (800200c <TSL_linrot_TouchStateProcess+0x90>)
 8001fc8:	7998      	ldrb	r0, [r3, #6]
 8001fca:	1e83      	subs	r3, r0, #2
 8001fcc:	2b3d      	cmp	r3, #61	; 0x3d
 8001fce:	d8f8      	bhi.n	8001fc2 <TSL_linrot_TouchStateProcess+0x46>
          tick_detected = THIS_COUNTER_DTO; // Get the detected time previously saved
 8001fd0:	6923      	ldr	r3, [r4, #16]
 8001fd2:	a902      	add	r1, sp, #8
 8001fd4:	681b      	ldr	r3, [r3, #0]
 8001fd6:	791b      	ldrb	r3, [r3, #4]
 8001fd8:	f3c3 0305 	ubfx	r3, r3, #0, #6
 8001fdc:	f801 3d01 	strb.w	r3, [r1, #-1]!
          if (TSL_tim_CheckDelay_sec(TSL_Params.DTO, &tick_detected) == TSL_STATUS_OK)
 8001fe0:	4b0c      	ldr	r3, [pc, #48]	; (8002014 <TSL_linrot_TouchStateProcess+0x98>)
 8001fe2:	4798      	blx	r3
 8001fe4:	2800      	cmp	r0, #0
 8001fe6:	d1ec      	bne.n	8001fc2 <TSL_linrot_TouchStateProcess+0x46>
            TSL_linrot_SetStateCalibration(0);
 8001fe8:	4b0b      	ldr	r3, [pc, #44]	; (8002018 <TSL_linrot_TouchStateProcess+0x9c>)
 8001fea:	4798      	blx	r3
 8001fec:	e7e9      	b.n	8001fc2 <TSL_linrot_TouchStateProcess+0x46>
    THIS_COUNTER_DEB = THIS_COUNTER_DEB_RELEASE;
 8001fee:	682b      	ldr	r3, [r5, #0]
 8001ff0:	7972      	ldrb	r2, [r6, #5]
 8001ff2:	70da      	strb	r2, [r3, #3]
    if (THIS_COUNTER_DEB == 0)
 8001ff4:	b90a      	cbnz	r2, 8001ffa <TSL_linrot_TouchStateProcess+0x7e>
      THIS_STATEID = TSL_STATEID_RELEASE;
 8001ff6:	2202      	movs	r2, #2
 8001ff8:	e7cc      	b.n	8001f94 <TSL_linrot_TouchStateProcess+0x18>
      THIS_STATEID = TSL_STATEID_DEB_RELEASE_TOUCH;
 8001ffa:	2205      	movs	r2, #5
 8001ffc:	e7ca      	b.n	8001f94 <TSL_linrot_TouchStateProcess+0x18>
 8001ffe:	bf00      	nop
 8002000:	08001839 	.word	0x08001839
 8002004:	200002bc 	.word	0x200002bc
 8002008:	08001e21 	.word	0x08001e21
 800200c:	200000ac 	.word	0x200000ac
 8002010:	0800173d 	.word	0x0800173d
 8002014:	08002125 	.word	0x08002125
 8002018:	08001959 	.word	0x08001959

0800201c <TSL_obj_SetGlobalObj>:
void TSL_obj_SetGlobalObj(CONST TSL_Object_T *pobj)
{

  TSL_Globals.This_Obj = pobj;

  switch (pobj->Type)
 800201c:	7803      	ldrb	r3, [r0, #0]
  TSL_Globals.This_Obj = pobj;
 800201e:	4a04      	ldr	r2, [pc, #16]	; (8002030 <TSL_obj_SetGlobalObj+0x14>)
  switch (pobj->Type)
 8002020:	3b20      	subs	r3, #32
 8002022:	2b03      	cmp	r3, #3
#if TSLPRM_TOTAL_LNRTS > 0
    case TSL_OBJ_LINEAR:
    case TSL_OBJ_LINEARB:
    case TSL_OBJ_ROTARY:
    case TSL_OBJ_ROTARYB:
      TSL_Globals.This_LinRot = (TSL_LinRot_T *)pobj->Elmt;
 8002024:	bf98      	it	ls
 8002026:	6843      	ldrls	r3, [r0, #4]
  TSL_Globals.This_Obj = pobj;
 8002028:	60d0      	str	r0, [r2, #12]
      TSL_Globals.This_LinRot = (TSL_LinRot_T *)pobj->Elmt;
 800202a:	bf98      	it	ls
 800202c:	6113      	strls	r3, [r2, #16]
      break;
#endif
    default:
      break;
  }
}
 800202e:	4770      	bx	lr
 8002030:	200002bc 	.word	0x200002bc

08002034 <TSL_obj_GroupInit>:
{
 8002034:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  objgrp->Change = TSL_STATE_NOT_CHANGED;
 8002038:	2400      	movs	r4, #0
{
 800203a:	4605      	mov	r5, r0
  TSL_tNb_T objgrp_state_mask = 0;
 800203c:	4626      	mov	r6, r4
          objgrp->Change = TSL_STATE_CHANGED;
 800203e:	f04f 0901 	mov.w	r9, #1
  pobj = objgrp->p_Obj; // First object in the group
 8002042:	6807      	ldr	r7, [r0, #0]
    TSL_obj_SetGlobalObj(pobj);
 8002044:	f8df 8050 	ldr.w	r8, [pc, #80]	; 8002098 <TSL_obj_GroupInit+0x64>
        TSL_Globals.This_LinRot->p_Methods->Init();
 8002048:	f8df a050 	ldr.w	sl, [pc, #80]	; 800209c <TSL_obj_GroupInit+0x68>
  objgrp->Change = TSL_STATE_NOT_CHANGED;
 800204c:	7204      	strb	r4, [r0, #8]
  for (idx_obj = 0; idx_obj < objgrp->NbObjects; idx_obj++)
 800204e:	88aa      	ldrh	r2, [r5, #4]
 8002050:	b2e3      	uxtb	r3, r4
 8002052:	4293      	cmp	r3, r2
 8002054:	eb07 00c4 	add.w	r0, r7, r4, lsl #3
 8002058:	d302      	bcc.n	8002060 <TSL_obj_GroupInit+0x2c>
  objgrp->StateMask = objgrp_state_mask;
 800205a:	80ee      	strh	r6, [r5, #6]
}
 800205c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    TSL_obj_SetGlobalObj(pobj);
 8002060:	47c0      	blx	r8
    switch (pobj->Type)
 8002062:	f817 3034 	ldrb.w	r3, [r7, r4, lsl #3]
 8002066:	2b20      	cmp	r3, #32
 8002068:	d001      	beq.n	800206e <TSL_obj_GroupInit+0x3a>
 800206a:	2b22      	cmp	r3, #34	; 0x22
 800206c:	d111      	bne.n	8002092 <TSL_obj_GroupInit+0x5e>
        TSL_Globals.This_LinRot->p_Methods->Init();
 800206e:	f8da 3010 	ldr.w	r3, [sl, #16]
 8002072:	6a1b      	ldr	r3, [r3, #32]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4798      	blx	r3
        if (TSL_Globals.This_LinRot->p_Data->Change)
 8002078:	f8da 3010 	ldr.w	r3, [sl, #16]
 800207c:	681a      	ldr	r2, [r3, #0]
        objgrp_state_mask |= TSL_Globals.This_LinRot->p_SM[TSL_Globals.This_LinRot->p_Data->StateId].StateMask;
 800207e:	69db      	ldr	r3, [r3, #28]
        if (TSL_Globals.This_LinRot->p_Data->Change)
 8002080:	7911      	ldrb	r1, [r2, #4]
        objgrp_state_mask |= TSL_Globals.This_LinRot->p_SM[TSL_Globals.This_LinRot->p_Data->StateId].StateMask;
 8002082:	7812      	ldrb	r2, [r2, #0]
        if (TSL_Globals.This_LinRot->p_Data->Change)
 8002084:	0649      	lsls	r1, r1, #25
        objgrp_state_mask |= TSL_Globals.This_LinRot->p_SM[TSL_Globals.This_LinRot->p_Data->StateId].StateMask;
 8002086:	f813 3032 	ldrb.w	r3, [r3, r2, lsl #3]
          objgrp->Change = TSL_STATE_CHANGED;
 800208a:	bf48      	it	mi
 800208c:	f885 9008 	strbmi.w	r9, [r5, #8]
        objgrp_state_mask |= TSL_Globals.This_LinRot->p_SM[TSL_Globals.This_LinRot->p_Data->StateId].StateMask;
 8002090:	431e      	orrs	r6, r3
 8002092:	3401      	adds	r4, #1
 8002094:	e7db      	b.n	800204e <TSL_obj_GroupInit+0x1a>
 8002096:	bf00      	nop
 8002098:	0800201d 	.word	0x0800201d
 800209c:	200002bc 	.word	0x200002bc

080020a0 <TSL_tim_ProcessIT>:
void TSL_tim_ProcessIT(void)
{
  static TSL_tTick_ms_T count_1s = 0;

  // Count 1 global tick every xxx ms (defined by TSLPRM_TICK_FREQ parameter)
  TSL_Globals.Tick_ms++;
 80020a0:	490a      	ldr	r1, [pc, #40]	; (80020cc <TSL_tim_ProcessIT+0x2c>)

  // Check if 1 second has elapsed
  count_1s++;
 80020a2:	4a0b      	ldr	r2, [pc, #44]	; (80020d0 <TSL_tim_ProcessIT+0x30>)
  TSL_Globals.Tick_ms++;
 80020a4:	880b      	ldrh	r3, [r1, #0]
 80020a6:	3301      	adds	r3, #1
 80020a8:	800b      	strh	r3, [r1, #0]
  count_1s++;
 80020aa:	8813      	ldrh	r3, [r2, #0]
 80020ac:	3301      	adds	r3, #1
 80020ae:	b29b      	uxth	r3, r3
  if (count_1s > (TSLPRM_TICK_FREQ - 1))
 80020b0:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
  count_1s++;
 80020b4:	8013      	strh	r3, [r2, #0]
  if (count_1s > (TSLPRM_TICK_FREQ - 1))
 80020b6:	d308      	bcc.n	80020ca <TSL_tim_ProcessIT+0x2a>
 80020b8:	2000      	movs	r0, #0
  {
    TSL_Globals.Tick_sec++; // 1 global tick every second
 80020ba:	788b      	ldrb	r3, [r1, #2]
    if (TSL_Globals.Tick_sec > 63)  // Due to DTO counter on 6 bits...
    {
      TSL_Globals.Tick_sec = 0;
    }
    count_1s = 0;
 80020bc:	8010      	strh	r0, [r2, #0]
    TSL_Globals.Tick_sec++; // 1 global tick every second
 80020be:	3301      	adds	r3, #1
 80020c0:	b2db      	uxtb	r3, r3
    if (TSL_Globals.Tick_sec > 63)  // Due to DTO counter on 6 bits...
 80020c2:	2b3f      	cmp	r3, #63	; 0x3f
    TSL_Globals.Tick_sec++; // 1 global tick every second
 80020c4:	bf94      	ite	ls
 80020c6:	708b      	strbls	r3, [r1, #2]
      TSL_Globals.Tick_sec = 0;
 80020c8:	7088      	strbhi	r0, [r1, #2]
// Callback function
#if TSLPRM_USE_TIMER_CALLBACK > 0
  TSL_CallBack_TimerTick();
#endif

}
 80020ca:	4770      	bx	lr
 80020cc:	200002bc 	.word	0x200002bc
 80020d0:	200002aa 	.word	0x200002aa

080020d4 <TSL_tim_CheckDelay_ms>:
TSL_Status_enum_T TSL_tim_CheckDelay_ms(TSL_tTick_ms_T delay_ms, __IO TSL_tTick_ms_T *last_tick)
{
  TSL_tTick_ms_T tick;
  TSL_tTick_ms_T diff;

  disableInterrupts();
 80020d4:	4b11      	ldr	r3, [pc, #68]	; (800211c <TSL_tim_CheckDelay_ms+0x48>)
 80020d6:	681a      	ldr	r2, [r3, #0]
 80020d8:	f022 0202 	bic.w	r2, r2, #2
 80020dc:	601a      	str	r2, [r3, #0]

  tick = TSL_Globals.Tick_ms;

  if (delay_ms == 0)
 80020de:	b928      	cbnz	r0, 80020ec <TSL_tim_CheckDelay_ms+0x18>
  {
    enableInterrupts();
 80020e0:	681a      	ldr	r2, [r3, #0]
    return TSL_STATUS_ERROR;
 80020e2:	2002      	movs	r0, #2
    enableInterrupts();
 80020e4:	f042 0202 	orr.w	r2, r2, #2
 80020e8:	601a      	str	r2, [r3, #0]
    return TSL_STATUS_ERROR;
 80020ea:	4770      	bx	lr
  tick = TSL_Globals.Tick_ms;
 80020ec:	4b0c      	ldr	r3, [pc, #48]	; (8002120 <TSL_tim_CheckDelay_ms+0x4c>)
#endif
#if (TSLPRM_TICK_FREQ == 1000)
  if (diff >= (TSL_tTick_ms_T)delay_ms) // Direct value for 1ms tick
#endif
#if (TSLPRM_TICK_FREQ == 2000)
  if (diff >= (TSL_tTick_ms_T)(delay_ms << 1)) // Multiply by 2 for 0.5ms tick
 80020ee:	0040      	lsls	r0, r0, #1
  tick = TSL_Globals.Tick_ms;
 80020f0:	881a      	ldrh	r2, [r3, #0]
  if (tick >= *last_tick)
 80020f2:	880b      	ldrh	r3, [r1, #0]
    diff = tick - *last_tick;
 80020f4:	880b      	ldrh	r3, [r1, #0]
  if (diff >= (TSL_tTick_ms_T)(delay_ms << 1)) // Multiply by 2 for 0.5ms tick
 80020f6:	b280      	uxth	r0, r0
    diff = tick - *last_tick;
 80020f8:	1ad3      	subs	r3, r2, r3
 80020fa:	b29b      	uxth	r3, r3
  if (diff >= (TSL_tTick_ms_T)(delay_ms << 1)) // Multiply by 2 for 0.5ms tick
 80020fc:	4298      	cmp	r0, r3
 80020fe:	4b07      	ldr	r3, [pc, #28]	; (800211c <TSL_tim_CheckDelay_ms+0x48>)
 8002100:	d806      	bhi.n	8002110 <TSL_tim_CheckDelay_ms+0x3c>
#endif
  {
    // Save current time
    *last_tick = tick;
 8002102:	800a      	strh	r2, [r1, #0]
    enableInterrupts();
 8002104:	681a      	ldr	r2, [r3, #0]
    return TSL_STATUS_OK;
 8002106:	2000      	movs	r0, #0
    enableInterrupts();
 8002108:	f042 0202 	orr.w	r2, r2, #2
 800210c:	601a      	str	r2, [r3, #0]
    return TSL_STATUS_OK;
 800210e:	4770      	bx	lr
  }

  enableInterrupts();
 8002110:	681a      	ldr	r2, [r3, #0]
  return TSL_STATUS_BUSY;
 8002112:	2001      	movs	r0, #1
  enableInterrupts();
 8002114:	f042 0202 	orr.w	r2, r2, #2
 8002118:	601a      	str	r2, [r3, #0]

}
 800211a:	4770      	bx	lr
 800211c:	e000e010 	.word	0xe000e010
 8002120:	200002bc 	.word	0x200002bc

08002124 <TSL_tim_CheckDelay_sec>:
TSL_Status_enum_T TSL_tim_CheckDelay_sec(TSL_tTick_sec_T delay_sec, __IO TSL_tTick_sec_T *last_tick)
{
  TSL_tTick_sec_T tick;
  TSL_tTick_sec_T diff;

  disableInterrupts();
 8002124:	4b14      	ldr	r3, [pc, #80]	; (8002178 <TSL_tim_CheckDelay_sec+0x54>)
{
 8002126:	b510      	push	{r4, lr}
  disableInterrupts();
 8002128:	681a      	ldr	r2, [r3, #0]
 800212a:	f022 0202 	bic.w	r2, r2, #2
 800212e:	601a      	str	r2, [r3, #0]

  tick = TSL_Globals.Tick_sec;

  if (delay_sec == 0)
 8002130:	b928      	cbnz	r0, 800213e <TSL_tim_CheckDelay_sec+0x1a>
  {
    enableInterrupts();
    return TSL_STATUS_ERROR;
 8002132:	2002      	movs	r0, #2
    enableInterrupts();
 8002134:	681a      	ldr	r2, [r3, #0]
 8002136:	f042 0202 	orr.w	r2, r2, #2
 800213a:	601a      	str	r2, [r3, #0]
  }

  enableInterrupts();
  return TSL_STATUS_BUSY;

}
 800213c:	bd10      	pop	{r4, pc}
  tick = TSL_Globals.Tick_sec;
 800213e:	4b0f      	ldr	r3, [pc, #60]	; (800217c <TSL_tim_CheckDelay_sec+0x58>)
 8002140:	789a      	ldrb	r2, [r3, #2]
  if (tick >= *last_tick)
 8002142:	780b      	ldrb	r3, [r1, #0]
 8002144:	4293      	cmp	r3, r2
    diff = (TSL_tTick_sec_T)(tick - *last_tick);
 8002146:	bf93      	iteet	ls
 8002148:	780b      	ldrbls	r3, [r1, #0]
    diff = (TSL_tTick_sec_T)((63 - *last_tick) + tick + 1); // DTO counter is on 6 bits
 800214a:	780c      	ldrbhi	r4, [r1, #0]
 800214c:	f102 0340 	addhi.w	r3, r2, #64	; 0x40
    diff = (TSL_tTick_sec_T)(tick - *last_tick);
 8002150:	1ad3      	subls	r3, r2, r3
    diff = (TSL_tTick_sec_T)((63 - *last_tick) + tick + 1); // DTO counter is on 6 bits
 8002152:	bf88      	it	hi
 8002154:	1b1b      	subhi	r3, r3, r4
 8002156:	b2db      	uxtb	r3, r3
  if (diff >= delay_sec)
 8002158:	4283      	cmp	r3, r0
 800215a:	4b07      	ldr	r3, [pc, #28]	; (8002178 <TSL_tim_CheckDelay_sec+0x54>)
 800215c:	d306      	bcc.n	800216c <TSL_tim_CheckDelay_sec+0x48>
    *last_tick = tick;
 800215e:	700a      	strb	r2, [r1, #0]
    enableInterrupts();
 8002160:	681a      	ldr	r2, [r3, #0]
    return TSL_STATUS_OK;
 8002162:	2000      	movs	r0, #0
    enableInterrupts();
 8002164:	f042 0202 	orr.w	r2, r2, #2
 8002168:	601a      	str	r2, [r3, #0]
    return TSL_STATUS_OK;
 800216a:	e7e7      	b.n	800213c <TSL_tim_CheckDelay_sec+0x18>
  enableInterrupts();
 800216c:	681a      	ldr	r2, [r3, #0]
  return TSL_STATUS_BUSY;
 800216e:	2001      	movs	r0, #1
  enableInterrupts();
 8002170:	f042 0202 	orr.w	r2, r2, #2
 8002174:	601a      	str	r2, [r3, #0]
  return TSL_STATUS_BUSY;
 8002176:	e7e1      	b.n	800213c <TSL_tim_CheckDelay_sec+0x18>
 8002178:	e000e010 	.word	0xe000e010
 800217c:	200002bc 	.word	0x200002bc

08002180 <TSL_tim_Init>:
  * @retval Status Return TSL_STATUS_ERROR if the Systick configuration has failed.
  */
TSL_Status_enum_T TSL_tim_Init(void)
{
  // Program one systick interrupt every (1 / TSLPRM_TICK_FREQ) ms
  if (SysTick_Config(SystemCoreClock / TSLPRM_TICK_FREQ))
 8002180:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002184:	4b0a      	ldr	r3, [pc, #40]	; (80021b0 <TSL_tim_Init+0x30>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	fbb3 f3f2 	udiv	r3, r3, r2
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 800218c:	3b01      	subs	r3, #1
 800218e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002192:	d20a      	bcs.n	80021aa <TSL_tim_Init+0x2a>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8002194:	21f0      	movs	r1, #240	; 0xf0

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 8002196:	4a07      	ldr	r2, [pc, #28]	; (80021b4 <TSL_tim_Init+0x34>)
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8002198:	2000      	movs	r0, #0
  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 800219a:	6053      	str	r3, [r2, #4]
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 800219c:	4b06      	ldr	r3, [pc, #24]	; (80021b8 <TSL_tim_Init+0x38>)
 800219e:	f883 1023 	strb.w	r1, [r3, #35]	; 0x23
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021a2:	2307      	movs	r3, #7
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80021a4:	6090      	str	r0, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021a6:	6013      	str	r3, [r2, #0]
 80021a8:	4770      	bx	lr
  {
    return TSL_STATUS_ERROR;
 80021aa:	2002      	movs	r0, #2
  }
  else
  {
    return TSL_STATUS_OK;
  }
}
 80021ac:	4770      	bx	lr
 80021ae:	bf00      	nop
 80021b0:	20000000 	.word	0x20000000
 80021b4:	e000e010 	.word	0xe000e010
 80021b8:	e000ed00 	.word	0xe000ed00

080021bc <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 80021bc:	b570      	push	{r4, r5, r6, lr}
 80021be:	2601      	movs	r6, #1
 80021c0:	7801      	ldrb	r1, [r0, #0]
 80021c2:	f001 031f 	and.w	r3, r1, #31
 80021c6:	409e      	lsls	r6, r3
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 80021c8:	78c3      	ldrb	r3, [r0, #3]
 80021ca:	094d      	lsrs	r5, r1, #5
 80021cc:	b1cb      	cbz	r3, 8002202 <NVIC_Init+0x46>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80021ce:	4b0f      	ldr	r3, [pc, #60]	; (800220c <NVIC_Init+0x50>)
 80021d0:	68da      	ldr	r2, [r3, #12]
    tmppre = (0x4 - tmppriority);
    tmpsub = tmpsub >> tmppriority;

    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80021d2:	7843      	ldrb	r3, [r0, #1]
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 80021d4:	43d2      	mvns	r2, r2
 80021d6:	f3c2 2202 	ubfx	r2, r2, #8, #3
    tmppre = (0x4 - tmppriority);
 80021da:	f1c2 0404 	rsb	r4, r2, #4
    tmppriority = (uint32_t)NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 80021de:	b2e4      	uxtb	r4, r4
 80021e0:	40a3      	lsls	r3, r4
 80021e2:	b2dc      	uxtb	r4, r3
    tmpsub = tmpsub >> tmppriority;
 80021e4:	230f      	movs	r3, #15
 80021e6:	fa43 f202 	asr.w	r2, r3, r2
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 80021ea:	7883      	ldrb	r3, [r0, #2]
 80021ec:	4013      	ands	r3, r2
 80021ee:	4323      	orrs	r3, r4
    tmppriority = tmppriority << 0x04;
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 80021f0:	4a07      	ldr	r2, [pc, #28]	; (8002210 <NVIC_Init+0x54>)
    tmppriority = tmppriority << 0x04;
 80021f2:	011b      	lsls	r3, r3, #4
 80021f4:	b2db      	uxtb	r3, r3
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 80021f6:	4411      	add	r1, r2
 80021f8:	f881 3300 	strb.w	r3, [r1, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80021fc:	f842 6025 	str.w	r6, [r2, r5, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8002200:	bd70      	pop	{r4, r5, r6, pc}
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8002202:	4b03      	ldr	r3, [pc, #12]	; (8002210 <NVIC_Init+0x54>)
 8002204:	3520      	adds	r5, #32
 8002206:	f843 6025 	str.w	r6, [r3, r5, lsl #2]
}
 800220a:	e7f9      	b.n	8002200 <NVIC_Init+0x44>
 800220c:	e000ed00 	.word	0xe000ed00
 8002210:	e000e100 	.word	0xe000e100

08002214 <ADC_DeInit>:
void ADC_DeInit(ADC_TypeDef* ADCx)
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  if(ADCx == ADC1)
 8002214:	4b08      	ldr	r3, [pc, #32]	; (8002238 <ADC_DeInit+0x24>)
{
 8002216:	b510      	push	{r4, lr}
  if(ADCx == ADC1)
 8002218:	4298      	cmp	r0, r3
 800221a:	d10b      	bne.n	8002234 <ADC_DeInit+0x20>
  {
    /* Enable ADC1 reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, ENABLE);
 800221c:	4c07      	ldr	r4, [pc, #28]	; (800223c <ADC_DeInit+0x28>)
 800221e:	2101      	movs	r1, #1
 8002220:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002224:	47a0      	blx	r4
    /* Release ADC1 from reset state */
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
 8002226:	4623      	mov	r3, r4
  }
}
 8002228:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    RCC_APB2PeriphResetCmd(RCC_APB2Periph_ADC1, DISABLE);
 800222c:	2100      	movs	r1, #0
 800222e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002232:	4718      	bx	r3
}
 8002234:	bd10      	pop	{r4, pc}
 8002236:	bf00      	nop
 8002238:	40012400 	.word	0x40012400
 800223c:	08002bb9 	.word	0x08002bb9

08002240 <ADC_Init>:
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8002240:	6843      	ldr	r3, [r0, #4]
  /* Clear RES and SCAN bits */ 
  tmpreg1 &= CR1_CLEAR_MASK;
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | ADC_InitStruct->ADC_Resolution);
 8002242:	790a      	ldrb	r2, [r1, #4]
  tmpreg1 &= CR1_CLEAR_MASK;
 8002244:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8002248:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800224c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | ADC_InitStruct->ADC_Resolution);
 8002250:	680a      	ldr	r2, [r1, #0]
{
 8002252:	b510      	push	{r4, lr}
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | ADC_InitStruct->ADC_Resolution);
 8002254:	4313      	orrs	r3, r2
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8002256:	6043      	str	r3, [r0, #4]
 8002258:	e9d1 2303 	ldrd	r2, r3, [r1, #12]
 800225c:	4313      	orrs	r3, r2
 800225e:	688a      	ldr	r2, [r1, #8]
  
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8002260:	6884      	ldr	r4, [r0, #8]
 8002262:	4313      	orrs	r3, r2
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 8002264:	4a08      	ldr	r2, [pc, #32]	; (8002288 <ADC_Init+0x48>)
 8002266:	4022      	ands	r2, r4
 8002268:	4313      	orrs	r3, r2
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv | 
              ADC_InitStruct->ADC_ExternalTrigConvEdge | ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 800226a:	794a      	ldrb	r2, [r1, #5]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | ADC_InitStruct->ADC_ExternalTrigConv | 
 800226c:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8002270:	6083      	str	r3, [r0, #8]
  tmpreg1 = ADCx->SQR1;
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */ 
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8002272:	7d0a      	ldrb	r2, [r1, #20]
  tmpreg1 = ADCx->SQR1;
 8002274:	6b03      	ldr	r3, [r0, #48]	; 0x30
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8002276:	3a01      	subs	r2, #1
  tmpreg1 &= SQR1_L_RESET;
 8002278:	f023 73f8 	bic.w	r3, r3, #32505856	; 0x1f00000
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 800227c:	b2d2      	uxtb	r2, r2
 800227e:	ea43 5302 	orr.w	r3, r3, r2, lsl #20
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8002282:	6303      	str	r3, [r0, #48]	; 0x30
}
 8002284:	bd10      	pop	{r4, pc}
 8002286:	bf00      	nop
 8002288:	c0fff7fd 	.word	0xc0fff7fd

0800228c <ADC_StructInit>:
  */
void ADC_StructInit(ADC_InitTypeDef* ADC_InitStruct)                            
{
  /* Reset ADC init structure parameters values */
  /* Initialize the ADC_Resolution member */
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;
 800228c:	2300      	movs	r3, #0

  /* Initialize the ADC_ExternalTrigConvEdge member */
  ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;

  /* Initialize the ADC_ExternalTrigConv member */
  ADC_InitStruct->ADC_ExternalTrigConv = ADC_ExternalTrigConv_T2_CC2;
 800228e:	f04f 7240 	mov.w	r2, #50331648	; 0x3000000
  ADC_InitStruct->ADC_Resolution = ADC_Resolution_12b;
 8002292:	6003      	str	r3, [r0, #0]
  ADC_InitStruct->ADC_ScanConvMode = DISABLE;
 8002294:	7103      	strb	r3, [r0, #4]
  ADC_InitStruct->ADC_ContinuousConvMode = DISABLE;
 8002296:	7143      	strb	r3, [r0, #5]
  ADC_InitStruct->ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8002298:	6083      	str	r3, [r0, #8]

  /* Initialize the ADC_DataAlign member */
  ADC_InitStruct->ADC_DataAlign = ADC_DataAlign_Right;
 800229a:	e9c0 2303 	strd	r2, r3, [r0, #12]

  /* Initialize the ADC_NbrOfConversion member */
  ADC_InitStruct->ADC_NbrOfConversion = 1;
 800229e:	2301      	movs	r3, #1
 80022a0:	7503      	strb	r3, [r0, #20]
}
 80022a2:	4770      	bx	lr

080022a4 <ADC_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 80022a4:	6883      	ldr	r3, [r0, #8]
  if (NewState != DISABLE)
 80022a6:	b119      	cbz	r1, 80022b0 <ADC_Cmd+0xc>
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 80022a8:	f043 0301 	orr.w	r3, r3, #1
  }
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 80022ac:	6083      	str	r3, [r0, #8]
  }
}
 80022ae:	4770      	bx	lr
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 80022b0:	f023 0301 	bic.w	r3, r3, #1
 80022b4:	e7fa      	b.n	80022ac <ADC_Cmd+0x8>

080022b6 <ADC_PowerDownCmd>:
  assert_param(IS_ADC_POWER_DOWN(ADC_PowerDown));
  
  if (NewState != DISABLE)
  {
    /* Enable the ADC power-down during Delay and/or Idle phase */
    ADCx->CR1 |= ADC_PowerDown;
 80022b6:	6843      	ldr	r3, [r0, #4]
  if (NewState != DISABLE)
 80022b8:	b112      	cbz	r2, 80022c0 <ADC_PowerDownCmd+0xa>
    ADCx->CR1 |= ADC_PowerDown;
 80022ba:	4319      	orrs	r1, r3
  }
  else
  {
    /* Disable The ADC power-down during Delay and/or Idle phase */
    ADCx->CR1 &= (uint32_t)~ADC_PowerDown;
 80022bc:	6041      	str	r1, [r0, #4]
  }
}
 80022be:	4770      	bx	lr
    ADCx->CR1 &= (uint32_t)~ADC_PowerDown;
 80022c0:	ea23 0101 	bic.w	r1, r3, r1
 80022c4:	e7fa      	b.n	80022bc <ADC_PowerDownCmd+0x6>

080022c6 <ADC_DelaySelectionConfig>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_DELAY_LENGTH(ADC_DelayLength));

  /* Get the old register value */    
  tmpreg = ADCx->CR2;
 80022c6:	6883      	ldr	r3, [r0, #8]
  /* Clear the old delay length */
  tmpreg &= CR2_DELS_RESET;
 80022c8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  /* Set the delay length */
  tmpreg |= ADC_DelayLength;
 80022cc:	4319      	orrs	r1, r3
  /* Store the new register value */
  ADCx->CR2 = tmpreg;
 80022ce:	6081      	str	r1, [r0, #8]

}
 80022d0:	4770      	bx	lr
	...

080022d4 <ADC_TempSensorVrefintCmd>:
  * @param  NewState: new state of the temperature sensor and Vref int channels.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_TempSensorVrefintCmd(FunctionalState NewState)                
{
 80022d4:	4b04      	ldr	r3, [pc, #16]	; (80022e8 <ADC_TempSensorVrefintCmd+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    /* Enable the temperature sensor and Vrefint channel*/
    ADC->CCR |= (uint32_t)ADC_CCR_TSVREFE;
 80022d6:	685a      	ldr	r2, [r3, #4]
  if (NewState != DISABLE)
 80022d8:	b118      	cbz	r0, 80022e2 <ADC_TempSensorVrefintCmd+0xe>
    ADC->CCR |= (uint32_t)ADC_CCR_TSVREFE;
 80022da:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
  }
  else
  {
    /* Disable the temperature sensor and Vrefint channel*/
    ADC->CCR &= (uint32_t)(~ADC_CCR_TSVREFE);
 80022de:	605a      	str	r2, [r3, #4]
  }
}
 80022e0:	4770      	bx	lr
    ADC->CCR &= (uint32_t)(~ADC_CCR_TSVREFE);
 80022e2:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 80022e6:	e7fa      	b.n	80022de <ADC_TempSensorVrefintCmd+0xa>
 80022e8:	40012700 	.word	0x40012700

080022ec <ADC_RegularChannelConfig>:
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* If ADC_Channel_30 or ADC_Channel_31 is selected */
  if (ADC_Channel > ADC_Channel_29)
 80022ec:	291d      	cmp	r1, #29
{
 80022ee:	b570      	push	{r4, r5, r6, lr}
  if (ADC_Channel > ADC_Channel_29)
 80022f0:	d91b      	bls.n	800232a <ADC_RegularChannelConfig+0x3e>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR0;
    /* Calculate the mask to clear */
    tmpreg2 = SMPR0_SMP_SET << (3 * (ADC_Channel - 30));
 80022f2:	2507      	movs	r5, #7
 80022f4:	f1a1 061e 	sub.w	r6, r1, #30
    tmpreg1 = ADCx->SMPR0;
 80022f8:	6dc4      	ldr	r4, [r0, #92]	; 0x5c
    tmpreg2 = SMPR0_SMP_SET << (3 * (ADC_Channel - 30));
 80022fa:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 80022fe:	40b5      	lsls	r5, r6
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8002300:	ea24 0405 	bic.w	r4, r4, r5
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 30));
 8002304:	fa03 f606 	lsl.w	r6, r3, r6
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8002308:	4326      	orrs	r6, r4
    /* Store the new register value */
    ADCx->SMPR0 = tmpreg1;
 800230a:	65c6      	str	r6, [r0, #92]	; 0x5c
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SMPR3 = tmpreg1;
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 800230c:	2a06      	cmp	r2, #6
 800230e:	d838      	bhi.n	8002382 <ADC_RegularChannelConfig+0x96>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR5;
    /* Calculate the mask to clear */
    tmpreg2 = SQR5_SQ_SET << (5 * (Rank - 1));
 8002310:	241f      	movs	r4, #31
 8002312:	3a01      	subs	r2, #1
    tmpreg1 = ADCx->SQR5;
 8002314:	6c03      	ldr	r3, [r0, #64]	; 0x40
    tmpreg2 = SQR5_SQ_SET << (5 * (Rank - 1));
 8002316:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800231a:	4094      	lsls	r4, r2
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 800231c:	ea23 0304 	bic.w	r3, r3, r4
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 8002320:	fa01 f202 	lsl.w	r2, r1, r2
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8002324:	431a      	orrs	r2, r3
    /* Store the new register value */
    ADCx->SQR5 = tmpreg1;
 8002326:	6402      	str	r2, [r0, #64]	; 0x40
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8002328:	bd70      	pop	{r4, r5, r6, pc}
  else if (ADC_Channel > ADC_Channel_19)
 800232a:	2913      	cmp	r1, #19
 800232c:	d90d      	bls.n	800234a <ADC_RegularChannelConfig+0x5e>
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 20));
 800232e:	2607      	movs	r6, #7
 8002330:	f1a1 0514 	sub.w	r5, r1, #20
    tmpreg1 = ADCx->SMPR1;
 8002334:	68c4      	ldr	r4, [r0, #12]
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 20));
 8002336:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800233a:	40ae      	lsls	r6, r5
    tmpreg1 &= ~tmpreg2;
 800233c:	ea24 0406 	bic.w	r4, r4, r6
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 20));
 8002340:	fa03 f505 	lsl.w	r5, r3, r5
    tmpreg1 |= tmpreg2;
 8002344:	4325      	orrs	r5, r4
    ADCx->SMPR1 = tmpreg1;
 8002346:	60c5      	str	r5, [r0, #12]
 8002348:	e7e0      	b.n	800230c <ADC_RegularChannelConfig+0x20>
  else if (ADC_Channel > ADC_Channel_9)
 800234a:	2909      	cmp	r1, #9
 800234c:	d90d      	bls.n	800236a <ADC_RegularChannelConfig+0x7e>
    tmpreg2 = SMPR2_SMP_SET << (3 * (ADC_Channel - 10));
 800234e:	2607      	movs	r6, #7
 8002350:	f1a1 040a 	sub.w	r4, r1, #10
    tmpreg1 = ADCx->SMPR2;
 8002354:	6905      	ldr	r5, [r0, #16]
    tmpreg2 = SMPR2_SMP_SET << (3 * (ADC_Channel - 10));
 8002356:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 800235a:	40a6      	lsls	r6, r4
    tmpreg1 &= ~tmpreg2;
 800235c:	ea25 0506 	bic.w	r5, r5, r6
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8002360:	fa03 f404 	lsl.w	r4, r3, r4
    tmpreg1 |= tmpreg2;
 8002364:	432c      	orrs	r4, r5
    ADCx->SMPR2 = tmpreg1;
 8002366:	6104      	str	r4, [r0, #16]
 8002368:	e7d0      	b.n	800230c <ADC_RegularChannelConfig+0x20>
    tmpreg2 = SMPR3_SMP_SET << (3 * ADC_Channel);
 800236a:	2607      	movs	r6, #7
    tmpreg1 = ADCx->SMPR3;
 800236c:	6944      	ldr	r4, [r0, #20]
    tmpreg2 = SMPR3_SMP_SET << (3 * ADC_Channel);
 800236e:	eb01 0541 	add.w	r5, r1, r1, lsl #1
 8002372:	40ae      	lsls	r6, r5
    tmpreg1 &= ~tmpreg2;
 8002374:	ea24 0406 	bic.w	r4, r4, r6
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8002378:	fa03 f605 	lsl.w	r6, r3, r5
    tmpreg1 |= tmpreg2;
 800237c:	4326      	orrs	r6, r4
    ADCx->SMPR3 = tmpreg1;
 800237e:	6146      	str	r6, [r0, #20]
 8002380:	e7c4      	b.n	800230c <ADC_RegularChannelConfig+0x20>
  else if (Rank < 13)
 8002382:	2a0c      	cmp	r2, #12
 8002384:	d80c      	bhi.n	80023a0 <ADC_RegularChannelConfig+0xb4>
    tmpreg2 = SQR4_SQ_SET << (5 * (Rank - 7));
 8002386:	241f      	movs	r4, #31
 8002388:	3a07      	subs	r2, #7
    tmpreg1 = ADCx->SQR4;
 800238a:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
    tmpreg2 = SQR4_SQ_SET << (5 * (Rank - 7));
 800238c:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8002390:	4094      	lsls	r4, r2
    tmpreg1 &= ~tmpreg2;
 8002392:	ea23 0304 	bic.w	r3, r3, r4
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8002396:	fa01 f202 	lsl.w	r2, r1, r2
    tmpreg1 |= tmpreg2;
 800239a:	431a      	orrs	r2, r3
    ADCx->SQR4 = tmpreg1;
 800239c:	63c2      	str	r2, [r0, #60]	; 0x3c
 800239e:	e7c3      	b.n	8002328 <ADC_RegularChannelConfig+0x3c>
  else if (Rank < 19)
 80023a0:	2a12      	cmp	r2, #18
 80023a2:	d80c      	bhi.n	80023be <ADC_RegularChannelConfig+0xd2>
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 13));
 80023a4:	241f      	movs	r4, #31
 80023a6:	3a0d      	subs	r2, #13
    tmpreg1 = ADCx->SQR3;
 80023a8:	6b83      	ldr	r3, [r0, #56]	; 0x38
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 13));
 80023aa:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80023ae:	4094      	lsls	r4, r2
    tmpreg1 &= ~tmpreg2;
 80023b0:	ea23 0304 	bic.w	r3, r3, r4
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 80023b4:	fa01 f202 	lsl.w	r2, r1, r2
    tmpreg1 |= tmpreg2;
 80023b8:	431a      	orrs	r2, r3
    ADCx->SQR3 = tmpreg1;
 80023ba:	6382      	str	r2, [r0, #56]	; 0x38
 80023bc:	e7b4      	b.n	8002328 <ADC_RegularChannelConfig+0x3c>
  else if (Rank < 25)
 80023be:	2a18      	cmp	r2, #24
 80023c0:	d80c      	bhi.n	80023dc <ADC_RegularChannelConfig+0xf0>
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 19));
 80023c2:	241f      	movs	r4, #31
 80023c4:	3a13      	subs	r2, #19
    tmpreg1 = ADCx->SQR2;
 80023c6:	6b43      	ldr	r3, [r0, #52]	; 0x34
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 19));
 80023c8:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80023cc:	4094      	lsls	r4, r2
    tmpreg1 &= ~tmpreg2;
 80023ce:	ea23 0304 	bic.w	r3, r3, r4
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 19));
 80023d2:	fa01 f202 	lsl.w	r2, r1, r2
    tmpreg1 |= tmpreg2;
 80023d6:	431a      	orrs	r2, r3
    ADCx->SQR2 = tmpreg1;
 80023d8:	6342      	str	r2, [r0, #52]	; 0x34
 80023da:	e7a5      	b.n	8002328 <ADC_RegularChannelConfig+0x3c>
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 25));
 80023dc:	241f      	movs	r4, #31
 80023de:	3a19      	subs	r2, #25
    tmpreg1 = ADCx->SQR1;
 80023e0:	6b03      	ldr	r3, [r0, #48]	; 0x30
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 25));
 80023e2:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 80023e6:	4094      	lsls	r4, r2
    tmpreg1 &= ~tmpreg2;
 80023e8:	ea23 0304 	bic.w	r3, r3, r4
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 25));
 80023ec:	4091      	lsls	r1, r2
    tmpreg1 |= tmpreg2;
 80023ee:	4319      	orrs	r1, r3
    ADCx->SQR1 = tmpreg1;
 80023f0:	6301      	str	r1, [r0, #48]	; 0x30
}
 80023f2:	e799      	b.n	8002328 <ADC_RegularChannelConfig+0x3c>

080023f4 <ADC_SoftwareStartConv>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80023f4:	6883      	ldr	r3, [r0, #8]
 80023f6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80023fa:	6083      	str	r3, [r0, #8]
}
 80023fc:	4770      	bx	lr

080023fe <ADC_GetConversionValue>:
{
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 80023fe:	6d80      	ldr	r0, [r0, #88]	; 0x58
}
 8002400:	b280      	uxth	r0, r0
 8002402:	4770      	bx	lr

08002404 <ADC_GetFlagStatus>:
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 8002404:	6803      	ldr	r3, [r0, #0]
 8002406:	4219      	tst	r1, r3
    /* ADC_FLAG is reset */
    bitstatus = RESET;
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
}
 8002408:	bf14      	ite	ne
 800240a:	2001      	movne	r0, #1
 800240c:	2000      	moveq	r0, #0
 800240e:	4770      	bx	lr

08002410 <EXTI_Init>:
  * @param  EXTI_InitStruct: pointer to a EXTI_InitTypeDef structure
  *   that contains the configuration information for the EXTI peripheral.
  * @retval None
  */
void EXTI_Init(EXTI_InitTypeDef* EXTI_InitStruct)
{
 8002410:	7902      	ldrb	r2, [r0, #4]
 8002412:	b530      	push	{r4, r5, lr}
  assert_param(IS_EXTI_LINE(EXTI_InitStruct->EXTI_Line));  
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->EXTI_LineCmd));

  tmp = (uint32_t)EXTI_BASE;
     
  if (EXTI_InitStruct->EXTI_LineCmd != DISABLE)
 8002414:	7983      	ldrb	r3, [r0, #6]
 8002416:	6805      	ldr	r5, [r0, #0]
 8002418:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 800241c:	f502 3282 	add.w	r2, r2, #66560	; 0x10400
 8002420:	43e9      	mvns	r1, r5
 8002422:	b31b      	cbz	r3, 800246c <EXTI_Init+0x5c>
  {
    /* Clear EXTI line configuration */
    EXTI->IMR &= ~EXTI_InitStruct->EXTI_Line;
 8002424:	4b13      	ldr	r3, [pc, #76]	; (8002474 <EXTI_Init+0x64>)
 8002426:	681c      	ldr	r4, [r3, #0]
 8002428:	400c      	ands	r4, r1
 800242a:	601c      	str	r4, [r3, #0]
    EXTI->EMR &= ~EXTI_InitStruct->EXTI_Line;
 800242c:	685c      	ldr	r4, [r3, #4]
 800242e:	4021      	ands	r1, r4
 8002430:	6059      	str	r1, [r3, #4]
    
    tmp += EXTI_InitStruct->EXTI_Mode;

    *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8002432:	6811      	ldr	r1, [r2, #0]
 8002434:	4329      	orrs	r1, r5
 8002436:	6011      	str	r1, [r2, #0]

    /* Clear Rising Falling edge configuration */
    EXTI->RTSR &= ~EXTI_InitStruct->EXTI_Line;
 8002438:	6802      	ldr	r2, [r0, #0]
 800243a:	689c      	ldr	r4, [r3, #8]
 800243c:	43d1      	mvns	r1, r2
 800243e:	400c      	ands	r4, r1
 8002440:	609c      	str	r4, [r3, #8]
    EXTI->FTSR &= ~EXTI_InitStruct->EXTI_Line;
 8002442:	68dc      	ldr	r4, [r3, #12]
 8002444:	4021      	ands	r1, r4
 8002446:	60d9      	str	r1, [r3, #12]
    
    /* Select the trigger for the selected external interrupts */
    if (EXTI_InitStruct->EXTI_Trigger == EXTI_Trigger_Rising_Falling)
 8002448:	7941      	ldrb	r1, [r0, #5]
 800244a:	2910      	cmp	r1, #16
 800244c:	d106      	bne.n	800245c <EXTI_Init+0x4c>
    {
      /* Rising Falling edge */
      EXTI->RTSR |= EXTI_InitStruct->EXTI_Line;
 800244e:	6899      	ldr	r1, [r3, #8]
 8002450:	4311      	orrs	r1, r2
 8002452:	6099      	str	r1, [r3, #8]
      EXTI->FTSR |= EXTI_InitStruct->EXTI_Line;
 8002454:	68d9      	ldr	r1, [r3, #12]
 8002456:	430a      	orrs	r2, r1
 8002458:	60da      	str	r2, [r3, #12]
    tmp += EXTI_InitStruct->EXTI_Mode;

    /* Disable the selected external lines */
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
  }
}
 800245a:	bd30      	pop	{r4, r5, pc}
      tmp += EXTI_InitStruct->EXTI_Trigger;
 800245c:	f101 4380 	add.w	r3, r1, #1073741824	; 0x40000000
 8002460:	f503 3382 	add.w	r3, r3, #66560	; 0x10400
      *(__IO uint32_t *) tmp |= EXTI_InitStruct->EXTI_Line;
 8002464:	6819      	ldr	r1, [r3, #0]
 8002466:	430a      	orrs	r2, r1
 8002468:	601a      	str	r2, [r3, #0]
 800246a:	e7f6      	b.n	800245a <EXTI_Init+0x4a>
    *(__IO uint32_t *) tmp &= ~EXTI_InitStruct->EXTI_Line;
 800246c:	6813      	ldr	r3, [r2, #0]
 800246e:	400b      	ands	r3, r1
 8002470:	6013      	str	r3, [r2, #0]
}
 8002472:	e7f2      	b.n	800245a <EXTI_Init+0x4a>
 8002474:	40010400 	.word	0x40010400

08002478 <EXTI_ClearITPendingBit>:
 8002478:	4b01      	ldr	r3, [pc, #4]	; (8002480 <EXTI_ClearITPendingBit+0x8>)
 800247a:	6158      	str	r0, [r3, #20]
 800247c:	4770      	bx	lr
 800247e:	bf00      	nop
 8002480:	40010400 	.word	0x40010400

08002484 <FLASH_SetLatency>:
  
  /* Check the parameters */
  assert_param(IS_FLASH_LATENCY(FLASH_Latency));
  
  /* Read the ACR register */
  tmpreg = FLASH->ACR;  
 8002484:	4a03      	ldr	r2, [pc, #12]	; (8002494 <FLASH_SetLatency+0x10>)
 8002486:	6813      	ldr	r3, [r2, #0]
  
  /* Sets the Latency value */
  tmpreg &= (uint32_t) (~((uint32_t)FLASH_ACR_LATENCY));
 8002488:	f023 0301 	bic.w	r3, r3, #1
  tmpreg |= FLASH_Latency;
 800248c:	4318      	orrs	r0, r3
  
  /* Write the ACR register */
  FLASH->ACR = tmpreg;
 800248e:	6010      	str	r0, [r2, #0]
}
 8002490:	4770      	bx	lr
 8002492:	bf00      	nop
 8002494:	40023c00 	.word	0x40023c00

08002498 <FLASH_PrefetchBufferCmd>:
  * @param  NewState: new state of the FLASH prefetch buffer.
  *              This parameter can be: ENABLE or DISABLE. 
  * @retval None
  */
void FLASH_PrefetchBufferCmd(FunctionalState NewState)
{
 8002498:	4b04      	ldr	r3, [pc, #16]	; (80024ac <FLASH_PrefetchBufferCmd+0x14>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
   
  if(NewState != DISABLE)
  {
    FLASH->ACR |= FLASH_ACR_PRFTEN;
 800249a:	681a      	ldr	r2, [r3, #0]
  if(NewState != DISABLE)
 800249c:	b118      	cbz	r0, 80024a6 <FLASH_PrefetchBufferCmd+0xe>
    FLASH->ACR |= FLASH_ACR_PRFTEN;
 800249e:	f042 0202 	orr.w	r2, r2, #2
  }
  else
  {
    FLASH->ACR &= (uint32_t)(~((uint32_t)FLASH_ACR_PRFTEN));
 80024a2:	601a      	str	r2, [r3, #0]
  }
}
 80024a4:	4770      	bx	lr
    FLASH->ACR &= (uint32_t)(~((uint32_t)FLASH_ACR_PRFTEN));
 80024a6:	f022 0202 	bic.w	r2, r2, #2
 80024aa:	e7fa      	b.n	80024a2 <FLASH_PrefetchBufferCmd+0xa>
 80024ac:	40023c00 	.word	0x40023c00

080024b0 <FLASH_ReadAccess64Cmd>:
  *          To reset this bit, the LATENCY should be zero wait state and the 
  *          prefetch off.
  * @retval None
  */
void FLASH_ReadAccess64Cmd(FunctionalState NewState)
{
 80024b0:	4b04      	ldr	r3, [pc, #16]	; (80024c4 <FLASH_ReadAccess64Cmd+0x14>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if(NewState != DISABLE)
  {
    FLASH->ACR |= FLASH_ACR_ACC64;
 80024b2:	681a      	ldr	r2, [r3, #0]
  if(NewState != DISABLE)
 80024b4:	b118      	cbz	r0, 80024be <FLASH_ReadAccess64Cmd+0xe>
    FLASH->ACR |= FLASH_ACR_ACC64;
 80024b6:	f042 0204 	orr.w	r2, r2, #4
  }
  else
  {
    FLASH->ACR &= (uint32_t)(~((uint32_t)FLASH_ACR_ACC64));
 80024ba:	601a      	str	r2, [r3, #0]
  }
}
 80024bc:	4770      	bx	lr
    FLASH->ACR &= (uint32_t)(~((uint32_t)FLASH_ACR_ACC64));
 80024be:	f022 0204 	bic.w	r2, r2, #4
 80024c2:	e7fa      	b.n	80024ba <FLASH_ReadAccess64Cmd+0xa>
 80024c4:	40023c00 	.word	0x40023c00

080024c8 <FLASH_SLEEPPowerDownCmd>:
  * @param  NewState: new state of the power down mode during sleep mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void FLASH_SLEEPPowerDownCmd(FunctionalState NewState)
{
 80024c8:	4b04      	ldr	r3, [pc, #16]	; (80024dc <FLASH_SLEEPPowerDownCmd+0x14>)
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    /* Set the SLEEP_PD bit to put Flash in power down mode during sleep mode */
    FLASH->ACR |= FLASH_ACR_SLEEP_PD;
 80024ca:	681a      	ldr	r2, [r3, #0]
  if (NewState != DISABLE)
 80024cc:	b118      	cbz	r0, 80024d6 <FLASH_SLEEPPowerDownCmd+0xe>
    FLASH->ACR |= FLASH_ACR_SLEEP_PD;
 80024ce:	f042 0208 	orr.w	r2, r2, #8
  }
  else
  {
    /* Clear the SLEEP_PD bit in to put Flash in idle mode during sleep mode */
    FLASH->ACR &= (uint32_t)(~((uint32_t)FLASH_ACR_SLEEP_PD));
 80024d2:	601a      	str	r2, [r3, #0]
  }
}
 80024d4:	4770      	bx	lr
    FLASH->ACR &= (uint32_t)(~((uint32_t)FLASH_ACR_SLEEP_PD));
 80024d6:	f022 0208 	bic.w	r2, r2, #8
 80024da:	e7fa      	b.n	80024d2 <FLASH_SLEEPPowerDownCmd+0xa>
 80024dc:	40023c00 	.word	0x40023c00

080024e0 <DATA_EEPROM_Unlock>:
  * @param  None
  * @retval None
  */
void DATA_EEPROM_Unlock(void)
{
  if((FLASH->PECR & FLASH_PECR_PELOCK) != RESET)
 80024e0:	4b04      	ldr	r3, [pc, #16]	; (80024f4 <DATA_EEPROM_Unlock+0x14>)
 80024e2:	685a      	ldr	r2, [r3, #4]
 80024e4:	07d2      	lsls	r2, r2, #31
  {  
    /* Unlocking the Data memory and FLASH_PECR register access*/
    FLASH->PEKEYR = FLASH_PEKEY1;
 80024e6:	bf41      	itttt	mi
 80024e8:	4a03      	ldrmi	r2, [pc, #12]	; (80024f8 <DATA_EEPROM_Unlock+0x18>)
 80024ea:	60da      	strmi	r2, [r3, #12]
    FLASH->PEKEYR = FLASH_PEKEY2;
 80024ec:	4a03      	ldrmi	r2, [pc, #12]	; (80024fc <DATA_EEPROM_Unlock+0x1c>)
 80024ee:	60da      	strmi	r2, [r3, #12]
  }
}
 80024f0:	4770      	bx	lr
 80024f2:	bf00      	nop
 80024f4:	40023c00 	.word	0x40023c00
 80024f8:	89abcdef 	.word	0x89abcdef
 80024fc:	02030405 	.word	0x02030405

08002500 <DATA_EEPROM_Lock>:
  * @retval None
  */
void DATA_EEPROM_Lock(void)
{
  /* Set the PELOCK Bit to lock the data memory and FLASH_PECR register access */
  FLASH->PECR |= FLASH_PECR_PELOCK;
 8002500:	4a02      	ldr	r2, [pc, #8]	; (800250c <DATA_EEPROM_Lock+0xc>)
 8002502:	6853      	ldr	r3, [r2, #4]
 8002504:	f043 0301 	orr.w	r3, r3, #1
 8002508:	6053      	str	r3, [r2, #4]
}
 800250a:	4770      	bx	lr
 800250c:	40023c00 	.word	0x40023c00

08002510 <FLASH_OB_Unlock>:
  * @param  None
  * @retval None
  */
void FLASH_OB_Unlock(void)
{
  if((FLASH->PECR & FLASH_PECR_OPTLOCK) != RESET)
 8002510:	4908      	ldr	r1, [pc, #32]	; (8002534 <FLASH_OB_Unlock+0x24>)
{
 8002512:	b508      	push	{r3, lr}
  if((FLASH->PECR & FLASH_PECR_OPTLOCK) != RESET)
 8002514:	684b      	ldr	r3, [r1, #4]
 8002516:	075b      	lsls	r3, r3, #29
 8002518:	d50a      	bpl.n	8002530 <FLASH_OB_Unlock+0x20>
  {
    /* Unlocking the data memory and FLASH_PECR register access */
    DATA_EEPROM_Unlock();
 800251a:	4b07      	ldr	r3, [pc, #28]	; (8002538 <FLASH_OB_Unlock+0x28>)
 800251c:	4798      	blx	r3
  
    /* Unlocking the option bytes block access */
    FLASH->OPTKEYR = FLASH_OPTKEY1;
 800251e:	4b07      	ldr	r3, [pc, #28]	; (800253c <FLASH_OB_Unlock+0x2c>)
 8002520:	614b      	str	r3, [r1, #20]
    FLASH->OPTKEYR = FLASH_OPTKEY2;
 8002522:	f103 5320 	add.w	r3, r3, #671088640	; 0x28000000
 8002526:	f503 1369 	add.w	r3, r3, #3817472	; 0x3a4000
 800252a:	f603 435f 	addw	r3, r3, #3167	; 0xc5f
 800252e:	614b      	str	r3, [r1, #20]
  }
}
 8002530:	bd08      	pop	{r3, pc}
 8002532:	bf00      	nop
 8002534:	40023c00 	.word	0x40023c00
 8002538:	080024e1 	.word	0x080024e1
 800253c:	fbead9c8 	.word	0xfbead9c8

08002540 <FLASH_OB_Launch>:
  * @retval None
  */
void FLASH_OB_Launch(void)
{
  /* Set the OBL_Launch bit to lauch the option byte loading */
  FLASH->PECR |= FLASH_PECR_OBL_LAUNCH;
 8002540:	4a02      	ldr	r2, [pc, #8]	; (800254c <FLASH_OB_Launch+0xc>)
 8002542:	6853      	ldr	r3, [r2, #4]
 8002544:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002548:	6053      	str	r3, [r2, #4]
}
 800254a:	4770      	bx	lr
 800254c:	40023c00 	.word	0x40023c00

08002550 <FLASH_OB_GetBOR>:
  * @retval The FLASH User Option Bytes.
  */
uint8_t FLASH_OB_GetBOR(void)
{
  /* Return the BOR level */
  return (uint8_t)((FLASH->OBR & (uint32_t)0x000F0000) >> 16);
 8002550:	4b02      	ldr	r3, [pc, #8]	; (800255c <FLASH_OB_GetBOR+0xc>)
 8002552:	69d8      	ldr	r0, [r3, #28]
}
 8002554:	f3c0 4003 	ubfx	r0, r0, #16, #4
 8002558:	4770      	bx	lr
 800255a:	bf00      	nop
 800255c:	40023c00 	.word	0x40023c00

08002560 <FLASH_ClearFlag>:
{
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG));
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 8002560:	4b01      	ldr	r3, [pc, #4]	; (8002568 <FLASH_ClearFlag+0x8>)
 8002562:	6198      	str	r0, [r3, #24]
}
 8002564:	4770      	bx	lr
 8002566:	bf00      	nop
 8002568:	40023c00 	.word	0x40023c00

0800256c <FLASH_GetStatus>:
  */
FLASH_Status FLASH_GetStatus(void)
{
  FLASH_Status FLASHstatus = FLASH_COMPLETE;
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 800256c:	4b08      	ldr	r3, [pc, #32]	; (8002590 <FLASH_GetStatus+0x24>)
 800256e:	699a      	ldr	r2, [r3, #24]
 8002570:	07d1      	lsls	r1, r2, #31
 8002572:	d409      	bmi.n	8002588 <FLASH_GetStatus+0x1c>
  {
    FLASHstatus = FLASH_BUSY;
  }
  else 
  {  
    if((FLASH->SR & (uint32_t)FLASH_FLAG_WRPERR)!= (uint32_t)0x00)
 8002574:	699a      	ldr	r2, [r3, #24]
 8002576:	05d2      	lsls	r2, r2, #23
 8002578:	d408      	bmi.n	800258c <FLASH_GetStatus+0x20>
    { 
      FLASHstatus = FLASH_ERROR_WRP;
    }
    else 
    {
      if((FLASH->SR & (uint32_t)0x1E00) != (uint32_t)0x00)
 800257a:	699b      	ldr	r3, [r3, #24]
 800257c:	f413 5ff0 	tst.w	r3, #7680	; 0x1e00
      {
        FLASHstatus = FLASH_ERROR_PROGRAM; 
      }
      else
      {
        FLASHstatus = FLASH_COMPLETE;
 8002580:	bf14      	ite	ne
 8002582:	2003      	movne	r0, #3
 8002584:	2004      	moveq	r0, #4
 8002586:	4770      	bx	lr
    FLASHstatus = FLASH_BUSY;
 8002588:	2001      	movs	r0, #1
 800258a:	4770      	bx	lr
      FLASHstatus = FLASH_ERROR_WRP;
 800258c:	2002      	movs	r0, #2
      }
    }
  }
  /* Return the FLASH Status */
  return FLASHstatus;
}
 800258e:	4770      	bx	lr
 8002590:	40023c00 	.word	0x40023c00

08002594 <FLASH_WaitForLastOperation>:
  * @retval FLASH Status: The returned value can be: FLASH_BUSY, 
  *   FLASH_ERROR_PROGRAM, FLASH_ERROR_WRP, FLASH_COMPLETE or FLASH_TIMEOUT.
  */
FLASH_Status FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
  __IO FLASH_Status status = FLASH_COMPLETE;
 8002594:	2304      	movs	r3, #4
{ 
 8002596:	b537      	push	{r0, r1, r2, r4, r5, lr}
   
  /* Check for the FLASH Status */
  status = FLASH_GetStatus();
 8002598:	4d0d      	ldr	r5, [pc, #52]	; (80025d0 <FLASH_WaitForLastOperation+0x3c>)
{ 
 800259a:	4604      	mov	r4, r0
  __IO FLASH_Status status = FLASH_COMPLETE;
 800259c:	f88d 3007 	strb.w	r3, [sp, #7]
  status = FLASH_GetStatus();
 80025a0:	47a8      	blx	r5
 80025a2:	f88d 0007 	strb.w	r0, [sp, #7]
  
  /* Wait for a FLASH operation to complete or a TIMEOUT to occur */
  while((status == FLASH_BUSY) && (Timeout != 0x00))
 80025a6:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80025aa:	2b01      	cmp	r3, #1
 80025ac:	d109      	bne.n	80025c2 <FLASH_WaitForLastOperation+0x2e>
 80025ae:	b91c      	cbnz	r4, 80025b8 <FLASH_WaitForLastOperation+0x24>
    Timeout--;
  }
  
  if(Timeout == 0x00 )
  {
    status = FLASH_TIMEOUT;
 80025b0:	2305      	movs	r3, #5
 80025b2:	f88d 3007 	strb.w	r3, [sp, #7]
 80025b6:	e006      	b.n	80025c6 <FLASH_WaitForLastOperation+0x32>
    status = FLASH_GetStatus();
 80025b8:	47a8      	blx	r5
    Timeout--;
 80025ba:	3c01      	subs	r4, #1
    status = FLASH_GetStatus();
 80025bc:	f88d 0007 	strb.w	r0, [sp, #7]
 80025c0:	e7f1      	b.n	80025a6 <FLASH_WaitForLastOperation+0x12>
  if(Timeout == 0x00 )
 80025c2:	2c00      	cmp	r4, #0
 80025c4:	d0f4      	beq.n	80025b0 <FLASH_WaitForLastOperation+0x1c>
  }
  /* Return the operation status */
  return status;
 80025c6:	f89d 0007 	ldrb.w	r0, [sp, #7]
}
 80025ca:	b003      	add	sp, #12
 80025cc:	bd30      	pop	{r4, r5, pc}
 80025ce:	bf00      	nop
 80025d0:	0800256d 	.word	0x0800256d

080025d4 <DATA_EEPROM_EraseWord>:
  status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT);
 80025d4:	4b05      	ldr	r3, [pc, #20]	; (80025ec <DATA_EEPROM_EraseWord+0x18>)
{
 80025d6:	b510      	push	{r4, lr}
 80025d8:	4604      	mov	r4, r0
  status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT);
 80025da:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80025de:	4798      	blx	r3
  if(status == FLASH_COMPLETE)
 80025e0:	2804      	cmp	r0, #4
    *(__IO uint32_t *) Address = 0x00000000;
 80025e2:	bf04      	itt	eq
 80025e4:	2300      	moveq	r3, #0
 80025e6:	6023      	streq	r3, [r4, #0]
}
 80025e8:	bd10      	pop	{r4, pc}
 80025ea:	bf00      	nop
 80025ec:	08002595 	.word	0x08002595

080025f0 <DATA_EEPROM_FastProgramWord>:
{
 80025f0:	b570      	push	{r4, r5, r6, lr}
 80025f2:	4605      	mov	r5, r0
  status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT);
 80025f4:	4c09      	ldr	r4, [pc, #36]	; (800261c <DATA_EEPROM_FastProgramWord+0x2c>)
 80025f6:	f44f 4000 	mov.w	r0, #32768	; 0x8000
{
 80025fa:	460e      	mov	r6, r1
  status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT);
 80025fc:	47a0      	blx	r4
  if(status == FLASH_COMPLETE)
 80025fe:	2804      	cmp	r0, #4
 8002600:	d10b      	bne.n	800261a <DATA_EEPROM_FastProgramWord+0x2a>
    FLASH->PECR &= (uint32_t)(~((uint32_t)FLASH_PECR_FTDW));
 8002602:	4a07      	ldr	r2, [pc, #28]	; (8002620 <DATA_EEPROM_FastProgramWord+0x30>)
    status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT);       
 8002604:	f44f 4000 	mov.w	r0, #32768	; 0x8000
    FLASH->PECR &= (uint32_t)(~((uint32_t)FLASH_PECR_FTDW));
 8002608:	6853      	ldr	r3, [r2, #4]
 800260a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800260e:	6053      	str	r3, [r2, #4]
    *(__IO uint32_t *)Address = Data;
 8002610:	602e      	str	r6, [r5, #0]
    status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT);       
 8002612:	4623      	mov	r3, r4
}
 8002614:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT);       
 8002618:	4718      	bx	r3
}
 800261a:	bd70      	pop	{r4, r5, r6, pc}
 800261c:	08002595 	.word	0x08002595
 8002620:	40023c00 	.word	0x40023c00

08002624 <DATA_EEPROM_FastProgramByte>:
{
 8002624:	b570      	push	{r4, r5, r6, lr}
 8002626:	4604      	mov	r4, r0
  status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT);
 8002628:	4d14      	ldr	r5, [pc, #80]	; (800267c <DATA_EEPROM_FastProgramByte+0x58>)
 800262a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
{
 800262e:	460e      	mov	r6, r1
  status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT);
 8002630:	47a8      	blx	r5
  if(status == FLASH_COMPLETE)
 8002632:	2804      	cmp	r0, #4
 8002634:	d120      	bne.n	8002678 <DATA_EEPROM_FastProgramByte+0x54>
    FLASH->PECR &= (uint32_t)(~((uint32_t)FLASH_PECR_FTDW));
 8002636:	4a12      	ldr	r2, [pc, #72]	; (8002680 <DATA_EEPROM_FastProgramByte+0x5c>)
 8002638:	6853      	ldr	r3, [r2, #4]
 800263a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800263e:	6053      	str	r3, [r2, #4]
    if(Data != (uint8_t)0x00) 
 8002640:	b136      	cbz	r6, 8002650 <DATA_EEPROM_FastProgramByte+0x2c>
      *(__IO uint8_t *)Address = Data;
 8002642:	7026      	strb	r6, [r4, #0]
      status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT);
 8002644:	462b      	mov	r3, r5
}
 8002646:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT);
 800264a:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 800264e:	4718      	bx	r3
      tmpaddr = 0xFF << ((uint32_t) (0x8 * (Address & 0x3)));
 8002650:	23ff      	movs	r3, #255	; 0xff
      tmpaddr = Address & 0xFFFFFFFC;
 8002652:	f024 0503 	bic.w	r5, r4, #3
      tmpaddr = 0xFF << ((uint32_t) (0x8 * (Address & 0x3)));
 8002656:	f004 0403 	and.w	r4, r4, #3
      tmp = * (__IO uint32_t *) tmpaddr;
 800265a:	6829      	ldr	r1, [r5, #0]
      tmpaddr = 0xFF << ((uint32_t) (0x8 * (Address & 0x3)));
 800265c:	00e4      	lsls	r4, r4, #3
 800265e:	fa03 f404 	lsl.w	r4, r3, r4
      tmp &= ~tmpaddr;
 8002662:	ea21 0404 	bic.w	r4, r1, r4
      status = DATA_EEPROM_EraseWord(Address & 0xFFFFFFFC);
 8002666:	4628      	mov	r0, r5
 8002668:	4b06      	ldr	r3, [pc, #24]	; (8002684 <DATA_EEPROM_FastProgramByte+0x60>)
 800266a:	4798      	blx	r3
      status = DATA_EEPROM_FastProgramWord((Address & 0xFFFFFFFC), tmp);
 800266c:	4621      	mov	r1, r4
 800266e:	4628      	mov	r0, r5
}
 8002670:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      status = DATA_EEPROM_FastProgramWord((Address & 0xFFFFFFFC), tmp);
 8002674:	4b04      	ldr	r3, [pc, #16]	; (8002688 <DATA_EEPROM_FastProgramByte+0x64>)
 8002676:	4718      	bx	r3
}
 8002678:	bd70      	pop	{r4, r5, r6, pc}
 800267a:	bf00      	nop
 800267c:	08002595 	.word	0x08002595
 8002680:	40023c00 	.word	0x40023c00
 8002684:	080025d5 	.word	0x080025d5
 8002688:	080025f1 	.word	0x080025f1

0800268c <FLASH_OB_BORConfig>:
  tmp1 = (FLASH->OBR & 0x00F00000) >> 16;
 800268c:	4b0c      	ldr	r3, [pc, #48]	; (80026c0 <FLASH_OB_BORConfig+0x34>)
{
 800268e:	b570      	push	{r4, r5, r6, lr}
  status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT);
 8002690:	4d0c      	ldr	r5, [pc, #48]	; (80026c4 <FLASH_OB_BORConfig+0x38>)
{
 8002692:	4606      	mov	r6, r0
  status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT);
 8002694:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  tmp1 = (FLASH->OBR & 0x00F00000) >> 16;
 8002698:	69dc      	ldr	r4, [r3, #28]
  status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT);
 800269a:	47a8      	blx	r5
  if(status == FLASH_COMPLETE)
 800269c:	2804      	cmp	r0, #4
 800269e:	462b      	mov	r3, r5
 80026a0:	d108      	bne.n	80026b4 <FLASH_OB_BORConfig+0x28>
  tmp1 = (FLASH->OBR & 0x00F00000) >> 16;
 80026a2:	0c20      	lsrs	r0, r4, #16
 80026a4:	f000 00f0 	and.w	r0, r0, #240	; 0xf0
  tmp = (uint32_t)~(OB_BOR | tmp1)<<16;
 80026a8:	4330      	orrs	r0, r6
 80026aa:	43c2      	mvns	r2, r0
  tmp |= (OB_BOR | tmp1);
 80026ac:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
    OB->USER = tmp; 
 80026b0:	4a05      	ldr	r2, [pc, #20]	; (80026c8 <FLASH_OB_BORConfig+0x3c>)
 80026b2:	6050      	str	r0, [r2, #4]
  status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT);
 80026b4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
}
 80026b8:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
  status = FLASH_WaitForLastOperation(FLASH_ER_PRG_TIMEOUT);
 80026bc:	4718      	bx	r3
 80026be:	bf00      	nop
 80026c0:	40023c00 	.word	0x40023c00
 80026c4:	08002595 	.word	0x08002595
 80026c8:	1ff80000 	.word	0x1ff80000

080026cc <GPIO_Init>:
  *         peripheral.

  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 80026cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* -------------------------Configure the port pins---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 80026d0:	2200      	movs	r2, #0
  {
    pos = ((uint32_t)0x01) << pinpos;
 80026d2:	2701      	movs	r7, #1
    if (currentpin == pos)
    {
      /* Use temporary variable to update MODER register configuration, to avoid 
         unexpected transition in the GPIO pin configuration. */
      tmpreg = GPIOx->MODER;
      tmpreg &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80026d4:	2503      	movs	r5, #3
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 80026d6:	680e      	ldr	r6, [r1, #0]
    pos = ((uint32_t)0x01) << pinpos;
 80026d8:	fa07 f302 	lsl.w	r3, r7, r2
    if (currentpin == pos)
 80026dc:	ea33 0406 	bics.w	r4, r3, r6
 80026e0:	d131      	bne.n	8002746 <GPIO_Init+0x7a>
 80026e2:	ea4f 0c42 	mov.w	ip, r2, lsl #1
      tmpreg &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80026e6:	fa05 f40c 	lsl.w	r4, r5, ip
 80026ea:	43e4      	mvns	r4, r4
      tmpreg |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80026ec:	f891 e004 	ldrb.w	lr, [r1, #4]
      tmpreg = GPIOx->MODER;
 80026f0:	f8d0 9000 	ldr.w	r9, [r0]
      tmpreg |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80026f4:	fa0e f80c 	lsl.w	r8, lr, ip
      tmpreg &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 80026f8:	ea04 0909 	and.w	r9, r4, r9
      GPIOx->MODER = tmpreg;

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80026fc:	f10e 3eff 	add.w	lr, lr, #4294967295
      tmpreg |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8002700:	ea48 0809 	orr.w	r8, r8, r9
      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8002704:	f1be 0f01 	cmp.w	lr, #1
      GPIOx->MODER = tmpreg;
 8002708:	f8c0 8000 	str.w	r8, [r0]
      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 800270c:	d811      	bhi.n	8002732 <GPIO_Init+0x66>
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Use temporary variable to update OSPEEDR register configuration, to avoid 
          unexpected transition in the GPIO pin configuration. */
        tmpreg = GPIOx->OSPEEDR;
 800270e:	f8d0 e008 	ldr.w	lr, [r0, #8]
        tmpreg &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8002712:	ea04 0e0e 	and.w	lr, r4, lr
        tmpreg |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 8002716:	794c      	ldrb	r4, [r1, #5]
 8002718:	fa04 f40c 	lsl.w	r4, r4, ip
 800271c:	ea44 040e 	orr.w	r4, r4, lr
        GPIOx->OSPEEDR = tmpreg;
 8002720:	6084      	str	r4, [r0, #8]
        /*Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Use temporary variable to update OTYPER register configuration, to avoid 
          unexpected transition in the GPIO pin configuration. */
        tmpreg = GPIOx->OTYPER;
 8002722:	8884      	ldrh	r4, [r0, #4]
        tmpreg &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos));
 8002724:	ea24 0403 	bic.w	r4, r4, r3
        tmpreg |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 8002728:	798b      	ldrb	r3, [r1, #6]
 800272a:	4093      	lsls	r3, r2
 800272c:	b29b      	uxth	r3, r3
        GPIOx->OTYPER = tmpreg;
 800272e:	4323      	orrs	r3, r4
 8002730:	8083      	strh	r3, [r0, #4]
      }

      /* Use temporary variable to update PUPDR register configuration, to avoid 
         unexpected transition in the GPIO pin configuration. */
      tmpreg = GPIOx->PUPDR;
 8002732:	68c3      	ldr	r3, [r0, #12]
      tmpreg &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8002734:	fa05 f40c 	lsl.w	r4, r5, ip
 8002738:	ea23 0404 	bic.w	r4, r3, r4
      tmpreg |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 800273c:	79cb      	ldrb	r3, [r1, #7]
 800273e:	fa03 f30c 	lsl.w	r3, r3, ip
 8002742:	4323      	orrs	r3, r4
      GPIOx->PUPDR = tmpreg;
 8002744:	60c3      	str	r3, [r0, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8002746:	3201      	adds	r2, #1
 8002748:	2a10      	cmp	r2, #16
 800274a:	d1c5      	bne.n	80026d8 <GPIO_Init+0xc>
    }
  }
}
 800274c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08002750 <GPIO_PinAFConfig>:
  *        alternate function I/O pins.  
  * @note EVENTOUT is not mapped on PH0, PH1 and PH2.  
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8002750:	b510      	push	{r4, lr}
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8002752:	240f      	movs	r4, #15
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8002754:	f001 0307 	and.w	r3, r1, #7
 8002758:	08c9      	lsrs	r1, r1, #3
 800275a:	eb00 0081 	add.w	r0, r0, r1, lsl #2
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800275e:	6a01      	ldr	r1, [r0, #32]
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8002760:	009b      	lsls	r3, r3, #2
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8002762:	409c      	lsls	r4, r3
 8002764:	ea21 0104 	bic.w	r1, r1, r4
 8002768:	6201      	str	r1, [r0, #32]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 800276a:	6a01      	ldr	r1, [r0, #32]
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 800276c:	409a      	lsls	r2, r3
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 800276e:	430a      	orrs	r2, r1
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8002770:	6202      	str	r2, [r0, #32]
}
 8002772:	bd10      	pop	{r4, pc}

08002774 <LCD_Cmd>:
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_LCDEN_BB = (uint32_t)NewState;
 8002774:	4b01      	ldr	r3, [pc, #4]	; (800277c <LCD_Cmd+0x8>)
 8002776:	6018      	str	r0, [r3, #0]
}
 8002778:	4770      	bx	lr
 800277a:	bf00      	nop
 800277c:	42048000 	.word	0x42048000

08002780 <LCD_WaitForSynchro>:
  *   This function must be called after any write operation to LCD_FCR register.
  * @param  None
  * @retval None
  */
void LCD_WaitForSynchro(void)
{
 8002780:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  uint32_t synchrostatus = 0x00;
  
  /* Loop until FCRSF flag is set */
  do
  {
    synchrostatus = LCD->SR & LCD_FLAG_FCRSF;
 8002784:	4904      	ldr	r1, [pc, #16]	; (8002798 <LCD_WaitForSynchro+0x18>)
 8002786:	688b      	ldr	r3, [r1, #8]
    synchrocounter++;  
  } while((synchrocounter != SYNCHRO_TIMEOUT) && (synchrostatus == 0x00));
 8002788:	3a01      	subs	r2, #1
    synchrostatus = LCD->SR & LCD_FLAG_FCRSF;
 800278a:	f003 0320 	and.w	r3, r3, #32
  } while((synchrocounter != SYNCHRO_TIMEOUT) && (synchrostatus == 0x00));
 800278e:	d001      	beq.n	8002794 <LCD_WaitForSynchro+0x14>
 8002790:	2b00      	cmp	r3, #0
 8002792:	d0f8      	beq.n	8002786 <LCD_WaitForSynchro+0x6>
}
 8002794:	4770      	bx	lr
 8002796:	bf00      	nop
 8002798:	40002400 	.word	0x40002400

0800279c <LCD_Init>:
{
 800279c:	b510      	push	{r4, lr}
  LCD->FCR &= (uint32_t)FCR_MASK;
 800279e:	4c0d      	ldr	r4, [pc, #52]	; (80027d4 <LCD_Init+0x38>)
 80027a0:	6863      	ldr	r3, [r4, #4]
 80027a2:	f023 737f 	bic.w	r3, r3, #66846720	; 0x3fc0000
 80027a6:	6063      	str	r3, [r4, #4]
  LCD->FCR |= (uint32_t)(LCD_InitStruct->LCD_Prescaler | LCD_InitStruct->LCD_Divider);
 80027a8:	6862      	ldr	r2, [r4, #4]
 80027aa:	e9d0 3100 	ldrd	r3, r1, [r0]
 80027ae:	430b      	orrs	r3, r1
 80027b0:	4313      	orrs	r3, r2
 80027b2:	6063      	str	r3, [r4, #4]
  LCD_WaitForSynchro();
 80027b4:	4b08      	ldr	r3, [pc, #32]	; (80027d8 <LCD_Init+0x3c>)
 80027b6:	4798      	blx	r3
  LCD->CR &= (uint32_t)CR_MASK;
 80027b8:	6823      	ldr	r3, [r4, #0]
 80027ba:	f023 037e 	bic.w	r3, r3, #126	; 0x7e
 80027be:	6023      	str	r3, [r4, #0]
  LCD->CR |= (uint32_t)(LCD_InitStruct->LCD_Duty | LCD_InitStruct->LCD_Bias | \
 80027c0:	6822      	ldr	r2, [r4, #0]
 80027c2:	e9d0 3102 	ldrd	r3, r1, [r0, #8]
 80027c6:	430b      	orrs	r3, r1
 80027c8:	4313      	orrs	r3, r2
 80027ca:	6902      	ldr	r2, [r0, #16]
 80027cc:	4313      	orrs	r3, r2
 80027ce:	6023      	str	r3, [r4, #0]
}
 80027d0:	bd10      	pop	{r4, pc}
 80027d2:	bf00      	nop
 80027d4:	40002400 	.word	0x40002400
 80027d8:	08002781 	.word	0x08002781

080027dc <LCD_MuxSegmentCmd>:
void LCD_MuxSegmentCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_MUX_SEG_BB = (uint32_t)NewState;
 80027dc:	4b01      	ldr	r3, [pc, #4]	; (80027e4 <LCD_MuxSegmentCmd+0x8>)
 80027de:	6018      	str	r0, [r3, #0]
}
 80027e0:	4770      	bx	lr
 80027e2:	bf00      	nop
 80027e4:	4204801c 	.word	0x4204801c

080027e8 <LCD_PulseOnDurationConfig>:
void LCD_PulseOnDurationConfig(uint32_t LCD_PulseOnDuration)
{
  /* Check the parameters */
  assert_param(IS_LCD_PULSE_ON_DURATION(LCD_PulseOnDuration));

  LCD->FCR &= (uint32_t)PON_MASK;
 80027e8:	4b04      	ldr	r3, [pc, #16]	; (80027fc <LCD_PulseOnDurationConfig+0x14>)
 80027ea:	685a      	ldr	r2, [r3, #4]
 80027ec:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80027f0:	605a      	str	r2, [r3, #4]
  LCD->FCR |= (uint32_t)(LCD_PulseOnDuration);
 80027f2:	685a      	ldr	r2, [r3, #4]
 80027f4:	4310      	orrs	r0, r2
 80027f6:	6058      	str	r0, [r3, #4]
}
 80027f8:	4770      	bx	lr
 80027fa:	bf00      	nop
 80027fc:	40002400 	.word	0x40002400

08002800 <LCD_DeadTimeConfig>:
void LCD_DeadTimeConfig(uint32_t LCD_DeadTime)
{
  /* Check the parameters */
  assert_param(IS_LCD_DEAD_TIME(LCD_DeadTime));

  LCD->FCR &= (uint32_t)DEAD_MASK;
 8002800:	4b04      	ldr	r3, [pc, #16]	; (8002814 <LCD_DeadTimeConfig+0x14>)
 8002802:	685a      	ldr	r2, [r3, #4]
 8002804:	f422 7260 	bic.w	r2, r2, #896	; 0x380
 8002808:	605a      	str	r2, [r3, #4]
  LCD->FCR |= (uint32_t)(LCD_DeadTime);
 800280a:	685a      	ldr	r2, [r3, #4]
 800280c:	4310      	orrs	r0, r2
 800280e:	6058      	str	r0, [r3, #4]
}
 8002810:	4770      	bx	lr
 8002812:	bf00      	nop
 8002814:	40002400 	.word	0x40002400

08002818 <LCD_BlinkConfig>:
{
  /* Check the parameters */
  assert_param(IS_LCD_BLINK_MODE(LCD_BlinkMode));
  assert_param(IS_LCD_BLINK_FREQUENCY(LCD_BlinkFrequency));
  
  LCD->FCR &= (uint32_t)BLINK_MASK;
 8002818:	4a04      	ldr	r2, [pc, #16]	; (800282c <LCD_BlinkConfig+0x14>)
 800281a:	6853      	ldr	r3, [r2, #4]
 800281c:	f423 3378 	bic.w	r3, r3, #253952	; 0x3e000
 8002820:	6053      	str	r3, [r2, #4]
  LCD->FCR |= (uint32_t)(LCD_BlinkMode | LCD_BlinkFrequency);
 8002822:	6853      	ldr	r3, [r2, #4]
 8002824:	4319      	orrs	r1, r3
 8002826:	4301      	orrs	r1, r0
 8002828:	6051      	str	r1, [r2, #4]
}
 800282a:	4770      	bx	lr
 800282c:	40002400 	.word	0x40002400

08002830 <LCD_ContrastConfig>:
void LCD_ContrastConfig(uint32_t LCD_Contrast)
{
  /* Check the parameters */
  assert_param(IS_LCD_CONTRAST(LCD_Contrast));

  LCD->FCR &= (uint32_t)CONTRAST_MASK;
 8002830:	4b04      	ldr	r3, [pc, #16]	; (8002844 <LCD_ContrastConfig+0x14>)
 8002832:	685a      	ldr	r2, [r3, #4]
 8002834:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 8002838:	605a      	str	r2, [r3, #4]
  LCD->FCR |= (uint32_t)(LCD_Contrast);
 800283a:	685a      	ldr	r2, [r3, #4]
 800283c:	4310      	orrs	r0, r2
 800283e:	6058      	str	r0, [r3, #4]
}
 8002840:	4770      	bx	lr
 8002842:	bf00      	nop
 8002844:	40002400 	.word	0x40002400

08002848 <LCD_UpdateDisplayRequest>:
  * @param  None
  * @retval None
  */
void LCD_UpdateDisplayRequest(void)
{
  *(__IO uint32_t *) SR_UDR_BB = (uint32_t)0x01;
 8002848:	2201      	movs	r2, #1
 800284a:	4b01      	ldr	r3, [pc, #4]	; (8002850 <LCD_UpdateDisplayRequest+0x8>)
 800284c:	601a      	str	r2, [r3, #0]
}
 800284e:	4770      	bx	lr
 8002850:	42048108 	.word	0x42048108

08002854 <LCD_GetFlagStatus>:
  FlagStatus bitstatus = RESET;
  
  /* Check the parameters */
  assert_param(IS_LCD_GET_FLAG(LCD_FLAG));
  
  if ((LCD->SR & LCD_FLAG) != (uint32_t)RESET)
 8002854:	4b03      	ldr	r3, [pc, #12]	; (8002864 <LCD_GetFlagStatus+0x10>)
 8002856:	689b      	ldr	r3, [r3, #8]
 8002858:	4203      	tst	r3, r0
  else
  {
    bitstatus = RESET;
  }
  return bitstatus;
}
 800285a:	bf14      	ite	ne
 800285c:	2001      	movne	r0, #1
 800285e:	2000      	moveq	r0, #0
 8002860:	4770      	bx	lr
 8002862:	bf00      	nop
 8002864:	40002400 	.word	0x40002400

08002868 <PWR_RTCAccessCmd>:
void PWR_RTCAccessCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)NewState;
 8002868:	4b01      	ldr	r3, [pc, #4]	; (8002870 <PWR_RTCAccessCmd+0x8>)
 800286a:	6018      	str	r0, [r3, #0]
}
 800286c:	4770      	bx	lr
 800286e:	bf00      	nop
 8002870:	420e0020 	.word	0x420e0020

08002874 <PWR_PVDCmd>:
void PWR_PVDCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CR_PVDE_BB = (uint32_t)NewState;
 8002874:	4b01      	ldr	r3, [pc, #4]	; (800287c <PWR_PVDCmd+0x8>)
 8002876:	6018      	str	r0, [r3, #0]
}
 8002878:	4770      	bx	lr
 800287a:	bf00      	nop
 800287c:	420e0010 	.word	0x420e0010

08002880 <PWR_WakeUpPinCmd>:
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void PWR_WakeUpPinCmd(uint32_t PWR_WakeUpPin, FunctionalState NewState)
{
  __IO uint32_t tmp = 0;
 8002880:	2300      	movs	r3, #0
{
 8002882:	b082      	sub	sp, #8
  __IO uint32_t tmp = 0;
 8002884:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_PWR_WAKEUP_PIN(PWR_WakeUpPin));
  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  tmp = CSR_EWUP_BB + PWR_WakeUpPin;
 8002886:	4b03      	ldr	r3, [pc, #12]	; (8002894 <PWR_WakeUpPinCmd+0x14>)
 8002888:	4403      	add	r3, r0
 800288a:	9301      	str	r3, [sp, #4]
  
  *(__IO uint32_t *) (tmp) = (uint32_t)NewState;
 800288c:	9b01      	ldr	r3, [sp, #4]
 800288e:	6019      	str	r1, [r3, #0]
}
 8002890:	b002      	add	sp, #8
 8002892:	4770      	bx	lr
 8002894:	420e00a0 	.word	0x420e00a0

08002898 <PWR_FastWakeUpCmd>:
void PWR_FastWakeUpCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_FWU_BB = (uint32_t)NewState;
 8002898:	4b01      	ldr	r3, [pc, #4]	; (80028a0 <PWR_FastWakeUpCmd+0x8>)
 800289a:	6018      	str	r0, [r3, #0]
}
 800289c:	4770      	bx	lr
 800289e:	bf00      	nop
 80028a0:	420e0028 	.word	0x420e0028

080028a4 <PWR_UltraLowPowerCmd>:
void PWR_UltraLowPowerCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  *(__IO uint32_t *) CR_ULP_BB = (uint32_t)NewState;
 80028a4:	4b01      	ldr	r3, [pc, #4]	; (80028ac <PWR_UltraLowPowerCmd+0x8>)
 80028a6:	6018      	str	r0, [r3, #0]
}
 80028a8:	4770      	bx	lr
 80028aa:	bf00      	nop
 80028ac:	420e0024 	.word	0x420e0024

080028b0 <PWR_VoltageScalingConfig>:
  uint32_t tmp = 0;
  
  /* Check the parameters */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(PWR_VoltageScaling));
  
  tmp = PWR->CR;
 80028b0:	4a04      	ldr	r2, [pc, #16]	; (80028c4 <PWR_VoltageScalingConfig+0x14>)
 80028b2:	6813      	ldr	r3, [r2, #0]

  tmp &= CR_VOS_MASK;
 80028b4:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
  tmp |= PWR_VoltageScaling;
 80028b8:	4318      	orrs	r0, r3
  
  PWR->CR = tmp & 0xFFFFFFF3;
 80028ba:	f020 000c 	bic.w	r0, r0, #12
 80028be:	6010      	str	r0, [r2, #0]

}
 80028c0:	4770      	bx	lr
 80028c2:	bf00      	nop
 80028c4:	40007000 	.word	0x40007000

080028c8 <PWR_EnterLowPowerRunMode>:
  * @param  NewState: new state of the Low Power Run mode.
  *   This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void PWR_EnterLowPowerRunMode(FunctionalState NewState)
{
 80028c8:	4b08      	ldr	r3, [pc, #32]	; (80028ec <PWR_EnterLowPowerRunMode+0x24>)
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    PWR->CR |= PWR_CR_LPSDSR;
 80028ca:	681a      	ldr	r2, [r3, #0]
  if (NewState != DISABLE)
 80028cc:	b138      	cbz	r0, 80028de <PWR_EnterLowPowerRunMode+0x16>
    PWR->CR |= PWR_CR_LPSDSR;
 80028ce:	f042 0201 	orr.w	r2, r2, #1
 80028d2:	601a      	str	r2, [r3, #0]
    PWR->CR |= PWR_CR_LPRUN;     
 80028d4:	681a      	ldr	r2, [r3, #0]
 80028d6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  }
  else
  {
    PWR->CR &= (uint32_t)~((uint32_t)PWR_CR_LPRUN); 
    PWR->CR &= (uint32_t)~((uint32_t)PWR_CR_LPSDSR);  
 80028da:	601a      	str	r2, [r3, #0]
  }  
}
 80028dc:	4770      	bx	lr
    PWR->CR &= (uint32_t)~((uint32_t)PWR_CR_LPRUN); 
 80028de:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80028e2:	601a      	str	r2, [r3, #0]
    PWR->CR &= (uint32_t)~((uint32_t)PWR_CR_LPSDSR);  
 80028e4:	681a      	ldr	r2, [r3, #0]
 80028e6:	f022 0201 	bic.w	r2, r2, #1
 80028ea:	e7f6      	b.n	80028da <PWR_EnterLowPowerRunMode+0x12>
 80028ec:	40007000 	.word	0x40007000

080028f0 <PWR_EnterSleepMode>:
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));

  assert_param(IS_PWR_SLEEP_ENTRY(PWR_SLEEPEntry));
  
  /* Select the regulator state in Sleep mode ---------------------------------*/
  tmpreg = PWR->CR;
 80028f0:	4a08      	ldr	r2, [pc, #32]	; (8002914 <PWR_EnterSleepMode+0x24>)

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP);
  
  /* Select SLEEP mode entry -------------------------------------------------*/
  if(PWR_SLEEPEntry == PWR_SLEEPEntry_WFI)
 80028f2:	2901      	cmp	r1, #1
  tmpreg = PWR->CR;
 80028f4:	6813      	ldr	r3, [r2, #0]
  tmpreg &= CR_DS_MASK;
 80028f6:	f023 0303 	bic.w	r3, r3, #3
  tmpreg |= PWR_Regulator;
 80028fa:	ea40 0003 	orr.w	r0, r0, r3
  PWR->CR = tmpreg;
 80028fe:	6010      	str	r0, [r2, #0]
  SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP);
 8002900:	4a05      	ldr	r2, [pc, #20]	; (8002918 <PWR_EnterSleepMode+0x28>)
 8002902:	6913      	ldr	r3, [r2, #16]
 8002904:	f023 0304 	bic.w	r3, r3, #4
 8002908:	6113      	str	r3, [r2, #16]
  if(PWR_SLEEPEntry == PWR_SLEEPEntry_WFI)
 800290a:	d101      	bne.n	8002910 <PWR_EnterSleepMode+0x20>
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
 800290c:	bf30      	wfi
 800290e:	4770      	bx	lr
    Wait For Event is a hint instruction that permits the processor to enter
    a low-power state until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFE(void)
{
  __ASM volatile ("wfe");
 8002910:	bf20      	wfe
  else
  {
    /* Request Wait For Event */
    __WFE();
  }
}
 8002912:	4770      	bx	lr
 8002914:	40007000 	.word	0x40007000
 8002918:	e000ed00 	.word	0xe000ed00

0800291c <PWR_EnterSTOPMode>:
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(PWR_Regulator));
  assert_param(IS_PWR_STOP_ENTRY(PWR_STOPEntry));
  
  /* Select the regulator state in STOP mode ---------------------------------*/
  tmpreg = PWR->CR;
 800291c:	4a0a      	ldr	r2, [pc, #40]	; (8002948 <PWR_EnterSTOPMode+0x2c>)
  
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP;
  
  /* Select STOP mode entry --------------------------------------------------*/
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 800291e:	2901      	cmp	r1, #1
  tmpreg = PWR->CR;
 8002920:	6813      	ldr	r3, [r2, #0]
  tmpreg &= CR_DS_MASK;
 8002922:	f023 0303 	bic.w	r3, r3, #3
  tmpreg |= PWR_Regulator;
 8002926:	ea40 0003 	orr.w	r0, r0, r3
  SCB->SCR |= SCB_SCR_SLEEPDEEP;
 800292a:	4b08      	ldr	r3, [pc, #32]	; (800294c <PWR_EnterSTOPMode+0x30>)
  PWR->CR = tmpreg;
 800292c:	6010      	str	r0, [r2, #0]
  SCB->SCR |= SCB_SCR_SLEEPDEEP;
 800292e:	691a      	ldr	r2, [r3, #16]
 8002930:	f042 0204 	orr.w	r2, r2, #4
 8002934:	611a      	str	r2, [r3, #16]
  if(PWR_STOPEntry == PWR_STOPEntry_WFI)
 8002936:	d105      	bne.n	8002944 <PWR_EnterSTOPMode+0x28>
  __ASM volatile ("wfi");
 8002938:	bf30      	wfi
  {
    /* Request Wait For Event */
    __WFE();
  }
  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP);  
 800293a:	691a      	ldr	r2, [r3, #16]
 800293c:	f022 0204 	bic.w	r2, r2, #4
 8002940:	611a      	str	r2, [r3, #16]
}
 8002942:	4770      	bx	lr
  __ASM volatile ("wfe");
 8002944:	bf20      	wfe
 8002946:	e7f8      	b.n	800293a <PWR_EnterSTOPMode+0x1e>
 8002948:	40007000 	.word	0x40007000
 800294c:	e000ed00 	.word	0xe000ed00

08002950 <PWR_EnterSTANDBYMode>:
  * @retval None
  */
void PWR_EnterSTANDBYMode(void)
{
  /* Clear Wakeup flag */
  PWR->CR |= PWR_CR_CWUF;
 8002950:	4b07      	ldr	r3, [pc, #28]	; (8002970 <PWR_EnterSTANDBYMode+0x20>)
 8002952:	681a      	ldr	r2, [r3, #0]
 8002954:	f042 0204 	orr.w	r2, r2, #4
 8002958:	601a      	str	r2, [r3, #0]
  
  /* Select STANDBY mode */
  PWR->CR |= PWR_CR_PDDS;
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	f042 0202 	orr.w	r2, r2, #2
 8002960:	601a      	str	r2, [r3, #0]
  
  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR |= SCB_SCR_SLEEPDEEP;
 8002962:	4a04      	ldr	r2, [pc, #16]	; (8002974 <PWR_EnterSTANDBYMode+0x24>)
 8002964:	6913      	ldr	r3, [r2, #16]
 8002966:	f043 0304 	orr.w	r3, r3, #4
 800296a:	6113      	str	r3, [r2, #16]
  __ASM volatile ("wfi");
 800296c:	bf30      	wfi
#if defined ( __CC_ARM   )
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
}
 800296e:	4770      	bx	lr
 8002970:	40007000 	.word	0x40007000
 8002974:	e000ed00 	.word	0xe000ed00

08002978 <PWR_GetFlagStatus>:
{
  FlagStatus bitstatus = RESET;
  /* Check the parameters */
  assert_param(IS_PWR_GET_FLAG(PWR_FLAG));
  
  if ((PWR->CSR & PWR_FLAG) != (uint32_t)RESET)
 8002978:	4b03      	ldr	r3, [pc, #12]	; (8002988 <PWR_GetFlagStatus+0x10>)
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	4203      	tst	r3, r0
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 800297e:	bf14      	ite	ne
 8002980:	2001      	movne	r0, #1
 8002982:	2000      	moveq	r0, #0
 8002984:	4770      	bx	lr
 8002986:	bf00      	nop
 8002988:	40007000 	.word	0x40007000

0800298c <PWR_ClearFlag>:
void PWR_ClearFlag(uint32_t PWR_FLAG)
{
  /* Check the parameters */
  assert_param(IS_PWR_CLEAR_FLAG(PWR_FLAG));
         
  PWR->CR |=  PWR_FLAG << 2;
 800298c:	4a02      	ldr	r2, [pc, #8]	; (8002998 <PWR_ClearFlag+0xc>)
 800298e:	6813      	ldr	r3, [r2, #0]
 8002990:	ea43 0080 	orr.w	r0, r3, r0, lsl #2
 8002994:	6010      	str	r0, [r2, #0]
}
 8002996:	4770      	bx	lr
 8002998:	40007000 	.word	0x40007000

0800299c <RCC_DeInit>:
  */
void RCC_DeInit(void)
{
  
  /* Set MSION bit */
  RCC->CR |= (uint32_t)0x00000100;
 800299c:	4b0c      	ldr	r3, [pc, #48]	; (80029d0 <RCC_DeInit+0x34>)
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80029a4:	601a      	str	r2, [r3, #0]

  /* Reset SW[1:0], HPRE[3:0], PPRE1[2:0], PPRE2[2:0], MCOSEL[2:0] and MCOPRE[2:0] bits */
  RCC->CFGR &= (uint32_t)0x88FFC00C;
 80029a6:	6899      	ldr	r1, [r3, #8]
 80029a8:	4a0a      	ldr	r2, [pc, #40]	; (80029d4 <RCC_DeInit+0x38>)
 80029aa:	400a      	ands	r2, r1
 80029ac:	609a      	str	r2, [r3, #8]
  
  /* Reset HSION, HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xEEFEFFFE;
 80029ae:	681a      	ldr	r2, [r3, #0]
 80029b0:	f022 5288 	bic.w	r2, r2, #285212672	; 0x11000000
 80029b4:	f022 1201 	bic.w	r2, r2, #65537	; 0x10001
 80029b8:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80029ba:	681a      	ldr	r2, [r3, #0]
 80029bc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80029c0:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLMUL[3:0] and PLLDIV[1:0] bits */
  RCC->CFGR &= (uint32_t)0xFF02FFFF;
 80029c2:	689a      	ldr	r2, [r3, #8]
 80029c4:	f422 027d 	bic.w	r2, r2, #16580608	; 0xfd0000
 80029c8:	609a      	str	r2, [r3, #8]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80029ca:	2200      	movs	r2, #0
 80029cc:	60da      	str	r2, [r3, #12]
}
 80029ce:	4770      	bx	lr
 80029d0:	40023800 	.word	0x40023800
 80029d4:	88ffc00c 	.word	0x88ffc00c

080029d8 <RCC_HSEConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_HSE(RCC_HSE));

  /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE_OFF;
 80029d8:	2200      	movs	r2, #0
 80029da:	4b02      	ldr	r3, [pc, #8]	; (80029e4 <RCC_HSEConfig+0xc>)
 80029dc:	701a      	strb	r2, [r3, #0]

  /* Set the new HSE configuration -------------------------------------------*/
  *(__IO uint8_t *) CR_BYTE3_ADDRESS = RCC_HSE;
 80029de:	7018      	strb	r0, [r3, #0]

}
 80029e0:	4770      	bx	lr
 80029e2:	bf00      	nop
 80029e4:	40023802 	.word	0x40023802

080029e8 <RCC_MSIRangeConfig>:
  uint32_t tmpreg = 0;
  
  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_MSIRange));
  
  tmpreg = RCC->ICSCR;
 80029e8:	4a03      	ldr	r2, [pc, #12]	; (80029f8 <RCC_MSIRangeConfig+0x10>)
 80029ea:	6853      	ldr	r3, [r2, #4]
  
  /* Clear MSIRANGE[2:0] bits */
  tmpreg &= ~RCC_ICSCR_MSIRANGE;
 80029ec:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
  
  /* Set the MSIRANGE[2:0] bits according to RCC_MSIRange value */
  tmpreg |= (uint32_t)RCC_MSIRange;
 80029f0:	4318      	orrs	r0, r3

  /* Store the new value */
  RCC->ICSCR = tmpreg;
 80029f2:	6050      	str	r0, [r2, #4]
}
 80029f4:	4770      	bx	lr
 80029f6:	bf00      	nop
 80029f8:	40023800 	.word	0x40023800

080029fc <RCC_HSICmd>:
void RCC_HSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 80029fc:	4b01      	ldr	r3, [pc, #4]	; (8002a04 <RCC_HSICmd+0x8>)
 80029fe:	6018      	str	r0, [r3, #0]
}
 8002a00:	4770      	bx	lr
 8002a02:	bf00      	nop
 8002a04:	42470000 	.word	0x42470000

08002a08 <RCC_LSEConfig>:
{
  /* Check the parameters */
  assert_param(IS_RCC_LSE(RCC_LSE));
  
  /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
  *(__IO uint8_t *) CSR_BYTE2_ADDRESS = RCC_LSE_OFF;
 8002a08:	2200      	movs	r2, #0
 8002a0a:	4b02      	ldr	r3, [pc, #8]	; (8002a14 <RCC_LSEConfig+0xc>)
 8002a0c:	701a      	strb	r2, [r3, #0]

  /* Set the new LSE configuration -------------------------------------------*/
  *(__IO uint8_t *) CSR_BYTE2_ADDRESS = RCC_LSE;  
 8002a0e:	7018      	strb	r0, [r3, #0]
}
 8002a10:	4770      	bx	lr
 8002a12:	bf00      	nop
 8002a14:	40023835 	.word	0x40023835

08002a18 <RCC_LSICmd>:
void RCC_LSICmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 8002a18:	4b01      	ldr	r3, [pc, #4]	; (8002a20 <RCC_LSICmd+0x8>)
 8002a1a:	6018      	str	r0, [r3, #0]
}
 8002a1c:	4770      	bx	lr
 8002a1e:	bf00      	nop
 8002a20:	42470680 	.word	0x42470680

08002a24 <RCC_SYSCLKConfig>:
  uint32_t tmpreg = 0;
  
  /* Check the parameters */
  assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
  
  tmpreg = RCC->CFGR;
 8002a24:	4a03      	ldr	r2, [pc, #12]	; (8002a34 <RCC_SYSCLKConfig+0x10>)
 8002a26:	6893      	ldr	r3, [r2, #8]
  
  /* Clear SW[1:0] bits */
  tmpreg &= ~RCC_CFGR_SW;
 8002a28:	f023 0303 	bic.w	r3, r3, #3
  
  /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
  tmpreg |= RCC_SYSCLKSource;
 8002a2c:	4318      	orrs	r0, r3
  
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8002a2e:	6090      	str	r0, [r2, #8]
}
 8002a30:	4770      	bx	lr
 8002a32:	bf00      	nop
 8002a34:	40023800 	.word	0x40023800

08002a38 <RCC_GetSYSCLKSource>:
  *              - 0x08: HSE used as system clock
  *              - 0x0C: PLL used as system clock
  */
uint8_t RCC_GetSYSCLKSource(void)
{
  return ((uint8_t)(RCC->CFGR & RCC_CFGR_SWS));
 8002a38:	4b02      	ldr	r3, [pc, #8]	; (8002a44 <RCC_GetSYSCLKSource+0xc>)
 8002a3a:	6898      	ldr	r0, [r3, #8]
}
 8002a3c:	f000 000c 	and.w	r0, r0, #12
 8002a40:	4770      	bx	lr
 8002a42:	bf00      	nop
 8002a44:	40023800 	.word	0x40023800

08002a48 <RCC_HCLKConfig>:
  uint32_t tmpreg = 0;
  
  /* Check the parameters */
  assert_param(IS_RCC_HCLK(RCC_SYSCLK));
  
  tmpreg = RCC->CFGR;
 8002a48:	4a03      	ldr	r2, [pc, #12]	; (8002a58 <RCC_HCLKConfig+0x10>)
 8002a4a:	6893      	ldr	r3, [r2, #8]
  
  /* Clear HPRE[3:0] bits */
  tmpreg &= ~RCC_CFGR_HPRE;
 8002a4c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  
  /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
  tmpreg |= RCC_SYSCLK;
 8002a50:	4318      	orrs	r0, r3
  
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8002a52:	6090      	str	r0, [r2, #8]
}
 8002a54:	4770      	bx	lr
 8002a56:	bf00      	nop
 8002a58:	40023800 	.word	0x40023800

08002a5c <RCC_PCLK1Config>:
  uint32_t tmpreg = 0;
  
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  
  tmpreg = RCC->CFGR;
 8002a5c:	4a03      	ldr	r2, [pc, #12]	; (8002a6c <RCC_PCLK1Config+0x10>)
 8002a5e:	6893      	ldr	r3, [r2, #8]
  
  /* Clear PPRE1[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE1;
 8002a60:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
  
  /* Set PPRE1[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK;
 8002a64:	4318      	orrs	r0, r3
  
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8002a66:	6090      	str	r0, [r2, #8]
}
 8002a68:	4770      	bx	lr
 8002a6a:	bf00      	nop
 8002a6c:	40023800 	.word	0x40023800

08002a70 <RCC_PCLK2Config>:
  uint32_t tmpreg = 0;
  
  /* Check the parameters */
  assert_param(IS_RCC_PCLK(RCC_HCLK));
  
  tmpreg = RCC->CFGR;
 8002a70:	4a03      	ldr	r2, [pc, #12]	; (8002a80 <RCC_PCLK2Config+0x10>)
 8002a72:	6893      	ldr	r3, [r2, #8]
  
  /* Clear PPRE2[2:0] bits */
  tmpreg &= ~RCC_CFGR_PPRE2;
 8002a74:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
  
  /* Set PPRE2[2:0] bits according to RCC_HCLK value */
  tmpreg |= RCC_HCLK << 3;
 8002a78:	ea43 00c0 	orr.w	r0, r3, r0, lsl #3
  
  /* Store the new value */
  RCC->CFGR = tmpreg;
 8002a7c:	6090      	str	r0, [r2, #8]
}
 8002a7e:	4770      	bx	lr
 8002a80:	40023800 	.word	0x40023800

08002a84 <RCC_GetClocksFreq>:
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
  uint32_t tmp = 0, pllmul = 0, plldiv = 0, pllsource = 0, presc = 0, msirange = 0;

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8002a84:	4b23      	ldr	r3, [pc, #140]	; (8002b14 <RCC_GetClocksFreq+0x90>)
{
 8002a86:	b510      	push	{r4, lr}
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8002a88:	689a      	ldr	r2, [r3, #8]
 8002a8a:	f002 020c 	and.w	r2, r2, #12
  
  switch (tmp)
 8002a8e:	2a0c      	cmp	r2, #12
 8002a90:	d837      	bhi.n	8002b02 <RCC_GetClocksFreq+0x7e>
 8002a92:	e8df f002 	tbb	[pc, r2]
 8002a96:	3636      	.short	0x3636
 8002a98:	36073636 	.word	0x36073636
 8002a9c:	360a3636 	.word	0x360a3636
 8002aa0:	3636      	.short	0x3636
 8002aa2:	0c          	.byte	0x0c
 8002aa3:	00          	.byte	0x00
    case 0x00:  /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> 13;
      RCC_Clocks->SYSCLK_Frequency = (32768 * (1 << (msirange + 1)));
      break;
    case 0x04:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8002aa4:	4b1c      	ldr	r3, [pc, #112]	; (8002b18 <RCC_GetClocksFreq+0x94>)
        RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE) * pllmul) / plldiv);
      }
      break;
    default: /* MSI used as system clock */
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> 13;
      RCC_Clocks->SYSCLK_Frequency = (32768 * (1 << (msirange + 1)));
 8002aa6:	6003      	str	r3, [r0, #0]
      break;
 8002aa8:	e014      	b.n	8002ad4 <RCC_GetClocksFreq+0x50>
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8002aaa:	4b1c      	ldr	r3, [pc, #112]	; (8002b1c <RCC_GetClocksFreq+0x98>)
 8002aac:	e7fb      	b.n	8002aa6 <RCC_GetClocksFreq+0x22>
      pllmul = RCC->CFGR & RCC_CFGR_PLLMUL;
 8002aae:	6899      	ldr	r1, [r3, #8]
      pllmul = PLLMulTable[(pllmul >> 18)];
 8002ab0:	4c1b      	ldr	r4, [pc, #108]	; (8002b20 <RCC_GetClocksFreq+0x9c>)
 8002ab2:	f3c1 4183 	ubfx	r1, r1, #18, #4
      plldiv = RCC->CFGR & RCC_CFGR_PLLDIV;
 8002ab6:	689a      	ldr	r2, [r3, #8]
      pllmul = PLLMulTable[(pllmul >> 18)];
 8002ab8:	5c61      	ldrb	r1, [r4, r1]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8002aba:	689b      	ldr	r3, [r3, #8]
      pllmul = PLLMulTable[(pllmul >> 18)];
 8002abc:	b2c9      	uxtb	r1, r1
      if (pllsource == 0x00)
 8002abe:	03db      	lsls	r3, r3, #15
        RCC_Clocks->SYSCLK_Frequency = (((HSI_VALUE) * pllmul) / plldiv);
 8002ac0:	bf54      	ite	pl
 8002ac2:	4b15      	ldrpl	r3, [pc, #84]	; (8002b18 <RCC_GetClocksFreq+0x94>)
        RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE) * pllmul) / plldiv);
 8002ac4:	4b15      	ldrmi	r3, [pc, #84]	; (8002b1c <RCC_GetClocksFreq+0x98>)
      plldiv = (plldiv >> 22) + 1;
 8002ac6:	f3c2 5281 	ubfx	r2, r2, #22, #2
        RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE) * pllmul) / plldiv);
 8002aca:	434b      	muls	r3, r1
      plldiv = (plldiv >> 22) + 1;
 8002acc:	3201      	adds	r2, #1
        RCC_Clocks->SYSCLK_Frequency = (((HSE_VALUE) * pllmul) / plldiv);
 8002ace:	fbb3 f2f2 	udiv	r2, r3, r2
 8002ad2:	6002      	str	r2, [r0, #0]
  }
  /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8002ad4:	4a0f      	ldr	r2, [pc, #60]	; (8002b14 <RCC_GetClocksFreq+0x90>)
  tmp = tmp >> 4;
  presc = APBAHBPrescTable[tmp]; 
 8002ad6:	4913      	ldr	r1, [pc, #76]	; (8002b24 <RCC_GetClocksFreq+0xa0>)
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8002ad8:	6893      	ldr	r3, [r2, #8]
  tmp = tmp >> 4;
 8002ada:	f3c3 1303 	ubfx	r3, r3, #4, #4
  presc = APBAHBPrescTable[tmp]; 
 8002ade:	5ccc      	ldrb	r4, [r1, r3]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8002ae0:	6803      	ldr	r3, [r0, #0]
 8002ae2:	40e3      	lsrs	r3, r4
 8002ae4:	6043      	str	r3, [r0, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8002ae6:	6894      	ldr	r4, [r2, #8]
  tmp = tmp >> 8;
 8002ae8:	f3c4 2402 	ubfx	r4, r4, #8, #3
  presc = APBAHBPrescTable[tmp];
 8002aec:	5d0c      	ldrb	r4, [r1, r4]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8002aee:	fa23 f404 	lsr.w	r4, r3, r4
 8002af2:	6084      	str	r4, [r0, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8002af4:	6892      	ldr	r2, [r2, #8]
  tmp = tmp >> 11;
 8002af6:	f3c2 22c2 	ubfx	r2, r2, #11, #3
  presc = APBAHBPrescTable[tmp];
 8002afa:	5c8a      	ldrb	r2, [r1, r2]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8002afc:	40d3      	lsrs	r3, r2
 8002afe:	60c3      	str	r3, [r0, #12]
}
 8002b00:	bd10      	pop	{r4, pc}
      RCC_Clocks->SYSCLK_Frequency = (32768 * (1 << (msirange + 1)));
 8002b02:	f44f 4200 	mov.w	r2, #32768	; 0x8000
      msirange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> 13;
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	f3c3 3342 	ubfx	r3, r3, #13, #3
      RCC_Clocks->SYSCLK_Frequency = (32768 * (1 << (msirange + 1)));
 8002b0c:	3301      	adds	r3, #1
 8002b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002b12:	e7c8      	b.n	8002aa6 <RCC_GetClocksFreq+0x22>
 8002b14:	40023800 	.word	0x40023800
 8002b18:	00f42400 	.word	0x00f42400
 8002b1c:	007a1200 	.word	0x007a1200
 8002b20:	20000074 	.word	0x20000074
 8002b24:	20000064 	.word	0x20000064

08002b28 <RCC_RTCCLKConfig>:
  uint32_t 	tmpreg = 0;

  /* Check the parameters */
  assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
  
  if ((RCC_RTCCLKSource & RCC_CSR_RTCSEL_HSE) == RCC_CSR_RTCSEL_HSE)
 8002b28:	f400 3240 	and.w	r2, r0, #196608	; 0x30000
 8002b2c:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
 8002b30:	4b08      	ldr	r3, [pc, #32]	; (8002b54 <RCC_RTCCLKConfig+0x2c>)
 8002b32:	d106      	bne.n	8002b42 <RCC_RTCCLKConfig+0x1a>
  { 
    /* If HSE is selected as RTC clock source, configure HSE division factor for RTC clock */
    tmpreg = RCC->CR;
 8002b34:	6819      	ldr	r1, [r3, #0]

    /* Clear RTCPRE[1:0] bits */
    tmpreg &= ~RCC_CR_RTCPRE;

    /* Configure HSE division factor for RTC clock */
    tmpreg |= (RCC_RTCCLKSource & RCC_CR_RTCPRE);
 8002b36:	f000 40c0 	and.w	r0, r0, #1610612736	; 0x60000000
    tmpreg &= ~RCC_CR_RTCPRE;
 8002b3a:	f021 41c0 	bic.w	r1, r1, #1610612736	; 0x60000000
    tmpreg |= (RCC_RTCCLKSource & RCC_CR_RTCPRE);
 8002b3e:	4308      	orrs	r0, r1

    /* Store the new value */
    RCC->CR = tmpreg;
 8002b40:	6018      	str	r0, [r3, #0]
  }
         
  RCC->CSR &= ~RCC_CSR_RTCSEL;
 8002b42:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002b44:	f421 3140 	bic.w	r1, r1, #196608	; 0x30000
 8002b48:	6359      	str	r1, [r3, #52]	; 0x34
  
  /* Select the RTC clock source */
  RCC->CSR |= (RCC_RTCCLKSource & RCC_CSR_RTCSEL);
 8002b4a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002b4c:	430a      	orrs	r2, r1
 8002b4e:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002b50:	4770      	bx	lr
 8002b52:	bf00      	nop
 8002b54:	40023800 	.word	0x40023800

08002b58 <RCC_RTCCLKCmd>:
void RCC_RTCCLKCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CSR_RTCEN_BB = (uint32_t)NewState;
 8002b58:	4b01      	ldr	r3, [pc, #4]	; (8002b60 <RCC_RTCCLKCmd+0x8>)
 8002b5a:	6018      	str	r0, [r3, #0]
}
 8002b5c:	4770      	bx	lr
 8002b5e:	bf00      	nop
 8002b60:	424706d8 	.word	0x424706d8

08002b64 <RCC_RTCResetCmd>:
void RCC_RTCResetCmd(FunctionalState NewState)
{
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  *(__IO uint32_t *) CSR_RTCRST_BB = (uint32_t)NewState;
 8002b64:	4b01      	ldr	r3, [pc, #4]	; (8002b6c <RCC_RTCResetCmd+0x8>)
 8002b66:	6018      	str	r0, [r3, #0]
}
 8002b68:	4770      	bx	lr
 8002b6a:	bf00      	nop
 8002b6c:	424706dc 	.word	0x424706dc

08002b70 <RCC_AHBPeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
{
 8002b70:	4b04      	ldr	r3, [pc, #16]	; (8002b84 <RCC_AHBPeriphClockCmd+0x14>)
  assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
  {
    RCC->AHBENR |= RCC_AHBPeriph;
 8002b72:	69da      	ldr	r2, [r3, #28]
  if (NewState != DISABLE)
 8002b74:	b111      	cbz	r1, 8002b7c <RCC_AHBPeriphClockCmd+0xc>
    RCC->AHBENR |= RCC_AHBPeriph;
 8002b76:	4310      	orrs	r0, r2
  }
  else
  {
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8002b78:	61d8      	str	r0, [r3, #28]
  }
}
 8002b7a:	4770      	bx	lr
    RCC->AHBENR &= ~RCC_AHBPeriph;
 8002b7c:	ea22 0000 	bic.w	r0, r2, r0
 8002b80:	e7fa      	b.n	8002b78 <RCC_AHBPeriphClockCmd+0x8>
 8002b82:	bf00      	nop
 8002b84:	40023800 	.word	0x40023800

08002b88 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8002b88:	4b04      	ldr	r3, [pc, #16]	; (8002b9c <RCC_APB2PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8002b8a:	6a1a      	ldr	r2, [r3, #32]
  if (NewState != DISABLE)
 8002b8c:	b111      	cbz	r1, 8002b94 <RCC_APB2PeriphClockCmd+0xc>
    RCC->APB2ENR |= RCC_APB2Periph;
 8002b8e:	4310      	orrs	r0, r2
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8002b90:	6218      	str	r0, [r3, #32]
  }
}
 8002b92:	4770      	bx	lr
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8002b94:	ea22 0000 	bic.w	r0, r2, r0
 8002b98:	e7fa      	b.n	8002b90 <RCC_APB2PeriphClockCmd+0x8>
 8002b9a:	bf00      	nop
 8002b9c:	40023800 	.word	0x40023800

08002ba0 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8002ba0:	4b04      	ldr	r3, [pc, #16]	; (8002bb4 <RCC_APB1PeriphClockCmd+0x14>)
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8002ba2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
  if (NewState != DISABLE)
 8002ba4:	b111      	cbz	r1, 8002bac <RCC_APB1PeriphClockCmd+0xc>
    RCC->APB1ENR |= RCC_APB1Periph;
 8002ba6:	4310      	orrs	r0, r2
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8002ba8:	6258      	str	r0, [r3, #36]	; 0x24
  }
}
 8002baa:	4770      	bx	lr
    RCC->APB1ENR &= ~RCC_APB1Periph;
 8002bac:	ea22 0000 	bic.w	r0, r2, r0
 8002bb0:	e7fa      	b.n	8002ba8 <RCC_APB1PeriphClockCmd+0x8>
 8002bb2:	bf00      	nop
 8002bb4:	40023800 	.word	0x40023800

08002bb8 <RCC_APB2PeriphResetCmd>:
  * @param  NewState: new state of the specified peripheral reset.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8002bb8:	4b04      	ldr	r3, [pc, #16]	; (8002bcc <RCC_APB2PeriphResetCmd+0x14>)
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
  {
    RCC->APB2RSTR |= RCC_APB2Periph;
 8002bba:	695a      	ldr	r2, [r3, #20]
  if (NewState != DISABLE)
 8002bbc:	b111      	cbz	r1, 8002bc4 <RCC_APB2PeriphResetCmd+0xc>
    RCC->APB2RSTR |= RCC_APB2Periph;
 8002bbe:	4310      	orrs	r0, r2
  }
  else
  {
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8002bc0:	6158      	str	r0, [r3, #20]
  }
}
 8002bc2:	4770      	bx	lr
    RCC->APB2RSTR &= ~RCC_APB2Periph;
 8002bc4:	ea22 0000 	bic.w	r0, r2, r0
 8002bc8:	e7fa      	b.n	8002bc0 <RCC_APB2PeriphResetCmd+0x8>
 8002bca:	bf00      	nop
 8002bcc:	40023800 	.word	0x40023800

08002bd0 <RCC_GetFlagStatus>:
  assert_param(IS_RCC_FLAG(RCC_FLAG));

  /* Get the RCC register index */
  tmp = RCC_FLAG >> 5;

  if (tmp == 1)               /* The flag to check is in CR register */
 8002bd0:	0943      	lsrs	r3, r0, #5
 8002bd2:	2b01      	cmp	r3, #1
 8002bd4:	4b05      	ldr	r3, [pc, #20]	; (8002bec <RCC_GetFlagStatus+0x1c>)
  {
    statusreg = RCC->CSR;
  }

  /* Get the flag position */
  tmp = RCC_FLAG & FLAG_MASK;
 8002bd6:	f000 001f 	and.w	r0, r0, #31
    statusreg = RCC->CR;
 8002bda:	bf0c      	ite	eq
 8002bdc:	681b      	ldreq	r3, [r3, #0]
    statusreg = RCC->CSR;
 8002bde:	6b5b      	ldrne	r3, [r3, #52]	; 0x34

  if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 8002be0:	fa23 f000 	lsr.w	r0, r3, r0
  {
    bitstatus = RESET;
  }
  /* Return the flag status */
  return bitstatus;
}
 8002be4:	f000 0001 	and.w	r0, r0, #1
 8002be8:	4770      	bx	lr
 8002bea:	bf00      	nop
 8002bec:	40023800 	.word	0x40023800

08002bf0 <RTC_OutputConfig>:
  /* Check the parameters */
  assert_param(IS_RTC_OUTPUT(RTC_Output));
  assert_param(IS_RTC_OUTPUT_POL(RTC_OutputPolarity));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8002bf0:	22ca      	movs	r2, #202	; 0xca
 8002bf2:	4b07      	ldr	r3, [pc, #28]	; (8002c10 <RTC_OutputConfig+0x20>)
 8002bf4:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8002bf6:	2253      	movs	r2, #83	; 0x53
 8002bf8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Clear the bits to be configured */
  RTC->CR &= (uint32_t)~(RTC_CR_OSEL | RTC_CR_POL);
 8002bfa:	689a      	ldr	r2, [r3, #8]
 8002bfc:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 8002c00:	609a      	str	r2, [r3, #8]

  /* Configure the output selection and polarity */
  RTC->CR |= (uint32_t)(RTC_Output | RTC_OutputPolarity);
 8002c02:	689a      	ldr	r2, [r3, #8]
 8002c04:	4311      	orrs	r1, r2

  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF;
 8002c06:	22ff      	movs	r2, #255	; 0xff
  RTC->CR |= (uint32_t)(RTC_Output | RTC_OutputPolarity);
 8002c08:	4301      	orrs	r1, r0
 8002c0a:	6099      	str	r1, [r3, #8]
  RTC->WPR = 0xFF;
 8002c0c:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002c0e:	4770      	bx	lr
 8002c10:	40002800 	.word	0x40002800

08002c14 <RTC_OutputTypeConfig>:
void RTC_OutputTypeConfig(uint32_t RTC_OutputType)
{
  /* Check the parameters */
  assert_param(IS_RTC_OUTPUT_TYPE(RTC_OutputType));
  
  RTC->TAFCR &= (uint32_t)~(RTC_TAFCR_ALARMOUTTYPE);
 8002c14:	4b04      	ldr	r3, [pc, #16]	; (8002c28 <RTC_OutputTypeConfig+0x14>)
 8002c16:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c18:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002c1c:	641a      	str	r2, [r3, #64]	; 0x40
  RTC->TAFCR |= (uint32_t)(RTC_OutputType);  
 8002c1e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c20:	4310      	orrs	r0, r2
 8002c22:	6418      	str	r0, [r3, #64]	; 0x40
}
 8002c24:	4770      	bx	lr
 8002c26:	bf00      	nop
 8002c28:	40002800 	.word	0x40002800

08002c2c <RTC_ITConfig>:
  /* Check the parameters */
  assert_param(IS_RTC_CONFIG_IT(RTC_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  /* Disable the write protection for RTC registers */
  RTC->WPR = 0xCA;
 8002c2c:	22ca      	movs	r2, #202	; 0xca
 8002c2e:	4b0d      	ldr	r3, [pc, #52]	; (8002c64 <RTC_ITConfig+0x38>)
{
 8002c30:	b510      	push	{r4, lr}
  RTC->WPR = 0xCA;
 8002c32:	625a      	str	r2, [r3, #36]	; 0x24
  RTC->WPR = 0x53;
 8002c34:	2253      	movs	r2, #83	; 0x53
 8002c36:	625a      	str	r2, [r3, #36]	; 0x24
 8002c38:	f020 0404 	bic.w	r4, r0, #4

  if (NewState != DISABLE)
  {
    /* Configure the Interrupts in the RTC_CR register */
    RTC->CR |= (uint32_t)(RTC_IT & ~RTC_TAFCR_TAMPIE);
 8002c3c:	689a      	ldr	r2, [r3, #8]
 8002c3e:	f000 0004 	and.w	r0, r0, #4
  if (NewState != DISABLE)
 8002c42:	b141      	cbz	r1, 8002c56 <RTC_ITConfig+0x2a>
    RTC->CR |= (uint32_t)(RTC_IT & ~RTC_TAFCR_TAMPIE);
 8002c44:	4322      	orrs	r2, r4
 8002c46:	609a      	str	r2, [r3, #8]
    /* Configure the Tamper Interrupt in the RTC_TAFCR */
    RTC->TAFCR |= (uint32_t)(RTC_IT & RTC_TAFCR_TAMPIE);
 8002c48:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c4a:	4310      	orrs	r0, r2
    RTC->CR &= (uint32_t)~(RTC_IT & (uint32_t)~RTC_TAFCR_TAMPIE);
    /* Configure the Tamper Interrupt in the RTC_TAFCR */
    RTC->TAFCR &= (uint32_t)~(RTC_IT & RTC_TAFCR_TAMPIE);
  }
  /* Enable the write protection for RTC registers */
  RTC->WPR = 0xFF; 
 8002c4c:	22ff      	movs	r2, #255	; 0xff
    RTC->TAFCR &= (uint32_t)~(RTC_IT & RTC_TAFCR_TAMPIE);
 8002c4e:	6418      	str	r0, [r3, #64]	; 0x40
  RTC->WPR = 0xFF; 
 8002c50:	4b04      	ldr	r3, [pc, #16]	; (8002c64 <RTC_ITConfig+0x38>)
 8002c52:	625a      	str	r2, [r3, #36]	; 0x24
}
 8002c54:	bd10      	pop	{r4, pc}
    RTC->CR &= (uint32_t)~(RTC_IT & (uint32_t)~RTC_TAFCR_TAMPIE);
 8002c56:	ea22 0204 	bic.w	r2, r2, r4
 8002c5a:	609a      	str	r2, [r3, #8]
    RTC->TAFCR &= (uint32_t)~(RTC_IT & RTC_TAFCR_TAMPIE);
 8002c5c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c5e:	ea22 0000 	bic.w	r0, r2, r0
 8002c62:	e7f3      	b.n	8002c4c <RTC_ITConfig+0x20>
 8002c64:	40002800 	.word	0x40002800

08002c68 <RTC_ClearITPendingBit>:

  /* Get the RTC_ISR Interrupt pending bits mask */
  tmpreg = (uint32_t)(RTC_IT >> 4);

  /* Clear the interrupt pending bits in the RTC_ISR register */
  RTC->ISR = (uint32_t)((uint32_t)(~((tmpreg | RTC_ISR_INIT)& 0x0000FFFF) | (uint32_t)(RTC->ISR & RTC_ISR_INIT))); 
 8002c68:	4a05      	ldr	r2, [pc, #20]	; (8002c80 <RTC_ClearITPendingBit+0x18>)
 8002c6a:	f3c0 100f 	ubfx	r0, r0, #4, #16
 8002c6e:	68d3      	ldr	r3, [r2, #12]
 8002c70:	f040 0080 	orr.w	r0, r0, #128	; 0x80
 8002c74:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002c78:	ea63 0300 	orn	r3, r3, r0
 8002c7c:	60d3      	str	r3, [r2, #12]
}
 8002c7e:	4770      	bx	lr
 8002c80:	40002800 	.word	0x40002800

08002c84 <SYSCFG_EXTILineConfig>:
  * @param  EXTI_PinSourcex: specifies the EXTI line to be configured.
  *         This parameter can be EXTI_PinSourcex where x can be (0..15).
  * @retval None
  */
void SYSCFG_EXTILineConfig(uint8_t EXTI_PortSourceGPIOx, uint8_t EXTI_PinSourcex)
{
 8002c84:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_EXTI_PORT_SOURCE(EXTI_PortSourceGPIOx));
  assert_param(IS_EXTI_PIN_SOURCE(EXTI_PinSourcex));
  
  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 8002c86:	240f      	movs	r4, #15
 8002c88:	f001 0303 	and.w	r3, r1, #3
 8002c8c:	f001 01fc 	and.w	r1, r1, #252	; 0xfc
 8002c90:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
 8002c94:	f501 3180 	add.w	r1, r1, #65536	; 0x10000
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 8002c98:	688a      	ldr	r2, [r1, #8]
  tmp = ((uint32_t)0x0F) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03));
 8002c9a:	009b      	lsls	r3, r3, #2
 8002c9c:	409c      	lsls	r4, r3
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] &= ~tmp;
 8002c9e:	ea22 0204 	bic.w	r2, r2, r4
 8002ca2:	608a      	str	r2, [r1, #8]
  SYSCFG->EXTICR[EXTI_PinSourcex >> 0x02] |= (((uint32_t)EXTI_PortSourceGPIOx) << (0x04 * (EXTI_PinSourcex & (uint8_t)0x03)));
 8002ca4:	688a      	ldr	r2, [r1, #8]
 8002ca6:	4098      	lsls	r0, r3
 8002ca8:	4310      	orrs	r0, r2
 8002caa:	6088      	str	r0, [r1, #8]
}
 8002cac:	bd10      	pop	{r4, pc}
	...

08002cb0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002cb0:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002cb2:	e003      	b.n	8002cbc <LoopCopyDataInit>

08002cb4 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002cb4:	4b0b      	ldr	r3, [pc, #44]	; (8002ce4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002cb6:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002cb8:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002cba:	3104      	adds	r1, #4

08002cbc <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002cbc:	480a      	ldr	r0, [pc, #40]	; (8002ce8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8002cbe:	4b0b      	ldr	r3, [pc, #44]	; (8002cec <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002cc0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002cc2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002cc4:	d3f6      	bcc.n	8002cb4 <CopyDataInit>
  ldr r2, =_sbss
 8002cc6:	4a0a      	ldr	r2, [pc, #40]	; (8002cf0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002cc8:	e002      	b.n	8002cd0 <LoopFillZerobss>

08002cca <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002cca:	2300      	movs	r3, #0
  str r3, [r2], #4
 8002ccc:	f842 3b04 	str.w	r3, [r2], #4

08002cd0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002cd0:	4b08      	ldr	r3, [pc, #32]	; (8002cf4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002cd2:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002cd4:	d3f9      	bcc.n	8002cca <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002cd6:	f7fe f8d7 	bl	8000e88 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002cda:	f001 f80f 	bl	8003cfc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002cde:	f000 fe91 	bl	8003a04 <main>
  bx lr
 8002ce2:	4770      	bx	lr
  ldr r3, =_sidata
 8002ce4:	0800475c 	.word	0x0800475c
  ldr r0, =_sdata
 8002ce8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002cec:	20000280 	.word	0x20000280
  ldr r2, =_sbss
 8002cf0:	20000280 	.word	0x20000280
  ldr r3, = _ebss
 8002cf4:	20000358 	.word	0x20000358

08002cf8 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002cf8:	e7fe      	b.n	8002cf8 <ADC1_IRQHandler>

08002cfa <convert_into_char>:
  * @param Number digit to displays
  *  p_tab values in array in ASCII   
  * @retval None
  */ 
void convert_into_char(uint32_t number, uint16_t *p_tab)
{
 8002cfa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint16_t units=0, tens=0, hundreds=0, thousands=0, misc=0;
  
  units = (((number%10000)%1000)%100)%10;
 8002cfe:	f242 7710 	movw	r7, #10000	; 0x2710
 8002d02:	fbb0 f3f7 	udiv	r3, r0, r7
 8002d06:	f44f 787a 	mov.w	r8, #1000	; 0x3e8
 8002d0a:	fb07 0313 	mls	r3, r7, r3, r0
 8002d0e:	fbb3 f5f8 	udiv	r5, r3, r8
 8002d12:	2664      	movs	r6, #100	; 0x64
 8002d14:	fb08 3515 	mls	r5, r8, r5, r3
 8002d18:	fbb5 f3f6 	udiv	r3, r5, r6
 8002d1c:	220a      	movs	r2, #10
 8002d1e:	fb06 5313 	mls	r3, r6, r3, r5
 8002d22:	fbb3 f5f2 	udiv	r5, r3, r2
 8002d26:	fb02 3515 	mls	r5, r2, r5, r3
  tens = ((((number-units)/10)%1000)%100)%10;
 8002d2a:	1b43      	subs	r3, r0, r5
 8002d2c:	fbb3 f3f2 	udiv	r3, r3, r2
 8002d30:	fbb3 fcf8 	udiv	ip, r3, r8
 8002d34:	fb08 3c1c 	mls	ip, r8, ip, r3
 8002d38:	fbbc f3f6 	udiv	r3, ip, r6
 8002d3c:	fb06 c313 	mls	r3, r6, r3, ip
 8002d40:	fbb3 fcf2 	udiv	ip, r3, r2
 8002d44:	fb02 3c1c 	mls	ip, r2, ip, r3
  hundreds = (((number-tens-units)/100))%100%10;
 8002d48:	eba0 0e0c 	sub.w	lr, r0, ip
 8002d4c:	ebae 0e05 	sub.w	lr, lr, r5
 8002d50:	fbbe fef6 	udiv	lr, lr, r6
 8002d54:	fbbe f3f6 	udiv	r3, lr, r6
 8002d58:	fb06 e613 	mls	r6, r6, r3, lr
 8002d5c:	fbb6 f3f2 	udiv	r3, r6, r2
 8002d60:	fb02 6313 	mls	r3, r2, r3, r6
  thousands = ((number-hundreds-tens-units)/1000)%10;
 8002d64:	1ac4      	subs	r4, r0, r3
 8002d66:	eba4 040c 	sub.w	r4, r4, ip
 8002d6a:	1b64      	subs	r4, r4, r5
 8002d6c:	fbb4 f4f8 	udiv	r4, r4, r8
 8002d70:	fbb4 f6f2 	udiv	r6, r4, r2
 8002d74:	fb02 4216 	mls	r2, r2, r6, r4
  misc = ((number-thousands-hundreds-tens-units)/10000);
  
  *(p_tab+4) = units + 0x30;
 8002d78:	f105 0430 	add.w	r4, r5, #48	; 0x30
 8002d7c:	810c      	strh	r4, [r1, #8]
  misc = ((number-thousands-hundreds-tens-units)/10000);
 8002d7e:	1a80      	subs	r0, r0, r2
  *(p_tab+3) = tens + 0x30;
 8002d80:	f10c 0430 	add.w	r4, ip, #48	; 0x30
 8002d84:	80cc      	strh	r4, [r1, #6]
  *(p_tab+2) = hundreds + 0x30;
 8002d86:	f103 0430 	add.w	r4, r3, #48	; 0x30
  misc = ((number-thousands-hundreds-tens-units)/10000);
 8002d8a:	1ac3      	subs	r3, r0, r3
 8002d8c:	eba3 030c 	sub.w	r3, r3, ip
 8002d90:	1b5b      	subs	r3, r3, r5
 8002d92:	fbb3 f3f7 	udiv	r3, r3, r7
  *(p_tab+2) = hundreds + 0x30;
 8002d96:	808c      	strh	r4, [r1, #4]
  *(p_tab+1) = thousands + 0x30;
  *(p_tab) = misc + 0x30;
 8002d98:	3330      	adds	r3, #48	; 0x30
  *(p_tab+1) = thousands + 0x30;
 8002d9a:	f102 0430 	add.w	r4, r2, #48	; 0x30
 8002d9e:	804c      	strh	r4, [r1, #2]
  *(p_tab) = misc + 0x30;
 8002da0:	800b      	strh	r3, [r1, #0]

}
 8002da2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08002da8 <Vdd_appli>:
  *   ---> LSBIdeal = VREF/4096 or VDA/4096
  * @param None   
  * @retval VDD measurements
  */
float Vdd_appli(void)
{
 8002da8:	b510      	push	{r4, lr}
  uint16_t MeasurINT ;

  float f_Vdd_appli ;
  
  /*Read the BandGap value on ADC converter*/
  MeasurINT = ADC_Supply();	
 8002daa:	4b0d      	ldr	r3, [pc, #52]	; (8002de0 <Vdd_appli+0x38>)
 8002dac:	4798      	blx	r3
  
  /* We use the theorical value */
  f_Vdd_appli = (VREF/MeasurINT) * ADC_CONV;
 8002dae:	4b0d      	ldr	r3, [pc, #52]	; (8002de4 <Vdd_appli+0x3c>)
 8002db0:	4798      	blx	r3
 8002db2:	4c0d      	ldr	r4, [pc, #52]	; (8002de8 <Vdd_appli+0x40>)
 8002db4:	4602      	mov	r2, r0
 8002db6:	460b      	mov	r3, r1
 8002db8:	a107      	add	r1, pc, #28	; (adr r1, 8002dd8 <Vdd_appli+0x30>)
 8002dba:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002dbe:	47a0      	blx	r4
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	4b0a      	ldr	r3, [pc, #40]	; (8002dec <Vdd_appli+0x44>)
 8002dc4:	4c0a      	ldr	r4, [pc, #40]	; (8002df0 <Vdd_appli+0x48>)
 8002dc6:	47a0      	blx	r4
 8002dc8:	4b0a      	ldr	r3, [pc, #40]	; (8002df4 <Vdd_appli+0x4c>)
 8002dca:	4798      	blx	r3

  /* convert Vdd_appli into mV */  
  f_Vdd_appli *= 1000L;
 8002dcc:	490a      	ldr	r1, [pc, #40]	; (8002df8 <Vdd_appli+0x50>)
 8002dce:	4b0b      	ldr	r3, [pc, #44]	; (8002dfc <Vdd_appli+0x54>)
 8002dd0:	4798      	blx	r3
	
  return f_Vdd_appli;
}
 8002dd2:	bd10      	pop	{r4, pc}
 8002dd4:	f3af 8000 	nop.w
 8002dd8:	0624dd2f 	.word	0x0624dd2f
 8002ddc:	3ff39581 	.word	0x3ff39581
 8002de0:	080032f9 	.word	0x080032f9
 8002de4:	080003f5 	.word	0x080003f5
 8002de8:	0800071d 	.word	0x0800071d
 8002dec:	40b00000 	.word	0x40b00000
 8002df0:	080004c9 	.word	0x080004c9
 8002df4:	080008ed 	.word	0x080008ed
 8002df8:	447a0000 	.word	0x447a0000
 8002dfc:	08000ba9 	.word	0x08000ba9

08002e00 <display_MuAmp>:
  * @caller several funcions
  * @param Current value.
  * @retval none
  */ 
void display_MuAmp (uint32_t Current)
{
 8002e00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  uint16_t tab[6];
          
  convert_into_char(Current, tab);
 8002e02:	4b12      	ldr	r3, [pc, #72]	; (8002e4c <display_MuAmp+0x4c>)
 8002e04:	a901      	add	r1, sp, #4
 8002e06:	4798      	blx	r3
  tab[5] = 'A';
  tab[4] = '';
 8002e08:	4b11      	ldr	r3, [pc, #68]	; (8002e50 <display_MuAmp+0x50>)
 8002e0a:	f8bd 2006 	ldrh.w	r2, [sp, #6]
 8002e0e:	9303      	str	r3, [sp, #12]
		
/* Test the significant digit for displays 3 or 4 digits*/
  if ( tab[0] != '0')
 8002e10:	f8bd 3004 	ldrh.w	r3, [sp, #4]
    tab[1] = tab[2] ;
    tab[2] = tab[3] ;		
    tab[3] = ' ';
  }
	
  LCD_GLASS_DisplayStrDeci(tab);
 8002e14:	a801      	add	r0, sp, #4
  if ( tab[0] != '0')
 8002e16:	2b30      	cmp	r3, #48	; 0x30
 8002e18:	4b0e      	ldr	r3, [pc, #56]	; (8002e54 <display_MuAmp+0x54>)
    tab[1] |= DOT; /* To add decimal point */
 8002e1a:	ea43 0302 	orr.w	r3, r3, r2
    tab[0] |= DOT ;
 8002e1e:	bf05      	ittet	eq
 8002e20:	f8ad 3004 	strheq.w	r3, [sp, #4]
    tab[1] = tab[2] ;
 8002e24:	f8bd 3008 	ldrheq.w	r3, [sp, #8]
    tab[1] |= DOT; /* To add decimal point */
 8002e28:	f8ad 3006 	strhne.w	r3, [sp, #6]
    tab[1] = tab[2] ;
 8002e2c:	f8ad 3006 	strheq.w	r3, [sp, #6]
    tab[2] = tab[3] ;		
 8002e30:	bf01      	itttt	eq
 8002e32:	f8bd 300a 	ldrheq.w	r3, [sp, #10]
 8002e36:	f8ad 3008 	strheq.w	r3, [sp, #8]
    tab[3] = ' ';
 8002e3a:	2320      	moveq	r3, #32
 8002e3c:	f8ad 300a 	strheq.w	r3, [sp, #10]
  LCD_GLASS_DisplayStrDeci(tab);
 8002e40:	4b05      	ldr	r3, [pc, #20]	; (8002e58 <display_MuAmp+0x58>)
 8002e42:	4798      	blx	r3
}
 8002e44:	b005      	add	sp, #20
 8002e46:	f85d fb04 	ldr.w	pc, [sp], #4
 8002e4a:	bf00      	nop
 8002e4c:	08002cfb 	.word	0x08002cfb
 8002e50:	004100b5 	.word	0x004100b5
 8002e54:	ffff8000 	.word	0xffff8000
 8002e58:	080013d1 	.word	0x080013d1

08002e5c <Bias_measurement>:
{
 8002e5c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  LCD_GLASS_ScrollSentence("      ** BIAS CURRENT ** JP1 OFF **",1,SCROLL_SPEED);	
 8002e60:	4b20      	ldr	r3, [pc, #128]	; (8002ee4 <Bias_measurement+0x88>)
 8002e62:	2296      	movs	r2, #150	; 0x96
 8002e64:	2101      	movs	r1, #1
 8002e66:	4820      	ldr	r0, [pc, #128]	; (8002ee8 <Bias_measurement+0x8c>)
 8002e68:	4798      	blx	r3
  MeasurINT = ADC_Icc_Test(MCU_STOP_NoRTC);
 8002e6a:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 8002f14 <Bias_measurement+0xb8>
 8002e6e:	2005      	movs	r0, #5
 8002e70:	47c8      	blx	r9
  Current = MeasurINT * Vdd_appli()/ADC_CONV; 
 8002e72:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 8002f18 <Bias_measurement+0xbc>
  MeasurINT = ADC_Icc_Test(MCU_STOP_NoRTC);
 8002e76:	4682      	mov	sl, r0
  Current = MeasurINT * Vdd_appli()/ADC_CONV; 
 8002e78:	47c0      	blx	r8
 8002e7a:	4605      	mov	r5, r0
 8002e7c:	4f1b      	ldr	r7, [pc, #108]	; (8002eec <Bias_measurement+0x90>)
 8002e7e:	4650      	mov	r0, sl
 8002e80:	47b8      	blx	r7
 8002e82:	4c1b      	ldr	r4, [pc, #108]	; (8002ef0 <Bias_measurement+0x94>)
 8002e84:	4629      	mov	r1, r5
 8002e86:	47a0      	blx	r4
 8002e88:	f04f 5166 	mov.w	r1, #964689920	; 0x39800000
 8002e8c:	47a0      	blx	r4
  Current *= 20L;
 8002e8e:	4919      	ldr	r1, [pc, #100]	; (8002ef4 <Bias_measurement+0x98>)
 8002e90:	47a0      	blx	r4
  display_MuAmp((uint32_t)Current);
 8002e92:	4e19      	ldr	r6, [pc, #100]	; (8002ef8 <Bias_measurement+0x9c>)
 8002e94:	47b0      	blx	r6
 8002e96:	4d19      	ldr	r5, [pc, #100]	; (8002efc <Bias_measurement+0xa0>)
 8002e98:	47a8      	blx	r5
  DATA_EEPROM_Unlock();
 8002e9a:	4b19      	ldr	r3, [pc, #100]	; (8002f00 <Bias_measurement+0xa4>)
 8002e9c:	4798      	blx	r3
  DATA_EEPROM_FastProgramByte((uint32_t)&Bias_Current, MeasurINT) ;
 8002e9e:	fa5f f18a 	uxtb.w	r1, sl
 8002ea2:	4b18      	ldr	r3, [pc, #96]	; (8002f04 <Bias_measurement+0xa8>)
 8002ea4:	4818      	ldr	r0, [pc, #96]	; (8002f08 <Bias_measurement+0xac>)
 8002ea6:	4798      	blx	r3
  DATA_EEPROM_Lock();	
 8002ea8:	4b18      	ldr	r3, [pc, #96]	; (8002f0c <Bias_measurement+0xb0>)
 8002eaa:	4798      	blx	r3
    Current = MeasurINT * Vdd_appli()/ADC_CONV; 
 8002eac:	f04f 5b66 	mov.w	fp, #964689920	; 0x39800000
 8002eb0:	464b      	mov	r3, r9
    Current *= 20L;
 8002eb2:	f8df a040 	ldr.w	sl, [pc, #64]	; 8002ef4 <Bias_measurement+0x98>
    MeasurINT = ADC_Icc_Test(MCU_STOP_NoRTC);
 8002eb6:	2005      	movs	r0, #5
 8002eb8:	9301      	str	r3, [sp, #4]
 8002eba:	4798      	blx	r3
 8002ebc:	4681      	mov	r9, r0
    Current = MeasurINT * Vdd_appli()/ADC_CONV; 
 8002ebe:	47c0      	blx	r8
 8002ec0:	9000      	str	r0, [sp, #0]
 8002ec2:	4648      	mov	r0, r9
 8002ec4:	47b8      	blx	r7
 8002ec6:	9900      	ldr	r1, [sp, #0]
 8002ec8:	47a0      	blx	r4
 8002eca:	4659      	mov	r1, fp
 8002ecc:	47a0      	blx	r4
    Current *= 20L;
 8002ece:	4651      	mov	r1, sl
 8002ed0:	47a0      	blx	r4
    display_MuAmp((uint32_t)Current);
 8002ed2:	47b0      	blx	r6
 8002ed4:	47a8      	blx	r5
    Delay(800) ;
 8002ed6:	4b0e      	ldr	r3, [pc, #56]	; (8002f10 <Bias_measurement+0xb4>)
 8002ed8:	f44f 7048 	mov.w	r0, #800	; 0x320
 8002edc:	4798      	blx	r3
 8002ede:	9b01      	ldr	r3, [sp, #4]
 8002ee0:	e7e9      	b.n	8002eb6 <Bias_measurement+0x5a>
 8002ee2:	bf00      	nop
 8002ee4:	080014e9 	.word	0x080014e9
 8002ee8:	080045f6 	.word	0x080045f6
 8002eec:	08000b01 	.word	0x08000b01
 8002ef0:	08000ba9 	.word	0x08000ba9
 8002ef4:	41a00000 	.word	0x41a00000
 8002ef8:	08000e49 	.word	0x08000e49
 8002efc:	08002e01 	.word	0x08002e01
 8002f00:	080024e1 	.word	0x080024e1
 8002f04:	08002625 	.word	0x08002625
 8002f08:	08080000 	.word	0x08080000
 8002f0c:	08002501 	.word	0x08002501
 8002f10:	080039e9 	.word	0x080039e9
 8002f14:	080033f5 	.word	0x080033f5
 8002f18:	08002da9 	.word	0x08002da9

08002f1c <GPIO_LowPower_Config>:
  * @caller ADC_Icc_Test
  * @param None
  * @retval None
  */
void GPIO_LowPower_Config(void)
{
 8002f1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  GPIO_InitTypeDef GPIO_InitStructure;

  /* store GPIO configuration before lowpower switch */
  GPIOA_MODER = GPIOA->MODER;
 8002f1e:	4829      	ldr	r0, [pc, #164]	; (8002fc4 <GPIO_LowPower_Config+0xa8>)
 8002f20:	4b29      	ldr	r3, [pc, #164]	; (8002fc8 <GPIO_LowPower_Config+0xac>)
 8002f22:	6802      	ldr	r2, [r0, #0]
  GPIOB_MODER = GPIOB->MODER;
 8002f24:	4c29      	ldr	r4, [pc, #164]	; (8002fcc <GPIO_LowPower_Config+0xb0>)
  GPIOA_MODER = GPIOA->MODER;
 8002f26:	601a      	str	r2, [r3, #0]
  GPIOB_MODER = GPIOB->MODER;
 8002f28:	6822      	ldr	r2, [r4, #0]
 8002f2a:	4b29      	ldr	r3, [pc, #164]	; (8002fd0 <GPIO_LowPower_Config+0xb4>)
  GPIOC_MODER = GPIOC->MODER;
 8002f2c:	4f29      	ldr	r7, [pc, #164]	; (8002fd4 <GPIO_LowPower_Config+0xb8>)
  GPIOB_MODER = GPIOB->MODER;
 8002f2e:	601a      	str	r2, [r3, #0]
  GPIOC_MODER = GPIOC->MODER;
 8002f30:	683a      	ldr	r2, [r7, #0]
 8002f32:	4b29      	ldr	r3, [pc, #164]	; (8002fd8 <GPIO_LowPower_Config+0xbc>)
  GPIOD_MODER = GPIOD->MODER;
 8002f34:	4d29      	ldr	r5, [pc, #164]	; (8002fdc <GPIO_LowPower_Config+0xc0>)
  GPIOC_MODER = GPIOC->MODER;
 8002f36:	601a      	str	r2, [r3, #0]
  GPIOD_MODER = GPIOD->MODER;
 8002f38:	682a      	ldr	r2, [r5, #0]
 8002f3a:	4b29      	ldr	r3, [pc, #164]	; (8002fe0 <GPIO_LowPower_Config+0xc4>)
  GPIOE_MODER = GPIOE->MODER;
 8002f3c:	4929      	ldr	r1, [pc, #164]	; (8002fe4 <GPIO_LowPower_Config+0xc8>)
  GPIOD_MODER = GPIOD->MODER;
 8002f3e:	601a      	str	r2, [r3, #0]
  GPIOE_MODER = GPIOE->MODER;
 8002f40:	680a      	ldr	r2, [r1, #0]
 8002f42:	4b29      	ldr	r3, [pc, #164]	; (8002fe8 <GPIO_LowPower_Config+0xcc>)
 8002f44:	601a      	str	r2, [r3, #0]
  GPIOH_MODER = GPIOH->MODER;
 8002f46:	4b29      	ldr	r3, [pc, #164]	; (8002fec <GPIO_LowPower_Config+0xd0>)
 8002f48:	4a29      	ldr	r2, [pc, #164]	; (8002ff0 <GPIO_LowPower_Config+0xd4>)
 8002f4a:	681e      	ldr	r6, [r3, #0]
 8002f4c:	6016      	str	r6, [r2, #0]
  GPIOA_PUPDR = GPIOA->PUPDR;
 8002f4e:	68c6      	ldr	r6, [r0, #12]
 8002f50:	4a28      	ldr	r2, [pc, #160]	; (8002ff4 <GPIO_LowPower_Config+0xd8>)
 8002f52:	6016      	str	r6, [r2, #0]
  GPIOB_PUPDR = GPIOB->PUPDR;
 8002f54:	68e6      	ldr	r6, [r4, #12]
 8002f56:	4a28      	ldr	r2, [pc, #160]	; (8002ff8 <GPIO_LowPower_Config+0xdc>)
 8002f58:	6016      	str	r6, [r2, #0]
  GPIOC_PUPDR = GPIOC->PUPDR;
 8002f5a:	68fe      	ldr	r6, [r7, #12]
 8002f5c:	4a27      	ldr	r2, [pc, #156]	; (8002ffc <GPIO_LowPower_Config+0xe0>)
 8002f5e:	6016      	str	r6, [r2, #0]
  GPIOD_PUPDR = GPIOD->PUPDR;
 8002f60:	68ee      	ldr	r6, [r5, #12]
 8002f62:	4a27      	ldr	r2, [pc, #156]	; (8003000 <GPIO_LowPower_Config+0xe4>)
 8002f64:	6016      	str	r6, [r2, #0]
  GPIOE_PUPDR = GPIOE->PUPDR;
 8002f66:	68ce      	ldr	r6, [r1, #12]
 8002f68:	4a26      	ldr	r2, [pc, #152]	; (8003004 <GPIO_LowPower_Config+0xe8>)
 8002f6a:	6016      	str	r6, [r2, #0]
  GPIOH_PUPDR = GPIOH->PUPDR;
 8002f6c:	68de      	ldr	r6, [r3, #12]
 8002f6e:	4a26      	ldr	r2, [pc, #152]	; (8003008 <GPIO_LowPower_Config+0xec>)
 8002f70:	6016      	str	r6, [r2, #0]
  
  /* Configure all GPIO port pins in Analog input mode (trigger OFF) */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_All;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_400KHz;
 8002f72:	2200      	movs	r2, #0
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 8002f74:	2603      	movs	r6, #3
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_400KHz;
 8002f76:	f88d 2005 	strb.w	r2, [sp, #5]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8002f7a:	f88d 2006 	strb.w	r2, [sp, #6]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8002f7e:	f88d 2007 	strb.w	r2, [sp, #7]

  
  GPIOD->MODER   = 0xFFFFFFFF;
 8002f82:	f04f 32ff 	mov.w	r2, #4294967295
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 8002f86:	f88d 6004 	strb.w	r6, [sp, #4]
  GPIOD->MODER   = 0xFFFFFFFF;
 8002f8a:	602a      	str	r2, [r5, #0]
  GPIOE->MODER   = 0xFFFFFFFF;
 8002f8c:	600a      	str	r2, [r1, #0]
  GPIOH->MODER   = 0xFFFFFFFF;
 8002f8e:	601a      	str	r2, [r3, #0]
  
  /* all GPIOA */
  GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3 | GPIO_Pin_6| GPIO_Pin_7 \
 8002f90:	f64f 73ee 	movw	r3, #65518	; 0xffee
 8002f94:	ad02      	add	r5, sp, #8
 8002f96:	f845 3d08 	str.w	r3, [r5, #-8]!
    | GPIO_Pin_13 | GPIO_Pin_14|GPIO_Pin_5 | GPIO_Pin_8  |GPIO_Pin_9 | GPIO_Pin_10 | GPIO_Pin_11 |  GPIO_Pin_12 |GPIO_Pin_15 ;

	GPIO_Init(GPIOA, &GPIO_InitStructure);  
 8002f9a:	4e1c      	ldr	r6, [pc, #112]	; (800300c <GPIO_LowPower_Config+0xf0>)
 8002f9c:	4629      	mov	r1, r5
 8002f9e:	47b0      	blx	r6

   /* All GPIOC except PC13 which is used for mesurement */
  GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3 | GPIO_Pin_4|  GPIO_Pin_5 |GPIO_Pin_6| GPIO_Pin_7| GPIO_Pin_8 \
 8002fa0:	f64d 73ff 	movw	r3, #57343	; 0xdfff
                                 | GPIO_Pin_9 | GPIO_Pin_10 | GPIO_Pin_11 |  GPIO_Pin_12 | GPIO_Pin_14 | GPIO_Pin_15 ;
  GPIO_Init(GPIOC, &GPIO_InitStructure);  
 8002fa4:	4629      	mov	r1, r5
 8002fa6:	4638      	mov	r0, r7
  GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3 | GPIO_Pin_4|  GPIO_Pin_5 |GPIO_Pin_6| GPIO_Pin_7| GPIO_Pin_8 \
 8002fa8:	9300      	str	r3, [sp, #0]
  GPIO_Init(GPIOC, &GPIO_InitStructure);  
 8002faa:	47b0      	blx	r6

   /* all GPIOB except PB6 and PB7 used for LED*/
  GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3 | GPIO_Pin_4|  GPIO_Pin_5 | GPIO_Pin_8 \
 8002fac:	f64f 733f 	movw	r3, #65343	; 0xff3f
                                 | GPIO_Pin_9 | GPIO_Pin_10 | GPIO_Pin_11 |  GPIO_Pin_12 |GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15 ;
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002fb0:	4629      	mov	r1, r5
 8002fb2:	4620      	mov	r0, r4
  GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3 | GPIO_Pin_4|  GPIO_Pin_5 | GPIO_Pin_8 \
 8002fb4:	9300      	str	r3, [sp, #0]
  GPIO_Init(GPIOB, &GPIO_InitStructure);
 8002fb6:	47b0      	blx	r6
  
  
  GPIO_LOW(GPIOB,GPIO_Pin_6);
 8002fb8:	2340      	movs	r3, #64	; 0x40
 8002fba:	8363      	strh	r3, [r4, #26]
  GPIO_LOW(GPIOB,GPIO_Pin_7);
 8002fbc:	2380      	movs	r3, #128	; 0x80
 8002fbe:	8363      	strh	r3, [r4, #26]
}
 8002fc0:	b003      	add	sp, #12
 8002fc2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002fc4:	40020000 	.word	0x40020000
 8002fc8:	200002d8 	.word	0x200002d8
 8002fcc:	40020400 	.word	0x40020400
 8002fd0:	200002f8 	.word	0x200002f8
 8002fd4:	40020800 	.word	0x40020800
 8002fd8:	20000300 	.word	0x20000300
 8002fdc:	40020c00 	.word	0x40020c00
 8002fe0:	20000304 	.word	0x20000304
 8002fe4:	40021000 	.word	0x40021000
 8002fe8:	200002f4 	.word	0x200002f4
 8002fec:	40021400 	.word	0x40021400
 8002ff0:	200002f0 	.word	0x200002f0
 8002ff4:	200002d4 	.word	0x200002d4
 8002ff8:	200002dc 	.word	0x200002dc
 8002ffc:	200002e0 	.word	0x200002e0
 8003000:	200002ec 	.word	0x200002ec
 8003004:	200002e4 	.word	0x200002e4
 8003008:	200002e8 	.word	0x200002e8
 800300c:	080026cd 	.word	0x080026cd

08003010 <Restore_GPIO_Config>:
  * @param None
  * @retval None
  */
void Restore_GPIO_Config(void)
{
  GPIOA->MODER = GPIOA_MODER;
 8003010:	4b15      	ldr	r3, [pc, #84]	; (8003068 <Restore_GPIO_Config+0x58>)
{
 8003012:	b570      	push	{r4, r5, r6, lr}
  GPIOA->MODER = GPIOA_MODER;
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	4d15      	ldr	r5, [pc, #84]	; (800306c <Restore_GPIO_Config+0x5c>)
  GPIOB->MODER = GPIOB_MODER;
 8003018:	4c15      	ldr	r4, [pc, #84]	; (8003070 <Restore_GPIO_Config+0x60>)
  GPIOA->MODER = GPIOA_MODER;
 800301a:	602b      	str	r3, [r5, #0]
  GPIOB->MODER = GPIOB_MODER;
 800301c:	4b15      	ldr	r3, [pc, #84]	; (8003074 <Restore_GPIO_Config+0x64>)
  GPIOC->MODER = GPIOC_MODER;
 800301e:	4816      	ldr	r0, [pc, #88]	; (8003078 <Restore_GPIO_Config+0x68>)
  GPIOB->MODER = GPIOB_MODER;
 8003020:	681b      	ldr	r3, [r3, #0]
  GPIOD->MODER = GPIOD_MODER;
 8003022:	4916      	ldr	r1, [pc, #88]	; (800307c <Restore_GPIO_Config+0x6c>)
  GPIOB->MODER = GPIOB_MODER;
 8003024:	6023      	str	r3, [r4, #0]
  GPIOC->MODER = GPIOC_MODER;
 8003026:	4b16      	ldr	r3, [pc, #88]	; (8003080 <Restore_GPIO_Config+0x70>)
  GPIOE->MODER = GPIOE_MODER;
 8003028:	4a16      	ldr	r2, [pc, #88]	; (8003084 <Restore_GPIO_Config+0x74>)
  GPIOC->MODER = GPIOC_MODER;
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	6003      	str	r3, [r0, #0]
  GPIOD->MODER = GPIOD_MODER;
 800302e:	4b16      	ldr	r3, [pc, #88]	; (8003088 <Restore_GPIO_Config+0x78>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	600b      	str	r3, [r1, #0]
  GPIOE->MODER = GPIOE_MODER;
 8003034:	4b15      	ldr	r3, [pc, #84]	; (800308c <Restore_GPIO_Config+0x7c>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	6013      	str	r3, [r2, #0]
  GPIOH->MODER = GPIOH_MODER;
 800303a:	4b15      	ldr	r3, [pc, #84]	; (8003090 <Restore_GPIO_Config+0x80>)
 800303c:	681e      	ldr	r6, [r3, #0]
 800303e:	4b15      	ldr	r3, [pc, #84]	; (8003094 <Restore_GPIO_Config+0x84>)
 8003040:	601e      	str	r6, [r3, #0]

  GPIOA->PUPDR = GPIOA_PUPDR;
 8003042:	4e15      	ldr	r6, [pc, #84]	; (8003098 <Restore_GPIO_Config+0x88>)
 8003044:	6836      	ldr	r6, [r6, #0]
 8003046:	60ee      	str	r6, [r5, #12]
  GPIOB->PUPDR = GPIOB_PUPDR;
 8003048:	4d14      	ldr	r5, [pc, #80]	; (800309c <Restore_GPIO_Config+0x8c>)
 800304a:	682d      	ldr	r5, [r5, #0]
 800304c:	60e5      	str	r5, [r4, #12]
  GPIOC->PUPDR = GPIOC_PUPDR;
 800304e:	4c14      	ldr	r4, [pc, #80]	; (80030a0 <Restore_GPIO_Config+0x90>)
 8003050:	6824      	ldr	r4, [r4, #0]
 8003052:	60c4      	str	r4, [r0, #12]
  GPIOD->PUPDR = GPIOD_PUPDR;
 8003054:	4813      	ldr	r0, [pc, #76]	; (80030a4 <Restore_GPIO_Config+0x94>)
 8003056:	6800      	ldr	r0, [r0, #0]
 8003058:	60c8      	str	r0, [r1, #12]
  GPIOE->PUPDR = GPIOE_PUPDR;
 800305a:	4913      	ldr	r1, [pc, #76]	; (80030a8 <Restore_GPIO_Config+0x98>)
 800305c:	6809      	ldr	r1, [r1, #0]
 800305e:	60d1      	str	r1, [r2, #12]
  GPIOH->PUPDR = GPIOH_PUPDR;
 8003060:	4a12      	ldr	r2, [pc, #72]	; (80030ac <Restore_GPIO_Config+0x9c>)
 8003062:	6812      	ldr	r2, [r2, #0]
 8003064:	60da      	str	r2, [r3, #12]
}
 8003066:	bd70      	pop	{r4, r5, r6, pc}
 8003068:	200002d8 	.word	0x200002d8
 800306c:	40020000 	.word	0x40020000
 8003070:	40020400 	.word	0x40020400
 8003074:	200002f8 	.word	0x200002f8
 8003078:	40020800 	.word	0x40020800
 800307c:	40020c00 	.word	0x40020c00
 8003080:	20000300 	.word	0x20000300
 8003084:	40021000 	.word	0x40021000
 8003088:	20000304 	.word	0x20000304
 800308c:	200002f4 	.word	0x200002f4
 8003090:	200002f0 	.word	0x200002f0
 8003094:	40021400 	.word	0x40021400
 8003098:	200002d4 	.word	0x200002d4
 800309c:	200002dc 	.word	0x200002dc
 80030a0:	200002e0 	.word	0x200002e0
 80030a4:	200002ec 	.word	0x200002ec
 80030a8:	200002e4 	.word	0x200002e4
 80030ac:	200002e8 	.word	0x200002e8

080030b0 <Config_Systick>:
  * @brief  Configures the clock system
  * @param  None
  * @retval None
  */
void Config_Systick()
{
 80030b0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  RCC_ClocksTypeDef RCC_Clocks;
  RCC_GetClocksFreq(&RCC_Clocks);
 80030b2:	4b0c      	ldr	r3, [pc, #48]	; (80030e4 <Config_Systick+0x34>)
 80030b4:	4668      	mov	r0, sp
 80030b6:	4798      	blx	r3
  SysTick_Config(RCC_Clocks.HCLK_Frequency / 2000);
 80030b8:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80030bc:	9b01      	ldr	r3, [sp, #4]
 80030be:	fbb3 f3f2 	udiv	r3, r3, r2
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 80030c2:	3b01      	subs	r3, #1
 80030c4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80030c8:	d209      	bcs.n	80030de <Config_Systick+0x2e>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80030ca:	21f0      	movs	r1, #240	; 0xf0
  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 80030cc:	4a06      	ldr	r2, [pc, #24]	; (80030e8 <Config_Systick+0x38>)
 80030ce:	6053      	str	r3, [r2, #4]
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 80030d0:	4b06      	ldr	r3, [pc, #24]	; (80030ec <Config_Systick+0x3c>)
 80030d2:	f883 1023 	strb.w	r1, [r3, #35]	; 0x23
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 80030d6:	2300      	movs	r3, #0
 80030d8:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80030da:	2307      	movs	r3, #7
 80030dc:	6013      	str	r3, [r2, #0]
}
 80030de:	b005      	add	sp, #20
 80030e0:	f85d fb04 	ldr.w	pc, [sp], #4
 80030e4:	08002a85 	.word	0x08002a85
 80030e8:	e000e010 	.word	0xe000e010
 80030ec:	e000ed00 	.word	0xe000ed00

080030f0 <Config_Systick_50ms>:
  * @brief  Configures the clock system in low frequency
  * @param  None
  * @retval None
  */
void Config_Systick_50ms()
{
 80030f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  RCC_ClocksTypeDef RCC_Clocks;
  RCC_GetClocksFreq(&RCC_Clocks);
 80030f2:	4b0b      	ldr	r3, [pc, #44]	; (8003120 <Config_Systick_50ms+0x30>)
 80030f4:	4668      	mov	r0, sp
 80030f6:	4798      	blx	r3
  SysTick_Config(RCC_Clocks.HCLK_Frequency / 2);
 80030f8:	9b01      	ldr	r3, [sp, #4]
 80030fa:	085b      	lsrs	r3, r3, #1
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 80030fc:	3b01      	subs	r3, #1
 80030fe:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003102:	d209      	bcs.n	8003118 <Config_Systick_50ms+0x28>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8003104:	21f0      	movs	r1, #240	; 0xf0
  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 8003106:	4a07      	ldr	r2, [pc, #28]	; (8003124 <Config_Systick_50ms+0x34>)
 8003108:	6053      	str	r3, [r2, #4]
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 800310a:	4b07      	ldr	r3, [pc, #28]	; (8003128 <Config_Systick_50ms+0x38>)
 800310c:	f883 1023 	strb.w	r1, [r3, #35]	; 0x23
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8003110:	2300      	movs	r3, #0
 8003112:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003114:	2307      	movs	r3, #7
 8003116:	6013      	str	r3, [r2, #0]
}
 8003118:	b005      	add	sp, #20
 800311a:	f85d fb04 	ldr.w	pc, [sp], #4
 800311e:	bf00      	nop
 8003120:	08002a85 	.word	0x08002a85
 8003124:	e000e010 	.word	0xe000e010
 8003128:	e000ed00 	.word	0xe000ed00

0800312c <SetHSICLKToMSI>:
  * @caller ADC_Icc_Test
  * @param Frequence, DIV by 2 ot not , With or without RTC
  * @retval None
  */
void SetHSICLKToMSI(uint32_t freq,bool div2,bool With_RTC)
{
 800312c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  
  /* RCC system reset */
  RCC_DeInit();
 8003130:	4b1e      	ldr	r3, [pc, #120]	; (80031ac <SetHSICLKToMSI+0x80>)
{
 8003132:	4614      	mov	r4, r2
 8003134:	460e      	mov	r6, r1
 8003136:	4607      	mov	r7, r0
  RCC_DeInit();
 8003138:	4798      	blx	r3

  /* Flash no latency*/
  FLASH_SetLatency(FLASH_Latency_0);
 800313a:	2000      	movs	r0, #0
 800313c:	4b1c      	ldr	r3, [pc, #112]	; (80031b0 <SetHSICLKToMSI+0x84>)
 800313e:	4798      	blx	r3
  
  /* Disable Prefetch Buffer */
  FLASH_PrefetchBufferCmd(DISABLE);
 8003140:	2000      	movs	r0, #0
 8003142:	4b1c      	ldr	r3, [pc, #112]	; (80031b4 <SetHSICLKToMSI+0x88>)
 8003144:	4798      	blx	r3

  /* Disable 64-bit access */
  FLASH_ReadAccess64Cmd(DISABLE);
 8003146:	2000      	movs	r0, #0
 8003148:	4b1b      	ldr	r3, [pc, #108]	; (80031b8 <SetHSICLKToMSI+0x8c>)
 800314a:	4798      	blx	r3
         
  /* Disable FLASH during SLeep  */
  FLASH_SLEEPPowerDownCmd(ENABLE);
 800314c:	2001      	movs	r0, #1
 800314e:	4b1b      	ldr	r3, [pc, #108]	; (80031bc <SetHSICLKToMSI+0x90>)
 8003150:	4798      	blx	r3
 
  /* Enable the PWR APB1 Clock */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_PWR, ENABLE);
 8003152:	2101      	movs	r1, #1
 8003154:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8003158:	4b19      	ldr	r3, [pc, #100]	; (80031c0 <SetHSICLKToMSI+0x94>)
 800315a:	4798      	blx	r3

  /* Select the Voltage Range 3 (1.2V) */
  PWR_VoltageScalingConfig(PWR_VoltageScaling_Range3);
 800315c:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 8003160:	4b18      	ldr	r3, [pc, #96]	; (80031c4 <SetHSICLKToMSI+0x98>)
 8003162:	4798      	blx	r3

  /* Wait Until the Voltage Regulator is ready */
  while (PWR_GetFlagStatus(PWR_FLAG_VOS) != RESET);
 8003164:	f8df 8080 	ldr.w	r8, [pc, #128]	; 80031e8 <SetHSICLKToMSI+0xbc>
 8003168:	2010      	movs	r0, #16
 800316a:	47c0      	blx	r8
 800316c:	4605      	mov	r5, r0
 800316e:	2800      	cmp	r0, #0
 8003170:	d1fa      	bne.n	8003168 <SetHSICLKToMSI+0x3c>

  /* Configure the MSI frequency */
  RCC_MSIRangeConfig(freq);
 8003172:	4638      	mov	r0, r7
 8003174:	4b14      	ldr	r3, [pc, #80]	; (80031c8 <SetHSICLKToMSI+0x9c>)
 8003176:	4798      	blx	r3
  
  /* Select MSI as system clock source */
  RCC_SYSCLKConfig(RCC_SYSCLKSource_MSI);
 8003178:	4628      	mov	r0, r5
 800317a:	4b14      	ldr	r3, [pc, #80]	; (80031cc <SetHSICLKToMSI+0xa0>)
 800317c:	4798      	blx	r3

  /* Wait until MSI is used as system clock source */
  while (RCC_GetSYSCLKSource() != 0x00);
 800317e:	4d14      	ldr	r5, [pc, #80]	; (80031d0 <SetHSICLKToMSI+0xa4>)
 8003180:	47a8      	blx	r5
 8003182:	2800      	cmp	r0, #0
 8003184:	d1fc      	bne.n	8003180 <SetHSICLKToMSI+0x54>

  if (div2)
 8003186:	b116      	cbz	r6, 800318e <SetHSICLKToMSI+0x62>
  {
    RCC_HCLKConfig(RCC_SYSCLK_Div2);    
 8003188:	2080      	movs	r0, #128	; 0x80
 800318a:	4b12      	ldr	r3, [pc, #72]	; (80031d4 <SetHSICLKToMSI+0xa8>)
 800318c:	4798      	blx	r3
  }

  RCC_HSICmd(DISABLE);
 800318e:	2000      	movs	r0, #0
 8003190:	4b11      	ldr	r3, [pc, #68]	; (80031d8 <SetHSICLKToMSI+0xac>)
 8003192:	4798      	blx	r3

  /* Disable HSE clock */
  RCC_HSEConfig(RCC_HSE_OFF);
 8003194:	2000      	movs	r0, #0
 8003196:	4b11      	ldr	r3, [pc, #68]	; (80031dc <SetHSICLKToMSI+0xb0>)
 8003198:	4798      	blx	r3

  /* Disable LSE clock */
  if (! With_RTC)
 800319a:	b914      	cbnz	r4, 80031a2 <SetHSICLKToMSI+0x76>
    RCC_LSEConfig(RCC_LSE_OFF);
 800319c:	4620      	mov	r0, r4
 800319e:	4b10      	ldr	r3, [pc, #64]	; (80031e0 <SetHSICLKToMSI+0xb4>)
 80031a0:	4798      	blx	r3

  /* Disable LSI clock */
  RCC_LSICmd(DISABLE);  

}
 80031a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  RCC_LSICmd(DISABLE);  
 80031a6:	2000      	movs	r0, #0
 80031a8:	4b0e      	ldr	r3, [pc, #56]	; (80031e4 <SetHSICLKToMSI+0xb8>)
 80031aa:	4718      	bx	r3
 80031ac:	0800299d 	.word	0x0800299d
 80031b0:	08002485 	.word	0x08002485
 80031b4:	08002499 	.word	0x08002499
 80031b8:	080024b1 	.word	0x080024b1
 80031bc:	080024c9 	.word	0x080024c9
 80031c0:	08002ba1 	.word	0x08002ba1
 80031c4:	080028b1 	.word	0x080028b1
 80031c8:	080029e9 	.word	0x080029e9
 80031cc:	08002a25 	.word	0x08002a25
 80031d0:	08002a39 	.word	0x08002a39
 80031d4:	08002a49 	.word	0x08002a49
 80031d8:	080029fd 	.word	0x080029fd
 80031dc:	080029d9 	.word	0x080029d9
 80031e0:	08002a09 	.word	0x08002a09
 80031e4:	08002a19 	.word	0x08002a19
 80031e8:	08002979 	.word	0x08002979

080031ec <SetHSICLK>:
  * @caller ADC_Icc_Test
  * @param None
  * @retval None
  */
void SetHSICLK(void)
{
 80031ec:	b510      	push	{r4, lr}
  /* Enable HSI Clock */
  RCC_HSICmd(ENABLE);
 80031ee:	2001      	movs	r0, #1
 80031f0:	4b10      	ldr	r3, [pc, #64]	; (8003234 <SetHSICLK+0x48>)
 80031f2:	4798      	blx	r3
  
  /*!< Wait till HSI is ready */
  while (RCC_GetFlagStatus(RCC_FLAG_HSIRDY) == RESET);
 80031f4:	4c10      	ldr	r4, [pc, #64]	; (8003238 <SetHSICLK+0x4c>)
 80031f6:	2021      	movs	r0, #33	; 0x21
 80031f8:	47a0      	blx	r4
 80031fa:	2800      	cmp	r0, #0
 80031fc:	d0fb      	beq.n	80031f6 <SetHSICLK+0xa>
  
  /* Enable 64-bit access */
  FLASH_ReadAccess64Cmd(ENABLE);
 80031fe:	2001      	movs	r0, #1
 8003200:	4b0e      	ldr	r3, [pc, #56]	; (800323c <SetHSICLK+0x50>)
 8003202:	4798      	blx	r3
  
  /* Enable Prefetch Buffer */
  FLASH_PrefetchBufferCmd(ENABLE);
 8003204:	2001      	movs	r0, #1
 8003206:	4b0e      	ldr	r3, [pc, #56]	; (8003240 <SetHSICLK+0x54>)
 8003208:	4798      	blx	r3
  
  /* Flash 1 wait state */
  FLASH_SetLatency(FLASH_Latency_1);
 800320a:	2001      	movs	r0, #1
 800320c:	4b0d      	ldr	r3, [pc, #52]	; (8003244 <SetHSICLK+0x58>)
 800320e:	4798      	blx	r3
  
  RCC_SYSCLKConfig(RCC_SYSCLKSource_HSI);
 8003210:	2001      	movs	r0, #1
 8003212:	4b0d      	ldr	r3, [pc, #52]	; (8003248 <SetHSICLK+0x5c>)
 8003214:	4798      	blx	r3
  
  while (RCC_GetSYSCLKSource() != 0x04);
 8003216:	4c0d      	ldr	r4, [pc, #52]	; (800324c <SetHSICLK+0x60>)
 8003218:	47a0      	blx	r4
 800321a:	2804      	cmp	r0, #4
 800321c:	d1fc      	bne.n	8003218 <SetHSICLK+0x2c>
      
  RCC_HCLKConfig(RCC_SYSCLK_Div1);  
 800321e:	2000      	movs	r0, #0
 8003220:	4b0b      	ldr	r3, [pc, #44]	; (8003250 <SetHSICLK+0x64>)
 8003222:	4798      	blx	r3
  /* PCLK2 = HCLK */
  RCC_PCLK2Config(RCC_HCLK_Div1);
 8003224:	2000      	movs	r0, #0
 8003226:	4b0b      	ldr	r3, [pc, #44]	; (8003254 <SetHSICLK+0x68>)
 8003228:	4798      	blx	r3

  /* PCLK1 = HCLK */
  RCC_PCLK1Config(RCC_HCLK_Div1);    
 
}
 800322a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  RCC_PCLK1Config(RCC_HCLK_Div1);    
 800322e:	2000      	movs	r0, #0
 8003230:	4b09      	ldr	r3, [pc, #36]	; (8003258 <SetHSICLK+0x6c>)
 8003232:	4718      	bx	r3
 8003234:	080029fd 	.word	0x080029fd
 8003238:	08002bd1 	.word	0x08002bd1
 800323c:	080024b1 	.word	0x080024b1
 8003240:	08002499 	.word	0x08002499
 8003244:	08002485 	.word	0x08002485
 8003248:	08002a25 	.word	0x08002a25
 800324c:	08002a39 	.word	0x08002a39
 8003250:	08002a49 	.word	0x08002a49
 8003254:	08002a71 	.word	0x08002a71
 8003258:	08002a5d 	.word	0x08002a5d

0800325c <ADC_Icc_Init>:
  * @caller main and ADC_Icc_Test
  * @param None
  * @retval None
  */ 
void ADC_Icc_Init(void)
{
 800325c:	b530      	push	{r4, r5, lr}
  ADC_InitTypeDef ADC_InitStructure;

/* Enable ADC clock */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 800325e:	2101      	movs	r1, #1
{
 8003260:	b087      	sub	sp, #28
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 8003262:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003266:	4b1a      	ldr	r3, [pc, #104]	; (80032d0 <ADC_Icc_Init+0x74>)
 8003268:	4798      	blx	r3

/* de-initialize ADC */
  ADC_DeInit(ADC1);
 800326a:	481a      	ldr	r0, [pc, #104]	; (80032d4 <ADC_Icc_Init+0x78>)
 800326c:	4b1a      	ldr	r3, [pc, #104]	; (80032d8 <ADC_Icc_Init+0x7c>)
 800326e:	4798      	blx	r3
  - Resolution = 12Bits
  - Prescaler = /1
  - sampling time 192 */

    /* ADC Configuration */
  ADC_StructInit(&ADC_InitStructure);
 8003270:	4668      	mov	r0, sp
 8003272:	4b1a      	ldr	r3, [pc, #104]	; (80032dc <ADC_Icc_Init+0x80>)
 8003274:	4798      	blx	r3
  ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
 8003276:	2300      	movs	r3, #0
  ADC_InitStructure.ADC_ScanConvMode = ENABLE;
 8003278:	2401      	movs	r4, #1
  ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
 800327a:	9300      	str	r3, [sp, #0]
  ADC_InitStructure.ADC_ContinuousConvMode = DISABLE;
 800327c:	f88d 3005 	strb.w	r3, [sp, #5]
  ADC_InitStructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
 8003280:	9302      	str	r3, [sp, #8]
  ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
 8003282:	9304      	str	r3, [sp, #16]
  ADC_InitStructure.ADC_NbrOfConversion = 1;
  ADC_Init(ADC1, &ADC_InitStructure);
 8003284:	4669      	mov	r1, sp
 8003286:	4813      	ldr	r0, [pc, #76]	; (80032d4 <ADC_Icc_Init+0x78>)
 8003288:	4b15      	ldr	r3, [pc, #84]	; (80032e0 <ADC_Icc_Init+0x84>)
  ADC_InitStructure.ADC_ScanConvMode = ENABLE;
 800328a:	f88d 4004 	strb.w	r4, [sp, #4]
  ADC_InitStructure.ADC_NbrOfConversion = 1;
 800328e:	f88d 4014 	strb.w	r4, [sp, #20]

  /* ADC1 regular channel4 configuration */
  ADC_RegularChannelConfig(ADC1, ADC_Channel_4, 1, ADC_SampleTime_192Cycles);
 8003292:	4d14      	ldr	r5, [pc, #80]	; (80032e4 <ADC_Icc_Init+0x88>)
  ADC_Init(ADC1, &ADC_InitStructure);
 8003294:	4798      	blx	r3
  ADC_RegularChannelConfig(ADC1, ADC_Channel_4, 1, ADC_SampleTime_192Cycles);
 8003296:	4622      	mov	r2, r4
 8003298:	2306      	movs	r3, #6
 800329a:	2104      	movs	r1, #4
 800329c:	480d      	ldr	r0, [pc, #52]	; (80032d4 <ADC_Icc_Init+0x78>)
 800329e:	47a8      	blx	r5
  ADC_DelaySelectionConfig(ADC1, ADC_DelayLength_Freeze);
 80032a0:	2110      	movs	r1, #16
 80032a2:	480c      	ldr	r0, [pc, #48]	; (80032d4 <ADC_Icc_Init+0x78>)
 80032a4:	4b10      	ldr	r3, [pc, #64]	; (80032e8 <ADC_Icc_Init+0x8c>)
 80032a6:	4798      	blx	r3

  ADC_PowerDownCmd(ADC1, ADC_PowerDown_Idle_Delay, ENABLE);
 80032a8:	4622      	mov	r2, r4
 80032aa:	f44f 3140 	mov.w	r1, #196608	; 0x30000
 80032ae:	4809      	ldr	r0, [pc, #36]	; (80032d4 <ADC_Icc_Init+0x78>)
 80032b0:	4b0e      	ldr	r3, [pc, #56]	; (80032ec <ADC_Icc_Init+0x90>)
 80032b2:	4798      	blx	r3
  
  /* Enable ADC1 */
  ADC_Cmd(ADC1, ENABLE);
 80032b4:	4621      	mov	r1, r4
 80032b6:	4807      	ldr	r0, [pc, #28]	; (80032d4 <ADC_Icc_Init+0x78>)
 80032b8:	4b0d      	ldr	r3, [pc, #52]	; (80032f0 <ADC_Icc_Init+0x94>)
 80032ba:	4798      	blx	r3
  
  /* Wait until ADC1 ON status */
  while (ADC_GetFlagStatus(ADC1, ADC_FLAG_ADONS) == RESET);
 80032bc:	4d05      	ldr	r5, [pc, #20]	; (80032d4 <ADC_Icc_Init+0x78>)
 80032be:	4c0d      	ldr	r4, [pc, #52]	; (80032f4 <ADC_Icc_Init+0x98>)
 80032c0:	2140      	movs	r1, #64	; 0x40
 80032c2:	4628      	mov	r0, r5
 80032c4:	47a0      	blx	r4
 80032c6:	2800      	cmp	r0, #0
 80032c8:	d0fa      	beq.n	80032c0 <ADC_Icc_Init+0x64>
}
 80032ca:	b007      	add	sp, #28
 80032cc:	bd30      	pop	{r4, r5, pc}
 80032ce:	bf00      	nop
 80032d0:	08002b89 	.word	0x08002b89
 80032d4:	40012400 	.word	0x40012400
 80032d8:	08002215 	.word	0x08002215
 80032dc:	0800228d 	.word	0x0800228d
 80032e0:	08002241 	.word	0x08002241
 80032e4:	080022ed 	.word	0x080022ed
 80032e8:	080022c7 	.word	0x080022c7
 80032ec:	080022b7 	.word	0x080022b7
 80032f0:	080022a5 	.word	0x080022a5
 80032f4:	08002405 	.word	0x08002405

080032f8 <ADC_Supply>:
  * @caller several functions
  * @param None
  * @retval ADC value
  */ 
uint16_t ADC_Supply(void)
{
 80032f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  uint8_t i;
  uint16_t res;

    /* Initializes ADC */
  ADC_Icc_Init();
 80032fc:	4b15      	ldr	r3, [pc, #84]	; (8003354 <ADC_Supply+0x5c>)
 80032fe:	4798      	blx	r3
 
  ADC_TempSensorVrefintCmd(ENABLE);
 8003300:	4e15      	ldr	r6, [pc, #84]	; (8003358 <ADC_Supply+0x60>)
 8003302:	2001      	movs	r0, #1
 8003304:	47b0      	blx	r6

  /* ADC1 regular channel 17 for VREF configuration */
  ADC_RegularChannelConfig(ADC1, ADC_Channel_17, 1, ADC_SampleTime_192Cycles);
 8003306:	4c15      	ldr	r4, [pc, #84]	; (800335c <ADC_Supply+0x64>)
 8003308:	2306      	movs	r3, #6
 800330a:	2201      	movs	r2, #1
 800330c:	2111      	movs	r1, #17
 800330e:	4814      	ldr	r0, [pc, #80]	; (8003360 <ADC_Supply+0x68>)
 8003310:	47a0      	blx	r4
  
  /* initialize result */
  res = 0;
 8003312:	2500      	movs	r5, #0
  ADC_RegularChannelConfig(ADC1, ADC_Channel_17, 1, ADC_SampleTime_192Cycles);
 8003314:	2404      	movs	r4, #4
  for(i=4; i>0; i--)
  {
  /* start ADC convertion by software */
    ADC_SoftwareStartConv(ADC1);
 8003316:	4f12      	ldr	r7, [pc, #72]	; (8003360 <ADC_Supply+0x68>)
 8003318:	f8df 8050 	ldr.w	r8, [pc, #80]	; 800336c <ADC_Supply+0x74>

    /* wait until end-of-covertion */
    while( ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC) == 0 );
 800331c:	f8df 9050 	ldr.w	r9, [pc, #80]	; 8003370 <ADC_Supply+0x78>
    ADC_SoftwareStartConv(ADC1);
 8003320:	4638      	mov	r0, r7
 8003322:	47c0      	blx	r8
    while( ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC) == 0 );
 8003324:	2102      	movs	r1, #2
 8003326:	4638      	mov	r0, r7
 8003328:	47c8      	blx	r9
 800332a:	2800      	cmp	r0, #0
 800332c:	d0fa      	beq.n	8003324 <ADC_Supply+0x2c>
  /* read ADC convertion result */
    res += ADC_GetConversionValue(ADC1);
 800332e:	4638      	mov	r0, r7
 8003330:	4b0c      	ldr	r3, [pc, #48]	; (8003364 <ADC_Supply+0x6c>)
 8003332:	4798      	blx	r3
 8003334:	3c01      	subs	r4, #1
 8003336:	4405      	add	r5, r0
  for(i=4; i>0; i--)
 8003338:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
    res += ADC_GetConversionValue(ADC1);
 800333c:	b2ad      	uxth	r5, r5
  for(i=4; i>0; i--)
 800333e:	d1ef      	bne.n	8003320 <ADC_Supply+0x28>
  }
	
  /* de-initialize ADC */
  ADC_TempSensorVrefintCmd(DISABLE);
 8003340:	4620      	mov	r0, r4
 8003342:	47b0      	blx	r6
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, DISABLE);
 8003344:	4621      	mov	r1, r4
 8003346:	f44f 7000 	mov.w	r0, #512	; 0x200
 800334a:	4b07      	ldr	r3, [pc, #28]	; (8003368 <ADC_Supply+0x70>)
 800334c:	4798      	blx	r3
  
  return (res>>2);
}
 800334e:	08a8      	lsrs	r0, r5, #2
 8003350:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003354:	0800325d 	.word	0x0800325d
 8003358:	080022d5 	.word	0x080022d5
 800335c:	080022ed 	.word	0x080022ed
 8003360:	40012400 	.word	0x40012400
 8003364:	080023ff 	.word	0x080023ff
 8003368:	08002b89 	.word	0x08002b89
 800336c:	080023f5 	.word	0x080023f5
 8003370:	08002405 	.word	0x08002405

08003374 <Config_RCC>:
  * @retval None
  */
void Config_RCC(RCC_TypeDef *sav_RCC)
{
  /* Save the RCC configuration registers */
  sav_RCC->AHBENR   = RCC->AHBENR;
 8003374:	4b0a      	ldr	r3, [pc, #40]	; (80033a0 <Config_RCC+0x2c>)
 8003376:	69da      	ldr	r2, [r3, #28]
 8003378:	61c2      	str	r2, [r0, #28]
  sav_RCC->APB1ENR  = RCC->APB1ENR;
 800337a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800337c:	6242      	str	r2, [r0, #36]	; 0x24
  sav_RCC->APB2ENR  = RCC->APB2ENR;
 800337e:	6a1a      	ldr	r2, [r3, #32]
 8003380:	6202      	str	r2, [r0, #32]
  sav_RCC->AHBLPENR   = RCC->AHBLPENR;
 8003382:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003384:	6282      	str	r2, [r0, #40]	; 0x28
  sav_RCC->APB1LPENR  = RCC->APB1LPENR;
 8003386:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003388:	6302      	str	r2, [r0, #48]	; 0x30
  sav_RCC->APB2LPENR  = RCC->APB2LPENR;
 800338a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800338c:	62c2      	str	r2, [r0, #44]	; 0x2c
  
  /* Set low power configuration */
  RCC->AHBENR = 0x05; // Ports A and C enable
 800338e:	2205      	movs	r2, #5
 8003390:	61da      	str	r2, [r3, #28]
  RCC->AHBLPENR = 0x05; 
 8003392:	629a      	str	r2, [r3, #40]	; 0x28
  RCC->APB1ENR =  RCC_APB1ENR_PWREN;     // PWR management enable     
 8003394:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003398:	625a      	str	r2, [r3, #36]	; 0x24
  RCC->APB2ENR = 0;
 800339a:	2200      	movs	r2, #0
 800339c:	621a      	str	r2, [r3, #32]
  
}
 800339e:	4770      	bx	lr
 80033a0:	40023800 	.word	0x40023800

080033a4 <Current_Measurement>:
  * @caller main and ADC_Icc_Test
  * @param None
  * @retval ADC conversion value
  */
uint16_t Current_Measurement (void)
{
 80033a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint16_t res,i;

  /* re-start ADC chanel 24 for Current measurement */
  ADC_Icc_Init();	
 80033a8:	4b0d      	ldr	r3, [pc, #52]	; (80033e0 <Current_Measurement+0x3c>)
 80033aa:	4798      	blx	r3
 80033ac:	2504      	movs	r5, #4

  /* initialize result */
  res = 0;
 80033ae:	2400      	movs	r4, #0

  for(i=4; i>0; i--)
  {
    /* start ADC convertion by software */
    ADC_SoftwareStartConv(ADC1);
 80033b0:	4e0c      	ldr	r6, [pc, #48]	; (80033e4 <Current_Measurement+0x40>)
 80033b2:	4f0d      	ldr	r7, [pc, #52]	; (80033e8 <Current_Measurement+0x44>)
    
    /* wait until end-of-covertion */
    while( ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC) == 0 );
 80033b4:	f8df 8038 	ldr.w	r8, [pc, #56]	; 80033f0 <Current_Measurement+0x4c>
    ADC_SoftwareStartConv(ADC1);
 80033b8:	4630      	mov	r0, r6
 80033ba:	47b8      	blx	r7
    while( ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC) == 0 );
 80033bc:	2102      	movs	r1, #2
 80033be:	4809      	ldr	r0, [pc, #36]	; (80033e4 <Current_Measurement+0x40>)
 80033c0:	47c0      	blx	r8
 80033c2:	2800      	cmp	r0, #0
 80033c4:	d0fa      	beq.n	80033bc <Current_Measurement+0x18>
    
    /* read ADC convertion result */
    res += ADC_GetConversionValue(ADC1);
 80033c6:	4630      	mov	r0, r6
 80033c8:	4b08      	ldr	r3, [pc, #32]	; (80033ec <Current_Measurement+0x48>)
 80033ca:	4798      	blx	r3
 80033cc:	3d01      	subs	r5, #1
 80033ce:	4404      	add	r4, r0
 80033d0:	b2ad      	uxth	r5, r5
 80033d2:	b2a4      	uxth	r4, r4
  for(i=4; i>0; i--)
 80033d4:	2d00      	cmp	r5, #0
 80033d6:	d1ef      	bne.n	80033b8 <Current_Measurement+0x14>
  }
   
  return (res>>2);
}
 80033d8:	08a0      	lsrs	r0, r4, #2
 80033da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80033de:	bf00      	nop
 80033e0:	0800325d 	.word	0x0800325d
 80033e4:	40012400 	.word	0x40012400
 80033e8:	080023f5 	.word	0x080023f5
 80033ec:	080023ff 	.word	0x080023ff
 80033f0:	08002405 	.word	0x08002405

080033f4 <ADC_Icc_Test>:
  * @caller main and ADC_Icc_Test
  * @param MCU state
  * @retval ADC value.
  */
uint16_t ADC_Icc_Test(uint8_t Mcu_State)
{
 80033f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t i;
  RCC_TypeDef SavRCC;
  /* Reset UserButton State */
  UserButton = FALSE;
  /* Start counter */
  GPIO_HIGH(CTN_GPIO_PORT,CTN_CNTEN_GPIO_PIN);
 80033f8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  UserButton = FALSE;
 80033fc:	2700      	movs	r7, #0
 80033fe:	4e89      	ldr	r6, [pc, #548]	; (8003624 <ADC_Icc_Test+0x230>)
  GPIO_HIGH(CTN_GPIO_PORT,CTN_CNTEN_GPIO_PIN);
 8003400:	4d89      	ldr	r5, [pc, #548]	; (8003628 <ADC_Icc_Test+0x234>)
  UserButton = FALSE;
 8003402:	7037      	strb	r7, [r6, #0]
  /* Disable the RTC Wakeup Interrupt */
  RTC_ITConfig(RTC_IT_WUT, DISABLE);
 8003404:	4639      	mov	r1, r7
{
 8003406:	b090      	sub	sp, #64	; 0x40
  GPIO_HIGH(CTN_GPIO_PORT,CTN_CNTEN_GPIO_PIN);
 8003408:	832b      	strh	r3, [r5, #24]
{
 800340a:	4604      	mov	r4, r0
  RTC_ITConfig(RTC_IT_WUT, DISABLE);
 800340c:	4b87      	ldr	r3, [pc, #540]	; (800362c <ADC_Icc_Test+0x238>)
 800340e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003412:	4798      	blx	r3
  /* Disable LCD */
  LCD_Cmd(DISABLE);
 8003414:	4638      	mov	r0, r7
 8003416:	4b86      	ldr	r3, [pc, #536]	; (8003630 <ADC_Icc_Test+0x23c>)
 8003418:	4798      	blx	r3
  /* wait until LCD disable */
  while (LCD_GetFlagStatus(LCD_FLAG_ENS) == SET);
 800341a:	4f86      	ldr	r7, [pc, #536]	; (8003634 <ADC_Icc_Test+0x240>)
 800341c:	2001      	movs	r0, #1
 800341e:	47b8      	blx	r7
 8003420:	2801      	cmp	r0, #1
 8003422:	d0fb      	beq.n	800341c <ADC_Icc_Test+0x28>
  /*Reset Idd-WakeUP flag*/
  Idd_WakeUP = FALSE;
 8003424:	2700      	movs	r7, #0
 8003426:	4b84      	ldr	r3, [pc, #528]	; (8003638 <ADC_Icc_Test+0x244>)
 8003428:	701f      	strb	r7, [r3, #0]
  /* Set IO in lowpower configuration*/
  GPIO_LowPower_Config(); 
 800342a:	4b84      	ldr	r3, [pc, #528]	; (800363c <ADC_Icc_Test+0x248>)
 800342c:	4798      	blx	r3
  /*Disable fast wakeUp*/
  PWR_FastWakeUpCmd(DISABLE);
 800342e:	4b84      	ldr	r3, [pc, #528]	; (8003640 <ADC_Icc_Test+0x24c>)
 8003430:	4638      	mov	r0, r7
 8003432:	4798      	blx	r3
  
/* Test MCU state for configuration */
  switch (Mcu_State)
 8003434:	2c06      	cmp	r4, #6
 8003436:	d846      	bhi.n	80034c6 <ADC_Icc_Test+0xd2>
 8003438:	e8df f014 	tbh	[pc, r4, lsl #1]
 800343c:	00820007 	.word	0x00820007
 8003440:	00bc0095 	.word	0x00bc0095
 8003444:	00d500d5 	.word	0x00d500d5
 8003448:	0132      	.short	0x0132
  {
    /* Run mode : Measurement Measurement performed with MSI 4 MHz without RTC*/	
    case MCU_RUN:
        /* switch on MSI clock */
        SetHSICLKToMSI(RCC_MSIRange_6,NoDIV2,NoRTC) ;   
 800344a:	2200      	movs	r2, #0
 800344c:	f44f 4040 	mov.w	r0, #49152	; 0xc000
 8003450:	4611      	mov	r1, r2
 8003452:	4b7c      	ldr	r3, [pc, #496]	; (8003644 <ADC_Icc_Test+0x250>)
 8003454:	4798      	blx	r3
        /* shitch on MSI clock */
        Config_RCC(&SavRCC);    
 8003456:	4b7c      	ldr	r3, [pc, #496]	; (8003648 <ADC_Icc_Test+0x254>)
 8003458:	a802      	add	r0, sp, #8
 800345a:	4798      	blx	r3
        SysTick->CTRL = 0;     
 800345c:	2300      	movs	r3, #0
 800345e:	4a7b      	ldr	r2, [pc, #492]	; (800364c <ADC_Icc_Test+0x258>)
 8003460:	6013      	str	r3, [r2, #0]
        RCC->APB1ENR = 0;
 8003462:	4a7b      	ldr	r2, [pc, #492]	; (8003650 <ADC_Icc_Test+0x25c>)
 8003464:	6253      	str	r3, [r2, #36]	; 0x24
 8003466:	f64f 73ff 	movw	r3, #65535	; 0xffff
  __ASM volatile ("nop");
 800346a:	bf00      	nop
 800346c:	bf00      	nop
 800346e:	bf00      	nop
 8003470:	bf00      	nop
 8003472:	bf00      	nop
 8003474:	bf00      	nop
 8003476:	bf00      	nop
 8003478:	bf00      	nop
 800347a:	bf00      	nop
 800347c:	bf00      	nop
 800347e:	bf00      	nop
 8003480:	bf00      	nop
 8003482:	bf00      	nop
 8003484:	bf00      	nop
 8003486:	bf00      	nop
 8003488:	bf00      	nop
 800348a:	bf00      	nop
 800348c:	bf00      	nop
 800348e:	bf00      	nop
 8003490:	bf00      	nop
 8003492:	bf00      	nop
 8003494:	bf00      	nop
 8003496:	bf00      	nop
 8003498:	bf00      	nop
 800349a:	bf00      	nop
 800349c:	bf00      	nop
 800349e:	bf00      	nop
 80034a0:	bf00      	nop
 80034a2:	bf00      	nop
 80034a4:	bf00      	nop
 80034a6:	bf00      	nop
 80034a8:	bf00      	nop
 80034aa:	bf00      	nop
 80034ac:	bf00      	nop
 80034ae:	bf00      	nop
 80034b0:	bf00      	nop
 80034b2:	bf00      	nop
 80034b4:	bf00      	nop
 80034b6:	bf00      	nop
 80034b8:	bf00      	nop
 80034ba:	bf00      	nop
 80034bc:	bf00      	nop
 80034be:	bf00      	nop
 80034c0:	bf00      	nop

        /* To run nops during measurement:
        it's the best case for low current */     

        for (i=0;i<0xffff;i++) {
 80034c2:	3b01      	subs	r3, #1
 80034c4:	d1d1      	bne.n	800346a <ADC_Icc_Test+0x76>
          /* Stop here WakeUp EXIT on RESET */
        
        break;
      }
  
  SetHSICLK();  
 80034c6:	4b63      	ldr	r3, [pc, #396]	; (8003654 <ADC_Icc_Test+0x260>)
 80034c8:	4798      	blx	r3

  Config_Systick(); 
 80034ca:	4b63      	ldr	r3, [pc, #396]	; (8003658 <ADC_Icc_Test+0x264>)
 80034cc:	4798      	blx	r3
  RCC->AHBENR = SavRCC.AHBENR;	
 80034ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80034d0:	4b5f      	ldr	r3, [pc, #380]	; (8003650 <ADC_Icc_Test+0x25c>)
         
  PWR_VoltageScalingConfig(PWR_VoltageScaling_Range1);
 80034d2:	f44f 6000 	mov.w	r0, #2048	; 0x800
  RCC->AHBENR = SavRCC.AHBENR;	
 80034d6:	61da      	str	r2, [r3, #28]
  PWR_VoltageScalingConfig(PWR_VoltageScaling_Range1);
 80034d8:	4b60      	ldr	r3, [pc, #384]	; (800365c <ADC_Icc_Test+0x268>)
 80034da:	4798      	blx	r3
  /* Wait Until the Voltage Regulator is ready */
  while (PWR_GetFlagStatus(PWR_FLAG_VOS) != RESET) ;
 80034dc:	4f60      	ldr	r7, [pc, #384]	; (8003660 <ADC_Icc_Test+0x26c>)
 80034de:	2010      	movs	r0, #16
 80034e0:	47b8      	blx	r7
 80034e2:	4604      	mov	r4, r0
 80034e4:	2800      	cmp	r0, #0
 80034e6:	d1fa      	bne.n	80034de <ADC_Icc_Test+0xea>

   /* Read ADC for current measurmeent */
   adc_measure = Current_Measurement();
 80034e8:	4b5e      	ldr	r3, [pc, #376]	; (8003664 <ADC_Icc_Test+0x270>)
 80034ea:	4798      	blx	r3
    
  /* ICC_CNT_EN Hi */
  GPIO_HIGH(CTN_GPIO_PORT,CTN_CNTEN_GPIO_PIN);
 80034ec:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80034f0:	832b      	strh	r3, [r5, #24]
  UserButton = TRUE;
 80034f2:	2501      	movs	r5, #1
   adc_measure = Current_Measurement();
 80034f4:	4607      	mov	r7, r0

  /* To restore RCC registers */
  RCC->APB1ENR = SavRCC.APB1ENR;
 80034f6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80034f8:	4b55      	ldr	r3, [pc, #340]	; (8003650 <ADC_Icc_Test+0x25c>)
  UserButton = TRUE;
 80034fa:	7035      	strb	r5, [r6, #0]
  RCC->APB1ENR = SavRCC.APB1ENR;
 80034fc:	625a      	str	r2, [r3, #36]	; 0x24
  RCC->APB2ENR = SavRCC.APB2ENR; 
 80034fe:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003500:	621a      	str	r2, [r3, #32]
  RCC->AHBLPENR = SavRCC.AHBLPENR;	
 8003502:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003504:	629a      	str	r2, [r3, #40]	; 0x28
  RCC->APB1LPENR = SavRCC.APB1LPENR;
 8003506:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8003508:	631a      	str	r2, [r3, #48]	; 0x30
  RCC->APB2LPENR = SavRCC.APB2LPENR;
 800350a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800350c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Need to reinit RCC for LCD*/
  RCC_Configuration();
 800350e:	4b56      	ldr	r3, [pc, #344]	; (8003668 <ADC_Icc_Test+0x274>)
 8003510:	4798      	blx	r3

  PWR_EnterLowPowerRunMode(DISABLE);
 8003512:	4620      	mov	r0, r4
 8003514:	4b55      	ldr	r3, [pc, #340]	; (800366c <ADC_Icc_Test+0x278>)
 8003516:	4798      	blx	r3
  
  /* Disable Ultra low power mode */
  PWR_UltraLowPowerCmd(DISABLE);
 8003518:	4620      	mov	r0, r4
 800351a:	4b55      	ldr	r3, [pc, #340]	; (8003670 <ADC_Icc_Test+0x27c>)
 800351c:	4798      	blx	r3
  
  /* Disable FLASH during SLeep LP */
  FLASH_SLEEPPowerDownCmd(DISABLE);
 800351e:	4620      	mov	r0, r4
 8003520:	4b54      	ldr	r3, [pc, #336]	; (8003674 <ADC_Icc_Test+0x280>)
 8003522:	4798      	blx	r3
  
  Restore_GPIO_Config();  
 8003524:	4b54      	ldr	r3, [pc, #336]	; (8003678 <ADC_Icc_Test+0x284>)
 8003526:	4798      	blx	r3
 
  /* Clear Wake Up flag */
  PWR_ClearFlag(PWR_FLAG_WU);
 8003528:	4628      	mov	r0, r5
 800352a:	4b54      	ldr	r3, [pc, #336]	; (800367c <ADC_Icc_Test+0x288>)
 800352c:	4798      	blx	r3
  
  /* Enable PVD */
  PWR_PVDCmd(ENABLE);
 800352e:	4628      	mov	r0, r5
 8003530:	4b53      	ldr	r3, [pc, #332]	; (8003680 <ADC_Icc_Test+0x28c>)
 8003532:	4798      	blx	r3

  LCD_GLASS_Init();
 8003534:	4b53      	ldr	r3, [pc, #332]	; (8003684 <ADC_Icc_Test+0x290>)
 8003536:	4798      	blx	r3
   
  return (adc_measure);
}
 8003538:	4638      	mov	r0, r7
 800353a:	b010      	add	sp, #64	; 0x40
 800353c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        SetHSICLKToMSI(RCC_MSIRange_6,NoDIV2,NoRTC) ;   
 8003540:	2200      	movs	r2, #0
 8003542:	f44f 4040 	mov.w	r0, #49152	; 0xc000
 8003546:	4611      	mov	r1, r2
 8003548:	4b3e      	ldr	r3, [pc, #248]	; (8003644 <ADC_Icc_Test+0x250>)
 800354a:	4798      	blx	r3
        Config_RCC(&SavRCC);  
 800354c:	a802      	add	r0, sp, #8
 800354e:	4b3e      	ldr	r3, [pc, #248]	; (8003648 <ADC_Icc_Test+0x254>)
 8003550:	4798      	blx	r3
        Config_Systick_50ms();
 8003552:	4b4d      	ldr	r3, [pc, #308]	; (8003688 <ADC_Icc_Test+0x294>)
 8003554:	4798      	blx	r3
        Delay(1);
 8003556:	2001      	movs	r0, #1
 8003558:	4b4c      	ldr	r3, [pc, #304]	; (800368c <ADC_Icc_Test+0x298>)
 800355a:	4798      	blx	r3
        PWR_EnterSleepMode(PWR_Regulator_ON,PWR_SLEEPEntry_WFI);   
 800355c:	2101      	movs	r1, #1
 800355e:	2000      	movs	r0, #0
 8003560:	4b4b      	ldr	r3, [pc, #300]	; (8003690 <ADC_Icc_Test+0x29c>)
        PWR_EnterSTOPMode(PWR_Regulator_LowPower,PWR_STOPEntry_WFI);              
 8003562:	4798      	blx	r3
        break;        
 8003564:	e7af      	b.n	80034c6 <ADC_Icc_Test+0xd2>
        PWR_PVDCmd(DISABLE);
 8003566:	2000      	movs	r0, #0
 8003568:	4b45      	ldr	r3, [pc, #276]	; (8003680 <ADC_Icc_Test+0x28c>)
 800356a:	4798      	blx	r3
        PWR_UltraLowPowerCmd(ENABLE);         
 800356c:	2001      	movs	r0, #1
 800356e:	4b40      	ldr	r3, [pc, #256]	; (8003670 <ADC_Icc_Test+0x27c>)
 8003570:	4798      	blx	r3
        Config_RCC(&SavRCC);      
 8003572:	a802      	add	r0, sp, #8
 8003574:	4b34      	ldr	r3, [pc, #208]	; (8003648 <ADC_Icc_Test+0x254>)
 8003576:	4798      	blx	r3
        SysTick->CTRL = 0; 
 8003578:	2200      	movs	r2, #0
 800357a:	4b34      	ldr	r3, [pc, #208]	; (800364c <ADC_Icc_Test+0x258>)
        SetHSICLKToMSI(RCC_MSIRange_0,DIV2,NoRTC) ; 
 800357c:	4610      	mov	r0, r2
        SysTick->CTRL = 0; 
 800357e:	601a      	str	r2, [r3, #0]
        SetHSICLKToMSI(RCC_MSIRange_0,DIV2,NoRTC) ; 
 8003580:	2101      	movs	r1, #1
 8003582:	4b30      	ldr	r3, [pc, #192]	; (8003644 <ADC_Icc_Test+0x250>)
        while(PWR_GetFlagStatus(PWR_FLAG_REGLP) == RESET) ;  
 8003584:	4f36      	ldr	r7, [pc, #216]	; (8003660 <ADC_Icc_Test+0x26c>)
        SetHSICLKToMSI(RCC_MSIRange_0,DIV2,NoRTC) ; 
 8003586:	4798      	blx	r3
        PWR_EnterLowPowerRunMode(ENABLE);
 8003588:	4c38      	ldr	r4, [pc, #224]	; (800366c <ADC_Icc_Test+0x278>)
 800358a:	2001      	movs	r0, #1
 800358c:	47a0      	blx	r4
 800358e:	46b8      	mov	r8, r7
        while(PWR_GetFlagStatus(PWR_FLAG_REGLP) == RESET) ;  
 8003590:	2020      	movs	r0, #32
 8003592:	47b8      	blx	r7
 8003594:	2800      	cmp	r0, #0
 8003596:	d0fb      	beq.n	8003590 <ADC_Icc_Test+0x19c>

    \param [in]    priMask  Priority Mask
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003598:	2301      	movs	r3, #1
 800359a:	f383 8810 	msr	PRIMASK, r3
        EnterLPRUNModeRAM();
 800359e:	4b3d      	ldr	r3, [pc, #244]	; (8003694 <ADC_Icc_Test+0x2a0>)
 80035a0:	4798      	blx	r3
 80035a2:	2000      	movs	r0, #0
 80035a4:	f380 8810 	msr	PRIMASK, r0
        PWR_EnterLowPowerRunMode(DISABLE);
 80035a8:	47a0      	blx	r4
        while(PWR_GetFlagStatus(PWR_FLAG_REGLP) != RESET) ;  
 80035aa:	2020      	movs	r0, #32
 80035ac:	47c0      	blx	r8
 80035ae:	2800      	cmp	r0, #0
 80035b0:	d1fb      	bne.n	80035aa <ADC_Icc_Test+0x1b6>
 80035b2:	e788      	b.n	80034c6 <ADC_Icc_Test+0xd2>
        SysTick->CTRL = 0; 
 80035b4:	2400      	movs	r4, #0
        PWR_PVDCmd(DISABLE);   
 80035b6:	2000      	movs	r0, #0
 80035b8:	4b31      	ldr	r3, [pc, #196]	; (8003680 <ADC_Icc_Test+0x28c>)
 80035ba:	4798      	blx	r3
        PWR_UltraLowPowerCmd(ENABLE);
 80035bc:	2001      	movs	r0, #1
 80035be:	4b2c      	ldr	r3, [pc, #176]	; (8003670 <ADC_Icc_Test+0x27c>)
 80035c0:	4798      	blx	r3
        Config_RCC(&SavRCC);     
 80035c2:	a802      	add	r0, sp, #8
 80035c4:	4b20      	ldr	r3, [pc, #128]	; (8003648 <ADC_Icc_Test+0x254>)
 80035c6:	4798      	blx	r3
        SysTick->CTRL = 0; 
 80035c8:	4b20      	ldr	r3, [pc, #128]	; (800364c <ADC_Icc_Test+0x258>)
        SetHSICLKToMSI(RCC_MSIRange_0,DIV2,NoRTC) ;
 80035ca:	4622      	mov	r2, r4
        SysTick->CTRL = 0; 
 80035cc:	601c      	str	r4, [r3, #0]
        SetHSICLKToMSI(RCC_MSIRange_0,DIV2,NoRTC) ;
 80035ce:	2101      	movs	r1, #1
 80035d0:	4620      	mov	r0, r4
 80035d2:	4b1c      	ldr	r3, [pc, #112]	; (8003644 <ADC_Icc_Test+0x250>)
 80035d4:	4798      	blx	r3
 80035d6:	2301      	movs	r3, #1
 80035d8:	f383 8810 	msr	PRIMASK, r3
        EnterLPSLEEPModeRAM();
 80035dc:	4b2e      	ldr	r3, [pc, #184]	; (8003698 <ADC_Icc_Test+0x2a4>)
 80035de:	4798      	blx	r3
 80035e0:	f384 8810 	msr	PRIMASK, r4
 80035e4:	e76f      	b.n	80034c6 <ADC_Icc_Test+0xd2>
        PWR_PVDCmd(DISABLE);
 80035e6:	2000      	movs	r0, #0
 80035e8:	4b25      	ldr	r3, [pc, #148]	; (8003680 <ADC_Icc_Test+0x28c>)
 80035ea:	4798      	blx	r3
        PWR_UltraLowPowerCmd(ENABLE);           
 80035ec:	2001      	movs	r0, #1
 80035ee:	4b20      	ldr	r3, [pc, #128]	; (8003670 <ADC_Icc_Test+0x27c>)
 80035f0:	4798      	blx	r3
        Config_RCC(&SavRCC);  
 80035f2:	a802      	add	r0, sp, #8
 80035f4:	4b14      	ldr	r3, [pc, #80]	; (8003648 <ADC_Icc_Test+0x254>)
 80035f6:	4798      	blx	r3
        if( Mcu_State == MCU_STOP_NoRTC )
 80035f8:	2c05      	cmp	r4, #5
        SysTick->CTRL = 0; 
 80035fa:	f04f 0000 	mov.w	r0, #0
         SetHSICLKToMSI(RCC_MSIRange_0,DIV2,WITHRTC) ;          
 80035fe:	bf18      	it	ne
 8003600:	2201      	movne	r2, #1
        SysTick->CTRL = 0; 
 8003602:	4b12      	ldr	r3, [pc, #72]	; (800364c <ADC_Icc_Test+0x258>)
          SetHSICLKToMSI(RCC_MSIRange_0,DIV2,NoRTC) ;
 8003604:	bf08      	it	eq
 8003606:	4602      	moveq	r2, r0
        SysTick->CTRL = 0; 
 8003608:	6018      	str	r0, [r3, #0]
          SetHSICLKToMSI(RCC_MSIRange_0,DIV2,NoRTC) ;
 800360a:	bf08      	it	eq
 800360c:	2101      	moveq	r1, #1
 800360e:	4b0d      	ldr	r3, [pc, #52]	; (8003644 <ADC_Icc_Test+0x250>)
         SetHSICLKToMSI(RCC_MSIRange_0,DIV2,WITHRTC) ;          
 8003610:	bf18      	it	ne
 8003612:	4611      	movne	r1, r2
 8003614:	4798      	blx	r3
        GPIO_LOW(CTN_GPIO_PORT,CTN_CNTEN_GPIO_PIN);
 8003616:	f44f 5300 	mov.w	r3, #8192	; 0x2000
        PWR_EnterSTOPMode(PWR_Regulator_LowPower,PWR_STOPEntry_WFI);              
 800361a:	2101      	movs	r1, #1
        GPIO_LOW(CTN_GPIO_PORT,CTN_CNTEN_GPIO_PIN);
 800361c:	836b      	strh	r3, [r5, #26]
        PWR_EnterSTOPMode(PWR_Regulator_LowPower,PWR_STOPEntry_WFI);              
 800361e:	4608      	mov	r0, r1
 8003620:	4b1e      	ldr	r3, [pc, #120]	; (800369c <ADC_Icc_Test+0x2a8>)
 8003622:	e79e      	b.n	8003562 <ADC_Icc_Test+0x16e>
 8003624:	200002d0 	.word	0x200002d0
 8003628:	40020800 	.word	0x40020800
 800362c:	08002c2d 	.word	0x08002c2d
 8003630:	08002775 	.word	0x08002775
 8003634:	08002855 	.word	0x08002855
 8003638:	200002fc 	.word	0x200002fc
 800363c:	08002f1d 	.word	0x08002f1d
 8003640:	08002899 	.word	0x08002899
 8003644:	0800312d 	.word	0x0800312d
 8003648:	08003375 	.word	0x08003375
 800364c:	e000e010 	.word	0xe000e010
 8003650:	40023800 	.word	0x40023800
 8003654:	080031ed 	.word	0x080031ed
 8003658:	080030b1 	.word	0x080030b1
 800365c:	080028b1 	.word	0x080028b1
 8003660:	08002979 	.word	0x08002979
 8003664:	080033a5 	.word	0x080033a5
 8003668:	08003741 	.word	0x08003741
 800366c:	080028c9 	.word	0x080028c9
 8003670:	080028a5 	.word	0x080028a5
 8003674:	080024c9 	.word	0x080024c9
 8003678:	08003011 	.word	0x08003011
 800367c:	0800298d 	.word	0x0800298d
 8003680:	08002875 	.word	0x08002875
 8003684:	08001459 	.word	0x08001459
 8003688:	080030f1 	.word	0x080030f1
 800368c:	080039e9 	.word	0x080039e9
 8003690:	080028f1 	.word	0x080028f1
 8003694:	20000189 	.word	0x20000189
 8003698:	200001fd 	.word	0x200001fd
 800369c:	0800291d 	.word	0x0800291d
          PWR_PVDCmd(DISABLE);
 80036a0:	4b1b      	ldr	r3, [pc, #108]	; (8003710 <ADC_Icc_Test+0x31c>)
 80036a2:	2000      	movs	r0, #0
 80036a4:	4798      	blx	r3
          PWR_UltraLowPowerCmd(ENABLE);
 80036a6:	4f1b      	ldr	r7, [pc, #108]	; (8003714 <ADC_Icc_Test+0x320>)
 80036a8:	2001      	movs	r0, #1
 80036aa:	47b8      	blx	r7
          RTC_OutputTypeConfig(RTC_OutputType_PushPull);
 80036ac:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 80036b0:	4b19      	ldr	r3, [pc, #100]	; (8003718 <ADC_Icc_Test+0x324>)
 80036b2:	4798      	blx	r3
          RTC_OutputConfig(RTC_Output_WakeUp,RTC_OutputPolarity_High);        
 80036b4:	2100      	movs	r1, #0
 80036b6:	f44f 00c0 	mov.w	r0, #6291456	; 0x600000
 80036ba:	4b18      	ldr	r3, [pc, #96]	; (800371c <ADC_Icc_Test+0x328>)
 80036bc:	4798      	blx	r3
          GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13  ;
 80036be:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80036c2:	9300      	str	r3, [sp, #0]
          GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80036c4:	2302      	movs	r3, #2
          GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80036c6:	2400      	movs	r4, #0
          GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80036c8:	f88d 3004 	strb.w	r3, [sp, #4]
          GPIO_Init( GPIOC, &GPIO_InitStructure);   
 80036cc:	4669      	mov	r1, sp
 80036ce:	4814      	ldr	r0, [pc, #80]	; (8003720 <ADC_Icc_Test+0x32c>)
 80036d0:	4b14      	ldr	r3, [pc, #80]	; (8003724 <ADC_Icc_Test+0x330>)
          GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80036d2:	f88d 4006 	strb.w	r4, [sp, #6]
          GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80036d6:	f88d 4007 	strb.w	r4, [sp, #7]
          GPIO_InitStructure.GPIO_Speed = GPIO_Speed_400KHz;  
 80036da:	f88d 4005 	strb.w	r4, [sp, #5]
          GPIO_Init( GPIOC, &GPIO_InitStructure);   
 80036de:	4798      	blx	r3
          GPIO_PinAFConfig(GPIOC, GPIO_PinSource13,GPIO_AF_RTC_AF1) ;
 80036e0:	4622      	mov	r2, r4
 80036e2:	210d      	movs	r1, #13
 80036e4:	480e      	ldr	r0, [pc, #56]	; (8003720 <ADC_Icc_Test+0x32c>)
 80036e6:	4b10      	ldr	r3, [pc, #64]	; (8003728 <ADC_Icc_Test+0x334>)
 80036e8:	4798      	blx	r3
          Config_RCC(&SavRCC);  
 80036ea:	a802      	add	r0, sp, #8
 80036ec:	4b0f      	ldr	r3, [pc, #60]	; (800372c <ADC_Icc_Test+0x338>)
 80036ee:	4798      	blx	r3
          SysTick->CTRL = 0; 
 80036f0:	4b0f      	ldr	r3, [pc, #60]	; (8003730 <ADC_Icc_Test+0x33c>)
          SetHSICLKToMSI(RCC_MSIRange_0,DIV2,NoRTC) ;     
 80036f2:	4622      	mov	r2, r4
          SysTick->CTRL = 0; 
 80036f4:	601c      	str	r4, [r3, #0]
          SetHSICLKToMSI(RCC_MSIRange_0,DIV2,NoRTC) ;     
 80036f6:	4620      	mov	r0, r4
 80036f8:	2101      	movs	r1, #1
 80036fa:	4b0e      	ldr	r3, [pc, #56]	; (8003734 <ADC_Icc_Test+0x340>)
 80036fc:	4798      	blx	r3
          PWR_WakeUpPinCmd(PWR_WakeUpPin_1,ENABLE);
 80036fe:	2101      	movs	r1, #1
 8003700:	4620      	mov	r0, r4
 8003702:	4b0d      	ldr	r3, [pc, #52]	; (8003738 <ADC_Icc_Test+0x344>)
 8003704:	4798      	blx	r3
          PWR_UltraLowPowerCmd(ENABLE); 
 8003706:	2001      	movs	r0, #1
 8003708:	47b8      	blx	r7
          PWR_EnterSTANDBYMode();
 800370a:	4b0c      	ldr	r3, [pc, #48]	; (800373c <ADC_Icc_Test+0x348>)
 800370c:	4798      	blx	r3
        break;
 800370e:	e6da      	b.n	80034c6 <ADC_Icc_Test+0xd2>
 8003710:	08002875 	.word	0x08002875
 8003714:	080028a5 	.word	0x080028a5
 8003718:	08002c15 	.word	0x08002c15
 800371c:	08002bf1 	.word	0x08002bf1
 8003720:	40020800 	.word	0x40020800
 8003724:	080026cd 	.word	0x080026cd
 8003728:	08002751 	.word	0x08002751
 800372c:	08003375 	.word	0x08003375
 8003730:	e000e010 	.word	0xe000e010
 8003734:	0800312d 	.word	0x0800312d
 8003738:	08002881 	.word	0x08002881
 800373c:	08002951 	.word	0x08002951

08003740 <RCC_Configuration>:
  * @brief  Configures the different system clocks.
  * @param  None
  * @retval None
  */
void RCC_Configuration(void)
{  
 8003740:	b538      	push	{r3, r4, r5, lr}
  /* Enable HSI Clock */
  RCC_HSICmd(ENABLE);
  
  /*!< Wait till HSI is ready */
  while (RCC_GetFlagStatus(RCC_FLAG_HSIRDY) == RESET);
 8003742:	4d1d      	ldr	r5, [pc, #116]	; (80037b8 <RCC_Configuration+0x78>)
  RCC_HSICmd(ENABLE);
 8003744:	2001      	movs	r0, #1
 8003746:	4b1d      	ldr	r3, [pc, #116]	; (80037bc <RCC_Configuration+0x7c>)
 8003748:	4798      	blx	r3
 800374a:	462c      	mov	r4, r5
  while (RCC_GetFlagStatus(RCC_FLAG_HSIRDY) == RESET);
 800374c:	2021      	movs	r0, #33	; 0x21
 800374e:	47a8      	blx	r5
 8003750:	2800      	cmp	r0, #0
 8003752:	d0fb      	beq.n	800374c <RCC_Configuration+0xc>

  /* Set HSI as sys clock*/
  RCC_SYSCLKConfig(RCC_SYSCLKSource_HSI);
 8003754:	2001      	movs	r0, #1
 8003756:	4b1a      	ldr	r3, [pc, #104]	; (80037c0 <RCC_Configuration+0x80>)
 8003758:	4798      	blx	r3
  
  /* Set MSI clock range to ~4.194MHz*/
  RCC_MSIRangeConfig(RCC_MSIRange_6);
 800375a:	f44f 4040 	mov.w	r0, #49152	; 0xc000
 800375e:	4b19      	ldr	r3, [pc, #100]	; (80037c4 <RCC_Configuration+0x84>)
 8003760:	4798      	blx	r3
  
  /* Enable the GPIOs clocks */
  RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA | RCC_AHBPeriph_GPIOB | RCC_AHBPeriph_GPIOC| RCC_AHBPeriph_GPIOD| RCC_AHBPeriph_GPIOE| RCC_AHBPeriph_GPIOH, ENABLE);     
 8003762:	2101      	movs	r1, #1
 8003764:	203f      	movs	r0, #63	; 0x3f
 8003766:	4b18      	ldr	r3, [pc, #96]	; (80037c8 <RCC_Configuration+0x88>)
 8003768:	4798      	blx	r3

  /* Enable comparator, LCD and PWR mngt clocks */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_COMP | RCC_APB1Periph_LCD | RCC_APB1Periph_PWR,ENABLE);
 800376a:	2101      	movs	r1, #1
 800376c:	4817      	ldr	r0, [pc, #92]	; (80037cc <RCC_Configuration+0x8c>)
 800376e:	4b18      	ldr	r3, [pc, #96]	; (80037d0 <RCC_Configuration+0x90>)
 8003770:	4798      	blx	r3
    
  /* Enable ADC & SYSCFG clocks */
  RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1 | RCC_APB2Periph_SYSCFG , ENABLE);
 8003772:	2101      	movs	r1, #1
 8003774:	f240 2001 	movw	r0, #513	; 0x201
 8003778:	4b16      	ldr	r3, [pc, #88]	; (80037d4 <RCC_Configuration+0x94>)
 800377a:	4798      	blx	r3

  /* Allow access to the RTC */
  PWR_RTCAccessCmd(ENABLE);
 800377c:	4b16      	ldr	r3, [pc, #88]	; (80037d8 <RCC_Configuration+0x98>)
 800377e:	2001      	movs	r0, #1
 8003780:	4798      	blx	r3

  /* Reset RTC Backup Domain */
  RCC_RTCResetCmd(ENABLE);
 8003782:	4d16      	ldr	r5, [pc, #88]	; (80037dc <RCC_Configuration+0x9c>)
 8003784:	2001      	movs	r0, #1
 8003786:	47a8      	blx	r5
  RCC_RTCResetCmd(DISABLE);
 8003788:	2000      	movs	r0, #0
 800378a:	47a8      	blx	r5

  /* LSE Enable */
  RCC_LSEConfig(RCC_LSE_ON);
 800378c:	2001      	movs	r0, #1
 800378e:	4b14      	ldr	r3, [pc, #80]	; (80037e0 <RCC_Configuration+0xa0>)
 8003790:	4798      	blx	r3

  /* Wait until LSE is ready */
  while (RCC_GetFlagStatus(RCC_FLAG_LSERDY) == RESET);
 8003792:	2049      	movs	r0, #73	; 0x49
 8003794:	47a0      	blx	r4
 8003796:	2800      	cmp	r0, #0
 8003798:	d0fb      	beq.n	8003792 <RCC_Configuration+0x52>
  
   /* RTC Clock Source Selection */ 
  RCC_RTCCLKConfig(RCC_RTCCLKSource_LSE); 
 800379a:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 800379e:	4b11      	ldr	r3, [pc, #68]	; (80037e4 <RCC_Configuration+0xa4>)
 80037a0:	4798      	blx	r3
  
  /* Enable the RTC */
  RCC_RTCCLKCmd(ENABLE);   
 80037a2:	2001      	movs	r0, #1
 80037a4:	4b10      	ldr	r3, [pc, #64]	; (80037e8 <RCC_Configuration+0xa8>)
 80037a6:	4798      	blx	r3
  
  /*Disable HSE*/
  RCC_HSEConfig(RCC_HSE_OFF);
 80037a8:	2000      	movs	r0, #0
 80037aa:	4b10      	ldr	r3, [pc, #64]	; (80037ec <RCC_Configuration+0xac>)
 80037ac:	4798      	blx	r3
  if(RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET )
 80037ae:	2031      	movs	r0, #49	; 0x31
 80037b0:	47a0      	blx	r4
 80037b2:	b100      	cbz	r0, 80037b6 <RCC_Configuration+0x76>
 80037b4:	e7fe      	b.n	80037b4 <RCC_Configuration+0x74>
  {
    /* Stay in infinite loop if HSE is not disabled*/
    while(1); 
  }
}
 80037b6:	bd38      	pop	{r3, r4, r5, pc}
 80037b8:	08002bd1 	.word	0x08002bd1
 80037bc:	080029fd 	.word	0x080029fd
 80037c0:	08002a25 	.word	0x08002a25
 80037c4:	080029e9 	.word	0x080029e9
 80037c8:	08002b71 	.word	0x08002b71
 80037cc:	90000200 	.word	0x90000200
 80037d0:	08002ba1 	.word	0x08002ba1
 80037d4:	08002b89 	.word	0x08002b89
 80037d8:	08002869 	.word	0x08002869
 80037dc:	08002b65 	.word	0x08002b65
 80037e0:	08002a09 	.word	0x08002a09
 80037e4:	08002b29 	.word	0x08002b29
 80037e8:	08002b59 	.word	0x08002b59
 80037ec:	080029d9 	.word	0x080029d9

080037f0 <Init_GPIOs>:
  * @caller main
  * @param None
  * @retval None
  */
void  Init_GPIOs (void)
{
 80037f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  
  /* Configure User Button pin as input */
  GPIO_InitStructure.GPIO_Pin = USERBUTTON_GPIO_PIN;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 80037f4:	f04f 0303 	mov.w	r3, #3
  GPIO_InitStructure.GPIO_Pin = USERBUTTON_GPIO_PIN;
 80037f8:	f04f 0801 	mov.w	r8, #1
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 80037fc:	f04f 0a00 	mov.w	sl, #0
  GPIO_Init(USERBUTTON_GPIO_PORT, &GPIO_InitStructure);
 8003800:	4f6e      	ldr	r7, [pc, #440]	; (80039bc <Init_GPIOs+0x1cc>)
{
 8003802:	b087      	sub	sp, #28
  GPIO_Init(USERBUTTON_GPIO_PORT, &GPIO_InitStructure);
 8003804:	f8df 91d0 	ldr.w	r9, [pc, #464]	; 80039d8 <Init_GPIOs+0x1e8>
 8003808:	a902      	add	r1, sp, #8
 800380a:	4638      	mov	r0, r7
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
 800380c:	f88d 300d 	strb.w	r3, [sp, #13]
  GPIO_InitStructure.GPIO_Pin = USERBUTTON_GPIO_PIN;
 8003810:	f8cd 8008 	str.w	r8, [sp, #8]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;
 8003814:	f88d a00c 	strb.w	sl, [sp, #12]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 8003818:	f88d a00f 	strb.w	sl, [sp, #15]
  GPIO_Init(USERBUTTON_GPIO_PORT, &GPIO_InitStructure);
 800381c:	47c8      	blx	r9

  /* Select User Button pin as input source for EXTI Line */
  SYSCFG_EXTILineConfig(EXTI_PortSourceGPIOA,EXTI_PinSource0);
 800381e:	4651      	mov	r1, sl
 8003820:	4650      	mov	r0, sl
 8003822:	4a67      	ldr	r2, [pc, #412]	; (80039c0 <Init_GPIOs+0x1d0>)
 8003824:	4790      	blx	r2

  /* Configure EXT1 Line 0 in interrupt mode trigged on Rising edge */
  EXTI_InitStructure.EXTI_Line = EXTI_Line0 ;  // PA0 for User button AND IDD_WakeUP
  EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
  EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Rising;  
 8003826:	f04f 0208 	mov.w	r2, #8
  EXTI_InitStructure.EXTI_LineCmd = ENABLE;
  EXTI_Init(&EXTI_InitStructure);
 800382a:	a804      	add	r0, sp, #16
  EXTI_InitStructure.EXTI_Trigger = EXTI_Trigger_Rising;  
 800382c:	f88d 2015 	strb.w	r2, [sp, #21]
  EXTI_Init(&EXTI_InitStructure);
 8003830:	4a64      	ldr	r2, [pc, #400]	; (80039c4 <Init_GPIOs+0x1d4>)
  EXTI_InitStructure.EXTI_Line = EXTI_Line0 ;  // PA0 for User button AND IDD_WakeUP
 8003832:	f8cd 8010 	str.w	r8, [sp, #16]
  EXTI_InitStructure.EXTI_Mode = EXTI_Mode_Interrupt;
 8003836:	f88d a014 	strb.w	sl, [sp, #20]
  EXTI_InitStructure.EXTI_LineCmd = ENABLE;
 800383a:	f88d 8016 	strb.w	r8, [sp, #22]
  EXTI_Init(&EXTI_InitStructure);
 800383e:	4790      	blx	r2

  /* Enable and set EXTI0 Interrupt to the lowest priority */
  NVIC_InitStructure.NVIC_IRQChannel = EXTI0_IRQn ;
 8003840:	f640 7206 	movw	r2, #3846	; 0xf06
 8003844:	f8ad 2004 	strh.w	r2, [sp, #4]
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x0F;
 8003848:	f04f 020f 	mov.w	r2, #15
  NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0x0F;
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
  NVIC_Init(&NVIC_InitStructure); 
 800384c:	a801      	add	r0, sp, #4
  NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = 0x0F;
 800384e:	f88d 2006 	strb.w	r2, [sp, #6]
  NVIC_Init(&NVIC_InitStructure); 
 8003852:	4a5d      	ldr	r2, [pc, #372]	; (80039c8 <Init_GPIOs+0x1d8>)
  NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 8003854:	f88d 8007 	strb.w	r8, [sp, #7]
  NVIC_Init(&NVIC_InitStructure); 
 8003858:	4790      	blx	r2

  /* Configure the LED_pin as output push-pull for LD3 & LD4 usage*/
  GPIO_InitStructure.GPIO_Pin = LD_GREEN_GPIO_PIN | LD_BLUE_GPIO_PIN;
 800385a:	22c0      	movs	r2, #192	; 0xc0
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
  GPIO_Init(LD_GPIO_PORT, &GPIO_InitStructure);
 800385c:	4d5b      	ldr	r5, [pc, #364]	; (80039cc <Init_GPIOs+0x1dc>)
 800385e:	a902      	add	r1, sp, #8
 8003860:	4628      	mov	r0, r5
  GPIO_InitStructure.GPIO_Pin = LD_GREEN_GPIO_PIN | LD_BLUE_GPIO_PIN;
 8003862:	9202      	str	r2, [sp, #8]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 8003864:	f88d 800c 	strb.w	r8, [sp, #12]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 8003868:	f88d a00e 	strb.w	sl, [sp, #14]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 800386c:	f88d a00f 	strb.w	sl, [sp, #15]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_2MHz;
 8003870:	f88d 800d 	strb.w	r8, [sp, #13]
  GPIO_Init(LD_GPIO_PORT, &GPIO_InitStructure);
 8003874:	47c8      	blx	r9
  
  /* Force a low level on LEDs*/ 
  GPIO_LOW(LD_GPIO_PORT,LD_GREEN_GPIO_PIN);	
 8003876:	2280      	movs	r2, #128	; 0x80
 8003878:	836a      	strh	r2, [r5, #26]
  GPIO_LOW(LD_GPIO_PORT,LD_BLUE_GPIO_PIN);
 800387a:	2240      	movs	r2, #64	; 0x40
    
/* Counter enable: GPIO set in output for enable the counter */
  GPIO_InitStructure.GPIO_Pin = CTN_CNTEN_GPIO_PIN;
 800387c:	f44f 5400 	mov.w	r4, #8192	; 0x2000
  GPIO_Init( CTN_GPIO_PORT, &GPIO_InitStructure);
 8003880:	4e53      	ldr	r6, [pc, #332]	; (80039d0 <Init_GPIOs+0x1e0>)
  GPIO_LOW(LD_GPIO_PORT,LD_BLUE_GPIO_PIN);
 8003882:	836a      	strh	r2, [r5, #26]
  GPIO_Init( CTN_GPIO_PORT, &GPIO_InitStructure);
 8003884:	a902      	add	r1, sp, #8
 8003886:	4630      	mov	r0, r6
/* To prepare to start counter */
  GPIO_HIGH(CTN_GPIO_PORT,CTN_CNTEN_GPIO_PIN);
      
/* Configure Port A LCD Output pins as alternate function */
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3 | GPIO_Pin_8 | GPIO_Pin_9 |GPIO_Pin_10 |GPIO_Pin_15;
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 8003888:	f04f 0b02 	mov.w	fp, #2
  GPIO_InitStructure.GPIO_Pin = CTN_CNTEN_GPIO_PIN;
 800388c:	9402      	str	r4, [sp, #8]
  GPIO_Init( CTN_GPIO_PORT, &GPIO_InitStructure);
 800388e:	47c8      	blx	r9
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3 | GPIO_Pin_8 | GPIO_Pin_9 |GPIO_Pin_10 |GPIO_Pin_15;
 8003890:	f248 720e 	movw	r2, #34574	; 0x870e
  GPIO_HIGH(CTN_GPIO_PORT,CTN_CNTEN_GPIO_PIN);
 8003894:	8334      	strh	r4, [r6, #24]
  GPIO_Init( GPIOA, &GPIO_InitStructure);
 8003896:	a902      	add	r1, sp, #8
 8003898:	4638      	mov	r0, r7
  
/* Select LCD alternate function for Port A LCD Output pins */
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource1,GPIO_AF_LCD) ;
 800389a:	4c4e      	ldr	r4, [pc, #312]	; (80039d4 <Init_GPIOs+0x1e4>)
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3 | GPIO_Pin_8 | GPIO_Pin_9 |GPIO_Pin_10 |GPIO_Pin_15;
 800389c:	9202      	str	r2, [sp, #8]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 800389e:	f88d b00c 	strb.w	fp, [sp, #12]
  GPIO_Init( GPIOA, &GPIO_InitStructure);
 80038a2:	47c8      	blx	r9
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource1,GPIO_AF_LCD) ;
 80038a4:	4641      	mov	r1, r8
 80038a6:	4638      	mov	r0, r7
 80038a8:	220b      	movs	r2, #11
 80038aa:	47a0      	blx	r4
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource2,GPIO_AF_LCD) ;
 80038ac:	4659      	mov	r1, fp
 80038ae:	4638      	mov	r0, r7
 80038b0:	220b      	movs	r2, #11
 80038b2:	47a0      	blx	r4
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource3,GPIO_AF_LCD) ;
 80038b4:	4638      	mov	r0, r7
 80038b6:	220b      	movs	r2, #11
 80038b8:	2103      	movs	r1, #3
 80038ba:	47a0      	blx	r4
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource8,GPIO_AF_LCD) ;
 80038bc:	4638      	mov	r0, r7
 80038be:	220b      	movs	r2, #11
 80038c0:	2108      	movs	r1, #8
 80038c2:	47a0      	blx	r4
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource9,GPIO_AF_LCD) ;
 80038c4:	4638      	mov	r0, r7
 80038c6:	220b      	movs	r2, #11
 80038c8:	2109      	movs	r1, #9
 80038ca:	47a0      	blx	r4
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource10,GPIO_AF_LCD) ;
 80038cc:	4638      	mov	r0, r7
 80038ce:	220b      	movs	r2, #11
 80038d0:	210a      	movs	r1, #10
 80038d2:	47a0      	blx	r4
  GPIO_PinAFConfig(GPIOA, GPIO_PinSource15,GPIO_AF_LCD) ;  
 80038d4:	4638      	mov	r0, r7
 80038d6:	220b      	movs	r2, #11
 80038d8:	210f      	movs	r1, #15
 80038da:	47a0      	blx	r4
  
  /* Configure Port B LCD Output pins as alternate function */ 
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3 | GPIO_Pin_4 | GPIO_Pin_5 | GPIO_Pin_8 | GPIO_Pin_9 \
 80038dc:	f64f 7238 	movw	r2, #65336	; 0xff38
                                 | GPIO_Pin_10 | GPIO_Pin_11 | GPIO_Pin_12 | GPIO_Pin_13 | GPIO_Pin_14 | GPIO_Pin_15;  
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
  GPIO_Init( GPIOB, &GPIO_InitStructure);
 80038e0:	a902      	add	r1, sp, #8
 80038e2:	4628      	mov	r0, r5
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_3 | GPIO_Pin_4 | GPIO_Pin_5 | GPIO_Pin_8 | GPIO_Pin_9 \
 80038e4:	9202      	str	r2, [sp, #8]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 80038e6:	f88d b00c 	strb.w	fp, [sp, #12]
  GPIO_Init( GPIOB, &GPIO_InitStructure);
 80038ea:	47c8      	blx	r9
  
  /* Select LCD alternate function for Port B LCD Output pins */
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource3,GPIO_AF_LCD) ;
 80038ec:	4628      	mov	r0, r5
 80038ee:	220b      	movs	r2, #11
 80038f0:	2103      	movs	r1, #3
 80038f2:	47a0      	blx	r4
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource4,GPIO_AF_LCD) ;
 80038f4:	4628      	mov	r0, r5
 80038f6:	220b      	movs	r2, #11
 80038f8:	2104      	movs	r1, #4
 80038fa:	47a0      	blx	r4
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource5,GPIO_AF_LCD) ;
 80038fc:	4628      	mov	r0, r5
 80038fe:	220b      	movs	r2, #11
 8003900:	2105      	movs	r1, #5
 8003902:	47a0      	blx	r4
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource8,GPIO_AF_LCD) ;
 8003904:	4628      	mov	r0, r5
 8003906:	220b      	movs	r2, #11
 8003908:	2108      	movs	r1, #8
 800390a:	47a0      	blx	r4
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource9,GPIO_AF_LCD) ;
 800390c:	4628      	mov	r0, r5
 800390e:	220b      	movs	r2, #11
 8003910:	2109      	movs	r1, #9
 8003912:	47a0      	blx	r4
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource10,GPIO_AF_LCD) ;
 8003914:	4628      	mov	r0, r5
 8003916:	220b      	movs	r2, #11
 8003918:	210a      	movs	r1, #10
 800391a:	47a0      	blx	r4
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource11,GPIO_AF_LCD) ;  
 800391c:	220b      	movs	r2, #11
 800391e:	4628      	mov	r0, r5
 8003920:	4611      	mov	r1, r2
 8003922:	47a0      	blx	r4
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource12,GPIO_AF_LCD) ;
 8003924:	4628      	mov	r0, r5
 8003926:	220b      	movs	r2, #11
 8003928:	210c      	movs	r1, #12
 800392a:	47a0      	blx	r4
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource13,GPIO_AF_LCD) ;   
 800392c:	4628      	mov	r0, r5
 800392e:	220b      	movs	r2, #11
 8003930:	210d      	movs	r1, #13
 8003932:	47a0      	blx	r4
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource14,GPIO_AF_LCD) ;
 8003934:	4628      	mov	r0, r5
 8003936:	220b      	movs	r2, #11
 8003938:	210e      	movs	r1, #14
 800393a:	47a0      	blx	r4
  GPIO_PinAFConfig(GPIOB, GPIO_PinSource15,GPIO_AF_LCD) ;   
 800393c:	4628      	mov	r0, r5
 800393e:	220b      	movs	r2, #11
 8003940:	210f      	movs	r1, #15
 8003942:	47a0      	blx	r4
  
  /* Configure Port C LCD Output pins as alternate function */ 
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3 | GPIO_Pin_6 \
 8003944:	f640 72cf 	movw	r2, #4047	; 0xfcf
                                 | GPIO_Pin_7 | GPIO_Pin_8 | GPIO_Pin_9 | GPIO_Pin_10 |GPIO_Pin_11 ;                               
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
  GPIO_Init( GPIOC, &GPIO_InitStructure);  
 8003948:	a902      	add	r1, sp, #8
 800394a:	4630      	mov	r0, r6
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_2 | GPIO_Pin_3 | GPIO_Pin_6 \
 800394c:	9202      	str	r2, [sp, #8]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
 800394e:	f88d b00c 	strb.w	fp, [sp, #12]
  GPIO_Init( GPIOC, &GPIO_InitStructure);  
 8003952:	47c8      	blx	r9

  /* Select LCD alternate function for Port B LCD Output pins */
  GPIO_PinAFConfig(GPIOC, GPIO_PinSource0,GPIO_AF_LCD) ;
 8003954:	4651      	mov	r1, sl
 8003956:	4630      	mov	r0, r6
 8003958:	220b      	movs	r2, #11
 800395a:	47a0      	blx	r4
  GPIO_PinAFConfig(GPIOC, GPIO_PinSource1,GPIO_AF_LCD) ; 
 800395c:	4641      	mov	r1, r8
 800395e:	4630      	mov	r0, r6
 8003960:	220b      	movs	r2, #11
 8003962:	47a0      	blx	r4
  GPIO_PinAFConfig(GPIOC, GPIO_PinSource2,GPIO_AF_LCD) ;
 8003964:	4659      	mov	r1, fp
 8003966:	4630      	mov	r0, r6
 8003968:	220b      	movs	r2, #11
 800396a:	47a0      	blx	r4
  GPIO_PinAFConfig(GPIOC, GPIO_PinSource3,GPIO_AF_LCD) ;
 800396c:	4630      	mov	r0, r6
 800396e:	220b      	movs	r2, #11
 8003970:	2103      	movs	r1, #3
 8003972:	47a0      	blx	r4
  GPIO_PinAFConfig(GPIOC, GPIO_PinSource6,GPIO_AF_LCD) ;
 8003974:	4630      	mov	r0, r6
 8003976:	220b      	movs	r2, #11
 8003978:	2106      	movs	r1, #6
 800397a:	47a0      	blx	r4
  GPIO_PinAFConfig(GPIOC, GPIO_PinSource7,GPIO_AF_LCD) ;
 800397c:	4630      	mov	r0, r6
 800397e:	220b      	movs	r2, #11
 8003980:	2107      	movs	r1, #7
 8003982:	47a0      	blx	r4
  GPIO_PinAFConfig(GPIOC, GPIO_PinSource8,GPIO_AF_LCD) ;
 8003984:	4630      	mov	r0, r6
 8003986:	220b      	movs	r2, #11
 8003988:	2108      	movs	r1, #8
 800398a:	47a0      	blx	r4
  GPIO_PinAFConfig(GPIOC, GPIO_PinSource9,GPIO_AF_LCD) ;
 800398c:	4630      	mov	r0, r6
 800398e:	220b      	movs	r2, #11
 8003990:	2109      	movs	r1, #9
 8003992:	47a0      	blx	r4
  GPIO_PinAFConfig(GPIOC, GPIO_PinSource10,GPIO_AF_LCD) ; 
 8003994:	4630      	mov	r0, r6
 8003996:	220b      	movs	r2, #11
 8003998:	210a      	movs	r1, #10
 800399a:	47a0      	blx	r4
  GPIO_PinAFConfig(GPIOC, GPIO_PinSource11,GPIO_AF_LCD) ;  
 800399c:	220b      	movs	r2, #11
 800399e:	4630      	mov	r0, r6
 80039a0:	4611      	mov	r1, r2
 80039a2:	47a0      	blx	r4
  
  /* Configure ADC (IDD_MEASURE) pin as Analogue */
  GPIO_InitStructure.GPIO_Pin = IDD_MEASURE  ;                               
 80039a4:	2310      	movs	r3, #16
 80039a6:	9302      	str	r3, [sp, #8]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 80039a8:	f04f 0303 	mov.w	r3, #3
  GPIO_Init( IDD_MEASURE_PORT, &GPIO_InitStructure);
 80039ac:	a902      	add	r1, sp, #8
 80039ae:	4638      	mov	r0, r7
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
 80039b0:	f88d 300c 	strb.w	r3, [sp, #12]
  GPIO_Init( IDD_MEASURE_PORT, &GPIO_InitStructure);
 80039b4:	47c8      	blx	r9
}  
 80039b6:	b007      	add	sp, #28
 80039b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039bc:	40020000 	.word	0x40020000
 80039c0:	08002c85 	.word	0x08002c85
 80039c4:	08002411 	.word	0x08002411
 80039c8:	080021bd 	.word	0x080021bd
 80039cc:	40020400 	.word	0x40020400
 80039d0:	40020800 	.word	0x40020800
 80039d4:	08002751 	.word	0x08002751
 80039d8:	080026cd 	.word	0x080026cd

080039dc <MyLinRots_ErrorStateProcess>:
  * @retval None
  */
void MyLinRots_ErrorStateProcess(void)
{
  // Add here your own processing when a sensor is in Error state
  TSL_linrot_SetStateOff();
 80039dc:	4b00      	ldr	r3, [pc, #0]	; (80039e0 <MyLinRots_ErrorStateProcess+0x4>)
 80039de:	4718      	bx	r3
 80039e0:	08001795 	.word	0x08001795

080039e4 <MyLinRots_OffStateProcess>:
  * @retval None
  */
void MyLinRots_OffStateProcess(void)
{
  // Add here your own processing when a sensor is in Off state
}
 80039e4:	4770      	bx	lr
	...

080039e8 <Delay>:
  * @brief  Inserts a delay time.
  * @param  nTime: specifies the delay time length, in 1 ms.
  * @retval None
  */
void Delay(uint32_t nTime)
{
 80039e8:	b570      	push	{r4, r5, r6, lr}
  while (TSL_tim_CheckDelay_ms((TSL_tTick_ms_T) nTime, &last_tick_tsl) != TSL_STATUS_OK);
 80039ea:	4e04      	ldr	r6, [pc, #16]	; (80039fc <Delay+0x14>)
 80039ec:	4c04      	ldr	r4, [pc, #16]	; (8003a00 <Delay+0x18>)
 80039ee:	b285      	uxth	r5, r0
 80039f0:	4631      	mov	r1, r6
 80039f2:	4628      	mov	r0, r5
 80039f4:	47a0      	blx	r4
 80039f6:	2800      	cmp	r0, #0
 80039f8:	d1fa      	bne.n	80039f0 <Delay+0x8>
}
 80039fa:	bd70      	pop	{r4, r5, r6, pc}
 80039fc:	200002ac 	.word	0x200002ac
 8003a00:	080020d5 	.word	0x080020d5

08003a04 <main>:
  __IO uint32_t BOROptionBytes = 0;
 8003a04:	2300      	movs	r3, #0
{ 
 8003a06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003a0a:	b08a      	sub	sp, #40	; 0x28
  __IO uint32_t BOROptionBytes = 0;
 8003a0c:	9301      	str	r3, [sp, #4]
  Int_CurrentSTBY = Current_Measurement();
 8003a0e:	4b2e      	ldr	r3, [pc, #184]	; (8003ac8 <main+0xc4>)
 8003a10:	4798      	blx	r3
 8003a12:	4b2e      	ldr	r3, [pc, #184]	; (8003acc <main+0xc8>)
  if (PWR_GetFlagStatus(PWR_FLAG_SB) != RESET)
 8003a14:	4d2e      	ldr	r5, [pc, #184]	; (8003ad0 <main+0xcc>)
  Int_CurrentSTBY = Current_Measurement();
 8003a16:	8018      	strh	r0, [r3, #0]
  if (PWR_GetFlagStatus(PWR_FLAG_SB) != RESET)
 8003a18:	2002      	movs	r0, #2
 8003a1a:	47a8      	blx	r5
 8003a1c:	b138      	cbz	r0, 8003a2e <main+0x2a>
    RCC_APB1PeriphClockCmd(RCC_APB1Periph_PWR,ENABLE);
 8003a1e:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8003a22:	4b2c      	ldr	r3, [pc, #176]	; (8003ad4 <main+0xd0>)
 8003a24:	2101      	movs	r1, #1
 8003a26:	4798      	blx	r3
    PWR_ClearFlag(PWR_FLAG_SB); 
 8003a28:	2002      	movs	r0, #2
 8003a2a:	4b2b      	ldr	r3, [pc, #172]	; (8003ad8 <main+0xd4>)
 8003a2c:	4798      	blx	r3
  BOROptionBytes = FLASH_OB_GetBOR();
 8003a2e:	4b2b      	ldr	r3, [pc, #172]	; (8003adc <main+0xd8>)
 8003a30:	4798      	blx	r3
 8003a32:	9001      	str	r0, [sp, #4]
  if((BOROptionBytes & 0x0F) != BOR_LEVEL) 
 8003a34:	9b01      	ldr	r3, [sp, #4]
 8003a36:	071a      	lsls	r2, r3, #28
 8003a38:	d00a      	beq.n	8003a50 <main+0x4c>
    FLASH_OB_Unlock();
 8003a3a:	4b29      	ldr	r3, [pc, #164]	; (8003ae0 <main+0xdc>)
 8003a3c:	4798      	blx	r3
    FLASH_ClearFlag(FLASH_FLAG_EOP|FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR
 8003a3e:	f640 7002 	movw	r0, #3842	; 0xf02
 8003a42:	4b28      	ldr	r3, [pc, #160]	; (8003ae4 <main+0xe0>)
 8003a44:	4798      	blx	r3
    FLASH_OB_BORConfig(BOR_LEVEL); 
 8003a46:	4b28      	ldr	r3, [pc, #160]	; (8003ae8 <main+0xe4>)
 8003a48:	2000      	movs	r0, #0
 8003a4a:	4798      	blx	r3
    FLASH_OB_Launch();  
 8003a4c:	4b27      	ldr	r3, [pc, #156]	; (8003aec <main+0xe8>)
 8003a4e:	4798      	blx	r3
  RCC_Configuration();
 8003a50:	4b27      	ldr	r3, [pc, #156]	; (8003af0 <main+0xec>)
 8003a52:	4798      	blx	r3
  PWR_VoltageScalingConfig(PWR_VoltageScaling_Range1);
 8003a54:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8003a58:	4b26      	ldr	r3, [pc, #152]	; (8003af4 <main+0xf0>)
 8003a5a:	4798      	blx	r3
  while (PWR_GetFlagStatus(PWR_FLAG_VOS) != RESET) ;
 8003a5c:	2010      	movs	r0, #16
 8003a5e:	47a8      	blx	r5
 8003a60:	4604      	mov	r4, r0
 8003a62:	2800      	cmp	r0, #0
 8003a64:	d1fa      	bne.n	8003a5c <main+0x58>
  Init_GPIOs();
 8003a66:	4b24      	ldr	r3, [pc, #144]	; (8003af8 <main+0xf4>)
 8003a68:	4798      	blx	r3
  ADC_Icc_Init();
 8003a6a:	4b24      	ldr	r3, [pc, #144]	; (8003afc <main+0xf8>)
 8003a6c:	4798      	blx	r3
 8003a6e:	f384 8810 	msr	PRIMASK, r4
  TSL_user_Init();
 8003a72:	4b23      	ldr	r3, [pc, #140]	; (8003b00 <main+0xfc>)
 8003a74:	4798      	blx	r3
  LCD_GLASS_Init();
 8003a76:	4b23      	ldr	r3, [pc, #140]	; (8003b04 <main+0x100>)
 8003a78:	4798      	blx	r3
  UserButton = TRUE;
 8003a7a:	2201      	movs	r2, #1
  KeyPressed = FALSE;
 8003a7c:	4b22      	ldr	r3, [pc, #136]	; (8003b08 <main+0x104>)
 8003a7e:	701c      	strb	r4, [r3, #0]
  UserButton = TRUE;
 8003a80:	4b22      	ldr	r3, [pc, #136]	; (8003b0c <main+0x108>)
 8003a82:	701a      	strb	r2, [r3, #0]
  if ((USERBUTTON_GPIO_PORT->IDR & USERBUTTON_GPIO_PIN) != 0x0)
 8003a84:	4b22      	ldr	r3, [pc, #136]	; (8003b10 <main+0x10c>)
 8003a86:	8a1b      	ldrh	r3, [r3, #16]
 8003a88:	07db      	lsls	r3, r3, #31
 8003a8a:	d501      	bpl.n	8003a90 <main+0x8c>
    Bias_measurement();
 8003a8c:	4b21      	ldr	r3, [pc, #132]	; (8003b14 <main+0x110>)
 8003a8e:	4798      	blx	r3
  LCD_GLASS_ScrollSentence(message,1,SCROLL_SPEED);
 8003a90:	2296      	movs	r2, #150	; 0x96
 8003a92:	2101      	movs	r1, #1
 8003a94:	4820      	ldr	r0, [pc, #128]	; (8003b18 <main+0x114>)
 8003a96:	4b21      	ldr	r3, [pc, #132]	; (8003b1c <main+0x118>)
  LCD_GLASS_Clear();
 8003a98:	4d21      	ldr	r5, [pc, #132]	; (8003b20 <main+0x11c>)
  LCD_GLASS_ScrollSentence(message,1,SCROLL_SPEED);
 8003a9a:	4798      	blx	r3
  int i = 0;
 8003a9c:	2400      	movs	r4, #0
  LCD_GLASS_Clear();
 8003a9e:	47a8      	blx	r5
	  sprintf(periodic_msg, "  %d     ", i);
 8003aa0:	f8df 808c 	ldr.w	r8, [pc, #140]	; 8003b30 <main+0x12c>
 8003aa4:	4f1f      	ldr	r7, [pc, #124]	; (8003b24 <main+0x120>)
	  LCD_GLASS_DisplayString(periodic_msg);
 8003aa6:	4e20      	ldr	r6, [pc, #128]	; (8003b28 <main+0x124>)
	  i++;
 8003aa8:	3401      	adds	r4, #1
		  i = 0;
 8003aaa:	2c64      	cmp	r4, #100	; 0x64
 8003aac:	bfa8      	it	ge
 8003aae:	2400      	movge	r4, #0
	  sprintf(periodic_msg, "  %d     ", i);
 8003ab0:	4641      	mov	r1, r8
 8003ab2:	4622      	mov	r2, r4
 8003ab4:	a802      	add	r0, sp, #8
 8003ab6:	47b8      	blx	r7
	  LCD_GLASS_Clear();
 8003ab8:	47a8      	blx	r5
	  LCD_GLASS_DisplayString(periodic_msg);
 8003aba:	a802      	add	r0, sp, #8
 8003abc:	47b0      	blx	r6
	  Delay(500);
 8003abe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003ac2:	4b1a      	ldr	r3, [pc, #104]	; (8003b2c <main+0x128>)
 8003ac4:	4798      	blx	r3
	  i++;
 8003ac6:	e7ef      	b.n	8003aa8 <main+0xa4>
 8003ac8:	080033a5 	.word	0x080033a5
 8003acc:	2000030a 	.word	0x2000030a
 8003ad0:	08002979 	.word	0x08002979
 8003ad4:	08002ba1 	.word	0x08002ba1
 8003ad8:	0800298d 	.word	0x0800298d
 8003adc:	08002551 	.word	0x08002551
 8003ae0:	08002511 	.word	0x08002511
 8003ae4:	08002561 	.word	0x08002561
 8003ae8:	0800268d 	.word	0x0800268d
 8003aec:	08002541 	.word	0x08002541
 8003af0:	08003741 	.word	0x08003741
 8003af4:	080028b1 	.word	0x080028b1
 8003af8:	080037f1 	.word	0x080037f1
 8003afc:	0800325d 	.word	0x0800325d
 8003b00:	08003cd9 	.word	0x08003cd9
 8003b04:	08001459 	.word	0x08001459
 8003b08:	2000029c 	.word	0x2000029c
 8003b0c:	200002d0 	.word	0x200002d0
 8003b10:	40020000 	.word	0x40020000
 8003b14:	08002e5d 	.word	0x08002e5d
 8003b18:	2000007d 	.word	0x2000007d
 8003b1c:	080014e9 	.word	0x080014e9
 8003b20:	08001425 	.word	0x08001425
 8003b24:	08003d45 	.word	0x08003d45
 8003b28:	080013a9 	.word	0x080013a9
 8003b2c:	080039e9 	.word	0x080039e9
 8003b30:	0800461a 	.word	0x0800461a

08003b34 <NMI_Handler>:
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
}
 8003b34:	4770      	bx	lr

08003b36 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8003b36:	e7fe      	b.n	8003b36 <HardFault_Handler>

08003b38 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8003b38:	e7fe      	b.n	8003b38 <MemManage_Handler>

08003b3a <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8003b3a:	e7fe      	b.n	8003b3a <BusFault_Handler>

08003b3c <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8003b3c:	e7fe      	b.n	8003b3c <UsageFault_Handler>

08003b3e <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{  
 8003b3e:	e7fe      	b.n	8003b3e <SVC_Handler>

08003b40 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8003b40:	e7fe      	b.n	8003b40 <DebugMon_Handler>

08003b42 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8003b42:	e7fe      	b.n	8003b42 <PendSV_Handler>

08003b44 <SysTick_Handler>:
{
//    disableGlobalInterrupts();
//    TimingDelay_Decrement();
//    enableGlobalInterrupts();
  
    TSL_tim_ProcessIT();
 8003b44:	4b00      	ldr	r3, [pc, #0]	; (8003b48 <SysTick_Handler+0x4>)
 8003b46:	4718      	bx	r3
 8003b48:	080020a1 	.word	0x080020a1

08003b4c <UserButtonHandler>:
void UserButtonHandler (void)
{ 
  uint32_t i=0;	
   
  /* set KeyPressed Flag */
  KeyPressed = TRUE;  
 8003b4c:	2201      	movs	r2, #1
 8003b4e:	4b43      	ldr	r3, [pc, #268]	; (8003c5c <UserButtonHandler+0x110>)
{ 
 8003b50:	b510      	push	{r4, lr}
  KeyPressed = TRUE;  
 8003b52:	701a      	strb	r2, [r3, #0]
        
  /* check if user button is pressed for 4 seconds (approx.) */
    while ((USERBUTTON_GPIO_PORT->IDR & USERBUTTON_GPIO_PIN) == 1 )
 8003b54:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003b58:	4941      	ldr	r1, [pc, #260]	; (8003c60 <UserButtonHandler+0x114>)
 8003b5a:	8a0a      	ldrh	r2, [r1, #16]
 8003b5c:	07d2      	lsls	r2, r2, #31
 8003b5e:	d414      	bmi.n	8003b8a <UserButtonHandler+0x3e>
        return;
      }
    }
 
  /* if autotest is set in Eprom exit interrupt handler */  
  if (self_test)
 8003b60:	4b40      	ldr	r3, [pc, #256]	; (8003c64 <UserButtonHandler+0x118>)
 8003b62:	7819      	ldrb	r1, [r3, #0]
 8003b64:	2900      	cmp	r1, #0
 8003b66:	d130      	bne.n	8003bca <UserButtonHandler+0x7e>
    return ;
     
  /* Go to next state of state machine*/
    state_machine++;
 8003b68:	4b3f      	ldr	r3, [pc, #252]	; (8003c68 <UserButtonHandler+0x11c>)
 8003b6a:	781a      	ldrb	r2, [r3, #0]
 8003b6c:	3201      	adds	r2, #1
 8003b6e:	b2d2      	uxtb	r2, r2
    if (state_machine == MAX_STATE)
 8003b70:	2a07      	cmp	r2, #7
    state_machine++;
 8003b72:	bf14      	ite	ne
 8003b74:	701a      	strbne	r2, [r3, #0]
      state_machine = STATE_VREF;
 8003b76:	7019      	strbeq	r1, [r3, #0]
          
    /* To update Bar graph & leds*/  
    switch (state_machine)
 8003b78:	781b      	ldrb	r3, [r3, #0]
 8003b7a:	2b06      	cmp	r3, #6
 8003b7c:	d825      	bhi.n	8003bca <UserButtonHandler+0x7e>
 8003b7e:	e8df f003 	tbb	[pc, r3]
 8003b82:	1f10      	.short	0x1f10
 8003b84:	4e3b2a25 	.word	0x4e3b2a25
 8003b88:	5e          	.byte	0x5e
 8003b89:	00          	.byte	0x00
      if (i == 0x0100000)
 8003b8a:	3b01      	subs	r3, #1
 8003b8c:	d1e5      	bne.n	8003b5a <UserButtonHandler+0xe>
        AUTOTEST(TRUE) ; 
 8003b8e:	4b37      	ldr	r3, [pc, #220]	; (8003c6c <UserButtonHandler+0x120>)
 8003b90:	4798      	blx	r3
 8003b92:	4b37      	ldr	r3, [pc, #220]	; (8003c70 <UserButtonHandler+0x124>)
 8003b94:	2101      	movs	r1, #1
 8003b96:	4833      	ldr	r0, [pc, #204]	; (8003c64 <UserButtonHandler+0x118>)
 8003b98:	4798      	blx	r3
              BAR1_ON;
              BAR2_ON;
              BAR3_ON;
              break;					
    }	  
}
 8003b9a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
        AUTOTEST(TRUE) ; 
 8003b9e:	4b35      	ldr	r3, [pc, #212]	; (8003c74 <UserButtonHandler+0x128>)
 8003ba0:	4718      	bx	r3
              GPIO_HIGH(LD_GPIO_PORT,LD_GREEN_GPIO_PIN);
 8003ba2:	2280      	movs	r2, #128	; 0x80
 8003ba4:	4b34      	ldr	r3, [pc, #208]	; (8003c78 <UserButtonHandler+0x12c>)
 8003ba6:	831a      	strh	r2, [r3, #24]
              GPIO_LOW(LD_GPIO_PORT,LD_BLUE_GPIO_PIN);
 8003ba8:	2240      	movs	r2, #64	; 0x40
 8003baa:	835a      	strh	r2, [r3, #26]
              BAR1_OFF;
 8003bac:	4b33      	ldr	r3, [pc, #204]	; (8003c7c <UserButtonHandler+0x130>)
              BAR2_OFF;
 8003bae:	7859      	ldrb	r1, [r3, #1]
              BAR1_OFF;
 8003bb0:	781a      	ldrb	r2, [r3, #0]
              BAR2_OFF;
 8003bb2:	f021 010a 	bic.w	r1, r1, #10
 8003bb6:	7059      	strb	r1, [r3, #1]
              BAR3_OFF;
 8003bb8:	f022 020a 	bic.w	r2, r2, #10
              BAR3_ON;
 8003bbc:	701a      	strb	r2, [r3, #0]
 8003bbe:	e004      	b.n	8003bca <UserButtonHandler+0x7e>
             GPIO_LOW(LD_GPIO_PORT,LD_BLUE_GPIO_PIN);	
 8003bc0:	2240      	movs	r2, #64	; 0x40
 8003bc2:	4b2d      	ldr	r3, [pc, #180]	; (8003c78 <UserButtonHandler+0x12c>)
 8003bc4:	835a      	strh	r2, [r3, #26]
             GPIO_HIGH(LD_GPIO_PORT,LD_GREEN_GPIO_PIN);
 8003bc6:	2280      	movs	r2, #128	; 0x80
             GPIO_HIGH(LD_GPIO_PORT,LD_BLUE_GPIO_PIN);
 8003bc8:	831a      	strh	r2, [r3, #24]
}
 8003bca:	bd10      	pop	{r4, pc}
             GPIO_LOW(LD_GPIO_PORT,LD_GREEN_GPIO_PIN);	        
 8003bcc:	2280      	movs	r2, #128	; 0x80
 8003bce:	4b2a      	ldr	r3, [pc, #168]	; (8003c78 <UserButtonHandler+0x12c>)
 8003bd0:	835a      	strh	r2, [r3, #26]
             GPIO_HIGH(LD_GPIO_PORT,LD_BLUE_GPIO_PIN);
 8003bd2:	2240      	movs	r2, #64	; 0x40
 8003bd4:	e7f8      	b.n	8003bc8 <UserButtonHandler+0x7c>
              GPIO_LOW(LD_GPIO_PORT,LD_GREEN_GPIO_PIN);	
 8003bd6:	2280      	movs	r2, #128	; 0x80
 8003bd8:	4b27      	ldr	r3, [pc, #156]	; (8003c78 <UserButtonHandler+0x12c>)
 8003bda:	835a      	strh	r2, [r3, #26]
              GPIO_LOW(LD_GPIO_PORT,LD_BLUE_GPIO_PIN);	        
 8003bdc:	2240      	movs	r2, #64	; 0x40
 8003bde:	835a      	strh	r2, [r3, #26]
              BAR1_OFF;
 8003be0:	4a26      	ldr	r2, [pc, #152]	; (8003c7c <UserButtonHandler+0x130>)
              BAR2_OFF;
 8003be2:	7853      	ldrb	r3, [r2, #1]
              BAR1_OFF;
 8003be4:	7811      	ldrb	r1, [r2, #0]
              BAR2_OFF;
 8003be6:	f023 0302 	bic.w	r3, r3, #2
 8003bea:	f043 0308 	orr.w	r3, r3, #8
 8003bee:	7053      	strb	r3, [r2, #1]
              BAR3_OFF;
 8003bf0:	f021 030a 	bic.w	r3, r1, #10
              BAR3_OFF;
 8003bf4:	7013      	strb	r3, [r2, #0]
 8003bf6:	e7e8      	b.n	8003bca <UserButtonHandler+0x7e>
              GPIO_LOW(LD_GPIO_PORT,LD_GREEN_GPIO_PIN);	
 8003bf8:	2280      	movs	r2, #128	; 0x80
 8003bfa:	4b1f      	ldr	r3, [pc, #124]	; (8003c78 <UserButtonHandler+0x12c>)
              BAR1_ON;
 8003bfc:	491f      	ldr	r1, [pc, #124]	; (8003c7c <UserButtonHandler+0x130>)
              GPIO_LOW(LD_GPIO_PORT,LD_GREEN_GPIO_PIN);	
 8003bfe:	835a      	strh	r2, [r3, #26]
              GPIO_LOW(LD_GPIO_PORT,LD_BLUE_GPIO_PIN);	
 8003c00:	2240      	movs	r2, #64	; 0x40
 8003c02:	835a      	strh	r2, [r3, #26]
              BAR1_ON;
 8003c04:	780b      	ldrb	r3, [r1, #0]
              BAR2_OFF;
 8003c06:	784a      	ldrb	r2, [r1, #1]
              BAR3_OFF;
 8003c08:	f023 0302 	bic.w	r3, r3, #2
              BAR2_OFF;
 8003c0c:	f022 0202 	bic.w	r2, r2, #2
 8003c10:	f042 0208 	orr.w	r2, r2, #8
              BAR3_OFF;
 8003c14:	f043 0308 	orr.w	r3, r3, #8
              BAR2_OFF;
 8003c18:	704a      	strb	r2, [r1, #1]
              BAR3_OFF;
 8003c1a:	700b      	strb	r3, [r1, #0]
 8003c1c:	e7d5      	b.n	8003bca <UserButtonHandler+0x7e>
              GPIO_LOW(LD_GPIO_PORT,LD_GREEN_GPIO_PIN);	
 8003c1e:	2280      	movs	r2, #128	; 0x80
 8003c20:	4b15      	ldr	r3, [pc, #84]	; (8003c78 <UserButtonHandler+0x12c>)
 8003c22:	835a      	strh	r2, [r3, #26]
              GPIO_LOW(LD_GPIO_PORT,LD_BLUE_GPIO_PIN);	
 8003c24:	2240      	movs	r2, #64	; 0x40
 8003c26:	835a      	strh	r2, [r3, #26]
              BAR1_ON;
 8003c28:	4a14      	ldr	r2, [pc, #80]	; (8003c7c <UserButtonHandler+0x130>)
              BAR2_ON;
 8003c2a:	7851      	ldrb	r1, [r2, #1]
              BAR1_ON;
 8003c2c:	7813      	ldrb	r3, [r2, #0]
              BAR2_ON;
 8003c2e:	f041 010a 	orr.w	r1, r1, #10
              BAR3_OFF;
 8003c32:	f023 0302 	bic.w	r3, r3, #2
              BAR2_ON;
 8003c36:	7051      	strb	r1, [r2, #1]
              BAR3_OFF;
 8003c38:	f043 0308 	orr.w	r3, r3, #8
 8003c3c:	e7da      	b.n	8003bf4 <UserButtonHandler+0xa8>
              GPIO_LOW(LD_GPIO_PORT,LD_GREEN_GPIO_PIN);	
 8003c3e:	2280      	movs	r2, #128	; 0x80
 8003c40:	4b0d      	ldr	r3, [pc, #52]	; (8003c78 <UserButtonHandler+0x12c>)
 8003c42:	835a      	strh	r2, [r3, #26]
              GPIO_LOW(LD_GPIO_PORT,LD_BLUE_GPIO_PIN);	
 8003c44:	2240      	movs	r2, #64	; 0x40
 8003c46:	835a      	strh	r2, [r3, #26]
              BAR1_ON;
 8003c48:	4b0c      	ldr	r3, [pc, #48]	; (8003c7c <UserButtonHandler+0x130>)
              BAR2_ON;
 8003c4a:	7859      	ldrb	r1, [r3, #1]
              BAR1_ON;
 8003c4c:	781a      	ldrb	r2, [r3, #0]
              BAR2_ON;
 8003c4e:	f041 010a 	orr.w	r1, r1, #10
 8003c52:	7059      	strb	r1, [r3, #1]
              BAR3_ON;
 8003c54:	f042 020a 	orr.w	r2, r2, #10
 8003c58:	e7b0      	b.n	8003bbc <UserButtonHandler+0x70>
 8003c5a:	bf00      	nop
 8003c5c:	2000029c 	.word	0x2000029c
 8003c60:	40020000 	.word	0x40020000
 8003c64:	08080001 	.word	0x08080001
 8003c68:	20000308 	.word	0x20000308
 8003c6c:	080024e1 	.word	0x080024e1
 8003c70:	08002625 	.word	0x08002625
 8003c74:	08002501 	.word	0x08002501
 8003c78:	40020400 	.word	0x40020400
 8003c7c:	2000029d 	.word	0x2000029d

08003c80 <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(void)
{
 8003c80:	b508      	push	{r3, lr}
 8003c82:	2301      	movs	r3, #1
 8003c84:	f383 8810 	msr	PRIMASK, r3
  /* Disable general interrupts */
  disableGlobalInterrupts();
  
  /* UserButton usage activated*/ 
  if (UserButton)
 8003c88:	4a07      	ldr	r2, [pc, #28]	; (8003ca8 <EXTI0_IRQHandler+0x28>)
 8003c8a:	7812      	ldrb	r2, [r2, #0]
 8003c8c:	b142      	cbz	r2, 8003ca0 <EXTI0_IRQHandler+0x20>
  {
    UserButtonHandler();
 8003c8e:	4b07      	ldr	r3, [pc, #28]	; (8003cac <EXTI0_IRQHandler+0x2c>)
 8003c90:	4798      	blx	r3
  else 
  {
    /*Idd_Wakeup detected */
    Idd_WakeUP = TRUE;
  }  
  EXTI_ClearITPendingBit(EXTI_Line0);
 8003c92:	2001      	movs	r0, #1
 8003c94:	4b06      	ldr	r3, [pc, #24]	; (8003cb0 <EXTI0_IRQHandler+0x30>)
 8003c96:	4798      	blx	r3
 8003c98:	2300      	movs	r3, #0
 8003c9a:	f383 8810 	msr	PRIMASK, r3
  enableGlobalInterrupts();
}
 8003c9e:	bd08      	pop	{r3, pc}
    Idd_WakeUP = TRUE;
 8003ca0:	4a04      	ldr	r2, [pc, #16]	; (8003cb4 <EXTI0_IRQHandler+0x34>)
 8003ca2:	7013      	strb	r3, [r2, #0]
 8003ca4:	e7f5      	b.n	8003c92 <EXTI0_IRQHandler+0x12>
 8003ca6:	bf00      	nop
 8003ca8:	200002d0 	.word	0x200002d0
 8003cac:	08003b4d 	.word	0x08003b4d
 8003cb0:	08002479 	.word	0x08002479
 8003cb4:	200002fc 	.word	0x200002fc

08003cb8 <RTC_WKUP_IRQHandler>:


void RTC_WKUP_IRQHandler (void)
{
 8003cb8:	b510      	push	{r4, lr}
  RTC_ClearITPendingBit(RTC_IT_WUT);
 8003cba:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003cbe:	4b04      	ldr	r3, [pc, #16]	; (8003cd0 <RTC_WKUP_IRQHandler+0x18>)
 8003cc0:	4798      	blx	r3
  EXTI_ClearITPendingBit(EXTI_Line20);
}
 8003cc2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  EXTI_ClearITPendingBit(EXTI_Line20);
 8003cc6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8003cca:	4b02      	ldr	r3, [pc, #8]	; (8003cd4 <RTC_WKUP_IRQHandler+0x1c>)
 8003ccc:	4718      	bx	r3
 8003cce:	bf00      	nop
 8003cd0:	08002c69 	.word	0x08002c69
 8003cd4:	08002479 	.word	0x08002479

08003cd8 <TSL_user_Init>:
  * @brief  Initialize the STMTouch Driver
  * @param  None
  * @retval None
  */
void TSL_user_Init(void)
{
 8003cd8:	b510      	push	{r4, lr}
#if TSLPRM_USE_SHIELD == 0
  TSL_user_InitGPIOs();
#endif

  TSL_obj_GroupInit(&MyObjGroup); // Init Objects
 8003cda:	4804      	ldr	r0, [pc, #16]	; (8003cec <TSL_user_Init+0x14>)
 8003cdc:	4b04      	ldr	r3, [pc, #16]	; (8003cf0 <TSL_user_Init+0x18>)
 8003cde:	4798      	blx	r3
  
  TSL_Init(MyBanks); // Init timing and acquisition modules
  
  TSL_user_SetThresholds(); // Init thresholds for each object individually
}
 8003ce0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  TSL_Init(MyBanks); // Init timing and acquisition modules
 8003ce4:	4803      	ldr	r0, [pc, #12]	; (8003cf4 <TSL_user_Init+0x1c>)
 8003ce6:	4b04      	ldr	r3, [pc, #16]	; (8003cf8 <TSL_user_Init+0x20>)
 8003ce8:	4718      	bx	r3
 8003cea:	bf00      	nop
 8003cec:	2000009c 	.word	0x2000009c
 8003cf0:	08002035 	.word	0x08002035
 8003cf4:	08004624 	.word	0x08004624
 8003cf8:	080015d9 	.word	0x080015d9

08003cfc <__libc_init_array>:
 8003cfc:	b570      	push	{r4, r5, r6, lr}
 8003cfe:	2500      	movs	r5, #0
 8003d00:	4e0c      	ldr	r6, [pc, #48]	; (8003d34 <__libc_init_array+0x38>)
 8003d02:	4c0d      	ldr	r4, [pc, #52]	; (8003d38 <__libc_init_array+0x3c>)
 8003d04:	1ba4      	subs	r4, r4, r6
 8003d06:	10a4      	asrs	r4, r4, #2
 8003d08:	42a5      	cmp	r5, r4
 8003d0a:	d109      	bne.n	8003d20 <__libc_init_array+0x24>
 8003d0c:	f000 fc3a 	bl	8004584 <_init>
 8003d10:	2500      	movs	r5, #0
 8003d12:	4e0a      	ldr	r6, [pc, #40]	; (8003d3c <__libc_init_array+0x40>)
 8003d14:	4c0a      	ldr	r4, [pc, #40]	; (8003d40 <__libc_init_array+0x44>)
 8003d16:	1ba4      	subs	r4, r4, r6
 8003d18:	10a4      	asrs	r4, r4, #2
 8003d1a:	42a5      	cmp	r5, r4
 8003d1c:	d105      	bne.n	8003d2a <__libc_init_array+0x2e>
 8003d1e:	bd70      	pop	{r4, r5, r6, pc}
 8003d20:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003d24:	4798      	blx	r3
 8003d26:	3501      	adds	r5, #1
 8003d28:	e7ee      	b.n	8003d08 <__libc_init_array+0xc>
 8003d2a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8003d2e:	4798      	blx	r3
 8003d30:	3501      	adds	r5, #1
 8003d32:	e7f2      	b.n	8003d1a <__libc_init_array+0x1e>
 8003d34:	08004754 	.word	0x08004754
 8003d38:	08004754 	.word	0x08004754
 8003d3c:	08004754 	.word	0x08004754
 8003d40:	08004758 	.word	0x08004758

08003d44 <siprintf>:
 8003d44:	b40e      	push	{r1, r2, r3}
 8003d46:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003d4a:	b500      	push	{lr}
 8003d4c:	b09c      	sub	sp, #112	; 0x70
 8003d4e:	ab1d      	add	r3, sp, #116	; 0x74
 8003d50:	9002      	str	r0, [sp, #8]
 8003d52:	9006      	str	r0, [sp, #24]
 8003d54:	9107      	str	r1, [sp, #28]
 8003d56:	9104      	str	r1, [sp, #16]
 8003d58:	4808      	ldr	r0, [pc, #32]	; (8003d7c <siprintf+0x38>)
 8003d5a:	4909      	ldr	r1, [pc, #36]	; (8003d80 <siprintf+0x3c>)
 8003d5c:	f853 2b04 	ldr.w	r2, [r3], #4
 8003d60:	9105      	str	r1, [sp, #20]
 8003d62:	6800      	ldr	r0, [r0, #0]
 8003d64:	a902      	add	r1, sp, #8
 8003d66:	9301      	str	r3, [sp, #4]
 8003d68:	f000 f866 	bl	8003e38 <_svfiprintf_r>
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	9b02      	ldr	r3, [sp, #8]
 8003d70:	701a      	strb	r2, [r3, #0]
 8003d72:	b01c      	add	sp, #112	; 0x70
 8003d74:	f85d eb04 	ldr.w	lr, [sp], #4
 8003d78:	b003      	add	sp, #12
 8003d7a:	4770      	bx	lr
 8003d7c:	200000bc 	.word	0x200000bc
 8003d80:	ffff0208 	.word	0xffff0208

08003d84 <__ssputs_r>:
 8003d84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003d88:	688e      	ldr	r6, [r1, #8]
 8003d8a:	4682      	mov	sl, r0
 8003d8c:	429e      	cmp	r6, r3
 8003d8e:	460c      	mov	r4, r1
 8003d90:	4690      	mov	r8, r2
 8003d92:	4699      	mov	r9, r3
 8003d94:	d837      	bhi.n	8003e06 <__ssputs_r+0x82>
 8003d96:	898a      	ldrh	r2, [r1, #12]
 8003d98:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8003d9c:	d031      	beq.n	8003e02 <__ssputs_r+0x7e>
 8003d9e:	2302      	movs	r3, #2
 8003da0:	6825      	ldr	r5, [r4, #0]
 8003da2:	6909      	ldr	r1, [r1, #16]
 8003da4:	1a6f      	subs	r7, r5, r1
 8003da6:	6965      	ldr	r5, [r4, #20]
 8003da8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8003dac:	fb95 f5f3 	sdiv	r5, r5, r3
 8003db0:	f109 0301 	add.w	r3, r9, #1
 8003db4:	443b      	add	r3, r7
 8003db6:	429d      	cmp	r5, r3
 8003db8:	bf38      	it	cc
 8003dba:	461d      	movcc	r5, r3
 8003dbc:	0553      	lsls	r3, r2, #21
 8003dbe:	d530      	bpl.n	8003e22 <__ssputs_r+0x9e>
 8003dc0:	4629      	mov	r1, r5
 8003dc2:	f000 fb37 	bl	8004434 <_malloc_r>
 8003dc6:	4606      	mov	r6, r0
 8003dc8:	b950      	cbnz	r0, 8003de0 <__ssputs_r+0x5c>
 8003dca:	230c      	movs	r3, #12
 8003dcc:	f04f 30ff 	mov.w	r0, #4294967295
 8003dd0:	f8ca 3000 	str.w	r3, [sl]
 8003dd4:	89a3      	ldrh	r3, [r4, #12]
 8003dd6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003dda:	81a3      	strh	r3, [r4, #12]
 8003ddc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003de0:	463a      	mov	r2, r7
 8003de2:	6921      	ldr	r1, [r4, #16]
 8003de4:	f000 fab6 	bl	8004354 <memcpy>
 8003de8:	89a3      	ldrh	r3, [r4, #12]
 8003dea:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003dee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003df2:	81a3      	strh	r3, [r4, #12]
 8003df4:	6126      	str	r6, [r4, #16]
 8003df6:	443e      	add	r6, r7
 8003df8:	6026      	str	r6, [r4, #0]
 8003dfa:	464e      	mov	r6, r9
 8003dfc:	6165      	str	r5, [r4, #20]
 8003dfe:	1bed      	subs	r5, r5, r7
 8003e00:	60a5      	str	r5, [r4, #8]
 8003e02:	454e      	cmp	r6, r9
 8003e04:	d900      	bls.n	8003e08 <__ssputs_r+0x84>
 8003e06:	464e      	mov	r6, r9
 8003e08:	4632      	mov	r2, r6
 8003e0a:	4641      	mov	r1, r8
 8003e0c:	6820      	ldr	r0, [r4, #0]
 8003e0e:	f000 faac 	bl	800436a <memmove>
 8003e12:	68a3      	ldr	r3, [r4, #8]
 8003e14:	2000      	movs	r0, #0
 8003e16:	1b9b      	subs	r3, r3, r6
 8003e18:	60a3      	str	r3, [r4, #8]
 8003e1a:	6823      	ldr	r3, [r4, #0]
 8003e1c:	441e      	add	r6, r3
 8003e1e:	6026      	str	r6, [r4, #0]
 8003e20:	e7dc      	b.n	8003ddc <__ssputs_r+0x58>
 8003e22:	462a      	mov	r2, r5
 8003e24:	f000 fb60 	bl	80044e8 <_realloc_r>
 8003e28:	4606      	mov	r6, r0
 8003e2a:	2800      	cmp	r0, #0
 8003e2c:	d1e2      	bne.n	8003df4 <__ssputs_r+0x70>
 8003e2e:	6921      	ldr	r1, [r4, #16]
 8003e30:	4650      	mov	r0, sl
 8003e32:	f000 fab3 	bl	800439c <_free_r>
 8003e36:	e7c8      	b.n	8003dca <__ssputs_r+0x46>

08003e38 <_svfiprintf_r>:
 8003e38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003e3c:	461d      	mov	r5, r3
 8003e3e:	898b      	ldrh	r3, [r1, #12]
 8003e40:	b09d      	sub	sp, #116	; 0x74
 8003e42:	061f      	lsls	r7, r3, #24
 8003e44:	4680      	mov	r8, r0
 8003e46:	460c      	mov	r4, r1
 8003e48:	4616      	mov	r6, r2
 8003e4a:	d50f      	bpl.n	8003e6c <_svfiprintf_r+0x34>
 8003e4c:	690b      	ldr	r3, [r1, #16]
 8003e4e:	b96b      	cbnz	r3, 8003e6c <_svfiprintf_r+0x34>
 8003e50:	2140      	movs	r1, #64	; 0x40
 8003e52:	f000 faef 	bl	8004434 <_malloc_r>
 8003e56:	6020      	str	r0, [r4, #0]
 8003e58:	6120      	str	r0, [r4, #16]
 8003e5a:	b928      	cbnz	r0, 8003e68 <_svfiprintf_r+0x30>
 8003e5c:	230c      	movs	r3, #12
 8003e5e:	f8c8 3000 	str.w	r3, [r8]
 8003e62:	f04f 30ff 	mov.w	r0, #4294967295
 8003e66:	e0c8      	b.n	8003ffa <_svfiprintf_r+0x1c2>
 8003e68:	2340      	movs	r3, #64	; 0x40
 8003e6a:	6163      	str	r3, [r4, #20]
 8003e6c:	2300      	movs	r3, #0
 8003e6e:	9309      	str	r3, [sp, #36]	; 0x24
 8003e70:	2320      	movs	r3, #32
 8003e72:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003e76:	2330      	movs	r3, #48	; 0x30
 8003e78:	f04f 0b01 	mov.w	fp, #1
 8003e7c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003e80:	9503      	str	r5, [sp, #12]
 8003e82:	4637      	mov	r7, r6
 8003e84:	463d      	mov	r5, r7
 8003e86:	f815 3b01 	ldrb.w	r3, [r5], #1
 8003e8a:	b10b      	cbz	r3, 8003e90 <_svfiprintf_r+0x58>
 8003e8c:	2b25      	cmp	r3, #37	; 0x25
 8003e8e:	d13e      	bne.n	8003f0e <_svfiprintf_r+0xd6>
 8003e90:	ebb7 0a06 	subs.w	sl, r7, r6
 8003e94:	d00b      	beq.n	8003eae <_svfiprintf_r+0x76>
 8003e96:	4653      	mov	r3, sl
 8003e98:	4632      	mov	r2, r6
 8003e9a:	4621      	mov	r1, r4
 8003e9c:	4640      	mov	r0, r8
 8003e9e:	f7ff ff71 	bl	8003d84 <__ssputs_r>
 8003ea2:	3001      	adds	r0, #1
 8003ea4:	f000 80a4 	beq.w	8003ff0 <_svfiprintf_r+0x1b8>
 8003ea8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003eaa:	4453      	add	r3, sl
 8003eac:	9309      	str	r3, [sp, #36]	; 0x24
 8003eae:	783b      	ldrb	r3, [r7, #0]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	f000 809d 	beq.w	8003ff0 <_svfiprintf_r+0x1b8>
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	f04f 32ff 	mov.w	r2, #4294967295
 8003ebc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003ec0:	9304      	str	r3, [sp, #16]
 8003ec2:	9307      	str	r3, [sp, #28]
 8003ec4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8003ec8:	931a      	str	r3, [sp, #104]	; 0x68
 8003eca:	462f      	mov	r7, r5
 8003ecc:	2205      	movs	r2, #5
 8003ece:	f817 1b01 	ldrb.w	r1, [r7], #1
 8003ed2:	4850      	ldr	r0, [pc, #320]	; (8004014 <_svfiprintf_r+0x1dc>)
 8003ed4:	f000 fa30 	bl	8004338 <memchr>
 8003ed8:	9b04      	ldr	r3, [sp, #16]
 8003eda:	b9d0      	cbnz	r0, 8003f12 <_svfiprintf_r+0xda>
 8003edc:	06d9      	lsls	r1, r3, #27
 8003ede:	bf44      	itt	mi
 8003ee0:	2220      	movmi	r2, #32
 8003ee2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003ee6:	071a      	lsls	r2, r3, #28
 8003ee8:	bf44      	itt	mi
 8003eea:	222b      	movmi	r2, #43	; 0x2b
 8003eec:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8003ef0:	782a      	ldrb	r2, [r5, #0]
 8003ef2:	2a2a      	cmp	r2, #42	; 0x2a
 8003ef4:	d015      	beq.n	8003f22 <_svfiprintf_r+0xea>
 8003ef6:	462f      	mov	r7, r5
 8003ef8:	2000      	movs	r0, #0
 8003efa:	250a      	movs	r5, #10
 8003efc:	9a07      	ldr	r2, [sp, #28]
 8003efe:	4639      	mov	r1, r7
 8003f00:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003f04:	3b30      	subs	r3, #48	; 0x30
 8003f06:	2b09      	cmp	r3, #9
 8003f08:	d94d      	bls.n	8003fa6 <_svfiprintf_r+0x16e>
 8003f0a:	b1b8      	cbz	r0, 8003f3c <_svfiprintf_r+0x104>
 8003f0c:	e00f      	b.n	8003f2e <_svfiprintf_r+0xf6>
 8003f0e:	462f      	mov	r7, r5
 8003f10:	e7b8      	b.n	8003e84 <_svfiprintf_r+0x4c>
 8003f12:	4a40      	ldr	r2, [pc, #256]	; (8004014 <_svfiprintf_r+0x1dc>)
 8003f14:	463d      	mov	r5, r7
 8003f16:	1a80      	subs	r0, r0, r2
 8003f18:	fa0b f000 	lsl.w	r0, fp, r0
 8003f1c:	4318      	orrs	r0, r3
 8003f1e:	9004      	str	r0, [sp, #16]
 8003f20:	e7d3      	b.n	8003eca <_svfiprintf_r+0x92>
 8003f22:	9a03      	ldr	r2, [sp, #12]
 8003f24:	1d11      	adds	r1, r2, #4
 8003f26:	6812      	ldr	r2, [r2, #0]
 8003f28:	9103      	str	r1, [sp, #12]
 8003f2a:	2a00      	cmp	r2, #0
 8003f2c:	db01      	blt.n	8003f32 <_svfiprintf_r+0xfa>
 8003f2e:	9207      	str	r2, [sp, #28]
 8003f30:	e004      	b.n	8003f3c <_svfiprintf_r+0x104>
 8003f32:	4252      	negs	r2, r2
 8003f34:	f043 0302 	orr.w	r3, r3, #2
 8003f38:	9207      	str	r2, [sp, #28]
 8003f3a:	9304      	str	r3, [sp, #16]
 8003f3c:	783b      	ldrb	r3, [r7, #0]
 8003f3e:	2b2e      	cmp	r3, #46	; 0x2e
 8003f40:	d10c      	bne.n	8003f5c <_svfiprintf_r+0x124>
 8003f42:	787b      	ldrb	r3, [r7, #1]
 8003f44:	2b2a      	cmp	r3, #42	; 0x2a
 8003f46:	d133      	bne.n	8003fb0 <_svfiprintf_r+0x178>
 8003f48:	9b03      	ldr	r3, [sp, #12]
 8003f4a:	3702      	adds	r7, #2
 8003f4c:	1d1a      	adds	r2, r3, #4
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	9203      	str	r2, [sp, #12]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	bfb8      	it	lt
 8003f56:	f04f 33ff 	movlt.w	r3, #4294967295
 8003f5a:	9305      	str	r3, [sp, #20]
 8003f5c:	4d2e      	ldr	r5, [pc, #184]	; (8004018 <_svfiprintf_r+0x1e0>)
 8003f5e:	2203      	movs	r2, #3
 8003f60:	7839      	ldrb	r1, [r7, #0]
 8003f62:	4628      	mov	r0, r5
 8003f64:	f000 f9e8 	bl	8004338 <memchr>
 8003f68:	b138      	cbz	r0, 8003f7a <_svfiprintf_r+0x142>
 8003f6a:	2340      	movs	r3, #64	; 0x40
 8003f6c:	1b40      	subs	r0, r0, r5
 8003f6e:	fa03 f000 	lsl.w	r0, r3, r0
 8003f72:	9b04      	ldr	r3, [sp, #16]
 8003f74:	3701      	adds	r7, #1
 8003f76:	4303      	orrs	r3, r0
 8003f78:	9304      	str	r3, [sp, #16]
 8003f7a:	7839      	ldrb	r1, [r7, #0]
 8003f7c:	2206      	movs	r2, #6
 8003f7e:	4827      	ldr	r0, [pc, #156]	; (800401c <_svfiprintf_r+0x1e4>)
 8003f80:	1c7e      	adds	r6, r7, #1
 8003f82:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003f86:	f000 f9d7 	bl	8004338 <memchr>
 8003f8a:	2800      	cmp	r0, #0
 8003f8c:	d038      	beq.n	8004000 <_svfiprintf_r+0x1c8>
 8003f8e:	4b24      	ldr	r3, [pc, #144]	; (8004020 <_svfiprintf_r+0x1e8>)
 8003f90:	bb13      	cbnz	r3, 8003fd8 <_svfiprintf_r+0x1a0>
 8003f92:	9b03      	ldr	r3, [sp, #12]
 8003f94:	3307      	adds	r3, #7
 8003f96:	f023 0307 	bic.w	r3, r3, #7
 8003f9a:	3308      	adds	r3, #8
 8003f9c:	9303      	str	r3, [sp, #12]
 8003f9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003fa0:	444b      	add	r3, r9
 8003fa2:	9309      	str	r3, [sp, #36]	; 0x24
 8003fa4:	e76d      	b.n	8003e82 <_svfiprintf_r+0x4a>
 8003fa6:	fb05 3202 	mla	r2, r5, r2, r3
 8003faa:	2001      	movs	r0, #1
 8003fac:	460f      	mov	r7, r1
 8003fae:	e7a6      	b.n	8003efe <_svfiprintf_r+0xc6>
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	250a      	movs	r5, #10
 8003fb4:	4619      	mov	r1, r3
 8003fb6:	3701      	adds	r7, #1
 8003fb8:	9305      	str	r3, [sp, #20]
 8003fba:	4638      	mov	r0, r7
 8003fbc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003fc0:	3a30      	subs	r2, #48	; 0x30
 8003fc2:	2a09      	cmp	r2, #9
 8003fc4:	d903      	bls.n	8003fce <_svfiprintf_r+0x196>
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d0c8      	beq.n	8003f5c <_svfiprintf_r+0x124>
 8003fca:	9105      	str	r1, [sp, #20]
 8003fcc:	e7c6      	b.n	8003f5c <_svfiprintf_r+0x124>
 8003fce:	fb05 2101 	mla	r1, r5, r1, r2
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	4607      	mov	r7, r0
 8003fd6:	e7f0      	b.n	8003fba <_svfiprintf_r+0x182>
 8003fd8:	ab03      	add	r3, sp, #12
 8003fda:	9300      	str	r3, [sp, #0]
 8003fdc:	4622      	mov	r2, r4
 8003fde:	4b11      	ldr	r3, [pc, #68]	; (8004024 <_svfiprintf_r+0x1ec>)
 8003fe0:	a904      	add	r1, sp, #16
 8003fe2:	4640      	mov	r0, r8
 8003fe4:	f3af 8000 	nop.w
 8003fe8:	f1b0 3fff 	cmp.w	r0, #4294967295
 8003fec:	4681      	mov	r9, r0
 8003fee:	d1d6      	bne.n	8003f9e <_svfiprintf_r+0x166>
 8003ff0:	89a3      	ldrh	r3, [r4, #12]
 8003ff2:	065b      	lsls	r3, r3, #25
 8003ff4:	f53f af35 	bmi.w	8003e62 <_svfiprintf_r+0x2a>
 8003ff8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003ffa:	b01d      	add	sp, #116	; 0x74
 8003ffc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004000:	ab03      	add	r3, sp, #12
 8004002:	9300      	str	r3, [sp, #0]
 8004004:	4622      	mov	r2, r4
 8004006:	4b07      	ldr	r3, [pc, #28]	; (8004024 <_svfiprintf_r+0x1ec>)
 8004008:	a904      	add	r1, sp, #16
 800400a:	4640      	mov	r0, r8
 800400c:	f000 f882 	bl	8004114 <_printf_i>
 8004010:	e7ea      	b.n	8003fe8 <_svfiprintf_r+0x1b0>
 8004012:	bf00      	nop
 8004014:	08004720 	.word	0x08004720
 8004018:	08004726 	.word	0x08004726
 800401c:	0800472a 	.word	0x0800472a
 8004020:	00000000 	.word	0x00000000
 8004024:	08003d85 	.word	0x08003d85

08004028 <_printf_common>:
 8004028:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800402c:	4691      	mov	r9, r2
 800402e:	461f      	mov	r7, r3
 8004030:	688a      	ldr	r2, [r1, #8]
 8004032:	690b      	ldr	r3, [r1, #16]
 8004034:	4606      	mov	r6, r0
 8004036:	4293      	cmp	r3, r2
 8004038:	bfb8      	it	lt
 800403a:	4613      	movlt	r3, r2
 800403c:	f8c9 3000 	str.w	r3, [r9]
 8004040:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004044:	460c      	mov	r4, r1
 8004046:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800404a:	b112      	cbz	r2, 8004052 <_printf_common+0x2a>
 800404c:	3301      	adds	r3, #1
 800404e:	f8c9 3000 	str.w	r3, [r9]
 8004052:	6823      	ldr	r3, [r4, #0]
 8004054:	0699      	lsls	r1, r3, #26
 8004056:	bf42      	ittt	mi
 8004058:	f8d9 3000 	ldrmi.w	r3, [r9]
 800405c:	3302      	addmi	r3, #2
 800405e:	f8c9 3000 	strmi.w	r3, [r9]
 8004062:	6825      	ldr	r5, [r4, #0]
 8004064:	f015 0506 	ands.w	r5, r5, #6
 8004068:	d107      	bne.n	800407a <_printf_common+0x52>
 800406a:	f104 0a19 	add.w	sl, r4, #25
 800406e:	68e3      	ldr	r3, [r4, #12]
 8004070:	f8d9 2000 	ldr.w	r2, [r9]
 8004074:	1a9b      	subs	r3, r3, r2
 8004076:	42ab      	cmp	r3, r5
 8004078:	dc29      	bgt.n	80040ce <_printf_common+0xa6>
 800407a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800407e:	6822      	ldr	r2, [r4, #0]
 8004080:	3300      	adds	r3, #0
 8004082:	bf18      	it	ne
 8004084:	2301      	movne	r3, #1
 8004086:	0692      	lsls	r2, r2, #26
 8004088:	d42e      	bmi.n	80040e8 <_printf_common+0xc0>
 800408a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800408e:	4639      	mov	r1, r7
 8004090:	4630      	mov	r0, r6
 8004092:	47c0      	blx	r8
 8004094:	3001      	adds	r0, #1
 8004096:	d021      	beq.n	80040dc <_printf_common+0xb4>
 8004098:	6823      	ldr	r3, [r4, #0]
 800409a:	68e5      	ldr	r5, [r4, #12]
 800409c:	f003 0306 	and.w	r3, r3, #6
 80040a0:	2b04      	cmp	r3, #4
 80040a2:	bf18      	it	ne
 80040a4:	2500      	movne	r5, #0
 80040a6:	f8d9 2000 	ldr.w	r2, [r9]
 80040aa:	f04f 0900 	mov.w	r9, #0
 80040ae:	bf08      	it	eq
 80040b0:	1aad      	subeq	r5, r5, r2
 80040b2:	68a3      	ldr	r3, [r4, #8]
 80040b4:	6922      	ldr	r2, [r4, #16]
 80040b6:	bf08      	it	eq
 80040b8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80040bc:	4293      	cmp	r3, r2
 80040be:	bfc4      	itt	gt
 80040c0:	1a9b      	subgt	r3, r3, r2
 80040c2:	18ed      	addgt	r5, r5, r3
 80040c4:	341a      	adds	r4, #26
 80040c6:	454d      	cmp	r5, r9
 80040c8:	d11a      	bne.n	8004100 <_printf_common+0xd8>
 80040ca:	2000      	movs	r0, #0
 80040cc:	e008      	b.n	80040e0 <_printf_common+0xb8>
 80040ce:	2301      	movs	r3, #1
 80040d0:	4652      	mov	r2, sl
 80040d2:	4639      	mov	r1, r7
 80040d4:	4630      	mov	r0, r6
 80040d6:	47c0      	blx	r8
 80040d8:	3001      	adds	r0, #1
 80040da:	d103      	bne.n	80040e4 <_printf_common+0xbc>
 80040dc:	f04f 30ff 	mov.w	r0, #4294967295
 80040e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80040e4:	3501      	adds	r5, #1
 80040e6:	e7c2      	b.n	800406e <_printf_common+0x46>
 80040e8:	2030      	movs	r0, #48	; 0x30
 80040ea:	18e1      	adds	r1, r4, r3
 80040ec:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80040f0:	1c5a      	adds	r2, r3, #1
 80040f2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80040f6:	4422      	add	r2, r4
 80040f8:	3302      	adds	r3, #2
 80040fa:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80040fe:	e7c4      	b.n	800408a <_printf_common+0x62>
 8004100:	2301      	movs	r3, #1
 8004102:	4622      	mov	r2, r4
 8004104:	4639      	mov	r1, r7
 8004106:	4630      	mov	r0, r6
 8004108:	47c0      	blx	r8
 800410a:	3001      	adds	r0, #1
 800410c:	d0e6      	beq.n	80040dc <_printf_common+0xb4>
 800410e:	f109 0901 	add.w	r9, r9, #1
 8004112:	e7d8      	b.n	80040c6 <_printf_common+0x9e>

08004114 <_printf_i>:
 8004114:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004118:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800411c:	460c      	mov	r4, r1
 800411e:	7e09      	ldrb	r1, [r1, #24]
 8004120:	b085      	sub	sp, #20
 8004122:	296e      	cmp	r1, #110	; 0x6e
 8004124:	4617      	mov	r7, r2
 8004126:	4606      	mov	r6, r0
 8004128:	4698      	mov	r8, r3
 800412a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800412c:	f000 80b3 	beq.w	8004296 <_printf_i+0x182>
 8004130:	d822      	bhi.n	8004178 <_printf_i+0x64>
 8004132:	2963      	cmp	r1, #99	; 0x63
 8004134:	d036      	beq.n	80041a4 <_printf_i+0x90>
 8004136:	d80a      	bhi.n	800414e <_printf_i+0x3a>
 8004138:	2900      	cmp	r1, #0
 800413a:	f000 80b9 	beq.w	80042b0 <_printf_i+0x19c>
 800413e:	2958      	cmp	r1, #88	; 0x58
 8004140:	f000 8083 	beq.w	800424a <_printf_i+0x136>
 8004144:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004148:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800414c:	e032      	b.n	80041b4 <_printf_i+0xa0>
 800414e:	2964      	cmp	r1, #100	; 0x64
 8004150:	d001      	beq.n	8004156 <_printf_i+0x42>
 8004152:	2969      	cmp	r1, #105	; 0x69
 8004154:	d1f6      	bne.n	8004144 <_printf_i+0x30>
 8004156:	6820      	ldr	r0, [r4, #0]
 8004158:	6813      	ldr	r3, [r2, #0]
 800415a:	0605      	lsls	r5, r0, #24
 800415c:	f103 0104 	add.w	r1, r3, #4
 8004160:	d52a      	bpl.n	80041b8 <_printf_i+0xa4>
 8004162:	681b      	ldr	r3, [r3, #0]
 8004164:	6011      	str	r1, [r2, #0]
 8004166:	2b00      	cmp	r3, #0
 8004168:	da03      	bge.n	8004172 <_printf_i+0x5e>
 800416a:	222d      	movs	r2, #45	; 0x2d
 800416c:	425b      	negs	r3, r3
 800416e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004172:	486f      	ldr	r0, [pc, #444]	; (8004330 <_printf_i+0x21c>)
 8004174:	220a      	movs	r2, #10
 8004176:	e039      	b.n	80041ec <_printf_i+0xd8>
 8004178:	2973      	cmp	r1, #115	; 0x73
 800417a:	f000 809d 	beq.w	80042b8 <_printf_i+0x1a4>
 800417e:	d808      	bhi.n	8004192 <_printf_i+0x7e>
 8004180:	296f      	cmp	r1, #111	; 0x6f
 8004182:	d020      	beq.n	80041c6 <_printf_i+0xb2>
 8004184:	2970      	cmp	r1, #112	; 0x70
 8004186:	d1dd      	bne.n	8004144 <_printf_i+0x30>
 8004188:	6823      	ldr	r3, [r4, #0]
 800418a:	f043 0320 	orr.w	r3, r3, #32
 800418e:	6023      	str	r3, [r4, #0]
 8004190:	e003      	b.n	800419a <_printf_i+0x86>
 8004192:	2975      	cmp	r1, #117	; 0x75
 8004194:	d017      	beq.n	80041c6 <_printf_i+0xb2>
 8004196:	2978      	cmp	r1, #120	; 0x78
 8004198:	d1d4      	bne.n	8004144 <_printf_i+0x30>
 800419a:	2378      	movs	r3, #120	; 0x78
 800419c:	4865      	ldr	r0, [pc, #404]	; (8004334 <_printf_i+0x220>)
 800419e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80041a2:	e055      	b.n	8004250 <_printf_i+0x13c>
 80041a4:	6813      	ldr	r3, [r2, #0]
 80041a6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80041aa:	1d19      	adds	r1, r3, #4
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	6011      	str	r1, [r2, #0]
 80041b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80041b4:	2301      	movs	r3, #1
 80041b6:	e08c      	b.n	80042d2 <_printf_i+0x1be>
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f010 0f40 	tst.w	r0, #64	; 0x40
 80041be:	6011      	str	r1, [r2, #0]
 80041c0:	bf18      	it	ne
 80041c2:	b21b      	sxthne	r3, r3
 80041c4:	e7cf      	b.n	8004166 <_printf_i+0x52>
 80041c6:	6813      	ldr	r3, [r2, #0]
 80041c8:	6825      	ldr	r5, [r4, #0]
 80041ca:	1d18      	adds	r0, r3, #4
 80041cc:	6010      	str	r0, [r2, #0]
 80041ce:	0628      	lsls	r0, r5, #24
 80041d0:	d501      	bpl.n	80041d6 <_printf_i+0xc2>
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	e002      	b.n	80041dc <_printf_i+0xc8>
 80041d6:	0668      	lsls	r0, r5, #25
 80041d8:	d5fb      	bpl.n	80041d2 <_printf_i+0xbe>
 80041da:	881b      	ldrh	r3, [r3, #0]
 80041dc:	296f      	cmp	r1, #111	; 0x6f
 80041de:	bf14      	ite	ne
 80041e0:	220a      	movne	r2, #10
 80041e2:	2208      	moveq	r2, #8
 80041e4:	4852      	ldr	r0, [pc, #328]	; (8004330 <_printf_i+0x21c>)
 80041e6:	2100      	movs	r1, #0
 80041e8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80041ec:	6865      	ldr	r5, [r4, #4]
 80041ee:	2d00      	cmp	r5, #0
 80041f0:	60a5      	str	r5, [r4, #8]
 80041f2:	f2c0 8095 	blt.w	8004320 <_printf_i+0x20c>
 80041f6:	6821      	ldr	r1, [r4, #0]
 80041f8:	f021 0104 	bic.w	r1, r1, #4
 80041fc:	6021      	str	r1, [r4, #0]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d13d      	bne.n	800427e <_printf_i+0x16a>
 8004202:	2d00      	cmp	r5, #0
 8004204:	f040 808e 	bne.w	8004324 <_printf_i+0x210>
 8004208:	4665      	mov	r5, ip
 800420a:	2a08      	cmp	r2, #8
 800420c:	d10b      	bne.n	8004226 <_printf_i+0x112>
 800420e:	6823      	ldr	r3, [r4, #0]
 8004210:	07db      	lsls	r3, r3, #31
 8004212:	d508      	bpl.n	8004226 <_printf_i+0x112>
 8004214:	6923      	ldr	r3, [r4, #16]
 8004216:	6862      	ldr	r2, [r4, #4]
 8004218:	429a      	cmp	r2, r3
 800421a:	bfde      	ittt	le
 800421c:	2330      	movle	r3, #48	; 0x30
 800421e:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004222:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004226:	ebac 0305 	sub.w	r3, ip, r5
 800422a:	6123      	str	r3, [r4, #16]
 800422c:	f8cd 8000 	str.w	r8, [sp]
 8004230:	463b      	mov	r3, r7
 8004232:	aa03      	add	r2, sp, #12
 8004234:	4621      	mov	r1, r4
 8004236:	4630      	mov	r0, r6
 8004238:	f7ff fef6 	bl	8004028 <_printf_common>
 800423c:	3001      	adds	r0, #1
 800423e:	d14d      	bne.n	80042dc <_printf_i+0x1c8>
 8004240:	f04f 30ff 	mov.w	r0, #4294967295
 8004244:	b005      	add	sp, #20
 8004246:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800424a:	4839      	ldr	r0, [pc, #228]	; (8004330 <_printf_i+0x21c>)
 800424c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004250:	6813      	ldr	r3, [r2, #0]
 8004252:	6821      	ldr	r1, [r4, #0]
 8004254:	1d1d      	adds	r5, r3, #4
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	6015      	str	r5, [r2, #0]
 800425a:	060a      	lsls	r2, r1, #24
 800425c:	d50b      	bpl.n	8004276 <_printf_i+0x162>
 800425e:	07ca      	lsls	r2, r1, #31
 8004260:	bf44      	itt	mi
 8004262:	f041 0120 	orrmi.w	r1, r1, #32
 8004266:	6021      	strmi	r1, [r4, #0]
 8004268:	b91b      	cbnz	r3, 8004272 <_printf_i+0x15e>
 800426a:	6822      	ldr	r2, [r4, #0]
 800426c:	f022 0220 	bic.w	r2, r2, #32
 8004270:	6022      	str	r2, [r4, #0]
 8004272:	2210      	movs	r2, #16
 8004274:	e7b7      	b.n	80041e6 <_printf_i+0xd2>
 8004276:	064d      	lsls	r5, r1, #25
 8004278:	bf48      	it	mi
 800427a:	b29b      	uxthmi	r3, r3
 800427c:	e7ef      	b.n	800425e <_printf_i+0x14a>
 800427e:	4665      	mov	r5, ip
 8004280:	fbb3 f1f2 	udiv	r1, r3, r2
 8004284:	fb02 3311 	mls	r3, r2, r1, r3
 8004288:	5cc3      	ldrb	r3, [r0, r3]
 800428a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800428e:	460b      	mov	r3, r1
 8004290:	2900      	cmp	r1, #0
 8004292:	d1f5      	bne.n	8004280 <_printf_i+0x16c>
 8004294:	e7b9      	b.n	800420a <_printf_i+0xf6>
 8004296:	6813      	ldr	r3, [r2, #0]
 8004298:	6825      	ldr	r5, [r4, #0]
 800429a:	1d18      	adds	r0, r3, #4
 800429c:	6961      	ldr	r1, [r4, #20]
 800429e:	6010      	str	r0, [r2, #0]
 80042a0:	0628      	lsls	r0, r5, #24
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	d501      	bpl.n	80042aa <_printf_i+0x196>
 80042a6:	6019      	str	r1, [r3, #0]
 80042a8:	e002      	b.n	80042b0 <_printf_i+0x19c>
 80042aa:	066a      	lsls	r2, r5, #25
 80042ac:	d5fb      	bpl.n	80042a6 <_printf_i+0x192>
 80042ae:	8019      	strh	r1, [r3, #0]
 80042b0:	2300      	movs	r3, #0
 80042b2:	4665      	mov	r5, ip
 80042b4:	6123      	str	r3, [r4, #16]
 80042b6:	e7b9      	b.n	800422c <_printf_i+0x118>
 80042b8:	6813      	ldr	r3, [r2, #0]
 80042ba:	1d19      	adds	r1, r3, #4
 80042bc:	6011      	str	r1, [r2, #0]
 80042be:	681d      	ldr	r5, [r3, #0]
 80042c0:	6862      	ldr	r2, [r4, #4]
 80042c2:	2100      	movs	r1, #0
 80042c4:	4628      	mov	r0, r5
 80042c6:	f000 f837 	bl	8004338 <memchr>
 80042ca:	b108      	cbz	r0, 80042d0 <_printf_i+0x1bc>
 80042cc:	1b40      	subs	r0, r0, r5
 80042ce:	6060      	str	r0, [r4, #4]
 80042d0:	6863      	ldr	r3, [r4, #4]
 80042d2:	6123      	str	r3, [r4, #16]
 80042d4:	2300      	movs	r3, #0
 80042d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80042da:	e7a7      	b.n	800422c <_printf_i+0x118>
 80042dc:	6923      	ldr	r3, [r4, #16]
 80042de:	462a      	mov	r2, r5
 80042e0:	4639      	mov	r1, r7
 80042e2:	4630      	mov	r0, r6
 80042e4:	47c0      	blx	r8
 80042e6:	3001      	adds	r0, #1
 80042e8:	d0aa      	beq.n	8004240 <_printf_i+0x12c>
 80042ea:	6823      	ldr	r3, [r4, #0]
 80042ec:	079b      	lsls	r3, r3, #30
 80042ee:	d413      	bmi.n	8004318 <_printf_i+0x204>
 80042f0:	68e0      	ldr	r0, [r4, #12]
 80042f2:	9b03      	ldr	r3, [sp, #12]
 80042f4:	4298      	cmp	r0, r3
 80042f6:	bfb8      	it	lt
 80042f8:	4618      	movlt	r0, r3
 80042fa:	e7a3      	b.n	8004244 <_printf_i+0x130>
 80042fc:	2301      	movs	r3, #1
 80042fe:	464a      	mov	r2, r9
 8004300:	4639      	mov	r1, r7
 8004302:	4630      	mov	r0, r6
 8004304:	47c0      	blx	r8
 8004306:	3001      	adds	r0, #1
 8004308:	d09a      	beq.n	8004240 <_printf_i+0x12c>
 800430a:	3501      	adds	r5, #1
 800430c:	68e3      	ldr	r3, [r4, #12]
 800430e:	9a03      	ldr	r2, [sp, #12]
 8004310:	1a9b      	subs	r3, r3, r2
 8004312:	42ab      	cmp	r3, r5
 8004314:	dcf2      	bgt.n	80042fc <_printf_i+0x1e8>
 8004316:	e7eb      	b.n	80042f0 <_printf_i+0x1dc>
 8004318:	2500      	movs	r5, #0
 800431a:	f104 0919 	add.w	r9, r4, #25
 800431e:	e7f5      	b.n	800430c <_printf_i+0x1f8>
 8004320:	2b00      	cmp	r3, #0
 8004322:	d1ac      	bne.n	800427e <_printf_i+0x16a>
 8004324:	7803      	ldrb	r3, [r0, #0]
 8004326:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800432a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800432e:	e76c      	b.n	800420a <_printf_i+0xf6>
 8004330:	08004731 	.word	0x08004731
 8004334:	08004742 	.word	0x08004742

08004338 <memchr>:
 8004338:	b510      	push	{r4, lr}
 800433a:	b2c9      	uxtb	r1, r1
 800433c:	4402      	add	r2, r0
 800433e:	4290      	cmp	r0, r2
 8004340:	4603      	mov	r3, r0
 8004342:	d101      	bne.n	8004348 <memchr+0x10>
 8004344:	2300      	movs	r3, #0
 8004346:	e003      	b.n	8004350 <memchr+0x18>
 8004348:	781c      	ldrb	r4, [r3, #0]
 800434a:	3001      	adds	r0, #1
 800434c:	428c      	cmp	r4, r1
 800434e:	d1f6      	bne.n	800433e <memchr+0x6>
 8004350:	4618      	mov	r0, r3
 8004352:	bd10      	pop	{r4, pc}

08004354 <memcpy>:
 8004354:	b510      	push	{r4, lr}
 8004356:	1e43      	subs	r3, r0, #1
 8004358:	440a      	add	r2, r1
 800435a:	4291      	cmp	r1, r2
 800435c:	d100      	bne.n	8004360 <memcpy+0xc>
 800435e:	bd10      	pop	{r4, pc}
 8004360:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004364:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004368:	e7f7      	b.n	800435a <memcpy+0x6>

0800436a <memmove>:
 800436a:	4288      	cmp	r0, r1
 800436c:	b510      	push	{r4, lr}
 800436e:	eb01 0302 	add.w	r3, r1, r2
 8004372:	d807      	bhi.n	8004384 <memmove+0x1a>
 8004374:	1e42      	subs	r2, r0, #1
 8004376:	4299      	cmp	r1, r3
 8004378:	d00a      	beq.n	8004390 <memmove+0x26>
 800437a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800437e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8004382:	e7f8      	b.n	8004376 <memmove+0xc>
 8004384:	4283      	cmp	r3, r0
 8004386:	d9f5      	bls.n	8004374 <memmove+0xa>
 8004388:	1881      	adds	r1, r0, r2
 800438a:	1ad2      	subs	r2, r2, r3
 800438c:	42d3      	cmn	r3, r2
 800438e:	d100      	bne.n	8004392 <memmove+0x28>
 8004390:	bd10      	pop	{r4, pc}
 8004392:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004396:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800439a:	e7f7      	b.n	800438c <memmove+0x22>

0800439c <_free_r>:
 800439c:	b538      	push	{r3, r4, r5, lr}
 800439e:	4605      	mov	r5, r0
 80043a0:	2900      	cmp	r1, #0
 80043a2:	d043      	beq.n	800442c <_free_r+0x90>
 80043a4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80043a8:	1f0c      	subs	r4, r1, #4
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	bfb8      	it	lt
 80043ae:	18e4      	addlt	r4, r4, r3
 80043b0:	f000 f8d0 	bl	8004554 <__malloc_lock>
 80043b4:	4a1e      	ldr	r2, [pc, #120]	; (8004430 <_free_r+0x94>)
 80043b6:	6813      	ldr	r3, [r2, #0]
 80043b8:	4610      	mov	r0, r2
 80043ba:	b933      	cbnz	r3, 80043ca <_free_r+0x2e>
 80043bc:	6063      	str	r3, [r4, #4]
 80043be:	6014      	str	r4, [r2, #0]
 80043c0:	4628      	mov	r0, r5
 80043c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80043c6:	f000 b8c6 	b.w	8004556 <__malloc_unlock>
 80043ca:	42a3      	cmp	r3, r4
 80043cc:	d90b      	bls.n	80043e6 <_free_r+0x4a>
 80043ce:	6821      	ldr	r1, [r4, #0]
 80043d0:	1862      	adds	r2, r4, r1
 80043d2:	4293      	cmp	r3, r2
 80043d4:	bf01      	itttt	eq
 80043d6:	681a      	ldreq	r2, [r3, #0]
 80043d8:	685b      	ldreq	r3, [r3, #4]
 80043da:	1852      	addeq	r2, r2, r1
 80043dc:	6022      	streq	r2, [r4, #0]
 80043de:	6063      	str	r3, [r4, #4]
 80043e0:	6004      	str	r4, [r0, #0]
 80043e2:	e7ed      	b.n	80043c0 <_free_r+0x24>
 80043e4:	4613      	mov	r3, r2
 80043e6:	685a      	ldr	r2, [r3, #4]
 80043e8:	b10a      	cbz	r2, 80043ee <_free_r+0x52>
 80043ea:	42a2      	cmp	r2, r4
 80043ec:	d9fa      	bls.n	80043e4 <_free_r+0x48>
 80043ee:	6819      	ldr	r1, [r3, #0]
 80043f0:	1858      	adds	r0, r3, r1
 80043f2:	42a0      	cmp	r0, r4
 80043f4:	d10b      	bne.n	800440e <_free_r+0x72>
 80043f6:	6820      	ldr	r0, [r4, #0]
 80043f8:	4401      	add	r1, r0
 80043fa:	1858      	adds	r0, r3, r1
 80043fc:	4282      	cmp	r2, r0
 80043fe:	6019      	str	r1, [r3, #0]
 8004400:	d1de      	bne.n	80043c0 <_free_r+0x24>
 8004402:	6810      	ldr	r0, [r2, #0]
 8004404:	6852      	ldr	r2, [r2, #4]
 8004406:	4401      	add	r1, r0
 8004408:	6019      	str	r1, [r3, #0]
 800440a:	605a      	str	r2, [r3, #4]
 800440c:	e7d8      	b.n	80043c0 <_free_r+0x24>
 800440e:	d902      	bls.n	8004416 <_free_r+0x7a>
 8004410:	230c      	movs	r3, #12
 8004412:	602b      	str	r3, [r5, #0]
 8004414:	e7d4      	b.n	80043c0 <_free_r+0x24>
 8004416:	6820      	ldr	r0, [r4, #0]
 8004418:	1821      	adds	r1, r4, r0
 800441a:	428a      	cmp	r2, r1
 800441c:	bf01      	itttt	eq
 800441e:	6811      	ldreq	r1, [r2, #0]
 8004420:	6852      	ldreq	r2, [r2, #4]
 8004422:	1809      	addeq	r1, r1, r0
 8004424:	6021      	streq	r1, [r4, #0]
 8004426:	6062      	str	r2, [r4, #4]
 8004428:	605c      	str	r4, [r3, #4]
 800442a:	e7c9      	b.n	80043c0 <_free_r+0x24>
 800442c:	bd38      	pop	{r3, r4, r5, pc}
 800442e:	bf00      	nop
 8004430:	200002b0 	.word	0x200002b0

08004434 <_malloc_r>:
 8004434:	b570      	push	{r4, r5, r6, lr}
 8004436:	1ccd      	adds	r5, r1, #3
 8004438:	f025 0503 	bic.w	r5, r5, #3
 800443c:	3508      	adds	r5, #8
 800443e:	2d0c      	cmp	r5, #12
 8004440:	bf38      	it	cc
 8004442:	250c      	movcc	r5, #12
 8004444:	2d00      	cmp	r5, #0
 8004446:	4606      	mov	r6, r0
 8004448:	db01      	blt.n	800444e <_malloc_r+0x1a>
 800444a:	42a9      	cmp	r1, r5
 800444c:	d903      	bls.n	8004456 <_malloc_r+0x22>
 800444e:	230c      	movs	r3, #12
 8004450:	6033      	str	r3, [r6, #0]
 8004452:	2000      	movs	r0, #0
 8004454:	bd70      	pop	{r4, r5, r6, pc}
 8004456:	f000 f87d 	bl	8004554 <__malloc_lock>
 800445a:	4a21      	ldr	r2, [pc, #132]	; (80044e0 <_malloc_r+0xac>)
 800445c:	6814      	ldr	r4, [r2, #0]
 800445e:	4621      	mov	r1, r4
 8004460:	b991      	cbnz	r1, 8004488 <_malloc_r+0x54>
 8004462:	4c20      	ldr	r4, [pc, #128]	; (80044e4 <_malloc_r+0xb0>)
 8004464:	6823      	ldr	r3, [r4, #0]
 8004466:	b91b      	cbnz	r3, 8004470 <_malloc_r+0x3c>
 8004468:	4630      	mov	r0, r6
 800446a:	f000 f863 	bl	8004534 <_sbrk_r>
 800446e:	6020      	str	r0, [r4, #0]
 8004470:	4629      	mov	r1, r5
 8004472:	4630      	mov	r0, r6
 8004474:	f000 f85e 	bl	8004534 <_sbrk_r>
 8004478:	1c43      	adds	r3, r0, #1
 800447a:	d124      	bne.n	80044c6 <_malloc_r+0x92>
 800447c:	230c      	movs	r3, #12
 800447e:	4630      	mov	r0, r6
 8004480:	6033      	str	r3, [r6, #0]
 8004482:	f000 f868 	bl	8004556 <__malloc_unlock>
 8004486:	e7e4      	b.n	8004452 <_malloc_r+0x1e>
 8004488:	680b      	ldr	r3, [r1, #0]
 800448a:	1b5b      	subs	r3, r3, r5
 800448c:	d418      	bmi.n	80044c0 <_malloc_r+0x8c>
 800448e:	2b0b      	cmp	r3, #11
 8004490:	d90f      	bls.n	80044b2 <_malloc_r+0x7e>
 8004492:	600b      	str	r3, [r1, #0]
 8004494:	18cc      	adds	r4, r1, r3
 8004496:	50cd      	str	r5, [r1, r3]
 8004498:	4630      	mov	r0, r6
 800449a:	f000 f85c 	bl	8004556 <__malloc_unlock>
 800449e:	f104 000b 	add.w	r0, r4, #11
 80044a2:	1d23      	adds	r3, r4, #4
 80044a4:	f020 0007 	bic.w	r0, r0, #7
 80044a8:	1ac3      	subs	r3, r0, r3
 80044aa:	d0d3      	beq.n	8004454 <_malloc_r+0x20>
 80044ac:	425a      	negs	r2, r3
 80044ae:	50e2      	str	r2, [r4, r3]
 80044b0:	e7d0      	b.n	8004454 <_malloc_r+0x20>
 80044b2:	684b      	ldr	r3, [r1, #4]
 80044b4:	428c      	cmp	r4, r1
 80044b6:	bf16      	itet	ne
 80044b8:	6063      	strne	r3, [r4, #4]
 80044ba:	6013      	streq	r3, [r2, #0]
 80044bc:	460c      	movne	r4, r1
 80044be:	e7eb      	b.n	8004498 <_malloc_r+0x64>
 80044c0:	460c      	mov	r4, r1
 80044c2:	6849      	ldr	r1, [r1, #4]
 80044c4:	e7cc      	b.n	8004460 <_malloc_r+0x2c>
 80044c6:	1cc4      	adds	r4, r0, #3
 80044c8:	f024 0403 	bic.w	r4, r4, #3
 80044cc:	42a0      	cmp	r0, r4
 80044ce:	d005      	beq.n	80044dc <_malloc_r+0xa8>
 80044d0:	1a21      	subs	r1, r4, r0
 80044d2:	4630      	mov	r0, r6
 80044d4:	f000 f82e 	bl	8004534 <_sbrk_r>
 80044d8:	3001      	adds	r0, #1
 80044da:	d0cf      	beq.n	800447c <_malloc_r+0x48>
 80044dc:	6025      	str	r5, [r4, #0]
 80044de:	e7db      	b.n	8004498 <_malloc_r+0x64>
 80044e0:	200002b0 	.word	0x200002b0
 80044e4:	200002b4 	.word	0x200002b4

080044e8 <_realloc_r>:
 80044e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80044ea:	4607      	mov	r7, r0
 80044ec:	4614      	mov	r4, r2
 80044ee:	460e      	mov	r6, r1
 80044f0:	b921      	cbnz	r1, 80044fc <_realloc_r+0x14>
 80044f2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80044f6:	4611      	mov	r1, r2
 80044f8:	f7ff bf9c 	b.w	8004434 <_malloc_r>
 80044fc:	b922      	cbnz	r2, 8004508 <_realloc_r+0x20>
 80044fe:	f7ff ff4d 	bl	800439c <_free_r>
 8004502:	4625      	mov	r5, r4
 8004504:	4628      	mov	r0, r5
 8004506:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004508:	f000 f826 	bl	8004558 <_malloc_usable_size_r>
 800450c:	42a0      	cmp	r0, r4
 800450e:	d20f      	bcs.n	8004530 <_realloc_r+0x48>
 8004510:	4621      	mov	r1, r4
 8004512:	4638      	mov	r0, r7
 8004514:	f7ff ff8e 	bl	8004434 <_malloc_r>
 8004518:	4605      	mov	r5, r0
 800451a:	2800      	cmp	r0, #0
 800451c:	d0f2      	beq.n	8004504 <_realloc_r+0x1c>
 800451e:	4631      	mov	r1, r6
 8004520:	4622      	mov	r2, r4
 8004522:	f7ff ff17 	bl	8004354 <memcpy>
 8004526:	4631      	mov	r1, r6
 8004528:	4638      	mov	r0, r7
 800452a:	f7ff ff37 	bl	800439c <_free_r>
 800452e:	e7e9      	b.n	8004504 <_realloc_r+0x1c>
 8004530:	4635      	mov	r5, r6
 8004532:	e7e7      	b.n	8004504 <_realloc_r+0x1c>

08004534 <_sbrk_r>:
 8004534:	b538      	push	{r3, r4, r5, lr}
 8004536:	2300      	movs	r3, #0
 8004538:	4c05      	ldr	r4, [pc, #20]	; (8004550 <_sbrk_r+0x1c>)
 800453a:	4605      	mov	r5, r0
 800453c:	4608      	mov	r0, r1
 800453e:	6023      	str	r3, [r4, #0]
 8004540:	f000 f812 	bl	8004568 <_sbrk>
 8004544:	1c43      	adds	r3, r0, #1
 8004546:	d102      	bne.n	800454e <_sbrk_r+0x1a>
 8004548:	6823      	ldr	r3, [r4, #0]
 800454a:	b103      	cbz	r3, 800454e <_sbrk_r+0x1a>
 800454c:	602b      	str	r3, [r5, #0]
 800454e:	bd38      	pop	{r3, r4, r5, pc}
 8004550:	20000354 	.word	0x20000354

08004554 <__malloc_lock>:
 8004554:	4770      	bx	lr

08004556 <__malloc_unlock>:
 8004556:	4770      	bx	lr

08004558 <_malloc_usable_size_r>:
 8004558:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800455c:	1f18      	subs	r0, r3, #4
 800455e:	2b00      	cmp	r3, #0
 8004560:	bfbc      	itt	lt
 8004562:	580b      	ldrlt	r3, [r1, r0]
 8004564:	18c0      	addlt	r0, r0, r3
 8004566:	4770      	bx	lr

08004568 <_sbrk>:
 8004568:	4b04      	ldr	r3, [pc, #16]	; (800457c <_sbrk+0x14>)
 800456a:	4602      	mov	r2, r0
 800456c:	6819      	ldr	r1, [r3, #0]
 800456e:	b909      	cbnz	r1, 8004574 <_sbrk+0xc>
 8004570:	4903      	ldr	r1, [pc, #12]	; (8004580 <_sbrk+0x18>)
 8004572:	6019      	str	r1, [r3, #0]
 8004574:	6818      	ldr	r0, [r3, #0]
 8004576:	4402      	add	r2, r0
 8004578:	601a      	str	r2, [r3, #0]
 800457a:	4770      	bx	lr
 800457c:	200002b8 	.word	0x200002b8
 8004580:	20000358 	.word	0x20000358

08004584 <_init>:
 8004584:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004586:	bf00      	nop
 8004588:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800458a:	bc08      	pop	{r3}
 800458c:	469e      	mov	lr, r3
 800458e:	4770      	bx	lr

08004590 <_fini>:
 8004590:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004592:	bf00      	nop
 8004594:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004596:	bc08      	pop	{r3}
 8004598:	469e      	mov	lr, r3
 800459a:	4770      	bx	lr

Disassembly of section .data:

20000000 <SystemCoreClock>:
20000000:	2400 00f4                                   .$..

20000004 <TSL_GPIO_Clock_LookUpTable>:
20000004:	0001 0000 0002 0000 0004 0000 0008 0000     ................
20000014:	0010 0000 0040 0000 0080 0000 0020 0000     ....@....... ...

20000024 <TSL_GPIO_LookUpTable>:
20000024:	0000 4002 0400 4002 0800 4002 0c00 4002     ...@...@...@...@
20000034:	1000 4002 1800 4002 1c00 4002 1400 4002     ...@...@...@...@

20000044 <TSL_RI_HYSCR_LookUpTable>:
20000044:	7c10 4000 7c12 4000 7c14 4000 7c16 4000     .|.@.|.@.|.@.|.@
20000054:	7c18 4000 7c1a 4000 7c1c 4000 7c1e 4000     .|.@.|.@.|.@.|.@

20000064 <APBAHBPrescTable>:
20000064:	0000 0000 0201 0403 0201 0403 0706 0908     ................

20000074 <PLLMulTable>:
20000074:	0403 0806 100c 2018                          ....... 0

2000007d <message>:
2000007d:	2020 2020 4820 6c65 6f6c 0021 0000 0000          Hello!.....
	...

2000009c <MyObjGroup>:
2000009c:	4718 0800 0001 0000 0000 0000 0000 0000     .G..............

200000ac <TSL_Params>:
200000ac:	0032 0fa0 0008 000a 4678 0800 466c 0800     2.......xF..lF..

200000bc <_impure_ptr>:
200000bc:	00c0 2000                                   ... 

200000c0 <impure_data>:
	...

20000120 <RAM_FLASH_RUNPowerDownCmd.part.0>:
{

  if (NewState != DISABLE)
  {
     /* Unlock the RUN_PD bit */
     FLASH->PDKEYR = FLASH_PDKEY1;
20000120:	4b04      	ldr	r3, [pc, #16]	; (20000134 <RAM_FLASH_RUNPowerDownCmd.part.0+0x14>)
20000122:	4a05      	ldr	r2, [pc, #20]	; (20000138 <RAM_FLASH_RUNPowerDownCmd.part.0+0x18>)
20000124:	609a      	str	r2, [r3, #8]
     FLASH->PDKEYR = FLASH_PDKEY2;
20000126:	4a05      	ldr	r2, [pc, #20]	; (2000013c <RAM_FLASH_RUNPowerDownCmd.part.0+0x1c>)
20000128:	609a      	str	r2, [r3, #8]

   /* Set the RUN_PD bit in  FLASH_ACR register to put Flash in power down mode */
     FLASH->ACR |= (uint32_t)FLASH_ACR_RUN_PD;
2000012a:	681a      	ldr	r2, [r3, #0]
2000012c:	f042 0210 	orr.w	r2, r2, #16
20000130:	601a      	str	r2, [r3, #0]
  {
    /* Clear the RUN_PD bit in  FLASH_ACR register to put Flash in idle  mode */
    FLASH->ACR &= (uint32_t)(~(uint32_t)FLASH_ACR_RUN_PD);
  }

}
20000132:	4770      	bx	lr
20000134:	40023c00 	.word	0x40023c00
20000138:	04152637 	.word	0x04152637
2000013c:	fafbfcfd 	.word	0xfafbfcfd

20000140 <RAM_PWR_LowPowerRunModeCmd.part.1>:
__RAMFUNC RAM_PWR_LowPowerRunModeCmd(FunctionalState NewState)
{

  if (NewState != DISABLE)
  {
    PWR->CR |= PWR_CR_LPSDSR;
20000140:	4b04      	ldr	r3, [pc, #16]	; (20000154 <RAM_PWR_LowPowerRunModeCmd.part.1+0x14>)
20000142:	681a      	ldr	r2, [r3, #0]
20000144:	f042 0201 	orr.w	r2, r2, #1
20000148:	601a      	str	r2, [r3, #0]
    PWR->CR |= PWR_CR_LPRUN;
2000014a:	681a      	ldr	r2, [r3, #0]
2000014c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
20000150:	601a      	str	r2, [r3, #0]
  else
  {
    PWR->CR &= (uint32_t)~((uint32_t)PWR_CR_LPRUN);
    PWR->CR &= (uint32_t)~((uint32_t)PWR_CR_LPSDSR);
  }
}
20000152:	4770      	bx	lr
20000154:	40007000 	.word	0x40007000

20000158 <RAM_FLASH_RUNPowerDownCmd>:
  if (NewState != DISABLE)
20000158:	b100      	cbz	r0, 2000015c <RAM_FLASH_RUNPowerDownCmd+0x4>
2000015a:	e7e1      	b.n	20000120 <RAM_FLASH_RUNPowerDownCmd.part.0>
    FLASH->ACR &= (uint32_t)(~(uint32_t)FLASH_ACR_RUN_PD);
2000015c:	4a02      	ldr	r2, [pc, #8]	; (20000168 <RAM_FLASH_RUNPowerDownCmd+0x10>)
2000015e:	6813      	ldr	r3, [r2, #0]
20000160:	f023 0310 	bic.w	r3, r3, #16
20000164:	6013      	str	r3, [r2, #0]
}
20000166:	4770      	bx	lr
20000168:	40023c00 	.word	0x40023c00

2000016c <RAM_PWR_LowPowerRunModeCmd>:
  if (NewState != DISABLE)
2000016c:	b100      	cbz	r0, 20000170 <RAM_PWR_LowPowerRunModeCmd+0x4>
2000016e:	e7e7      	b.n	20000140 <RAM_PWR_LowPowerRunModeCmd.part.1>
    PWR->CR &= (uint32_t)~((uint32_t)PWR_CR_LPRUN);
20000170:	4b04      	ldr	r3, [pc, #16]	; (20000184 <RAM_PWR_LowPowerRunModeCmd+0x18>)
20000172:	681a      	ldr	r2, [r3, #0]
20000174:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
20000178:	601a      	str	r2, [r3, #0]
    PWR->CR &= (uint32_t)~((uint32_t)PWR_CR_LPSDSR);
2000017a:	681a      	ldr	r2, [r3, #0]
2000017c:	f022 0201 	bic.w	r2, r2, #1
20000180:	601a      	str	r2, [r3, #0]
}
20000182:	4770      	bx	lr
20000184:	40007000 	.word	0x40007000

20000188 <EnterLPRUNModeRAM>:
  * @caller ADC_Icc_Test
  * @param None
  * @retval None
  */
__RAMFUNC EnterLPRUNModeRAM(void)
{
20000188:	b508      	push	{r3, lr}
2000018a:	f7ff ffc9 	bl	20000120 <RAM_FLASH_RUNPowerDownCmd.part.0>
2000018e:	f7ff ffd7 	bl	20000140 <RAM_PWR_LowPowerRunModeCmd.part.1>
  
  RAM_FLASH_RUNPowerDownCmd(ENABLE);
  RAM_PWR_LowPowerRunModeCmd(ENABLE);
    
  /* The application Run with delay */
  GPIO_LOW(CTN_GPIO_PORT,CTN_CNTEN_GPIO_PIN);
20000192:	f44f 5200 	mov.w	r2, #8192	; 0x2000
20000196:	4b17      	ldr	r3, [pc, #92]	; (200001f4 <EnterLPRUNModeRAM+0x6c>)
20000198:	835a      	strh	r2, [r3, #26]
    __NOP();  __NOP();    __NOP();  __NOP();
    __NOP();  __NOP();    __NOP();  __NOP();
    __NOP();  __NOP();    __NOP();  __NOP();
    __NOP();  __NOP();    __NOP();  __NOP();
    __NOP();  __NOP();    __NOP();  __NOP();
  } while((USERBUTTON_GPIO_PORT->IDR & USERBUTTON_GPIO_PIN) == 0);
2000019a:	4a17      	ldr	r2, [pc, #92]	; (200001f8 <EnterLPRUNModeRAM+0x70>)
2000019c:	bf00      	nop
2000019e:	bf00      	nop
200001a0:	bf00      	nop
200001a2:	bf00      	nop
200001a4:	bf00      	nop
200001a6:	bf00      	nop
200001a8:	bf00      	nop
200001aa:	bf00      	nop
200001ac:	bf00      	nop
200001ae:	bf00      	nop
200001b0:	bf00      	nop
200001b2:	bf00      	nop
200001b4:	bf00      	nop
200001b6:	bf00      	nop
200001b8:	bf00      	nop
200001ba:	bf00      	nop
200001bc:	bf00      	nop
200001be:	bf00      	nop
200001c0:	bf00      	nop
200001c2:	bf00      	nop
200001c4:	bf00      	nop
200001c6:	bf00      	nop
200001c8:	bf00      	nop
200001ca:	bf00      	nop
200001cc:	bf00      	nop
200001ce:	bf00      	nop
200001d0:	bf00      	nop
200001d2:	bf00      	nop
200001d4:	bf00      	nop
200001d6:	bf00      	nop
200001d8:	bf00      	nop
200001da:	bf00      	nop
200001dc:	8a13      	ldrh	r3, [r2, #16]
200001de:	07db      	lsls	r3, r3, #31
200001e0:	d5dc      	bpl.n	2000019c <EnterLPRUNModeRAM+0x14>
  
  
  RAM_FLASH_RUNPowerDownCmd(DISABLE);
200001e2:	2000      	movs	r0, #0
200001e4:	f7ff ffb8 	bl	20000158 <RAM_FLASH_RUNPowerDownCmd>
  RAM_PWR_LowPowerRunModeCmd(DISABLE);
}
200001e8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  RAM_PWR_LowPowerRunModeCmd(DISABLE);
200001ec:	2000      	movs	r0, #0
200001ee:	f7ff bfbd 	b.w	2000016c <RAM_PWR_LowPowerRunModeCmd>
200001f2:	bf00      	nop
200001f4:	40020800 	.word	0x40020800
200001f8:	40020000 	.word	0x40020000

200001fc <EnterLPSLEEPModeRAM>:
  * @caller ADC_Icc_Test
  * @param None
  * @retval None
  */
__RAMFUNC EnterLPSLEEPModeRAM(void)
{
200001fc:	b508      	push	{r3, lr}
200001fe:	f7ff ff8f 	bl	20000120 <RAM_FLASH_RUNPowerDownCmd.part.0>
20000202:	f7ff ff9d 	bl	20000140 <RAM_PWR_LowPowerRunModeCmd.part.1>
   
  RAM_FLASH_RUNPowerDownCmd(ENABLE);
  RAM_PWR_LowPowerRunModeCmd(ENABLE);
  
  /* The application Run with delay */
  GPIO_LOW(CTN_GPIO_PORT,CTN_CNTEN_GPIO_PIN);
20000206:	f44f 5200 	mov.w	r2, #8192	; 0x2000
2000020a:	4b0b      	ldr	r3, [pc, #44]	; (20000238 <EnterLPSLEEPModeRAM+0x3c>)
2000020c:	835a      	strh	r2, [r3, #26]

  /* Select the regulator state in Sleep mode ---------------------------------*/
  tmpreg = PWR->CR;
2000020e:	4a0b      	ldr	r2, [pc, #44]	; (2000023c <EnterLPSLEEPModeRAM+0x40>)
20000210:	6813      	ldr	r3, [r2, #0]

  /* Clear PDDS and LPDSR bits */
  tmpreg &= CR_DS_MASK;
20000212:	f023 0303 	bic.w	r3, r3, #3
  
  /* Set LPDSR bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator_LowPower;
20000216:	f043 0301 	orr.w	r3, r3, #1
  
  /* Store the new value */
  PWR->CR = tmpreg;
2000021a:	6013      	str	r3, [r2, #0]
  
   /* Clear SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP);
2000021c:	4a08      	ldr	r2, [pc, #32]	; (20000240 <EnterLPSLEEPModeRAM+0x44>)
2000021e:	6913      	ldr	r3, [r2, #16]
20000220:	f023 0304 	bic.w	r3, r3, #4
20000224:	6113      	str	r3, [r2, #16]
  __ASM volatile ("wfe");
20000226:	bf20      	wfe

    /* Request Wait For Event */
   __WFE();
  
  RAM_FLASH_RUNPowerDownCmd(DISABLE);
20000228:	2000      	movs	r0, #0
2000022a:	f7ff ff95 	bl	20000158 <RAM_FLASH_RUNPowerDownCmd>
  RAM_PWR_LowPowerRunModeCmd(DISABLE);
}
2000022e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  RAM_PWR_LowPowerRunModeCmd(DISABLE);
20000232:	2000      	movs	r0, #0
20000234:	f7ff bf9a 	b.w	2000016c <RAM_PWR_LowPowerRunModeCmd>
20000238:	40020800 	.word	0x40020800
2000023c:	40007000 	.word	0x40007000
20000240:	e000ed00 	.word	0xe000ed00

20000244 <EnterSLEEPModeRAM>:
  * @param None
  * @retval None
  */

__RAMFUNC EnterSLEEPModeRAM(void)
{
20000244:	b508      	push	{r3, lr}
20000246:	f7ff ff6b 	bl	20000120 <RAM_FLASH_RUNPowerDownCmd.part.0>
2000024a:	f7ff ff79 	bl	20000140 <RAM_PWR_LowPowerRunModeCmd.part.1>
   
  RAM_FLASH_RUNPowerDownCmd(ENABLE);
  RAM_PWR_LowPowerRunModeCmd(ENABLE);
  
  /* Select the regulator state in Sleep mode ---------------------------------*/
  tmpreg = PWR->CR;
2000024e:	4a0a      	ldr	r2, [pc, #40]	; (20000278 <EnterSLEEPModeRAM+0x34>)
20000250:	6813      	ldr	r3, [r2, #0]

  /* Clear PDDS and LPDSR bits */
  tmpreg &= CR_DS_MASK;
20000252:	f023 0303 	bic.w	r3, r3, #3
  
  /* Set LPDSR bit according to PWR_Regulator value */
  tmpreg |= PWR_Regulator_LowPower;
20000256:	f043 0301 	orr.w	r3, r3, #1
  
  /* Store the new value */
  PWR->CR = tmpreg;
2000025a:	6013      	str	r3, [r2, #0]
  
   /* Clear SLEEPDEEP bit of Cortex System Control Register */
  SCB->SCR &= (uint32_t)~((uint32_t)SCB_SCR_SLEEPDEEP);
2000025c:	4a07      	ldr	r2, [pc, #28]	; (2000027c <EnterSLEEPModeRAM+0x38>)
2000025e:	6913      	ldr	r3, [r2, #16]
20000260:	f023 0304 	bic.w	r3, r3, #4
20000264:	6113      	str	r3, [r2, #16]
20000266:	bf20      	wfe

  
  /* Request Wait For Event */
   __WFE();
  
  RAM_FLASH_RUNPowerDownCmd(DISABLE);
20000268:	2000      	movs	r0, #0
2000026a:	f7ff ff75 	bl	20000158 <RAM_FLASH_RUNPowerDownCmd>
  RAM_PWR_LowPowerRunModeCmd(DISABLE);
}
2000026e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  RAM_PWR_LowPowerRunModeCmd(DISABLE);
20000272:	2000      	movs	r0, #0
20000274:	f7ff bf7a 	b.w	2000016c <RAM_PWR_LowPowerRunModeCmd>
20000278:	40007000 	.word	0x40007000
2000027c:	e000ed00 	.word	0xe000ed00
