Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:\TIM\Project\fpga_altera\monochr --output-directory=C:\TIM\Project\fpga_altera\monochr\source\pll_usb --report-file=bsf:C:\TIM\Project\fpga_altera\monochr\source\pll_usb\pll_usb.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE10F17C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:\TIM\Project\fpga_altera\monochr\pll_usb.qsys --remove-qsys-generate-warning
Progress: Loading monochr/pll_usb.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 14.1]
Progress: Parameterizing module altpll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: pll_usb.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: pll_usb.altpll_0: altpll_0.c1_conduit must be exported, or connected to a matching conduit.
Warning: pll_usb.altpll_0: altpll_0.c0_conduit must be exported, or connected to a matching conduit.
Warning: pll_usb.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: pll_usb.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: pll_usb.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:\TIM\Project\fpga_altera\monochr --output-directory=C:\TIM\Project\fpga_altera\monochr\source\pll_usb\synthesis --file-set=QUARTUS_SYNTH --report-file=html:C:\TIM\Project\fpga_altera\monochr\source\pll_usb\pll_usb.html --report-file=sopcinfo:C:\TIM\Project\fpga_altera\monochr\pll_usb.sopcinfo --report-file=cmp:C:\TIM\Project\fpga_altera\monochr\source\pll_usb\pll_usb.cmp --report-file=qip:C:\TIM\Project\fpga_altera\monochr\source\pll_usb\synthesis\pll_usb.qip --report-file=svd:C:\TIM\Project\fpga_altera\monochr\source\pll_usb\synthesis\pll_usb.svd --report-file=regmap:C:\TIM\Project\fpga_altera\monochr\source\pll_usb\synthesis\pll_usb.regmap --report-file=xml:C:\TIM\Project\fpga_altera\monochr\source\pll_usb\pll_usb.xml --report-file=debuginfo:C:\TIM\Project\fpga_altera\monochr\source\pll_usb\synthesis\pll_usb.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE10F17C8 --system-info=DEVICE_SPEEDGRADE=8 --component-file=C:\TIM\Project\fpga_altera\monochr\pll_usb.qsys --remove-qsys-generate-warning --language=VHDL
Progress: Loading monochr/pll_usb.qsys
Progress: Reading input file
Progress: Adding altpll_0 [altpll 14.1]
Progress: Parameterizing module altpll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: pll_usb.altpll_0: altpll_0.areset_conduit must be exported, or connected to a matching conduit.
Warning: pll_usb.altpll_0: altpll_0.c1_conduit must be exported, or connected to a matching conduit.
Warning: pll_usb.altpll_0: altpll_0.c0_conduit must be exported, or connected to a matching conduit.
Warning: pll_usb.altpll_0: altpll_0.locked_conduit must be exported, or connected to a matching conduit.
Warning: pll_usb.altpll_0: altpll_0.phasedone_conduit must be exported, or connected to a matching conduit.
Warning: pll_usb.altpll_0: altpll_0.pll_slave must be connected to an Avalon-MM master
Info: pll_usb: Generating pll_usb "pll_usb" for QUARTUS_SYNTH
Info: altpll_0: "pll_usb" instantiated altpll "altpll_0"
Info: pll_usb: Done "pll_usb" with 2 modules, 2 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
