[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ManAddClass|ManAddClass>io_expOut",
    "sources":[
      "~ManAddClass|ManAddClass>io_exp",
      "~ManAddClass|ManAddClass>io_manA",
      "~ManAddClass|ManAddClass>io_manB"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ManAddClass|ManAddClass>io_manOut",
    "sources":[
      "~ManAddClass|ManAddClass>io_manA",
      "~ManAddClass|ManAddClass>io_manB"
    ]
  }
]