{
  "creator": "Yosys 0.26+1 (git sha1 b1a011138, aarch64-apple-darwin20.2-clang 10.0.0-4ubuntu1 -fPIC -Os)",
  "modules": {
    "ALU": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:623.1-706.10"
      },
      "parameter_default_values": {
        "ALU_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "SUM": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CIN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:628.24-628.27"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:630.25-630.29"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:625.7-625.9"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:626.7-626.9"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:627.7-627.9"
          }
        },
        "SUM": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:629.8-629.11"
          }
        }
      }
    },
    "DFF": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:170.1-181.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:170.33-170.36"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:170.38-170.39"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:170.24-170.25"
          }
        }
      }
    },
    "DFFC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:318.1-334.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:318.42-318.47"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:318.37-318.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:318.34-318.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:318.25-318.26"
          }
        }
      }
    },
    "DFFCE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:337.1-354.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:337.43-337.45"
          }
        },
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:337.47-337.52"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:337.38-337.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:337.35-337.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:337.26-337.27"
          }
        }
      }
    },
    "DFFE": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:184.1-198.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:184.42-184.44"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:184.37-184.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:184.34-184.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:184.25-184.26"
          }
        }
      }
    },
    "DFFN": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:357.1-368.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:357.34-357.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:357.39-357.40"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:357.25-357.26"
          }
        }
      }
    },
    "DFFNC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:505.1-521.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:505.43-505.48"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:505.38-505.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:505.35-505.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:505.26-505.27"
          }
        }
      }
    },
    "DFFNCE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:524.1-541.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:524.44-524.46"
          }
        },
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:524.48-524.53"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:524.39-524.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:524.36-524.37"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:524.27-524.28"
          }
        }
      }
    },
    "DFFNE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:371.1-385.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:371.43-371.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:371.38-371.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:371.35-371.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:371.26-371.27"
          }
        }
      }
    },
    "DFFNP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:466.1-482.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:466.38-466.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:466.35-466.36"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:466.43-466.49"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:466.26-466.27"
          }
        }
      }
    },
    "DFFNPE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:485.1-502.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:485.44-485.46"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:485.39-485.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:485.36-485.37"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:485.48-485.54"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:485.27-485.28"
          }
        }
      }
    },
    "DFFNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:427.1-443.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:427.38-427.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:427.35-427.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:427.26-427.27"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:427.43-427.48"
          }
        }
      }
    },
    "DFFNRE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:446.1-463.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:446.44-446.46"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:446.39-446.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:446.36-446.37"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:446.27-446.28"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:446.48-446.53"
          }
        }
      }
    },
    "DFFNS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:388.1-404.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:388.38-388.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:388.35-388.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:388.26-388.27"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:388.43-388.46"
          }
        }
      }
    },
    "DFFNSE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:407.1-424.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:407.44-407.46"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:407.39-407.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:407.36-407.37"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:407.27-407.28"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:407.48-407.51"
          }
        }
      }
    },
    "DFFP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:279.1-295.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:279.37-279.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:279.34-279.35"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:279.42-279.48"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:279.25-279.26"
          }
        }
      }
    },
    "DFFPE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:298.1-315.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:298.43-298.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:298.38-298.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:298.35-298.36"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:298.47-298.53"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:298.26-298.27"
          }
        }
      }
    },
    "DFFR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:240.1-256.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:240.37-240.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:240.34-240.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:240.25-240.26"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:240.42-240.47"
          }
        }
      }
    },
    "DFFRE": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:259.1-276.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:259.43-259.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:259.38-259.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:259.35-259.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:259.26-259.27"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:259.47-259.52"
          }
        }
      }
    },
    "DFFS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:201.1-217.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:201.37-201.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:201.34-201.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:201.25-201.26"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:201.42-201.45"
          }
        }
      }
    },
    "DFFSE": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:220.1-237.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:220.43-220.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:220.38-220.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:220.35-220.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:220.26-220.27"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:220.47-220.50"
          }
        }
      }
    },
    "DP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1333.1-1418.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000010000",
        "BIT_WIDTH_1": "00000000000000000000000000010000",
        "BLK_SEL": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE0": "0",
        "READ_MODE1": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE0": "00",
        "WRITE_MODE1": "00"
      },
      "ports": {
        "DOA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "DOB": {
          "direction": "output",
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "DIA": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ]
        },
        "DIB": {
          "direction": "input",
          "bits": [ 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 66, 67, 68 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "OCEA": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "OCEB": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 106 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1411.14-1411.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1411.19-1411.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 66, 67, 68 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1410.13-1410.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1414.7-1414.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1414.12-1414.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1413.7-1413.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1413.13-1413.17"
          }
        },
        "DIA": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1409.14-1409.17"
          }
        },
        "DIB": {
          "hide_name": 0,
          "bits": [ 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1409.19-1409.22"
          }
        },
        "DOA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1408.15-1408.18"
          }
        },
        "DOB": {
          "hide_name": 0,
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1408.20-1408.23"
          }
        },
        "OCEA": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1415.7-1415.11"
          }
        },
        "OCEB": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1415.13-1415.17"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1416.7-1416.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1416.15-1416.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1412.7-1412.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1412.13-1412.17"
          }
        }
      }
    },
    "DPX9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1421.1-1506.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000010010",
        "BIT_WIDTH_1": "00000000000000000000000000010010",
        "BLK_SEL": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE0": "0",
        "READ_MODE1": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE0": "00",
        "WRITE_MODE1": "00"
      },
      "ports": {
        "DOA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "DOB": {
          "direction": "output",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "DIA": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ]
        },
        "DIB": {
          "direction": "input",
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 74, 75, 76 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "OCEA": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "OCEB": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 113 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 114 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1499.14-1499.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1499.19-1499.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 74, 75, 76 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1498.13-1498.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1502.7-1502.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1502.12-1502.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1501.7-1501.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1501.13-1501.17"
          }
        },
        "DIA": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1497.14-1497.17"
          }
        },
        "DIB": {
          "hide_name": 0,
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1497.19-1497.22"
          }
        },
        "DOA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1496.15-1496.18"
          }
        },
        "DOB": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1496.20-1496.23"
          }
        },
        "OCEA": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1503.7-1503.11"
          }
        },
        "OCEB": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1503.13-1503.17"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1504.7-1504.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1504.15-1504.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1500.7-1500.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1500.13-1500.17"
          }
        }
      }
    },
    "GND": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:549.1-551.10"
      },
      "ports": {
        "G": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "G": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:549.19-549.20"
          }
        }
      }
    },
    "GSR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:618.1-620.10"
      },
      "ports": {
        "GSRI": {
          "direction": "input",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GSRI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:618.19-618.23"
          }
        }
      }
    },
    "IBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:553.1-560.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$251": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000000000",
            "T_FALL_MIN": "00000000000000000000000000000000",
            "T_FALL_TYP": "00000000000000000000000000000000",
            "T_RISE_MAX": "00000000000000000000000000000000",
            "T_RISE_MIN": "00000000000000000000000000000000",
            "T_RISE_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:556.3-556.16"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:553.29-553.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:553.20-553.21"
          }
        }
      }
    },
    "IOBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:577.1-583.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "IO": {
          "direction": "inout",
          "bits": [ 3 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "OEN": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:578.9-578.10"
          }
        },
        "IO": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:580.9-580.11"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:579.10-579.11"
          }
        },
        "OEN": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:578.11-578.14"
          }
        }
      }
    },
    "LUT1": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:2.1-8.10"
      },
      "parameter_default_values": {
        "INIT": "00"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$134": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:5.3-5.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:2.20-2.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:2.29-2.31"
          }
        }
      }
    },
    "LUT2": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:11.1-19.10"
      },
      "parameter_default_values": {
        "INIT": "0000"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$specify$135": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100000",
            "T_FALL_MIN": "00000000000000000000010010100000",
            "T_FALL_TYP": "00000000000000000000010010100000",
            "T_RISE_MAX": "00000000000000000000001101100011",
            "T_RISE_MIN": "00000000000000000000001101100011",
            "T_RISE_TYP": "00000000000000000000001101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:14.3-14.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$136": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:15.3-15.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:11.20-11.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:11.29-11.31"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:11.33-11.35"
          }
        }
      }
    },
    "LUT3": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:22.1-32.10"
      },
      "parameter_default_values": {
        "INIT": "00000000"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$137": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010111001110",
            "T_FALL_MIN": "00000000000000000000010111001110",
            "T_FALL_TYP": "00000000000000000000010111001110",
            "T_RISE_MAX": "00000000000000000000010000011110",
            "T_RISE_MIN": "00000000000000000000010000011110",
            "T_RISE_TYP": "00000000000000000000010000011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:25.3-25.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$138": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100000",
            "T_FALL_MIN": "00000000000000000000010010100000",
            "T_FALL_TYP": "00000000000000000000010010100000",
            "T_RISE_MAX": "00000000000000000000001101100011",
            "T_RISE_MIN": "00000000000000000000001101100011",
            "T_RISE_TYP": "00000000000000000000001101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:26.3-26.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$139": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:27.3-27.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:22.20-22.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:22.29-22.31"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:22.33-22.35"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:22.37-22.39"
          }
        }
      }
    },
    "LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:35.1-47.10"
      },
      "parameter_default_values": {
        "INIT": "0000000000000000"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$specify$140": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010111001110",
            "T_FALL_MIN": "00000000000000000000010111001110",
            "T_FALL_TYP": "00000000000000000000010111001110",
            "T_RISE_MAX": "00000000000000000000010000011110",
            "T_RISE_MIN": "00000000000000000000010000011110",
            "T_RISE_TYP": "00000000000000000000010000011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:38.3-38.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$141": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011000101111",
            "T_FALL_MIN": "00000000000000000000011000101111",
            "T_FALL_TYP": "00000000000000000000011000101111",
            "T_RISE_MAX": "00000000000000000000010000011101",
            "T_RISE_MIN": "00000000000000000000010000011101",
            "T_RISE_TYP": "00000000000000000000010000011101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:39.3-39.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$142": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100000",
            "T_FALL_MIN": "00000000000000000000010010100000",
            "T_FALL_TYP": "00000000000000000000010010100000",
            "T_RISE_MAX": "00000000000000000000001101100011",
            "T_RISE_MIN": "00000000000000000000001101100011",
            "T_RISE_TYP": "00000000000000000000001101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:40.3-40.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$143": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:41.3-41.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:35.20-35.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:35.29-35.31"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:35.33-35.35"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:35.37-35.39"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:35.41-35.43"
          }
        }
      }
    },
    "MUX2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:99.1-111.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$170": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:105.3-105.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$171": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:106.3-106.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$172": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001010101000",
            "T_FALL_MIN": "00000000000000000000001010101000",
            "T_FALL_TYP": "00000000000000000000001010101000",
            "T_RISE_MAX": "00000000000000000000000111100110",
            "T_RISE_MIN": "00000000000000000000000111100110",
            "T_RISE_TYP": "00000000000000000000000111100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:107.3-107.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:100.9-100.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:100.12-100.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:102.10-102.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:101.9-101.11"
          }
        }
      }
    },
    "MUX2_LUT5": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:113.1-125.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$173": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:119.3-119.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$174": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:120.3-120.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$175": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001010101000",
            "T_FALL_MIN": "00000000000000000000001010101000",
            "T_FALL_TYP": "00000000000000000000001010101000",
            "T_RISE_MAX": "00000000000000000000000111100110",
            "T_RISE_MIN": "00000000000000000000000111100110",
            "T_RISE_TYP": "00000000000000000000000111100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:121.3-121.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:114.9-114.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:114.12-114.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:116.10-116.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:115.9-115.11"
          }
        }
      }
    },
    "MUX2_LUT6": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:127.1-139.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$176": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:133.3-133.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$177": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:134.3-134.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$178": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:135.3-135.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:128.9-128.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:128.12-128.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:130.10-130.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:129.9-129.11"
          }
        }
      }
    },
    "MUX2_LUT7": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:141.1-153.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$179": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:147.3-147.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$180": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:148.3-148.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$181": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:149.3-149.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:142.9-142.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:142.12-142.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:144.10-144.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:143.9-143.11"
          }
        }
      }
    },
    "MUX2_LUT8": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:155.1-167.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$182": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:161.3-161.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$183": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:162.3-162.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$184": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:163.3-163.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:156.9-156.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:156.12-156.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:158.10-158.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:157.9-157.11"
          }
        }
      }
    },
    "OBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:562.1-569.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$252": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000000000",
            "T_FALL_MIN": "00000000000000000000000000000000",
            "T_FALL_TYP": "00000000000000000000000000000000",
            "T_RISE_MAX": "00000000000000000000000000000000",
            "T_RISE_MIN": "00000000000000000000000000000000",
            "T_RISE_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:565.3-565.16"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:562.29-562.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:562.20-562.21"
          }
        }
      }
    },
    "ODDR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:594.1-603.10"
      },
      "parameter_default_values": {
        "INIT": "00000000000000000000000000000000",
        "TXCLK_POL": "00000000000000000000000000000000"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TX": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:598.8-598.11"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:595.8-595.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:596.8-596.10"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:599.9-599.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:600.9-600.11"
          }
        },
        "TX": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:597.8-597.10"
          }
        }
      }
    },
    "ODDRC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:606.1-616.10"
      },
      "parameter_default_values": {
        "INIT": "00000000000000000000000000000000",
        "TXCLK_POL": "00000000000000000000000000000000"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TX": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:609.8-609.13"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:611.8-611.11"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:607.8-607.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:608.8-608.10"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:612.9-612.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:613.9-613.11"
          }
        },
        "TX": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:610.8-610.10"
          }
        }
      }
    },
    "OSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1603.1-1608.10"
      },
      "parameter_default_values": {
        "DEVICE": "GW1N-4",
        "FREQ_DIV": "00000000000000000000000001100100"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1604.8-1604.14"
          }
        }
      }
    },
    "OSCF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1620.1-1627.10"
      },
      "parameter_default_values": {
        "FREQ_DIV": "00000000000000000000000001100100"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "OSCOUT30M": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "OSCEN": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCEN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1621.7-1621.12"
          }
        },
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1623.8-1623.14"
          }
        },
        "OSCOUT30M": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1624.8-1624.17"
          }
        }
      }
    },
    "OSCH": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1630.1-1634.10"
      },
      "parameter_default_values": {
        "FREQ_DIV": "00000000000000000000000001100000"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1631.8-1631.14"
          }
        }
      }
    },
    "OSCZ": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1611.1-1617.10"
      },
      "parameter_default_values": {
        "FREQ_DIV": "00000000000000000000000001100100"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "OSCEN": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1612.7-1612.12"
          }
        },
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1614.8-1614.14"
          }
        }
      }
    },
    "PLLVR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1556.1-1600.10"
      },
      "parameter_default_values": {
        "CLKFB_SEL": "internal",
        "CLKOUTD3_SRC": "CLKOUT",
        "CLKOUTD_BYPASS": "false",
        "CLKOUTD_SRC": "CLKOUT",
        "CLKOUTP_BYPASS": "false",
        "CLKOUTP_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUTP_FT_DIR": "1",
        "CLKOUT_BYPASS": "false",
        "CLKOUT_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUT_FT_DIR": "1",
        "DEVICE": "GW1NS-4",
        "DUTYDA_SEL": "1000 ",
        "DYN_DA_EN": "false",
        "DYN_FBDIV_SEL": "false",
        "DYN_IDIV_SEL": "false",
        "DYN_ODIV_SEL": "false",
        "DYN_SDIV_SEL": "00000000000000000000000000000010",
        "FBDIV_SEL": "00000000000000000000000000000000",
        "FCLKIN": "100.0",
        "IDIV_SEL": "00000000000000000000000000000000",
        "ODIV_SEL": "00000000000000000000000000001000",
        "PSDA_SEL": "0000 "
      },
      "ports": {
        "CLKOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLKOUTP": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "CLKOUTD": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "CLKOUTD3": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "CLKIN": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CLKFB": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "FBDSEL": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12, 13, 14 ]
        },
        "IDSEL": {
          "direction": "input",
          "bits": [ 15, 16, 17, 18, 19, 20 ]
        },
        "ODSEL": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26 ]
        },
        "DUTYDA": {
          "direction": "input",
          "bits": [ 27, 28, 29, 30 ]
        },
        "PSDA": {
          "direction": "input",
          "bits": [ 31, 32, 33, 34 ]
        },
        "FDLY": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "RESET_P": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "VREN": {
          "direction": "input",
          "bits": [ 41 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKFB": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1558.7-1558.12"
          }
        },
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1557.7-1557.12"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1568.8-1568.14"
          }
        },
        "CLKOUTD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1571.8-1571.15"
          }
        },
        "CLKOUTD3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1572.8-1572.16"
          }
        },
        "CLKOUTP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1570.8-1570.15"
          }
        },
        "DUTYDA": {
          "hide_name": 0,
          "bits": [ 27, 28, 29, 30 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1565.13-1565.19"
          }
        },
        "FBDSEL": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1561.13-1561.19"
          }
        },
        "FDLY": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1564.18-1564.22"
          }
        },
        "IDSEL": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18, 19, 20 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1562.13-1562.18"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1569.8-1569.12"
          }
        },
        "ODSEL": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1563.13-1563.18"
          }
        },
        "PSDA": {
          "hide_name": 0,
          "bits": [ 31, 32, 33, 34 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1564.13-1564.17"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1559.7-1559.12"
          }
        },
        "RESET_P": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1560.7-1560.14"
          }
        },
        "VREN": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1566.7-1566.11"
          }
        }
      }
    },
    "RAM16S1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:709.1-741.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 9 ]
        }
      },
      "cells": {
        "$specify$261": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:720.2-720.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4, 5, 6, 7 ]
          }
        },
        "$specify$262": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:721.2-721.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 3 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$263": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:722.2-722.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 8 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$264": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:723.2-723.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4, 5, 6, 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$265": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:724.2-724.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        }
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:713.13-713.15"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:716.7-716.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:714.7-714.9"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:715.8-715.10"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:717.7-717.10"
          }
        }
      }
    },
    "RAM16S2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:744.1-780.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 4, 5 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 11 ]
        }
      },
      "cells": {
        "$specify$266": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000010",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:756.2-756.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2, 3 ],
            "EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ]
          }
        },
        "$specify$267": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000010",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:757.2-757.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 11 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4, 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$268": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:758.2-758.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 11 ],
            "DST_EN": [ "1" ],
            "SRC": [ 10 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$269": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:759.2-759.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 11 ],
            "DST_EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$270": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000010",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:760.2-760.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x" ],
            "DST": [ 2, 3 ],
            "EN": [ "1" ],
            "SRC": [ 11 ]
          }
        }
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:749.13-749.15"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:752.7-752.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:750.13-750.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:751.14-751.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:753.7-753.10"
          }
        }
      }
    },
    "RAM16S4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:783.1-827.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000",
        "INIT_2": "0000000000000000",
        "INIT_3": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 10, 11, 12, 13 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 15 ]
        }
      },
      "cells": {
        "$specify$271": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000100",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:797.2-797.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2, 3, 4, 5 ],
            "EN": [ "1" ],
            "SRC": [ 10, 11, 12, 13 ]
          }
        },
        "$specify$272": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:798.2-798.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$273": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:799.2-799.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 14 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$274": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:800.2-800.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 10, 11, 12, 13 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$275": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000100",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:801.2-801.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5 ],
            "EN": [ "1" ],
            "SRC": [ 15 ]
          }
        }
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:790.13-790.15"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:793.7-793.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:791.13-791.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:792.14-792.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:794.7-794.10"
          }
        }
      }
    },
    "RAM16SDP1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:830.1-863.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
        "$specify$276": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:842.2-842.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8, 9, 10, 11 ]
          }
        },
        "$specify$277": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:843.2-843.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 13 ],
            "DST_EN": [ "1" ],
            "SRC": [ 3 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$278": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:844.2-844.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 13 ],
            "DST_EN": [ "1" ],
            "SRC": [ 12 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$279": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:845.2-845.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 13 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4, 5, 6, 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$280": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:846.2-846.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 13 ]
          }
        }
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:838.7-838.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:836.7-836.9"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:837.8-837.10"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:835.13-835.16"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:834.13-834.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:839.7-839.10"
          }
        }
      }
    },
    "RAM16SDP2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:866.1-903.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 4, 5 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 10, 11, 12, 13 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 15 ]
        }
      },
      "cells": {
        "$specify$281": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000010",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:879.2-879.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2, 3 ],
            "EN": [ "1" ],
            "SRC": [ 10, 11, 12, 13 ]
          }
        },
        "$specify$282": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000010",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:880.2-880.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4, 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$283": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:881.2-881.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 14 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$284": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.2-882.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$285": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000010",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:883.2-883.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x" ],
            "DST": [ 2, 3 ],
            "EN": [ "1" ],
            "SRC": [ 15 ]
          }
        }
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:875.7-875.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:873.13-873.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:874.14-874.16"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:872.13-872.16"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:871.13-871.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:876.7-876.10"
          }
        }
      }
    },
    "RAM16SDP4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:906.1-951.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000",
        "INIT_2": "0000000000000000",
        "INIT_3": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 10, 11, 12, 13 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 14, 15, 16, 17 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 19 ]
        }
      },
      "cells": {
        "$specify$286": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000100",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:921.2-921.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2, 3, 4, 5 ],
            "EN": [ "1" ],
            "SRC": [ 14, 15, 16, 17 ]
          }
        },
        "$specify$287": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:922.2-922.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 19 ],
            "DST_EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$288": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:923.2-923.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 19 ],
            "DST_EN": [ "1" ],
            "SRC": [ 18 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$289": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:924.2-924.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 19 ],
            "DST_EN": [ "1" ],
            "SRC": [ 10, 11, 12, 13 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$290": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000100",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:925.2-925.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5 ],
            "EN": [ "1" ],
            "SRC": [ 19 ]
          }
        }
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:917.7-917.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:915.13-915.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:916.14-916.16"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:914.13-914.16"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:913.13-913.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:918.7-918.10"
          }
        }
      }
    },
    "SDP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1130.1-1228.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000100000",
        "BIT_WIDTH_1": "00000000000000000000000000100000",
        "BLK_SEL": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 66, 67, 68 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 105 ]
        }
      },
      "cells": {
        "$specify$291": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000100000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000111101101",
            "T_FALL_MIN": "00000000000000000000000111101101",
            "T_FALL_TYP": "00000000000000000000000111101101",
            "T_RISE_MAX": "00000000000000000000000110100011",
            "T_RISE_MIN": "00000000000000000000000110100011",
            "T_RISE_TYP": "00000000000000000000000110100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1213.2-1213.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "EN": [ "1" ],
            "SRC": [ 100 ]
          }
        },
        "$specify$292": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1214.2-1214.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 104 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$293": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1215.2-1215.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 105 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$294": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1216.2-1216.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 103 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$295": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1217.2-1217.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 101 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$296": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1218.2-1218.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 102 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$297": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1219.2-1219.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 103 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$298": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1220.2-1220.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 97 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$299": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1221.2-1221.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 98 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$300": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000100000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1222.2-1222.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$301": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1223.2-1223.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$302": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1224.2-1224.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$303": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1225.2-1225.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 66, 67, 68 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1205.14-1205.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1205.19-1205.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 66, 67, 68 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1204.13-1204.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1208.7-1208.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1208.12-1208.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1207.7-1207.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1207.13-1207.17"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1203.14-1203.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1202.15-1202.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1209.7-1209.10"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1210.7-1210.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1210.15-1210.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1206.7-1206.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1206.13-1206.17"
          }
        }
      }
    },
    "SDPX9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1231.1-1329.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000100100",
        "BIT_WIDTH_1": "00000000000000000000000000100100",
        "BLK_SEL": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 74, 75, 76 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 113 ]
        }
      },
      "cells": {
        "$specify$304": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000100100",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000111101101",
            "T_FALL_MIN": "00000000000000000000000111101101",
            "T_FALL_TYP": "00000000000000000000000111101101",
            "T_RISE_MAX": "00000000000000000000000110100011",
            "T_RISE_MIN": "00000000000000000000000110100011",
            "T_RISE_TYP": "00000000000000000000000110100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1314.2-1314.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
            "EN": [ "1" ],
            "SRC": [ 108 ]
          }
        },
        "$specify$305": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1315.2-1315.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 112 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$306": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1316.2-1316.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 113 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$307": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1317.2-1317.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 111 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$308": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1318.2-1318.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 109 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$309": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1319.2-1319.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 110 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$310": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1320.2-1320.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 111 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$311": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1321.2-1321.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 105 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$312": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1322.2-1322.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 106 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$313": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000100100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1323.2-1323.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$314": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1324.2-1324.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$315": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1325.2-1325.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$316": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1326.2-1326.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 74, 75, 76 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1306.14-1306.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1306.19-1306.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 74, 75, 76 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1305.13-1305.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1309.7-1309.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1309.12-1309.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1308.7-1308.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1308.13-1308.17"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1304.14-1304.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1303.15-1303.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1310.7-1310.10"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1311.7-1311.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1311.15-1311.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1307.7-1307.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1307.13-1307.17"
          }
        }
      }
    },
    "SP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:955.1-1039.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH": "00000000000000000000000000100000",
        "BLK_SEL": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE": "00"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 66, 67, 68 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 87 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1032.14-1032.16"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 66, 67, 68 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1031.13-1031.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1035.7-1035.9"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1034.7-1034.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1030.14-1030.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1029.15-1029.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1036.7-1036.10"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1037.7-1037.12"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1033.7-1033.10"
          }
        }
      }
    },
    "SPX9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1042.1-1126.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH": "00000000000000000000000000100100",
        "BLK_SEL": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE": "00"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 74, 75, 76 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 95 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1119.14-1119.16"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 74, 75, 76 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1118.13-1118.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1122.7-1122.9"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1121.7-1121.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1117.14-1117.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1116.15-1116.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1123.7-1123.10"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1124.7-1124.12"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1120.7-1120.10"
          }
        }
      }
    },
    "TBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:571.1-575.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "OEN": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:572.9-572.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:573.10-573.11"
          }
        },
        "OEN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:572.12-572.15"
          }
        }
      }
    },
    "TLVDS_OBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:585.1-591.10"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "OB": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:586.9-586.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:587.10-587.11"
          }
        },
        "OB": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:588.10-588.12"
          }
        }
      }
    },
    "VCC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:545.1-547.10"
      },
      "ports": {
        "V": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "V": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:545.19-545.20"
          }
        }
      }
    },
    "__APICULA_LUT5": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000000010",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:50.1-58.10"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        }
      },
      "cells": {
        "$specify$144": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001100110",
            "T_FALL_MIN": "00000000000000000000011001100110",
            "T_FALL_TYP": "00000000000000000000011001100110",
            "T_RISE_MAX": "00000000000000000000010010100011",
            "T_RISE_MIN": "00000000000000000000010010100011",
            "T_RISE_TYP": "00000000000000000000010010100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:52.3-52.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$145": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001100110",
            "T_FALL_MIN": "00000000000000000000011001100110",
            "T_FALL_TYP": "00000000000000000000011001100110",
            "T_RISE_MAX": "00000000000000000000010010100000",
            "T_RISE_MIN": "00000000000000000000010010100000",
            "T_RISE_TYP": "00000000000000000000010010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:53.3-53.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$146": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010101011011",
            "T_FALL_MIN": "00000000000000000000010101011011",
            "T_FALL_TYP": "00000000000000000000010101011011",
            "T_RISE_MAX": "00000000000000000000001111100011",
            "T_RISE_MIN": "00000000000000000000001111100011",
            "T_RISE_TYP": "00000000000000000000001111100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:54.3-54.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$147": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010001011100",
            "T_FALL_MIN": "00000000000000000000010001011100",
            "T_FALL_TYP": "00000000000000000000010001011100",
            "T_RISE_MAX": "00000000000000000000001100101000",
            "T_RISE_MIN": "00000000000000000000001100101000",
            "T_RISE_TYP": "00000000000000000000001100101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:55.3-55.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$148": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001010101000",
            "T_FALL_MIN": "00000000000000000000001010101000",
            "T_FALL_TYP": "00000000000000000000001010101000",
            "T_RISE_MAX": "00000000000000000000000111100110",
            "T_RISE_MIN": "00000000000000000000000111100110",
            "T_RISE_TYP": "00000000000000000000000111100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:56.3-56.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:50.30-50.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:50.39-50.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:50.43-50.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:50.47-50.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:50.51-50.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:50.55-50.57"
          }
        }
      }
    },
    "__APICULA_LUT6": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000000100",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:61.1-70.10"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 8 ]
        }
      },
      "cells": {
        "$specify$149": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101100101",
            "T_FALL_MIN": "00000000000000000000011101100101",
            "T_FALL_TYP": "00000000000000000000011101100101",
            "T_RISE_MAX": "00000000000000000000010100101011",
            "T_RISE_MIN": "00000000000000000000010100101011",
            "T_RISE_TYP": "00000000000000000000010100101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:63.3-63.40"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$150": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101100101",
            "T_FALL_MIN": "00000000000000000000011101100101",
            "T_FALL_TYP": "00000000000000000000011101100101",
            "T_RISE_MAX": "00000000000000000000010100101000",
            "T_RISE_MIN": "00000000000000000000010100101000",
            "T_RISE_TYP": "00000000000000000000010100101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:64.3-64.40"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$151": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001011010",
            "T_FALL_MIN": "00000000000000000000011001011010",
            "T_FALL_TYP": "00000000000000000000011001011010",
            "T_RISE_MAX": "00000000000000000000010001101011",
            "T_RISE_MIN": "00000000000000000000010001101011",
            "T_RISE_TYP": "00000000000000000000010001101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:65.3-65.39"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$152": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010101011011",
            "T_FALL_MIN": "00000000000000000000010101011011",
            "T_FALL_TYP": "00000000000000000000010101011011",
            "T_RISE_MAX": "00000000000000000000001110110000",
            "T_RISE_MIN": "00000000000000000000001110110000",
            "T_RISE_TYP": "00000000000000000000001110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:66.3-66.39"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$153": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110100111",
            "T_FALL_MIN": "00000000000000000000001110100111",
            "T_FALL_TYP": "00000000000000000000001110100111",
            "T_RISE_MAX": "00000000000000000000001001101110",
            "T_RISE_MIN": "00000000000000000000001001101110",
            "T_RISE_TYP": "00000000000000000000001001101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:67.3-67.38"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$154": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:68.3-68.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:61.30-61.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:61.39-61.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:61.43-61.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:61.47-61.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:61.51-61.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:61.55-61.57"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:61.59-61.61"
          }
        }
      }
    },
    "__APICULA_LUT7": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000001000",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.1-83.10"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "M2": {
          "direction": "input",
          "bits": [ 9 ]
        }
      },
      "cells": {
        "$specify$155": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100100",
            "T_FALL_MIN": "00000000000000000000100001100100",
            "T_FALL_TYP": "00000000000000000000100001100100",
            "T_RISE_MAX": "00000000000000000000010110110011",
            "T_RISE_MIN": "00000000000000000000010110110011",
            "T_RISE_TYP": "00000000000000000000010110110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:75.3-75.52"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$156": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100100",
            "T_FALL_MIN": "00000000000000000000100001100100",
            "T_FALL_TYP": "00000000000000000000100001100100",
            "T_RISE_MAX": "00000000000000000000010110110000",
            "T_RISE_MIN": "00000000000000000000010110110000",
            "T_RISE_TYP": "00000000000000000000010110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:76.3-76.52"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$157": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101011001",
            "T_FALL_MIN": "00000000000000000000011101011001",
            "T_FALL_TYP": "00000000000000000000011101011001",
            "T_RISE_MAX": "00000000000000000000010011110011",
            "T_RISE_MIN": "00000000000000000000010011110011",
            "T_RISE_TYP": "00000000000000000000010011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:77.3-77.51"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$158": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001011010",
            "T_FALL_MIN": "00000000000000000000011001011010",
            "T_FALL_TYP": "00000000000000000000011001011010",
            "T_RISE_MAX": "00000000000000000000010000111000",
            "T_RISE_MIN": "00000000000000000000010000111000",
            "T_RISE_TYP": "00000000000000000000010000111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:78.3-78.51"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$159": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100110",
            "T_FALL_MIN": "00000000000000000000010010100110",
            "T_FALL_TYP": "00000000000000000000010010100110",
            "T_RISE_MAX": "00000000000000000000001011110110",
            "T_RISE_MIN": "00000000000000000000001011110110",
            "T_RISE_TYP": "00000000000000000000001011110110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:79.3-79.50"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$160": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001111010010",
            "T_FALL_MIN": "00000000000000000000001111010010",
            "T_FALL_TYP": "00000000000000000000001111010010",
            "T_RISE_MAX": "00000000000000000000001001100110",
            "T_RISE_MIN": "00000000000000000000001001100110",
            "T_RISE_TYP": "00000000000000000000001001100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:80.3-80.38"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        },
        "$specify$161": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:81.3-81.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.30-73.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.39-73.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.43-73.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.47-73.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.51-73.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.55-73.57"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.59-73.61"
          }
        },
        "M2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.63-73.65"
          }
        }
      }
    },
    "__APICULA_LUT8": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000010000",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.1-97.11"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "M2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "M3": {
          "direction": "input",
          "bits": [ 10 ]
        }
      },
      "cells": {
        "$specify$162": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100101100011",
            "T_FALL_MIN": "00000000000000000000100101100011",
            "T_FALL_TYP": "00000000000000000000100101100011",
            "T_RISE_MAX": "00000000000000000000011000111011",
            "T_RISE_MIN": "00000000000000000000011000111011",
            "T_RISE_TYP": "00000000000000000000011000111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:88.3-88.64"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$163": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100101100011",
            "T_FALL_MIN": "00000000000000000000100101100011",
            "T_FALL_TYP": "00000000000000000000100101100011",
            "T_RISE_MAX": "00000000000000000000011000111000",
            "T_RISE_MIN": "00000000000000000000011000111000",
            "T_RISE_TYP": "00000000000000000000011000111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:89.3-89.64"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$164": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001011000",
            "T_FALL_MIN": "00000000000000000000100001011000",
            "T_FALL_TYP": "00000000000000000000100001011000",
            "T_RISE_MAX": "00000000000000000000010101111011",
            "T_RISE_MIN": "00000000000000000000010101111011",
            "T_RISE_TYP": "00000000000000000000010101111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:90.3-90.63"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$165": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101011001",
            "T_FALL_MIN": "00000000000000000000011101011001",
            "T_FALL_TYP": "00000000000000000000011101011001",
            "T_RISE_MAX": "00000000000000000000010011000000",
            "T_RISE_MIN": "00000000000000000000010011000000",
            "T_RISE_TYP": "00000000000000000000010011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:91.3-91.63"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$166": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010110100101",
            "T_FALL_MIN": "00000000000000000000010110100101",
            "T_FALL_TYP": "00000000000000000000010110100101",
            "T_RISE_MAX": "00000000000000000000001101111110",
            "T_RISE_MIN": "00000000000000000000001101111110",
            "T_RISE_TYP": "00000000000000000000001101111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:92.3-92.62"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$167": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010011010001",
            "T_FALL_MIN": "00000000000000000000010011010001",
            "T_FALL_TYP": "00000000000000000000010011010001",
            "T_RISE_MAX": "00000000000000000000001011101110",
            "T_RISE_MIN": "00000000000000000000001011101110",
            "T_RISE_TYP": "00000000000000000000001011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:93.3-93.50"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        },
        "$specify$168": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001111010010",
            "T_FALL_MIN": "00000000000000000000001111010010",
            "T_FALL_TYP": "00000000000000000000001111010010",
            "T_RISE_MAX": "00000000000000000000001001100110",
            "T_RISE_MIN": "00000000000000000000001001100110",
            "T_RISE_TYP": "00000000000000000000001001100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:94.3-94.38"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        },
        "$specify$169": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:95.3-95.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 10 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.30-86.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.39-86.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.43-86.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.47-86.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.51-86.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.55-86.57"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.59-86.61"
          }
        },
        "M2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.63-86.65"
          }
        },
        "M3": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.67-86.69"
          }
        }
      }
    },
    "rPLL": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1510.1-1553.10"
      },
      "parameter_default_values": {
        "CLKFB_SEL": "internal",
        "CLKOUTD3_SRC": "CLKOUT",
        "CLKOUTD_BYPASS": "false",
        "CLKOUTD_SRC": "CLKOUT",
        "CLKOUTP_BYPASS": "false",
        "CLKOUTP_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUTP_FT_DIR": "1",
        "CLKOUT_BYPASS": "false",
        "CLKOUT_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUT_FT_DIR": "1",
        "DEVICE": "GW1N-1",
        "DUTYDA_SEL": "1000 ",
        "DYN_DA_EN": "false",
        "DYN_FBDIV_SEL": "false",
        "DYN_IDIV_SEL": "false",
        "DYN_ODIV_SEL": "false",
        "DYN_SDIV_SEL": "00000000000000000000000000000010",
        "FBDIV_SEL": "00000000000000000000000000000000",
        "FCLKIN": "100.0",
        "IDIV_SEL": "00000000000000000000000000000000",
        "ODIV_SEL": "00000000000000000000000000001000",
        "PSDA_SEL": "0000 "
      },
      "ports": {
        "CLKOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLKOUTP": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "CLKOUTD": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "CLKOUTD3": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "CLKIN": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CLKFB": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "FBDSEL": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12, 13, 14 ]
        },
        "IDSEL": {
          "direction": "input",
          "bits": [ 15, 16, 17, 18, 19, 20 ]
        },
        "ODSEL": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26 ]
        },
        "DUTYDA": {
          "direction": "input",
          "bits": [ 27, 28, 29, 30 ]
        },
        "PSDA": {
          "direction": "input",
          "bits": [ 31, 32, 33, 34 ]
        },
        "FDLY": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "RESET_P": {
          "direction": "input",
          "bits": [ 40 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKFB": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1512.7-1512.12"
          }
        },
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1511.7-1511.12"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1521.8-1521.14"
          }
        },
        "CLKOUTD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1524.8-1524.15"
          }
        },
        "CLKOUTD3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1525.8-1525.16"
          }
        },
        "CLKOUTP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1523.8-1523.15"
          }
        },
        "DUTYDA": {
          "hide_name": 0,
          "bits": [ 27, 28, 29, 30 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1519.13-1519.19"
          }
        },
        "FBDSEL": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1515.13-1515.19"
          }
        },
        "FDLY": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1518.18-1518.22"
          }
        },
        "IDSEL": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18, 19, 20 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1516.13-1516.18"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1522.8-1522.12"
          }
        },
        "ODSEL": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1517.13-1517.18"
          }
        },
        "PSDA": {
          "hide_name": 0,
          "bits": [ 31, 32, 33, 34 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1518.13-1518.17"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1513.7-1513.12"
          }
        },
        "RESET_P": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1514.7-1514.14"
          }
        }
      }
    },
    "top": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:3.1-34.10"
      },
      "parameter_default_values": {
        "STARTUP_WAIT": "00000000100110001001011010000000"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ioSclk": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "ioSdin": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "ioCs": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "ioDc": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "ioReset": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
        "ioCs_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 8 ],
            "O": [ 5 ]
          }
        },
        "ioDc_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 9 ],
            "O": [ 6 ]
          }
        },
        "ioReset_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 10 ],
            "O": [ 7 ]
          }
        },
        "ioSclk_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 11 ],
            "O": [ 3 ]
          }
        },
        "ioSdin_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 12 ],
            "O": [ 4 ]
          }
        },
        "scr.bitNumber_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 13 ],
            "CLK": [ 14 ],
            "D": [ 15 ],
            "Q": [ 16 ]
          }
        },
        "scr.bitNumber_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 13 ],
            "CLK": [ 14 ],
            "D": [ 17 ],
            "Q": [ 18 ]
          }
        },
        "scr.bitNumber_DFFE_Q_1_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 17 ],
            "I0": [ 19 ],
            "I1": [ 20 ]
          }
        },
        "scr.bitNumber_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 13 ],
            "CLK": [ 14 ],
            "D": [ 21 ],
            "Q": [ 22 ]
          }
        },
        "scr.bitNumber_DFFE_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 21 ],
            "I0": [ 23 ],
            "I1": [ 20 ]
          }
        },
        "scr.bitNumber_DFFE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 13 ],
            "I0": [ 24 ],
            "I1": [ 25 ],
            "I2": [ 26 ],
            "I3": [ 20 ]
          }
        },
        "scr.bitNumber_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 15 ],
            "I0": [ 27 ],
            "I1": [ 20 ]
          }
        },
        "scr.bitNumber_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 13 ],
            "CLK": [ 14 ],
            "D": [ 28 ],
            "Q": [ 29 ],
            "RESET": [ 30 ]
          }
        },
        "scr.bitNumber_DFFRE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:122.26-122.39|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 31 ],
            "COUT": [ 32 ],
            "I0": [ 29 ],
            "I1": [ 33 ],
            "I3": [ 33 ],
            "SUM": [ 28 ]
          }
        },
        "scr.bitNumber_DFFRE_Q_D_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:122.26-122.39|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 34 ],
            "COUT": [ 31 ],
            "I0": [ 16 ],
            "I1": [ 33 ],
            "I3": [ 33 ],
            "SUM": [ 27 ]
          }
        },
        "scr.bitNumber_DFFRE_Q_D_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:122.26-122.39|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 35 ],
            "COUT": [ 34 ],
            "I0": [ 18 ],
            "I1": [ 33 ],
            "I3": [ 33 ],
            "SUM": [ 19 ]
          }
        },
        "scr.bitNumber_DFFRE_Q_D_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:122.26-122.39|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 36 ],
            "COUT": [ 35 ],
            "I0": [ 22 ],
            "I1": [ 36 ],
            "I3": [ 33 ],
            "SUM": [ 23 ]
          }
        },
        "scr.bitNumber_DFFRE_Q_RESET_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 30 ],
            "I0": [ 20 ]
          }
        },
        "scr.bitNumber_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 24 ],
            "I0": [ 22 ],
            "I1": [ 18 ],
            "I2": [ 16 ],
            "I3": [ 29 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 37 ],
            "I0": [ 38 ],
            "I1": [ 39 ],
            "I2": [ 40 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 25 ],
            "I0": [ 38 ],
            "I1": [ 40 ],
            "I2": [ 39 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 41 ],
            "I1": [ 42 ],
            "O": [ 43 ],
            "S0": [ 44 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 41 ],
            "I0": [ 33 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 42 ],
            "I0": [ 45 ],
            "I1": [ 46 ],
            "I2": [ 47 ],
            "I3": [ 48 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 48 ],
            "I0": [ 49 ],
            "I1": [ 50 ],
            "I2": [ 51 ],
            "I3": [ 52 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT5_O_S0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 44 ],
            "I0": [ 53 ],
            "I1": [ 54 ],
            "I2": [ 55 ],
            "I3": [ 56 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 57 ],
            "I1": [ 58 ],
            "O": [ 59 ],
            "S0": [ 60 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 61 ],
            "I1": [ 62 ],
            "O": [ 57 ],
            "S0": [ 63 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 61 ],
            "I0": [ 33 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 62 ],
            "I0": [ 33 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 64 ],
            "I1": [ 65 ],
            "O": [ 58 ],
            "S0": [ 63 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 64 ],
            "I0": [ 33 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 65 ],
            "I0": [ 66 ],
            "I1": [ 67 ],
            "I2": [ 68 ],
            "I3": [ 69 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 68 ],
            "I0": [ 70 ],
            "I1": [ 71 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 66 ],
            "I0": [ 72 ],
            "I1": [ 73 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 60 ],
            "I0": [ 74 ],
            "I1": [ 75 ],
            "I2": [ 76 ],
            "I3": [ 77 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 63 ],
            "I0": [ 78 ],
            "I1": [ 79 ],
            "I2": [ 80 ],
            "I3": [ 81 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 69 ],
            "I0": [ 82 ],
            "I1": [ 83 ],
            "I2": [ 84 ],
            "I3": [ 85 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 86 ],
            "I1": [ 87 ],
            "O": [ 67 ],
            "S0": [ 88 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 89 ],
            "I1": [ 90 ],
            "O": [ 86 ],
            "S0": [ 91 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 89 ],
            "I0": [ 92 ],
            "I1": [ 93 ],
            "I2": [ 94 ],
            "I3": [ 95 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 90 ],
            "I0": [ 33 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 96 ],
            "I1": [ 97 ],
            "O": [ 87 ],
            "S0": [ 91 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 96 ],
            "I0": [ 33 ]
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 97 ],
            "I0": [ 33 ]
          }
        },
        "scr.clk_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 2 ],
            "O": [ 14 ]
          }
        },
        "scr.commandIndex_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 98 ],
            "CLK": [ 14 ],
            "D": [ 99 ],
            "Q": [ 100 ]
          }
        },
        "scr.commandIndex_DFFE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 98 ],
            "I0": [ 39 ],
            "I1": [ 40 ],
            "I2": [ 38 ]
          }
        },
        "scr.commandIndex_DFFE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:108.25-108.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 101 ],
            "COUT": [ 102 ],
            "I0": [ 103 ],
            "I1": [ 33 ],
            "I3": [ 33 ],
            "SUM": [ 104 ]
          }
        },
        "scr.commandIndex_DFFE_Q_D_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:108.25-108.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 105 ],
            "COUT": [ 101 ],
            "I0": [ 100 ],
            "I1": [ 33 ],
            "I3": [ 33 ],
            "SUM": [ 99 ]
          }
        },
        "scr.commandIndex_DFFE_Q_D_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:108.25-108.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 106 ],
            "COUT": [ 105 ],
            "I0": [ 107 ],
            "I1": [ 33 ],
            "I3": [ 33 ],
            "SUM": [ 108 ]
          }
        },
        "scr.commandIndex_DFFE_Q_D_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:108.25-108.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 109 ],
            "COUT": [ 106 ],
            "I0": [ 110 ],
            "I1": [ 33 ],
            "I3": [ 33 ],
            "SUM": [ 111 ]
          }
        },
        "scr.commandIndex_DFFE_Q_D_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:108.25-108.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 36 ],
            "COUT": [ 109 ],
            "I0": [ 112 ],
            "I1": [ 36 ],
            "I3": [ 33 ],
            "SUM": [ 113 ]
          }
        },
        "scr.commandIndex_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 98 ],
            "CLK": [ 14 ],
            "D": [ 104 ],
            "Q": [ 103 ],
            "SET": [ 33 ]
          }
        },
        "scr.commandIndex_DFFSE_Q_1": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 98 ],
            "CLK": [ 14 ],
            "D": [ 108 ],
            "Q": [ 107 ],
            "SET": [ 33 ]
          }
        },
        "scr.commandIndex_DFFSE_Q_2": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 98 ],
            "CLK": [ 14 ],
            "D": [ 111 ],
            "Q": [ 110 ],
            "SET": [ 33 ]
          }
        },
        "scr.commandIndex_DFFSE_Q_3": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 98 ],
            "CLK": [ 14 ],
            "D": [ 113 ],
            "Q": [ 112 ],
            "SET": [ 33 ]
          }
        },
        "scr.commandIndex_GND_G": {
          "hide_name": 0,
          "type": "GND",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 33 ]
          }
        },
        "scr.counter_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 114 ],
            "CLK": [ 14 ],
            "D": [ 115 ],
            "Q": [ 78 ]
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 115 ],
            "I0": [ 116 ],
            "I1": [ 117 ],
            "I2": [ 26 ],
            "I3": [ 25 ]
          }
        },
        "scr.counter_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 114 ],
            "CLK": [ 14 ],
            "D": [ 118 ],
            "Q": [ 75 ],
            "RESET": [ 25 ]
          }
        },
        "scr.counter_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 114 ],
            "CLK": [ 14 ],
            "D": [ 119 ],
            "Q": [ 56 ],
            "RESET": [ 25 ]
          }
        },
        "scr.counter_DFFRE_Q_10": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 114 ],
            "CLK": [ 14 ],
            "D": [ 120 ],
            "Q": [ 91 ],
            "RESET": [ 25 ]
          }
        },
        "scr.counter_DFFRE_Q_10_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 120 ],
            "I0": [ 116 ],
            "I1": [ 121 ]
          }
        },
        "scr.counter_DFFRE_Q_11": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 114 ],
            "CLK": [ 14 ],
            "D": [ 122 ],
            "Q": [ 84 ],
            "RESET": [ 25 ]
          }
        },
        "scr.counter_DFFRE_Q_11_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 122 ],
            "I0": [ 116 ],
            "I1": [ 123 ]
          }
        },
        "scr.counter_DFFRE_Q_12": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 114 ],
            "CLK": [ 14 ],
            "D": [ 124 ],
            "Q": [ 85 ],
            "RESET": [ 25 ]
          }
        },
        "scr.counter_DFFRE_Q_12_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 124 ],
            "I0": [ 116 ],
            "I1": [ 125 ]
          }
        },
        "scr.counter_DFFRE_Q_13": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 114 ],
            "CLK": [ 14 ],
            "D": [ 126 ],
            "Q": [ 71 ],
            "RESET": [ 25 ]
          }
        },
        "scr.counter_DFFRE_Q_13_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 126 ],
            "I0": [ 116 ],
            "I1": [ 127 ]
          }
        },
        "scr.counter_DFFRE_Q_14": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 114 ],
            "CLK": [ 14 ],
            "D": [ 128 ],
            "Q": [ 77 ],
            "RESET": [ 25 ]
          }
        },
        "scr.counter_DFFRE_Q_14_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 128 ],
            "I0": [ 116 ],
            "I1": [ 129 ]
          }
        },
        "scr.counter_DFFRE_Q_15": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 114 ],
            "CLK": [ 14 ],
            "D": [ 130 ],
            "Q": [ 46 ],
            "RESET": [ 25 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 130 ],
            "I0": [ 116 ],
            "I1": [ 131 ]
          }
        },
        "scr.counter_DFFRE_Q_16": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 114 ],
            "CLK": [ 14 ],
            "D": [ 132 ],
            "Q": [ 83 ],
            "RESET": [ 25 ]
          }
        },
        "scr.counter_DFFRE_Q_16_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 132 ],
            "I0": [ 116 ],
            "I1": [ 133 ]
          }
        },
        "scr.counter_DFFRE_Q_17": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 114 ],
            "CLK": [ 14 ],
            "D": [ 134 ],
            "Q": [ 88 ],
            "RESET": [ 25 ]
          }
        },
        "scr.counter_DFFRE_Q_17_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 134 ],
            "I0": [ 116 ],
            "I1": [ 135 ]
          }
        },
        "scr.counter_DFFRE_Q_18": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 114 ],
            "CLK": [ 14 ],
            "D": [ 136 ],
            "Q": [ 92 ],
            "RESET": [ 25 ]
          }
        },
        "scr.counter_DFFRE_Q_18_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 136 ],
            "I0": [ 116 ],
            "I1": [ 137 ]
          }
        },
        "scr.counter_DFFRE_Q_19": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 114 ],
            "CLK": [ 14 ],
            "D": [ 138 ],
            "Q": [ 74 ],
            "RESET": [ 25 ]
          }
        },
        "scr.counter_DFFRE_Q_19_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 138 ],
            "I0": [ 116 ],
            "I1": [ 139 ]
          }
        },
        "scr.counter_DFFRE_Q_1_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 119 ],
            "I0": [ 116 ],
            "I1": [ 140 ]
          }
        },
        "scr.counter_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 114 ],
            "CLK": [ 14 ],
            "D": [ 141 ],
            "Q": [ 55 ],
            "RESET": [ 25 ]
          }
        },
        "scr.counter_DFFRE_Q_20": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 114 ],
            "CLK": [ 14 ],
            "D": [ 142 ],
            "Q": [ 47 ],
            "RESET": [ 25 ]
          }
        },
        "scr.counter_DFFRE_Q_20_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 142 ],
            "I0": [ 116 ],
            "I1": [ 143 ]
          }
        },
        "scr.counter_DFFRE_Q_21": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 114 ],
            "CLK": [ 14 ],
            "D": [ 144 ],
            "Q": [ 72 ],
            "RESET": [ 25 ]
          }
        },
        "scr.counter_DFFRE_Q_21_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 144 ],
            "I0": [ 116 ],
            "I1": [ 145 ]
          }
        },
        "scr.counter_DFFRE_Q_22": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 114 ],
            "CLK": [ 14 ],
            "D": [ 146 ],
            "Q": [ 73 ],
            "RESET": [ 25 ]
          }
        },
        "scr.counter_DFFRE_Q_22_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 146 ],
            "I0": [ 116 ],
            "I1": [ 147 ]
          }
        },
        "scr.counter_DFFRE_Q_23": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 114 ],
            "CLK": [ 14 ],
            "D": [ 148 ],
            "Q": [ 93 ],
            "RESET": [ 25 ]
          }
        },
        "scr.counter_DFFRE_Q_23_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 148 ],
            "I0": [ 116 ],
            "I1": [ 149 ]
          }
        },
        "scr.counter_DFFRE_Q_24": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 114 ],
            "CLK": [ 14 ],
            "D": [ 150 ],
            "Q": [ 94 ],
            "RESET": [ 25 ]
          }
        },
        "scr.counter_DFFRE_Q_24_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 150 ],
            "I0": [ 116 ],
            "I1": [ 151 ]
          }
        },
        "scr.counter_DFFRE_Q_25": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 114 ],
            "CLK": [ 14 ],
            "D": [ 152 ],
            "Q": [ 70 ],
            "RESET": [ 25 ]
          }
        },
        "scr.counter_DFFRE_Q_25_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 152 ],
            "I0": [ 116 ],
            "I1": [ 153 ]
          }
        },
        "scr.counter_DFFRE_Q_26": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 114 ],
            "CLK": [ 14 ],
            "D": [ 154 ],
            "Q": [ 76 ],
            "RESET": [ 25 ]
          }
        },
        "scr.counter_DFFRE_Q_26_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 154 ],
            "I0": [ 116 ],
            "I1": [ 155 ]
          }
        },
        "scr.counter_DFFRE_Q_27": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 114 ],
            "CLK": [ 14 ],
            "D": [ 156 ],
            "Q": [ 50 ],
            "RESET": [ 25 ]
          }
        },
        "scr.counter_DFFRE_Q_27_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 156 ],
            "I0": [ 116 ],
            "I1": [ 157 ]
          }
        },
        "scr.counter_DFFRE_Q_28": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 114 ],
            "CLK": [ 14 ],
            "D": [ 158 ],
            "Q": [ 49 ],
            "RESET": [ 25 ]
          }
        },
        "scr.counter_DFFRE_Q_28_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 158 ],
            "I0": [ 116 ],
            "I1": [ 159 ]
          }
        },
        "scr.counter_DFFRE_Q_29": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 114 ],
            "CLK": [ 14 ],
            "D": [ 160 ],
            "Q": [ 81 ],
            "RESET": [ 25 ]
          }
        },
        "scr.counter_DFFRE_Q_29_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 160 ],
            "I0": [ 116 ],
            "I1": [ 161 ]
          }
        },
        "scr.counter_DFFRE_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 141 ],
            "I0": [ 116 ],
            "I1": [ 162 ]
          }
        },
        "scr.counter_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 114 ],
            "CLK": [ 14 ],
            "D": [ 163 ],
            "Q": [ 54 ],
            "RESET": [ 25 ]
          }
        },
        "scr.counter_DFFRE_Q_30": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 114 ],
            "CLK": [ 14 ],
            "D": [ 164 ],
            "Q": [ 80 ],
            "RESET": [ 25 ]
          }
        },
        "scr.counter_DFFRE_Q_30_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 164 ],
            "I0": [ 116 ],
            "I1": [ 165 ]
          }
        },
        "scr.counter_DFFRE_Q_31": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 114 ],
            "CLK": [ 14 ],
            "D": [ 166 ],
            "Q": [ 79 ],
            "RESET": [ 25 ]
          }
        },
        "scr.counter_DFFRE_Q_31_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 166 ],
            "I0": [ 116 ],
            "I1": [ 167 ]
          }
        },
        "scr.counter_DFFRE_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 163 ],
            "I0": [ 116 ],
            "I1": [ 168 ]
          }
        },
        "scr.counter_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 114 ],
            "CLK": [ 14 ],
            "D": [ 169 ],
            "Q": [ 53 ],
            "RESET": [ 25 ]
          }
        },
        "scr.counter_DFFRE_Q_4_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 169 ],
            "I0": [ 116 ],
            "I1": [ 170 ]
          }
        },
        "scr.counter_DFFRE_Q_5": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 114 ],
            "CLK": [ 14 ],
            "D": [ 171 ],
            "Q": [ 52 ],
            "RESET": [ 25 ]
          }
        },
        "scr.counter_DFFRE_Q_5_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 171 ],
            "I0": [ 116 ],
            "I1": [ 172 ]
          }
        },
        "scr.counter_DFFRE_Q_6": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 114 ],
            "CLK": [ 14 ],
            "D": [ 173 ],
            "Q": [ 51 ],
            "RESET": [ 25 ]
          }
        },
        "scr.counter_DFFRE_Q_6_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 173 ],
            "I0": [ 116 ],
            "I1": [ 174 ]
          }
        },
        "scr.counter_DFFRE_Q_7": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 114 ],
            "CLK": [ 14 ],
            "D": [ 175 ],
            "Q": [ 45 ],
            "RESET": [ 25 ]
          }
        },
        "scr.counter_DFFRE_Q_7_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 175 ],
            "I0": [ 116 ],
            "I1": [ 176 ]
          }
        },
        "scr.counter_DFFRE_Q_8": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 114 ],
            "CLK": [ 14 ],
            "D": [ 177 ],
            "Q": [ 82 ],
            "RESET": [ 25 ]
          }
        },
        "scr.counter_DFFRE_Q_8_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 177 ],
            "I0": [ 116 ],
            "I1": [ 178 ]
          }
        },
        "scr.counter_DFFRE_Q_9": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 114 ],
            "CLK": [ 14 ],
            "D": [ 179 ],
            "Q": [ 95 ],
            "RESET": [ 25 ]
          }
        },
        "scr.counter_DFFRE_Q_9_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 179 ],
            "I0": [ 116 ],
            "I1": [ 180 ]
          }
        },
        "scr.counter_DFFRE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 118 ],
            "I0": [ 116 ],
            "I1": [ 181 ]
          }
        },
        "scr.cs_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 182 ],
            "CLK": [ 14 ],
            "D": [ 20 ],
            "Q": [ 8 ]
          }
        },
        "scr.cs_DFFE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 182 ],
            "I0": [ 39 ],
            "I1": [ 38 ],
            "I2": [ 40 ]
          }
        },
        "scr.cs_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 20 ],
            "I0": [ 183 ],
            "I1": [ 98 ]
          }
        },
        "scr.dataToSend_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 184 ],
            "CLK": [ 14 ],
            "D": [ 185 ],
            "Q": [ 186 ]
          }
        },
        "scr.dataToSend_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 184 ],
            "CLK": [ 14 ],
            "D": [ 187 ],
            "Q": [ 188 ]
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 187 ],
            "I0": [ 189 ],
            "I1": [ 190 ],
            "I2": [ 183 ]
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 191 ],
            "I1": [ 192 ],
            "O": [ 190 ],
            "S0": [ 193 ]
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 191 ],
            "I0": [ 194 ],
            "I1": [ 195 ],
            "I2": [ 196 ]
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 192 ],
            "I0": [ 197 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 184 ],
            "CLK": [ 14 ],
            "D": [ 198 ],
            "Q": [ 199 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 198 ],
            "I0": [ 200 ],
            "I1": [ 201 ],
            "I2": [ 202 ],
            "I3": [ 183 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 200 ],
            "I0": [ 193 ],
            "I1": [ 203 ],
            "I2": [ 204 ],
            "I3": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 201 ],
            "I0": [ 206 ],
            "I1": [ 207 ],
            "I2": [ 193 ],
            "I3": [ 196 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 208 ],
            "I1": [ 209 ],
            "O": [ 206 ],
            "S0": [ 210 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 211 ],
            "I1": [ 212 ],
            "O": [ 208 ],
            "S0": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101111110101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 211 ],
            "I0": [ 204 ],
            "I1": [ 203 ],
            "I2": [ 213 ],
            "I3": [ 214 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111110111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 212 ],
            "I0": [ 204 ],
            "I1": [ 203 ],
            "I2": [ 213 ],
            "I3": [ 214 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 215 ],
            "I1": [ 216 ],
            "O": [ 209 ],
            "S0": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 215 ],
            "I0": [ 204 ],
            "I1": [ 203 ],
            "I2": [ 213 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 216 ],
            "I0": [ 213 ],
            "I1": [ 214 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 217 ],
            "I1": [ 218 ],
            "O": [ 207 ],
            "S0": [ 203 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 219 ],
            "I1": [ 220 ],
            "O": [ 217 ],
            "S0": [ 204 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 221 ],
            "I1": [ 222 ],
            "O": [ 219 ],
            "S0": [ 213 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 221 ],
            "I0": [ 210 ],
            "I1": [ 223 ],
            "I2": [ 214 ],
            "I3": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 222 ],
            "I0": [ 210 ],
            "I1": [ 223 ],
            "I2": [ 214 ],
            "I3": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 224 ],
            "I1": [ 225 ],
            "O": [ 220 ],
            "S0": [ 213 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111110101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 224 ],
            "I0": [ 210 ],
            "I1": [ 223 ],
            "I2": [ 214 ],
            "I3": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 225 ],
            "I0": [ 210 ],
            "I1": [ 223 ],
            "I2": [ 214 ],
            "I3": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 226 ],
            "I1": [ 227 ],
            "O": [ 218 ],
            "S0": [ 204 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 228 ],
            "I1": [ 229 ],
            "O": [ 226 ],
            "S0": [ 213 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 228 ],
            "I0": [ 210 ],
            "I1": [ 223 ],
            "I2": [ 214 ],
            "I3": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011110001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 229 ],
            "I0": [ 210 ],
            "I1": [ 223 ],
            "I2": [ 214 ],
            "I3": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 230 ],
            "I1": [ 231 ],
            "O": [ 227 ],
            "S0": [ 213 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110001101101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 230 ],
            "I0": [ 210 ],
            "I1": [ 223 ],
            "I2": [ 214 ],
            "I3": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 231 ],
            "I0": [ 223 ],
            "I1": [ 214 ],
            "I2": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 184 ],
            "CLK": [ 14 ],
            "D": [ 232 ],
            "Q": [ 233 ]
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 232 ],
            "I0": [ 234 ],
            "I1": [ 183 ],
            "I2": [ 235 ]
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 235 ],
            "I0": [ 196 ],
            "I1": [ 236 ],
            "I2": [ 237 ],
            "I3": [ 238 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 184 ],
            "CLK": [ 14 ],
            "D": [ 239 ],
            "Q": [ 240 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 239 ],
            "I0": [ 193 ],
            "I1": [ 241 ],
            "I2": [ 242 ],
            "I3": [ 183 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 243 ],
            "COUT": [ 244 ],
            "I0": [ 36 ],
            "I1": [ 245 ],
            "I3": [ 36 ],
            "SUM": [ 193 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 246 ],
            "COUT": [ 243 ],
            "I0": [ 36 ],
            "I1": [ 247 ],
            "I3": [ 36 ],
            "SUM": [ 196 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 248 ],
            "COUT": [ 246 ],
            "I0": [ 36 ],
            "I1": [ 249 ],
            "I3": [ 36 ],
            "SUM": [ 223 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 250 ],
            "COUT": [ 248 ],
            "I0": [ 36 ],
            "I1": [ 251 ],
            "I3": [ 36 ],
            "SUM": [ 213 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 252 ],
            "COUT": [ 250 ],
            "I0": [ 36 ],
            "I1": [ 253 ],
            "I3": [ 36 ],
            "SUM": [ 210 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 254 ],
            "COUT": [ 252 ],
            "I0": [ 36 ],
            "I1": [ 255 ],
            "I3": [ 36 ],
            "SUM": [ 214 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 256 ],
            "COUT": [ 254 ],
            "I0": [ 36 ],
            "I1": [ 33 ],
            "I3": [ 36 ],
            "SUM": [ 204 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 257 ],
            "COUT": [ 256 ],
            "I0": [ 36 ],
            "I1": [ 33 ],
            "I3": [ 36 ],
            "SUM": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 33 ],
            "COUT": [ 257 ],
            "I0": [ 36 ],
            "I1": [ 36 ],
            "I3": [ 36 ],
            "SUM": [ 203 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 183 ],
            "I0": [ 39 ],
            "I1": [ 38 ],
            "I2": [ 40 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 258 ],
            "I1": [ 259 ],
            "O": [ 260 ],
            "S0": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 261 ],
            "I1": [ 262 ],
            "O": [ 258 ],
            "S0": [ 210 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010001000101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 261 ],
            "I0": [ 213 ],
            "I1": [ 214 ],
            "I2": [ 203 ],
            "I3": [ 204 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 262 ],
            "I0": [ 213 ],
            "I1": [ 214 ],
            "I2": [ 203 ],
            "I3": [ 204 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 263 ],
            "I1": [ 264 ],
            "O": [ 259 ],
            "S0": [ 210 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001001100110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 263 ],
            "I0": [ 213 ],
            "I1": [ 214 ],
            "I2": [ 203 ],
            "I3": [ 204 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000010101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 264 ],
            "I0": [ 213 ],
            "I1": [ 214 ],
            "I2": [ 203 ],
            "I3": [ 204 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 265 ],
            "I1": [ 266 ],
            "O": [ 267 ],
            "S0": [ 213 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 268 ],
            "I1": [ 269 ],
            "O": [ 265 ],
            "S0": [ 214 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 270 ],
            "I1": [ 271 ],
            "O": [ 268 ],
            "S0": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 270 ],
            "I0": [ 203 ],
            "I1": [ 210 ],
            "I2": [ 223 ],
            "I3": [ 204 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010001000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 271 ],
            "I0": [ 203 ],
            "I1": [ 210 ],
            "I2": [ 223 ],
            "I3": [ 204 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 272 ],
            "I1": [ 273 ],
            "O": [ 269 ],
            "S0": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001011010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 272 ],
            "I0": [ 203 ],
            "I1": [ 210 ],
            "I2": [ 223 ],
            "I3": [ 204 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101000011101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 273 ],
            "I0": [ 203 ],
            "I1": [ 210 ],
            "I2": [ 223 ],
            "I3": [ 204 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 274 ],
            "I1": [ 275 ],
            "O": [ 266 ],
            "S0": [ 214 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 276 ],
            "I1": [ 277 ],
            "O": [ 274 ],
            "S0": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101001111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 276 ],
            "I0": [ 203 ],
            "I1": [ 210 ],
            "I2": [ 223 ],
            "I3": [ 204 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 277 ],
            "I0": [ 203 ],
            "I1": [ 210 ],
            "I2": [ 223 ],
            "I3": [ 204 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 278 ],
            "I1": [ 279 ],
            "O": [ 275 ],
            "S0": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010010100000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 278 ],
            "I0": [ 203 ],
            "I1": [ 210 ],
            "I2": [ 223 ],
            "I3": [ 204 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110111100101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 279 ],
            "I0": [ 203 ],
            "I1": [ 210 ],
            "I2": [ 223 ],
            "I3": [ 204 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_I1_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 280 ],
            "COUT": [ 281 ],
            "I0": [ 33 ],
            "I1": [ 33 ],
            "I3": [ 33 ],
            "SUM": [ 245 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_I1_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 282 ],
            "COUT": [ 280 ],
            "I0": [ 103 ],
            "I1": [ 33 ],
            "I3": [ 33 ],
            "SUM": [ 247 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_I1_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 283 ],
            "COUT": [ 282 ],
            "I0": [ 100 ],
            "I1": [ 33 ],
            "I3": [ 33 ],
            "SUM": [ 249 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_I1_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 284 ],
            "COUT": [ 283 ],
            "I0": [ 107 ],
            "I1": [ 33 ],
            "I3": [ 33 ],
            "SUM": [ 251 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_I1_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 285 ],
            "COUT": [ 284 ],
            "I0": [ 110 ],
            "I1": [ 33 ],
            "I3": [ 33 ],
            "SUM": [ 253 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_I1_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 33 ],
            "COUT": [ 285 ],
            "I0": [ 112 ],
            "I1": [ 33 ],
            "I3": [ 33 ],
            "SUM": [ 255 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 197 ],
            "I0": [ 203 ],
            "I1": [ 204 ],
            "I2": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 286 ],
            "I1": [ 287 ],
            "O": [ 194 ],
            "S0": [ 214 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 288 ],
            "I1": [ 289 ],
            "O": [ 286 ],
            "S0": [ 210 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101111101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 288 ],
            "I0": [ 204 ],
            "I1": [ 213 ],
            "I2": [ 203 ],
            "I3": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 289 ],
            "I0": [ 204 ],
            "I1": [ 213 ],
            "I2": [ 203 ],
            "I3": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 290 ],
            "I1": [ 291 ],
            "O": [ 287 ],
            "S0": [ 210 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111100110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 290 ],
            "I0": [ 204 ],
            "I1": [ 213 ],
            "I2": [ 203 ],
            "I3": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 291 ],
            "I0": [ 204 ],
            "I1": [ 213 ],
            "I2": [ 203 ],
            "I3": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 292 ],
            "I1": [ 293 ],
            "O": [ 195 ],
            "S0": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 294 ],
            "I1": [ 295 ],
            "O": [ 292 ],
            "S0": [ 204 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 296 ],
            "I1": [ 297 ],
            "O": [ 294 ],
            "S0": [ 213 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110001011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 296 ],
            "I0": [ 223 ],
            "I1": [ 210 ],
            "I2": [ 214 ],
            "I3": [ 203 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011100101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 297 ],
            "I0": [ 223 ],
            "I1": [ 210 ],
            "I2": [ 214 ],
            "I3": [ 203 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 298 ],
            "I1": [ 299 ],
            "O": [ 295 ],
            "S0": [ 213 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111101101101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 298 ],
            "I0": [ 223 ],
            "I1": [ 210 ],
            "I2": [ 214 ],
            "I3": [ 203 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 299 ],
            "I0": [ 223 ],
            "I1": [ 210 ],
            "I2": [ 214 ],
            "I3": [ 203 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 300 ],
            "I1": [ 301 ],
            "O": [ 293 ],
            "S0": [ 204 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 302 ],
            "I1": [ 303 ],
            "O": [ 300 ],
            "S0": [ 213 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111011101110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 302 ],
            "I0": [ 223 ],
            "I1": [ 210 ],
            "I2": [ 214 ],
            "I3": [ 203 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111011011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 303 ],
            "I0": [ 223 ],
            "I1": [ 210 ],
            "I2": [ 214 ],
            "I3": [ 203 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 304 ],
            "I1": [ 305 ],
            "O": [ 301 ],
            "S0": [ 213 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111001100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 304 ],
            "I0": [ 223 ],
            "I1": [ 210 ],
            "I2": [ 214 ],
            "I3": [ 203 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110111111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 305 ],
            "I0": [ 223 ],
            "I1": [ 210 ],
            "I2": [ 214 ],
            "I3": [ 203 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 241 ],
            "I0": [ 306 ],
            "I1": [ 307 ],
            "I2": [ 308 ],
            "I3": [ 196 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 309 ],
            "I1": [ 310 ],
            "O": [ 306 ],
            "S0": [ 210 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 309 ],
            "I0": [ 33 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 310 ],
            "I0": [ 214 ],
            "I1": [ 203 ],
            "I2": [ 205 ],
            "I3": [ 204 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 311 ],
            "I1": [ 312 ],
            "O": [ 307 ],
            "S0": [ 213 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 313 ],
            "I1": [ 314 ],
            "O": [ 311 ],
            "S0": [ 214 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 313 ],
            "I0": [ 205 ],
            "I1": [ 210 ],
            "I2": [ 203 ],
            "I3": [ 204 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 314 ],
            "I0": [ 33 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 315 ],
            "I1": [ 316 ],
            "O": [ 312 ],
            "S0": [ 214 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101110000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 315 ],
            "I0": [ 205 ],
            "I1": [ 210 ],
            "I2": [ 203 ],
            "I3": [ 204 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 316 ],
            "I0": [ 205 ],
            "I1": [ 210 ],
            "I2": [ 203 ],
            "I3": [ 204 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 317 ],
            "I1": [ 318 ],
            "O": [ 308 ],
            "S0": [ 213 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 319 ],
            "I1": [ 320 ],
            "O": [ 317 ],
            "S0": [ 203 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 321 ],
            "I1": [ 322 ],
            "O": [ 319 ],
            "S0": [ 204 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 321 ],
            "I0": [ 214 ],
            "I1": [ 210 ],
            "I2": [ 223 ],
            "I3": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 322 ],
            "I0": [ 214 ],
            "I1": [ 210 ],
            "I2": [ 223 ],
            "I3": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 323 ],
            "I1": [ 324 ],
            "O": [ 320 ],
            "S0": [ 204 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010000010100100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 323 ],
            "I0": [ 214 ],
            "I1": [ 210 ],
            "I2": [ 223 ],
            "I3": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011111010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 324 ],
            "I0": [ 214 ],
            "I1": [ 210 ],
            "I2": [ 223 ],
            "I3": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 325 ],
            "I1": [ 326 ],
            "O": [ 318 ],
            "S0": [ 203 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 327 ],
            "I1": [ 328 ],
            "O": [ 325 ],
            "S0": [ 204 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111010100111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 327 ],
            "I0": [ 214 ],
            "I1": [ 210 ],
            "I2": [ 223 ],
            "I3": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001101101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 328 ],
            "I0": [ 214 ],
            "I1": [ 210 ],
            "I2": [ 223 ],
            "I3": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 329 ],
            "I1": [ 330 ],
            "O": [ 326 ],
            "S0": [ 204 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000101000011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 329 ],
            "I0": [ 214 ],
            "I1": [ 210 ],
            "I2": [ 223 ],
            "I3": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 330 ],
            "I0": [ 214 ],
            "I1": [ 210 ],
            "I2": [ 223 ],
            "I3": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 184 ],
            "CLK": [ 14 ],
            "D": [ 331 ],
            "Q": [ 332 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 331 ],
            "I0": [ 333 ],
            "I1": [ 183 ],
            "I2": [ 334 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 334 ],
            "I0": [ 335 ],
            "I1": [ 336 ],
            "I2": [ 196 ],
            "I3": [ 238 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 337 ],
            "I1": [ 338 ],
            "O": [ 335 ],
            "S0": [ 214 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 339 ],
            "I1": [ 340 ],
            "O": [ 337 ],
            "S0": [ 203 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101100100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 339 ],
            "I0": [ 205 ],
            "I1": [ 213 ],
            "I2": [ 204 ],
            "I3": [ 210 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000111100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 340 ],
            "I0": [ 205 ],
            "I1": [ 213 ],
            "I2": [ 204 ],
            "I3": [ 210 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 341 ],
            "I1": [ 342 ],
            "O": [ 338 ],
            "S0": [ 203 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 341 ],
            "I0": [ 205 ],
            "I1": [ 213 ],
            "I2": [ 204 ],
            "I3": [ 210 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 342 ],
            "I0": [ 205 ],
            "I1": [ 213 ],
            "I2": [ 204 ],
            "I3": [ 210 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 343 ],
            "I1": [ 344 ],
            "O": [ 336 ],
            "S0": [ 213 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 345 ],
            "I1": [ 346 ],
            "O": [ 343 ],
            "S0": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 347 ],
            "I1": [ 348 ],
            "O": [ 345 ],
            "S0": [ 204 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101101100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 347 ],
            "I0": [ 210 ],
            "I1": [ 214 ],
            "I2": [ 203 ],
            "I3": [ 223 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010001100101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 348 ],
            "I0": [ 210 ],
            "I1": [ 214 ],
            "I2": [ 203 ],
            "I3": [ 223 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 349 ],
            "I1": [ 350 ],
            "O": [ 346 ],
            "S0": [ 204 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001110101101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 349 ],
            "I0": [ 210 ],
            "I1": [ 214 ],
            "I2": [ 203 ],
            "I3": [ 223 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101010011111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 350 ],
            "I0": [ 210 ],
            "I1": [ 214 ],
            "I2": [ 203 ],
            "I3": [ 223 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 351 ],
            "I1": [ 352 ],
            "O": [ 344 ],
            "S0": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 353 ],
            "I1": [ 354 ],
            "O": [ 351 ],
            "S0": [ 204 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010111000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 353 ],
            "I0": [ 210 ],
            "I1": [ 214 ],
            "I2": [ 203 ],
            "I3": [ 223 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001011100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 354 ],
            "I0": [ 210 ],
            "I1": [ 214 ],
            "I2": [ 203 ],
            "I3": [ 223 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 355 ],
            "I1": [ 356 ],
            "O": [ 352 ],
            "S0": [ 204 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111011000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 355 ],
            "I0": [ 210 ],
            "I1": [ 214 ],
            "I2": [ 203 ],
            "I3": [ 223 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101110101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 356 ],
            "I0": [ 210 ],
            "I1": [ 214 ],
            "I2": [ 203 ],
            "I3": [ 223 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 184 ],
            "CLK": [ 14 ],
            "D": [ 357 ],
            "Q": [ 358 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 357 ],
            "I0": [ 359 ],
            "I1": [ 183 ],
            "I2": [ 360 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 360 ],
            "I0": [ 361 ],
            "I1": [ 362 ],
            "I2": [ 196 ],
            "I3": [ 238 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 363 ],
            "I1": [ 364 ],
            "O": [ 361 ],
            "S0": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 365 ],
            "I1": [ 366 ],
            "O": [ 363 ],
            "S0": [ 214 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000101010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 365 ],
            "I0": [ 213 ],
            "I1": [ 210 ],
            "I2": [ 203 ],
            "I3": [ 204 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 366 ],
            "I0": [ 210 ],
            "I1": [ 203 ],
            "I2": [ 204 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 367 ],
            "I1": [ 368 ],
            "O": [ 364 ],
            "S0": [ 214 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011011010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 367 ],
            "I0": [ 213 ],
            "I1": [ 210 ],
            "I2": [ 203 ],
            "I3": [ 204 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000111110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 368 ],
            "I0": [ 213 ],
            "I1": [ 210 ],
            "I2": [ 203 ],
            "I3": [ 204 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 369 ],
            "I1": [ 370 ],
            "O": [ 362 ],
            "S0": [ 213 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 371 ],
            "I1": [ 372 ],
            "O": [ 369 ],
            "S0": [ 214 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 373 ],
            "I1": [ 374 ],
            "O": [ 371 ],
            "S0": [ 203 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111110101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 373 ],
            "I0": [ 210 ],
            "I1": [ 205 ],
            "I2": [ 204 ],
            "I3": [ 223 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111101110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 374 ],
            "I0": [ 210 ],
            "I1": [ 205 ],
            "I2": [ 204 ],
            "I3": [ 223 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 375 ],
            "I1": [ 376 ],
            "O": [ 372 ],
            "S0": [ 203 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011110100100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 375 ],
            "I0": [ 210 ],
            "I1": [ 205 ],
            "I2": [ 204 ],
            "I3": [ 223 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100001011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 376 ],
            "I0": [ 210 ],
            "I1": [ 205 ],
            "I2": [ 204 ],
            "I3": [ 223 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 377 ],
            "I1": [ 378 ],
            "O": [ 370 ],
            "S0": [ 214 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 379 ],
            "I1": [ 380 ],
            "O": [ 377 ],
            "S0": [ 203 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100101011001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 379 ],
            "I0": [ 210 ],
            "I1": [ 205 ],
            "I2": [ 204 ],
            "I3": [ 223 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 380 ],
            "I0": [ 210 ],
            "I1": [ 205 ],
            "I2": [ 204 ],
            "I3": [ 223 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 381 ],
            "I1": [ 382 ],
            "O": [ 378 ],
            "S0": [ 203 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101100110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 381 ],
            "I0": [ 210 ],
            "I1": [ 205 ],
            "I2": [ 204 ],
            "I3": [ 223 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001111111000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 382 ],
            "I0": [ 210 ],
            "I1": [ 205 ],
            "I2": [ 204 ],
            "I3": [ 223 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 238 ],
            "I0": [ 183 ],
            "I1": [ 193 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 237 ],
            "I0": [ 383 ],
            "I1": [ 384 ],
            "I2": [ 196 ],
            "I3": [ 223 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 385 ],
            "I1": [ 386 ],
            "O": [ 383 ],
            "S0": [ 204 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 387 ],
            "I1": [ 388 ],
            "O": [ 384 ],
            "S0": [ 203 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_1_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 389 ],
            "I1": [ 390 ],
            "O": [ 387 ],
            "S0": [ 204 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000011000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 389 ],
            "I0": [ 210 ],
            "I1": [ 214 ],
            "I2": [ 213 ],
            "I3": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 390 ],
            "I0": [ 210 ],
            "I1": [ 214 ],
            "I2": [ 213 ],
            "I3": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_1_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 391 ],
            "I1": [ 392 ],
            "O": [ 388 ],
            "S0": [ 204 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110100110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 391 ],
            "I0": [ 210 ],
            "I1": [ 214 ],
            "I2": [ 213 ],
            "I3": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011001001010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 392 ],
            "I0": [ 210 ],
            "I1": [ 214 ],
            "I2": [ 213 ],
            "I3": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 393 ],
            "I1": [ 394 ],
            "O": [ 385 ],
            "S0": [ 210 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110000100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 393 ],
            "I0": [ 203 ],
            "I1": [ 205 ],
            "I2": [ 214 ],
            "I3": [ 213 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011010100101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 394 ],
            "I0": [ 203 ],
            "I1": [ 205 ],
            "I2": [ 214 ],
            "I3": [ 213 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 395 ],
            "I1": [ 396 ],
            "O": [ 386 ],
            "S0": [ 210 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110011111111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 395 ],
            "I0": [ 203 ],
            "I1": [ 205 ],
            "I2": [ 214 ],
            "I3": [ 213 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 396 ],
            "I0": [ 203 ],
            "I1": [ 205 ],
            "I2": [ 214 ],
            "I3": [ 213 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 397 ],
            "I1": [ 398 ],
            "O": [ 236 ],
            "S0": [ 214 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 399 ],
            "I1": [ 400 ],
            "O": [ 397 ],
            "S0": [ 210 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110110011010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 399 ],
            "I0": [ 213 ],
            "I1": [ 204 ],
            "I2": [ 203 ],
            "I3": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101101100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 400 ],
            "I0": [ 213 ],
            "I1": [ 204 ],
            "I2": [ 203 ],
            "I3": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 401 ],
            "I1": [ 402 ],
            "O": [ 398 ],
            "S0": [ 210 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011101111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 401 ],
            "I0": [ 213 ],
            "I1": [ 204 ],
            "I2": [ 203 ],
            "I3": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 402 ],
            "I0": [ 213 ],
            "I1": [ 204 ],
            "I2": [ 203 ]
          }
        },
        "scr.dataToSend_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 184 ],
            "CLK": [ 14 ],
            "D": [ 403 ],
            "Q": [ 404 ]
          }
        },
        "scr.dataToSend_DFFE_Q_7_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 405 ],
            "I1": [ 406 ],
            "O": [ 403 ],
            "S0": [ 183 ]
          }
        },
        "scr.dataToSend_DFFE_Q_7_D_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 405 ],
            "I0": [ 260 ],
            "I1": [ 267 ],
            "I2": [ 196 ]
          }
        },
        "scr.dataToSend_DFFE_Q_7_D_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 406 ],
            "I0": [ 407 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 185 ],
            "I0": [ 183 ],
            "I1": [ 408 ],
            "I2": [ 409 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 410 ],
            "I1": [ 411 ],
            "O": [ 409 ],
            "S0": [ 412 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 410 ],
            "I0": [ 33 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 411 ],
            "I0": [ 413 ],
            "I1": [ 414 ],
            "I2": [ 193 ],
            "I3": [ 196 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 412 ],
            "I0": [ 193 ],
            "I1": [ 203 ],
            "I2": [ 204 ],
            "I3": [ 183 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 415 ],
            "I1": [ 416 ],
            "O": [ 413 ],
            "S0": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 417 ],
            "I1": [ 418 ],
            "O": [ 415 ],
            "S0": [ 214 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111101011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 417 ],
            "I0": [ 210 ],
            "I1": [ 204 ],
            "I2": [ 213 ],
            "I3": [ 203 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 418 ],
            "I0": [ 210 ],
            "I1": [ 213 ],
            "I2": [ 203 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 419 ],
            "I1": [ 420 ],
            "O": [ 416 ],
            "S0": [ 214 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110101010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 419 ],
            "I0": [ 210 ],
            "I1": [ 204 ],
            "I2": [ 213 ],
            "I3": [ 203 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 420 ],
            "I0": [ 210 ],
            "I1": [ 204 ],
            "I2": [ 213 ],
            "I3": [ 203 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 421 ],
            "I1": [ 422 ],
            "O": [ 414 ],
            "S0": [ 204 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 423 ],
            "I1": [ 424 ],
            "O": [ 421 ],
            "S0": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 425 ],
            "I1": [ 426 ],
            "O": [ 423 ],
            "S0": [ 203 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000011100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 425 ],
            "I0": [ 223 ],
            "I1": [ 210 ],
            "I2": [ 214 ],
            "I3": [ 213 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101101001110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 426 ],
            "I0": [ 223 ],
            "I1": [ 210 ],
            "I2": [ 214 ],
            "I3": [ 213 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 427 ],
            "I1": [ 428 ],
            "O": [ 424 ],
            "S0": [ 203 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 427 ],
            "I0": [ 223 ],
            "I1": [ 210 ],
            "I2": [ 213 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111101101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 428 ],
            "I0": [ 223 ],
            "I1": [ 210 ],
            "I2": [ 214 ],
            "I3": [ 213 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 429 ],
            "I1": [ 430 ],
            "O": [ 422 ],
            "S0": [ 205 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 431 ],
            "I1": [ 432 ],
            "O": [ 429 ],
            "S0": [ 203 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100001111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 431 ],
            "I0": [ 223 ],
            "I1": [ 210 ],
            "I2": [ 214 ],
            "I3": [ 213 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101001100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 432 ],
            "I0": [ 223 ],
            "I1": [ 210 ],
            "I2": [ 214 ],
            "I3": [ 213 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 433 ],
            "I1": [ 434 ],
            "O": [ 430 ],
            "S0": [ 203 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110100111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 433 ],
            "I0": [ 223 ],
            "I1": [ 210 ],
            "I2": [ 214 ],
            "I3": [ 213 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111001011110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 434 ],
            "I0": [ 223 ],
            "I1": [ 210 ],
            "I2": [ 214 ],
            "I3": [ 213 ]
          }
        },
        "scr.dc_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 184 ],
            "CLK": [ 14 ],
            "D": [ 183 ],
            "Q": [ 9 ],
            "SET": [ 33 ]
          }
        },
        "scr.dc_DFFSE_Q_CE_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 184 ],
            "I0": [ 20 ]
          }
        },
        "scr.pixelCounter_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 183 ],
            "CLK": [ 14 ],
            "D": [ 435 ],
            "Q": [ 436 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 183 ],
            "CLK": [ 14 ],
            "D": [ 437 ],
            "Q": [ 438 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 183 ],
            "CLK": [ 14 ],
            "D": [ 439 ],
            "Q": [ 440 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 183 ],
            "CLK": [ 14 ],
            "D": [ 441 ],
            "Q": [ 442 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 183 ],
            "CLK": [ 14 ],
            "D": [ 443 ],
            "Q": [ 444 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 183 ],
            "CLK": [ 14 ],
            "D": [ 445 ],
            "Q": [ 446 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 183 ],
            "CLK": [ 14 ],
            "D": [ 447 ],
            "Q": [ 448 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 183 ],
            "CLK": [ 14 ],
            "D": [ 449 ],
            "Q": [ 450 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:134.25-134.41|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 451 ],
            "COUT": [ 452 ],
            "I0": [ 33 ],
            "I1": [ 436 ],
            "I3": [ 36 ],
            "SUM": [ 435 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:134.25-134.41|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 453 ],
            "COUT": [ 451 ],
            "I0": [ 33 ],
            "I1": [ 438 ],
            "I3": [ 36 ],
            "SUM": [ 437 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:134.25-134.41|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 454 ],
            "COUT": [ 453 ],
            "I0": [ 33 ],
            "I1": [ 440 ],
            "I3": [ 36 ],
            "SUM": [ 439 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:134.25-134.41|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 455 ],
            "COUT": [ 454 ],
            "I0": [ 33 ],
            "I1": [ 442 ],
            "I3": [ 36 ],
            "SUM": [ 441 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:134.25-134.41|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 456 ],
            "COUT": [ 455 ],
            "I0": [ 33 ],
            "I1": [ 444 ],
            "I3": [ 36 ],
            "SUM": [ 443 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:134.25-134.41|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 457 ],
            "COUT": [ 456 ],
            "I0": [ 33 ],
            "I1": [ 446 ],
            "I3": [ 36 ],
            "SUM": [ 445 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:134.25-134.41|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 458 ],
            "COUT": [ 457 ],
            "I0": [ 33 ],
            "I1": [ 448 ],
            "I3": [ 36 ],
            "SUM": [ 447 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:134.25-134.41|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 33 ],
            "COUT": [ 458 ],
            "I0": [ 36 ],
            "I1": [ 450 ],
            "I3": [ 36 ],
            "SUM": [ 449 ]
          }
        },
        "scr.reset_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 459 ],
            "CLK": [ 14 ],
            "D": [ 460 ],
            "Q": [ 10 ],
            "SET": [ 461 ]
          }
        },
        "scr.reset_DFFSE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 459 ],
            "I0": [ 116 ],
            "I1": [ 462 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 460 ],
            "I0": [ 463 ],
            "I1": [ 464 ],
            "I2": [ 465 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 466 ],
            "COUT": [ 465 ],
            "I0": [ 33 ],
            "I1": [ 75 ],
            "I3": [ 33 ],
            "SUM": [ 467 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 468 ],
            "COUT": [ 469 ],
            "I0": [ 36 ],
            "I1": [ 93 ],
            "I3": [ 33 ],
            "SUM": [ 470 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 471 ],
            "COUT": [ 468 ],
            "I0": [ 36 ],
            "I1": [ 94 ],
            "I3": [ 33 ],
            "SUM": [ 472 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_10": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 473 ],
            "COUT": [ 474 ],
            "I0": [ 33 ],
            "I1": [ 54 ],
            "I3": [ 33 ],
            "SUM": [ 475 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_11": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 476 ],
            "COUT": [ 473 ],
            "I0": [ 33 ],
            "I1": [ 53 ],
            "I3": [ 33 ],
            "SUM": [ 477 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_12": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 478 ],
            "COUT": [ 476 ],
            "I0": [ 33 ],
            "I1": [ 52 ],
            "I3": [ 33 ],
            "SUM": [ 479 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_13": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 480 ],
            "COUT": [ 478 ],
            "I0": [ 33 ],
            "I1": [ 51 ],
            "I3": [ 33 ],
            "SUM": [ 481 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_14": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 482 ],
            "COUT": [ 480 ],
            "I0": [ 33 ],
            "I1": [ 45 ],
            "I3": [ 33 ],
            "SUM": [ 483 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_15": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 484 ],
            "COUT": [ 482 ],
            "I0": [ 36 ],
            "I1": [ 82 ],
            "I3": [ 33 ],
            "SUM": [ 485 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_16": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 486 ],
            "COUT": [ 484 ],
            "I0": [ 36 ],
            "I1": [ 95 ],
            "I3": [ 33 ],
            "SUM": [ 487 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_17": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 488 ],
            "COUT": [ 486 ],
            "I0": [ 36 ],
            "I1": [ 91 ],
            "I3": [ 33 ],
            "SUM": [ 489 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_18": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 490 ],
            "COUT": [ 488 ],
            "I0": [ 33 ],
            "I1": [ 84 ],
            "I3": [ 33 ],
            "SUM": [ 491 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_19": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 492 ],
            "COUT": [ 490 ],
            "I0": [ 33 ],
            "I1": [ 85 ],
            "I3": [ 33 ],
            "SUM": [ 493 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 494 ],
            "COUT": [ 471 ],
            "I0": [ 36 ],
            "I1": [ 70 ],
            "I3": [ 33 ],
            "SUM": [ 495 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_20": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 496 ],
            "COUT": [ 497 ],
            "I0": [ 33 ],
            "I1": [ 79 ],
            "I3": [ 33 ],
            "SUM": [ 498 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_21": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 499 ],
            "COUT": [ 492 ],
            "I0": [ 36 ],
            "I1": [ 71 ],
            "I3": [ 33 ],
            "SUM": [ 500 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_22": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 501 ],
            "COUT": [ 499 ],
            "I0": [ 33 ],
            "I1": [ 77 ],
            "I3": [ 33 ],
            "SUM": [ 502 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_23": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 503 ],
            "COUT": [ 501 ],
            "I0": [ 33 ],
            "I1": [ 46 ],
            "I3": [ 33 ],
            "SUM": [ 504 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_24": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 505 ],
            "COUT": [ 503 ],
            "I0": [ 36 ],
            "I1": [ 83 ],
            "I3": [ 33 ],
            "SUM": [ 506 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_25": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 507 ],
            "COUT": [ 505 ],
            "I0": [ 36 ],
            "I1": [ 88 ],
            "I3": [ 33 ],
            "SUM": [ 508 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_26": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 509 ],
            "COUT": [ 507 ],
            "I0": [ 36 ],
            "I1": [ 92 ],
            "I3": [ 33 ],
            "SUM": [ 510 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_27": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 511 ],
            "COUT": [ 509 ],
            "I0": [ 33 ],
            "I1": [ 74 ],
            "I3": [ 33 ],
            "SUM": [ 512 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_28": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 513 ],
            "COUT": [ 511 ],
            "I0": [ 33 ],
            "I1": [ 47 ],
            "I3": [ 33 ],
            "SUM": [ 514 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_29": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 515 ],
            "COUT": [ 513 ],
            "I0": [ 33 ],
            "I1": [ 72 ],
            "I3": [ 33 ],
            "SUM": [ 516 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 517 ],
            "COUT": [ 494 ],
            "I0": [ 33 ],
            "I1": [ 76 ],
            "I3": [ 33 ],
            "SUM": [ 518 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_30": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 469 ],
            "COUT": [ 515 ],
            "I0": [ 33 ],
            "I1": [ 73 ],
            "I3": [ 33 ],
            "SUM": [ 519 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_31": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 36 ],
            "COUT": [ 496 ],
            "I0": [ 33 ],
            "I1": [ 78 ],
            "I3": [ 33 ],
            "SUM": [ 520 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 521 ],
            "COUT": [ 517 ],
            "I0": [ 33 ],
            "I1": [ 50 ],
            "I3": [ 33 ],
            "SUM": [ 522 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 523 ],
            "COUT": [ 521 ],
            "I0": [ 33 ],
            "I1": [ 49 ],
            "I3": [ 33 ],
            "SUM": [ 524 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 525 ],
            "COUT": [ 523 ],
            "I0": [ 33 ],
            "I1": [ 81 ],
            "I3": [ 33 ],
            "SUM": [ 526 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 527 ],
            "COUT": [ 466 ],
            "I0": [ 33 ],
            "I1": [ 56 ],
            "I3": [ 33 ],
            "SUM": [ 528 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_8": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 474 ],
            "COUT": [ 527 ],
            "I0": [ 33 ],
            "I1": [ 55 ],
            "I3": [ 33 ],
            "SUM": [ 529 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_9": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 497 ],
            "COUT": [ 525 ],
            "I0": [ 33 ],
            "I1": [ 80 ],
            "I3": [ 33 ],
            "SUM": [ 530 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 531 ],
            "I0": [ 532 ],
            "I1": [ 465 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT2_I1_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 533 ],
            "I0": [ 532 ],
            "I1": [ 465 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT2_I1_F_MUX2_LUT5_I1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 533 ],
            "I1": [ 531 ],
            "O": [ 534 ],
            "S0": [ 535 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 536 ],
            "I0": [ 532 ],
            "I1": [ 463 ],
            "I2": [ 465 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT3_I1_F_MUX2_LUT5_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 536 ],
            "I1": [ 537 ],
            "O": [ 538 ],
            "S0": [ 535 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111101000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 537 ],
            "I0": [ 532 ],
            "I1": [ 463 ],
            "I2": [ 465 ],
            "I3": [ 539 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 540 ],
            "I1": [ 541 ],
            "O": [ 463 ],
            "S0": [ 542 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 543 ],
            "I1": [ 544 ],
            "O": [ 540 ],
            "S0": [ 545 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 543 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 544 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 546 ],
            "I1": [ 547 ],
            "O": [ 541 ],
            "S0": [ 545 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 546 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 547 ],
            "I0": [ 548 ],
            "I1": [ 67 ],
            "I2": [ 68 ],
            "I3": [ 549 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 542 ],
            "I0": [ 72 ],
            "I1": [ 47 ],
            "I2": [ 77 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 545 ],
            "I0": [ 74 ],
            "I1": [ 73 ],
            "I2": [ 75 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 549 ],
            "I0": [ 84 ],
            "I1": [ 85 ],
            "I2": [ 49 ],
            "I3": [ 50 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 539 ],
            "I0": [ 548 ],
            "I1": [ 70 ],
            "I2": [ 49 ],
            "I3": [ 50 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 550 ],
            "COUT": [ 532 ],
            "I0": [ 33 ],
            "I1": [ 75 ],
            "I3": [ 33 ],
            "SUM": [ 551 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 552 ],
            "COUT": [ 553 ],
            "I0": [ 33 ],
            "I1": [ 93 ],
            "I3": [ 33 ],
            "SUM": [ 554 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 555 ],
            "COUT": [ 552 ],
            "I0": [ 36 ],
            "I1": [ 94 ],
            "I3": [ 33 ],
            "SUM": [ 556 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_10": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 557 ],
            "COUT": [ 558 ],
            "I0": [ 33 ],
            "I1": [ 54 ],
            "I3": [ 33 ],
            "SUM": [ 559 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_11": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 560 ],
            "COUT": [ 557 ],
            "I0": [ 33 ],
            "I1": [ 53 ],
            "I3": [ 33 ],
            "SUM": [ 561 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_12": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 562 ],
            "COUT": [ 560 ],
            "I0": [ 33 ],
            "I1": [ 52 ],
            "I3": [ 33 ],
            "SUM": [ 563 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_13": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 564 ],
            "COUT": [ 562 ],
            "I0": [ 33 ],
            "I1": [ 51 ],
            "I3": [ 33 ],
            "SUM": [ 565 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_14": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 566 ],
            "COUT": [ 564 ],
            "I0": [ 33 ],
            "I1": [ 45 ],
            "I3": [ 33 ],
            "SUM": [ 567 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_15": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 568 ],
            "COUT": [ 566 ],
            "I0": [ 36 ],
            "I1": [ 82 ],
            "I3": [ 33 ],
            "SUM": [ 569 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_16": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 570 ],
            "COUT": [ 568 ],
            "I0": [ 33 ],
            "I1": [ 95 ],
            "I3": [ 33 ],
            "SUM": [ 571 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_17": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 572 ],
            "COUT": [ 570 ],
            "I0": [ 33 ],
            "I1": [ 91 ],
            "I3": [ 33 ],
            "SUM": [ 573 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_18": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 574 ],
            "COUT": [ 572 ],
            "I0": [ 36 ],
            "I1": [ 84 ],
            "I3": [ 33 ],
            "SUM": [ 575 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_19": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 576 ],
            "COUT": [ 574 ],
            "I0": [ 36 ],
            "I1": [ 85 ],
            "I3": [ 33 ],
            "SUM": [ 577 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 578 ],
            "COUT": [ 555 ],
            "I0": [ 33 ],
            "I1": [ 70 ],
            "I3": [ 33 ],
            "SUM": [ 579 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_20": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 580 ],
            "COUT": [ 581 ],
            "I0": [ 33 ],
            "I1": [ 79 ],
            "I3": [ 33 ],
            "SUM": [ 582 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_21": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 583 ],
            "COUT": [ 576 ],
            "I0": [ 33 ],
            "I1": [ 71 ],
            "I3": [ 33 ],
            "SUM": [ 584 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_22": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 585 ],
            "COUT": [ 583 ],
            "I0": [ 33 ],
            "I1": [ 77 ],
            "I3": [ 33 ],
            "SUM": [ 586 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_23": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 587 ],
            "COUT": [ 585 ],
            "I0": [ 33 ],
            "I1": [ 46 ],
            "I3": [ 33 ],
            "SUM": [ 588 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_24": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 589 ],
            "COUT": [ 587 ],
            "I0": [ 36 ],
            "I1": [ 83 ],
            "I3": [ 33 ],
            "SUM": [ 590 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_25": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 591 ],
            "COUT": [ 589 ],
            "I0": [ 33 ],
            "I1": [ 88 ],
            "I3": [ 33 ],
            "SUM": [ 592 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_26": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 593 ],
            "COUT": [ 591 ],
            "I0": [ 33 ],
            "I1": [ 92 ],
            "I3": [ 33 ],
            "SUM": [ 594 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_27": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 595 ],
            "COUT": [ 593 ],
            "I0": [ 36 ],
            "I1": [ 74 ],
            "I3": [ 33 ],
            "SUM": [ 596 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_28": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 597 ],
            "COUT": [ 595 ],
            "I0": [ 33 ],
            "I1": [ 47 ],
            "I3": [ 33 ],
            "SUM": [ 598 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_29": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 599 ],
            "COUT": [ 597 ],
            "I0": [ 36 ],
            "I1": [ 72 ],
            "I3": [ 33 ],
            "SUM": [ 600 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 601 ],
            "COUT": [ 578 ],
            "I0": [ 33 ],
            "I1": [ 76 ],
            "I3": [ 33 ],
            "SUM": [ 602 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_30": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 553 ],
            "COUT": [ 599 ],
            "I0": [ 36 ],
            "I1": [ 73 ],
            "I3": [ 33 ],
            "SUM": [ 603 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_31": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 36 ],
            "COUT": [ 580 ],
            "I0": [ 33 ],
            "I1": [ 78 ],
            "I3": [ 33 ],
            "SUM": [ 604 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 605 ],
            "COUT": [ 601 ],
            "I0": [ 33 ],
            "I1": [ 50 ],
            "I3": [ 33 ],
            "SUM": [ 606 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 607 ],
            "COUT": [ 605 ],
            "I0": [ 33 ],
            "I1": [ 49 ],
            "I3": [ 33 ],
            "SUM": [ 608 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 609 ],
            "COUT": [ 607 ],
            "I0": [ 33 ],
            "I1": [ 81 ],
            "I3": [ 33 ],
            "SUM": [ 610 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 611 ],
            "COUT": [ 550 ],
            "I0": [ 33 ],
            "I1": [ 56 ],
            "I3": [ 33 ],
            "SUM": [ 612 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_8": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 558 ],
            "COUT": [ 611 ],
            "I0": [ 33 ],
            "I1": [ 55 ],
            "I3": [ 33 ],
            "SUM": [ 613 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_9": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 581 ],
            "COUT": [ 609 ],
            "I0": [ 33 ],
            "I1": [ 80 ],
            "I3": [ 33 ],
            "SUM": [ 614 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 114 ],
            "I0": [ 462 ],
            "I1": [ 25 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 462 ],
            "I0": [ 39 ],
            "I1": [ 38 ],
            "I2": [ 40 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 535 ],
            "I0": [ 615 ],
            "I1": [ 616 ],
            "I2": [ 617 ],
            "I3": [ 618 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 464 ],
            "I0": [ 619 ],
            "I1": [ 620 ],
            "I2": [ 51 ],
            "I3": [ 52 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 620 ],
            "I0": [ 82 ],
            "I1": [ 83 ],
            "I2": [ 45 ],
            "I3": [ 46 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 617 ],
            "I0": [ 74 ],
            "I1": [ 47 ],
            "I2": [ 75 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 618 ],
            "I0": [ 94 ],
            "I1": [ 93 ],
            "I2": [ 92 ],
            "I3": [ 91 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 616 ],
            "I0": [ 72 ],
            "I1": [ 73 ],
            "I2": [ 95 ],
            "I3": [ 88 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 615 ],
            "I0": [ 84 ],
            "I1": [ 85 ],
            "I2": [ 71 ],
            "I3": [ 77 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 621 ],
            "I1": [ 622 ],
            "O": [ 548 ],
            "S0": [ 81 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 621 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 622 ],
            "I0": [ 76 ],
            "I1": [ 78 ],
            "I2": [ 79 ],
            "I3": [ 80 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 623 ],
            "I1": [ 624 ],
            "O": [ 625 ],
            "S0": [ 626 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 627 ],
            "I1": [ 628 ],
            "O": [ 623 ],
            "S0": [ 619 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 629 ],
            "I1": [ 630 ],
            "O": [ 627 ],
            "S0": [ 631 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 629 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 630 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 632 ],
            "I1": [ 633 ],
            "O": [ 628 ],
            "S0": [ 631 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 632 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 633 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 634 ],
            "I1": [ 635 ],
            "O": [ 624 ],
            "S0": [ 619 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 636 ],
            "I1": [ 637 ],
            "O": [ 634 ],
            "S0": [ 631 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 636 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 637 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 638 ],
            "I1": [ 639 ],
            "O": [ 635 ],
            "S0": [ 631 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 638 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 639 ],
            "I0": [ 640 ],
            "I1": [ 545 ],
            "I2": [ 641 ],
            "I3": [ 642 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 643 ],
            "COUT": [ 626 ],
            "I0": [ 33 ],
            "I1": [ 75 ],
            "I3": [ 33 ],
            "SUM": [ 644 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 645 ],
            "COUT": [ 646 ],
            "I0": [ 36 ],
            "I1": [ 93 ],
            "I3": [ 33 ],
            "SUM": [ 647 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 648 ],
            "COUT": [ 645 ],
            "I0": [ 33 ],
            "I1": [ 94 ],
            "I3": [ 33 ],
            "SUM": [ 649 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_10": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 650 ],
            "COUT": [ 651 ],
            "I0": [ 33 ],
            "I1": [ 54 ],
            "I3": [ 33 ],
            "SUM": [ 652 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_11": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 653 ],
            "COUT": [ 650 ],
            "I0": [ 33 ],
            "I1": [ 53 ],
            "I3": [ 33 ],
            "SUM": [ 654 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_12": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 655 ],
            "COUT": [ 653 ],
            "I0": [ 33 ],
            "I1": [ 52 ],
            "I3": [ 33 ],
            "SUM": [ 656 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_13": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 657 ],
            "COUT": [ 655 ],
            "I0": [ 33 ],
            "I1": [ 51 ],
            "I3": [ 33 ],
            "SUM": [ 658 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_14": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 659 ],
            "COUT": [ 657 ],
            "I0": [ 36 ],
            "I1": [ 45 ],
            "I3": [ 33 ],
            "SUM": [ 660 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_15": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 661 ],
            "COUT": [ 659 ],
            "I0": [ 33 ],
            "I1": [ 82 ],
            "I3": [ 33 ],
            "SUM": [ 662 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_16": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 663 ],
            "COUT": [ 661 ],
            "I0": [ 33 ],
            "I1": [ 95 ],
            "I3": [ 33 ],
            "SUM": [ 664 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_17": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 665 ],
            "COUT": [ 663 ],
            "I0": [ 36 ],
            "I1": [ 91 ],
            "I3": [ 33 ],
            "SUM": [ 666 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_18": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 667 ],
            "COUT": [ 665 ],
            "I0": [ 36 ],
            "I1": [ 84 ],
            "I3": [ 33 ],
            "SUM": [ 668 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_19": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 669 ],
            "COUT": [ 667 ],
            "I0": [ 33 ],
            "I1": [ 85 ],
            "I3": [ 33 ],
            "SUM": [ 670 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 671 ],
            "COUT": [ 648 ],
            "I0": [ 33 ],
            "I1": [ 70 ],
            "I3": [ 33 ],
            "SUM": [ 672 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_20": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 673 ],
            "COUT": [ 674 ],
            "I0": [ 33 ],
            "I1": [ 79 ],
            "I3": [ 33 ],
            "SUM": [ 675 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_21": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 676 ],
            "COUT": [ 669 ],
            "I0": [ 33 ],
            "I1": [ 71 ],
            "I3": [ 33 ],
            "SUM": [ 677 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_22": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 678 ],
            "COUT": [ 676 ],
            "I0": [ 33 ],
            "I1": [ 77 ],
            "I3": [ 33 ],
            "SUM": [ 679 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_23": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 680 ],
            "COUT": [ 678 ],
            "I0": [ 36 ],
            "I1": [ 46 ],
            "I3": [ 33 ],
            "SUM": [ 681 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_24": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 682 ],
            "COUT": [ 680 ],
            "I0": [ 33 ],
            "I1": [ 83 ],
            "I3": [ 33 ],
            "SUM": [ 683 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_25": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 684 ],
            "COUT": [ 682 ],
            "I0": [ 33 ],
            "I1": [ 88 ],
            "I3": [ 33 ],
            "SUM": [ 685 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_26": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 686 ],
            "COUT": [ 684 ],
            "I0": [ 36 ],
            "I1": [ 92 ],
            "I3": [ 33 ],
            "SUM": [ 687 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_27": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 688 ],
            "COUT": [ 686 ],
            "I0": [ 33 ],
            "I1": [ 74 ],
            "I3": [ 33 ],
            "SUM": [ 689 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_28": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 690 ],
            "COUT": [ 688 ],
            "I0": [ 36 ],
            "I1": [ 47 ],
            "I3": [ 33 ],
            "SUM": [ 691 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_29": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 692 ],
            "COUT": [ 690 ],
            "I0": [ 36 ],
            "I1": [ 72 ],
            "I3": [ 33 ],
            "SUM": [ 693 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 694 ],
            "COUT": [ 671 ],
            "I0": [ 33 ],
            "I1": [ 76 ],
            "I3": [ 33 ],
            "SUM": [ 695 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_30": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 646 ],
            "COUT": [ 692 ],
            "I0": [ 33 ],
            "I1": [ 73 ],
            "I3": [ 33 ],
            "SUM": [ 696 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_31": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 36 ],
            "COUT": [ 673 ],
            "I0": [ 33 ],
            "I1": [ 78 ],
            "I3": [ 33 ],
            "SUM": [ 697 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 698 ],
            "COUT": [ 694 ],
            "I0": [ 33 ],
            "I1": [ 50 ],
            "I3": [ 33 ],
            "SUM": [ 699 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 700 ],
            "COUT": [ 698 ],
            "I0": [ 33 ],
            "I1": [ 49 ],
            "I3": [ 33 ],
            "SUM": [ 701 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 702 ],
            "COUT": [ 700 ],
            "I0": [ 33 ],
            "I1": [ 81 ],
            "I3": [ 33 ],
            "SUM": [ 703 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 704 ],
            "COUT": [ 643 ],
            "I0": [ 33 ],
            "I1": [ 56 ],
            "I3": [ 33 ],
            "SUM": [ 705 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_8": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 651 ],
            "COUT": [ 704 ],
            "I0": [ 33 ],
            "I1": [ 55 ],
            "I3": [ 33 ],
            "SUM": [ 706 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_9": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 674 ],
            "COUT": [ 702 ],
            "I0": [ 33 ],
            "I1": [ 80 ],
            "I3": [ 33 ],
            "SUM": [ 707 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 631 ],
            "I0": [ 45 ],
            "I1": [ 72 ],
            "I2": [ 46 ],
            "I3": [ 47 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 619 ],
            "I0": [ 53 ],
            "I1": [ 54 ],
            "I2": [ 55 ],
            "I3": [ 56 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 708 ],
            "I1": [ 709 ],
            "O": [ 642 ],
            "S0": [ 85 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 710 ],
            "I1": [ 711 ],
            "O": [ 708 ],
            "S0": [ 94 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 710 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 711 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 712 ],
            "I1": [ 713 ],
            "O": [ 709 ],
            "S0": [ 94 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 712 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 713 ],
            "I0": [ 91 ],
            "I1": [ 84 ],
            "I2": [ 83 ],
            "I3": [ 88 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 714 ],
            "I1": [ 715 ],
            "O": [ 641 ],
            "S0": [ 52 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 716 ],
            "I1": [ 717 ],
            "O": [ 640 ],
            "S0": [ 50 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 718 ],
            "I1": [ 719 ],
            "O": [ 716 ],
            "S0": [ 49 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 720 ],
            "I1": [ 721 ],
            "O": [ 718 ],
            "S0": [ 81 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 722 ],
            "I1": [ 723 ],
            "O": [ 720 ],
            "S0": [ 80 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 722 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 723 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 724 ],
            "I1": [ 725 ],
            "O": [ 721 ],
            "S0": [ 80 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 724 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 725 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 726 ],
            "I1": [ 727 ],
            "O": [ 719 ],
            "S0": [ 81 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 728 ],
            "I1": [ 729 ],
            "O": [ 726 ],
            "S0": [ 80 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 728 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 729 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 730 ],
            "I1": [ 731 ],
            "O": [ 727 ],
            "S0": [ 80 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 730 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 731 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 732 ],
            "I1": [ 733 ],
            "O": [ 717 ],
            "S0": [ 49 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 734 ],
            "I1": [ 735 ],
            "O": [ 732 ],
            "S0": [ 81 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 736 ],
            "I1": [ 737 ],
            "O": [ 734 ],
            "S0": [ 80 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 736 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 737 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 738 ],
            "I1": [ 739 ],
            "O": [ 735 ],
            "S0": [ 80 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 738 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 739 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 740 ],
            "I1": [ 741 ],
            "O": [ 733 ],
            "S0": [ 81 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 742 ],
            "I1": [ 743 ],
            "O": [ 740 ],
            "S0": [ 80 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 742 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 743 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 744 ],
            "I1": [ 745 ],
            "O": [ 741 ],
            "S0": [ 80 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 744 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 745 ],
            "I0": [ 70 ],
            "I1": [ 76 ],
            "I2": [ 78 ],
            "I3": [ 79 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 746 ],
            "I1": [ 747 ],
            "O": [ 714 ],
            "S0": [ 51 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 748 ],
            "I1": [ 749 ],
            "O": [ 746 ],
            "S0": [ 77 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 750 ],
            "I1": [ 751 ],
            "O": [ 748 ],
            "S0": [ 71 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 750 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 751 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 752 ],
            "I1": [ 753 ],
            "O": [ 749 ],
            "S0": [ 71 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 752 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 753 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 754 ],
            "I1": [ 755 ],
            "O": [ 747 ],
            "S0": [ 77 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 756 ],
            "I1": [ 757 ],
            "O": [ 754 ],
            "S0": [ 71 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 756 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 757 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 758 ],
            "I1": [ 759 ],
            "O": [ 755 ],
            "S0": [ 71 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 758 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 759 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 760 ],
            "I1": [ 761 ],
            "O": [ 715 ],
            "S0": [ 51 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 762 ],
            "I1": [ 763 ],
            "O": [ 760 ],
            "S0": [ 77 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 764 ],
            "I1": [ 765 ],
            "O": [ 762 ],
            "S0": [ 71 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 764 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 765 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 766 ],
            "I1": [ 767 ],
            "O": [ 763 ],
            "S0": [ 71 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 766 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 767 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 768 ],
            "I1": [ 769 ],
            "O": [ 761 ],
            "S0": [ 77 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 770 ],
            "I1": [ 771 ],
            "O": [ 768 ],
            "S0": [ 71 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 770 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 771 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 772 ],
            "I1": [ 773 ],
            "O": [ 769 ],
            "S0": [ 71 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 772 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 773 ],
            "I0": [ 92 ],
            "I1": [ 93 ],
            "I2": [ 82 ],
            "I3": [ 95 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 774 ],
            "I1": [ 775 ],
            "O": [ 116 ],
            "S0": [ 625 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_S0_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 534 ],
            "I1": [ 538 ],
            "O": [ 774 ],
            "S0": [ 464 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_S0_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 776 ],
            "I1": [ 777 ],
            "O": [ 775 ],
            "S0": [ 464 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 778 ],
            "I1": [ 779 ],
            "O": [ 776 ],
            "S0": [ 535 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 778 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 779 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 780 ],
            "I1": [ 781 ],
            "O": [ 777 ],
            "S0": [ 535 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 780 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 781 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_SET_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 782 ],
            "I1": [ 783 ],
            "O": [ 461 ],
            "S0": [ 532 ]
          }
        },
        "scr.reset_DFFSE_Q_SET_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 782 ],
            "I0": [ 33 ]
          }
        },
        "scr.reset_DFFSE_Q_SET_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 783 ],
            "I0": [ 535 ],
            "I1": [ 539 ],
            "I2": [ 464 ],
            "I3": [ 462 ]
          }
        },
        "scr.sclk_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 25 ],
            "CLK": [ 14 ],
            "D": [ 26 ],
            "Q": [ 11 ],
            "SET": [ 33 ]
          }
        },
        "scr.sclk_DFFSE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 26 ],
            "I0": [ 43 ],
            "I1": [ 59 ]
          }
        },
        "scr.sdin_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 784 ],
            "CLK": [ 14 ],
            "D": [ 785 ],
            "Q": [ 12 ]
          }
        },
        "scr.sdin_DFFE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 784 ],
            "I0": [ 26 ],
            "I1": [ 25 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 785 ],
            "I0": [ 786 ],
            "I1": [ 787 ],
            "I2": [ 788 ],
            "I3": [ 18 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 787 ],
            "I0": [ 332 ],
            "I1": [ 188 ],
            "I2": [ 22 ],
            "I3": [ 16 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 786 ],
            "I0": [ 240 ],
            "I1": [ 186 ],
            "I2": [ 16 ],
            "I3": [ 22 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 789 ],
            "I1": [ 790 ],
            "O": [ 788 ],
            "S0": [ 22 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 789 ],
            "I0": [ 791 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT1_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 791 ],
            "I0": [ 404 ],
            "I1": [ 233 ],
            "I2": [ 16 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 790 ],
            "I0": [ 358 ],
            "I1": [ 199 ],
            "I2": [ 16 ]
          }
        },
        "scr.startupCommands_ALU_I0": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 33 ],
            "COUT": [ 792 ],
            "I0": [ 36 ],
            "I1": [ 78 ],
            "I3": [ 36 ],
            "SUM": [ 117 ]
          }
        },
        "scr.startupCommands_ALU_I3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 793 ],
            "COUT": [ 794 ],
            "I0": [ 33 ],
            "I1": [ 93 ],
            "I3": [ 36 ],
            "SUM": [ 149 ]
          }
        },
        "scr.startupCommands_ALU_I3_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 795 ],
            "COUT": [ 793 ],
            "I0": [ 33 ],
            "I1": [ 94 ],
            "I3": [ 36 ],
            "SUM": [ 151 ]
          }
        },
        "scr.startupCommands_ALU_I3_10": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 796 ],
            "COUT": [ 797 ],
            "I0": [ 33 ],
            "I1": [ 80 ],
            "I3": [ 36 ],
            "SUM": [ 165 ]
          }
        },
        "scr.startupCommands_ALU_I3_11": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 798 ],
            "COUT": [ 799 ],
            "I0": [ 33 ],
            "I1": [ 54 ],
            "I3": [ 36 ],
            "SUM": [ 168 ]
          }
        },
        "scr.startupCommands_ALU_I3_12": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 800 ],
            "COUT": [ 798 ],
            "I0": [ 33 ],
            "I1": [ 53 ],
            "I3": [ 36 ],
            "SUM": [ 170 ]
          }
        },
        "scr.startupCommands_ALU_I3_13": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 801 ],
            "COUT": [ 800 ],
            "I0": [ 33 ],
            "I1": [ 52 ],
            "I3": [ 36 ],
            "SUM": [ 172 ]
          }
        },
        "scr.startupCommands_ALU_I3_14": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 802 ],
            "COUT": [ 801 ],
            "I0": [ 33 ],
            "I1": [ 51 ],
            "I3": [ 36 ],
            "SUM": [ 174 ]
          }
        },
        "scr.startupCommands_ALU_I3_15": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 803 ],
            "COUT": [ 802 ],
            "I0": [ 33 ],
            "I1": [ 45 ],
            "I3": [ 36 ],
            "SUM": [ 176 ]
          }
        },
        "scr.startupCommands_ALU_I3_16": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 804 ],
            "COUT": [ 803 ],
            "I0": [ 33 ],
            "I1": [ 82 ],
            "I3": [ 36 ],
            "SUM": [ 178 ]
          }
        },
        "scr.startupCommands_ALU_I3_17": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 805 ],
            "COUT": [ 804 ],
            "I0": [ 33 ],
            "I1": [ 95 ],
            "I3": [ 36 ],
            "SUM": [ 180 ]
          }
        },
        "scr.startupCommands_ALU_I3_18": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 806 ],
            "COUT": [ 805 ],
            "I0": [ 33 ],
            "I1": [ 91 ],
            "I3": [ 36 ],
            "SUM": [ 121 ]
          }
        },
        "scr.startupCommands_ALU_I3_19": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 807 ],
            "COUT": [ 806 ],
            "I0": [ 33 ],
            "I1": [ 84 ],
            "I3": [ 36 ],
            "SUM": [ 123 ]
          }
        },
        "scr.startupCommands_ALU_I3_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 808 ],
            "COUT": [ 795 ],
            "I0": [ 33 ],
            "I1": [ 70 ],
            "I3": [ 36 ],
            "SUM": [ 153 ]
          }
        },
        "scr.startupCommands_ALU_I3_20": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 809 ],
            "COUT": [ 807 ],
            "I0": [ 33 ],
            "I1": [ 85 ],
            "I3": [ 36 ],
            "SUM": [ 125 ]
          }
        },
        "scr.startupCommands_ALU_I3_21": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 792 ],
            "COUT": [ 796 ],
            "I0": [ 33 ],
            "I1": [ 79 ],
            "I3": [ 36 ],
            "SUM": [ 167 ]
          }
        },
        "scr.startupCommands_ALU_I3_22": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 810 ],
            "COUT": [ 809 ],
            "I0": [ 33 ],
            "I1": [ 71 ],
            "I3": [ 36 ],
            "SUM": [ 127 ]
          }
        },
        "scr.startupCommands_ALU_I3_23": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 811 ],
            "COUT": [ 810 ],
            "I0": [ 33 ],
            "I1": [ 77 ],
            "I3": [ 36 ],
            "SUM": [ 129 ]
          }
        },
        "scr.startupCommands_ALU_I3_24": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 812 ],
            "COUT": [ 811 ],
            "I0": [ 33 ],
            "I1": [ 46 ],
            "I3": [ 36 ],
            "SUM": [ 131 ]
          }
        },
        "scr.startupCommands_ALU_I3_25": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 813 ],
            "COUT": [ 812 ],
            "I0": [ 33 ],
            "I1": [ 83 ],
            "I3": [ 36 ],
            "SUM": [ 133 ]
          }
        },
        "scr.startupCommands_ALU_I3_26": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 814 ],
            "COUT": [ 813 ],
            "I0": [ 33 ],
            "I1": [ 88 ],
            "I3": [ 36 ],
            "SUM": [ 135 ]
          }
        },
        "scr.startupCommands_ALU_I3_27": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 815 ],
            "COUT": [ 814 ],
            "I0": [ 33 ],
            "I1": [ 92 ],
            "I3": [ 36 ],
            "SUM": [ 137 ]
          }
        },
        "scr.startupCommands_ALU_I3_28": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 816 ],
            "COUT": [ 815 ],
            "I0": [ 33 ],
            "I1": [ 74 ],
            "I3": [ 36 ],
            "SUM": [ 139 ]
          }
        },
        "scr.startupCommands_ALU_I3_29": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 817 ],
            "COUT": [ 816 ],
            "I0": [ 33 ],
            "I1": [ 47 ],
            "I3": [ 36 ],
            "SUM": [ 143 ]
          }
        },
        "scr.startupCommands_ALU_I3_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 818 ],
            "COUT": [ 808 ],
            "I0": [ 33 ],
            "I1": [ 76 ],
            "I3": [ 36 ],
            "SUM": [ 155 ]
          }
        },
        "scr.startupCommands_ALU_I3_30": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 819 ],
            "COUT": [ 817 ],
            "I0": [ 33 ],
            "I1": [ 72 ],
            "I3": [ 36 ],
            "SUM": [ 145 ]
          }
        },
        "scr.startupCommands_ALU_I3_31": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 794 ],
            "COUT": [ 819 ],
            "I0": [ 33 ],
            "I1": [ 73 ],
            "I3": [ 36 ],
            "SUM": [ 147 ]
          }
        },
        "scr.startupCommands_ALU_I3_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 820 ],
            "COUT": [ 818 ],
            "I0": [ 33 ],
            "I1": [ 50 ],
            "I3": [ 36 ],
            "SUM": [ 157 ]
          }
        },
        "scr.startupCommands_ALU_I3_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 821 ],
            "COUT": [ 820 ],
            "I0": [ 33 ],
            "I1": [ 49 ],
            "I3": [ 36 ],
            "SUM": [ 159 ]
          }
        },
        "scr.startupCommands_ALU_I3_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 797 ],
            "COUT": [ 821 ],
            "I0": [ 33 ],
            "I1": [ 81 ],
            "I3": [ 36 ],
            "SUM": [ 161 ]
          }
        },
        "scr.startupCommands_ALU_I3_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 822 ],
            "COUT": [ 823 ],
            "I0": [ 33 ],
            "I1": [ 75 ],
            "I3": [ 36 ],
            "SUM": [ 181 ]
          }
        },
        "scr.startupCommands_ALU_I3_8": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 824 ],
            "COUT": [ 822 ],
            "I0": [ 33 ],
            "I1": [ 56 ],
            "I3": [ 36 ],
            "SUM": [ 140 ]
          }
        },
        "scr.startupCommands_ALU_I3_9": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 799 ],
            "COUT": [ 824 ],
            "I0": [ 33 ],
            "I1": [ 55 ],
            "I3": [ 36 ],
            "SUM": [ 162 ]
          }
        },
        "scr.startupCommands_VCC_V": {
          "hide_name": 0,
          "type": "VCC",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 36 ]
          }
        },
        "scr.state_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 825 ],
            "CLK": [ 14 ],
            "D": [ 826 ],
            "Q": [ 40 ]
          }
        },
        "scr.state_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 825 ],
            "CLK": [ 14 ],
            "D": [ 827 ],
            "Q": [ 39 ]
          }
        },
        "scr.state_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 825 ],
            "CLK": [ 14 ],
            "D": [ 828 ],
            "Q": [ 38 ]
          }
        },
        "scr.state_DFFE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 825 ],
            "I0": [ 462 ],
            "I1": [ 116 ],
            "I2": [ 829 ]
          }
        },
        "scr.state_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 830 ],
            "I1": [ 831 ],
            "O": [ 829 ],
            "S0": [ 37 ]
          }
        },
        "scr.state_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 830 ],
            "I0": [ 59 ],
            "I1": [ 43 ],
            "I2": [ 25 ],
            "I3": [ 24 ]
          }
        },
        "scr.state_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 831 ],
            "I0": [ 33 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 827 ],
            "I0": [ 25 ],
            "I1": [ 20 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 826 ],
            "I0": [ 40 ],
            "I1": [ 39 ],
            "I2": [ 38 ],
            "I3": [ 832 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 828 ],
            "I0": [ 832 ],
            "I1": [ 39 ],
            "I2": [ 38 ],
            "I3": [ 40 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 833 ],
            "I1": [ 834 ],
            "O": [ 832 ],
            "S0": [ 103 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 833 ],
            "I0": [ 112 ],
            "I1": [ 110 ],
            "I2": [ 107 ],
            "I3": [ 100 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 834 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_ALU_I1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.26-81.42|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 835 ],
            "COUT": [ 836 ],
            "I0": [ 33 ],
            "I1": [ 837 ],
            "I3": [ 33 ],
            "SUM": [ 838 ]
          }
        },
        "te.charOutput_ALU_I1_1": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.26-81.42|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 839 ],
            "COUT": [ 835 ],
            "I0": [ 36 ],
            "I1": [ 840 ],
            "I3": [ 33 ],
            "SUM": [ 841 ]
          }
        },
        "te.charOutput_ALU_I1_10": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.46-81.63|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 842 ],
            "COUT": [ 843 ],
            "I0": [ 36 ],
            "I1": [ 844 ],
            "I3": [ 33 ],
            "SUM": [ 845 ]
          }
        },
        "te.charOutput_ALU_I1_11": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.46-81.63|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 846 ],
            "COUT": [ 842 ],
            "I0": [ 36 ],
            "I1": [ 847 ],
            "I3": [ 33 ],
            "SUM": [ 848 ]
          }
        },
        "te.charOutput_ALU_I1_12": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.46-81.63|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 849 ],
            "COUT": [ 846 ],
            "I0": [ 36 ],
            "I1": [ 850 ],
            "I3": [ 33 ],
            "SUM": [ 851 ]
          }
        },
        "te.charOutput_ALU_I1_13": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.46-81.63|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 36 ],
            "COUT": [ 849 ],
            "I0": [ 33 ],
            "I1": [ 852 ],
            "I3": [ 33 ],
            "SUM": [ 853 ]
          }
        },
        "te.charOutput_ALU_I1_2": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.26-81.42|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 854 ],
            "COUT": [ 839 ],
            "I0": [ 33 ],
            "I1": [ 855 ],
            "I3": [ 33 ],
            "SUM": [ 856 ]
          }
        },
        "te.charOutput_ALU_I1_3": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.26-81.42|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 857 ],
            "COUT": [ 854 ],
            "I0": [ 33 ],
            "I1": [ 844 ],
            "I3": [ 33 ],
            "SUM": [ 858 ]
          }
        },
        "te.charOutput_ALU_I1_4": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.26-81.42|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 859 ],
            "COUT": [ 857 ],
            "I0": [ 33 ],
            "I1": [ 847 ],
            "I3": [ 33 ],
            "SUM": [ 860 ]
          }
        },
        "te.charOutput_ALU_I1_5": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.26-81.42|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 861 ],
            "COUT": [ 859 ],
            "I0": [ 33 ],
            "I1": [ 850 ],
            "I3": [ 33 ],
            "SUM": [ 862 ]
          }
        },
        "te.charOutput_ALU_I1_6": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.26-81.42|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 36 ],
            "COUT": [ 861 ],
            "I0": [ 33 ],
            "I1": [ 852 ],
            "I3": [ 33 ],
            "SUM": [ 863 ]
          }
        },
        "te.charOutput_ALU_I1_7": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.46-81.63|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 864 ],
            "COUT": [ 865 ],
            "I0": [ 36 ],
            "I1": [ 837 ],
            "I3": [ 33 ],
            "SUM": [ 866 ]
          }
        },
        "te.charOutput_ALU_I1_8": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.46-81.63|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 867 ],
            "COUT": [ 864 ],
            "I0": [ 36 ],
            "I1": [ 840 ],
            "I3": [ 33 ],
            "SUM": [ 868 ]
          }
        },
        "te.charOutput_ALU_I1_9": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.46-81.63|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 843 ],
            "COUT": [ 867 ],
            "I0": [ 36 ],
            "I1": [ 855 ],
            "I3": [ 33 ],
            "SUM": [ 869 ]
          }
        },
        "te.charOutput_ALU_I1_9_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.46-81.63|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 865 ],
            "COUT": [ 870 ],
            "I0": [ 33 ],
            "I1": [ 33 ],
            "I3": [ 33 ],
            "SUM": [ 871 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM": {
          "hide_name": 0,
          "type": "ALU",
          "parameters": {
            "ALU_MODE": "00000000000000000000000000000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.26-81.42|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:57.7-63.5"
          },
          "port_directions": {
            "CIN": "input",
            "COUT": "output",
            "I0": "input",
            "I1": "input",
            "I3": "input",
            "SUM": "output"
          },
          "connections": {
            "CIN": [ 836 ],
            "COUT": [ 872 ],
            "I0": [ 33 ],
            "I1": [ 33 ],
            "I3": [ 33 ],
            "SUM": [ 873 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 874 ],
            "I0": [ 872 ],
            "I1": [ 440 ],
            "I2": [ 444 ],
            "I3": [ 438 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 875 ],
            "I0": [ 872 ],
            "I1": [ 440 ],
            "I2": [ 444 ],
            "I3": [ 438 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I0_F_MUX2_LUT5_I1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 875 ],
            "I1": [ 874 ],
            "O": [ 876 ],
            "S0": [ 442 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 877 ],
            "I0": [ 444 ],
            "I1": [ 872 ],
            "I2": [ 442 ],
            "I3": [ 440 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I1_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 878 ],
            "I0": [ 444 ],
            "I1": [ 872 ],
            "I2": [ 442 ],
            "I3": [ 440 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I1_F_MUX2_LUT5_I1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 878 ],
            "I1": [ 877 ],
            "O": [ 879 ],
            "S0": [ 438 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 880 ],
            "I0": [ 444 ],
            "I1": [ 442 ],
            "I2": [ 872 ],
            "I3": [ 440 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I2_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 881 ],
            "I0": [ 444 ],
            "I1": [ 442 ],
            "I2": [ 872 ],
            "I3": [ 440 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I2_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 882 ],
            "I0": [ 442 ],
            "I1": [ 444 ],
            "I2": [ 872 ],
            "I3": [ 440 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I2_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101100000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 883 ],
            "I0": [ 442 ],
            "I1": [ 444 ],
            "I2": [ 872 ],
            "I3": [ 440 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I2_3_F_MUX2_LUT5_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 883 ],
            "I1": [ 882 ],
            "O": [ 884 ],
            "S0": [ 438 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I2_F_MUX2_LUT5_I1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 881 ],
            "I1": [ 880 ],
            "O": [ 885 ],
            "S0": [ 438 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 886 ],
            "I0": [ 440 ],
            "I1": [ 444 ],
            "I2": [ 442 ],
            "I3": [ 872 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I3_F_MUX2_LUT5_I1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 887 ],
            "I1": [ 886 ],
            "O": [ 888 ],
            "S0": [ 438 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I3_F_MUX2_LUT5_I1_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 887 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT5_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 889 ],
            "I1": [ 890 ],
            "O": [ 891 ],
            "S0": [ 872 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT5_S0_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 892 ],
            "I1": [ 893 ],
            "O": [ 894 ],
            "S0": [ 872 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT5_S0_1_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 892 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT5_S0_1_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 893 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT5_S0_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011100110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 889 ],
            "I0": [ 438 ],
            "I1": [ 440 ],
            "I2": [ 444 ],
            "I3": [ 442 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT5_S0_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 890 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 895 ],
            "I1": [ 876 ],
            "O": [ 896 ],
            "S0": [ 870 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_1": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 897 ],
            "I1": [ 885 ],
            "O": [ 898 ],
            "S0": [ 870 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 899 ],
            "I1": [ 900 ],
            "O": [ 897 ],
            "S0": [ 438 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 899 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 900 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_2": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 901 ],
            "I1": [ 879 ],
            "O": [ 902 ],
            "S0": [ 870 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 903 ],
            "I1": [ 904 ],
            "O": [ 901 ],
            "S0": [ 438 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 903 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 904 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_3": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 905 ],
            "I1": [ 888 ],
            "O": [ 906 ],
            "S0": [ 870 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 907 ],
            "I1": [ 908 ],
            "O": [ 905 ],
            "S0": [ 438 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 907 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 908 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_4": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 894 ],
            "I1": [ 891 ],
            "O": [ 909 ],
            "S0": [ 870 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_5": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 910 ],
            "I1": [ 884 ],
            "O": [ 911 ],
            "S0": [ 870 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_5_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 912 ],
            "I1": [ 913 ],
            "O": [ 910 ],
            "S0": [ 438 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_5_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 912 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_5_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 913 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_5_O_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 914 ],
            "I0": [ 450 ],
            "I1": [ 436 ],
            "I2": [ 446 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_5_O_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 915 ],
            "I0": [ 450 ],
            "I1": [ 436 ],
            "I2": [ 448 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_5_O_LUT3_F_2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 916 ],
            "I0": [ 446 ],
            "I1": [ 436 ],
            "I2": [ 448 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 917 ],
            "I1": [ 918 ],
            "O": [ 895 ],
            "S0": [ 442 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 917 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 918 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_O_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010100010001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 919 ],
            "I0": [ 438 ],
            "I1": [ 440 ],
            "I2": [ 444 ],
            "I3": [ 442 ]
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_O_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 920 ],
            "I0": [ 450 ],
            "I1": [ 446 ],
            "I2": [ 448 ],
            "I3": [ 436 ]
          }
        },
        "te.charOutput_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 921 ],
            "I0": [ 898 ],
            "I1": [ 922 ],
            "I2": [ 850 ]
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 921 ],
            "I1": [ 923 ],
            "O": [ 924 ],
            "S0": [ 925 ]
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 923 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 924 ],
            "I1": [ 926 ],
            "O": [ 927 ],
            "S0": [ 909 ]
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 928 ],
            "I1": [ 929 ],
            "O": [ 926 ],
            "S0": [ 925 ]
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 928 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 929 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 930 ],
            "I1": [ 927 ],
            "O": [ 931 ],
            "S0": [ 911 ]
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 932 ],
            "I1": [ 933 ],
            "O": [ 930 ],
            "S0": [ 909 ]
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 934 ],
            "I1": [ 935 ],
            "O": [ 932 ],
            "S0": [ 925 ]
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 934 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 935 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 936 ],
            "I1": [ 937 ],
            "O": [ 933 ],
            "S0": [ 925 ]
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 936 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 937 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_LUT3_I2_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 922 ],
            "I0": [ 450 ],
            "I1": [ 448 ],
            "I2": [ 446 ],
            "I3": [ 436 ]
          }
        },
        "te.charOutput_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 837 ],
            "I0": [ 440 ],
            "I1": [ 438 ],
            "I2": [ 442 ],
            "I3": [ 444 ]
          }
        },
        "te.charOutput_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 840 ],
            "I0": [ 438 ],
            "I1": [ 444 ],
            "I2": [ 442 ],
            "I3": [ 440 ]
          }
        },
        "te.charOutput_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 855 ],
            "I0": [ 444 ],
            "I1": [ 440 ],
            "I2": [ 442 ],
            "I3": [ 438 ]
          }
        },
        "te.charOutput_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010011010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 844 ],
            "I0": [ 440 ],
            "I1": [ 444 ],
            "I2": [ 442 ],
            "I3": [ 438 ]
          }
        },
        "te.charOutput_LUT4_F_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101011100110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 847 ],
            "I0": [ 438 ],
            "I1": [ 440 ],
            "I2": [ 444 ],
            "I3": [ 442 ]
          }
        },
        "te.charOutput_LUT4_F_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000111010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 850 ],
            "I0": [ 444 ],
            "I1": [ 442 ],
            "I2": [ 440 ],
            "I3": [ 438 ]
          }
        },
        "te.charOutput_LUT4_F_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100010110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 852 ],
            "I0": [ 442 ],
            "I1": [ 444 ],
            "I2": [ 440 ],
            "I3": [ 438 ]
          }
        },
        "te.charOutput_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 938 ],
            "I0": [ 855 ],
            "I1": [ 939 ],
            "I2": [ 872 ],
            "I3": [ 870 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 940 ],
            "I0": [ 941 ],
            "I1": [ 942 ],
            "I2": [ 925 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 943 ],
            "I0": [ 941 ],
            "I1": [ 916 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 944 ],
            "I1": [ 945 ],
            "O": [ 946 ],
            "S0": [ 870 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 947 ],
            "I1": [ 948 ],
            "O": [ 925 ],
            "S0": [ 870 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 949 ],
            "I1": [ 950 ],
            "O": [ 947 ],
            "S0": [ 438 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 949 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 950 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 951 ],
            "I1": [ 952 ],
            "O": [ 948 ],
            "S0": [ 438 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 951 ],
            "I0": [ 440 ],
            "I1": [ 444 ],
            "I2": [ 872 ],
            "I3": [ 442 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 952 ],
            "I0": [ 440 ],
            "I1": [ 444 ],
            "I2": [ 872 ],
            "I3": [ 442 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 953 ],
            "I1": [ 954 ],
            "O": [ 944 ],
            "S0": [ 440 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 953 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 954 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 955 ],
            "I1": [ 956 ],
            "O": [ 945 ],
            "S0": [ 440 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 955 ],
            "I0": [ 438 ],
            "I1": [ 444 ],
            "I2": [ 442 ],
            "I3": [ 872 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 956 ],
            "I0": [ 438 ],
            "I1": [ 444 ],
            "I2": [ 442 ],
            "I3": [ 872 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 957 ],
            "I1": [ 958 ],
            "O": [ 959 ],
            "S0": [ 906 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 960 ],
            "I1": [ 961 ],
            "O": [ 957 ],
            "S0": [ 915 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 962 ],
            "I1": [ 963 ],
            "O": [ 960 ],
            "S0": [ 911 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 962 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 963 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 964 ],
            "I1": [ 965 ],
            "O": [ 961 ],
            "S0": [ 911 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 964 ],
            "I0": [ 446 ],
            "I1": [ 909 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 965 ],
            "I0": [ 909 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 966 ],
            "I1": [ 967 ],
            "O": [ 958 ],
            "S0": [ 915 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 968 ],
            "I1": [ 969 ],
            "O": [ 966 ],
            "S0": [ 911 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 968 ],
            "I0": [ 914 ],
            "I1": [ 909 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 969 ],
            "I0": [ 916 ],
            "I1": [ 914 ],
            "I2": [ 909 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 970 ],
            "I1": [ 971 ],
            "O": [ 967 ],
            "S0": [ 911 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 970 ],
            "I0": [ 446 ],
            "I1": [ 909 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 971 ],
            "I0": [ 916 ],
            "I1": [ 909 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 972 ],
            "I1": [ 973 ],
            "O": [ 974 ],
            "S0": [ 911 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 975 ],
            "I1": [ 976 ],
            "O": [ 972 ],
            "S0": [ 919 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 977 ],
            "I1": [ 978 ],
            "O": [ 975 ],
            "S0": [ 915 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 979 ],
            "I1": [ 980 ],
            "O": [ 977 ],
            "S0": [ 898 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 979 ],
            "I0": [ 902 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 980 ],
            "I0": [ 902 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 981 ],
            "I1": [ 982 ],
            "O": [ 978 ],
            "S0": [ 898 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 981 ],
            "I0": [ 902 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 982 ],
            "I0": [ 902 ],
            "I1": [ 896 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 983 ],
            "I1": [ 984 ],
            "O": [ 976 ],
            "S0": [ 915 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 985 ],
            "I1": [ 986 ],
            "O": [ 983 ],
            "S0": [ 898 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 985 ],
            "I0": [ 902 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 986 ],
            "I0": [ 902 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 987 ],
            "I1": [ 988 ],
            "O": [ 984 ],
            "S0": [ 898 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 987 ],
            "I0": [ 446 ],
            "I1": [ 902 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 988 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 989 ],
            "I1": [ 990 ],
            "O": [ 973 ],
            "S0": [ 919 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 991 ],
            "I1": [ 992 ],
            "O": [ 989 ],
            "S0": [ 915 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 993 ],
            "I1": [ 994 ],
            "O": [ 991 ],
            "S0": [ 898 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 993 ],
            "I0": [ 902 ],
            "I1": [ 920 ],
            "I2": [ 896 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 994 ],
            "I0": [ 902 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 995 ],
            "I1": [ 996 ],
            "O": [ 992 ],
            "S0": [ 898 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 995 ],
            "I0": [ 902 ],
            "I1": [ 920 ],
            "I2": [ 896 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 996 ],
            "I0": [ 902 ],
            "I1": [ 896 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 997 ],
            "I1": [ 998 ],
            "O": [ 990 ],
            "S0": [ 915 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 999 ],
            "I1": [ 1000 ],
            "O": [ 997 ],
            "S0": [ 898 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 999 ],
            "I0": [ 902 ],
            "I1": [ 920 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1000 ],
            "I0": [ 902 ],
            "I1": [ 920 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1001 ],
            "I1": [ 1002 ],
            "O": [ 998 ],
            "S0": [ 898 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1001 ],
            "I0": [ 902 ],
            "I1": [ 920 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1002 ],
            "I0": [ 902 ],
            "I1": [ 920 ],
            "I2": [ 896 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 941 ],
            "I0": [ 448 ],
            "I1": [ 450 ],
            "I2": [ 446 ],
            "I3": [ 436 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1003 ],
            "I1": [ 1004 ],
            "O": [ 942 ],
            "S0": [ 870 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1005 ],
            "I1": [ 1006 ],
            "O": [ 1003 ],
            "S0": [ 442 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1005 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1006 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1007 ],
            "I1": [ 1008 ],
            "O": [ 1004 ],
            "S0": [ 442 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1007 ],
            "I0": [ 444 ],
            "I1": [ 440 ],
            "I2": [ 872 ]
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1008 ],
            "I0": [ 438 ],
            "I1": [ 444 ],
            "I2": [ 440 ],
            "I3": [ 872 ]
          }
        },
        "te.charOutput_LUT4_I0_F_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1009 ],
            "I1": [ 1010 ],
            "O": [ 1011 ],
            "S0": [ 911 ]
          }
        },
        "te.charOutput_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1009 ],
            "I0": [ 914 ],
            "I1": [ 1012 ],
            "I2": [ 1013 ],
            "I3": [ 909 ]
          }
        },
        "te.charOutput_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1014 ],
            "I0": [ 1013 ],
            "I1": [ 942 ]
          }
        },
        "te.charOutput_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1015 ],
            "I0": [ 915 ],
            "I1": [ 898 ]
          }
        },
        "te.charOutput_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1016 ],
            "I0": [ 1017 ],
            "I1": [ 915 ],
            "I2": [ 911 ],
            "I3": [ 896 ]
          }
        },
        "te.charOutput_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I0_F_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1017 ],
            "I0": [ 450 ],
            "I1": [ 436 ],
            "I2": [ 446 ],
            "I3": [ 448 ]
          }
        },
        "te.charOutput_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1012 ],
            "I0": [ 448 ],
            "I1": [ 446 ],
            "I2": [ 436 ]
          }
        },
        "te.charOutput_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1013 ],
            "I0": [ 446 ],
            "I1": [ 436 ],
            "I2": [ 450 ],
            "I3": [ 448 ]
          }
        },
        "te.charOutput_LUT4_I0_F_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1010 ],
            "I0": [ 1012 ],
            "I1": [ 1013 ],
            "I2": [ 909 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1018 ],
            "I0": [ 939 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1019 ],
            "I0": [ 909 ],
            "I1": [ 931 ],
            "I2": [ 438 ],
            "I3": [ 1020 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100101001001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1021 ],
            "I0": [ 1014 ],
            "I1": [ 1015 ],
            "I2": [ 925 ],
            "I3": [ 1022 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_1_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1022 ],
            "I0": [ 915 ],
            "I1": [ 896 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1023 ],
            "I0": [ 931 ],
            "I1": [ 1018 ],
            "I2": [ 946 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1024 ],
            "I1": [ 1025 ],
            "O": [ 1026 ],
            "S0": [ 33 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1027 ],
            "I1": [ 1028 ],
            "O": [ 1029 ],
            "S0": [ 946 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1030 ],
            "I1": [ 1031 ],
            "O": [ 1027 ],
            "S0": [ 1032 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1033 ],
            "I1": [ 1034 ],
            "O": [ 1030 ],
            "S0": [ 1035 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1033 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1034 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1036 ],
            "I1": [ 1037 ],
            "O": [ 1031 ],
            "S0": [ 1035 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1036 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1037 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1038 ],
            "I1": [ 1039 ],
            "O": [ 1028 ],
            "S0": [ 1032 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1040 ],
            "I1": [ 1041 ],
            "O": [ 1038 ],
            "S0": [ 1035 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1040 ],
            "I0": [ 1042 ],
            "I1": [ 914 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1041 ],
            "I0": [ 1042 ],
            "I1": [ 914 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1043 ],
            "I1": [ 1044 ],
            "O": [ 1039 ],
            "S0": [ 1035 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1043 ],
            "I0": [ 1042 ],
            "I1": [ 914 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1044 ],
            "I0": [ 1042 ],
            "I1": [ 914 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1045 ],
            "I1": [ 1046 ],
            "O": [ 1024 ],
            "S0": [ 902 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1047 ],
            "I1": [ 1048 ],
            "O": [ 1045 ],
            "S0": [ 1016 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1047 ],
            "I0": [ 1014 ],
            "I1": [ 1015 ],
            "I2": [ 925 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1048 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1049 ],
            "I1": [ 1050 ],
            "O": [ 1046 ],
            "S0": [ 1016 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1049 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1050 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1051 ],
            "I1": [ 1052 ],
            "O": [ 1025 ],
            "S0": [ 902 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1053 ],
            "I1": [ 1054 ],
            "O": [ 1051 ],
            "S0": [ 1016 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1053 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1054 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1055 ],
            "I1": [ 1056 ],
            "O": [ 1052 ],
            "S0": [ 1016 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1055 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1056 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1020 ],
            "I0": [ 916 ],
            "I1": [ 898 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1057 ],
            "I0": [ 920 ],
            "I1": [ 915 ],
            "I2": [ 909 ],
            "I3": [ 911 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1058 ],
            "I1": [ 1059 ],
            "O": [ 1060 ],
            "S0": [ 946 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1061 ],
            "I1": [ 1062 ],
            "O": [ 1058 ],
            "S0": [ 925 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1063 ],
            "I1": [ 1064 ],
            "O": [ 1061 ],
            "S0": [ 974 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1063 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1064 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1065 ],
            "I1": [ 1066 ],
            "O": [ 1062 ],
            "S0": [ 974 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1065 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1066 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1067 ],
            "I1": [ 1068 ],
            "O": [ 1059 ],
            "S0": [ 925 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1069 ],
            "I1": [ 1070 ],
            "O": [ 1067 ],
            "S0": [ 974 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1069 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1070 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1071 ],
            "I1": [ 1072 ],
            "O": [ 1068 ],
            "S0": [ 974 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1071 ],
            "I0": [ 959 ],
            "I1": [ 943 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1072 ],
            "I0": [ 33 ]
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100001000100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 939 ],
            "I0": [ 440 ],
            "I1": [ 438 ],
            "I2": [ 444 ],
            "I3": [ 442 ]
          }
        },
        "te.outputBuffer_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 14 ],
            "D": [ 1073 ],
            "Q": [ 408 ]
          }
        },
        "te.outputBuffer_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 14 ],
            "D": [ 1074 ],
            "Q": [ 189 ]
          }
        },
        "te.outputBuffer_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 14 ],
            "D": [ 1075 ],
            "Q": [ 202 ]
          }
        },
        "te.outputBuffer_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 14 ],
            "D": [ 33 ],
            "Q": [ 234 ]
          }
        },
        "te.outputBuffer_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 14 ],
            "D": [ 1076 ],
            "Q": [ 242 ]
          }
        },
        "te.outputBuffer_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 14 ],
            "D": [ 1077 ],
            "Q": [ 333 ]
          }
        },
        "te.outputBuffer_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 14 ],
            "D": [ 1078 ],
            "Q": [ 359 ]
          }
        },
        "te.outputBuffer_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 14 ],
            "D": [ 1079 ],
            "Q": [ 407 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1074 ],
            "I0": [ 1080 ],
            "I1": [ 1081 ],
            "I2": [ 1082 ],
            "I3": [ 1018 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100110011001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1075 ],
            "I0": [ 1080 ],
            "I1": [ 1083 ],
            "I2": [ 1082 ],
            "I3": [ 1018 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1083 ],
            "I0": [ 1084 ],
            "I1": [ 1085 ],
            "I2": [ 1086 ],
            "I3": [ 938 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1085 ],
            "I0": [ 909 ],
            "I1": [ 450 ],
            "I2": [ 1087 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1084 ],
            "I0": [ 911 ],
            "I1": [ 942 ],
            "I2": [ 1088 ],
            "I3": [ 925 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1089 ],
            "I1": [ 1090 ],
            "O": [ 1086 ],
            "S0": [ 911 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1091 ],
            "I1": [ 1092 ],
            "O": [ 1089 ],
            "S0": [ 898 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1093 ],
            "I1": [ 1094 ],
            "O": [ 1091 ],
            "S0": [ 450 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1093 ],
            "I0": [ 925 ],
            "I1": [ 1087 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1094 ],
            "I0": [ 925 ],
            "I1": [ 1087 ],
            "I2": [ 909 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1095 ],
            "I1": [ 1096 ],
            "O": [ 1092 ],
            "S0": [ 450 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1095 ],
            "I0": [ 925 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1096 ],
            "I0": [ 925 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1097 ],
            "I1": [ 1098 ],
            "O": [ 1090 ],
            "S0": [ 898 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1099 ],
            "I1": [ 1100 ],
            "O": [ 1097 ],
            "S0": [ 450 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1099 ],
            "I0": [ 1101 ],
            "I1": [ 925 ],
            "I2": [ 909 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1100 ],
            "I0": [ 925 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1102 ],
            "I1": [ 1103 ],
            "O": [ 1098 ],
            "S0": [ 450 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1102 ],
            "I0": [ 925 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1103 ],
            "I0": [ 925 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1076 ],
            "I0": [ 1019 ],
            "I1": [ 1104 ],
            "I2": [ 1018 ],
            "I3": [ 1105 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1106 ],
            "I1": [ 1107 ],
            "O": [ 1105 ],
            "S0": [ 1020 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111111101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1106 ],
            "I0": [ 1057 ],
            "I1": [ 940 ],
            "I2": [ 1011 ],
            "I3": [ 938 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010111100101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1107 ],
            "I0": [ 1057 ],
            "I1": [ 940 ],
            "I2": [ 1011 ],
            "I3": [ 938 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O": {
          "hide_name": 0,
          "type": "MUX2_LUT8",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:172.14-172.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1108 ],
            "I1": [ 1109 ],
            "O": [ 1104 ],
            "S0": [ 902 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1110 ],
            "I1": [ 1111 ],
            "O": [ 1108 ],
            "S0": [ 974 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1112 ],
            "I1": [ 1113 ],
            "O": [ 1110 ],
            "S0": [ 946 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1114 ],
            "I1": [ 1115 ],
            "O": [ 1112 ],
            "S0": [ 1057 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1114 ],
            "I0": [ 33 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1115 ],
            "I0": [ 33 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1116 ],
            "I1": [ 1117 ],
            "O": [ 1113 ],
            "S0": [ 1057 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1116 ],
            "I0": [ 1020 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1117 ],
            "I0": [ 1020 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1118 ],
            "I1": [ 1119 ],
            "O": [ 1111 ],
            "S0": [ 946 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1120 ],
            "I1": [ 1121 ],
            "O": [ 1118 ],
            "S0": [ 1057 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1120 ],
            "I0": [ 33 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1121 ],
            "I0": [ 33 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1122 ],
            "I1": [ 1123 ],
            "O": [ 1119 ],
            "S0": [ 1057 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1122 ],
            "I0": [ 33 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1123 ],
            "I0": [ 33 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1124 ],
            "I1": [ 1125 ],
            "O": [ 1109 ],
            "S0": [ 974 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1126 ],
            "I1": [ 1127 ],
            "O": [ 1124 ],
            "S0": [ 946 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1128 ],
            "I1": [ 1129 ],
            "O": [ 1126 ],
            "S0": [ 1057 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1128 ],
            "I0": [ 33 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1129 ],
            "I0": [ 33 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1130 ],
            "I1": [ 1131 ],
            "O": [ 1127 ],
            "S0": [ 1057 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1130 ],
            "I0": [ 33 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "11"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1131 ],
            "I0": [ 33 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1132 ],
            "I1": [ 1133 ],
            "O": [ 1125 ],
            "S0": [ 946 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1134 ],
            "I1": [ 1135 ],
            "O": [ 1132 ],
            "S0": [ 1057 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1134 ],
            "I0": [ 33 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1135 ],
            "I0": [ 33 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1136 ],
            "I1": [ 1137 ],
            "O": [ 1133 ],
            "S0": [ 1057 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1136 ],
            "I0": [ 33 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1137 ],
            "I0": [ 33 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1078 ],
            "I0": [ 1026 ],
            "I1": [ 1138 ],
            "I2": [ 1029 ],
            "I3": [ 1023 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1138 ],
            "I0": [ 902 ],
            "I1": [ 1139 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1139 ],
            "I0": [ 450 ],
            "I1": [ 446 ],
            "I2": [ 436 ],
            "I3": [ 448 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1140 ],
            "I0": [ 1141 ],
            "I1": [ 1032 ],
            "I2": [ 1035 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1142 ],
            "I0": [ 1014 ],
            "I1": [ 1015 ],
            "I2": [ 925 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1141 ],
            "I0": [ 446 ],
            "I1": [ 448 ],
            "I2": [ 450 ],
            "I3": [ 436 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1143 ],
            "I1": [ 1144 ],
            "O": [ 1042 ],
            "S0": [ 902 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1145 ],
            "I1": [ 1146 ],
            "O": [ 1032 ],
            "S0": [ 909 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1147 ],
            "I1": [ 1148 ],
            "O": [ 1145 ],
            "S0": [ 915 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1149 ],
            "I1": [ 1150 ],
            "O": [ 1147 ],
            "S0": [ 925 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1149 ],
            "I0": [ 902 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1150 ],
            "I0": [ 902 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1151 ],
            "I1": [ 1152 ],
            "O": [ 1148 ],
            "S0": [ 925 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1151 ],
            "I0": [ 902 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1152 ],
            "I0": [ 902 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1153 ],
            "I1": [ 1154 ],
            "O": [ 1146 ],
            "S0": [ 915 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1155 ],
            "I1": [ 1156 ],
            "O": [ 1153 ],
            "S0": [ 925 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1155 ],
            "I0": [ 902 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1156 ],
            "I0": [ 902 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1157 ],
            "I1": [ 1158 ],
            "O": [ 1154 ],
            "S0": [ 925 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001000100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1157 ],
            "I0": [ 446 ],
            "I1": [ 902 ],
            "I2": [ 898 ],
            "I3": [ 911 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1158 ],
            "I0": [ 902 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1159 ],
            "I1": [ 1160 ],
            "O": [ 1035 ],
            "S0": [ 925 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1161 ],
            "I1": [ 1162 ],
            "O": [ 1159 ],
            "S0": [ 911 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1163 ],
            "I1": [ 1164 ],
            "O": [ 1161 ],
            "S0": [ 909 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1163 ],
            "I0": [ 33 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1164 ],
            "I0": [ 33 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1165 ],
            "I1": [ 1166 ],
            "O": [ 1162 ],
            "S0": [ 909 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1165 ],
            "I0": [ 33 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1166 ],
            "I0": [ 33 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1167 ],
            "I1": [ 1168 ],
            "O": [ 1160 ],
            "S0": [ 911 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1169 ],
            "I1": [ 1170 ],
            "O": [ 1167 ],
            "S0": [ 909 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1169 ],
            "I0": [ 915 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1170 ],
            "I0": [ 446 ],
            "I1": [ 915 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1171 ],
            "I1": [ 1172 ],
            "O": [ 1168 ],
            "S0": [ 909 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1171 ],
            "I0": [ 448 ],
            "I1": [ 914 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "10"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1172 ],
            "I0": [ 915 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1173 ],
            "I1": [ 1174 ],
            "O": [ 1143 ],
            "S0": [ 446 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1175 ],
            "I1": [ 1176 ],
            "O": [ 1173 ],
            "S0": [ 898 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1175 ],
            "I0": [ 33 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1176 ],
            "I0": [ 33 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1177 ],
            "I1": [ 1178 ],
            "O": [ 1174 ],
            "S0": [ 898 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1177 ],
            "I0": [ 33 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "00"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 1178 ],
            "I0": [ 33 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1179 ],
            "I1": [ 1180 ],
            "O": [ 1144 ],
            "S0": [ 446 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1181 ],
            "I1": [ 1182 ],
            "O": [ 1179 ],
            "S0": [ 898 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1181 ],
            "I0": [ 915 ],
            "I1": [ 925 ],
            "I2": [ 909 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1182 ],
            "I0": [ 915 ],
            "I1": [ 925 ],
            "I2": [ 909 ],
            "I3": [ 911 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1183 ],
            "I1": [ 1184 ],
            "O": [ 1180 ],
            "S0": [ 898 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1183 ],
            "I0": [ 915 ],
            "I1": [ 925 ],
            "I2": [ 909 ],
            "I3": [ 911 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1184 ],
            "I0": [ 915 ],
            "I1": [ 925 ],
            "I2": [ 909 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1081 ],
            "I0": [ 1185 ],
            "I1": [ 1186 ],
            "I2": [ 1187 ],
            "I3": [ 938 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1186 ],
            "I0": [ 1188 ],
            "I1": [ 919 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1082 ],
            "I0": [ 911 ],
            "I1": [ 1188 ],
            "I2": [ 946 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1189 ],
            "I0": [ 1190 ],
            "I1": [ 902 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1080 ],
            "I0": [ 946 ],
            "I1": [ 1191 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT2_F_1_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1191 ],
            "I0": [ 450 ],
            "I1": [ 436 ],
            "I2": [ 448 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT2_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1190 ],
            "I0": [ 1192 ],
            "I1": [ 1101 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT2_F_I0_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1192 ],
            "I0": [ 450 ],
            "I1": [ 436 ],
            "I2": [ 446 ],
            "I3": [ 448 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1193 ],
            "I0": [ 1194 ],
            "I1": [ 925 ],
            "I2": [ 1195 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1195 ],
            "I0": [ 1088 ],
            "I1": [ 896 ],
            "I2": [ 911 ],
            "I3": [ 1196 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O": {
          "hide_name": 0,
          "type": "MUX2_LUT7",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:166.14-166.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1197 ],
            "I1": [ 1198 ],
            "O": [ 1194 ],
            "S0": [ 898 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1199 ],
            "I1": [ 1200 ],
            "O": [ 1197 ],
            "S0": [ 911 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1201 ],
            "I1": [ 1202 ],
            "O": [ 1199 ],
            "S0": [ 909 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1201 ],
            "I0": [ 1101 ],
            "I1": [ 1087 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1202 ],
            "I0": [ 1087 ],
            "I1": [ 942 ],
            "I2": [ 450 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1203 ],
            "I1": [ 1204 ],
            "O": [ 1200 ],
            "S0": [ 909 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001100010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1203 ],
            "I0": [ 1101 ],
            "I1": [ 1087 ],
            "I2": [ 942 ],
            "I3": [ 450 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1204 ],
            "I0": [ 1101 ],
            "I1": [ 1087 ],
            "I2": [ 942 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O": {
          "hide_name": 0,
          "type": "MUX2_LUT6",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:160.14-160.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1205 ],
            "I1": [ 1206 ],
            "O": [ 1198 ],
            "S0": [ 911 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1207 ],
            "I1": [ 1208 ],
            "O": [ 1205 ],
            "S0": [ 909 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1207 ],
            "I0": [ 1087 ],
            "I1": [ 942 ],
            "I2": [ 450 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1208 ],
            "I0": [ 1101 ],
            "I1": [ 1087 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1209 ],
            "I1": [ 1210 ],
            "O": [ 1206 ],
            "S0": [ 909 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1209 ],
            "I0": [ 1101 ],
            "I1": [ 1087 ],
            "I2": [ 942 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000100010101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1210 ],
            "I0": [ 1101 ],
            "I1": [ 1087 ],
            "I2": [ 942 ],
            "I3": [ 450 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1188 ],
            "I0": [ 450 ],
            "I1": [ 436 ],
            "I2": [ 448 ],
            "I3": [ 446 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1187 ],
            "I0": [ 1088 ],
            "I1": [ 911 ],
            "I2": [ 896 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1088 ],
            "I0": [ 450 ],
            "I1": [ 436 ],
            "I2": [ 446 ],
            "I3": [ 448 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110111001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1196 ],
            "I0": [ 450 ],
            "I1": [ 436 ],
            "I2": [ 446 ],
            "I3": [ 448 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1185 ],
            "I0": [ 911 ],
            "I1": [ 450 ],
            "I2": [ 1087 ],
            "I3": [ 925 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1087 ],
            "I0": [ 436 ],
            "I1": [ 446 ],
            "I2": [ 448 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT4_F_I2_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1101 ],
            "I0": [ 436 ],
            "I1": [ 448 ],
            "I2": [ 446 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_MUX2_LUT5_O": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1211 ],
            "I1": [ 1212 ],
            "O": [ 1073 ],
            "S0": [ 1018 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_MUX2_LUT5_O_1": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1213 ],
            "I1": [ 1214 ],
            "O": [ 1077 ],
            "S0": [ 1018 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_MUX2_LUT5_O_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111110101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1213 ],
            "I0": [ 1140 ],
            "I1": [ 1032 ],
            "I2": [ 1142 ],
            "I3": [ 1138 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_MUX2_LUT5_O_1_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1214 ],
            "I0": [ 1032 ],
            "I1": [ 1142 ],
            "I2": [ 1138 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_MUX2_LUT5_O_2": {
          "hide_name": 0,
          "type": "MUX2_LUT5",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:154.14-154.54"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "O": "output",
            "S0": "input"
          },
          "connections": {
            "I0": [ 1215 ],
            "I1": [ 1216 ],
            "O": [ 1079 ],
            "S0": [ 446 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_MUX2_LUT5_O_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1215 ],
            "I0": [ 1060 ],
            "I1": [ 1018 ],
            "I2": [ 1021 ],
            "I3": [ 1019 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_MUX2_LUT5_O_2_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011111100101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1216 ],
            "I0": [ 1060 ],
            "I1": [ 1018 ],
            "I2": [ 1021 ],
            "I3": [ 1019 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_MUX2_LUT5_O_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0010001000101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:152.41-152.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1211 ],
            "I0": [ 1189 ],
            "I1": [ 1193 ],
            "I2": [ 1080 ],
            "I3": [ 1082 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_MUX2_LUT5_O_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:153.41-153.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1212 ],
            "I0": [ 1189 ],
            "I1": [ 1193 ]
          }
        }
      },
      "netnames": {
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:8.11-8.14"
          }
        },
        "ioCs": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:11.12-11.16"
          }
        },
        "ioDc": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:12.12-12.16"
          }
        },
        "ioReset": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:13.12-13.19"
          }
        },
        "ioSclk": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:9.12-9.18"
          }
        },
        "ioSdin": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:10.12-10.18"
          }
        },
        "pixelAddress": {
          "hide_name": 0,
          "bits": [ 450, 448, 446, 444, 442, 440, 438, 436, 33, 33 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:15.16-15.28"
          }
        },
        "pixelData": {
          "hide_name": 0,
          "bits": [ 407, 359, 333, 242, 234, 202, 189, 408 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:16.16-16.25"
          }
        },
        "scr.bitNumber": {
          "hide_name": 0,
          "bits": [ 22, 18, 16, 29 ],
          "attributes": {
            "hdlname": "scr bitNumber",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:34.13-34.22"
          }
        },
        "scr.bitNumber_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
          }
        },
        "scr.bitNumber_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
          }
        },
        "scr.bitNumber_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
          }
        },
        "scr.bitNumber_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
          }
        },
        "scr.bitNumber_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 23, 19, 27, 28 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:122.26-122.39|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "scr.bitNumber_DFFRE_Q_D_ALU_SUM_3_COUT": {
          "hide_name": 0,
          "bits": [ 36, 35, 34, 31 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:122.26-122.39|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "scr.bitNumber_DFFRE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 35, 34, 31, 32 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:122.26-122.39|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "3"
          }
        },
        "scr.bitNumber_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
          }
        },
        "scr.bitNumber_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 59, 43, 25, 24, 37 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT5_O_S0": {
          "hide_name": 0,
          "bits": [ 45, 46, 47, 48, 44 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0": {
          "hide_name": 0,
          "bits": [ 66, 67, 68, 69, 63, 60 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 89 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 90 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 96 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.bitNumber_LUT4_I0_F_MUX2_LUT6_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.clk": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "hdlname": "scr clk",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:8.11-8.14"
          }
        },
        "scr.commandIndex": {
          "hide_name": 0,
          "bits": [ 33, 33, 33, 112, 110, 107, 100, 103 ],
          "attributes": {
            "hdlname": "scr commandIndex",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:77.13-77.25"
          }
        },
        "scr.commandIndex_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 183, 98 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.commandIndex_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 113, 111, 108, 99, 104 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:108.25-108.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "scr.commandIndex_DFFE_Q_D_ALU_SUM_4_COUT": {
          "hide_name": 0,
          "bits": [ 36, 109, 106, 105, 101 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:108.25-108.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "scr.commandIndex_DFFE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 109, 106, 105, 101, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:108.25-108.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "4"
          }
        },
        "scr.counter": {
          "hide_name": 0,
          "bits": [ 78, 79, 80, 81, 49, 50, 76, 70, 94, 93, 73, 72, 47, 74, 92, 88, 83, 46, 77, 71, 85, 84, 91, 95, 82, 45, 51, 52, 53, 54, 55, 56, 75 ],
          "attributes": {
            "hdlname": "scr counter",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:24.14-24.21"
          }
        },
        "scr.counter_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
          }
        },
        "scr.counter_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6"
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 117, 167, 165, 161, 159, 157, 155, 153, 151, 149, 147, 145, 143, 139, 137, 135, 133, 131, 129, 127, 125, 123, 121, 180, 178, 176, 174, 172, 170, 168, 162, 140, 181 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "scr.counter_DFFRE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 134 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 138 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 144 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 146 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 148 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_24_D": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_25_D": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_26_D": {
          "hide_name": 0,
          "bits": [ 154 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_27_D": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_28_D": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_29_D": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_30_D": {
          "hide_name": 0,
          "bits": [ 164 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_31_D": {
          "hide_name": 0,
          "bits": [ 166 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 163 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 171 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 173 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 175 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 177 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
          }
        },
        "scr.cs": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "hdlname": "scr cs",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:31.7-31.9"
          }
        },
        "scr.cs_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
          }
        },
        "scr.cs_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 23, 20 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend": {
          "hide_name": 0,
          "bits": [ 404, 358, 332, 240, 233, 199, 188, 186 ],
          "attributes": {
            "hdlname": "scr dataToSend",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:33.13-33.23"
          }
        },
        "scr.dataToSend_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6"
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 189, 190, 183 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 200, 201, 202, 183 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 206, 207, 193, 196 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 224 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT4_F_I0_LUT4_F_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6"
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 234, 183, 235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 239 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 194, 195, 197, 196, 193 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 33, 257, 256, 254, 252, 250, 248, 246, 243, 244, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "unused_bits": "9"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_7_SUM": {
          "hide_name": 0,
          "bits": [ 203, 210, 223, 204, 205, 214, 213 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 260, 267, 407, 196, 183 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 258 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 261 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 262 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 259 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 263 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 264 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 265 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 268 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 270 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 271 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 269 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 272 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 273 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 266 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 274 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 276 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 277 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 275 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 278 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 279 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_I1": {
          "hide_name": 0,
          "bits": [ 36, 33, 33, 255, 253, 251, 249, 247, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245, 245 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:32.24-32.25"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_I1_ALU_SUM_5_COUT": {
          "hide_name": 0,
          "bits": [ 33, 285, 284, 283, 282, 280 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_ALU_SUM_I1_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 285, 284, 283, 282, 280, 281 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "5"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 286 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 288 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 289 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 287 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 290 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 291 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 292 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 294 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 296 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 297 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 295 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 298 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 299 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 293 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 300 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 302 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 303 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 301 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 304 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 305 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 193, 241, 242, 183 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 306, 307, 308, 196 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 309 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 310 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 311 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 313 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 314 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 312 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 315 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 316 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 317 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 319 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 321 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 322 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 320 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 323 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 324 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 318 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 325 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 327 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 328 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 326 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 329 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 330 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 331 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 333, 183, 334 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 335, 336, 196, 238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 337 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 339 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 340 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 338 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 341 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 342 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 343 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 345 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 347 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 348 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 346 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 349 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 350 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 344 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 351 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 353 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 354 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 352 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 355 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 356 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 357 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 359, 183, 360 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 361, 362, 196, 238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 363 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 365 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 366 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 364 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 367 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 368 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 369 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 371 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 373 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 372 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 375 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 376 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 370 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 377 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 379 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 380 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 378 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 381 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 382 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 196, 236, 237, 238 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 383, 384, 196, 223 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 387 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 389 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 390 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 388 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 391 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 392 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 385 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 393 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 394 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 386 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 395 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 396 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 397 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 399 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 400 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 398 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 401 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT4_F_I3_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 402 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 403 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6"
          }
        },
        "scr.dataToSend_DFFE_Q_7_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 405 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_7_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 406 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:87.3-142.6"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 183, 408, 409 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 410 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 411 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0": {
          "hide_name": 0,
          "bits": [ 413, 414, 193, 196, 412 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 415 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 417 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 418 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 416 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 419 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 420 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 421 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 423 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 425 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 426 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 424 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 427 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 428 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 422 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 429 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 431 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 432 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 430 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 433 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I2_MUX2_LUT5_O_S0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 434 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.dc": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "scr dc",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:27.7-27.9"
          }
        },
        "scr.dc_DFFSE_Q_CE": {
          "hide_name": 0,
          "bits": [ 33, 184, 33, 33, 33, 33, 33, 33, 33 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:88.5-141.12|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:0.0-0.0|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:583.28-583.35"
          }
        },
        "scr.ioCs": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "hdlname": "scr ioCs",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:11.12-11.16"
          }
        },
        "scr.ioDc": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "scr ioDc",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:12.12-12.16"
          }
        },
        "scr.ioReset": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "hdlname": "scr ioReset",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:13.12-13.19"
          }
        },
        "scr.ioSclk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "scr ioSclk",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:9.12-9.18"
          }
        },
        "scr.ioSdin": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "hdlname": "scr ioSdin",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:10.12-10.18"
          }
        },
        "scr.pixelAddress": {
          "hide_name": 0,
          "bits": [ 450, 448, 446, 444, 442, 440, 438, 436, 33, 33 ],
          "attributes": {
            "hdlname": "scr pixelAddress",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:14.18-14.30"
          }
        },
        "scr.pixelCounter": {
          "hide_name": 0,
          "bits": [ 450, 448, 446, 444, 442, 440, 438, 436, 33, 33 ],
          "attributes": {
            "hdlname": "scr pixelCounter",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:35.13-35.25"
          }
        },
        "scr.pixelCounter_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 449, 447, 445, 443, 441, 439, 437, 435, 33, 33 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:134.25-134.41|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 33, 458, 457, 456, 455, 454, 453, 451, 452, 33 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:134.25-134.41|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25",
            "unused_bits": "8"
          }
        },
        "scr.pixelData": {
          "hide_name": 0,
          "bits": [ 407, 359, 333, 242, 234, 202, 189, 408 ],
          "attributes": {
            "hdlname": "scr pixelData",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:15.17-15.26"
          }
        },
        "scr.reset": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "hdlname": "scr reset",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:30.7-30.12"
          }
        },
        "scr.reset_DFFSE_Q_CE": {
          "hide_name": 0,
          "bits": [ 459 ],
          "attributes": {
          }
        },
        "scr.reset_DFFSE_Q_D": {
          "hide_name": 0,
          "bits": [ 460 ],
          "attributes": {
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 532, 463, 465, 539, 535, 464, 625 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 520, 498, 530, 526, 524, 522, 518, 495, 472, 470, 519, 516, 514, 512, 510, 508, 506, 504, 502, 500, 493, 491, 489, 487, 485, 483, 481, 479, 477, 475, 529, 528, 467 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 36, 496, 497, 525, 523, 521, 517, 494, 471, 468, 469, 515, 513, 511, 509, 507, 505, 503, 501, 499, 492, 490, 488, 486, 484, 482, 480, 478, 476, 473, 474, 527, 466 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:93.18-93.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT2_I1_1_F": {
          "hide_name": 0,
          "bits": [ 533 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 531 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT2_I1_F_MUX2_LUT5_I1_O": {
          "hide_name": 0,
          "bits": [ 534 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT3_I1_F": {
          "hide_name": 0,
          "bits": [ 536 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT3_I1_F_MUX2_LUT5_I0_O": {
          "hide_name": 0,
          "bits": [ 538 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 537 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 540 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 543 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 544 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 541 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 546 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 547 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0": {
          "hide_name": 0,
          "bits": [ 548, 67, 68, 549, 545, 542 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 535, 539, 464, 462, 532 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 604, 582, 614, 610, 608, 606, 602, 579, 556, 554, 603, 600, 598, 596, 594, 592, 590, 588, 586, 584, 577, 575, 573, 571, 569, 567, 565, 563, 561, 559, 613, 612, 551 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 36, 580, 581, 609, 607, 605, 601, 578, 555, 552, 553, 599, 597, 595, 593, 591, 589, 587, 585, 583, 576, 574, 572, 570, 568, 566, 564, 562, 560, 557, 558, 611, 550 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:91.13-91.37|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 619, 620, 51, 52 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_LUT4_I0_F_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 615, 616, 617, 618 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 621 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT6_O_S0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 622 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 623 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 627 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 629 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 630 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 628 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 632 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 633 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 624 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 634 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 636 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 637 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 635 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 638 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 639 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0": {
          "hide_name": 0,
          "bits": [ 640, 545, 641, 642, 631, 619, 626 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM": {
          "hide_name": 0,
          "bits": [ 697, 675, 707, 703, 701, 699, 695, 672, 649, 647, 696, 693, 691, 689, 687, 685, 683, 681, 679, 677, 670, 668, 666, 664, 662, 660, 658, 656, 654, 652, 706, 705, 644 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_ALU_COUT_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 36, 673, 674, 702, 700, 698, 694, 671, 648, 645, 646, 692, 690, 688, 686, 684, 682, 680, 678, 676, 669, 667, 665, 663, 661, 659, 657, 655, 653, 650, 651, 704, 643 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:95.18-95.44|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 708 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 710 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 711 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 709 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 712 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 713 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0": {
          "hide_name": 0,
          "bits": [ 716 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 718 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 720 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 722 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 723 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 721 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 724 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 725 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 719 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 726 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 728 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 729 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 727 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 730 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 731 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1": {
          "hide_name": 0,
          "bits": [ 717 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 732 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 734 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 736 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 737 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 735 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 738 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 739 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 733 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 740 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 742 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 743 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 741 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 744 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_1_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 745 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 714 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 746 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 748 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 750 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 751 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 749 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 752 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 753 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 747 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 754 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 756 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 757 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 755 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 758 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 759 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 715 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 760 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 762 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 764 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 765 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 763 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 766 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 767 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 761 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 768 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 770 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 771 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 769 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 772 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_O_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 773 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_S0_I0": {
          "hide_name": 0,
          "bits": [ 774 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_S0_I1": {
          "hide_name": 0,
          "bits": [ 775 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 776 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 778 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 779 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 777 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 780 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_S0_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 781 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_MUX2_LUT7_S0_O": {
          "hide_name": 0,
          "bits": [ 116, 462 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.reset_DFFSE_Q_SET": {
          "hide_name": 0,
          "bits": [ 461 ],
          "attributes": {
          }
        },
        "scr.reset_DFFSE_Q_SET_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 782 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.reset_DFFSE_Q_SET_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 783 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.sclk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "scr sclk",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:28.7-28.11"
          }
        },
        "scr.sclk_DFFSE_Q_D": {
          "hide_name": 0,
          "bits": [ 26, 25 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.sdin": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "hdlname": "scr sdin",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:29.7-29.11"
          }
        },
        "scr.sdin_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 784 ],
          "attributes": {
          }
        },
        "scr.sdin_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 785 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:0.0-0.0|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:137.23-137.24"
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 786, 787, 788, 18 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 789 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I0_LUT1_F_I0": {
          "hide_name": 0,
          "bits": [ 358, 199, 791, 16, 22 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 790 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.startupCommands": {
          "hide_name": 0,
          "bits": [ 36, 36, 36, 36, 33, 36, 33, 36, 33, 33, 36, 33, 33, 36, 33, 36, 33, 33, 36, 33, 36, 33, 33, 33, 36, 33, 36, 36, 33, 33, 33, 36, 33, 33, 33, 33, 33, 36, 33, 33, 36, 36, 33, 36, 36, 33, 36, 36, 33, 36, 33, 33, 33, 36, 33, 33, 36, 33, 33, 36, 36, 33, 36, 36, 33, 33, 33, 33, 33, 33, 33, 36, 36, 33, 36, 33, 36, 33, 36, 36, 33, 33, 33, 33, 33, 33, 33, 33, 36, 36, 33, 33, 36, 33, 36, 36, 36, 36, 36, 36, 36, 36, 33, 33, 33, 33, 33, 36, 33, 36, 33, 36, 36, 33, 33, 33, 33, 36, 33, 36, 33, 33, 33, 33, 33, 33, 36, 33, 33, 33, 33, 36, 33, 33, 36, 36, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 36, 33, 33, 33, 36, 36, 33, 33, 36, 33, 36, 36, 36, 36, 36, 36, 36, 36, 33, 36, 33, 33, 33, 33, 33, 33, 36, 33, 36, 36, 36, 33, 36, 33, 36 ],
          "attributes": {
            "hdlname": "scr startupCommands",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:38.36-38.51"
          }
        },
        "scr.startupCommands_ALU_I0_COUT": {
          "hide_name": 0,
          "bits": [ 33, 792, 796, 797, 821, 820, 818, 808, 795, 793, 794, 819, 817, 816, 815, 814, 813, 812, 811, 810, 809, 807, 806, 805, 804, 803, 802, 801, 800, 798, 799, 824, 822 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "scr.startupCommands_ALU_I3_7_COUT": {
          "hide_name": 0,
          "bits": [ 792, 796, 797, 821, 820, 818, 808, 795, 793, 794, 819, 817, 816, 815, 814, 813, 812, 811, 810, 809, 807, 806, 805, 804, 803, 802, 801, 800, 798, 799, 824, 822, 823 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:90.20-90.31|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:38.25-38.27",
            "unused_bits": "32"
          }
        },
        "scr.state": {
          "hide_name": 0,
          "bits": [ 38, 39, 40 ],
          "attributes": {
            "hdlname": "scr state",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:25.13-25.18"
          }
        },
        "scr.state_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 825 ],
          "attributes": {
          }
        },
        "scr.state_DFFE_Q_CE_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 462, 116, 829 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.state_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 830 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.state_DFFE_Q_CE_LUT3_F_I2_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 831 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "scr.state_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 828, 827, 826 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:18.28-27.6|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:88.5-141.12|/Users/krasnomakov/Documents1/FPGA/screen_text/screen.v:0.0-0.0|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 40, 39, 38, 832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 833 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_I3_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 834 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charAddress": {
          "hide_name": 0,
          "bits": [ 444, 442, 440, 438, 33, 33 ],
          "attributes": {
            "hdlname": "te charAddress",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:41.16-41.27"
          }
        },
        "te.charOutput": {
          "hide_name": 0,
          "bits": [ 852, 850, 847, 844, 855, 840, 837, 33 ],
          "attributes": {
            "hdlname": "te charOutput",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:48.16-48.26"
          }
        },
        "te.charOutput1": {
          "hide_name": 0,
          "bits": [ 852, 850, 847, 844, 855, 840, 837, 33 ],
          "attributes": {
            "hdlname": "te charOutput1",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:49.16-49.27"
          }
        },
        "te.charOutput2": {
          "hide_name": 0,
          "bits": [ 852, 850, 847, 844, 855, 840, 837, 33 ],
          "attributes": {
            "hdlname": "te charOutput2",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:49.29-49.40"
          }
        },
        "te.charOutput3": {
          "hide_name": 0,
          "bits": [ 852, 850, 847, 844, 855, 840, 837, 33 ],
          "attributes": {
            "hdlname": "te charOutput3",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:49.42-49.53"
          }
        },
        "te.charOutput4": {
          "hide_name": 0,
          "bits": [ 852, 850, 847, 844, 855, 840, 837, 33 ],
          "attributes": {
            "hdlname": "te charOutput4",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:49.55-49.66"
          }
        },
        "te.charOutput_ALU_I1_9_COUT": {
          "hide_name": 0,
          "bits": [ 36, 849, 846, 842, 843, 867, 864, 865 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.46-81.63|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "te.charOutput_ALU_I1_9_SUM": {
          "hide_name": 0,
          "bits": [ 853, 851, 848, 845, 869, 868, 866, 871 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.46-81.63|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "te.charOutput_ALU_I1_COUT": {
          "hide_name": 0,
          "bits": [ 36, 861, 859, 857, 854, 839, 835, 836 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.26-81.42|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:52.24-52.25"
          }
        },
        "te.charOutput_ALU_I1_SUM": {
          "hide_name": 0,
          "bits": [ 863, 862, 860, 858, 856, 841, 838, 873 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:81.26-81.42|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/arith_map.v:34.28-34.29",
            "unused_bits": "0 1 2 3 4 5 6 7"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT": {
          "hide_name": 0,
          "bits": [ 442, 444, 872, 440, 438, 870 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I0_1_F": {
          "hide_name": 0,
          "bits": [ 875 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 874 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I1_1_F": {
          "hide_name": 0,
          "bits": [ 878 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 877 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I2_1_F": {
          "hide_name": 0,
          "bits": [ 881 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I2_2_F": {
          "hide_name": 0,
          "bits": [ 882 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I2_3_F": {
          "hide_name": 0,
          "bits": [ 883 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 880 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 886 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_LUT4_I3_F_MUX2_LUT5_I1_I0": {
          "hide_name": 0,
          "bits": [ 887 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT5_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 892 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT5_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 893 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT5_S0_1_O": {
          "hide_name": 0,
          "bits": [ 894 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT5_S0_I0": {
          "hide_name": 0,
          "bits": [ 889 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT5_S0_I1": {
          "hide_name": 0,
          "bits": [ 890 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT5_S0_O": {
          "hide_name": 0,
          "bits": [ 891 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_1_I0": {
          "hide_name": 0,
          "bits": [ 897 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 899 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 900 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_1_I1": {
          "hide_name": 0,
          "bits": [ 885 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_2_I0": {
          "hide_name": 0,
          "bits": [ 901 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 903 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_2_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 904 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_2_I1": {
          "hide_name": 0,
          "bits": [ 879 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_3_I0": {
          "hide_name": 0,
          "bits": [ 905 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 907 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_3_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 908 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_3_I1": {
          "hide_name": 0,
          "bits": [ 888 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_5_I0": {
          "hide_name": 0,
          "bits": [ 910 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_5_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 912 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_5_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 913 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_5_I1": {
          "hide_name": 0,
          "bits": [ 884 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_5_O": {
          "hide_name": 0,
          "bits": [ 916, 914, 446, 909, 911, 915, 906 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_I0": {
          "hide_name": 0,
          "bits": [ 895 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 917 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 918 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_I1": {
          "hide_name": 0,
          "bits": [ 876 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_ALU_I1_SUM_ALU_SUM_COUT_MUX2_LUT6_S0_O": {
          "hide_name": 0,
          "bits": [ 446, 902, 920, 896, 898, 915, 919, 911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.charOutput_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 921 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_I1": {
          "hide_name": 0,
          "bits": [ 923 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O": {
          "hide_name": 0,
          "bits": [ 924 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1": {
          "hide_name": 0,
          "bits": [ 926 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 928 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 929 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O": {
          "hide_name": 0,
          "bits": [ 927 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_I0": {
          "hide_name": 0,
          "bits": [ 930 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 932 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 934 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 935 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 933 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 936 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT3_I2_F_MUX2_LUT5_I0_O_MUX2_LUT6_I0_O_MUX2_LUT7_I1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 937 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT3_I2_I1": {
          "hide_name": 0,
          "bits": [ 898, 922, 850, 33, 925, 909, 911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.charOutput_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 1057, 940, 1011, 938, 1020 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 941, 942, 925 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 33, 33, 959, 943, 974, 925, 946 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_1_I0": {
          "hide_name": 0,
          "bits": [ 947 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 949 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_1_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 950 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_1_I1": {
          "hide_name": 0,
          "bits": [ 948 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 951 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_1_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 952 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 944 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 953 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 954 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 945 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 955 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 956 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 957 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 960 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 962 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 963 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 961 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 964 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 965 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 958 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 966 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 968 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 969 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 967 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 970 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 971 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 972 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 975 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 977 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 979 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 980 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 978 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 981 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 982 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 976 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 983 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 985 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 986 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 984 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 987 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 988 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 973 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 989 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 991 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 993 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 994 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 992 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 995 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 996 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 990 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 997 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 999 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1000 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 998 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1001 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I0_LUT2_I0_F_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1002 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1101, 1087, 942, 450, 909, 911, 898 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1003 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1005 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1006 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1004 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1007 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_F_LUT3_F_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1008 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_F_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1009 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 914, 1012, 1013, 909, 911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.charOutput_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 33, 1014, 1015, 925, 1016, 902, 33 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.charOutput_LUT4_I0_F_MUX2_LUT5_O_I0_LUT4_F_I1_LUT2_I0_F_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1017, 915, 911, 896 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.charOutput_LUT4_I0_F_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1010 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_I1": {
          "hide_name": 0,
          "bits": [ 855, 939, 872, 870 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F": {
          "hide_name": 0,
          "bits": [ 1060, 1018, 1021, 1019, 446 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_1_I3": {
          "hide_name": 0,
          "bits": [ 1014, 1015, 925, 1022 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 909, 931, 438, 1020 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 1026, 1138, 1029, 1023 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1027 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1030 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1033 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1034 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1031 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1036 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1037 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1028 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1038 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1040 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1041 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1039 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1043 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1044 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1024 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1045 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1047 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1048 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1046 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1049 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1050 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1025 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1051 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1053 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1054 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1052 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1055 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I1_LUT3_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1056 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 33, 1020, 33, 36, 1057, 946, 974, 902 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1058 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1061 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1063 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1064 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1062 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1065 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1066 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1059 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1067 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1069 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1070 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1068 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1071 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.charOutput_LUT4_I0_I1_LUT1_I0_F_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1072 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.chosenChar": {
          "hide_name": 0,
          "bits": [ 33, 33, 33, 33, 33, 33, 33, 33 ],
          "attributes": {
            "hdlname": "te chosenChar",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:48.28-48.38"
          }
        },
        "te.clk": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "hdlname": "te clk",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:34.11-34.14"
          }
        },
        "te.columnAddress": {
          "hide_name": 0,
          "bits": [ 450, 448, 446 ],
          "attributes": {
            "hdlname": "te columnAddress",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:42.16-42.29"
          }
        },
        "te.outputBuffer": {
          "hide_name": 0,
          "bits": [ 407, 359, 333, 242, 234, 202, 189, 408 ],
          "attributes": {
            "hdlname": "te outputBuffer",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:45.15-45.27"
          }
        },
        "te.outputBuffer_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 1079, 1078, 1077, 1076, 33, 1075, 1074, 1073 ],
          "attributes": {
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 1080, 1083, 1082, 1018 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1084, 1085, 1086, 938 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1089 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1091 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1093 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1094 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1092 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1095 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1096 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1090 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1097 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1099 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1100 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1098 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1102 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I1_LUT4_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1103 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1": {
          "hide_name": 0,
          "bits": [ 1019, 1104, 1018, 1105 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1106 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1107 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0": {
          "hide_name": 0,
          "bits": [ 1108 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.9-169.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1110 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1112 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1114 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1115 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1113 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1116 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1117 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1111 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1118 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1120 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1121 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1119 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1122 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1123 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:170.42-170.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1": {
          "hide_name": 0,
          "bits": [ 1109 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:169.13-169.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1124 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1126 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1128 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1129 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1127 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1130 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1131 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1125 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1132 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1134 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1135 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1133 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1136 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I1_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1137 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:171.43-171.68|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1": {
          "hide_name": 0,
          "bits": [ 1140, 1032, 1142, 1138, 1018 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 902, 1139 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1141, 1032, 1035 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 33, 33, 1042, 914, 1035, 1032, 946 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1145 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1147 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1149 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1150 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1148 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1151 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1152 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1146 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1153 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1155 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1156 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1154 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1157 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1158 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1159 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1161 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1163 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1164 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1162 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1165 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1166 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1160 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1167 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1169 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1170 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1168 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1171 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1172 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1143 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1173 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1175 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1176 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1174 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1177 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1178 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1144 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1179 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1181 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1182 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1180 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1183 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I1_LUT3_F_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1184 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1080, 1081, 1082, 1018 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1185, 1186, 1187, 938 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 911, 1188, 946 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F": {
          "hide_name": 0,
          "bits": [ 1189, 1193, 1080, 1082, 1018 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT2_F_1_I1": {
          "hide_name": 0,
          "bits": [ 946, 1191 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 1190, 902 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT2_F_I0_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 1192, 1101 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1194, 925, 1195 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I0": {
          "hide_name": 0,
          "bits": [ 1197 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.9-163.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1199 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1201 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1202 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1200 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1203 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1204 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:164.41-164.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I1": {
          "hide_name": 0,
          "bits": [ 1198 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:163.13-163.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0": {
          "hide_name": 0,
          "bits": [ 1205 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.9-157.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1207 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1208 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:158.41-158.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1": {
          "hide_name": 0,
          "bits": [ 1206 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:157.13-157.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1209 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT2_F_I0_LUT3_I1_F_LUT3_F_I0_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1210 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:165.42-165.67|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:159.41-159.66|/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1088, 896, 911, 1196 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_I1_LUT4_F_I0_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1101, 925, 1087, 909, 450, 898, 911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_MUX2_LUT5_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1213 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_MUX2_LUT5_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1214 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_MUX2_LUT5_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1215 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_MUX2_LUT5_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1216 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.outputBuffer_DFF_Q_D_MUX2_LUT5_O_I0": {
          "hide_name": 0,
          "bits": [ 1211 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.9-151.11"
          }
        },
        "te.outputBuffer_DFF_Q_D_MUX2_LUT5_O_I1": {
          "hide_name": 0,
          "bits": [ 1212 ],
          "attributes": {
            "src": "/Users/krasnomakov/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:151.13-151.15"
          }
        },
        "te.pixelAddress": {
          "hide_name": 0,
          "bits": [ 450, 448, 446, 444, 442, 440, 438, 436, 33, 33 ],
          "attributes": {
            "hdlname": "te pixelAddress",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:35.17-35.29"
          }
        },
        "te.pixelData": {
          "hide_name": 0,
          "bits": [ 407, 359, 333, 242, 234, 202, 189, 408 ],
          "attributes": {
            "hdlname": "te pixelData",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:36.18-36.27"
          }
        },
        "te.t1.clk": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "hdlname": "te t1 clk",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:6.11-6.14|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:51.21-55.6"
          }
        },
        "te.t1.i": {
          "hide_name": 0,
          "bits": [ 36, 36, 36, 36, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33 ],
          "signed": 1,
          "attributes": {
            "hdlname": "te t1 i",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:11.13-11.14|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:51.21-55.6"
          }
        },
        "te.t1.outByte": {
          "hide_name": 0,
          "bits": [ 852, 850, 847, 844, 855, 840, 837, 33 ],
          "attributes": {
            "hdlname": "te t1 outByte",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:8.18-8.25|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:51.21-55.6"
          }
        },
        "te.t1.readAddress": {
          "hide_name": 0,
          "bits": [ 444, 442, 440, 438, 33, 33, 33, 33 ],
          "attributes": {
            "hdlname": "te t1 readAddress",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:7.17-7.28|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:51.21-55.6"
          }
        },
        "te.t2.clk": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "hdlname": "te t2 clk",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:6.11-6.14|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:56.22-60.6"
          }
        },
        "te.t2.i": {
          "hide_name": 0,
          "bits": [ 36, 36, 36, 36, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33 ],
          "signed": 1,
          "attributes": {
            "hdlname": "te t2 i",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:11.13-11.14|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:56.22-60.6"
          }
        },
        "te.t2.outByte": {
          "hide_name": 0,
          "bits": [ 852, 850, 847, 844, 855, 840, 837, 33 ],
          "attributes": {
            "hdlname": "te t2 outByte",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:8.18-8.25|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:56.22-60.6"
          }
        },
        "te.t2.readAddress": {
          "hide_name": 0,
          "bits": [ 444, 442, 440, 438, 33, 33, 33, 33 ],
          "attributes": {
            "hdlname": "te t2 readAddress",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:7.17-7.28|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:56.22-60.6"
          }
        },
        "te.t3.clk": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "hdlname": "te t3 clk",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:6.11-6.14|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:61.22-65.6"
          }
        },
        "te.t3.i": {
          "hide_name": 0,
          "bits": [ 36, 36, 36, 36, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33 ],
          "signed": 1,
          "attributes": {
            "hdlname": "te t3 i",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:11.13-11.14|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:61.22-65.6"
          }
        },
        "te.t3.outByte": {
          "hide_name": 0,
          "bits": [ 852, 850, 847, 844, 855, 840, 837, 33 ],
          "attributes": {
            "hdlname": "te t3 outByte",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:8.18-8.25|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:61.22-65.6"
          }
        },
        "te.t3.readAddress": {
          "hide_name": 0,
          "bits": [ 444, 442, 440, 438, 33, 33, 33, 33 ],
          "attributes": {
            "hdlname": "te t3 readAddress",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:7.17-7.28|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:61.22-65.6"
          }
        },
        "te.t4.clk": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "hdlname": "te t4 clk",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:6.11-6.14|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:66.22-70.6"
          }
        },
        "te.t4.i": {
          "hide_name": 0,
          "bits": [ 36, 36, 36, 36, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33, 33 ],
          "signed": 1,
          "attributes": {
            "hdlname": "te t4 i",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:11.13-11.14|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:66.22-70.6"
          }
        },
        "te.t4.outByte": {
          "hide_name": 0,
          "bits": [ 852, 850, 847, 844, 855, 840, 837, 33 ],
          "attributes": {
            "hdlname": "te t4 outByte",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:8.18-8.25|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:66.22-70.6"
          }
        },
        "te.t4.readAddress": {
          "hide_name": 0,
          "bits": [ 444, 442, 440, 438, 33, 33, 33, 33 ],
          "attributes": {
            "hdlname": "te t4 readAddress",
            "src": "/Users/krasnomakov/Documents1/FPGA/screen_text/top.v:29.16-33.6|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:7.17-7.28|/Users/krasnomakov/Documents1/FPGA/screen_text/text.v:66.22-70.6"
          }
        }
      }
    }
  }
}
