# VELSYNC_VCD_02
This project implements a Finite State Machine (FSM)-based Traffic Light Controller for a highway and a country road intersection. It uses an internal delay counter to manage transition delays without inserting extra wait states.
