
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001027                       # Number of seconds simulated
sim_ticks                                  1027098105                       # Number of ticks simulated
final_tick                               398755449360                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 198717                       # Simulator instruction rate (inst/s)
host_op_rate                                   262541                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  35299                       # Simulator tick rate (ticks/s)
host_mem_usage                               67345484                       # Number of bytes of host memory used
host_seconds                                 29097.23                       # Real time elapsed on the host
sim_insts                                  5782120506                       # Number of instructions simulated
sim_ops                                    7639213214                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data         9344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        19968                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        14592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        14592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        12416                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        21248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        13952                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        59648                       # Number of bytes read from this memory
system.physmem.bytes_read::total               183296                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           17536                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        87296                       # Number of bytes written to this memory
system.physmem.bytes_written::total             87296                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data           73                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          156                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          114                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          114                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data           97                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          166                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          109                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          466                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1432                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             682                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  682                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      3240197                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      9097476                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1620098                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     19441181                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1869344                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     14207017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1869344                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     14207017                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      3364820                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     12088427                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1620098                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     20687410                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1869344                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     13583902                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1620098                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     58074297                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               178460070                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      3240197                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1620098                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1869344                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1869344                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      3364820                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1620098                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1869344                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1620098                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           17073345                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          84992855                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               84992855                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          84992855                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      3240197                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      9097476                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1620098                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     19441181                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1869344                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     14207017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1869344                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     14207017                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      3364820                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     12088427                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1620098                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     20687410                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1869344                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     13583902                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1620098                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     58074297                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              263452925                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2463066                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          224618                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       186912                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        21773                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        84555                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           79841                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           23721                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         1000                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1943130                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1231439                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             224618                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       103562                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               256110                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          61527                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         55832                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           121942                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        20688                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2294621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.660277                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.040350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2038511     88.84%     88.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           15654      0.68%     89.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           19732      0.86%     90.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           31400      1.37%     91.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           12651      0.55%     92.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           16813      0.73%     93.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           19349      0.84%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7            9083      0.40%     94.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          131428      5.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2294621                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.091194                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.499962                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1931716                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        68645                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           254803                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          119                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         39332                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        34119                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          218                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1504401                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1275                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         39332                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1934169                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles           5379                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        57470                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           252440                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         5826                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1494132                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents           685                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         4108                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      2087651                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6943030                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6943030                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1718819                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          368821                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          355                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          185                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            21260                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       141484                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        72343                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          759                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        15982                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1457525                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          357                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1387851                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1806                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       194561                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       413034                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2294621                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.604828                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.327109                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1707925     74.43%     74.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       266067     11.60%     86.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       110555      4.82%     90.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        61372      2.67%     93.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        82705      3.60%     97.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        25937      1.13%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        25481      1.11%     99.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        13465      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1114      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2294621                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           9705     78.83%     78.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     78.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          1354     11.00%     89.82% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         1253     10.18%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1169097     84.24%     84.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        18832      1.36%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          170      0.01%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       127786      9.21%     94.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        71966      5.19%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1387851                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.563465                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              12312                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008871                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5084441                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1652463                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1350103                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1400163                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads          933                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        29776                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1436                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         39332                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles           4081                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles          500                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1457884                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1142                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       141484                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        72343                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          185                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           420                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        12025                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        12685                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        24710                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1362829                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       125284                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        25022                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              197209                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          192453                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             71925                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.553306                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1350136                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1350103                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           808689                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          2170636                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.548139                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.372559                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1232100                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       225771                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          345                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        21747                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2255289                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.546316                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.365608                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1733226     76.85%     76.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       264995     11.75%     88.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        95873      4.25%     92.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        47772      2.12%     94.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        43705      1.94%     96.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        18442      0.82%     97.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        18233      0.81%     98.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         8729      0.39%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        24314      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2255289                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1232100                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                182615                       # Number of memory references committed
system.switch_cpus0.commit.loads               111708                       # Number of loads committed
system.switch_cpus0.commit.membars                172                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            178644                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1109197                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        25420                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        24314                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3688833                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2955096                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30849                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 168445                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1232100                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.463066                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.463066                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.405998                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.405998                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6128548                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1888649                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1389811                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           344                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2463066                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          192523                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       169218                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        17513                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       117956                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          114751                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           12667                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          586                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1968845                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1091373                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             192523                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       127418                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               240638                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          56950                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         26600                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           121175                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        17028                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2275427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.545163                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.813693                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2034789     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           33881      1.49%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           20072      0.88%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           33242      1.46%     93.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           12233      0.54%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           30363      1.33%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            5401      0.24%     95.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7            9993      0.44%     95.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8           95453      4.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2275427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078164                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.443095                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1954130                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        42032                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           239986                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          291                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         38984                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        20449                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          360                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1236169                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1409                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         38984                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1956113                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          21680                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        14596                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           238103                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles         5947                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1233796                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          1036                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         4199                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      1636290                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      5616214                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      5616214                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1290613                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          345651                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          174                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts           86                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            16326                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       207500                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        39114                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          366                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         8865                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1225039                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          172                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1134638                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1160                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       243636                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       517520                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      2275427                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.498648                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.124106                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1782281     78.33%     78.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       161484      7.10%     85.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       155020      6.81%     92.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        92624      4.07%     96.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        52935      2.33%     98.63% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        14092      0.62%     99.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        16235      0.71%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          416      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          340      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2275427                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2271     59.67%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.67% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           837     21.99%     81.66% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite          698     18.34%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu       899430     79.27%     79.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult         9734      0.86%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     80.13% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc           88      0.01%     80.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     80.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.14% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       186772     16.46%     96.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        38614      3.40%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1134638                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.460661                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               3806                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003354                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4549669                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1468857                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1102502                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1138444                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         1023                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        47199                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1372                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         38984                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          16065                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles          795                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1225211                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts           55                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       207500                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        39114                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts           86                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           476                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        10312                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         8246                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        18558                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1117166                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       183246                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        17472                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              221851                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          167666                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             38605                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.453567                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1102943                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1102502                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           664143                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1510068                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.447614                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.439810                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       858069                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps       978723                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       246511                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          172                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        17239                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2236443                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.437625                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.297381                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1864702     83.38%     83.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       150893      6.75%     90.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        91627      4.10%     94.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        30218      1.35%     95.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        46960      2.10%     97.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        10278      0.46%     98.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         6737      0.30%     98.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         5954      0.27%     98.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        29074      1.30%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2236443                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       858069                       # Number of instructions committed
system.switch_cpus1.commit.committedOps        978723                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                198036                       # Number of memory references committed
system.switch_cpus1.commit.loads               160294                       # Number of loads committed
system.switch_cpus1.commit.membars                 86                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            148879                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           859216                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        13423                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        29074                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3432603                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2489500                       # The number of ROB writes
system.switch_cpus1.timesIdled                  44800                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 187639                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             858069                       # Number of Instructions Simulated
system.switch_cpus1.committedOps               978723                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       858069                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.870475                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.870475                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.348374                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.348374                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5164755                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1453413                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1284112                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           172                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2463066                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          200650                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       164357                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        21460                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups        82671                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits           76691                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           20396                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          946                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1924701                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1147449                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             200650                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches        97087                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               250954                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          61453                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         53048                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           120168                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        21255                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2268352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.619308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.974760                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2017398     88.94%     88.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           26429      1.17%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           30935      1.36%     91.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           17158      0.76%     92.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           19527      0.86%     93.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           11071      0.49%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            7579      0.33%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           19941      0.88%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          118314      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2268352                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081464                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.465862                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1909084                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        69215                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           248893                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1852                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         39304                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        32573                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          345                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1400468                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1876                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         39304                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1912330                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          13778                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        46851                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           247536                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         8549                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1398918                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents          1937                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         4160                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1946580                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6512634                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6512634                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1632665                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          313914                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          360                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          201                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            24818                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       133955                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        71873                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         1672                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        15795                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1395658                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          361                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1311099                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1847                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       191718                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       443834                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           41                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2268352                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.577996                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.270235                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1717420     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       221105      9.75%     85.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       118798      5.24%     90.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        82150      3.62%     94.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        72444      3.19%     97.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        37176      1.64%     99.15% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6         8881      0.39%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         6018      0.27%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         4360      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2268352                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu            342     11.30%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          1365     45.09%     56.39% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         1320     43.61%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1098210     83.76%     83.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        20464      1.56%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          159      0.01%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       120919      9.22%     94.56% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        71347      5.44%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1311099                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.532304                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               3027                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002309                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4895424                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1587771                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1287524                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1314126                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         3347                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        25919                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1996                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads           80                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         39304                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles           9739                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1010                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1396020                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           30                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       133955                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        71873                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          201                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           699                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           34                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        11763                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        12492                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        24255                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1290323                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       113205                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        20776                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              184530                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          179494                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             71325                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.523869                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1287598                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1287524                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           766675                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          2009964                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.522732                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.381437                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       958438                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1175860                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       220162                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        21437                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2229048                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.527517                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.346619                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1748890     78.46%     78.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       222771      9.99%     88.45% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        93347      4.19%     92.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        55700      2.50%     95.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        38763      1.74%     96.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        25132      1.13%     98.01% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        13306      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        10365      0.46%     99.07% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        20774      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2229048                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       958438                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1175860                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                177913                       # Number of memory references committed
system.switch_cpus2.commit.loads               108036                       # Number of loads committed
system.switch_cpus2.commit.membars                160                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            168229                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          1060149                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        23925                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        20774                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3604296                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2831353                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31470                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 194714                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             958438                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1175860                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       958438                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.569875                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.569875                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.389124                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.389124                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5819258                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1790170                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1304981                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           320                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2463062                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          200743                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       164438                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        21471                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        82718                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           76733                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           20404                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          948                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1925818                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1147972                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             200743                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        97137                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               251081                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          61478                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles         52955                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           120235                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        21266                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2269517                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.619288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.974720                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2018436     88.94%     88.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           26448      1.17%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           30951      1.36%     91.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           17162      0.76%     92.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           19538      0.86%     93.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           11081      0.49%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            7584      0.33%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           19949      0.88%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          118368      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2269517                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081501                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.466075                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1910203                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles        69121                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           249021                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1851                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         39317                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        32586                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          346                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1401138                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1877                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         39317                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1913451                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          13858                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        46678                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           247662                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         8547                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1399583                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents          1936                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4159                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1947456                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6515809                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6515809                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1633467                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          313989                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          360                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          201                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            24815                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       134027                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        71925                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         1675                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        15804                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1396307                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          361                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1311711                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1847                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       191733                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       444022                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           41                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2269517                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.577969                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.270197                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1718315     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       221226      9.75%     85.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       118846      5.24%     90.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        82193      3.62%     94.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        72481      3.19%     97.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        37189      1.64%     99.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         8887      0.39%     99.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         6017      0.27%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         4363      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2269517                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            343     11.32%     11.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1366     45.08%     56.40% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1321     43.60%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1098703     83.76%     83.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        20468      1.56%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          159      0.01%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       120982      9.22%     94.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        71399      5.44%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1311711                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.532553                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3030                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002310                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4897816                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1588435                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1288129                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1314741                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         3344                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        25926                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1996                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads           80                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         39317                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles           9819                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1010                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1396669                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts           30                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       134027                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        71925                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          201                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           699                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           34                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        11772                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        12495                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        24267                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1290927                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       113263                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        20784                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              184641                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          179578                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             71378                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.524115                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1288204                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1288129                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           766996                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2010894                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.522979                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381420                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       958902                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1176470                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       220202                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        21447                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2230200                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.527518                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.346596                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1749777     78.46%     78.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       222906      9.99%     88.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        93397      4.19%     92.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        55722      2.50%     95.14% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        38784      1.74%     96.88% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        25144      1.13%     98.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        13320      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        10372      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        20778      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2230200                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       958902                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1176470                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                178030                       # Number of memory references committed
system.switch_cpus3.commit.loads               108101                       # Number of loads committed
system.switch_cpus3.commit.membars                160                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            168312                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1060705                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        23940                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        20778                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3606094                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2832665                       # The number of ROB writes
system.switch_cpus3.timesIdled                  31488                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 193545                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             958902                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1176470                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       958902                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.568627                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.568627                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.389313                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.389313                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5822014                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1790950                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1305605                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           320                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2463066                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          203478                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       166585                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        21773                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        81429                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           77486                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           20490                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          971                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1953818                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1137781                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             203478                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches        97976                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               235913                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          60146                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         42404                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines           121186                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        21654                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2270264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.615480                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.963013                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2034351     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           10871      0.48%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           16994      0.75%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           22877      1.01%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           24255      1.07%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           20569      0.91%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           10743      0.47%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           17344      0.76%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          112260      4.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2270264                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.082612                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.461937                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1934030                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        62619                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           235328                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          386                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         37897                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        33213                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          208                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1394206                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1270                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         37897                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1939710                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          13921                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        36139                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           230028                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        12565                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1393101                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          1663                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         5507                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      1945807                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6475011                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6475011                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1656586                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          289216                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          335                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          172                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            39440                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       131191                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        69626                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          823                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        32209                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1390545                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          336                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1310905                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued          261                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       170208                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       414945                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2270264                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.577424                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.261097                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1703145     75.02%     75.02% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       243127     10.71%     85.73% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       120878      5.32%     91.05% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        81954      3.61%     94.66% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        65392      2.88%     97.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        27550      1.21%     98.76% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        17913      0.79%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         9076      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1229      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2270264                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            313     13.11%     13.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     13.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     13.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     13.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     13.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     13.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     13.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     13.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     13.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     13.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     13.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     13.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     13.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     13.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     13.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     13.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     13.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     13.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     13.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     13.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     13.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     13.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     13.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     13.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     13.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     13.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     13.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     13.11% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           874     36.61%     49.73% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1200     50.27%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1103406     84.17%     84.17% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        19419      1.48%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          163      0.01%     85.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       118580      9.05%     94.71% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        69337      5.29%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1310905                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.532225                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               2387                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001821                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4894722                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1561104                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1289065                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1313292                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         2571                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        23551                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1157                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         37897                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          11162                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1139                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1390888                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       131191                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        69626                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          172                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           955                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        11828                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        12898                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        24726                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1291159                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       111519                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        19746                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              180844                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          183103                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             69325                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.524208                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1289143                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1289065                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           741261                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          1996244                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.523358                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371328                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       965524                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1188060                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       202830                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          329                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        21821                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2232367                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.532197                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.359870                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1733955     77.67%     77.67% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       252504     11.31%     88.98% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        90094      4.04%     93.02% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        43186      1.93%     94.95% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        43413      1.94%     96.90% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        21584      0.97%     97.87% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        14240      0.64%     98.50% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         8330      0.37%     98.88% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        25061      1.12%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2232367                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       965524                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1188060                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                176106                       # Number of memory references committed
system.switch_cpus4.commit.loads               107637                       # Number of loads committed
system.switch_cpus4.commit.membars                164                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            171302                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1070444                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        24465                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        25061                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3598183                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2819687                       # The number of ROB writes
system.switch_cpus4.timesIdled                  31508                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 192802                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             965524                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1188060                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       965524                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.551015                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.551015                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.392001                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.392001                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5807975                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1798479                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1291733                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           328                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2463066                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          192654                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       169325                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        17597                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       117615                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          114633                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           12634                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          583                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1967936                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1091397                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             192654                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       127267                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               240499                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          57128                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles         27166                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           121193                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        17121                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2275039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.545188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.813468                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2034540     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1           33560      1.48%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           20272      0.89%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3           33102      1.46%     93.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           12312      0.54%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           30431      1.34%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            5537      0.24%     95.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7            9990      0.44%     95.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8           95295      4.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2275039                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078217                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.443105                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1952954                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles        42858                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           239860                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          287                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         39076                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        20414                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          362                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1236076                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1417                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         39076                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1954998                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          22428                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        14567                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           237921                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         6045                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1233614                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          1009                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         4320                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands      1636011                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      5615620                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      5615620                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1289489                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          346496                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          174                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts           86                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            16295                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       207477                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores        39171                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads          380                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         8854                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1224695                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          172                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1134571                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1213                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       244387                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       517146                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.issued_per_cycle::samples      2275039                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.498704                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.125113                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1782336     78.34%     78.34% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       161518      7.10%     85.44% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       154276      6.78%     92.22% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        92742      4.08%     96.30% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        52774      2.32%     98.62% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        14276      0.63%     99.25% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        16361      0.72%     99.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7          415      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8          341      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2275039                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           2300     59.82%     59.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     59.82% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead           848     22.05%     81.87% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          697     18.13%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       899330     79.27%     79.27% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult         9698      0.85%     80.12% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     80.12% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     80.12% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     80.12% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     80.12% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     80.12% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     80.12% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     80.12% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     80.12% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     80.12% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     80.12% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     80.12% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     80.12% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     80.12% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     80.12% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     80.12% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     80.12% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     80.12% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     80.12% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     80.12% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     80.12% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     80.12% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     80.12% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     80.12% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           88      0.01%     80.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     80.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.13% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       186799     16.46%     96.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite        38656      3.41%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1134571                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.460634                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt               3845                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.003389                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4549239                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1469265                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1102083                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1138416                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         1015                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        47459                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1429                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         39076                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          16662                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles          777                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1224867                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           60                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       207477                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts        39171                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts           86                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents           453                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           11                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           11                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect        10429                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         8373                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        18802                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1116868                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       183174                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        17703                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              221822                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          167550                       # Number of branches executed
system.switch_cpus5.iew.exec_stores             38648                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.453446                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1102589                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1102083                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           663591                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1510837                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.447444                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.439221                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts       857118                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps       977772                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       247117                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          172                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        17321                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2235963                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.437293                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.296821                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1864631     83.39%     83.39% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       150671      6.74%     90.13% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        91530      4.09%     94.22% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        30081      1.35%     95.57% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        47089      2.11%     97.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        10283      0.46%     98.14% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         6717      0.30%     98.44% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         5963      0.27%     98.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        28998      1.30%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2235963                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts       857118                       # Number of instructions committed
system.switch_cpus5.commit.committedOps        977772                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                197753                       # Number of memory references committed
system.switch_cpus5.commit.loads               160011                       # Number of loads committed
system.switch_cpus5.commit.membars                 86                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            148720                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts           858424                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        13423                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        28998                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3431854                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2488897                       # The number of ROB writes
system.switch_cpus5.timesIdled                  44769                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 188027                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts             857118                       # Number of Instructions Simulated
system.switch_cpus5.committedOps               977772                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total       857118                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.873660                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.873660                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.347988                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.347988                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         5163538                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1453001                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1283994                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           172                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2463066                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          200788                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       164477                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        21477                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        82744                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           76754                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           20409                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          948                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1926302                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1148253                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             200788                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches        97163                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               251142                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          61493                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         52531                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           120265                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        21272                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2269647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.619403                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.974883                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2018505     88.93%     88.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           26454      1.17%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           30956      1.36%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           17167      0.76%     92.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           19545      0.86%     93.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           11083      0.49%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            7590      0.33%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           19951      0.88%     94.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          118396      5.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2269647                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081520                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.466188                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1910682                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        68702                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           249080                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1853                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         39326                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        32592                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          346                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1401481                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1877                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         39326                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1913931                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          13864                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        46247                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           247720                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         8555                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1399923                       # Number of instructions processed by rename
system.switch_cpus6.rename.IQFullEvents          1937                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         4165                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      1947953                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      6517397                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      6517397                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1633905                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          314039                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          360                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          201                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            24835                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       134056                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        71940                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         1672                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        15813                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1396644                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          361                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1312039                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         1847                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       191761                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       444083                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           41                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2269647                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.578081                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.270292                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1718309     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       221270      9.75%     85.46% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       118889      5.24%     90.70% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        82214      3.62%     94.32% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        72497      3.19%     97.51% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        37195      1.64%     99.15% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6         8889      0.39%     99.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7         6020      0.27%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         4364      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2269647                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            343     11.32%     11.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.32% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          1367     45.12%     56.44% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1320     43.56%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1098972     83.76%     83.76% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        20480      1.56%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.32% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          159      0.01%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       121014      9.22%     94.56% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        71414      5.44%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1312039                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.532685                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3030                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002309                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4898602                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1588800                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1288446                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1315069                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         3347                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        25927                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1996                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads           80                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         39326                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles           9824                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1010                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1397006                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           30                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       134056                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        71940                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          201                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           699                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           34                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        11777                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        12496                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        24273                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1291250                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       113292                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        20789                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              184684                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          179616                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             71392                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.524245                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1288521                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1288446                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           767192                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2011405                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.523107                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.381421                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       959151                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1176770                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       220233                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        21453                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2230321                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.527624                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.346739                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1749794     78.45%     78.45% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       222942     10.00%     88.45% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        93424      4.19%     92.64% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        55732      2.50%     95.14% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        38793      1.74%     96.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        25152      1.13%     98.01% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        13322      0.60%     98.60% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        10376      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        20786      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2230321                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       959151                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1176770                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                178069                       # Number of memory references committed
system.switch_cpus6.commit.loads               108125                       # Number of loads committed
system.switch_cpus6.commit.membars                160                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            168349                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1060980                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        23947                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        20786                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3606538                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2833345                       # The number of ROB writes
system.switch_cpus6.timesIdled                  31494                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 193419                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             959151                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1176770                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       959151                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.567965                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.567965                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.389413                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.389413                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         5823480                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1791415                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1305920                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           320                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2463064                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          193692                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       158169                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        20516                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        79080                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           73686                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           19313                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          905                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1875815                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1145670                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             193692                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        92999                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               235053                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          63965                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         57273                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           117221                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        20589                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2210860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.629961                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.997412                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         1975807     89.37%     89.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           12324      0.56%     89.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           19623      0.89%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           29832      1.35%     92.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           12411      0.56%     92.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           14515      0.66%     93.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           15305      0.69%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           10703      0.48%     94.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          120340      5.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2210860                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078639                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.465140                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1853016                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        80747                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           233393                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         1301                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         42402                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        31247                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          320                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1388893                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1090                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         42402                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1857625                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          37665                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        29107                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           230189                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        13869                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1385807                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          676                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          2540                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         6969                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents         1007                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands      1898381                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6459230                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6459230                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1565104                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          333277                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          297                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          155                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            40994                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       139786                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        77211                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         3823                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        14914                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1381021                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          297                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1288696                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1918                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       211362                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       489222                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2210860                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.582894                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.268176                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1662601     75.20%     75.20% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       221937     10.04%     85.24% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       122803      5.55%     90.79% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        80734      3.65%     94.45% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        74069      3.35%     97.80% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        22894      1.04%     98.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        16290      0.74%     99.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         5791      0.26%     99.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         3741      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2210860                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            387     12.13%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.13% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1301     40.78%     52.92% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1502     47.08%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1061806     82.39%     82.39% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        23717      1.84%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.23% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          142      0.01%     84.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     84.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       127237      9.87%     94.12% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        75794      5.88%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1288696                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.523208                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               3190                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002475                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4793360                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1592748                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1265265                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1291886                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         6113                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        29068                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           69                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         4733                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          995                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         42402                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          27923                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1627                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1381318                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts           53                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       139786                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        77211                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          155                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents           912                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           35                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           69                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        11068                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        12678                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        23746                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1269878                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       120406                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        18818                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              196069                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          172172                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             75663                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.515568                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1265347                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1265265                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           748922                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1901283                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.513696                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.393903                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       937517                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1143318                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       239000                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          284                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        20877                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2168458                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.527249                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.378664                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1705577     78.65%     78.65% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       220319     10.16%     88.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        91362      4.21%     93.03% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        46857      2.16%     95.19% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        35012      1.61%     96.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        19930      0.92%     97.72% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        12438      0.57%     98.30% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        10326      0.48%     98.77% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        26637      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2168458                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       937517                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1143318                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                183196                       # Number of memory references committed
system.switch_cpus7.commit.loads               110718                       # Number of loads committed
system.switch_cpus7.commit.membars                142                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            158775                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1033672                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        22306                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        26637                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3524139                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2807044                       # The number of ROB writes
system.switch_cpus7.timesIdled                  33404                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 252204                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             937517                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1143318                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       937517                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.627221                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.627221                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.380630                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.380630                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5762921                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1730667                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1315415                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           284                       # number of misc regfile writes
system.l2.replacements                           1434                       # number of replacements
system.l2.tagsinuse                      32756.418039                       # Cycle average of tags in use
system.l2.total_refs                           732392                       # Total number of references to valid blocks.
system.l2.sampled_refs                          34192                       # Sample count of references to valid blocks.
system.l2.avg_refs                          21.419981                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1938.033364                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     16.870355                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data     36.338833                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.308982                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data     87.291439                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     14.616828                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data     59.731321                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     14.616523                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data     60.666037                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     26.409760                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data     50.567294                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     12.304990                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data     93.125224                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     14.616199                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data     57.395275                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     12.548956                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    200.808320                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           2265.011679                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           4358.001725                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3530.059589                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3506.176192                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           2823.367501                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4348.952628                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           3526.918510                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           5689.680513                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.059144                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000515                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.001109                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000376                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.002664                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000446                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.001823                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000446                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.001851                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000806                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.001543                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000376                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.002842                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000446                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.001752                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000383                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.006128                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.069123                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.132996                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.107729                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.107000                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.086162                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.132720                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.107633                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.173635                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999647                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data          266                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data          332                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data          371                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data          371                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data          304                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data          327                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data          376                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data          572                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    2922                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1375                       # number of Writeback hits
system.l2.Writeback_hits::total                  1375                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     6                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          269                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          332                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data          371                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          371                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data          307                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data          327                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data          376                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data          572                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2928                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          269                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          332                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data          371                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          371                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data          307                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data          327                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data          376                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data          572                       # number of overall hits
system.l2.overall_hits::total                    2928                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           26                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data           73                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          156                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          114                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          114                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           27                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data           97                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          166                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          109                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          413                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1379                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus7.data           53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  53                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           26                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data           73                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          156                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          114                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          114                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           27                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data           97                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          166                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          109                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          466                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1432                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           26                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data           73                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          156                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          114                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          114                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           27                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data           97                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          166                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          109                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          466                       # number of overall misses
system.l2.overall_misses::total                  1432                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      3815548                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data     11176132                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1933673                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     23323380                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2092853                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     17640307                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2313302                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     16924368                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      3945748                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data     14756421                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      1953860                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data     24780544                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      2319960                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data     16357885                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      1931051                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data     61654296                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       206919328                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus7.data      7901362                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       7901362                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      3815548                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data     11176132                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1933673                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     23323380                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2092853                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     17640307                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2313302                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     16924368                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      3945748                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data     14756421                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      1953860                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data     24780544                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      2319960                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data     16357885                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      1931051                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data     69555658                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        214820690                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      3815548                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data     11176132                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1933673                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     23323380                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2092853                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     17640307                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2313302                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     16924368                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      3945748                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data     14756421                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      1953860                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data     24780544                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      2319960                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data     16357885                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      1931051                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data     69555658                       # number of overall miss cycles
system.l2.overall_miss_latency::total       214820690                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data          339                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data          488                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data          485                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data          485                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           28                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data          401                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data          493                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data          485                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data          985                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                4301                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1375                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1375                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           53                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                59                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          342                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data          488                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data          485                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          485                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           28                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data          404                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data          493                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data          485                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         1038                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4360                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          342                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data          488                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data          485                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          485                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           28                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data          404                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data          493                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data          485                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         1038                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4360                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.215339                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.319672                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.235052                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.235052                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.241895                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.336714                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.224742                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.419289                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.320623                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.898305                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.213450                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.319672                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.235052                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.235052                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.240099                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.336714                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.224742                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.448940                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.328440                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.213450                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.319672                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.235052                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.235052                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.964286                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.240099                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.336714                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.224742                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.448940                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.328440                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 146751.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 153097.698630                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 148744.076923                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 149508.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 139523.533333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 154739.535088                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 154220.133333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 148459.368421                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 146138.814815                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 152128.051546                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 150296.923077                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 149280.385542                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst       154664                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 150072.339450                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 148542.384615                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 149284.009685                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 150050.274112                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus7.data 149082.301887                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 149082.301887                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 146751.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 153097.698630                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 148744.076923                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 149508.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 139523.533333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 154739.535088                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 154220.133333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 148459.368421                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 146138.814815                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 152128.051546                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 150296.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 149280.385542                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst       154664                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 150072.339450                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 148542.384615                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 149261.068670                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 150014.448324                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 146751.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 153097.698630                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 148744.076923                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 149508.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 139523.533333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 154739.535088                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 154220.133333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 148459.368421                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 146138.814815                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 152128.051546                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 150296.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 149280.385542                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst       154664                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 150072.339450                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 148542.384615                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 149261.068670                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 150014.448324                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  682                       # number of writebacks
system.l2.writebacks::total                       682                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           26                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data           73                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          156                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          114                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          114                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data           97                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          166                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          109                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          413                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1379                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus7.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             53                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           26                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data           73                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          156                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          114                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          114                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data           97                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          166                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          109                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          466                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1432                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           26                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data           73                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          156                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          114                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          114                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data           97                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          166                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          109                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          466                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1432                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2301475                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data      6924032                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1178364                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     14230878                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1220494                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     11007207                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1441321                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     10285967                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      2371655                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data      9108569                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      1197095                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     15113026                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      1448485                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     10008110                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      1172787                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     37598679                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    126608144                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus7.data      4814090                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      4814090                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2301475                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data      6924032                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1178364                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     14230878                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1220494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     11007207                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1441321                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     10285967                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      2371655                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data      9108569                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      1197095                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     15113026                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      1448485                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     10008110                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      1172787                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     42412769                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    131422234                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2301475                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data      6924032                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1178364                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     14230878                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1220494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     11007207                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1441321                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     10285967                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      2371655                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data      9108569                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      1197095                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     15113026                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      1448485                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     10008110                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      1172787                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     42412769                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    131422234                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.215339                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.319672                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.235052                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.235052                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.241895                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.336714                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.224742                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.419289                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.320623                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus7.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.898305                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.213450                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.319672                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.235052                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.235052                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.240099                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.336714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.224742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.448940                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.328440                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.213450                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.319672                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.235052                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.235052                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.964286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.240099                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.336714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.224742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.448940                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.328440                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 88518.269231                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94849.753425                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 90643.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 91223.576923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 81366.266667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 96554.447368                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 96088.066667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 90227.780702                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 87839.074074                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93902.773196                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 92084.230769                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 91042.325301                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 96565.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 91817.522936                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 90214.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 91037.963680                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 91811.562001                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 90831.886792                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90831.886792                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 88518.269231                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 94849.753425                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 90643.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 91223.576923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 81366.266667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 96554.447368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 96088.066667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 90227.780702                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 87839.074074                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 93902.773196                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 92084.230769                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 91042.325301                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 96565.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 91817.522936                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 90214.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 91014.525751                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91775.303073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 88518.269231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 94849.753425                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 90643.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 91223.576923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 81366.266667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 96554.447368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 96088.066667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 90227.780702                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 87839.074074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 93902.773196                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 92084.230769                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 91042.325301                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 96565.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 91817.522936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 90214.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 91014.525751                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 91775.303073                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               472.692973                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750129872                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   483                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1553063.917184                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    17.692973                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          455                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.028354                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.729167                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.757521                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       121905                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         121905                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       121905                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          121905                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       121905                       # number of overall hits
system.cpu0.icache.overall_hits::total         121905                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            37                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.cpu0.icache.overall_misses::total           37                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5350230                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5350230                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5350230                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5350230                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5350230                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5350230                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       121942                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       121942                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       121942                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       121942                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       121942                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       121942                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000303                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000303                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000303                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000303                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000303                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000303                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 144600.810811                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 144600.810811                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 144600.810811                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 144600.810811                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 144600.810811                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 144600.810811                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            9                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            9                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           28                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           28                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           28                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4197614                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4197614                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4197614                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4197614                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4197614                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4197614                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000230                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000230                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000230                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000230                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000230                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 149914.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 149914.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 149914.785714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 149914.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 149914.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 149914.785714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   342                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               108893336                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   598                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              182095.879599                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   116.853201                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   139.146799                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.456458                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.543542                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        96313                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          96313                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        70544                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         70544                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          177                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          172                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          172                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       166857                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          166857                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       166857                       # number of overall hits
system.cpu0.dcache.overall_hits::total         166857                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          845                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          845                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           12                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          857                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           857                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          857                       # number of overall misses
system.cpu0.dcache.overall_misses::total          857                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data     80879494                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total     80879494                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       993743                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       993743                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data     81873237                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total     81873237                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data     81873237                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total     81873237                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        97158                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        97158                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        70556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        70556                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          172                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       167714                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       167714                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       167714                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       167714                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008697                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008697                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000170                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000170                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005110                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005110                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005110                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005110                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 95715.377515                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 95715.377515                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 82811.916667                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 82811.916667                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 95534.698950                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 95534.698950                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 95534.698950                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 95534.698950                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           75                       # number of writebacks
system.cpu0.dcache.writebacks::total               75                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data          506                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          506                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            9                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data          515                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total          515                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data          515                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total          515                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          339                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          339                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          342                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          342                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          342                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          342                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     29502237                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     29502237                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       208471                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       208471                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     29710708                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     29710708                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     29710708                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     29710708                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003489                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003489                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002039                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002039                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002039                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002039                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 87027.247788                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 87027.247788                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 69490.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 69490.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 86873.415205                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 86873.415205                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 86873.415205                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 86873.415205                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               538.308193                       # Cycle average of tags in use
system.cpu1.icache.total_refs               643368197                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   539                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1193633.018553                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.308193                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          526                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.019725                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.842949                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.862673                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       121161                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         121161                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       121161                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          121161                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       121161                       # number of overall hits
system.cpu1.icache.overall_hits::total         121161                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.cpu1.icache.overall_misses::total           14                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2310539                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2310539                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2310539                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2310539                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2310539                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2310539                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       121175                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       121175                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       121175                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       121175                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       121175                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       121175                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000116                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000116                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000116                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000116                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000116                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000116                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 165038.500000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 165038.500000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 165038.500000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 165038.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 165038.500000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 165038.500000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2097773                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2097773                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2097773                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2097773                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2097773                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2097773                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000107                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000107                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000107                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000107                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000107                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000107                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 161367.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 161367.153846                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 161367.153846                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 161367.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 161367.153846                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 161367.153846                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   488                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               150642787                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   744                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              202476.864247                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   144.461572                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   111.538428                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.564303                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.435697                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       165111                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         165111                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        37568                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         37568                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           86                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           86                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           86                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       202679                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          202679                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       202679                       # number of overall hits
system.cpu1.dcache.overall_hits::total         202679                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1689                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1689                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1689                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1689                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1689                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1689                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    174690853                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    174690853                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    174690853                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    174690853                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    174690853                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    174690853                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       166800                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       166800                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        37568                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        37568                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       204368                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       204368                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       204368                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       204368                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010126                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010126                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008265                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008265                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008265                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008265                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 103428.568976                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103428.568976                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 103428.568976                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 103428.568976                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 103428.568976                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 103428.568976                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           51                       # number of writebacks
system.cpu1.dcache.writebacks::total               51                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1201                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1201                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1201                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1201                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1201                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1201                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          488                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          488                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          488                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          488                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          488                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          488                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     46830997                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     46830997                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     46830997                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     46830997                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     46830997                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     46830997                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002926                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002926                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002388                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002388                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002388                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002388                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 95965.157787                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 95965.157787                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 95965.157787                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95965.157787                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 95965.157787                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95965.157787                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               496.615940                       # Cycle average of tags in use
system.cpu2.icache.total_refs               747247426                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1503515.947686                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.615940                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          482                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.023423                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.772436                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.795859                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       120149                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         120149                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       120149                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          120149                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       120149                       # number of overall hits
system.cpu2.icache.overall_hits::total         120149                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2901573                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2901573                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2901573                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2901573                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2901573                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2901573                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       120168                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       120168                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       120168                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       120168                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       120168                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       120168                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000158                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000158                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000158                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000158                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000158                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000158                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 152714.368421                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 152714.368421                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 152714.368421                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 152714.368421                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 152714.368421                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 152714.368421                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2260927                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2260927                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2260927                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2260927                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2260927                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2260927                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000125                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000125                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000125                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000125                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000125                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000125                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 150728.466667                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 150728.466667                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 150728.466667                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 150728.466667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 150728.466667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 150728.466667                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   485                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               117749363                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   741                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              158906.022942                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   160.077736                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    95.922264                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.625304                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.374696                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        82842                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          82842                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        69474                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         69474                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          178                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          178                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          160                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          160                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       152316                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          152316                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       152316                       # number of overall hits
system.cpu2.dcache.overall_hits::total         152316                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1678                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1678                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           68                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1746                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1746                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1746                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1746                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    190030861                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    190030861                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      6873828                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      6873828                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    196904689                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    196904689                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    196904689                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    196904689                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        84520                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        84520                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        69542                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        69542                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          178                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       154062                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       154062                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       154062                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       154062                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.019853                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.019853                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000978                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000978                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.011333                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.011333                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.011333                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.011333                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 113248.427294                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 113248.427294                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 101085.705882                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 101085.705882                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 112774.735968                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 112774.735968                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 112774.735968                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 112774.735968                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          194                       # number of writebacks
system.cpu2.dcache.writebacks::total              194                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1193                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1193                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           68                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           68                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1261                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1261                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1261                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1261                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          485                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          485                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          485                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          485                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          485                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          485                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     43774475                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     43774475                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     43774475                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     43774475                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     43774475                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     43774475                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.005738                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005738                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003148                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003148                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003148                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003148                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 90256.649485                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 90256.649485                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 90256.649485                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 90256.649485                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 90256.649485                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 90256.649485                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.615618                       # Cycle average of tags in use
system.cpu3.icache.total_refs               747247493                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1503516.082495                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    14.615618                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.023422                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.795858                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       120216                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         120216                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       120216                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          120216                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       120216                       # number of overall hits
system.cpu3.icache.overall_hits::total         120216                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           19                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           19                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           19                       # number of overall misses
system.cpu3.icache.overall_misses::total           19                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3152866                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3152866                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3152866                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3152866                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3152866                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3152866                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       120235                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       120235                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       120235                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       120235                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       120235                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       120235                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000158                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000158                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000158                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000158                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000158                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000158                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 165940.315789                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 165940.315789                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 165940.315789                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 165940.315789                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 165940.315789                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 165940.315789                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           15                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           15                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           15                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2497919                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2497919                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2497919                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2497919                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2497919                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2497919                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000125                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000125                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000125                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000125                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000125                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000125                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 166527.933333                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 166527.933333                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 166527.933333                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 166527.933333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 166527.933333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 166527.933333                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   485                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               117749464                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   741                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              158906.159244                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   160.105833                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    95.894167                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.625413                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.374587                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        82892                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          82892                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        69526                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         69526                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          177                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          160                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          160                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       152418                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          152418                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       152418                       # number of overall hits
system.cpu3.dcache.overall_hits::total         152418                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1678                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1678                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           68                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1746                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1746                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1746                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1746                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    186293423                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    186293423                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      7820201                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      7820201                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    194113624                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    194113624                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    194113624                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    194113624                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        84570                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        84570                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        69594                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        69594                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       154164                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       154164                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       154164                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       154164                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.019842                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.019842                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000977                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000977                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.011326                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.011326                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.011326                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.011326                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 111021.110250                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 111021.110250                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 115002.955882                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 115002.955882                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 111176.187858                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 111176.187858                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 111176.187858                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 111176.187858                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          186                       # number of writebacks
system.cpu3.dcache.writebacks::total              186                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1193                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1193                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           68                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           68                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1261                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1261                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1261                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1261                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          485                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          485                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          485                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          485                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          485                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          485                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     43215130                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     43215130                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     43215130                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     43215130                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     43215130                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     43215130                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005735                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005735                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003146                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003146                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003146                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003146                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 89103.360825                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 89103.360825                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 89103.360825                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 89103.360825                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 89103.360825                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 89103.360825                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               502.393821                       # Cycle average of tags in use
system.cpu4.icache.total_refs               746682692                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1484458.632207                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    27.393821                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.043900                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.805118                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       121154                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         121154                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       121154                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          121154                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       121154                       # number of overall hits
system.cpu4.icache.overall_hits::total         121154                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           32                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           32                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           32                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            32                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           32                       # number of overall misses
system.cpu4.icache.overall_misses::total           32                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      4918889                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      4918889                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      4918889                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      4918889                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      4918889                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      4918889                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       121186                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       121186                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       121186                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       121186                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       121186                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       121186                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000264                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000264                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000264                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000264                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000264                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000264                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 153715.281250                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 153715.281250                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 153715.281250                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 153715.281250                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 153715.281250                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 153715.281250                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            4                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            4                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            4                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           28                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           28                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           28                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      4294976                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4294976                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      4294976                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4294976                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      4294976                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4294976                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000231                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000231                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000231                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000231                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000231                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst       153392                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total       153392                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst       153392                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total       153392                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst       153392                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total       153392                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   404                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               112794349                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   660                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              170900.528788                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   158.851369                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    97.148631                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.620513                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.379487                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        81783                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          81783                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        68135                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         68135                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          165                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          164                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          164                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       149918                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          149918                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       149918                       # number of overall hits
system.cpu4.dcache.overall_hits::total         149918                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1308                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1308                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           14                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1322                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1322                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1322                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1322                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    142969344                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    142969344                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      1155210                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      1155210                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    144124554                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    144124554                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    144124554                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    144124554                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        83091                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        83091                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        68149                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        68149                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          165                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          164                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       151240                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       151240                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       151240                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       151240                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015742                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015742                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000205                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000205                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008741                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008741                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008741                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008741                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 109303.779817                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 109303.779817                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data        82515                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total        82515                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 109020.086233                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 109020.086233                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 109020.086233                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 109020.086233                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           84                       # number of writebacks
system.cpu4.dcache.writebacks::total               84                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data          907                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          907                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           11                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data          918                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          918                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data          918                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          918                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          401                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          401                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          404                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          404                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          404                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          404                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     35818017                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     35818017                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     36010317                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     36010317                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     36010317                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     36010317                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004826                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004826                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000044                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002671                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002671                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002671                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002671                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 89321.738155                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 89321.738155                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 89134.448020                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 89134.448020                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 89134.448020                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 89134.448020                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               538.304214                       # Cycle average of tags in use
system.cpu5.icache.total_refs               643368215                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   539                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1193633.051948                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    12.304214                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          526                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.019718                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.842949                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.862667                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       121179                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         121179                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       121179                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          121179                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       121179                       # number of overall hits
system.cpu5.icache.overall_hits::total         121179                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           14                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           14                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           14                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            14                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           14                       # number of overall misses
system.cpu5.icache.overall_misses::total           14                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      2344429                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      2344429                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      2344429                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      2344429                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      2344429                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      2344429                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       121193                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       121193                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       121193                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       121193                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       121193                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       121193                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000116                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000116                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000116                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000116                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000116                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000116                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 167459.214286                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 167459.214286                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 167459.214286                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 167459.214286                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 167459.214286                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 167459.214286                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            1                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            1                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            1                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           13                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           13                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           13                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      2102360                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      2102360                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      2102360                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      2102360                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      2102360                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      2102360                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000107                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000107                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000107                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000107                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000107                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000107                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst       161720                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total       161720                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst       161720                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total       161720                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst       161720                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total       161720                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   493                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               150642656                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   749                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              201125.041389                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   144.899175                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   111.100825                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.566012                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.433988                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       164980                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         164980                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        37568                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         37568                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           86                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           86                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           86                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           86                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       202548                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          202548                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       202548                       # number of overall hits
system.cpu5.dcache.overall_hits::total         202548                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1699                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1699                       # number of ReadReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         1699                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          1699                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         1699                       # number of overall misses
system.cpu5.dcache.overall_misses::total         1699                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    178135570                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    178135570                       # number of ReadReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    178135570                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    178135570                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    178135570                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    178135570                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       166679                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       166679                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        37568                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        37568                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           86                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           86                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       204247                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       204247                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       204247                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       204247                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.010193                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.010193                       # miss rate for ReadReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008318                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008318                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008318                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008318                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 104847.304297                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 104847.304297                       # average ReadReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 104847.304297                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 104847.304297                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 104847.304297                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 104847.304297                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           54                       # number of writebacks
system.cpu5.dcache.writebacks::total               54                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1206                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1206                       # number of ReadReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1206                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1206                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1206                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1206                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          493                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          493                       # number of ReadReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          493                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          493                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          493                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          493                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data     47962954                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total     47962954                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data     47962954                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total     47962954                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data     47962954                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total     47962954                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002958                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002958                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002414                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002414                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002414                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002414                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 97287.939148                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 97287.939148                       # average ReadReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 97287.939148                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 97287.939148                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 97287.939148                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 97287.939148                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               496.615276                       # Cycle average of tags in use
system.cpu6.icache.total_refs               747247523                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1503516.142857                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    14.615276                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          482                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.023422                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.772436                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.795858                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       120246                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         120246                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       120246                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          120246                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       120246                       # number of overall hits
system.cpu6.icache.overall_hits::total         120246                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           19                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           19                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           19                       # number of overall misses
system.cpu6.icache.overall_misses::total           19                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      3159716                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      3159716                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      3159716                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      3159716                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      3159716                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      3159716                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       120265                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       120265                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       120265                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       120265                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       120265                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       120265                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000158                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000158                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000158                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000158                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000158                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000158                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 166300.842105                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 166300.842105                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 166300.842105                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 166300.842105                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 166300.842105                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 166300.842105                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            4                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            4                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            4                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           15                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           15                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           15                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      2520540                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      2520540                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      2520540                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      2520540                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      2520540                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      2520540                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000125                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000125                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000125                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000125                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000125                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000125                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst       168036                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total       168036                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst       168036                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total       168036                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst       168036                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total       168036                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   485                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               117749501                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   741                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              158906.209177                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   160.115710                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    95.884290                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.625452                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.374548                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        82914                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          82914                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        69541                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         69541                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          177                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          177                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          160                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          160                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       152455                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          152455                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       152455                       # number of overall hits
system.cpu6.dcache.overall_hits::total         152455                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1679                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1679                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           68                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           68                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1747                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1747                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1747                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1747                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    186831222                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    186831222                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      8510996                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      8510996                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    195342218                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    195342218                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    195342218                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    195342218                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        84593                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        84593                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        69609                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        69609                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          177                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          160                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       154202                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       154202                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       154202                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       154202                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.019848                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.019848                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000977                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000977                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011329                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011329                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011329                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011329                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 111275.296010                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 111275.296010                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 125161.705882                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 125161.705882                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 111815.808815                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 111815.808815                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 111815.808815                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 111815.808815                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          196                       # number of writebacks
system.cpu6.dcache.writebacks::total              196                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1194                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1194                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           68                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           68                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1262                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1262                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1262                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1262                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          485                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          485                       # number of ReadReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          485                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          485                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          485                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          485                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     42990416                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     42990416                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     42990416                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     42990416                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     42990416                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     42990416                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.005733                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.005733                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.003145                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.003145                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.003145                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.003145                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 88640.032990                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 88640.032990                       # average ReadReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 88640.032990                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 88640.032990                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 88640.032990                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 88640.032990                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               501.548217                       # Cycle average of tags in use
system.cpu7.icache.total_refs               750409655                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1494839.950199                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    12.548217                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          489                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.020109                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.783654                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.803763                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       117205                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         117205                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       117205                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          117205                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       117205                       # number of overall hits
system.cpu7.icache.overall_hits::total         117205                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           16                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           16                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           16                       # number of overall misses
system.cpu7.icache.overall_misses::total           16                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      2307173                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      2307173                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      2307173                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      2307173                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      2307173                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      2307173                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       117221                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       117221                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       117221                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       117221                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       117221                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       117221                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000136                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000136                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000136                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000136                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000136                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 144198.312500                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 144198.312500                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 144198.312500                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 144198.312500                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 144198.312500                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 144198.312500                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            3                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            3                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           13                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           13                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      2039742                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      2039742                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      2039742                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      2039742                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      2039742                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      2039742                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000111                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000111                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000111                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000111                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 156903.230769                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 156903.230769                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 156903.230769                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 156903.230769                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 156903.230769                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 156903.230769                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  1038                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               125071807                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  1294                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              96655.183153                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   184.208892                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    71.791108                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.719566                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.280434                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        88329                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          88329                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        71716                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         71716                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          144                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          144                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          142                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          142                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       160045                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          160045                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       160045                       # number of overall hits
system.cpu7.dcache.overall_hits::total         160045                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         2325                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         2325                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          383                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          383                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         2708                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          2708                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         2708                       # number of overall misses
system.cpu7.dcache.overall_misses::total         2708                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    286359161                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    286359161                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     68679393                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     68679393                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    355038554                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    355038554                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    355038554                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    355038554                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        90654                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        90654                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        72099                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        72099                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          144                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          142                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       162753                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       162753                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       162753                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       162753                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.025647                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.025647                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.005312                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.005312                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.016639                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.016639                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.016639                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.016639                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 123165.230538                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 123165.230538                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 179319.563969                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 179319.563969                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 131107.294682                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 131107.294682                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 131107.294682                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 131107.294682                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          535                       # number of writebacks
system.cpu7.dcache.writebacks::total              535                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1340                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1340                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          330                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          330                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1670                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1670                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1670                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1670                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          985                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          985                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           53                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           53                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         1038                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         1038                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         1038                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         1038                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    103846041                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    103846041                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      8359584                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      8359584                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    112205625                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    112205625                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    112205625                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    112205625                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.010865                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.010865                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000735                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000735                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.006378                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.006378                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.006378                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.006378                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 105427.452792                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 105427.452792                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data       157728                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total       157728                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 108097.904624                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 108097.904624                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 108097.904624                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 108097.904624                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
