<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-davinci › include › mach › edma.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>edma.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  TI DAVINCI dma definitions</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2006-2009 Texas Instruments.</span>
<span class="cm"> *</span>
<span class="cm"> *  This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> *  under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> *  Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> *  option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> *  THIS  SOFTWARE  IS PROVIDED   ``AS  IS&#39;&#39; AND   ANY  EXPRESS OR IMPLIED</span>
<span class="cm"> *  WARRANTIES,   INCLUDING, BUT NOT  LIMITED  TO, THE IMPLIED WARRANTIES OF</span>
<span class="cm"> *  MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.  IN</span>
<span class="cm"> *  NO  EVENT  SHALL   THE AUTHOR  BE    LIABLE FOR ANY   DIRECT, INDIRECT,</span>
<span class="cm"> *  INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT</span>
<span class="cm"> *  NOT LIMITED   TO, PROCUREMENT OF  SUBSTITUTE GOODS  OR SERVICES; LOSS OF</span>
<span class="cm"> *  USE, DATA,  OR PROFITS; OR  BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON</span>
<span class="cm"> *  ANY THEORY OF LIABILITY, WHETHER IN  CONTRACT, STRICT LIABILITY, OR TORT</span>
<span class="cm"> *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF</span>
<span class="cm"> *  THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<span class="cm"> *</span>
<span class="cm"> *  You should have received a copy of the  GNU General Public License along</span>
<span class="cm"> *  with this program; if not, write  to the Free Software Foundation, Inc.,</span>
<span class="cm"> *  675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * This EDMA3 programming framework exposes two basic kinds of resource:</span>
<span class="cm"> *</span>
<span class="cm"> *  Channel	Triggers transfers, usually from a hardware event but</span>
<span class="cm"> *		also manually or by &quot;chaining&quot; from DMA completions.</span>
<span class="cm"> *		Each channel is coupled to a Parameter RAM (PaRAM) slot.</span>
<span class="cm"> *</span>
<span class="cm"> *  Slot	Each PaRAM slot holds a DMA transfer descriptor (PaRAM</span>
<span class="cm"> *		&quot;set&quot;), source and destination addresses, a link to a</span>
<span class="cm"> *		next PaRAM slot (if any), options for the transfer, and</span>
<span class="cm"> *		instructions for updating those addresses.  There are</span>
<span class="cm"> *		more than twice as many slots as event channels.</span>
<span class="cm"> *</span>
<span class="cm"> * Each PaRAM set describes a sequence of transfers, either for one large</span>
<span class="cm"> * buffer or for several discontiguous smaller buffers.  An EDMA transfer</span>
<span class="cm"> * is driven only from a channel, which performs the transfers specified</span>
<span class="cm"> * in its PaRAM slot until there are no more transfers.  When that last</span>
<span class="cm"> * transfer completes, the &quot;link&quot; field may be used to reload the channel&#39;s</span>
<span class="cm"> * PaRAM slot with a new transfer descriptor.</span>
<span class="cm"> *</span>
<span class="cm"> * The EDMA Channel Controller (CC) maps requests from channels into physical</span>
<span class="cm"> * Transfer Controller (TC) requests when the channel triggers (by hardware</span>
<span class="cm"> * or software events, or by chaining).  The two physical DMA channels provided</span>
<span class="cm"> * by the TCs are thus shared by many logical channels.</span>
<span class="cm"> *</span>
<span class="cm"> * DaVinci hardware also has a &quot;QDMA&quot; mechanism which is not currently</span>
<span class="cm"> * supported through this interface.  (DSP firmware uses it though.)</span>
<span class="cm"> */</span>

<span class="cp">#ifndef EDMA_H_</span>
<span class="cp">#define EDMA_H_</span>

<span class="cm">/* PaRAM slots are laid out like this */</span>
<span class="k">struct</span> <span class="n">edmacc_param</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">opt</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">a_b_cnt</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">dst</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src_dst_bidx</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">link_bcntrld</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">src_dst_cidx</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ccnt</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define CCINT0_INTERRUPT     16</span>
<span class="cp">#define CCERRINT_INTERRUPT   17</span>
<span class="cp">#define TCERRINT0_INTERRUPT   18</span>
<span class="cp">#define TCERRINT1_INTERRUPT   19</span>

<span class="cm">/* fields in edmacc_param.opt */</span>
<span class="cp">#define SAM		BIT(0)</span>
<span class="cp">#define DAM		BIT(1)</span>
<span class="cp">#define SYNCDIM		BIT(2)</span>
<span class="cp">#define STATIC		BIT(3)</span>
<span class="cp">#define EDMA_FWID	(0x07 &lt;&lt; 8)</span>
<span class="cp">#define TCCMODE		BIT(11)</span>
<span class="cp">#define EDMA_TCC(t)	((t) &lt;&lt; 12)</span>
<span class="cp">#define TCINTEN		BIT(20)</span>
<span class="cp">#define ITCINTEN	BIT(21)</span>
<span class="cp">#define TCCHEN		BIT(22)</span>
<span class="cp">#define ITCCHEN		BIT(23)</span>

<span class="cp">#define TRWORD (0x7&lt;&lt;2)</span>
<span class="cp">#define PAENTRY (0x1ff&lt;&lt;5)</span>

<span class="cm">/* Drivers should avoid using these symbolic names for dm644x</span>
<span class="cm"> * channels, and use platform_device IORESOURCE_DMA resources</span>
<span class="cm"> * instead.  (Other DaVinci chips have different peripherals</span>
<span class="cm"> * and thus have different DMA channel mappings.)</span>
<span class="cm"> */</span>
<span class="cp">#define DAVINCI_DMA_MCBSP_TX              2</span>
<span class="cp">#define DAVINCI_DMA_MCBSP_RX              3</span>
<span class="cp">#define DAVINCI_DMA_VPSS_HIST             4</span>
<span class="cp">#define DAVINCI_DMA_VPSS_H3A              5</span>
<span class="cp">#define DAVINCI_DMA_VPSS_PRVU             6</span>
<span class="cp">#define DAVINCI_DMA_VPSS_RSZ              7</span>
<span class="cp">#define DAVINCI_DMA_IMCOP_IMXINT          8</span>
<span class="cp">#define DAVINCI_DMA_IMCOP_VLCDINT         9</span>
<span class="cp">#define DAVINCI_DMA_IMCO_PASQINT         10</span>
<span class="cp">#define DAVINCI_DMA_IMCOP_DSQINT         11</span>
<span class="cp">#define DAVINCI_DMA_SPI_SPIX             16</span>
<span class="cp">#define DAVINCI_DMA_SPI_SPIR             17</span>
<span class="cp">#define DAVINCI_DMA_UART0_URXEVT0        18</span>
<span class="cp">#define DAVINCI_DMA_UART0_UTXEVT0        19</span>
<span class="cp">#define DAVINCI_DMA_UART1_URXEVT1        20</span>
<span class="cp">#define DAVINCI_DMA_UART1_UTXEVT1        21</span>
<span class="cp">#define DAVINCI_DMA_UART2_URXEVT2        22</span>
<span class="cp">#define DAVINCI_DMA_UART2_UTXEVT2        23</span>
<span class="cp">#define DAVINCI_DMA_MEMSTK_MSEVT         24</span>
<span class="cp">#define DAVINCI_DMA_MMCRXEVT             26</span>
<span class="cp">#define DAVINCI_DMA_MMCTXEVT             27</span>
<span class="cp">#define DAVINCI_DMA_I2C_ICREVT           28</span>
<span class="cp">#define DAVINCI_DMA_I2C_ICXEVT           29</span>
<span class="cp">#define DAVINCI_DMA_GPIO_GPINT0          32</span>
<span class="cp">#define DAVINCI_DMA_GPIO_GPINT1          33</span>
<span class="cp">#define DAVINCI_DMA_GPIO_GPINT2          34</span>
<span class="cp">#define DAVINCI_DMA_GPIO_GPINT3          35</span>
<span class="cp">#define DAVINCI_DMA_GPIO_GPINT4          36</span>
<span class="cp">#define DAVINCI_DMA_GPIO_GPINT5          37</span>
<span class="cp">#define DAVINCI_DMA_GPIO_GPINT6          38</span>
<span class="cp">#define DAVINCI_DMA_GPIO_GPINT7          39</span>
<span class="cp">#define DAVINCI_DMA_GPIO_GPBNKINT0       40</span>
<span class="cp">#define DAVINCI_DMA_GPIO_GPBNKINT1       41</span>
<span class="cp">#define DAVINCI_DMA_GPIO_GPBNKINT2       42</span>
<span class="cp">#define DAVINCI_DMA_GPIO_GPBNKINT3       43</span>
<span class="cp">#define DAVINCI_DMA_GPIO_GPBNKINT4       44</span>
<span class="cp">#define DAVINCI_DMA_TIMER0_TINT0         48</span>
<span class="cp">#define DAVINCI_DMA_TIMER1_TINT1         49</span>
<span class="cp">#define DAVINCI_DMA_TIMER2_TINT2         50</span>
<span class="cp">#define DAVINCI_DMA_TIMER3_TINT3         51</span>
<span class="cp">#define DAVINCI_DMA_PWM0                 52</span>
<span class="cp">#define DAVINCI_DMA_PWM1                 53</span>
<span class="cp">#define DAVINCI_DMA_PWM2                 54</span>

<span class="cm">/* DA830 specific EDMA3 information */</span>
<span class="cp">#define EDMA_DA830_NUM_DMACH		32</span>
<span class="cp">#define EDMA_DA830_NUM_TCC		32</span>
<span class="cp">#define EDMA_DA830_NUM_PARAMENTRY	128</span>
<span class="cp">#define EDMA_DA830_NUM_EVQUE		2</span>
<span class="cp">#define EDMA_DA830_NUM_TC		2</span>
<span class="cp">#define EDMA_DA830_CHMAP_EXIST		0</span>
<span class="cp">#define EDMA_DA830_NUM_REGIONS		4</span>
<span class="cp">#define DA830_DMACH2EVENT_MAP0		0x000FC03Fu</span>
<span class="cp">#define DA830_DMACH2EVENT_MAP1		0x00000000u</span>
<span class="cp">#define DA830_EDMA_ARM_OWN		0x30FFCCFFu</span>

<span class="cm">/*ch_status paramater of callback function possible values*/</span>
<span class="cp">#define DMA_COMPLETE 1</span>
<span class="cp">#define DMA_CC_ERROR 2</span>
<span class="cp">#define DMA_TC1_ERROR 3</span>
<span class="cp">#define DMA_TC2_ERROR 4</span>

<span class="k">enum</span> <span class="n">address_mode</span> <span class="p">{</span>
	<span class="n">INCR</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">FIFO</span> <span class="o">=</span> <span class="mi">1</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">fifo_width</span> <span class="p">{</span>
	<span class="n">W8BIT</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">W16BIT</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">W32BIT</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">W64BIT</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="n">W128BIT</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="n">W256BIT</span> <span class="o">=</span> <span class="mi">5</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">dma_event_q</span> <span class="p">{</span>
	<span class="n">EVENTQ_0</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">EVENTQ_1</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">EVENTQ_2</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">EVENTQ_3</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="n">EVENTQ_DEFAULT</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">sync_dimension</span> <span class="p">{</span>
	<span class="n">ASYNC</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">ABSYNC</span> <span class="o">=</span> <span class="mi">1</span>
<span class="p">};</span>

<span class="cp">#define EDMA_CTLR_CHAN(ctlr, chan)	(((ctlr) &lt;&lt; 16) | (chan))</span>
<span class="cp">#define EDMA_CTLR(i)			((i) &gt;&gt; 16)</span>
<span class="cp">#define EDMA_CHAN_SLOT(i)		((i) &amp; 0xffff)</span>

<span class="cp">#define EDMA_CHANNEL_ANY		-1	</span><span class="cm">/* for edma_alloc_channel() */</span><span class="cp"></span>
<span class="cp">#define EDMA_SLOT_ANY			-1	</span><span class="cm">/* for edma_alloc_slot() */</span><span class="cp"></span>
<span class="cp">#define EDMA_CONT_PARAMS_ANY		 1001</span>
<span class="cp">#define EDMA_CONT_PARAMS_FIXED_EXACT	 1002</span>
<span class="cp">#define EDMA_CONT_PARAMS_FIXED_NOT_EXACT 1003</span>

<span class="cp">#define EDMA_MAX_CC               2</span>

<span class="cm">/* alloc/free DMA channels and their dedicated parameter RAM slots */</span>
<span class="kt">int</span> <span class="n">edma_alloc_channel</span><span class="p">(</span><span class="kt">int</span> <span class="n">channel</span><span class="p">,</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">callback</span><span class="p">)(</span><span class="kt">unsigned</span> <span class="n">channel</span><span class="p">,</span> <span class="n">u16</span> <span class="n">ch_status</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">),</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">,</span> <span class="k">enum</span> <span class="n">dma_event_q</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">edma_free_channel</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">channel</span><span class="p">);</span>

<span class="cm">/* alloc/free parameter RAM slots */</span>
<span class="kt">int</span> <span class="n">edma_alloc_slot</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">ctlr</span><span class="p">,</span> <span class="kt">int</span> <span class="n">slot</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">edma_free_slot</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">slot</span><span class="p">);</span>

<span class="cm">/* alloc/free a set of contiguous parameter RAM slots */</span>
<span class="kt">int</span> <span class="n">edma_alloc_cont_slots</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">ctlr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">id</span><span class="p">,</span> <span class="kt">int</span> <span class="n">slot</span><span class="p">,</span> <span class="kt">int</span> <span class="n">count</span><span class="p">);</span>
<span class="kt">int</span> <span class="n">edma_free_cont_slots</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">slot</span><span class="p">,</span> <span class="kt">int</span> <span class="n">count</span><span class="p">);</span>

<span class="cm">/* calls that operate on part of a parameter RAM slot */</span>
<span class="kt">void</span> <span class="n">edma_set_src</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">slot</span><span class="p">,</span> <span class="n">dma_addr_t</span> <span class="n">src_port</span><span class="p">,</span>
				<span class="k">enum</span> <span class="n">address_mode</span> <span class="n">mode</span><span class="p">,</span> <span class="k">enum</span> <span class="n">fifo_width</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">edma_set_dest</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">slot</span><span class="p">,</span> <span class="n">dma_addr_t</span> <span class="n">dest_port</span><span class="p">,</span>
				 <span class="k">enum</span> <span class="n">address_mode</span> <span class="n">mode</span><span class="p">,</span> <span class="k">enum</span> <span class="n">fifo_width</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">edma_get_position</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">slot</span><span class="p">,</span> <span class="n">dma_addr_t</span> <span class="o">*</span><span class="n">src</span><span class="p">,</span> <span class="n">dma_addr_t</span> <span class="o">*</span><span class="n">dst</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">edma_set_src_index</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">slot</span><span class="p">,</span> <span class="n">s16</span> <span class="n">src_bidx</span><span class="p">,</span> <span class="n">s16</span> <span class="n">src_cidx</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">edma_set_dest_index</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">slot</span><span class="p">,</span> <span class="n">s16</span> <span class="n">dest_bidx</span><span class="p">,</span> <span class="n">s16</span> <span class="n">dest_cidx</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">edma_set_transfer_params</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">slot</span><span class="p">,</span> <span class="n">u16</span> <span class="n">acnt</span><span class="p">,</span> <span class="n">u16</span> <span class="n">bcnt</span><span class="p">,</span> <span class="n">u16</span> <span class="n">ccnt</span><span class="p">,</span>
		<span class="n">u16</span> <span class="n">bcnt_rld</span><span class="p">,</span> <span class="k">enum</span> <span class="n">sync_dimension</span> <span class="n">sync_mode</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">edma_link</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">from</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">to</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">edma_unlink</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">from</span><span class="p">);</span>

<span class="cm">/* calls that operate on an entire parameter RAM slot */</span>
<span class="kt">void</span> <span class="n">edma_write_slot</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">slot</span><span class="p">,</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">edmacc_param</span> <span class="o">*</span><span class="n">params</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">edma_read_slot</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">slot</span><span class="p">,</span> <span class="k">struct</span> <span class="n">edmacc_param</span> <span class="o">*</span><span class="n">params</span><span class="p">);</span>

<span class="cm">/* channel control operations */</span>
<span class="kt">int</span> <span class="n">edma_start</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">channel</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">edma_stop</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">channel</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">edma_clean_channel</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">channel</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">edma_clear_event</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">channel</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">edma_pause</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">channel</span><span class="p">);</span>
<span class="kt">void</span> <span class="n">edma_resume</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">channel</span><span class="p">);</span>

<span class="k">struct</span> <span class="n">edma_rsv_info</span> <span class="p">{</span>

	<span class="k">const</span> <span class="n">s16</span>	<span class="p">(</span><span class="o">*</span><span class="n">rsv_chans</span><span class="p">)[</span><span class="mi">2</span><span class="p">];</span>
	<span class="k">const</span> <span class="n">s16</span>	<span class="p">(</span><span class="o">*</span><span class="n">rsv_slots</span><span class="p">)[</span><span class="mi">2</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/* platform_data for EDMA driver */</span>
<span class="k">struct</span> <span class="n">edma_soc_info</span> <span class="p">{</span>

	<span class="cm">/* how many dma resources of each type */</span>
	<span class="kt">unsigned</span>	<span class="n">n_channel</span><span class="p">;</span>
	<span class="kt">unsigned</span>	<span class="n">n_region</span><span class="p">;</span>
	<span class="kt">unsigned</span>	<span class="n">n_slot</span><span class="p">;</span>
	<span class="kt">unsigned</span>	<span class="n">n_tc</span><span class="p">;</span>
	<span class="kt">unsigned</span>	<span class="n">n_cc</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	 * Default queue is expected to be a low-priority queue.</span>
<span class="cm">	 * This way, long transfers on the default queue started</span>
<span class="cm">	 * by the codec engine will not cause audio defects.</span>
<span class="cm">	 */</span>
	<span class="k">enum</span> <span class="n">dma_event_q</span>	<span class="n">default_queue</span><span class="p">;</span>

	<span class="cm">/* Resource reservation for other cores */</span>
	<span class="k">struct</span> <span class="n">edma_rsv_info</span>	<span class="o">*</span><span class="n">rsv</span><span class="p">;</span>

	<span class="k">const</span> <span class="n">s8</span>	<span class="p">(</span><span class="o">*</span><span class="n">queue_tc_mapping</span><span class="p">)[</span><span class="mi">2</span><span class="p">];</span>
	<span class="k">const</span> <span class="n">s8</span>	<span class="p">(</span><span class="o">*</span><span class="n">queue_priority_mapping</span><span class="p">)[</span><span class="mi">2</span><span class="p">];</span>
<span class="p">};</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
