library ieee;
use ieee.std_logic_1164.all;

entity unidadControl is

	port
	(
		-- Input ports
		clock	   : in  std_logic;
					: in  ;

		-- Inout ports
		<name>	: inout <type>;

		-- Output ports
		<name>	: out <type>;
		<name>	: out <type> := <default_value>
	);
end unidadControl;

-- Library Clause(s) (optional)
-- Use Clause(s) (optional)

architecture behavior of unidadControl is

begin

	-- Process Statement (optional)

	-- Concurrent Procedure Call (optional)

	-- Concurrent Signal Assignment (optional)

	-- Conditional Signal Assignment (optional)

	-- Selected Signal Assignment (optional)

	-- Component Instantiation Statement (optional)

	-- Generate Statement (optional)

end behavior;
