// Seed: 1670594912
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_1 (
    input uwire id_0,
    output supply0 id_1,
    output wand id_2,
    input supply0 id_3,
    input supply1 id_4,
    input tri0 id_5,
    input wor id_6,
    input supply0 id_7,
    output wire id_8,
    input tri0 id_9,
    input wor id_10,
    input wire id_11,
    output supply0 id_12,
    input tri1 id_13,
    output uwire id_14,
    input tri1 id_15,
    input wire id_16,
    output tri0 id_17,
    output wire id_18,
    input tri id_19,
    input tri id_20,
    input tri0 id_21,
    input uwire id_22
);
  wire id_24;
  wire id_25;
  module_0(
      id_24, id_24, id_25
  );
endmodule
