<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Compile Report</h1>
        <p>Microchip Technology Inc. - Microchip Libero Software Release v2022.2 (Version 2022.2.0.10)</p>
        <p>Date: Mon Oct 24 17:17:16 2022
</p>
        <h2>Device Selection</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Family</td>
                <td>PolarFire</td>
            </tr>
            <tr>
                <td>Device</td>
                <td>MPF300T</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>FCG1152</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>-1</td>
            </tr>
            <tr>
                <td>Core Voltage</td>
                <td>1.0V</td>
            </tr>
            <tr>
                <td>Part Range</td>
                <td>EXT</td>
            </tr>
            <tr>
                <td>Default I/O technology</td>
                <td>LVCMOS 1.8V</td>
            </tr>
            <tr>
                <td>FPGA Hardware Breakpoint Auto Instantation</td>
                <td>Off</td>
            </tr>
        </table>
        <h2>Source Files</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Topcell</td>
                <td>top_level</td>
            </tr>
            <tr>
                <td>Format</td>
                <td>Verilog</td>
            </tr>
            <tr>
                <td>Source</td>
                <td>/home/eraguzin/nextcloud/LuSEE/Libero/projects/uart/synthesis/top_level.vm</td>
            </tr>
        </table>
        <h2>Options</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Limit the number of high fanout nets to display to</td>
                <td>10</td>
            </tr>
        </table>
        <h2>Resource Usage</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>Used</th>
                <th>Total</th>
                <th>Percentage</th>
            </tr>
            <tr>
                <td>4LUT</td>
                <td>76</td>
                <td>299544</td>
                <td>0.03</td>
            </tr>
            <tr>
                <td>DFF</td>
                <td>56</td>
                <td>299544</td>
                <td>0.02</td>
            </tr>
            <tr>
                <td>I/O Register</td>
                <td>0</td>
                <td>1536</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>User I/O</td>
                <td>0</td>
                <td>512</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>-- Single-ended I/O</td>
                <td>0</td>
                <td>512</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>-- Differential I/O Pairs</td>
                <td>0</td>
                <td>256</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>uSRAM</td>
                <td>0</td>
                <td>2772</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>LSRAM</td>
                <td>0</td>
                <td>952</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>Math</td>
                <td>0</td>
                <td>924</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>H-Chip Global</td>
                <td>1</td>
                <td>48</td>
                <td>2.08</td>
            </tr>
            <tr>
                <td>PLL</td>
                <td>0</td>
                <td>8</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>DLL</td>
                <td>0</td>
                <td>8</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>Transceiver Lanes</td>
                <td>0</td>
                <td>16</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>Transceiver PCIe</td>
                <td>0</td>
                <td>2</td>
                <td>0.00</td>
            </tr>
        </table>
        <h2>Detailed Logic Resource Usage</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>4LUT</th>
                <th>DFF</th>
            </tr>
            <tr>
                <td>Fabric Logic</td>
                <td>76</td>
                <td>56</td>
            </tr>
            <tr>
                <td>uSRAM Interface Logic</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>LSRAM Interface Logic</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Math Interface Logic</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Total Used</td>
                <td>76</td>
                <td>56</td>
            </tr>
        </table>
        <h2>Detailed Carry Chains Resource Usage</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Length</td>
                <td>Used</td>
            </tr>
            <tr>
                <td>14</td>
                <td>1</td>
            </tr>
            <tr>
                <td>Total</td>
                <td>1</td>
            </tr>
        </table>
        <h2>I/O Function</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>w/o register</th>
                <th>w/ register</th>
                <th>w/ DDR register</th>
            </tr>
            <tr>
                <td>Input I/O</td>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Output I/O</td>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Bidirectional I/O</td>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Differential Input I/O Pairs</td>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Differential Output I/O Pairs</td>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
        </table>
        <h2>Nets assigned to chip global resources</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>56</td>
                <td>INT_NET</td>
                <td>Net   : NN_1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: I_1/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
        </table>
        <h2>Nets assigned to row global resources</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
        </table>
        <h2>High fanout nets</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>53</td>
                <td>INT_NET</td>
                <td>Net   : rstn_1_Z</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: rstn_1</td>
            </tr>
            <tr>
                <td>20</td>
                <td>INT_NET</td>
                <td>Net   : uart_i/COREUART_C0_0/baud_clock</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_clock_int</td>
            </tr>
            <tr>
                <td>12</td>
                <td>INT_NET</td>
                <td>Net   : uart_i/COREUART_C0_0/make_RX/rx_state_s0_0_a2_Z</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: uart_i/COREUART_C0_0/make_RX/rx_state_s0_0_a2</td>
            </tr>
            <tr>
                <td>10</td>
                <td>INT_NET</td>
                <td>Net   : uart_i/COREUART_C0_0/make_RX/receive_count_Z[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: uart_i/COREUART_C0_0/make_RX/receive_count[1]</td>
            </tr>
            <tr>
                <td>9</td>
                <td>INT_NET</td>
                <td>Net   : uart_i/COREUART_C0_0/make_RX/receive_count_Z[2]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: uart_i/COREUART_C0_0/make_RX/receive_count[2]</td>
            </tr>
            <tr>
                <td>9</td>
                <td>INT_NET</td>
                <td>Net   : uart_i/COREUART_C0_0/make_RX/un1_samples8_1_0_Z</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: uart_i/COREUART_C0_0/make_RX/un1_samples8_1_0</td>
            </tr>
            <tr>
                <td>9</td>
                <td>INT_NET</td>
                <td>Net   : uart_i/COREUART_C0_0/make_RX/CO0</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: uart_i/COREUART_C0_0/make_RX/receive_count[0]</td>
            </tr>
            <tr>
                <td>8</td>
                <td>INT_NET</td>
                <td>Net   : uart_i/COREUART_C0_0/make_RX/rx_state_Z[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: uart_i/COREUART_C0_0/make_RX/rx_state[1]</td>
            </tr>
            <tr>
                <td>8</td>
                <td>INT_NET</td>
                <td>Net   : uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5_1_sqmuxa_Z</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5_1_sqmuxa</td>
            </tr>
            <tr>
                <td>7</td>
                <td>INT_NET</td>
                <td>Net   : uart_i/COREUART_C0_0/make_RX/rx_state_Z[0]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: uart_i/COREUART_C0_0/make_RX/rx_state[0]</td>
            </tr>
        </table>
        <h2>High fanout nets (through buffer trees)</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>53</td>
                <td>INT_NET</td>
                <td>Net   : rstn_1_Z</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: rstn_1</td>
            </tr>
            <tr>
                <td>20</td>
                <td>INT_NET</td>
                <td>Net   : uart_i/COREUART_C0_0/baud_clock</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: uart_i/COREUART_C0_0/make_COREUART_C0_COREUART_C0_0_Clock_gen/baud_clock_int</td>
            </tr>
            <tr>
                <td>12</td>
                <td>INT_NET</td>
                <td>Net   : uart_i/COREUART_C0_0/make_RX/rx_state_s0_0_a2_Z</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: uart_i/COREUART_C0_0/make_RX/rx_state_s0_0_a2</td>
            </tr>
            <tr>
                <td>10</td>
                <td>INT_NET</td>
                <td>Net   : uart_i/COREUART_C0_0/make_RX/receive_count_Z[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: uart_i/COREUART_C0_0/make_RX/receive_count[1]</td>
            </tr>
            <tr>
                <td>9</td>
                <td>INT_NET</td>
                <td>Net   : uart_i/COREUART_C0_0/make_RX/receive_count_Z[2]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: uart_i/COREUART_C0_0/make_RX/receive_count[2]</td>
            </tr>
            <tr>
                <td>9</td>
                <td>INT_NET</td>
                <td>Net   : uart_i/COREUART_C0_0/make_RX/un1_samples8_1_0_Z</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: uart_i/COREUART_C0_0/make_RX/un1_samples8_1_0</td>
            </tr>
            <tr>
                <td>9</td>
                <td>INT_NET</td>
                <td>Net   : uart_i/COREUART_C0_0/make_RX/CO0</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: uart_i/COREUART_C0_0/make_RX/receive_count[0]</td>
            </tr>
            <tr>
                <td>8</td>
                <td>INT_NET</td>
                <td>Net   : uart_i/COREUART_C0_0/make_RX/rx_state_Z[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: uart_i/COREUART_C0_0/make_RX/rx_state[1]</td>
            </tr>
            <tr>
                <td>8</td>
                <td>INT_NET</td>
                <td>Net   : uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5_1_sqmuxa_Z</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: uart_i/COREUART_C0_0/make_RX/rx_byte_xhdl5_1_sqmuxa</td>
            </tr>
            <tr>
                <td>7</td>
                <td>INT_NET</td>
                <td>Net   : uart_i/COREUART_C0_0/make_RX/rx_state_Z[0]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: uart_i/COREUART_C0_0/make_RX/rx_state[0]</td>
            </tr>
        </table>
    </body>
</html>
