Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sat Aug 25 20:28:49 2018
| Host         : fabricant running 64-bit Linux Mint 18 Sarah
| Command      : report_timing_summary -max_paths 10 -file iicComm2Update_wrapper_timing_summary_routed.rpt -rpx iicComm2Update_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : iicComm2Update_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.052        0.000                      0                34741        0.013        0.000                      0                34741        3.750        0.000                       0                 22993  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         
clk_fpga_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.052        0.000                      0                34741        0.013        0.000                      0                34741        3.750        0.000                       0                 22993  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.052ns  (required time - arrival time)
  Source:                 iicComm2Update_i/iiccomm2update_0/inst/ap_CS_fsm_reg[141]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/pressure_reg_2741_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.271ns  (logic 0.419ns (5.066%)  route 7.852ns (94.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 12.883 - 10.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22996, routed)       1.861     3.155    iicComm2Update_i/iiccomm2update_0/inst/ap_clk
    SLICE_X110Y62        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/ap_CS_fsm_reg[141]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDRE (Prop_fdre_C_Q)         0.419     3.574 r  iicComm2Update_i/iiccomm2update_0/inst/ap_CS_fsm_reg[141]/Q
                         net (fo=113, routed)         7.852    11.426    iicComm2Update_i/iiccomm2update_0/inst/ap_CS_fsm_state142
    SLICE_X60Y118        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/pressure_reg_2741_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22996, routed)       1.704    12.883    iicComm2Update_i/iiccomm2update_0/inst/ap_clk
    SLICE_X60Y118        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/pressure_reg_2741_reg[25]/C
                         clock pessimism              0.129    13.012    
                         clock uncertainty           -0.154    12.858    
    SLICE_X60Y118        FDRE (Setup_fdre_C_CE)      -0.380    12.478    iicComm2Update_i/iiccomm2update_0/inst/pressure_reg_2741_reg[25]
  -------------------------------------------------------------------
                         required time                         12.478    
                         arrival time                         -11.426    
  -------------------------------------------------------------------
                         slack                                  1.052    

Slack (MET) :             1.260ns  (required time - arrival time)
  Source:                 iicComm2Update_i/iiccomm2update_0/inst/ap_CS_fsm_reg[141]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/pressure_reg_2741_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.080ns  (logic 0.419ns (5.185%)  route 7.661ns (94.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.900ns = ( 12.900 - 10.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22996, routed)       1.861     3.155    iicComm2Update_i/iiccomm2update_0/inst/ap_clk
    SLICE_X110Y62        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/ap_CS_fsm_reg[141]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDRE (Prop_fdre_C_Q)         0.419     3.574 r  iicComm2Update_i/iiccomm2update_0/inst/ap_CS_fsm_reg[141]/Q
                         net (fo=113, routed)         7.661    11.235    iicComm2Update_i/iiccomm2update_0/inst/ap_CS_fsm_state142
    SLICE_X83Y102        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/pressure_reg_2741_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22996, routed)       1.721    12.900    iicComm2Update_i/iiccomm2update_0/inst/ap_clk
    SLICE_X83Y102        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/pressure_reg_2741_reg[23]/C
                         clock pessimism              0.129    13.029    
                         clock uncertainty           -0.154    12.875    
    SLICE_X83Y102        FDRE (Setup_fdre_C_CE)      -0.380    12.495    iicComm2Update_i/iiccomm2update_0/inst/pressure_reg_2741_reg[23]
  -------------------------------------------------------------------
                         required time                         12.495    
                         arrival time                         -11.235    
  -------------------------------------------------------------------
                         slack                                  1.260    

Slack (MET) :             1.317ns  (required time - arrival time)
  Source:                 iicComm2Update_i/iiccomm2update_0/inst/ap_CS_fsm_reg[283]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/pressure_1_reg_2784_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.163ns  (logic 0.518ns (6.346%)  route 7.645ns (93.654%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.821ns = ( 12.821 - 10.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22996, routed)       1.853     3.147    iicComm2Update_i/iiccomm2update_0/inst/ap_clk
    SLICE_X112Y69        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/ap_CS_fsm_reg[283]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y69        FDRE (Prop_fdre_C_Q)         0.518     3.665 r  iicComm2Update_i/iiccomm2update_0/inst/ap_CS_fsm_reg[283]/Q
                         net (fo=66, routed)          7.645    11.310    iicComm2Update_i/iiccomm2update_0/inst/ap_CS_fsm_state284
    SLICE_X46Y131        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/pressure_1_reg_2784_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22996, routed)       1.642    12.821    iicComm2Update_i/iiccomm2update_0/inst/ap_clk
    SLICE_X46Y131        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/pressure_1_reg_2784_reg[21]/C
                         clock pessimism              0.129    12.950    
                         clock uncertainty           -0.154    12.796    
    SLICE_X46Y131        FDRE (Setup_fdre_C_CE)      -0.169    12.627    iicComm2Update_i/iiccomm2update_0/inst/pressure_1_reg_2784_reg[21]
  -------------------------------------------------------------------
                         required time                         12.627    
                         arrival time                         -11.310    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.343ns  (required time - arrival time)
  Source:                 iicComm2Update_i/iiccomm2update_0/inst/ap_CS_fsm_reg[283]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/pressure_1_reg_2784_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.193ns  (logic 0.518ns (6.322%)  route 7.675ns (93.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 12.877 - 10.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22996, routed)       1.853     3.147    iicComm2Update_i/iiccomm2update_0/inst/ap_clk
    SLICE_X112Y69        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/ap_CS_fsm_reg[283]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y69        FDRE (Prop_fdre_C_Q)         0.518     3.665 r  iicComm2Update_i/iiccomm2update_0/inst/ap_CS_fsm_reg[283]/Q
                         net (fo=66, routed)          7.675    11.340    iicComm2Update_i/iiccomm2update_0/inst/ap_CS_fsm_state284
    SLICE_X66Y124        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/pressure_1_reg_2784_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22996, routed)       1.698    12.877    iicComm2Update_i/iiccomm2update_0/inst/ap_clk
    SLICE_X66Y124        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/pressure_1_reg_2784_reg[11]/C
                         clock pessimism              0.129    13.006    
                         clock uncertainty           -0.154    12.852    
    SLICE_X66Y124        FDRE (Setup_fdre_C_CE)      -0.169    12.683    iicComm2Update_i/iiccomm2update_0/inst/pressure_1_reg_2784_reg[11]
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                         -11.340    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.343ns  (required time - arrival time)
  Source:                 iicComm2Update_i/iiccomm2update_0/inst/ap_CS_fsm_reg[283]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/pressure_1_reg_2784_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.193ns  (logic 0.518ns (6.322%)  route 7.675ns (93.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 12.877 - 10.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22996, routed)       1.853     3.147    iicComm2Update_i/iiccomm2update_0/inst/ap_clk
    SLICE_X112Y69        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/ap_CS_fsm_reg[283]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y69        FDRE (Prop_fdre_C_Q)         0.518     3.665 r  iicComm2Update_i/iiccomm2update_0/inst/ap_CS_fsm_reg[283]/Q
                         net (fo=66, routed)          7.675    11.340    iicComm2Update_i/iiccomm2update_0/inst/ap_CS_fsm_state284
    SLICE_X66Y124        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/pressure_1_reg_2784_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22996, routed)       1.698    12.877    iicComm2Update_i/iiccomm2update_0/inst/ap_clk
    SLICE_X66Y124        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/pressure_1_reg_2784_reg[12]/C
                         clock pessimism              0.129    13.006    
                         clock uncertainty           -0.154    12.852    
    SLICE_X66Y124        FDRE (Setup_fdre_C_CE)      -0.169    12.683    iicComm2Update_i/iiccomm2update_0/inst/pressure_1_reg_2784_reg[12]
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                         -11.340    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.343ns  (required time - arrival time)
  Source:                 iicComm2Update_i/iiccomm2update_0/inst/ap_CS_fsm_reg[283]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/pressure_1_reg_2784_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.193ns  (logic 0.518ns (6.322%)  route 7.675ns (93.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 12.877 - 10.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22996, routed)       1.853     3.147    iicComm2Update_i/iiccomm2update_0/inst/ap_clk
    SLICE_X112Y69        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/ap_CS_fsm_reg[283]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y69        FDRE (Prop_fdre_C_Q)         0.518     3.665 r  iicComm2Update_i/iiccomm2update_0/inst/ap_CS_fsm_reg[283]/Q
                         net (fo=66, routed)          7.675    11.340    iicComm2Update_i/iiccomm2update_0/inst/ap_CS_fsm_state284
    SLICE_X66Y124        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/pressure_1_reg_2784_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22996, routed)       1.698    12.877    iicComm2Update_i/iiccomm2update_0/inst/ap_clk
    SLICE_X66Y124        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/pressure_1_reg_2784_reg[13]/C
                         clock pessimism              0.129    13.006    
                         clock uncertainty           -0.154    12.852    
    SLICE_X66Y124        FDRE (Setup_fdre_C_CE)      -0.169    12.683    iicComm2Update_i/iiccomm2update_0/inst/pressure_1_reg_2784_reg[13]
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                         -11.340    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.343ns  (required time - arrival time)
  Source:                 iicComm2Update_i/iiccomm2update_0/inst/ap_CS_fsm_reg[283]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/pressure_1_reg_2784_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.193ns  (logic 0.518ns (6.322%)  route 7.675ns (93.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 12.877 - 10.000 ) 
    Source Clock Delay      (SCD):    3.147ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22996, routed)       1.853     3.147    iicComm2Update_i/iiccomm2update_0/inst/ap_clk
    SLICE_X112Y69        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/ap_CS_fsm_reg[283]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y69        FDRE (Prop_fdre_C_Q)         0.518     3.665 r  iicComm2Update_i/iiccomm2update_0/inst/ap_CS_fsm_reg[283]/Q
                         net (fo=66, routed)          7.675    11.340    iicComm2Update_i/iiccomm2update_0/inst/ap_CS_fsm_state284
    SLICE_X66Y124        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/pressure_1_reg_2784_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22996, routed)       1.698    12.877    iicComm2Update_i/iiccomm2update_0/inst/ap_clk
    SLICE_X66Y124        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/pressure_1_reg_2784_reg[15]/C
                         clock pessimism              0.129    13.006    
                         clock uncertainty           -0.154    12.852    
    SLICE_X66Y124        FDRE (Setup_fdre_C_CE)      -0.169    12.683    iicComm2Update_i/iiccomm2update_0/inst/pressure_1_reg_2784_reg[15]
  -------------------------------------------------------------------
                         required time                         12.683    
                         arrival time                         -11.340    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.371ns  (required time - arrival time)
  Source:                 iicComm2Update_i/iiccomm2update_0/inst/ap_CS_fsm_reg[141]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/pressure_reg_2741_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.951ns  (logic 0.419ns (5.270%)  route 7.532ns (94.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22996, routed)       1.861     3.155    iicComm2Update_i/iiccomm2update_0/inst/ap_clk
    SLICE_X110Y62        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/ap_CS_fsm_reg[141]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDRE (Prop_fdre_C_Q)         0.419     3.574 r  iicComm2Update_i/iiccomm2update_0/inst/ap_CS_fsm_reg[141]/Q
                         net (fo=113, routed)         7.532    11.106    iicComm2Update_i/iiccomm2update_0/inst/ap_CS_fsm_state142
    SLICE_X65Y121        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/pressure_reg_2741_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22996, routed)       1.703    12.882    iicComm2Update_i/iiccomm2update_0/inst/ap_clk
    SLICE_X65Y121        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/pressure_reg_2741_reg[17]/C
                         clock pessimism              0.129    13.011    
                         clock uncertainty           -0.154    12.857    
    SLICE_X65Y121        FDRE (Setup_fdre_C_CE)      -0.380    12.477    iicComm2Update_i/iiccomm2update_0/inst/pressure_reg_2741_reg[17]
  -------------------------------------------------------------------
                         required time                         12.477    
                         arrival time                         -11.106    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.371ns  (required time - arrival time)
  Source:                 iicComm2Update_i/iiccomm2update_0/inst/ap_CS_fsm_reg[141]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/pressure_reg_2741_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.951ns  (logic 0.419ns (5.270%)  route 7.532ns (94.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22996, routed)       1.861     3.155    iicComm2Update_i/iiccomm2update_0/inst/ap_clk
    SLICE_X110Y62        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/ap_CS_fsm_reg[141]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDRE (Prop_fdre_C_Q)         0.419     3.574 r  iicComm2Update_i/iiccomm2update_0/inst/ap_CS_fsm_reg[141]/Q
                         net (fo=113, routed)         7.532    11.106    iicComm2Update_i/iiccomm2update_0/inst/ap_CS_fsm_state142
    SLICE_X65Y121        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/pressure_reg_2741_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22996, routed)       1.703    12.882    iicComm2Update_i/iiccomm2update_0/inst/ap_clk
    SLICE_X65Y121        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/pressure_reg_2741_reg[20]/C
                         clock pessimism              0.129    13.011    
                         clock uncertainty           -0.154    12.857    
    SLICE_X65Y121        FDRE (Setup_fdre_C_CE)      -0.380    12.477    iicComm2Update_i/iiccomm2update_0/inst/pressure_reg_2741_reg[20]
  -------------------------------------------------------------------
                         required time                         12.477    
                         arrival time                         -11.106    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.371ns  (required time - arrival time)
  Source:                 iicComm2Update_i/iiccomm2update_0/inst/ap_CS_fsm_reg[141]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/pressure_reg_2741_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.951ns  (logic 0.419ns (5.270%)  route 7.532ns (94.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.882ns = ( 12.882 - 10.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22996, routed)       1.861     3.155    iicComm2Update_i/iiccomm2update_0/inst/ap_clk
    SLICE_X110Y62        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/ap_CS_fsm_reg[141]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y62        FDRE (Prop_fdre_C_Q)         0.419     3.574 r  iicComm2Update_i/iiccomm2update_0/inst/ap_CS_fsm_reg[141]/Q
                         net (fo=113, routed)         7.532    11.106    iicComm2Update_i/iiccomm2update_0/inst/ap_CS_fsm_state142
    SLICE_X65Y121        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/pressure_reg_2741_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22996, routed)       1.703    12.882    iicComm2Update_i/iiccomm2update_0/inst/ap_clk
    SLICE_X65Y121        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/pressure_reg_2741_reg[22]/C
                         clock pessimism              0.129    13.011    
                         clock uncertainty           -0.154    12.857    
    SLICE_X65Y121        FDRE (Setup_fdre_C_CE)      -0.380    12.477    iicComm2Update_i/iiccomm2update_0/inst/pressure_reg_2741_reg[22]
  -------------------------------------------------------------------
                         required time                         12.477    
                         arrival time                         -11.106    
  -------------------------------------------------------------------
                         slack                                  1.371    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mukbM_U8/iiccomm2update_mukbM_MulnS_4_U/buff2_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mukbM_U8/iiccomm2update_mukbM_MulnS_4_U/buff9_reg[3]_srl7/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.126ns (42.948%)  route 0.167ns (57.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    1.034ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22996, routed)       0.698     1.034    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mukbM_U8/iiccomm2update_mukbM_MulnS_4_U/ap_clk
    DSP48_X4Y20          DSP48E1                                      r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mukbM_U8/iiccomm2update_mukbM_MulnS_4_U/buff2_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X4Y20          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      0.126     1.160 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mukbM_U8/iiccomm2update_mukbM_MulnS_4_U/buff2_reg/P[3]
                         net (fo=1, routed)           0.167     1.327    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mukbM_U8/iiccomm2update_mukbM_MulnS_4_U/buff2_reg_n_104
    SLICE_X102Y49        SRL16E                                       r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mukbM_U8/iiccomm2update_mukbM_MulnS_4_U/buff9_reg[3]_srl7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22996, routed)       0.885     1.251    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mukbM_U8/iiccomm2update_mukbM_MulnS_4_U/ap_clk
    SLICE_X102Y49        SRL16E                                       r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mukbM_U8/iiccomm2update_mukbM_MulnS_4_U/buff9_reg[3]_srl7/CLK
                         clock pessimism             -0.030     1.221    
    SLICE_X102Y49        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.315    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mukbM_U8/iiccomm2update_mukbM_MulnS_4_U/buff9_reg[3]_srl7
  -------------------------------------------------------------------
                         required time                         -1.315    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_bacud_ram_U/q0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/int_basepoint9_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.612%)  route 0.206ns (59.388%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22996, routed)       0.548     0.884    iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_bacud_ram_U/ap_clk
    SLICE_X51Y64         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_bacud_ram_U/q0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_bacud_ram_U/q0_reg[14]/Q
                         net (fo=1, routed)           0.206     1.231    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/basepoint9[14]
    SLICE_X48Y66         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/int_basepoint9_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22996, routed)       0.817     1.183    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/ap_clk
    SLICE_X48Y66         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/int_basepoint9_reg[14]/C
                         clock pessimism             -0.035     1.148    
    SLICE_X48Y66         FDRE (Hold_fdre_C_D)         0.070     1.218    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/int_basepoint9_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.218    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 iicComm2Update_i/iiccomm2update_0/inst/iic_addr_68_read_reg_2498_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/sensorData_U/iiccomm2update_sebkb_ram_U/ram_reg/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.484%)  route 0.170ns (53.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.254ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22996, routed)       0.576     0.912    iicComm2Update_i/iiccomm2update_0/inst/ap_clk
    SLICE_X54Y54         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iic_addr_68_read_reg_2498_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y54         FDRE (Prop_fdre_C_Q)         0.148     1.060 r  iicComm2Update_i/iiccomm2update_0/inst/iic_addr_68_read_reg_2498_reg[5]/Q
                         net (fo=1, routed)           0.170     1.230    iicComm2Update_i/iiccomm2update_0/inst/sensorData_U/iiccomm2update_sebkb_ram_U/Q[5]
    RAMB36_X3Y10         RAMB36E1                                     r  iicComm2Update_i/iiccomm2update_0/inst/sensorData_U/iiccomm2update_sebkb_ram_U/ram_reg/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22996, routed)       0.888     1.254    iicComm2Update_i/iiccomm2update_0/inst/sensorData_U/iiccomm2update_sebkb_ram_U/ap_clk
    RAMB36_X3Y10         RAMB36E1                                     r  iicComm2Update_i/iiccomm2update_0/inst/sensorData_U/iiccomm2update_sebkb_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism             -0.283     0.971    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.242     1.213    iicComm2Update_i/iiccomm2update_0/inst/sensorData_U/iiccomm2update_sebkb_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 iicComm2Update_i/iiccomm2update_0/inst/storemerge1_reg_1219_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/int_stat_reg_val2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.432%)  route 0.208ns (59.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22996, routed)       0.555     0.891    iicComm2Update_i/iiccomm2update_0/inst/ap_clk
    SLICE_X48Y54         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/storemerge1_reg_1219_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y54         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  iicComm2Update_i/iiccomm2update_0/inst/storemerge1_reg_1219_reg[23]/Q
                         net (fo=1, routed)           0.208     1.239    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/storemerge1_reg_1219_reg[31][23]
    SLICE_X50Y55         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/int_stat_reg_val2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22996, routed)       0.820     1.186    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/ap_clk
    SLICE_X50Y55         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/int_stat_reg_val2_reg[23]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X50Y55         FDRE (Hold_fdre_C_D)         0.063     1.214    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/int_stat_reg_val2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.214    
                         arrival time                           1.239    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.370ns (76.497%)  route 0.114ns (23.503%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.358ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22996, routed)       0.636     0.972    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X108Y98        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y98        FDRE (Prop_fdre_C_Q)         0.164     1.136 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[26]/Q
                         net (fo=2, routed)           0.113     1.249    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[53][26]
    SLICE_X106Y98        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.362 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.362    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_2
    SLICE_X106Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.401 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.401    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_2
    SLICE_X106Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.455 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.455    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_21_out
    SLICE_X106Y100       FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22996, routed)       0.992     1.358    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X106Y100       FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[32]/C
                         clock pessimism             -0.035     1.323    
    SLICE_X106Y100       FDRE (Hold_fdre_C_D)         0.105     1.428    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.455    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.403ns (78.293%)  route 0.112ns (21.707%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.361ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22996, routed)       0.637     0.973    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X111Y97        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y97        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[23]/Q
                         net (fo=2, routed)           0.111     1.225    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/opt_has_pipe.first_q_reg[53][23]
    SLICE_X112Y98        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.169     1.394 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.394    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[27].C_MUX.CARRY_MUX_n_2
    SLICE_X112Y99        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.434 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.434    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[31].C_MUX.CARRY_MUX_n_2
    SLICE_X112Y100       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.487 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.487    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/p_21_out
    SLICE_X112Y100       FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22996, routed)       0.995     1.361    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/aclk
    SLICE_X112Y100       FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[32]/C
                         clock pessimism             -0.035     1.326    
    SLICE_X112Y100       FDRE (Hold_fdre_C_D)         0.134     1.460    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_dddEe_U1/iiccomm2update_ap_ddiv_57_no_dsp_64_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.487    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udsc4_U16/iiccomm2update_udsc4_div_U/iiccomm2update_udsc4_div_u_0/loop[45].remd_tmp_reg[46][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udsc4_U16/iiccomm2update_udsc4_div_U/iiccomm2update_udsc4_div_u_0/loop[46].remd_tmp_reg[47][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.186ns (45.885%)  route 0.219ns (54.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22996, routed)       0.629     0.965    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udsc4_U16/iiccomm2update_udsc4_div_U/iiccomm2update_udsc4_div_u_0/ap_clk
    SLICE_X48Y130        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udsc4_U16/iiccomm2update_udsc4_div_U/iiccomm2update_udsc4_div_u_0/loop[45].remd_tmp_reg[46][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y130        FDRE (Prop_fdre_C_Q)         0.141     1.106 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udsc4_U16/iiccomm2update_udsc4_div_U/iiccomm2update_udsc4_div_u_0/loop[45].remd_tmp_reg[46][3]/Q
                         net (fo=3, routed)           0.219     1.325    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udsc4_U16/iiccomm2update_udsc4_div_U/iiccomm2update_udsc4_div_u_0/loop[45].remd_tmp_reg[46]__0__0[3]
    SLICE_X50Y126        LUT3 (Prop_lut3_I0_O)        0.045     1.370 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udsc4_U16/iiccomm2update_udsc4_div_U/iiccomm2update_udsc4_div_u_0/loop[46].remd_tmp[47][4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.370    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udsc4_U16/iiccomm2update_udsc4_div_U/iiccomm2update_udsc4_div_u_0/loop[46].remd_tmp[47][4]_i_1__0_n_2
    SLICE_X50Y126        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udsc4_U16/iiccomm2update_udsc4_div_U/iiccomm2update_udsc4_div_u_0/loop[46].remd_tmp_reg[47][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22996, routed)       0.891     1.257    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udsc4_U16/iiccomm2update_udsc4_div_U/iiccomm2update_udsc4_div_u_0/ap_clk
    SLICE_X50Y126        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udsc4_U16/iiccomm2update_udsc4_div_U/iiccomm2update_udsc4_div_u_0/loop[46].remd_tmp_reg[47][4]/C
                         clock pessimism             -0.039     1.218    
    SLICE_X50Y126        FDRE (Hold_fdre_C_D)         0.121     1.339    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udsc4_U16/iiccomm2update_udsc4_div_U/iiccomm2update_udsc4_div_u_0/loop[46].remd_tmp_reg[47][4]
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           1.370    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 iicComm2Update_i/iiccomm2update_0/inst/tmp_s_reg_2586_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/int_press_raw_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.369%)  route 0.226ns (61.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22996, routed)       0.559     0.895    iicComm2Update_i/iiccomm2update_0/inst/ap_clk
    SLICE_X51Y49         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/tmp_s_reg_2586_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  iicComm2Update_i/iiccomm2update_0/inst/tmp_s_reg_2586_reg[28]/Q
                         net (fo=2, routed)           0.226     1.262    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/tmp_s_reg_2586_reg[31][24]
    SLICE_X49Y46         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/int_press_raw_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22996, routed)       0.829     1.195    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/ap_clk
    SLICE_X49Y46         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/int_press_raw_reg[28]/C
                         clock pessimism             -0.035     1.160    
    SLICE_X49Y46         FDRE (Hold_fdre_C_D)         0.070     1.230    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/int_press_raw_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udrcU_U15/iiccomm2update_udrcU_div_U/iiccomm2update_udrcU_div_u_0/loop[16].remd_tmp_reg[17][35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udrcU_U15/iiccomm2update_udrcU_div_U/iiccomm2update_udrcU_div_u_0/loop[17].remd_tmp_reg[18][36]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.209ns (41.405%)  route 0.296ns (58.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22996, routed)       0.579     0.915    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udrcU_U15/iiccomm2update_udrcU_div_U/iiccomm2update_udrcU_div_u_0/ap_clk
    SLICE_X62Y95         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udrcU_U15/iiccomm2update_udrcU_div_U/iiccomm2update_udrcU_div_u_0/loop[16].remd_tmp_reg[17][35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y95         FDRE (Prop_fdre_C_Q)         0.164     1.079 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udrcU_U15/iiccomm2update_udrcU_div_U/iiccomm2update_udrcU_div_u_0/loop[16].remd_tmp_reg[17][35]/Q
                         net (fo=3, routed)           0.296     1.374    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udrcU_U15/iiccomm2update_udrcU_div_U/iiccomm2update_udrcU_div_u_0/loop[16].remd_tmp_reg[17]__0[35]
    SLICE_X62Y104        LUT3 (Prop_lut3_I0_O)        0.045     1.419 r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udrcU_U15/iiccomm2update_udrcU_div_U/iiccomm2update_udrcU_div_u_0/loop[17].remd_tmp[18][36]_i_1/O
                         net (fo=1, routed)           0.000     1.419    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udrcU_U15/iiccomm2update_udrcU_div_U/iiccomm2update_udrcU_div_u_0/loop[17].remd_tmp[18][36]_i_1_n_2
    SLICE_X62Y104        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udrcU_U15/iiccomm2update_udrcU_div_U/iiccomm2update_udrcU_div_u_0/loop[17].remd_tmp_reg[18][36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22996, routed)       0.934     1.300    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udrcU_U15/iiccomm2update_udrcU_div_U/iiccomm2update_udrcU_div_u_0/ap_clk
    SLICE_X62Y104        FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udrcU_U15/iiccomm2update_udrcU_div_U/iiccomm2update_udrcU_div_u_0/loop[17].remd_tmp_reg[18][36]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X62Y104        FDRE (Hold_fdre_C_D)         0.120     1.385    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_udrcU_U15/iiccomm2update_udrcU_div_U/iiccomm2update_udrcU_div_u_0/loop[17].remd_tmp_reg[18][36]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 iicComm2Update_i/iiccomm2update_0/inst/iic_addr_16_read_reg_2449_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/int_stat_reg_outValue1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.680%)  route 0.233ns (62.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22996, routed)       0.562     0.898    iicComm2Update_i/iiccomm2update_0/inst/ap_clk
    SLICE_X48Y49         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iic_addr_16_read_reg_2449_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  iicComm2Update_i/iiccomm2update_0/inst/iic_addr_16_read_reg_2449_reg[16]/Q
                         net (fo=1, routed)           0.233     1.272    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/iic_addr_16_read_reg_2449_reg[31][16]
    SLICE_X48Y50         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/int_stat_reg_outValue1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    iicComm2Update_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=22996, routed)       0.825     1.191    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/ap_clk
    SLICE_X48Y50         FDRE                                         r  iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/int_stat_reg_outValue1_reg[16]/C
                         clock pessimism             -0.030     1.161    
    SLICE_X48Y50         FDRE (Hold_fdre_C_D)         0.076     1.237    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_AXILiteS_s_axi_U/int_stat_reg_outValue1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.237    
                         arrival time                           1.272    
  -------------------------------------------------------------------
                         slack                                  0.035    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { iicComm2Update_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y22    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_read/buff_rdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y22    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_read/buff_rdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y24    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y24    iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_iic_m_axi_U/bus_write/buff_wdata/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y10    iicComm2Update_i/iiccomm2update_0/inst/sensorData_U/iiccomm2update_sebkb_ram_U/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X3Y10    iicComm2Update_i/iiccomm2update_0/inst/sensorData_U/iiccomm2update_sebkb_ram_U/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  iicComm2Update_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X4Y17     iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_muibs_U6/iiccomm2update_muibs_Mul6S_0_U/buff1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X3Y22     iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_mujbC_U7/iiccomm2update_mujbC_MulnS_3_U/buff4_reg__1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X4Y31     iicComm2Update_i/iiccomm2update_0/inst/iiccomm2update_muocq_U12/iiccomm2update_muocq_MulnS_5_U/buff4_reg__1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y66    iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_bacud_ram_U/ram_reg_0_15_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y66    iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_bacud_ram_U/ram_reg_0_15_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y66    iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_bacud_ram_U/ram_reg_0_15_10_10/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y66    iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_bacud_ram_U/ram_reg_0_15_10_10/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y66    iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_bacud_ram_U/ram_reg_0_15_11_11/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y66    iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_bacud_ram_U/ram_reg_0_15_11_11/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y66    iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_bacud_ram_U/ram_reg_0_15_12_12/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y66    iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_bacud_ram_U/ram_reg_0_15_12_12/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y66    iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_bacud_ram_U/ram_reg_0_15_13_13/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y66    iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_bacud_ram_U/ram_reg_0_15_13_13/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y69    iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_bacud_ram_U/ram_reg_0_15_24_24/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y69    iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_bacud_ram_U/ram_reg_0_15_24_24/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y69    iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_bacud_ram_U/ram_reg_0_15_25_25/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y69    iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_bacud_ram_U/ram_reg_0_15_25_25/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y69    iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_bacud_ram_U/ram_reg_0_15_26_26/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y69    iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_bacud_ram_U/ram_reg_0_15_26_26/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y69    iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_bacud_ram_U/ram_reg_0_15_27_27/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y69    iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_bacud_ram_U/ram_reg_0_15_27_27/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y64    iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_bacud_ram_U/ram_reg_0_15_6_6/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X50Y64    iicComm2Update_i/iiccomm2update_0/inst/basepointData_U/iiccomm2update_bacud_ram_U/ram_reg_0_15_6_6/SP/CLK



