{
  "design": {
    "design_info": {
      "boundary_crc": "0xB878E401102F5FDA",
      "device": "xc7z007sclg400-1",
      "gen_directory": "../../../../project_12.2.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1.1",
      "validated": "true"
    },
    "design_tree": {
      "displaycontrollerE1_0": "",
      "random_FSM_0": "",
      "clock_divider_0": "",
      "clock_divider_1": "",
      "xlconstant_0": "",
      "xlconstant_1": ""
    },
    "ports": {
      "seg_an": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "seg_cat": {
        "direction": "O",
        "left": "7",
        "right": "0"
      },
      "clk": {
        "direction": "I"
      },
      "rst": {
        "direction": "I"
      },
      "start": {
        "direction": "I"
      }
    },
    "components": {
      "displaycontrollerE1_0": {
        "vlnv": "xilinx.com:module_ref:displaycontrollerE1_wrapper:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_displaycontrollerE1_0_0",
        "xci_path": "ip\\design_1_displaycontrollerE1_0_0\\design_1_displaycontrollerE1_0_0.xci",
        "inst_hier_path": "displaycontrollerE1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "displaycontrollerE1_wrapper",
          "boundary_crc": "0x0"
        },
        "ports": {
          "I": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "seg_an": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "seg_cat": {
            "direction": "O",
            "left": "7",
            "right": "0"
          }
        }
      },
      "random_FSM_0": {
        "vlnv": "xilinx.com:module_ref:random_FSM:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_random_FSM_0_1",
        "xci_path": "ip\\design_1_random_FSM_0_1\\design_1_random_FSM_0_1.xci",
        "inst_hier_path": "random_FSM_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "random_FSM",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "start": {
            "direction": "I"
          },
          "random_num": {
            "direction": "O",
            "left": "14",
            "right": "0"
          }
        }
      },
      "clock_divider_0": {
        "vlnv": "xilinx.com:module_ref:clock_divider:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_clock_divider_0_0",
        "xci_path": "ip\\design_1_clock_divider_0_0\\design_1_clock_divider_0_0.xci",
        "inst_hier_path": "clock_divider_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "clock_divider",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "terminalcount": {
            "direction": "I",
            "left": "16",
            "right": "0"
          },
          "clk_div": {
            "direction": "O"
          }
        }
      },
      "clock_divider_1": {
        "vlnv": "xilinx.com:module_ref:clock_divider:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_clock_divider_1_0",
        "xci_path": "ip\\design_1_clock_divider_1_0\\design_1_clock_divider_1_0.xci",
        "inst_hier_path": "clock_divider_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "clock_divider",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "terminalcount": {
            "direction": "I",
            "left": "16",
            "right": "0"
          },
          "clk_div": {
            "direction": "O"
          }
        }
      },
      "xlconstant_0": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "9",
        "xci_name": "design_1_xlconstant_0_0",
        "xci_path": "ip\\design_1_xlconstant_0_0\\design_1_xlconstant_0_0.xci",
        "inst_hier_path": "xlconstant_0",
        "parameters": {
          "CONST_VAL": {
            "value": "6250"
          },
          "CONST_WIDTH": {
            "value": "17"
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "ip_revision": "9",
        "xci_name": "design_1_xlconstant_0_1",
        "xci_path": "ip\\design_1_xlconstant_0_1\\design_1_xlconstant_0_1.xci",
        "inst_hier_path": "xlconstant_1",
        "parameters": {
          "CONST_VAL": {
            "value": "50000"
          },
          "CONST_WIDTH": {
            "value": "17"
          }
        }
      }
    },
    "nets": {
      "clk_1": {
        "ports": [
          "clk",
          "clock_divider_1/clk"
        ]
      },
      "clock_divider_0_clk_div": {
        "ports": [
          "clock_divider_0/clk_div",
          "random_FSM_0/clk",
          "displaycontrollerE1_0/clk"
        ]
      },
      "clock_divider_1_clk_div": {
        "ports": [
          "clock_divider_1/clk_div",
          "clock_divider_0/clk"
        ]
      },
      "displaycontrollerE1_0_seg_an": {
        "ports": [
          "displaycontrollerE1_0/seg_an",
          "seg_an"
        ]
      },
      "displaycontrollerE1_0_seg_cat": {
        "ports": [
          "displaycontrollerE1_0/seg_cat",
          "seg_cat"
        ]
      },
      "random_FSM_0_random_num": {
        "ports": [
          "random_FSM_0/random_num",
          "displaycontrollerE1_0/I"
        ]
      },
      "rst_1": {
        "ports": [
          "rst",
          "random_FSM_0/rst",
          "displaycontrollerE1_0/rst",
          "clock_divider_1/rst",
          "clock_divider_0/rst"
        ]
      },
      "start_1": {
        "ports": [
          "start",
          "random_FSM_0/start"
        ]
      },
      "xlconstant_0_dout": {
        "ports": [
          "xlconstant_0/dout",
          "clock_divider_1/terminalcount"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "clock_divider_0/terminalcount"
        ]
      }
    }
  }
}