// Seed: 3134947318
module module_0 (
    input tri0 id_0,
    input wor id_1,
    output wire id_2,
    input wire id_3,
    input uwire id_4,
    output supply0 id_5,
    output wand id_6,
    input wor id_7
    , id_33,
    input uwire id_8,
    input uwire id_9,
    input wire id_10,
    input tri0 id_11,
    output tri0 id_12,
    input supply0 id_13,
    input tri1 id_14,
    input uwire id_15,
    input tri1 id_16,
    input supply0 id_17,
    input supply0 id_18,
    output wire id_19,
    input wire id_20,
    input tri id_21,
    output wor id_22,
    input supply0 id_23,
    input wand id_24,
    input tri id_25,
    input supply1 id_26,
    output uwire id_27,
    output wor id_28,
    output wor id_29,
    input wand id_30,
    output supply1 id_31
);
endmodule
module module_1 (
    output supply0 id_0,
    output wand id_1,
    output tri0 id_2,
    input supply0 id_3,
    output supply1 id_4,
    input tri0 id_5,
    input wand id_6,
    input wire id_7,
    output tri0 id_8,
    input tri1 id_9,
    input wire id_10,
    output supply1 id_11,
    input supply1 id_12,
    input wor id_13,
    output tri id_14,
    output uwire id_15
);
  assign id_11 = id_10;
  and primCall (id_4, id_3, id_13, id_5, id_10, id_6, id_7, id_12);
  module_0 modCall_1 (
      id_6,
      id_10,
      id_14,
      id_5,
      id_5,
      id_1,
      id_11,
      id_12,
      id_12,
      id_3,
      id_12,
      id_6,
      id_15,
      id_10,
      id_9,
      id_9,
      id_12,
      id_3,
      id_13,
      id_1,
      id_3,
      id_13,
      id_8,
      id_7,
      id_7,
      id_13,
      id_10,
      id_2,
      id_15,
      id_8,
      id_12,
      id_4
  );
  assign modCall_1.id_20 = 0;
endmodule
