{
	"raw": {},
	"required": [
		"Filename",
		"Size"
	],
	"package": "covered",
	"version": "0.7.10-3",
	"section": "universe/electronics",
	"priority": "optional",
	"architecture": "amd64",
	"depends": [
		"libc6 (>= 2.14)",
		"libtcl8.6 (>= 8.6.0)",
		"libtk8.6 (>= 8.6.0)",
		"zlib1g (>= 1:1.1.4)",
		"tklib"
	],
	"recommends": [
		"iverilog | verilog | gplcver (>= 2.12a-1.1)"
	],
	"installedSize": 2337,
	"maintainer": "Ubuntu Developers <ubuntu-devel-discuss@lists.ubuntu.com>",
	"description": "Verilog code coverage analysis tool",
	"homepage": "http://covered.sourceforge.net/",
	"filename": "pool/universe/c/covered/covered_0.7.10-3_amd64.deb",
	"size": 538484,
	"md5": "dadf8d760b36b92ad4e2d0939cc69ada",
	"sha1": "edb8ac289a3576a37af6fe0c4800def8829a6be1",
	"sha256": "0c97929703673c8a7b68c0c3b17d66080c4c2dcc56ece03a0e67b48058802a30",
	"descriptionMd5": "86b156bb1e738b3df7a11df6bbe5429e"
}