-- -------------------------------------------------------------
-- 
-- File Name: C:\GIT\pcore_Branch\Chilipepper\Labs\Lab_0\MATLAB\codegen\blink_leds\hdlsrc\blink_leds_fixpt.vhd
-- Created: 2013-10-09 11:27:51
-- 
-- Generated by MATLAB 8.2, MATLAB Coder 2.5 and HDL Coder 3.3
-- 
-- 
-- 
-- -------------------------------------------------------------
-- Rate and Clocking Details
-- -------------------------------------------------------------
-- Design base rate: 1
-- 
-- 
-- Clock Enable  Sample Time
-- -------------------------------------------------------------
-- ce_out        1
-- -------------------------------------------------------------
-- 
-- 
-- Output Signal                 Clock Enable  Sample Time
-- -------------------------------------------------------------
-- blinky                        ce_out        1
-- -------------------------------------------------------------
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: blink_leds_fixpt
-- Source Path: blink_leds_fixpt
-- Hierarchy Level: 0
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY blink_leds_fixpt IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        clk_enable                        :   IN    std_logic;
        dummy_input                       :   IN    std_logic;  -- ufix1
        ce_out                            :   OUT   std_logic;
        blinky                            :   OUT   std_logic_vector(3 DOWNTO 0)  -- ufix4
        );
END blink_leds_fixpt;


ARCHITECTURE rtl OF blink_leds_fixpt IS

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL tmp                              : unsigned(29 DOWNTO 0);  -- ufix30
  SIGNAL blinky_cnt                       : unsigned(29 DOWNTO 0);  -- ufix30
  SIGNAL blinky_cnt_1                     : unsigned(29 DOWNTO 0);  -- ufix30
  SIGNAL blinky_1                         : unsigned(3 DOWNTO 0);  -- ufix4
  SIGNAL p5blinky_mul_temp                : unsigned(43 DOWNTO 0);  -- ufix44_En37
  SIGNAL p5blinky_cast                    : unsigned(6 DOWNTO 0);  -- ufix7

BEGIN
  enb <= clk_enable;

  blinky_cnt_reg_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      blinky_cnt <= to_unsigned(2#000000000000000000000000000000#, 30);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb = '1' THEN
        blinky_cnt <= tmp;
      END IF;
    END IF;
  END PROCESS blinky_cnt_reg_process;


  --HDL code generation from MATLAB function: blink_leds_fixpt
  --%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
  --                                                                          %
  --       Generated by MATLAB 8.2, MATLAB Coder 2.5 and HDL Coder 3.3        %
  --                                                                          %
  --%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%%
  blinky_cnt_1 <= blinky_cnt + 1;

  
  tmp <= to_unsigned(2#000000000000000000000000000000#, 30) WHEN blinky_cnt_1 = 160000000 ELSE
      blinky_cnt_1;

  p5blinky_mul_temp <= tmp * to_unsigned(2#11010110101111#, 14);
  p5blinky_cast <= p5blinky_mul_temp(43 DOWNTO 37);
  blinky_1 <= p5blinky_cast(3 DOWNTO 0);

  blinky <= std_logic_vector(blinky_1);

  ce_out <= clk_enable;

END rtl;

