Simulator report for lab3_qsim
Sun Nov 29 17:36:13 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 640.0 ns     ;
; Simulation Netlist Size     ; 203 nodes    ;
; Simulation Coverage         ;      96.55 % ;
; Total Number of Transitions ; 2753         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                          ;
+--------------------------------------------------------------------------------------------+------------------------------------------------+---------------+
; Option                                                                                     ; Setting                                        ; Default Value ;
+--------------------------------------------------------------------------------------------+------------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                     ; Timing        ;
; Start time                                                                                 ; 0 ns                                           ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                            ;               ;
; Vector input source                                                                        ; /home/ruslan/ceg2136/lab3/lab3/Lab3TopLSC0.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                             ; On            ;
; Check outputs                                                                              ; Off                                            ; Off           ;
; Report simulation coverage                                                                 ; On                                             ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                             ; On            ;
; Display missing 1-value coverage report                                                    ; On                                             ; On            ;
; Display missing 0-value coverage report                                                    ; On                                             ; On            ;
; Detect setup and hold time violations                                                      ; Off                                            ; Off           ;
; Detect glitches                                                                            ; Off                                            ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                            ; Off           ;
; Generate Signal Activity File                                                              ; Off                                            ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                            ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                            ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                             ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                     ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                            ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                            ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                           ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport                                      ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport                                      ; Transport     ;
+--------------------------------------------------------------------------------------------+------------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      96.55 % ;
; Total nodes checked                                 ; 203          ;
; Total output ports checked                          ; 203          ;
; Total output ports with complete 1/0-value coverage ; 196          ;
; Total output ports with no 1/0-value coverage       ; 1            ;
; Total output ports with no 1-value coverage         ; 7            ;
; Total output ports with no 0-value coverage         ; 1            ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                              ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; Node Name                                                                         ; Output Port Name                                                                  ; Output Port Type ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+
; |lab3top|Z                                                                        ; |lab3top|Z                                                                        ; pin_out          ;
; |lab3top|S3                                                                       ; |lab3top|S3                                                                       ; out              ;
; |lab3top|S2                                                                       ; |lab3top|S2                                                                       ; out              ;
; |lab3top|S1                                                                       ; |lab3top|S1                                                                       ; out              ;
; |lab3top|S0                                                                       ; |lab3top|S0                                                                       ; out              ;
; |lab3top|clk                                                                      ; |lab3top|clk                                                                      ; out              ;
; |lab3top|A3                                                                       ; |lab3top|A3                                                                       ; out              ;
; |lab3top|A2                                                                       ; |lab3top|A2                                                                       ; out              ;
; |lab3top|A1                                                                       ; |lab3top|A1                                                                       ; out              ;
; |lab3top|A0                                                                       ; |lab3top|A0                                                                       ; out              ;
; |lab3top|B3                                                                       ; |lab3top|B3                                                                       ; out              ;
; |lab3top|B2                                                                       ; |lab3top|B2                                                                       ; out              ;
; |lab3top|B1                                                                       ; |lab3top|B1                                                                       ; out              ;
; |lab3top|B0                                                                       ; |lab3top|B0                                                                       ; out              ;
; |lab3top|inst7                                                                    ; |lab3top|inst7                                                                    ; out0             ;
; |lab3top|inst13                                                                   ; |lab3top|inst13                                                                   ; out0             ;
; |lab3top|inst8                                                                    ; |lab3top|inst8                                                                    ; out0             ;
; |lab3top|inst12                                                                   ; |lab3top|inst12                                                                   ; out0             ;
; |lab3top|S                                                                        ; |lab3top|S                                                                        ; pin_out          ;
; |lab3top|Cy                                                                       ; |lab3top|Cy                                                                       ; pin_out          ;
; |lab3top|V                                                                        ; |lab3top|V                                                                        ; pin_out          ;
; |lab3top|C3                                                                       ; |lab3top|C3                                                                       ; pin_out          ;
; |lab3top|C2                                                                       ; |lab3top|C2                                                                       ; pin_out          ;
; |lab3top|C1                                                                       ; |lab3top|C1                                                                       ; pin_out          ;
; |lab3top|C0                                                                       ; |lab3top|C0                                                                       ; pin_out          ;
; |lab3top|register4bits:inst5|inst3                                                ; |lab3top|register4bits:inst5|inst3                                                ; regout           ;
; |lab3top|register4bits:inst5|inst2                                                ; |lab3top|register4bits:inst5|inst2                                                ; regout           ;
; |lab3top|register4bits:inst5|inst1                                                ; |lab3top|register4bits:inst5|inst1                                                ; regout           ;
; |lab3top|register4bits:inst5|inst                                                 ; |lab3top|register4bits:inst5|inst                                                 ; regout           ;
; |lab3top|register4bits:inst4|inst3                                                ; |lab3top|register4bits:inst4|inst3                                                ; regout           ;
; |lab3top|register4bits:inst4|inst2                                                ; |lab3top|register4bits:inst4|inst2                                                ; regout           ;
; |lab3top|register4bits:inst4|inst1                                                ; |lab3top|register4bits:inst4|inst1                                                ; regout           ;
; |lab3top|register4bits:inst4|inst                                                 ; |lab3top|register4bits:inst4|inst                                                 ; regout           ;
; |lab3top|register4bits:inst3|inst3                                                ; |lab3top|register4bits:inst3|inst3                                                ; regout           ;
; |lab3top|register4bits:inst3|inst2                                                ; |lab3top|register4bits:inst3|inst2                                                ; regout           ;
; |lab3top|register4bits:inst3|inst1                                                ; |lab3top|register4bits:inst3|inst1                                                ; regout           ;
; |lab3top|register4bits:inst3|inst                                                 ; |lab3top|register4bits:inst3|inst                                                 ; regout           ;
; |lab3top|register4bits:inst2|inst3                                                ; |lab3top|register4bits:inst2|inst3                                                ; regout           ;
; |lab3top|register4bits:inst2|inst2                                                ; |lab3top|register4bits:inst2|inst2                                                ; regout           ;
; |lab3top|register4bits:inst2|inst1                                                ; |lab3top|register4bits:inst2|inst1                                                ; regout           ;
; |lab3top|register4bits:inst2|inst                                                 ; |lab3top|register4bits:inst2|inst                                                 ; regout           ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|inst7                             ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|inst7                             ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|inst6                             ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|inst6                             ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|inst5                             ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|inst5                             ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|inst4                             ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|inst4                             ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|74151:inst|f74151:sub|81          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|74151:inst|f74151:sub|81          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|74151:inst|f74151:sub|79          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|74151:inst|f74151:sub|79          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|74151:inst|f74151:sub|78          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|74151:inst|f74151:sub|78          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|74151:inst|f74151:sub|71          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|74151:inst|f74151:sub|71          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|74151:inst|f74151:sub|72          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|74151:inst|f74151:sub|72          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|74151:inst|f74151:sub|68          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|74151:inst|f74151:sub|68          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|74151:inst|f74151:sub|62          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|74151:inst|f74151:sub|62          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|74151:inst|f74151:sub|83          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|74151:inst|f74151:sub|83          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|74151:inst|f74151:sub|77          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|74151:inst|f74151:sub|77          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|74151:inst|f74151:sub|73          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|74151:inst|f74151:sub|73          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|74151:inst|f74151:sub|69          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|74151:inst|f74151:sub|69          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|74151:inst|f74151:sub|64          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|74151:inst|f74151:sub|64          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|74151:inst|f74151:sub|74          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|74151:inst|f74151:sub|74          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|74151:inst|f74151:sub|70          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|74151:inst|f74151:sub|70          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|74151:inst|f74151:sub|65          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|74151:inst|f74151:sub|65          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|74151:inst|f74151:sub|66          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|74151:inst|f74151:sub|66          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|inst7                             ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|inst7                             ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|inst6                             ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|inst6                             ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|inst5                             ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|inst5                             ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|inst4                             ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|inst4                             ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|74151:inst|f74151:sub|81          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|74151:inst|f74151:sub|81          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|74151:inst|f74151:sub|79          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|74151:inst|f74151:sub|79          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|74151:inst|f74151:sub|78          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|74151:inst|f74151:sub|78          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|74151:inst|f74151:sub|71          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|74151:inst|f74151:sub|71          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|74151:inst|f74151:sub|72          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|74151:inst|f74151:sub|72          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|74151:inst|f74151:sub|68          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|74151:inst|f74151:sub|68          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|74151:inst|f74151:sub|61          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|74151:inst|f74151:sub|61          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|74151:inst|f74151:sub|62          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|74151:inst|f74151:sub|62          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|74151:inst|f74151:sub|83          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|74151:inst|f74151:sub|83          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|74151:inst|f74151:sub|77          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|74151:inst|f74151:sub|77          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|74151:inst|f74151:sub|73          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|74151:inst|f74151:sub|73          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|74151:inst|f74151:sub|69          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|74151:inst|f74151:sub|69          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|74151:inst|f74151:sub|63          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|74151:inst|f74151:sub|63          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|74151:inst|f74151:sub|64          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|74151:inst|f74151:sub|64          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|74151:inst|f74151:sub|74          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|74151:inst|f74151:sub|74          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|74151:inst|f74151:sub|70          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|74151:inst|f74151:sub|70          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|74151:inst|f74151:sub|65          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|74151:inst|f74151:sub|65          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|74151:inst|f74151:sub|66          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst2|74151:inst|f74151:sub|66          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|inst7                             ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|inst7                             ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|inst6                             ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|inst6                             ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|inst5                             ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|inst5                             ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|inst4                             ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|inst4                             ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|74151:inst|f74151:sub|81          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|74151:inst|f74151:sub|81          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|74151:inst|f74151:sub|79          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|74151:inst|f74151:sub|79          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|74151:inst|f74151:sub|78          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|74151:inst|f74151:sub|78          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|74151:inst|f74151:sub|71          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|74151:inst|f74151:sub|71          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|74151:inst|f74151:sub|72          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|74151:inst|f74151:sub|72          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|74151:inst|f74151:sub|68          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|74151:inst|f74151:sub|68          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|74151:inst|f74151:sub|62          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|74151:inst|f74151:sub|62          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|74151:inst|f74151:sub|83          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|74151:inst|f74151:sub|83          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|74151:inst|f74151:sub|77          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|74151:inst|f74151:sub|77          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|74151:inst|f74151:sub|73          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|74151:inst|f74151:sub|73          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|74151:inst|f74151:sub|69          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|74151:inst|f74151:sub|69          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|74151:inst|f74151:sub|63          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|74151:inst|f74151:sub|63          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|74151:inst|f74151:sub|74          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|74151:inst|f74151:sub|74          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|74151:inst|f74151:sub|70          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|74151:inst|f74151:sub|70          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|74151:inst|f74151:sub|65          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|74151:inst|f74151:sub|65          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|74151:inst|f74151:sub|66          ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|74151:inst|f74151:sub|66          ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst|inst7                              ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst|inst7                              ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst|inst6                              ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst|inst6                              ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst|inst5                              ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst|inst5                              ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst|inst4                              ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst|inst4                              ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst|74151:inst|f74151:sub|81           ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst|74151:inst|f74151:sub|81           ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst|74151:inst|f74151:sub|79           ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst|74151:inst|f74151:sub|79           ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst|74151:inst|f74151:sub|78           ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst|74151:inst|f74151:sub|78           ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst|74151:inst|f74151:sub|71           ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst|74151:inst|f74151:sub|71           ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst|74151:inst|f74151:sub|72           ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst|74151:inst|f74151:sub|72           ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst|74151:inst|f74151:sub|68           ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst|74151:inst|f74151:sub|68           ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst|74151:inst|f74151:sub|61           ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst|74151:inst|f74151:sub|61           ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst|74151:inst|f74151:sub|62           ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst|74151:inst|f74151:sub|62           ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst|74151:inst|f74151:sub|83           ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst|74151:inst|f74151:sub|83           ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst|74151:inst|f74151:sub|77           ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst|74151:inst|f74151:sub|77           ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst|74151:inst|f74151:sub|73           ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst|74151:inst|f74151:sub|73           ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst|74151:inst|f74151:sub|69           ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst|74151:inst|f74151:sub|69           ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst|74151:inst|f74151:sub|63           ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst|74151:inst|f74151:sub|63           ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst|74151:inst|f74151:sub|64           ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst|74151:inst|f74151:sub|64           ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst|74151:inst|f74151:sub|74           ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst|74151:inst|f74151:sub|74           ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst|74151:inst|f74151:sub|66           ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst|74151:inst|f74151:sub|66           ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst4|74153:inst|9  ; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst4|74153:inst|9  ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst4|74153:inst|1  ; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst4|74153:inst|1  ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst4|74153:inst|2  ; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst4|74153:inst|2  ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst4|74153:inst|3  ; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst4|74153:inst|3  ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst4|74153:inst|4  ; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst4|74153:inst|4  ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst4|74153:inst|10 ; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst4|74153:inst|10 ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst4|74153:inst|7  ; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst4|74153:inst|7  ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst2|74153:inst|9  ; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst2|74153:inst|9  ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst2|74153:inst|1  ; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst2|74153:inst|1  ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst2|74153:inst|2  ; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst2|74153:inst|2  ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst2|74153:inst|3  ; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst2|74153:inst|3  ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst2|74153:inst|4  ; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst2|74153:inst|4  ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst2|74153:inst|10 ; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst2|74153:inst|10 ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst2|74153:inst|5  ; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst2|74153:inst|5  ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst2|74153:inst|7  ; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst2|74153:inst|7  ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst1|74153:inst|9  ; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst1|74153:inst|9  ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst1|74153:inst|1  ; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst1|74153:inst|1  ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst1|74153:inst|2  ; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst1|74153:inst|2  ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst1|74153:inst|3  ; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst1|74153:inst|3  ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst1|74153:inst|4  ; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst1|74153:inst|4  ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst1|74153:inst|10 ; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst1|74153:inst|10 ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst1|74153:inst|5  ; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst1|74153:inst|5  ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst1|74153:inst|7  ; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst1|74153:inst|7  ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst|74153:inst|9   ; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst|74153:inst|9   ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst|74153:inst|1   ; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst|74153:inst|1   ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst|74153:inst|2   ; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst|74153:inst|2   ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst|74153:inst|3   ; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst|74153:inst|3   ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst|74153:inst|4   ; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst|74153:inst|4   ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst|74153:inst|10  ; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst|74153:inst|10  ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst|74153:inst|5   ; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst|74153:inst|5   ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|fulladder4bits:inst3|fulladder1bit:inst3|inst3    ; |lab3top|ALU:inst1|AC4bits:inst|fulladder4bits:inst3|fulladder1bit:inst3|inst3    ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|fulladder4bits:inst3|fulladder1bit:inst3|inst2    ; |lab3top|ALU:inst1|AC4bits:inst|fulladder4bits:inst3|fulladder1bit:inst3|inst2    ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|fulladder4bits:inst3|fulladder1bit:inst3|inst4    ; |lab3top|ALU:inst1|AC4bits:inst|fulladder4bits:inst3|fulladder1bit:inst3|inst4    ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|fulladder4bits:inst3|fulladder1bit:inst3|inst     ; |lab3top|ALU:inst1|AC4bits:inst|fulladder4bits:inst3|fulladder1bit:inst3|inst     ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|fulladder4bits:inst3|fulladder1bit:inst3|inst1    ; |lab3top|ALU:inst1|AC4bits:inst|fulladder4bits:inst3|fulladder1bit:inst3|inst1    ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|fulladder4bits:inst3|fulladder1bit:inst2|inst3    ; |lab3top|ALU:inst1|AC4bits:inst|fulladder4bits:inst3|fulladder1bit:inst2|inst3    ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|fulladder4bits:inst3|fulladder1bit:inst2|inst2    ; |lab3top|ALU:inst1|AC4bits:inst|fulladder4bits:inst3|fulladder1bit:inst2|inst2    ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|fulladder4bits:inst3|fulladder1bit:inst2|inst4    ; |lab3top|ALU:inst1|AC4bits:inst|fulladder4bits:inst3|fulladder1bit:inst2|inst4    ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|fulladder4bits:inst3|fulladder1bit:inst2|inst     ; |lab3top|ALU:inst1|AC4bits:inst|fulladder4bits:inst3|fulladder1bit:inst2|inst     ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|fulladder4bits:inst3|fulladder1bit:inst2|inst1    ; |lab3top|ALU:inst1|AC4bits:inst|fulladder4bits:inst3|fulladder1bit:inst2|inst1    ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|fulladder4bits:inst3|fulladder1bit:inst1|inst3    ; |lab3top|ALU:inst1|AC4bits:inst|fulladder4bits:inst3|fulladder1bit:inst1|inst3    ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|fulladder4bits:inst3|fulladder1bit:inst1|inst2    ; |lab3top|ALU:inst1|AC4bits:inst|fulladder4bits:inst3|fulladder1bit:inst1|inst2    ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|fulladder4bits:inst3|fulladder1bit:inst1|inst4    ; |lab3top|ALU:inst1|AC4bits:inst|fulladder4bits:inst3|fulladder1bit:inst1|inst4    ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|fulladder4bits:inst3|fulladder1bit:inst1|inst     ; |lab3top|ALU:inst1|AC4bits:inst|fulladder4bits:inst3|fulladder1bit:inst1|inst     ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|fulladder4bits:inst3|fulladder1bit:inst1|inst1    ; |lab3top|ALU:inst1|AC4bits:inst|fulladder4bits:inst3|fulladder1bit:inst1|inst1    ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|fulladder4bits:inst3|fulladder1bit:inst|inst3     ; |lab3top|ALU:inst1|AC4bits:inst|fulladder4bits:inst3|fulladder1bit:inst|inst3     ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|fulladder4bits:inst3|fulladder1bit:inst|inst2     ; |lab3top|ALU:inst1|AC4bits:inst|fulladder4bits:inst3|fulladder1bit:inst|inst2     ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|fulladder4bits:inst3|fulladder1bit:inst|inst4     ; |lab3top|ALU:inst1|AC4bits:inst|fulladder4bits:inst3|fulladder1bit:inst|inst4     ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|fulladder4bits:inst3|fulladder1bit:inst|inst      ; |lab3top|ALU:inst1|AC4bits:inst|fulladder4bits:inst3|fulladder1bit:inst|inst      ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|fulladder4bits:inst3|fulladder1bit:inst|inst1     ; |lab3top|ALU:inst1|AC4bits:inst|fulladder4bits:inst3|fulladder1bit:inst|inst1     ; out0             ;
; |lab3top|ALU:inst1|74257:inst2|29                                                 ; |lab3top|ALU:inst1|74257:inst2|29                                                 ; out              ;
; |lab3top|ALU:inst1|74257:inst2|30                                                 ; |lab3top|ALU:inst1|74257:inst2|30                                                 ; out0             ;
; |lab3top|ALU:inst1|74257:inst2|36                                                 ; |lab3top|ALU:inst1|74257:inst2|36                                                 ; out0             ;
; |lab3top|ALU:inst1|74257:inst2|8                                                  ; |lab3top|ALU:inst1|74257:inst2|8                                                  ; out0             ;
; |lab3top|ALU:inst1|74257:inst2|26                                                 ; |lab3top|ALU:inst1|74257:inst2|26                                                 ; out              ;
; |lab3top|ALU:inst1|74257:inst2|25                                                 ; |lab3top|ALU:inst1|74257:inst2|25                                                 ; out0             ;
; |lab3top|ALU:inst1|74257:inst2|35                                                 ; |lab3top|ALU:inst1|74257:inst2|35                                                 ; out0             ;
; |lab3top|ALU:inst1|74257:inst2|6                                                  ; |lab3top|ALU:inst1|74257:inst2|6                                                  ; out0             ;
; |lab3top|ALU:inst1|74257:inst2|22                                                 ; |lab3top|ALU:inst1|74257:inst2|22                                                 ; out              ;
; |lab3top|ALU:inst1|74257:inst2|21                                                 ; |lab3top|ALU:inst1|74257:inst2|21                                                 ; out0             ;
; |lab3top|ALU:inst1|74257:inst2|34                                                 ; |lab3top|ALU:inst1|74257:inst2|34                                                 ; out0             ;
; |lab3top|ALU:inst1|74257:inst2|4                                                  ; |lab3top|ALU:inst1|74257:inst2|4                                                  ; out0             ;
; |lab3top|ALU:inst1|74257:inst2|20                                                 ; |lab3top|ALU:inst1|74257:inst2|20                                                 ; out              ;
; |lab3top|ALU:inst1|74257:inst2|18                                                 ; |lab3top|ALU:inst1|74257:inst2|18                                                 ; out0             ;
; |lab3top|ALU:inst1|74257:inst2|33                                                 ; |lab3top|ALU:inst1|74257:inst2|33                                                 ; out0             ;
; |lab3top|ALU:inst1|74257:inst2|2                                                  ; |lab3top|ALU:inst1|74257:inst2|2                                                  ; out0             ;
; |lab3top|ALUStatus:inst|inst                                                      ; |lab3top|ALUStatus:inst|inst                                                      ; out0             ;
; |lab3top|ALUStatus:inst|inst1                                                     ; |lab3top|ALUStatus:inst|inst1                                                     ; out0             ;
; |lab3top|ALUStatus:inst|inst3                                                     ; |lab3top|ALUStatus:inst|inst3                                                     ; out0             ;
; |lab3top|register4bits:inst6|inst3                                                ; |lab3top|register4bits:inst6|inst3                                                ; regout           ;
; |lab3top|register4bits:inst6|inst2                                                ; |lab3top|register4bits:inst6|inst2                                                ; regout           ;
; |lab3top|register4bits:inst6|inst1                                                ; |lab3top|register4bits:inst6|inst1                                                ; regout           ;
; |lab3top|register4bits:inst6|inst                                                 ; |lab3top|register4bits:inst6|inst                                                 ; regout           ;
+-----------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                               ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+
; Node Name                                                                        ; Output Port Name                                                                 ; Output Port Type ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+
; |lab3top|CLRN                                                                    ; |lab3top|CLRN                                                                    ; out              ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|74151:inst|f74151:sub|61         ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|74151:inst|f74151:sub|61         ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|74151:inst|f74151:sub|63         ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst3|74151:inst|f74151:sub|63         ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|74151:inst|f74151:sub|61         ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|74151:inst|f74151:sub|61         ; out0             ;
; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|74151:inst|f74151:sub|64         ; |lab3top|ALU:inst1|LSC4bits:inst1|LSC1bit:inst1|74151:inst|f74151:sub|64         ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst4|74153:inst|5 ; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst4|74153:inst|5 ; out0             ;
; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst|74153:inst|7  ; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst|74153:inst|7  ; out0             ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                             ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+
; Node Name                                                                       ; Output Port Name                                                                ; Output Port Type ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+
; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst|74153:inst|7 ; |lab3top|ALU:inst1|AC4bits:inst|operand4bits:inst|operand1bit:inst|74153:inst|7 ; out0             ;
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Nov 29 17:36:13 2015
Info: Command: quartus_sim --simulation_results_format=VWF lab3 -c lab3_qsim
Info (324025): Using vector source file "/home/ruslan/ceg2136/lab3/lab3/Lab3TopLSC0.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      96.55 %
Info (328052): Number of transitions in simulation is 2753
Info (324045): Vector file lab3_qsim.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 652 megabytes
    Info: Processing ended: Sun Nov 29 17:36:13 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


