# SystemVerilog
## 1. [Introduction](SystemVerilog/chapter_001.md)
  - Purpose
  - Significance
  - Simple "Hello, World!" Example
  - Exercise
## 2. [Basic System Tasks](SystemVerilog/chapter_002.md)
  - $display
  - $monitor
  - $time
  - $finish
  - $stop
  - $random
  - $dumpfile
  - $dumpvars
## 3. [Operators & Assignments](SystemVerilog/chapter_003.md)
  - Operators
  - Assignments
  - Exercise
## 4. [Data Types](SystemVerilog/chapter_004.md)
  - reg
  - wire
  - integer
  - real
  - time
  - realtime
  - logic
  - bit
  - byte
  - shortint
  - int
  - longint
  - shortreal
## 5. [Advanced Data Types](SystemVerilog/chapter_005.md)
  - enum
  - typedef
  - struct
## 6. [String](SystemVerilog/chapter_006.md)
  - Declaring and Initializing Strings
  - String Methods
  - Exercise
## 7. [Arrays](SystemVerilog/chapter_007.md)
  - Introduction
  - Packed and Unpacked Arrays
  - Fixed-Size Arrays
  - Dynamic Arrays
  - Associative Arrays
  - Queues
  - Exercise
## 8. [Array Manipulation](SystemVerilog/chapter_008.md)
  - Array Reduction Methods
  - Array Ordering Methods
  - Array Searching Methods
  - Array Uniqueness Methods
  - Array Sum Methods
  - Exercise
## 9. [Control Statements](SystemVerilog/chapter_009.md)
  - case
  - if-else
  - repeat
  - while
  - for
  - foreach
  - forever
  - continue
  - break
  - fork-join
  - fork-join_any
  - fork-join_none
  - Exercise
## 10. [Procedural Blocks](SystemVerilog/chapter_010.md)
  - assign
  - always
  - always_comb
  - always_ff
  - always_latch
  - initial
  - final
  - Exercise
## 11. [Methods](SystemVerilog/chapter_011.md)
  - task
  - function
  - Exercise

