---
schema-version: v1.2.3
id: IEEE1364-2005
title:
- content: IEEE Standard for Verilog Hardware Description Language
  format: text/plain
  type: main
link:
- content: https://ieeexplore.ieee.org/document/1620780
  type: src
type: standard
docid:
- id: IEEE 1364-2005
  type: IEEE
  primary: true
- id: IEEE 1364â„¢-2005
  type: IEEE
  scope: trademark
  primary: true
- id: 978-0-7381-4851-9
  type: ISBN
- id: 10.1109/IEEESTD.2006.99495
  type: DOI
docnumber: IEEE 1364-2005
date:
- type: created
  value: '2006'
- type: published
  value: '2019-04-05'
- type: issued
  value: '2005-11-08'
contributor:
- organization:
    name:
    - content: Institute of Electrical and Electronics Engineers
    abbreviation:
      content: IEEE
    url: http://www.ieee.org
    contact:
    - address:
        city: New York
        country: USA
  role:
  - type: publisher
revdate: '2019-04-05'
language:
- en
script:
- Latn
abstract:
- content: The Verilog hardware description language (HDL) is defined in this standard.
    Verilog HDL is a formal notation intended for use in all phases of the creation
    of electronic systems. Because it is both machine-readable and human-readable,
    it supports the development, verification, synthesis, and testing of hardware
    designs; the communication of hardware design data; and the maintenance, modification,
    and procurement of hardware. The primary audiences for this standard are the implementers
    of tools supporting the language and advanced users of the language. (Supersedes
    IEEE Std 1364-2001. Superseded by IEEE Std 1800-2009).
  language:
  - en
  script:
  - Latn
  format: text/plain
copyright:
- owner:
  - name:
    - content: Institute of Electrical and Electronics Engineers
    abbreviation:
      content: IEEE
    url: http://www.ieee.org
  from: '2006'
relation:
- type: updates
  bibitem:
    id: IEEE1800-2009
    docid:
    - id: IEEE 1800-2009
      type: IEEE
      primary: true
    formattedref:
      content: IEEE 1800-2009
      format: text/plain
  description:
    content: revises
    language:
    - en
    script:
    - Latn
    format: text/plain
keyword:
- content: Hardware design languages
- content: IEEE Standards
- content: Hardware
- content: Patents
- content: Solid modeling
- content: computer
- content: computer languages
- content: digital systems
- content: electronic systems
- content: hardware
- content: hardware description languages
- content: hardware design
- content: HDL
- content: PLI
- content: programming language interface
- content: Verilog
- content: Verilog HDL
- content: Verilog P
doctype: standard
editorialgroup:
  committee:
  - Design Automation of the IEEE Computer Society
ics:
- code: '35.060'
  text: Languages used in information technology
ext:
  schema-version: v1.0.0
  standard_status: Superseded
  pubstatus: Active
  holdstatus: Publish
