# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../cubesat_energy_efficiency.gen/sources_1/bd/design_1/ipshared/c2c6" \
"../../../../../../cubesat-energy-efficiency/MPU6050.v" \
"../../../../../../cubesat-energy-efficiency/i2c_master.v" \
"../../../../../../cubesat-energy-efficiency/power_on_rst.v" \
"../../../../../../cubesat-energy-efficiency/uart_rx.v" \
"../../../../../../cubesat-energy-efficiency/uart_tx.v" \
"../../../../cubesat_energy_efficiency.ip_user_files/bd/design_1/ip/design_1_MPU6050_ctrl_0_0/sim/design_1_MPU6050_ctrl_0_0.v" \
"../../../../cubesat_energy_efficiency.ip_user_files/bd/design_1/ip/design_1_i2c_master_0_0/sim/design_1_i2c_master_0_0.v" \
"../../../../cubesat_energy_efficiency.ip_user_files/bd/design_1/ip/design_1_power_on_rst_0_0/sim/design_1_power_on_rst_0_0.v" \
"../../../../cubesat_energy_efficiency.ip_user_files/bd/design_1/ip/design_1_uart_rx_0_0/sim/design_1_uart_rx_0_0.v" \
"../../../../cubesat_energy_efficiency.ip_user_files/bd/design_1/ip/design_1_uart_tx_0_0/sim/design_1_uart_tx_0_0.v" \
"../../../../cubesat_energy_efficiency.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../../cubesat_energy_efficiency.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../../cubesat_energy_efficiency.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../cubesat_energy_efficiency.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../../../projetos-SV-VHDL/Verilog/i2c/mpu6050/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
