#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1bd1bf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1bd1d80 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1bc42d0 .functor NOT 1, L_0x1c21d20, C4<0>, C4<0>, C4<0>;
L_0x1c21b00 .functor XOR 2, L_0x1c219a0, L_0x1c21a60, C4<00>, C4<00>;
L_0x1c21c10 .functor XOR 2, L_0x1c21b00, L_0x1c21b70, C4<00>, C4<00>;
v0x1c1ce20_0 .net *"_ivl_10", 1 0, L_0x1c21b70;  1 drivers
v0x1c1cf20_0 .net *"_ivl_12", 1 0, L_0x1c21c10;  1 drivers
v0x1c1d000_0 .net *"_ivl_2", 1 0, L_0x1c201e0;  1 drivers
v0x1c1d0c0_0 .net *"_ivl_4", 1 0, L_0x1c219a0;  1 drivers
v0x1c1d1a0_0 .net *"_ivl_6", 1 0, L_0x1c21a60;  1 drivers
v0x1c1d2d0_0 .net *"_ivl_8", 1 0, L_0x1c21b00;  1 drivers
v0x1c1d3b0_0 .net "a", 0 0, v0x1c19a10_0;  1 drivers
v0x1c1d450_0 .net "b", 0 0, v0x1c19ab0_0;  1 drivers
v0x1c1d4f0_0 .net "c", 0 0, v0x1c19b50_0;  1 drivers
v0x1c1d590_0 .var "clk", 0 0;
v0x1c1d630_0 .net "d", 0 0, v0x1c19c90_0;  1 drivers
v0x1c1d6d0_0 .net "out_pos_dut", 0 0, L_0x1c21820;  1 drivers
v0x1c1d770_0 .net "out_pos_ref", 0 0, L_0x1c1eca0;  1 drivers
v0x1c1d810_0 .net "out_sop_dut", 0 0, L_0x1c1fc00;  1 drivers
v0x1c1d8b0_0 .net "out_sop_ref", 0 0, L_0x1bf41c0;  1 drivers
v0x1c1d950_0 .var/2u "stats1", 223 0;
v0x1c1d9f0_0 .var/2u "strobe", 0 0;
v0x1c1da90_0 .net "tb_match", 0 0, L_0x1c21d20;  1 drivers
v0x1c1db60_0 .net "tb_mismatch", 0 0, L_0x1bc42d0;  1 drivers
v0x1c1dc00_0 .net "wavedrom_enable", 0 0, v0x1c19f60_0;  1 drivers
v0x1c1dcd0_0 .net "wavedrom_title", 511 0, v0x1c1a000_0;  1 drivers
L_0x1c201e0 .concat [ 1 1 0 0], L_0x1c1eca0, L_0x1bf41c0;
L_0x1c219a0 .concat [ 1 1 0 0], L_0x1c1eca0, L_0x1bf41c0;
L_0x1c21a60 .concat [ 1 1 0 0], L_0x1c21820, L_0x1c1fc00;
L_0x1c21b70 .concat [ 1 1 0 0], L_0x1c1eca0, L_0x1bf41c0;
L_0x1c21d20 .cmp/eeq 2, L_0x1c201e0, L_0x1c21c10;
S_0x1bd1f10 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1bd1d80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1bc46b0 .functor AND 1, v0x1c19b50_0, v0x1c19c90_0, C4<1>, C4<1>;
L_0x1bc4a90 .functor NOT 1, v0x1c19a10_0, C4<0>, C4<0>, C4<0>;
L_0x1bc4e70 .functor NOT 1, v0x1c19ab0_0, C4<0>, C4<0>, C4<0>;
L_0x1bc50f0 .functor AND 1, L_0x1bc4a90, L_0x1bc4e70, C4<1>, C4<1>;
L_0x1bdc780 .functor AND 1, L_0x1bc50f0, v0x1c19b50_0, C4<1>, C4<1>;
L_0x1bf41c0 .functor OR 1, L_0x1bc46b0, L_0x1bdc780, C4<0>, C4<0>;
L_0x1c1e120 .functor NOT 1, v0x1c19ab0_0, C4<0>, C4<0>, C4<0>;
L_0x1c1e190 .functor OR 1, L_0x1c1e120, v0x1c19c90_0, C4<0>, C4<0>;
L_0x1c1e2a0 .functor AND 1, v0x1c19b50_0, L_0x1c1e190, C4<1>, C4<1>;
L_0x1c1e360 .functor NOT 1, v0x1c19a10_0, C4<0>, C4<0>, C4<0>;
L_0x1c1e430 .functor OR 1, L_0x1c1e360, v0x1c19ab0_0, C4<0>, C4<0>;
L_0x1c1e4a0 .functor AND 1, L_0x1c1e2a0, L_0x1c1e430, C4<1>, C4<1>;
L_0x1c1e620 .functor NOT 1, v0x1c19ab0_0, C4<0>, C4<0>, C4<0>;
L_0x1c1e690 .functor OR 1, L_0x1c1e620, v0x1c19c90_0, C4<0>, C4<0>;
L_0x1c1e5b0 .functor AND 1, v0x1c19b50_0, L_0x1c1e690, C4<1>, C4<1>;
L_0x1c1e820 .functor NOT 1, v0x1c19a10_0, C4<0>, C4<0>, C4<0>;
L_0x1c1e920 .functor OR 1, L_0x1c1e820, v0x1c19c90_0, C4<0>, C4<0>;
L_0x1c1e9e0 .functor AND 1, L_0x1c1e5b0, L_0x1c1e920, C4<1>, C4<1>;
L_0x1c1eb90 .functor XNOR 1, L_0x1c1e4a0, L_0x1c1e9e0, C4<0>, C4<0>;
v0x1bc3c00_0 .net *"_ivl_0", 0 0, L_0x1bc46b0;  1 drivers
v0x1bc4000_0 .net *"_ivl_12", 0 0, L_0x1c1e120;  1 drivers
v0x1bc43e0_0 .net *"_ivl_14", 0 0, L_0x1c1e190;  1 drivers
v0x1bc47c0_0 .net *"_ivl_16", 0 0, L_0x1c1e2a0;  1 drivers
v0x1bc4ba0_0 .net *"_ivl_18", 0 0, L_0x1c1e360;  1 drivers
v0x1bc4f80_0 .net *"_ivl_2", 0 0, L_0x1bc4a90;  1 drivers
v0x1bc5200_0 .net *"_ivl_20", 0 0, L_0x1c1e430;  1 drivers
v0x1c17f80_0 .net *"_ivl_24", 0 0, L_0x1c1e620;  1 drivers
v0x1c18060_0 .net *"_ivl_26", 0 0, L_0x1c1e690;  1 drivers
v0x1c18140_0 .net *"_ivl_28", 0 0, L_0x1c1e5b0;  1 drivers
v0x1c18220_0 .net *"_ivl_30", 0 0, L_0x1c1e820;  1 drivers
v0x1c18300_0 .net *"_ivl_32", 0 0, L_0x1c1e920;  1 drivers
v0x1c183e0_0 .net *"_ivl_36", 0 0, L_0x1c1eb90;  1 drivers
L_0x7f1744ace018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1c184a0_0 .net *"_ivl_38", 0 0, L_0x7f1744ace018;  1 drivers
v0x1c18580_0 .net *"_ivl_4", 0 0, L_0x1bc4e70;  1 drivers
v0x1c18660_0 .net *"_ivl_6", 0 0, L_0x1bc50f0;  1 drivers
v0x1c18740_0 .net *"_ivl_8", 0 0, L_0x1bdc780;  1 drivers
v0x1c18820_0 .net "a", 0 0, v0x1c19a10_0;  alias, 1 drivers
v0x1c188e0_0 .net "b", 0 0, v0x1c19ab0_0;  alias, 1 drivers
v0x1c189a0_0 .net "c", 0 0, v0x1c19b50_0;  alias, 1 drivers
v0x1c18a60_0 .net "d", 0 0, v0x1c19c90_0;  alias, 1 drivers
v0x1c18b20_0 .net "out_pos", 0 0, L_0x1c1eca0;  alias, 1 drivers
v0x1c18be0_0 .net "out_sop", 0 0, L_0x1bf41c0;  alias, 1 drivers
v0x1c18ca0_0 .net "pos0", 0 0, L_0x1c1e4a0;  1 drivers
v0x1c18d60_0 .net "pos1", 0 0, L_0x1c1e9e0;  1 drivers
L_0x1c1eca0 .functor MUXZ 1, L_0x7f1744ace018, L_0x1c1e4a0, L_0x1c1eb90, C4<>;
S_0x1c18ee0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1bd1d80;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1c19a10_0 .var "a", 0 0;
v0x1c19ab0_0 .var "b", 0 0;
v0x1c19b50_0 .var "c", 0 0;
v0x1c19bf0_0 .net "clk", 0 0, v0x1c1d590_0;  1 drivers
v0x1c19c90_0 .var "d", 0 0;
v0x1c19d80_0 .var/2u "fail", 0 0;
v0x1c19e20_0 .var/2u "fail1", 0 0;
v0x1c19ec0_0 .net "tb_match", 0 0, L_0x1c21d20;  alias, 1 drivers
v0x1c19f60_0 .var "wavedrom_enable", 0 0;
v0x1c1a000_0 .var "wavedrom_title", 511 0;
E_0x1bd0560/0 .event negedge, v0x1c19bf0_0;
E_0x1bd0560/1 .event posedge, v0x1c19bf0_0;
E_0x1bd0560 .event/or E_0x1bd0560/0, E_0x1bd0560/1;
S_0x1c19210 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1c18ee0;
 .timescale -12 -12;
v0x1c19450_0 .var/2s "i", 31 0;
E_0x1bd0400 .event posedge, v0x1c19bf0_0;
S_0x1c19550 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1c18ee0;
 .timescale -12 -12;
v0x1c19750_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c19830 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1c18ee0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c1a1e0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1bd1d80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1c1ee50 .functor NOT 1, v0x1c19ab0_0, C4<0>, C4<0>, C4<0>;
L_0x1c1eff0 .functor AND 1, v0x1c19a10_0, L_0x1c1ee50, C4<1>, C4<1>;
L_0x1c1f0d0 .functor NOT 1, v0x1c19b50_0, C4<0>, C4<0>, C4<0>;
L_0x1c1f250 .functor AND 1, L_0x1c1eff0, L_0x1c1f0d0, C4<1>, C4<1>;
L_0x1c1f390 .functor NOT 1, v0x1c19c90_0, C4<0>, C4<0>, C4<0>;
L_0x1c1f510 .functor AND 1, L_0x1c1f250, L_0x1c1f390, C4<1>, C4<1>;
L_0x1c1f660 .functor NOT 1, v0x1c19a10_0, C4<0>, C4<0>, C4<0>;
L_0x1c1f7e0 .functor AND 1, L_0x1c1f660, v0x1c19ab0_0, C4<1>, C4<1>;
L_0x1c1f8f0 .functor AND 1, L_0x1c1f7e0, v0x1c19b50_0, C4<1>, C4<1>;
L_0x1c1f9b0 .functor AND 1, L_0x1c1f8f0, v0x1c19c90_0, C4<1>, C4<1>;
L_0x1c1fad0 .functor OR 1, L_0x1c1f510, L_0x1c1f9b0, C4<0>, C4<0>;
L_0x1c1fb90 .functor AND 1, v0x1c19a10_0, v0x1c19ab0_0, C4<1>, C4<1>;
L_0x1c1fc70 .functor AND 1, L_0x1c1fb90, v0x1c19b50_0, C4<1>, C4<1>;
L_0x1c1fd30 .functor AND 1, L_0x1c1fc70, v0x1c19c90_0, C4<1>, C4<1>;
L_0x1c1fc00 .functor OR 1, L_0x1c1fad0, L_0x1c1fd30, C4<0>, C4<0>;
L_0x1c1ff60 .functor NOT 1, v0x1c19a10_0, C4<0>, C4<0>, C4<0>;
L_0x1c20060 .functor NOT 1, v0x1c19ab0_0, C4<0>, C4<0>, C4<0>;
L_0x1c200d0 .functor OR 1, L_0x1c1ff60, L_0x1c20060, C4<0>, C4<0>;
L_0x1c20280 .functor OR 1, L_0x1c200d0, v0x1c19b50_0, C4<0>, C4<0>;
L_0x1c20340 .functor OR 1, L_0x1c20280, v0x1c19c90_0, C4<0>, C4<0>;
L_0x1c204b0 .functor NOT 1, v0x1c19ab0_0, C4<0>, C4<0>, C4<0>;
L_0x1c20520 .functor OR 1, v0x1c19a10_0, L_0x1c204b0, C4<0>, C4<0>;
L_0x1c206a0 .functor NOT 1, v0x1c19b50_0, C4<0>, C4<0>, C4<0>;
L_0x1c20710 .functor OR 1, L_0x1c20520, L_0x1c206a0, C4<0>, C4<0>;
L_0x1c208f0 .functor NOT 1, v0x1c19c90_0, C4<0>, C4<0>, C4<0>;
L_0x1c20960 .functor OR 1, L_0x1c20710, L_0x1c208f0, C4<0>, C4<0>;
L_0x1c20b50 .functor AND 1, L_0x1c20340, L_0x1c20960, C4<1>, C4<1>;
L_0x1c20c60 .functor OR 1, v0x1c19a10_0, v0x1c19ab0_0, C4<0>, C4<0>;
L_0x1c20dc0 .functor NOT 1, v0x1c19b50_0, C4<0>, C4<0>, C4<0>;
L_0x1c20e30 .functor OR 1, L_0x1c20c60, L_0x1c20dc0, C4<0>, C4<0>;
L_0x1c21040 .functor NOT 1, v0x1c19c90_0, C4<0>, C4<0>, C4<0>;
L_0x1c210b0 .functor OR 1, L_0x1c20e30, L_0x1c21040, C4<0>, C4<0>;
L_0x1c212d0 .functor AND 1, L_0x1c20b50, L_0x1c210b0, C4<1>, C4<1>;
L_0x1c213e0 .functor OR 1, v0x1c19a10_0, v0x1c19ab0_0, C4<0>, C4<0>;
L_0x1c21570 .functor OR 1, L_0x1c213e0, v0x1c19b50_0, C4<0>, C4<0>;
L_0x1c21630 .functor OR 1, L_0x1c21570, v0x1c19c90_0, C4<0>, C4<0>;
L_0x1c21820 .functor AND 1, L_0x1c212d0, L_0x1c21630, C4<1>, C4<1>;
v0x1c1a3a0_0 .net *"_ivl_0", 0 0, L_0x1c1ee50;  1 drivers
v0x1c1a480_0 .net *"_ivl_10", 0 0, L_0x1c1f510;  1 drivers
v0x1c1a560_0 .net *"_ivl_12", 0 0, L_0x1c1f660;  1 drivers
v0x1c1a650_0 .net *"_ivl_14", 0 0, L_0x1c1f7e0;  1 drivers
v0x1c1a730_0 .net *"_ivl_16", 0 0, L_0x1c1f8f0;  1 drivers
v0x1c1a860_0 .net *"_ivl_18", 0 0, L_0x1c1f9b0;  1 drivers
v0x1c1a940_0 .net *"_ivl_2", 0 0, L_0x1c1eff0;  1 drivers
v0x1c1aa20_0 .net *"_ivl_20", 0 0, L_0x1c1fad0;  1 drivers
v0x1c1ab00_0 .net *"_ivl_22", 0 0, L_0x1c1fb90;  1 drivers
v0x1c1ac70_0 .net *"_ivl_24", 0 0, L_0x1c1fc70;  1 drivers
v0x1c1ad50_0 .net *"_ivl_26", 0 0, L_0x1c1fd30;  1 drivers
v0x1c1ae30_0 .net *"_ivl_30", 0 0, L_0x1c1ff60;  1 drivers
v0x1c1af10_0 .net *"_ivl_32", 0 0, L_0x1c20060;  1 drivers
v0x1c1aff0_0 .net *"_ivl_34", 0 0, L_0x1c200d0;  1 drivers
v0x1c1b0d0_0 .net *"_ivl_36", 0 0, L_0x1c20280;  1 drivers
v0x1c1b1b0_0 .net *"_ivl_38", 0 0, L_0x1c20340;  1 drivers
v0x1c1b290_0 .net *"_ivl_4", 0 0, L_0x1c1f0d0;  1 drivers
v0x1c1b480_0 .net *"_ivl_40", 0 0, L_0x1c204b0;  1 drivers
v0x1c1b560_0 .net *"_ivl_42", 0 0, L_0x1c20520;  1 drivers
v0x1c1b640_0 .net *"_ivl_44", 0 0, L_0x1c206a0;  1 drivers
v0x1c1b720_0 .net *"_ivl_46", 0 0, L_0x1c20710;  1 drivers
v0x1c1b800_0 .net *"_ivl_48", 0 0, L_0x1c208f0;  1 drivers
v0x1c1b8e0_0 .net *"_ivl_50", 0 0, L_0x1c20960;  1 drivers
v0x1c1b9c0_0 .net *"_ivl_52", 0 0, L_0x1c20b50;  1 drivers
v0x1c1baa0_0 .net *"_ivl_54", 0 0, L_0x1c20c60;  1 drivers
v0x1c1bb80_0 .net *"_ivl_56", 0 0, L_0x1c20dc0;  1 drivers
v0x1c1bc60_0 .net *"_ivl_58", 0 0, L_0x1c20e30;  1 drivers
v0x1c1bd40_0 .net *"_ivl_6", 0 0, L_0x1c1f250;  1 drivers
v0x1c1be20_0 .net *"_ivl_60", 0 0, L_0x1c21040;  1 drivers
v0x1c1bf00_0 .net *"_ivl_62", 0 0, L_0x1c210b0;  1 drivers
v0x1c1bfe0_0 .net *"_ivl_64", 0 0, L_0x1c212d0;  1 drivers
v0x1c1c0c0_0 .net *"_ivl_66", 0 0, L_0x1c213e0;  1 drivers
v0x1c1c1a0_0 .net *"_ivl_68", 0 0, L_0x1c21570;  1 drivers
v0x1c1c490_0 .net *"_ivl_70", 0 0, L_0x1c21630;  1 drivers
v0x1c1c570_0 .net *"_ivl_8", 0 0, L_0x1c1f390;  1 drivers
v0x1c1c650_0 .net "a", 0 0, v0x1c19a10_0;  alias, 1 drivers
v0x1c1c6f0_0 .net "b", 0 0, v0x1c19ab0_0;  alias, 1 drivers
v0x1c1c7e0_0 .net "c", 0 0, v0x1c19b50_0;  alias, 1 drivers
v0x1c1c8d0_0 .net "d", 0 0, v0x1c19c90_0;  alias, 1 drivers
v0x1c1c9c0_0 .net "out_pos", 0 0, L_0x1c21820;  alias, 1 drivers
v0x1c1ca80_0 .net "out_sop", 0 0, L_0x1c1fc00;  alias, 1 drivers
S_0x1c1cc00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1bd1d80;
 .timescale -12 -12;
E_0x1bb99f0 .event anyedge, v0x1c1d9f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c1d9f0_0;
    %nor/r;
    %assign/vec4 v0x1c1d9f0_0, 0;
    %wait E_0x1bb99f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c18ee0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c19d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c19e20_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1c18ee0;
T_4 ;
    %wait E_0x1bd0560;
    %load/vec4 v0x1c19ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1c19d80_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1c18ee0;
T_5 ;
    %wait E_0x1bd0400;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c19c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c19b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c19ab0_0, 0;
    %assign/vec4 v0x1c19a10_0, 0;
    %wait E_0x1bd0400;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c19c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c19b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c19ab0_0, 0;
    %assign/vec4 v0x1c19a10_0, 0;
    %wait E_0x1bd0400;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c19c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c19b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c19ab0_0, 0;
    %assign/vec4 v0x1c19a10_0, 0;
    %wait E_0x1bd0400;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c19c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c19b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c19ab0_0, 0;
    %assign/vec4 v0x1c19a10_0, 0;
    %wait E_0x1bd0400;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c19c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c19b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c19ab0_0, 0;
    %assign/vec4 v0x1c19a10_0, 0;
    %wait E_0x1bd0400;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c19c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c19b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c19ab0_0, 0;
    %assign/vec4 v0x1c19a10_0, 0;
    %wait E_0x1bd0400;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c19c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c19b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c19ab0_0, 0;
    %assign/vec4 v0x1c19a10_0, 0;
    %wait E_0x1bd0400;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c19c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c19b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c19ab0_0, 0;
    %assign/vec4 v0x1c19a10_0, 0;
    %wait E_0x1bd0400;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c19c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c19b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c19ab0_0, 0;
    %assign/vec4 v0x1c19a10_0, 0;
    %wait E_0x1bd0400;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c19c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c19b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c19ab0_0, 0;
    %assign/vec4 v0x1c19a10_0, 0;
    %wait E_0x1bd0400;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c19c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c19b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c19ab0_0, 0;
    %assign/vec4 v0x1c19a10_0, 0;
    %wait E_0x1bd0400;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c19c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c19b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c19ab0_0, 0;
    %assign/vec4 v0x1c19a10_0, 0;
    %wait E_0x1bd0400;
    %load/vec4 v0x1c19d80_0;
    %store/vec4 v0x1c19e20_0, 0, 1;
    %fork t_1, S_0x1c19210;
    %jmp t_0;
    .scope S_0x1c19210;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1c19450_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1c19450_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1bd0400;
    %load/vec4 v0x1c19450_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1c19c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c19b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c19ab0_0, 0;
    %assign/vec4 v0x1c19a10_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c19450_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1c19450_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1c18ee0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1bd0560;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1c19c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c19b50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c19ab0_0, 0;
    %assign/vec4 v0x1c19a10_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1c19d80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1c19e20_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1bd1d80;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c1d590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c1d9f0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1bd1d80;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c1d590_0;
    %inv;
    %store/vec4 v0x1c1d590_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1bd1d80;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c19bf0_0, v0x1c1db60_0, v0x1c1d3b0_0, v0x1c1d450_0, v0x1c1d4f0_0, v0x1c1d630_0, v0x1c1d8b0_0, v0x1c1d810_0, v0x1c1d770_0, v0x1c1d6d0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1bd1d80;
T_9 ;
    %load/vec4 v0x1c1d950_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1c1d950_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c1d950_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1c1d950_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1c1d950_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c1d950_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1c1d950_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1c1d950_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c1d950_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1c1d950_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1bd1d80;
T_10 ;
    %wait E_0x1bd0560;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c1d950_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1d950_0, 4, 32;
    %load/vec4 v0x1c1da90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1c1d950_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1d950_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c1d950_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1d950_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1c1d8b0_0;
    %load/vec4 v0x1c1d8b0_0;
    %load/vec4 v0x1c1d810_0;
    %xor;
    %load/vec4 v0x1c1d8b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1c1d950_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1d950_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1c1d950_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1d950_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1c1d770_0;
    %load/vec4 v0x1c1d770_0;
    %load/vec4 v0x1c1d6d0_0;
    %xor;
    %load/vec4 v0x1c1d770_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1c1d950_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1d950_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1c1d950_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c1d950_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/ece241_2013_q2/iter0/response38/top_module.sv";
