DAC,DAC?:
  "CR,CR?":
    "CEN?":
      Normal: [0, 'DAC Channel X Normal operating mode']
      Calibration: [1, 'DAC Channel X calibration mode']
    "DMAUDRIE?":
      Disabled: [0, "DAC Channel X  DMA Underrun Interrupt disabled"]
      Enabled: [1, "DAC Channel X DMA Underrun Interrupt enabled"]
    "DMAEN?":
      Disabled: [0, "DAC Channel X DMA mode disabled"]
      Enabled: [1, "DAC Channel X DMA mode enabled"]
    "MAMP?":
      Amp1: [0b0000, 'Unmask bit0 of LFSR/ triangle amplitude equal to 1']
      Amp3: [0b0001, 'Unmask bits[1:0] of LFSR/ triangle amplitude equal to 3']
      Amp7: [0b0010, 'Unmask bits[2:0] of LFSR/ triangle amplitude equal to 7']
      Amp15: [0b0011, 'Unmask bits[3:0] of LFSR/ triangle amplitude equal to 15']
      Amp31: [0b0100, 'Unmask bits[4:0] of LFSR/ triangle amplitude equal to 31']
      Amp63: [0b0101, 'Unmask bits[5:0] of LFSR/ triangle amplitude equal 63']
      Amp127: [0b0110, 'Unmask bits[6:0] of LFSR/ triangle amplitude equal to 127']
      Amp255: [0b0111, 'Unmask bits[7:0] of LFSR/ triangle amplitude equal to 255']
      Amp511: [0b1000, 'Unmask bits[8:0] of LFSR/ triangle amplitude equal to 511']
      Amp1023: [0b1001, 'Unmask bits[9:0] of LFSR/ triangle amplitude equal to 1023']
      Amp2047: [0b1010, 'Unmask bits[10:0] of LFSR/ triangle amplitude equal to 2047']
      Amp4095: [0b1011, 'Unmask bits[11:0] of LFSR/ triangle amplitude equal to 4095']
    "WAVE?":
      Disabled: [0, 'Wave generation disabled']
      Noise: [1, 'Noise wave generation enabled']
      Triangle: [2, 'Triangle wave generation enabled']
    "TSEL?":
      TIM6_TRGO: [0, 'TIM6_TRGO event trigger for DAC conversion, if TEN is enabled']
      TIM8_TRGO: [1, 'TIM8_TRGO']
      TIM7_TRGO: [2, 'TIM7_TRGO  (Note: Reserved on STM32L45xxx and STM32L46xxx devices)']
      TIM5_TRGO: [3, 'TIM5_TRGO']
      TIM2_TRGO: [4, 'TIM2_TRGO']
      TIM4_TRGO: [5, 'TIM4_TRGO']
      EXTI9: [6, 'External pin']
      SWTRIG: [7, 'Software triger']
    "TEN?":
      Disabled: [0, "DAC Channel X trigger disabled"]
      Enabled: [1, "DAC Channel X trigger enabled"]
    "EN?":
      Disabled: [0, "DAC Channel X disabled"]
      Enabled: [1, "DAC Channel X enabled"]

  SWTRIGR:
    "SWTRIG?":
      NoTrigger: [0, 'No trigger']
      Trigger: [1, 'Trigger']

  "DOR?":
    "DACC?DOR": [0, 4095]

  SR:
    "BWST?":
      Idle: [0, 'There is no write operation of DAC_SHSR1 ongoing: DAC_SHSR1 can be written']
      Busy: [1, 'There is a write operation of DAC_SHSR1 ongoing: DAC_SHSR1 cannot be written']
    "CAL_FLAG?":
      Lower: [0, 'Calibration trimming value is lower than the offset correction value']
      Equal_Higher: [1, 'Calibration trimming value is equal or greater than the offset correction value']
    "DMAUDR?":
      NoError: [0, 'No DMA underrun error condition occurred for DAC channel x']
      Error: [1, 'DMA underrun error condition occurred for DAC channel x (the currently selected trigger is driving DAC channel1 conversion at a frequency higher than the DMA service capability rate)']

  CCR:
    "OTRIM?": [0, 31]

  MCR:
    "MODE?":
      NormalPinBuffer: [0b000, 'Normal mode - DAC channelx is connected to external pin with Buffer enabled']
      NormalPinChipBuffer: [0b001, 'Normal mode - DAC channelx is connected to external pin and to on chip peripherals with Buffer enabled']
      NormalPinNoBuffer: [0b010, 'Normal mode - DAC channelx is connected to external pin with Buffer disabled']
      NormalChipNoBuffer: [0b011, 'Normal mode - DAC channelx is connected to on chip peripherals with Buffer disabled']
      SHPinBuffer: [0b100, 'S&H mode - DAC channelx is connected to external pin with Buffer enabled']
      SHPinChipBuffer: [0b101, 'S&H mode - DAC channelx is connected to external pin and to on chip peripherals with Buffer enabled']
      SHPinNoBuffer: [0b110, 'S&H mode - DAC channelx is connected to external pin and to on chip peripherals with Buffer disabled']
      SHChipNoBuffer: [0b111, 'S&H mode - DAC channelx is connected to on chip peripherals with Buffer disabled']

  "SHSR?":
    "TSAMPLE?": [0, 1023]

  SHHR:
    "THOLD?": [0, 1023]

  SHRR:
    "TREFRESH?": [0, 255]

  "DHR12R?":
    "DACC?DHR": [0, 4095]

  "DHR12L?":
    "DACC?DHR": [0, 4095]

  "DHR8R?":
    "DACC?DHR": [0, 255]
