\hypertarget{bdw_8hh_source}{}\doxysection{bdw.\+hh}
\label{bdw_8hh_source}\index{bdw.hh@{bdw.hh}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001 \textcolor{preprocessor}{\#pragma once}}
\DoxyCodeLine{00002 \textcolor{preprocessor}{\#include <cstdint>}}
\DoxyCodeLine{00003 \textcolor{preprocessor}{\#include <intel\_priv.hh>}}
\DoxyCodeLine{00004 \textcolor{keyword}{namespace }optkit::intel::bdw\{}
\DoxyCodeLine{00005     \textcolor{keyword}{enum} bdw : uint64\_t \{}
\DoxyCodeLine{00006         UNHALTED\_CORE\_CYCLES = 0x3c, \textcolor{comment}{// Count core clock cycles whenever the clock signal on the specific core is running (not halted)}}
\DoxyCodeLine{00007         UNHALTED\_REFERENCE\_CYCLES = 0x0300, \textcolor{comment}{// Unhalted reference cycles}}
\DoxyCodeLine{00008         INSTRUCTION\_RETIRED = 0xc0, \textcolor{comment}{// Number of instructions at retirement}}
\DoxyCodeLine{00009         INSTRUCTIONS\_RETIRED = 0xc0, \textcolor{comment}{// This is an alias for INSTRUCTION\_RETIRED}}
\DoxyCodeLine{00010         BRANCH\_INSTRUCTIONS\_RETIRED = 0xc4, \textcolor{comment}{// Count branch instructions at retirement. Specifically}}
\DoxyCodeLine{00011         MISPREDICTED\_BRANCH\_RETIRED = 0xc5, \textcolor{comment}{// Count mispredicted branch instructions at retirement. Specifically}}
\DoxyCodeLine{00012         BACLEARS = 0xe6, \textcolor{comment}{// Branch re-\/steered}}
\DoxyCodeLine{00013         BACLEARS\_\_MASK\_\_BDW\_BACLEARS\_\_ANY = 0x1f00, \textcolor{comment}{// Number of front-\/end re-\/steers due to BPU misprediction}}
\DoxyCodeLine{00014         BR\_INST\_EXEC = 0x88, \textcolor{comment}{// Branch instructions executed}}
\DoxyCodeLine{00015         BR\_INST\_EXEC\_\_MASK\_\_BDW\_BR\_INST\_EXEC\_\_NONTAKEN\_CONDITIONAL = 0x4100, \textcolor{comment}{// All macro conditional nontaken branch instructions}}
\DoxyCodeLine{00016         BR\_INST\_EXEC\_\_MASK\_\_BDW\_BR\_INST\_EXEC\_\_NONTAKEN\_COND = 0x4100, \textcolor{comment}{// All macro conditional nontaken branch instructions}}
\DoxyCodeLine{00017         BR\_INST\_EXEC\_\_MASK\_\_BDW\_BR\_INST\_EXEC\_\_TAKEN\_CONDITIONAL = 0x8100, \textcolor{comment}{// Taken speculative and retired macro-\/conditional branches}}
\DoxyCodeLine{00018         BR\_INST\_EXEC\_\_MASK\_\_BDW\_BR\_INST\_EXEC\_\_TAKEN\_COND = 0x8100, \textcolor{comment}{// Taken speculative and retired macro-\/conditional branches}}
\DoxyCodeLine{00019         BR\_INST\_EXEC\_\_MASK\_\_BDW\_BR\_INST\_EXEC\_\_TAKEN\_DIRECT\_JUMP = 0x8200, \textcolor{comment}{// Taken speculative and retired macro-\/conditional branch instructions excluding calls and indirects}}
\DoxyCodeLine{00020         BR\_INST\_EXEC\_\_MASK\_\_BDW\_BR\_INST\_EXEC\_\_TAKEN\_INDIRECT\_JUMP\_NON\_CALL\_RET = 0x8400, \textcolor{comment}{// Taken speculative and retired indirect branches excluding calls and returns}}
\DoxyCodeLine{00021         BR\_INST\_EXEC\_\_MASK\_\_BDW\_BR\_INST\_EXEC\_\_TAKEN\_INDIRECT\_NEAR\_RETURN = 0x8800, \textcolor{comment}{// Taken speculative and retired indirect branches with return mnemonic}}
\DoxyCodeLine{00022         BR\_INST\_EXEC\_\_MASK\_\_BDW\_BR\_INST\_EXEC\_\_TAKEN\_DIRECT\_NEAR\_CALL = 0x9000, \textcolor{comment}{// Taken speculative and retired direct near calls}}
\DoxyCodeLine{00023         BR\_INST\_EXEC\_\_MASK\_\_BDW\_BR\_INST\_EXEC\_\_ALL\_CONDITIONAL = 0xc100, \textcolor{comment}{// Speculative and retired macro-\/conditional branches}}
\DoxyCodeLine{00024         BR\_INST\_EXEC\_\_MASK\_\_BDW\_BR\_INST\_EXEC\_\_ALL\_COND = 0xc100, \textcolor{comment}{// Speculative and retired macro-\/conditional branches}}
\DoxyCodeLine{00025         BR\_INST\_EXEC\_\_MASK\_\_BDW\_BR\_INST\_EXEC\_\_ANY\_COND = 0xc100, \textcolor{comment}{// Speculative and retired macro-\/conditional branches}}
\DoxyCodeLine{00026         BR\_INST\_EXEC\_\_MASK\_\_BDW\_BR\_INST\_EXEC\_\_ALL\_DIRECT\_JMP = 0xc200, \textcolor{comment}{// Speculative and retired macro-\/unconditional branches excluding calls and indirects}}
\DoxyCodeLine{00027         BR\_INST\_EXEC\_\_MASK\_\_BDW\_BR\_INST\_EXEC\_\_ALL\_INDIRECT\_JUMP\_NON\_CALL\_RET = 0xc400, \textcolor{comment}{// Speculative and retired indirect branches excluding calls and returns}}
\DoxyCodeLine{00028         BR\_INST\_EXEC\_\_MASK\_\_BDW\_BR\_INST\_EXEC\_\_ALL\_INDIRECT\_NEAR\_RETURN = 0xc800, \textcolor{comment}{// Speculative and retired indirect return branches}}
\DoxyCodeLine{00029         BR\_INST\_EXEC\_\_MASK\_\_BDW\_BR\_INST\_EXEC\_\_ALL\_DIRECT\_NEAR\_CALL = 0xd000, \textcolor{comment}{// Speculative and retired direct near calls}}
\DoxyCodeLine{00030         BR\_INST\_EXEC\_\_MASK\_\_BDW\_BR\_INST\_EXEC\_\_TAKEN\_INDIRECT\_NEAR\_CALL = 0xa000, \textcolor{comment}{// All indirect calls}}
\DoxyCodeLine{00031         BR\_INST\_EXEC\_\_MASK\_\_BDW\_BR\_INST\_EXEC\_\_ALL\_BRANCHES = 0xff00, \textcolor{comment}{// All branch instructions executed}}
\DoxyCodeLine{00032         BR\_INST\_RETIRED = 0xc4, \textcolor{comment}{// Branch instructions retired (Precise Event)}}
\DoxyCodeLine{00033         BR\_INST\_RETIRED\_\_MASK\_\_BDW\_BR\_INST\_RETIRED\_\_CONDITIONAL = 0x100, \textcolor{comment}{// Counts all taken and not taken macro conditional branch instructions}}
\DoxyCodeLine{00034         BR\_INST\_RETIRED\_\_MASK\_\_BDW\_BR\_INST\_RETIRED\_\_COND = 0x100, \textcolor{comment}{// Counts all taken and not taken macro conditional branch instructions}}
\DoxyCodeLine{00035         BR\_INST\_RETIRED\_\_MASK\_\_BDW\_BR\_INST\_RETIRED\_\_NEAR\_CALL = 0x200, \textcolor{comment}{// Counts all macro direct and indirect near calls}}
\DoxyCodeLine{00036         BR\_INST\_RETIRED\_\_MASK\_\_BDW\_BR\_INST\_RETIRED\_\_ALL\_BRANCHES = 0x0, \textcolor{comment}{// Counts all taken and not taken macro branches including far branches (architectural event)}}
\DoxyCodeLine{00037         BR\_INST\_RETIRED\_\_MASK\_\_BDW\_BR\_INST\_RETIRED\_\_NEAR\_RETURN = 0x800, \textcolor{comment}{// Counts the number of near ret instructions retired}}
\DoxyCodeLine{00038         BR\_INST\_RETIRED\_\_MASK\_\_BDW\_BR\_INST\_RETIRED\_\_NOT\_TAKEN = 0x1000, \textcolor{comment}{// Counts all not taken macro branch instructions retired}}
\DoxyCodeLine{00039         BR\_INST\_RETIRED\_\_MASK\_\_BDW\_BR\_INST\_RETIRED\_\_NEAR\_TAKEN = 0x2000, \textcolor{comment}{// Counts the number of near branch taken instructions retired}}
\DoxyCodeLine{00040         BR\_INST\_RETIRED\_\_MASK\_\_BDW\_BR\_INST\_RETIRED\_\_FAR\_BRANCH = 0x4000, \textcolor{comment}{// Counts the number of far branch instructions retired}}
\DoxyCodeLine{00041         BR\_MISP\_EXEC = 0x89, \textcolor{comment}{// Mispredicted branches executed}}
\DoxyCodeLine{00042         BR\_MISP\_EXEC\_\_MASK\_\_BDW\_BR\_MISP\_EXEC\_\_NONTAKEN\_CONDITIONAL = 0x4100, \textcolor{comment}{// Not taken speculative and retired mispredicted macro conditional branches}}
\DoxyCodeLine{00043         BR\_MISP\_EXEC\_\_MASK\_\_BDW\_BR\_MISP\_EXEC\_\_NONTAKEN\_COND = 0x4100, \textcolor{comment}{// Not taken speculative and retired mispredicted macro conditional branches}}
\DoxyCodeLine{00044         BR\_MISP\_EXEC\_\_MASK\_\_BDW\_BR\_MISP\_EXEC\_\_TAKEN\_CONDITIONAL = 0x8100, \textcolor{comment}{// Taken speculative and retired mispredicted macro conditional branches}}
\DoxyCodeLine{00045         BR\_MISP\_EXEC\_\_MASK\_\_BDW\_BR\_MISP\_EXEC\_\_TAKEN\_COND = 0x8100, \textcolor{comment}{// Taken speculative and retired mispredicted macro conditional branches}}
\DoxyCodeLine{00046         BR\_MISP\_EXEC\_\_MASK\_\_BDW\_BR\_MISP\_EXEC\_\_TAKEN\_INDIRECT\_JUMP\_NON\_CALL\_RET = 0x8400, \textcolor{comment}{// Taken speculative and retired mispredicted indirect branches excluding calls and returns}}
\DoxyCodeLine{00047         BR\_MISP\_EXEC\_\_MASK\_\_BDW\_BR\_MISP\_EXEC\_\_ALL\_CONDITIONAL = 0xc100, \textcolor{comment}{// Speculative and retired mispredicted macro conditional branches}}
\DoxyCodeLine{00048         BR\_MISP\_EXEC\_\_MASK\_\_BDW\_BR\_MISP\_EXEC\_\_ANY\_COND = 0xc100, \textcolor{comment}{// Speculative and retired mispredicted macro conditional branches}}
\DoxyCodeLine{00049         BR\_MISP\_EXEC\_\_MASK\_\_BDW\_BR\_MISP\_EXEC\_\_ALL\_INDIRECT\_JUMP\_NON\_CALL\_RET = 0xc400, \textcolor{comment}{// All mispredicted indirect branches that are not calls nor returns}}
\DoxyCodeLine{00050         BR\_MISP\_EXEC\_\_MASK\_\_BDW\_BR\_MISP\_EXEC\_\_ALL\_BRANCHES = 0xff00, \textcolor{comment}{// Speculative and retired mispredicted macro conditional branches}}
\DoxyCodeLine{00051         BR\_MISP\_EXEC\_\_MASK\_\_BDW\_BR\_MISP\_EXEC\_\_TAKEN\_INDIRECT\_NEAR\_CALL = 0xa000, \textcolor{comment}{// Taken speculative and retired mispredicted indirect calls}}
\DoxyCodeLine{00052         BR\_MISP\_EXEC\_\_MASK\_\_BDW\_BR\_MISP\_EXEC\_\_TAKEN\_RETURN\_NEAR = 0x8800, \textcolor{comment}{// Taken speculative and retired mispredicted direct returns}}
\DoxyCodeLine{00053         BR\_MISP\_RETIRED = 0xc5, \textcolor{comment}{// Mispredicted retired branches (Precise Event)}}
\DoxyCodeLine{00054         BR\_MISP\_RETIRED\_\_MASK\_\_BDW\_BR\_MISP\_RETIRED\_\_CONDITIONAL = 0x100, \textcolor{comment}{// All mispredicted macro conditional branch instructions}}
\DoxyCodeLine{00055         BR\_MISP\_RETIRED\_\_MASK\_\_BDW\_BR\_MISP\_RETIRED\_\_COND = 0x100, \textcolor{comment}{// All mispredicted macro conditional branch instructions}}
\DoxyCodeLine{00056         BR\_MISP\_RETIRED\_\_MASK\_\_BDW\_BR\_MISP\_RETIRED\_\_ALL\_BRANCHES = 0x0, \textcolor{comment}{// All mispredicted macro branches (architectural event)}}
\DoxyCodeLine{00057         BR\_MISP\_RETIRED\_\_MASK\_\_BDW\_BR\_MISP\_RETIRED\_\_NEAR\_TAKEN = 0x2000, \textcolor{comment}{// Number of near branch instructions retired that were mispredicted and taken}}
\DoxyCodeLine{00058         BR\_MISP\_RETIRED\_\_MASK\_\_BDW\_BR\_MISP\_RETIRED\_\_RET = 0x800, \textcolor{comment}{// Number of mispredicted ret instructions retired}}
\DoxyCodeLine{00059         CPL\_CYCLES = 0x5c, \textcolor{comment}{// Unhalted core cycles at a specific ring level}}
\DoxyCodeLine{00060         CPL\_CYCLES\_\_MASK\_\_BDW\_CPL\_CYCLES\_\_RING0 = 0x100, \textcolor{comment}{// Unhalted core cycles when the thread is in ring 0}}
\DoxyCodeLine{00061         CPL\_CYCLES\_\_MASK\_\_BDW\_CPL\_CYCLES\_\_RING123 = 0x200, \textcolor{comment}{// Unhalted core cycles when thread is in rings 1}}
\DoxyCodeLine{00062         CPL\_CYCLES\_\_MASK\_\_BDW\_CPL\_CYCLES\_\_RING0\_TRANS = 0x100 | INTEL\_X86\_MOD\_EDGE | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of intervals between processor halts while thread is in ring 0}}
\DoxyCodeLine{00063         CPU\_CLK\_THREAD\_UNHALTED = 0x3c, \textcolor{comment}{// Count core clock cycles whenever the clock signal on the specific core is running (not halted)}}
\DoxyCodeLine{00064         CPU\_CLK\_THREAD\_UNHALTED\_\_MASK\_\_BDW\_CPU\_CLK\_THREAD\_UNHALTED\_\_REF\_XCLK = 0x100, \textcolor{comment}{// Count Xclk pulses (100Mhz) when the core is unhalted}}
\DoxyCodeLine{00065         CPU\_CLK\_THREAD\_UNHALTED\_\_MASK\_\_BDW\_CPU\_CLK\_THREAD\_UNHALTED\_\_REF\_XCLK\_ANY = 0x100 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// Count Xclk pulses (100Mhz) when the at least one thread on the physical core is unhalted}}
\DoxyCodeLine{00066         CPU\_CLK\_THREAD\_UNHALTED\_\_MASK\_\_BDW\_CPU\_CLK\_THREAD\_UNHALTED\_\_REF\_P = 0x100, \textcolor{comment}{// Cycles when the core is unhalted (count at 100 Mhz)}}
\DoxyCodeLine{00067         CPU\_CLK\_THREAD\_UNHALTED\_\_MASK\_\_BDW\_CPU\_CLK\_THREAD\_UNHALTED\_\_THREAD\_P = 0x000, \textcolor{comment}{// Cycles when thread is not halted}}
\DoxyCodeLine{00068         CPU\_CLK\_THREAD\_UNHALTED\_\_MASK\_\_BDW\_CPU\_CLK\_THREAD\_UNHALTED\_\_ONE\_THREAD\_ACTIVE = 0x200, \textcolor{comment}{// Counts Xclk (100Mhz) pulses when this thread is unhalted and the other thread is halted}}
\DoxyCodeLine{00069         CPU\_CLK\_UNHALTED = 0x3c, \textcolor{comment}{// Count core clock cycles whenever the clock signal on the specific core is running (not halted)}}
\DoxyCodeLine{00070         CYCLE\_ACTIVITY = 0xa3, \textcolor{comment}{// Stalled cycles}}
\DoxyCodeLine{00071         CYCLE\_ACTIVITY\_\_MASK\_\_BDW\_CYCLE\_ACTIVITY\_\_CYCLES\_L2\_PENDING = 0x0100 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with pending L2 miss loads (must use with HT off only)}}
\DoxyCodeLine{00072         CYCLE\_ACTIVITY\_\_MASK\_\_BDW\_CYCLE\_ACTIVITY\_\_CYCLES\_LDM\_PENDING = 0x0200 | (0x2 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with pending memory loads}}
\DoxyCodeLine{00073         CYCLE\_ACTIVITY\_\_MASK\_\_BDW\_CYCLE\_ACTIVITY\_\_CYCLES\_MEM\_ANY = 0x0200 | (0x2 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with pending memory loads}}
\DoxyCodeLine{00074         CYCLE\_ACTIVITY\_\_MASK\_\_BDW\_CYCLE\_ACTIVITY\_\_CYCLES\_L1D\_PENDING = 0x0800 | (0x8 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with pending L1D load cache misses}}
\DoxyCodeLine{00075         CYCLE\_ACTIVITY\_\_MASK\_\_BDW\_CYCLE\_ACTIVITY\_\_STALLS\_LDM\_PENDING = 0x0600 | (0x6 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Executions stalls when there is at least one pending demand load request}}
\DoxyCodeLine{00076         CYCLE\_ACTIVITY\_\_MASK\_\_BDW\_CYCLE\_ACTIVITY\_\_STALLS\_L1D\_PENDING = 0x0c00 | (0xc << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Executions stalls while there is at least one L1D demand load outstanding}}
\DoxyCodeLine{00077         CYCLE\_ACTIVITY\_\_MASK\_\_BDW\_CYCLE\_ACTIVITY\_\_STALLS\_L2\_PENDING = 0x0500 | (0x5 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Execution stalls while there is at least one L2 demand load pending outstanding}}
\DoxyCodeLine{00078         CYCLE\_ACTIVITY\_\_MASK\_\_BDW\_CYCLE\_ACTIVITY\_\_STALLS\_TOTAL = 0x0400 | (0x4 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles during which no instructions were executed in the execution stage of the pipeline}}
\DoxyCodeLine{00079         CYCLE\_ACTIVITY\_\_MASK\_\_BDW\_CYCLE\_ACTIVITY\_\_CYCLES\_NO\_EXECUTE = 0x0400 | (0x4 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles during which no instructions were executed in the execution stage of the pipeline}}
\DoxyCodeLine{00080         DTLB\_LOAD\_MISSES = 0x8, \textcolor{comment}{// Data TLB load misses}}
\DoxyCodeLine{00081         DTLB\_LOAD\_MISSES\_\_MASK\_\_BDW\_DTLB\_LOAD\_MISSES\_\_MISS\_CAUSES\_A\_WALK = 0x100, \textcolor{comment}{// Misses in all DTLB levels that cause page walks}}
\DoxyCodeLine{00082         DTLB\_LOAD\_MISSES\_\_MASK\_\_BDW\_DTLB\_LOAD\_MISSES\_\_WALK\_COMPLETED\_4K = 0x200, \textcolor{comment}{// Misses in all TLB levels causes a page walk that completes (4K)}}
\DoxyCodeLine{00083         DTLB\_LOAD\_MISSES\_\_MASK\_\_BDW\_DTLB\_LOAD\_MISSES\_\_WALK\_COMPLETED\_2M\_4M = 0x400, \textcolor{comment}{// Misses in all TLB levels causes a page walk of 2MB/4MB page sizes that completes}}
\DoxyCodeLine{00084         DTLB\_LOAD\_MISSES\_\_MASK\_\_BDW\_DTLB\_LOAD\_MISSES\_\_WALK\_COMPLETED\_1G = 0x800, \textcolor{comment}{// Misses in all TLB levels causes a page walk of 1GB page sizes that completes}}
\DoxyCodeLine{00085         DTLB\_LOAD\_MISSES\_\_MASK\_\_BDW\_DTLB\_LOAD\_MISSES\_\_WALK\_COMPLETED = 0xe00, \textcolor{comment}{// Misses in all TLB levels causes a page walk of any page size that completes}}
\DoxyCodeLine{00086         DTLB\_LOAD\_MISSES\_\_MASK\_\_BDW\_DTLB\_LOAD\_MISSES\_\_WALK\_DURATION = 0x1000, \textcolor{comment}{// Cycles when PMH is busy with page walks}}
\DoxyCodeLine{00087         DTLB\_LOAD\_MISSES\_\_MASK\_\_BDW\_DTLB\_LOAD\_MISSES\_\_STLB\_HIT\_4K = 0x2000, \textcolor{comment}{// Misses that miss the DTLB and hit the STLB (4KB)}}
\DoxyCodeLine{00088         DTLB\_LOAD\_MISSES\_\_MASK\_\_BDW\_DTLB\_LOAD\_MISSES\_\_STLB\_HIT\_2M = 0x4000, \textcolor{comment}{// Misses that miss the DTLB and hit the STLB (2MB)}}
\DoxyCodeLine{00089         DTLB\_LOAD\_MISSES\_\_MASK\_\_BDW\_DTLB\_LOAD\_MISSES\_\_STLB\_HIT = 0x6000, \textcolor{comment}{// Number of cache load STLB hits. No page walk}}
\DoxyCodeLine{00090         DTLB\_STORE\_MISSES = 0x49, \textcolor{comment}{// Data TLB store misses}}
\DoxyCodeLine{00091         DTLB\_STORE\_MISSES\_\_MASK\_\_BDW\_DTLB\_LOAD\_MISSES\_\_MISS\_CAUSES\_A\_WALK = 0x100, \textcolor{comment}{// Misses in all DTLB levels that cause page walks}}
\DoxyCodeLine{00092         DTLB\_STORE\_MISSES\_\_MASK\_\_BDW\_DTLB\_LOAD\_MISSES\_\_WALK\_COMPLETED\_4K = 0x200, \textcolor{comment}{// Misses in all TLB levels causes a page walk that completes (4K)}}
\DoxyCodeLine{00093         DTLB\_STORE\_MISSES\_\_MASK\_\_BDW\_DTLB\_LOAD\_MISSES\_\_WALK\_COMPLETED\_2M\_4M = 0x400, \textcolor{comment}{// Misses in all TLB levels causes a page walk of 2MB/4MB page sizes that completes}}
\DoxyCodeLine{00094         DTLB\_STORE\_MISSES\_\_MASK\_\_BDW\_DTLB\_LOAD\_MISSES\_\_WALK\_COMPLETED\_1G = 0x800, \textcolor{comment}{// Misses in all TLB levels causes a page walk of 1GB page sizes that completes}}
\DoxyCodeLine{00095         DTLB\_STORE\_MISSES\_\_MASK\_\_BDW\_DTLB\_LOAD\_MISSES\_\_WALK\_COMPLETED = 0xe00, \textcolor{comment}{// Misses in all TLB levels causes a page walk of any page size that completes}}
\DoxyCodeLine{00096         DTLB\_STORE\_MISSES\_\_MASK\_\_BDW\_DTLB\_LOAD\_MISSES\_\_WALK\_DURATION = 0x1000, \textcolor{comment}{// Cycles when PMH is busy with page walks}}
\DoxyCodeLine{00097         DTLB\_STORE\_MISSES\_\_MASK\_\_BDW\_DTLB\_LOAD\_MISSES\_\_STLB\_HIT\_4K = 0x2000, \textcolor{comment}{// Misses that miss the DTLB and hit the STLB (4KB)}}
\DoxyCodeLine{00098         DTLB\_STORE\_MISSES\_\_MASK\_\_BDW\_DTLB\_LOAD\_MISSES\_\_STLB\_HIT\_2M = 0x4000, \textcolor{comment}{// Misses that miss the DTLB and hit the STLB (2MB)}}
\DoxyCodeLine{00099         DTLB\_STORE\_MISSES\_\_MASK\_\_BDW\_DTLB\_LOAD\_MISSES\_\_STLB\_HIT = 0x6000, \textcolor{comment}{// Number of cache load STLB hits. No page walk}}
\DoxyCodeLine{00100         FP\_ASSIST = 0xca, \textcolor{comment}{// X87 floating-\/point assists}}
\DoxyCodeLine{00101         FP\_ASSIST\_\_MASK\_\_BDW\_FP\_ASSIST\_\_X87\_OUTPUT = 0x200, \textcolor{comment}{// Number of X87 FP assists due to output values}}
\DoxyCodeLine{00102         FP\_ASSIST\_\_MASK\_\_BDW\_FP\_ASSIST\_\_X87\_INPUT = 0x400, \textcolor{comment}{// Number of X87 FP assists due to input values}}
\DoxyCodeLine{00103         FP\_ASSIST\_\_MASK\_\_BDW\_FP\_ASSIST\_\_SIMD\_OUTPUT = 0x800, \textcolor{comment}{// Number of SIMD FP assists due to output values}}
\DoxyCodeLine{00104         FP\_ASSIST\_\_MASK\_\_BDW\_FP\_ASSIST\_\_SIMD\_INPUT = 0x1000, \textcolor{comment}{// Number of SIMD FP assists due to input values}}
\DoxyCodeLine{00105         FP\_ASSIST\_\_MASK\_\_BDW\_FP\_ASSIST\_\_ANY = 0x1e00 | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with any input/output SEE or FP assists}}
\DoxyCodeLine{00106         FP\_ASSIST\_\_MASK\_\_BDW\_FP\_ASSIST\_\_ALL = 0x1e00 | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with any input and output SSE or FP assist}}
\DoxyCodeLine{00107         HLE\_RETIRED = 0xc8, \textcolor{comment}{// HLE execution (Precise Event)}}
\DoxyCodeLine{00108         HLE\_RETIRED\_\_MASK\_\_BDW\_HLE\_RETIRED\_\_START = 0x100, \textcolor{comment}{// Number of times an HLE execution started}}
\DoxyCodeLine{00109         HLE\_RETIRED\_\_MASK\_\_BDW\_HLE\_RETIRED\_\_COMMIT = 0x200, \textcolor{comment}{// Number of times an HLE execution successfully committed}}
\DoxyCodeLine{00110         HLE\_RETIRED\_\_MASK\_\_BDW\_HLE\_RETIRED\_\_ABORTED = 0x400, \textcolor{comment}{// Number of times an HLE execution aborted due to any reasons (multiple categories may count as one) (Precise Event)}}
\DoxyCodeLine{00111         HLE\_RETIRED\_\_MASK\_\_BDW\_HLE\_RETIRED\_\_ABORTED\_MISC1 = 0x800, \textcolor{comment}{// Number of times an HLE execution aborted due to various memory events}}
\DoxyCodeLine{00112         HLE\_RETIRED\_\_MASK\_\_BDW\_HLE\_RETIRED\_\_ABORTED\_MISC2 = 0x1000, \textcolor{comment}{// Number of times an HLE execution aborted due to uncommon conditions}}
\DoxyCodeLine{00113         HLE\_RETIRED\_\_MASK\_\_BDW\_HLE\_RETIRED\_\_ABORTED\_MISC3 = 0x2000, \textcolor{comment}{// Number of times an HLE execution aborted due to HLE-\/unfriendly instructions}}
\DoxyCodeLine{00114         HLE\_RETIRED\_\_MASK\_\_BDW\_HLE\_RETIRED\_\_ABORTED\_MISC4 = 0x4000, \textcolor{comment}{// Number of times an HLE execution aborted due to incompatible memory type}}
\DoxyCodeLine{00115         HLE\_RETIRED\_\_MASK\_\_BDW\_HLE\_RETIRED\_\_ABORTED\_MISC5 = 0x8000, \textcolor{comment}{// Number of times an HLE execution aborted due to none of the other 4 reasons (e.g.}}
\DoxyCodeLine{00116         ICACHE = 0x80, \textcolor{comment}{// Instruction Cache}}
\DoxyCodeLine{00117         ICACHE\_\_MASK\_\_BDW\_ICACHE\_\_MISSES = 0x200, \textcolor{comment}{// Number of Instruction Cache}}
\DoxyCodeLine{00118         ICACHE\_\_MASK\_\_BDW\_ICACHE\_\_IFDATA\_STALL = 0x400, \textcolor{comment}{// Number of cycles where a code fetch is stalled due to L1 miss}}
\DoxyCodeLine{00119         ICACHE\_\_MASK\_\_BDW\_ICACHE\_\_HIT = 0x100, \textcolor{comment}{// Number of Instruction Cache}}
\DoxyCodeLine{00120         IDQ = 0x79, \textcolor{comment}{// IDQ operations}}
\DoxyCodeLine{00121         IDQ\_\_MASK\_\_BDW\_IDQ\_\_EMPTY = 0x200, \textcolor{comment}{// Cycles the Instruction Decode Queue (IDQ) is empty}}
\DoxyCodeLine{00122         IDQ\_\_MASK\_\_BDW\_IDQ\_\_MITE\_UOPS = 0x400, \textcolor{comment}{// Number of uops delivered to Instruction Decode Queue (IDQ) from MITE path}}
\DoxyCodeLine{00123         IDQ\_\_MASK\_\_BDW\_IDQ\_\_DSB\_UOPS = 0x800, \textcolor{comment}{// Number of uops delivered to Instruction Decode Queue (IDQ) from Decode Stream Buffer (DSB) path}}
\DoxyCodeLine{00124         IDQ\_\_MASK\_\_BDW\_IDQ\_\_MS\_DSB\_UOPS = 0x1000, \textcolor{comment}{// Uops initiated by Decode Stream Buffer (DSB) that are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequencer (MS) is busy}}
\DoxyCodeLine{00125         IDQ\_\_MASK\_\_BDW\_IDQ\_\_MS\_MITE\_UOPS = 0x2000, \textcolor{comment}{// Uops initiated by MITE and delivered to Instruction Decode Queue (IDQ) while Microcode Sequencer (MS) is busy}}
\DoxyCodeLine{00126         IDQ\_\_MASK\_\_BDW\_IDQ\_\_MS\_UOPS = 0x3000, \textcolor{comment}{// Number of Uops were delivered into Instruction Decode Queue (IDQ) from MS}}
\DoxyCodeLine{00127         IDQ\_\_MASK\_\_BDW\_IDQ\_\_MS\_UOPS\_CYCLES = 0x3000 | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of cycles that Uops were delivered into Instruction Decode Queue (IDQ) when MS\_Busy}}
\DoxyCodeLine{00128         IDQ\_\_MASK\_\_BDW\_IDQ\_\_MS\_SWITCHES = 0x3000 | INTEL\_X86\_MOD\_EDGE | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of cycles that Uops were delivered into Instruction Decode Queue (IDQ) when MS\_Busy}}
\DoxyCodeLine{00129         IDQ\_\_MASK\_\_BDW\_IDQ\_\_MITE\_UOPS\_CYCLES = 0x400 | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from MITE path}}
\DoxyCodeLine{00130         IDQ\_\_MASK\_\_BDW\_IDQ\_\_DSB\_UOPS\_CYCLES = 0x800 | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles when uops are being delivered to Instruction Decode Queue (IDQ) from Decode Stream Buffer (DSB) path}}
\DoxyCodeLine{00131         IDQ\_\_MASK\_\_BDW\_IDQ\_\_MS\_DSB\_UOPS\_CYCLES = 0x1000 | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles when uops initiated by Decode Stream Buffer (DSB) are being delivered to Instruction Decode Queue (IDQ) while Microcode Sequencer (MS) is busy}}
\DoxyCodeLine{00132         IDQ\_\_MASK\_\_BDW\_IDQ\_\_MS\_DSB\_OCCUR = 0x1000 | INTEL\_X86\_MOD\_EDGE | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Deliveries to Instruction Decode Queue (IDQ) initiated by Decode Stream Buffer (DSB) while Microcode Sequencer (MS) is busy}}
\DoxyCodeLine{00133         IDQ\_\_MASK\_\_BDW\_IDQ\_\_ALL\_DSB\_CYCLES\_4\_UOPS = 0x1800 | (4 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles Decode Stream Buffer (DSB) is delivering 4 Uops}}
\DoxyCodeLine{00134         IDQ\_\_MASK\_\_BDW\_IDQ\_\_ALL\_DSB\_CYCLES\_ANY\_UOPS = 0x1800 | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles Decode Stream Buffer (DSB) is delivering any Uop}}
\DoxyCodeLine{00135         IDQ\_\_MASK\_\_BDW\_IDQ\_\_ALL\_MITE\_CYCLES\_4\_UOPS = 0x2400 | (4 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles MITE is delivering 4 Uops}}
\DoxyCodeLine{00136         IDQ\_\_MASK\_\_BDW\_IDQ\_\_ALL\_MITE\_CYCLES\_ANY\_UOPS = 0x2400 | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles MITE is delivering any Uop}}
\DoxyCodeLine{00137         IDQ\_\_MASK\_\_BDW\_IDQ\_\_ALL\_MITE\_UOPS = 0x3c00, \textcolor{comment}{// Number of uops delivered to Instruction Decode Queue (IDQ) from any path}}
\DoxyCodeLine{00138         IDQ\_UOPS\_NOT\_DELIVERED = 0x9c, \textcolor{comment}{// Uops not delivered}}
\DoxyCodeLine{00139         IDQ\_UOPS\_NOT\_DELIVERED\_\_MASK\_\_BDW\_IDQ\_UOPS\_NOT\_DELIVERED\_\_CORE = 0x100, \textcolor{comment}{// Count number of non-\/delivered uops to Resource Allocation Table (RAT)}}
\DoxyCodeLine{00140         IDQ\_UOPS\_NOT\_DELIVERED\_\_MASK\_\_BDW\_IDQ\_UOPS\_NOT\_DELIVERED\_\_CYCLES\_0\_UOPS\_DELIV\_CORE = 0x100 | (4 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles per thread when 4 or more uops are not delivered to the Resource Allocation Table (RAT) when backend is not stalled}}
\DoxyCodeLine{00141         IDQ\_UOPS\_NOT\_DELIVERED\_\_MASK\_\_BDW\_IDQ\_UOPS\_NOT\_DELIVERED\_\_CYCLES\_LE\_1\_UOP\_DELIV\_CORE = 0x100 | (3 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles per thread when 3 or more uops are not delivered to the Resource Allocation Table (RAT) when backend is not stalled}}
\DoxyCodeLine{00142         IDQ\_UOPS\_NOT\_DELIVERED\_\_MASK\_\_BDW\_IDQ\_UOPS\_NOT\_DELIVERED\_\_CYCLES\_LE\_2\_UOP\_DELIV\_CORE = 0x100 | (2 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with less than 2 uops delivered by the front end}}
\DoxyCodeLine{00143         IDQ\_UOPS\_NOT\_DELIVERED\_\_MASK\_\_BDW\_IDQ\_UOPS\_NOT\_DELIVERED\_\_CYCLES\_LE\_3\_UOP\_DELIV\_CORE = 0x100 | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with less than 3 uops delivered by the front end}}
\DoxyCodeLine{00144         IDQ\_UOPS\_NOT\_DELIVERED\_\_MASK\_\_BDW\_IDQ\_UOPS\_NOT\_DELIVERED\_\_CYCLES\_FE\_WAS\_OK = 0x100 | INTEL\_X86\_MOD\_INV | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles Front-\/End (FE) delivered 4 uops or Resource Allocation Table (RAT) was stalling FE}}
\DoxyCodeLine{00145         INST\_RETIRED = 0xc0, \textcolor{comment}{// Number of instructions retired (Precise Event)}}
\DoxyCodeLine{00146         INST\_RETIRED\_\_MASK\_\_BDW\_INST\_RETIRED\_\_ANY\_P = 0x000, \textcolor{comment}{// Number of instructions retired. General Counter -\/ architectural event}}
\DoxyCodeLine{00147         INST\_RETIRED\_\_MASK\_\_BDW\_INST\_RETIRED\_\_ALL = 0x100, \textcolor{comment}{// Precise instruction retired event with HW to reduce effect of PEBS shadow in IP distribution (Precise Event)}}
\DoxyCodeLine{00148         INST\_RETIRED\_\_MASK\_\_BDW\_INST\_RETIRED\_\_TOTAL\_CYCLES = 0x100 | INTEL\_X86\_MOD\_INV | (10 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of cycles using always true condition}}
\DoxyCodeLine{00149         INST\_RETIRED\_\_MASK\_\_BDW\_INST\_RETIRED\_\_PREC\_DIST = 0x100, \textcolor{comment}{// Precise instruction retired event with HW to reduce effect of PEBS shadow in IP distribution (Precise event)}}
\DoxyCodeLine{00150         INST\_RETIRED\_\_MASK\_\_BDW\_INST\_RETIRED\_\_X87 = 0x200, \textcolor{comment}{// Number of FPU operations retired (instructions with no exceptions)}}
\DoxyCodeLine{00151         INT\_MISC = 0xd, \textcolor{comment}{// Miscellaneous interruptions}}
\DoxyCodeLine{00152         INT\_MISC\_\_MASK\_\_BDW\_INT\_MISC\_\_RECOVERY\_CYCLES = 0x300 | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles waiting for the checkpoints in Resource Allocation Table (RAT) to be recovered after Nuke due to all other cases except JEClear (e.g. whenever a ucode assist is needed like SSE exception}}
\DoxyCodeLine{00153         INT\_MISC\_\_MASK\_\_BDW\_INT\_MISC\_\_RECOVERY\_CYCLES\_ANY = 0x300 | (1 << INTEL\_X86\_CMASK\_BIT) | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// Core cycles the allocator was stalled due to recovery from earlier clear event for any thread running on the physical core (e.g. misprediction or memory nuke)}}
\DoxyCodeLine{00154         INT\_MISC\_\_MASK\_\_BDW\_INT\_MISC\_\_RECOVERY\_STALLS\_COUNT = 0x300 | INTEL\_X86\_MOD\_EDGE | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of occurrences waiting for Machine Clears}}
\DoxyCodeLine{00155         INT\_MISC\_\_MASK\_\_BDW\_INT\_MISC\_\_RAT\_STALL\_CYCLES = 0x800, \textcolor{comment}{// Cycles when the Resource Allocation Table (RAT) external stall event is sent to the Instruction Decode Queue (IDQ) for the thread. Also includes cycles when the allocator is serving another thread}}
\DoxyCodeLine{00156         ITLB = 0xae, \textcolor{comment}{// Instruction TLB}}
\DoxyCodeLine{00157         ITLB\_\_MASK\_\_BDW\_ITLB\_\_ITLB\_FLUSH = 0x100, \textcolor{comment}{// Flushing of the Instruction TLB (ITLB) pages independent of page size}}
\DoxyCodeLine{00158         ITLB\_MISSES = 0x85, \textcolor{comment}{// Instruction TLB misses}}
\DoxyCodeLine{00159         ITLB\_MISSES\_\_MASK\_\_BDW\_ITLB\_MISSES\_\_MISS\_CAUSES\_A\_WALK = 0x100, \textcolor{comment}{// Misses in all DTLB levels that cause page walks}}
\DoxyCodeLine{00160         ITLB\_MISSES\_\_MASK\_\_BDW\_ITLB\_MISSES\_\_WALK\_COMPLETED\_4K = 0x200, \textcolor{comment}{// Misses in all TLB levels causes a page walk that completes (4KB)}}
\DoxyCodeLine{00161         ITLB\_MISSES\_\_MASK\_\_BDW\_ITLB\_MISSES\_\_WALK\_COMPLETED\_2M\_4M = 0x400, \textcolor{comment}{// Misses in all TLB levels causes a page walk that completes (2MB/4MB)}}
\DoxyCodeLine{00162         ITLB\_MISSES\_\_MASK\_\_BDW\_ITLB\_MISSES\_\_WALK\_COMPLETED\_1G = 0x800, \textcolor{comment}{// Misses in all TLB levels causes a page walk that completes (1GB)}}
\DoxyCodeLine{00163         ITLB\_MISSES\_\_MASK\_\_BDW\_ITLB\_MISSES\_\_WALK\_COMPLETED = 0xe00, \textcolor{comment}{// Misses in all TLB levels causes a page walk of any page size that completes}}
\DoxyCodeLine{00164         ITLB\_MISSES\_\_MASK\_\_BDW\_ITLB\_MISSES\_\_WALK\_DURATION = 0x1000, \textcolor{comment}{// Cycles when PMH is busy with page walks}}
\DoxyCodeLine{00165         ITLB\_MISSES\_\_MASK\_\_BDW\_ITLB\_MISSES\_\_STLB\_HIT\_4K = 0x2000, \textcolor{comment}{// Misses that miss the DTLB and hit the STLB (4KB)}}
\DoxyCodeLine{00166         ITLB\_MISSES\_\_MASK\_\_BDW\_ITLB\_MISSES\_\_STLB\_HIT\_2M = 0x4000, \textcolor{comment}{// Misses that miss the DTLB and hit the STLB (2MB)}}
\DoxyCodeLine{00167         ITLB\_MISSES\_\_MASK\_\_BDW\_ITLB\_MISSES\_\_STLB\_HIT = 0x6000, \textcolor{comment}{// Number of cache load STLB hits. No page walk}}
\DoxyCodeLine{00168         L1D = 0x51, \textcolor{comment}{// L1D cache}}
\DoxyCodeLine{00169         L1D\_\_MASK\_\_BDW\_L1D\_\_REPLACEMENT = 0x100, \textcolor{comment}{// L1D Data line replacements}}
\DoxyCodeLine{00170         L1D\_PEND\_MISS = 0x48, \textcolor{comment}{// L1D pending misses}}
\DoxyCodeLine{00171         L1D\_PEND\_MISS\_\_MASK\_\_BDW\_L1D\_PEND\_MISS\_\_PENDING = 0x100, \textcolor{comment}{// Cycles with L1D load misses outstanding}}
\DoxyCodeLine{00172         L1D\_PEND\_MISS\_\_MASK\_\_BDW\_L1D\_PEND\_MISS\_\_PENDING\_CYCLES = 0x100 | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with L1D load misses outstanding}}
\DoxyCodeLine{00173         L1D\_PEND\_MISS\_\_MASK\_\_BDW\_L1D\_PEND\_MISS\_\_PENDING\_CYCLES\_ANY = 0x100 | (1 << INTEL\_X86\_CMASK\_BIT) | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// Cycles with L1D load misses outstanding from any thread}}
\DoxyCodeLine{00174         L1D\_PEND\_MISS\_\_MASK\_\_BDW\_L1D\_PEND\_MISS\_\_OCCURRENCES = 0x100 | INTEL\_X86\_MOD\_EDGE | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number L1D miss outstanding}}
\DoxyCodeLine{00175         L1D\_PEND\_MISS\_\_MASK\_\_BDW\_L1D\_PEND\_MISS\_\_EDGE = 0x100 | INTEL\_X86\_MOD\_EDGE | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number L1D miss outstanding}}
\DoxyCodeLine{00176         L1D\_PEND\_MISS\_\_MASK\_\_BDW\_L1D\_PEND\_MISS\_\_FB\_FULL = 0x200 | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of cycles a demand request was blocked due to Fill Buffer (FB) unavailability}}
\DoxyCodeLine{00177         L2\_DEMAND\_RQSTS = 0x27, \textcolor{comment}{// Demand Data Read requests to L2}}
\DoxyCodeLine{00178         L2\_DEMAND\_RQSTS\_\_MASK\_\_BDW\_L2\_DEMAND\_RQSTS\_\_WB\_HIT = 0x5000, \textcolor{comment}{// WB requests that hit L2 cache}}
\DoxyCodeLine{00179         L2\_LINES\_IN = 0xf1, \textcolor{comment}{// L2 lines allocated}}
\DoxyCodeLine{00180         L2\_LINES\_IN\_\_MASK\_\_BDW\_L2\_LINES\_IN\_\_I = 0x100, \textcolor{comment}{// L2 cache lines in I state filling L2}}
\DoxyCodeLine{00181         L2\_LINES\_IN\_\_MASK\_\_BDW\_L2\_LINES\_IN\_\_S = 0x200, \textcolor{comment}{// L2 cache lines in S state filling L2}}
\DoxyCodeLine{00182         L2\_LINES\_IN\_\_MASK\_\_BDW\_L2\_LINES\_IN\_\_E = 0x400, \textcolor{comment}{// L2 cache lines in E state filling L2}}
\DoxyCodeLine{00183         L2\_LINES\_IN\_\_MASK\_\_BDW\_L2\_LINES\_IN\_\_ALL = 0x700, \textcolor{comment}{// L2 cache lines filling L2}}
\DoxyCodeLine{00184         L2\_LINES\_IN\_\_MASK\_\_BDW\_L2\_LINES\_IN\_\_ANY = 0x700, \textcolor{comment}{// L2 cache lines filling L2}}
\DoxyCodeLine{00185         L2\_LINES\_OUT = 0xf2, \textcolor{comment}{// L2 lines evicted}}
\DoxyCodeLine{00186         L2\_LINES\_OUT\_\_MASK\_\_BDW\_L2\_LINES\_OUT\_\_DEMAND\_CLEAN = 0x500, \textcolor{comment}{// Number of clean L2 cachelines evicted by demand}}
\DoxyCodeLine{00187         L2\_RQSTS = 0x24, \textcolor{comment}{// L2 requests}}
\DoxyCodeLine{00188         L2\_RQSTS\_\_MASK\_\_BDW\_L2\_RQSTS\_\_DEMAND\_DATA\_RD\_MISS = 0x2100, \textcolor{comment}{// Demand Data Read requests that miss L2 cache}}
\DoxyCodeLine{00189         L2\_RQSTS\_\_MASK\_\_BDW\_L2\_RQSTS\_\_DEMAND\_DATA\_RD\_HIT = 0x4100, \textcolor{comment}{// Demand Data Read requests that hit L2 cache}}
\DoxyCodeLine{00190         L2\_RQSTS\_\_MASK\_\_BDW\_L2\_RQSTS\_\_DEMAND\_RFO\_MISS = 0x2200, \textcolor{comment}{// RFO requests that miss L2 cache}}
\DoxyCodeLine{00191         L2\_RQSTS\_\_MASK\_\_BDW\_L2\_RQSTS\_\_RFO\_MISS = 0x2200, \textcolor{comment}{// RFO requests that miss L2 cache}}
\DoxyCodeLine{00192         L2\_RQSTS\_\_MASK\_\_BDW\_L2\_RQSTS\_\_DEMAND\_RFO\_HIT = 0x4200, \textcolor{comment}{// RFO requests that hit L2 cache}}
\DoxyCodeLine{00193         L2\_RQSTS\_\_MASK\_\_BDW\_L2\_RQSTS\_\_RFO\_HIT = 0x4200, \textcolor{comment}{// RFO requests that hit L2 cache}}
\DoxyCodeLine{00194         L2\_RQSTS\_\_MASK\_\_BDW\_L2\_RQSTS\_\_CODE\_RD\_MISS = 0x2400, \textcolor{comment}{// L2 cache misses when fetching instructions}}
\DoxyCodeLine{00195         L2\_RQSTS\_\_MASK\_\_BDW\_L2\_RQSTS\_\_ALL\_DEMAND\_MISS = 0x2700, \textcolor{comment}{// All demand requests that miss the L2 cache}}
\DoxyCodeLine{00196         L2\_RQSTS\_\_MASK\_\_BDW\_L2\_RQSTS\_\_CODE\_RD\_HIT = 0x4400, \textcolor{comment}{// L2 cache hits when fetching instructions}}
\DoxyCodeLine{00197         L2\_RQSTS\_\_MASK\_\_BDW\_L2\_RQSTS\_\_L2\_PF\_MISS = 0x3800, \textcolor{comment}{// Requests from the L2 hardware prefetchers that miss L2 cache}}
\DoxyCodeLine{00198         L2\_RQSTS\_\_MASK\_\_BDW\_L2\_RQSTS\_\_PF\_MISS = 0x3800, \textcolor{comment}{// Requests from the L2 hardware prefetchers that miss L2 cache}}
\DoxyCodeLine{00199         L2\_RQSTS\_\_MASK\_\_BDW\_L2\_RQSTS\_\_MISS = 0x3f00, \textcolor{comment}{// All requests that miss the L2 cache}}
\DoxyCodeLine{00200         L2\_RQSTS\_\_MASK\_\_BDW\_L2\_RQSTS\_\_L2\_PF\_HIT = 0xd800, \textcolor{comment}{// Requests from the L2 hardware prefetchers that hit L2 cache}}
\DoxyCodeLine{00201         L2\_RQSTS\_\_MASK\_\_BDW\_L2\_RQSTS\_\_PF\_HIT = 0xd800, \textcolor{comment}{// Requests from the L2 hardware prefetchers that hit L2 cache}}
\DoxyCodeLine{00202         L2\_RQSTS\_\_MASK\_\_BDW\_L2\_RQSTS\_\_ALL\_DEMAND\_DATA\_RD = 0xe100, \textcolor{comment}{// Any data read request to L2 cache}}
\DoxyCodeLine{00203         L2\_RQSTS\_\_MASK\_\_BDW\_L2\_RQSTS\_\_ALL\_RFO = 0xe200, \textcolor{comment}{// Any data RFO request to L2 cache}}
\DoxyCodeLine{00204         L2\_RQSTS\_\_MASK\_\_BDW\_L2\_RQSTS\_\_ALL\_CODE\_RD = 0xe400, \textcolor{comment}{// Any code read request to L2 cache}}
\DoxyCodeLine{00205         L2\_RQSTS\_\_MASK\_\_BDW\_L2\_RQSTS\_\_ALL\_DEMAND\_REFERENCES = 0xe700, \textcolor{comment}{// All demand requests to L2 cache}}
\DoxyCodeLine{00206         L2\_RQSTS\_\_MASK\_\_BDW\_L2\_RQSTS\_\_ALL\_PF = 0xf800, \textcolor{comment}{// Any L2 HW prefetch request to L2 cache}}
\DoxyCodeLine{00207         L2\_RQSTS\_\_MASK\_\_BDW\_L2\_RQSTS\_\_REFERENCES = 0xff00, \textcolor{comment}{// All requests to L2 cache}}
\DoxyCodeLine{00208         L2\_TRANS = 0xf0, \textcolor{comment}{// L2 transactions}}
\DoxyCodeLine{00209         L2\_TRANS\_\_MASK\_\_BDW\_L2\_TRANS\_\_DEMAND\_DATA\_RD = 0x100, \textcolor{comment}{// Demand Data Read requests that access L2 cache}}
\DoxyCodeLine{00210         L2\_TRANS\_\_MASK\_\_BDW\_L2\_TRANS\_\_RFO = 0x200, \textcolor{comment}{// RFO requests that access L2 cache}}
\DoxyCodeLine{00211         L2\_TRANS\_\_MASK\_\_BDW\_L2\_TRANS\_\_CODE\_RD = 0x400, \textcolor{comment}{// L2 cache accesses when fetching instructions}}
\DoxyCodeLine{00212         L2\_TRANS\_\_MASK\_\_BDW\_L2\_TRANS\_\_ALL\_PF = 0x800, \textcolor{comment}{// L2 or L3 HW prefetches that access L2 cache}}
\DoxyCodeLine{00213         L2\_TRANS\_\_MASK\_\_BDW\_L2\_TRANS\_\_L1D\_WB = 0x1000, \textcolor{comment}{// L1D writebacks that access L2 cache}}
\DoxyCodeLine{00214         L2\_TRANS\_\_MASK\_\_BDW\_L2\_TRANS\_\_L2\_FILL = 0x2000, \textcolor{comment}{// L2 fill requests that access L2 cache}}
\DoxyCodeLine{00215         L2\_TRANS\_\_MASK\_\_BDW\_L2\_TRANS\_\_L2\_WB = 0x4000, \textcolor{comment}{// L2 writebacks that access L2 cache}}
\DoxyCodeLine{00216         L2\_TRANS\_\_MASK\_\_BDW\_L2\_TRANS\_\_ALL\_REQUESTS = 0x8000, \textcolor{comment}{// Transactions accessing L2 pipe}}
\DoxyCodeLine{00217         LD\_BLOCKS = 0x3, \textcolor{comment}{// Blocking loads}}
\DoxyCodeLine{00218         LD\_BLOCKS\_\_MASK\_\_BDW\_LD\_BLOCKS\_\_STORE\_FORWARD = 0x200, \textcolor{comment}{// Counts the number of loads blocked by overlapping with store buffer entries that cannot be forwarded}}
\DoxyCodeLine{00219         LD\_BLOCKS\_\_MASK\_\_BDW\_LD\_BLOCKS\_\_NO\_SR = 0x800, \textcolor{comment}{// number of times that split load operations are temporarily blocked because all resources for handling the split accesses are in use}}
\DoxyCodeLine{00220         LD\_BLOCKS\_PARTIAL = 0x7, \textcolor{comment}{// Partial load blocks}}
\DoxyCodeLine{00221         LD\_BLOCKS\_PARTIAL\_\_MASK\_\_BDW\_LD\_BLOCKS\_PARTIAL\_\_ADDRESS\_ALIAS = 0x100, \textcolor{comment}{// False dependencies in MOB due to partial compare on address}}
\DoxyCodeLine{00222         LOAD\_HIT\_PRE = 0x4c, \textcolor{comment}{// Load dispatches}}
\DoxyCodeLine{00223         LOAD\_HIT\_PRE\_\_MASK\_\_BDW\_LOAD\_HIT\_PRE\_\_HW\_PF = 0x200, \textcolor{comment}{// Non software-\/prefetch load dispatches that hit FB allocated for hardware prefetch}}
\DoxyCodeLine{00224         LOAD\_HIT\_PRE\_\_MASK\_\_BDW\_LOAD\_HIT\_PRE\_\_SW\_PF = 0x100, \textcolor{comment}{// Non software-\/prefetch load dispatches that hit FB allocated for software prefetch}}
\DoxyCodeLine{00225         LOCK\_CYCLES = 0x63, \textcolor{comment}{// Locked cycles in L1D and L2}}
\DoxyCodeLine{00226         LOCK\_CYCLES\_\_MASK\_\_BDW\_LOCK\_CYCLES\_\_SPLIT\_LOCK\_UC\_LOCK\_DURATION = 0x100, \textcolor{comment}{// Cycles in which the L1D and L2 are locked}}
\DoxyCodeLine{00227         LOCK\_CYCLES\_\_MASK\_\_BDW\_LOCK\_CYCLES\_\_CACHE\_LOCK\_DURATION = 0x200, \textcolor{comment}{// cycles that the L1D is locked}}
\DoxyCodeLine{00228         LONGEST\_LAT\_CACHE = 0x2e, \textcolor{comment}{// L3 cache}}
\DoxyCodeLine{00229         LONGEST\_LAT\_CACHE\_\_MASK\_\_BDW\_LONGEST\_LAT\_CACHE\_\_MISS = 0x4100, \textcolor{comment}{// Core-\/originated cacheable demand requests missed LLC -\/ architectural event}}
\DoxyCodeLine{00230         LONGEST\_LAT\_CACHE\_\_MASK\_\_BDW\_LONGEST\_LAT\_CACHE\_\_REFERENCE = 0x4f00, \textcolor{comment}{// Core-\/originated cacheable demand requests that refer to LLC -\/ architectural event}}
\DoxyCodeLine{00231         MACHINE\_CLEARS = 0xc3, \textcolor{comment}{// Machine clear asserted}}
\DoxyCodeLine{00232         MACHINE\_CLEARS\_\_MASK\_\_BDW\_MACHINE\_CLEARS\_\_CYCLES = 0x100, \textcolor{comment}{// Cycles there was a Nuke. Account for both thread-\/specific and All Thread Nukes}}
\DoxyCodeLine{00233         MACHINE\_CLEARS\_\_MASK\_\_BDW\_MACHINE\_CLEARS\_\_MEMORY\_ORDERING = 0x200, \textcolor{comment}{// Number of Memory Ordering Machine Clears detected}}
\DoxyCodeLine{00234         MACHINE\_CLEARS\_\_MASK\_\_BDW\_MACHINE\_CLEARS\_\_SMC = 0x400, \textcolor{comment}{// Number of Self-\/modifying code (SMC) Machine Clears detected}}
\DoxyCodeLine{00235         MACHINE\_CLEARS\_\_MASK\_\_BDW\_MACHINE\_CLEARS\_\_MASKMOV = 0x2000, \textcolor{comment}{// This event counts the number of executed Intel AVX masked load operations that refer to an illegal address range with the mask bits set to 0}}
\DoxyCodeLine{00236         MACHINE\_CLEARS\_\_MASK\_\_BDW\_MACHINE\_CLEARS\_\_COUNT = 0x100 | INTEL\_X86\_MOD\_EDGE | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of machine clears (nukes) of any type}}
\DoxyCodeLine{00237         MEM\_LOAD\_UOPS\_L3\_HIT\_RETIRED = 0xd2, \textcolor{comment}{// L3 hit load uops retired (Precise Event)}}
\DoxyCodeLine{00238         MEM\_LOAD\_UOPS\_L3\_HIT\_RETIRED\_\_MASK\_\_BDW\_MEM\_LOAD\_UOPS\_L3\_HIT\_RETIRED\_\_XSNP\_MISS = 0x100, \textcolor{comment}{// Retired load uops which data sources were L3 hit and cross-\/core snoop missed in on-\/pkg core cache}}
\DoxyCodeLine{00239         MEM\_LOAD\_UOPS\_L3\_HIT\_RETIRED\_\_MASK\_\_BDW\_MEM\_LOAD\_UOPS\_L3\_HIT\_RETIRED\_\_XSNP\_HIT = 0x200, \textcolor{comment}{// Retired load uops which data sources were L3 and cross-\/core snoop hits in on-\/pkg core cache}}
\DoxyCodeLine{00240         MEM\_LOAD\_UOPS\_L3\_HIT\_RETIRED\_\_MASK\_\_BDW\_MEM\_LOAD\_UOPS\_L3\_HIT\_RETIRED\_\_XSNP\_HITM = 0x400, \textcolor{comment}{// Load had HitM Response from a core on same socket (shared L3). (Non PEBS}}
\DoxyCodeLine{00241         MEM\_LOAD\_UOPS\_L3\_HIT\_RETIRED\_\_MASK\_\_BDW\_MEM\_LOAD\_UOPS\_L3\_HIT\_RETIRED\_\_XSNP\_NONE = 0x800, \textcolor{comment}{// Retired load uops which data sources were hits in L3 without snoops required}}
\DoxyCodeLine{00242         MEM\_LOAD\_UOPS\_LLC\_HIT\_RETIRED = 0xd2, \textcolor{comment}{// L3 hit load uops retired (Precise Event)}}
\DoxyCodeLine{00243         MEM\_LOAD\_UOPS\_LLC\_HIT\_RETIRED\_\_MASK\_\_BDW\_MEM\_LOAD\_UOPS\_L3\_HIT\_RETIRED\_\_XSNP\_MISS = 0x100, \textcolor{comment}{// Retired load uops which data sources were L3 hit and cross-\/core snoop missed in on-\/pkg core cache}}
\DoxyCodeLine{00244         MEM\_LOAD\_UOPS\_LLC\_HIT\_RETIRED\_\_MASK\_\_BDW\_MEM\_LOAD\_UOPS\_L3\_HIT\_RETIRED\_\_XSNP\_HIT = 0x200, \textcolor{comment}{// Retired load uops which data sources were L3 and cross-\/core snoop hits in on-\/pkg core cache}}
\DoxyCodeLine{00245         MEM\_LOAD\_UOPS\_LLC\_HIT\_RETIRED\_\_MASK\_\_BDW\_MEM\_LOAD\_UOPS\_L3\_HIT\_RETIRED\_\_XSNP\_HITM = 0x400, \textcolor{comment}{// Load had HitM Response from a core on same socket (shared L3). (Non PEBS}}
\DoxyCodeLine{00246         MEM\_LOAD\_UOPS\_LLC\_HIT\_RETIRED\_\_MASK\_\_BDW\_MEM\_LOAD\_UOPS\_L3\_HIT\_RETIRED\_\_XSNP\_NONE = 0x800, \textcolor{comment}{// Retired load uops which data sources were hits in L3 without snoops required}}
\DoxyCodeLine{00247         MEM\_LOAD\_UOPS\_L3\_MISS\_RETIRED = 0xd3, \textcolor{comment}{// Load uops retired that missed the L3 (Precise Event)}}
\DoxyCodeLine{00248         MEM\_LOAD\_UOPS\_L3\_MISS\_RETIRED\_\_MASK\_\_BDW\_MEM\_LOAD\_UOPS\_L3\_MISS\_RETIRED\_\_LOCAL\_DRAM = 0x100, \textcolor{comment}{// Retired load uops missing L3 cache but hitting local memory (Precise Event)}}
\DoxyCodeLine{00249         MEM\_LOAD\_UOPS\_L3\_MISS\_RETIRED\_\_MASK\_\_BDW\_MEM\_LOAD\_UOPS\_L3\_MISS\_RETIRED\_\_REMOTE\_DRAM = 0x400, \textcolor{comment}{// Number of retired load uops that missed L3 but were service by remote RAM}}
\DoxyCodeLine{00250         MEM\_LOAD\_UOPS\_L3\_MISS\_RETIRED\_\_MASK\_\_BDW\_MEM\_LOAD\_UOPS\_L3\_MISS\_RETIRED\_\_REMOTE\_HITM = 0x1000, \textcolor{comment}{// Number of retired load uops whose data sources was remote HITM (Precise Event)}}
\DoxyCodeLine{00251         MEM\_LOAD\_UOPS\_L3\_MISS\_RETIRED\_\_MASK\_\_BDW\_MEM\_LOAD\_UOPS\_L3\_MISS\_RETIRED\_\_REMOTE\_FWD = 0x2000, \textcolor{comment}{// Load uops that miss in the L3 whose data source was forwarded from a remote cache (Precise Event)}}
\DoxyCodeLine{00252         MEM\_LOAD\_UOPS\_LLC\_MISS\_RETIRED = 0xd3, \textcolor{comment}{// Load uops retired that missed the L3 (Precise Event)}}
\DoxyCodeLine{00253         MEM\_LOAD\_UOPS\_LLC\_MISS\_RETIRED\_\_MASK\_\_BDW\_MEM\_LOAD\_UOPS\_L3\_MISS\_RETIRED\_\_LOCAL\_DRAM = 0x100, \textcolor{comment}{// Retired load uops missing L3 cache but hitting local memory (Precise Event)}}
\DoxyCodeLine{00254         MEM\_LOAD\_UOPS\_LLC\_MISS\_RETIRED\_\_MASK\_\_BDW\_MEM\_LOAD\_UOPS\_L3\_MISS\_RETIRED\_\_REMOTE\_DRAM = 0x400, \textcolor{comment}{// Number of retired load uops that missed L3 but were service by remote RAM}}
\DoxyCodeLine{00255         MEM\_LOAD\_UOPS\_LLC\_MISS\_RETIRED\_\_MASK\_\_BDW\_MEM\_LOAD\_UOPS\_L3\_MISS\_RETIRED\_\_REMOTE\_HITM = 0x1000, \textcolor{comment}{// Number of retired load uops whose data sources was remote HITM (Precise Event)}}
\DoxyCodeLine{00256         MEM\_LOAD\_UOPS\_LLC\_MISS\_RETIRED\_\_MASK\_\_BDW\_MEM\_LOAD\_UOPS\_L3\_MISS\_RETIRED\_\_REMOTE\_FWD = 0x2000, \textcolor{comment}{// Load uops that miss in the L3 whose data source was forwarded from a remote cache (Precise Event)}}
\DoxyCodeLine{00257         MEM\_LOAD\_UOPS\_RETIRED = 0xd1, \textcolor{comment}{// Retired load uops (Precise Event)}}
\DoxyCodeLine{00258         MEM\_LOAD\_UOPS\_RETIRED\_\_MASK\_\_BDW\_MEM\_LOAD\_UOPS\_RETIRED\_\_L1\_HIT = 0x100, \textcolor{comment}{// Retired load uops with L1 cache hits as data source}}
\DoxyCodeLine{00259         MEM\_LOAD\_UOPS\_RETIRED\_\_MASK\_\_BDW\_MEM\_LOAD\_UOPS\_RETIRED\_\_L2\_HIT = 0x200, \textcolor{comment}{// Retired load uops with L2 cache hits as data source}}
\DoxyCodeLine{00260         MEM\_LOAD\_UOPS\_RETIRED\_\_MASK\_\_BDW\_MEM\_LOAD\_UOPS\_RETIRED\_\_L3\_HIT = 0x400, \textcolor{comment}{// Retired load uops with L3 cache hits as data source}}
\DoxyCodeLine{00261         MEM\_LOAD\_UOPS\_RETIRED\_\_MASK\_\_BDW\_MEM\_LOAD\_UOPS\_RETIRED\_\_L1\_MISS = 0x800, \textcolor{comment}{// Retired load uops which missed the L1D}}
\DoxyCodeLine{00262         MEM\_LOAD\_UOPS\_RETIRED\_\_MASK\_\_BDW\_MEM\_LOAD\_UOPS\_RETIRED\_\_L2\_MISS = 0x1000, \textcolor{comment}{// Retired load uops which missed the L2. Unknown data source excluded}}
\DoxyCodeLine{00263         MEM\_LOAD\_UOPS\_RETIRED\_\_MASK\_\_BDW\_MEM\_LOAD\_UOPS\_RETIRED\_\_L3\_MISS = 0x2000, \textcolor{comment}{// Retired load uops which missed the L3}}
\DoxyCodeLine{00264         MEM\_LOAD\_UOPS\_RETIRED\_\_MASK\_\_BDW\_MEM\_LOAD\_UOPS\_RETIRED\_\_HIT\_LFB = 0x4000, \textcolor{comment}{// Retired load uops which missed L1 but hit line fill buffer (LFB)}}
\DoxyCodeLine{00265         MEM\_TRANS\_RETIRED = 0xcd, \textcolor{comment}{// Memory transactions retired (Precise Event)}}
\DoxyCodeLine{00266         MEM\_TRANS\_RETIRED\_\_MASK\_\_BDW\_MEM\_TRANS\_RETIRED\_\_LOAD\_LATENCY = 0x100, \textcolor{comment}{// Memory load instructions retired above programmed clocks}}
\DoxyCodeLine{00267         MEM\_TRANS\_RETIRED\_\_MASK\_\_BDW\_MEM\_TRANS\_RETIRED\_\_LATENCY\_ABOVE\_THRESHOLD = 0x100, \textcolor{comment}{// Memory load instructions retired above programmed clocks}}
\DoxyCodeLine{00268         MEM\_UOPS\_RETIRED = 0xd0, \textcolor{comment}{// Memory uops retired (Precise Event)}}
\DoxyCodeLine{00269         MEM\_UOPS\_RETIRED\_\_MASK\_\_BDW\_MEM\_UOPS\_RETIRED\_\_STLB\_MISS\_LOADS = 0x1100, \textcolor{comment}{// Load uops with true STLB miss retired to architected path}}
\DoxyCodeLine{00270         MEM\_UOPS\_RETIRED\_\_MASK\_\_BDW\_MEM\_UOPS\_RETIRED\_\_STLB\_MISS\_STORES = 0x1200, \textcolor{comment}{// Store uops with true STLB miss retired to architected path}}
\DoxyCodeLine{00271         MEM\_UOPS\_RETIRED\_\_MASK\_\_BDW\_MEM\_UOPS\_RETIRED\_\_LOCK\_LOADS = 0x2100, \textcolor{comment}{// Load uops with locked access retired}}
\DoxyCodeLine{00272         MEM\_UOPS\_RETIRED\_\_MASK\_\_BDW\_MEM\_UOPS\_RETIRED\_\_SPLIT\_LOADS = 0x4100, \textcolor{comment}{// Line-\/splitted load uops retired}}
\DoxyCodeLine{00273         MEM\_UOPS\_RETIRED\_\_MASK\_\_BDW\_MEM\_UOPS\_RETIRED\_\_SPLIT\_STORES = 0x4200, \textcolor{comment}{// Line-\/splitted store uops retired}}
\DoxyCodeLine{00274         MEM\_UOPS\_RETIRED\_\_MASK\_\_BDW\_MEM\_UOPS\_RETIRED\_\_ALL\_LOADS = 0x8100, \textcolor{comment}{// All load uops retired}}
\DoxyCodeLine{00275         MEM\_UOPS\_RETIRED\_\_MASK\_\_BDW\_MEM\_UOPS\_RETIRED\_\_ALL\_STORES = 0x8200, \textcolor{comment}{// All store uops retired}}
\DoxyCodeLine{00276         MISALIGN\_MEM\_REF = 0x5, \textcolor{comment}{// Misaligned memory references}}
\DoxyCodeLine{00277         MISALIGN\_MEM\_REF\_\_MASK\_\_BDW\_MISALIGN\_MEM\_REF\_\_LOADS = 0x100, \textcolor{comment}{// Speculative cache-\/line split load uops dispatched to the L1D}}
\DoxyCodeLine{00278         MISALIGN\_MEM\_REF\_\_MASK\_\_BDW\_MISALIGN\_MEM\_REF\_\_STORES = 0x200, \textcolor{comment}{// Speculative cache-\/line split store-\/address uops dispatched to L1D}}
\DoxyCodeLine{00279         MOVE\_ELIMINATION = 0x58, \textcolor{comment}{// Move Elimination}}
\DoxyCodeLine{00280         MOVE\_ELIMINATION\_\_MASK\_\_BDW\_MOVE\_ELIMINATION\_\_INT\_ELIMINATED = 0x100, \textcolor{comment}{// Number of integer Move Elimination candidate uops that were eliminated}}
\DoxyCodeLine{00281         MOVE\_ELIMINATION\_\_MASK\_\_BDW\_MOVE\_ELIMINATION\_\_SIMD\_ELIMINATED = 0x200, \textcolor{comment}{// Number of SIMD Move Elimination candidate uops that were eliminated}}
\DoxyCodeLine{00282         MOVE\_ELIMINATION\_\_MASK\_\_BDW\_MOVE\_ELIMINATION\_\_INT\_NOT\_ELIMINATED = 0x400, \textcolor{comment}{// Number of integer Move Elimination candidate uops that were not eliminated}}
\DoxyCodeLine{00283         MOVE\_ELIMINATION\_\_MASK\_\_BDW\_MOVE\_ELIMINATION\_\_SIMD\_NOT\_ELIMINATED = 0x800, \textcolor{comment}{// Number of SIMD Move Elimination candidate uops that were not eliminated}}
\DoxyCodeLine{00284         OFFCORE\_REQUESTS = 0xb0, \textcolor{comment}{// Demand Data Read requests sent to uncore}}
\DoxyCodeLine{00285         OFFCORE\_REQUESTS\_\_MASK\_\_BDW\_OFFCORE\_REQUESTS\_\_DEMAND\_DATA\_RD = 0x100, \textcolor{comment}{// Demand data read requests sent to uncore (use with HT off only)}}
\DoxyCodeLine{00286         OFFCORE\_REQUESTS\_\_MASK\_\_BDW\_OFFCORE\_REQUESTS\_\_DEMAND\_CODE\_RD = 0x200, \textcolor{comment}{// Demand code read requests sent to uncore (use with HT off only)}}
\DoxyCodeLine{00287         OFFCORE\_REQUESTS\_\_MASK\_\_BDW\_OFFCORE\_REQUESTS\_\_DEMAND\_RFO = 0x400, \textcolor{comment}{// Demand RFOs requests sent to uncore (use with HT off only)}}
\DoxyCodeLine{00288         OFFCORE\_REQUESTS\_\_MASK\_\_BDW\_OFFCORE\_REQUESTS\_\_ALL\_DATA\_RD = 0x800, \textcolor{comment}{// Data read requests sent to uncore (use with HT off only)}}
\DoxyCodeLine{00289         OTHER\_ASSISTS = 0xc1, \textcolor{comment}{// Software assist}}
\DoxyCodeLine{00290         OTHER\_ASSISTS\_\_MASK\_\_BDW\_OTHER\_ASSISTS\_\_AVX\_TO\_SSE = 0x800, \textcolor{comment}{// Number of transitions from AVX-\/256 to legacy SSE when penalty applicable}}
\DoxyCodeLine{00291         OTHER\_ASSISTS\_\_MASK\_\_BDW\_OTHER\_ASSISTS\_\_SSE\_TO\_AVX = 0x1000, \textcolor{comment}{// Number of transitions from legacy SSE to AVX-\/256 when penalty applicable}}
\DoxyCodeLine{00292         OTHER\_ASSISTS\_\_MASK\_\_BDW\_OTHER\_ASSISTS\_\_ANY\_WB\_ASSIST = 0x4000, \textcolor{comment}{// Number of times any microcode assist is invoked by HW upon uop writeback}}
\DoxyCodeLine{00293         RESOURCE\_STALLS = 0xa2, \textcolor{comment}{// Cycles Allocation is stalled due to Resource Related reason}}
\DoxyCodeLine{00294         RESOURCE\_STALLS\_\_MASK\_\_BDW\_RESOURCE\_STALLS\_\_ANY = 0x100, \textcolor{comment}{// Cycles Allocation is stalled due to Resource Related reason}}
\DoxyCodeLine{00295         RESOURCE\_STALLS\_\_MASK\_\_BDW\_RESOURCE\_STALLS\_\_ALL = 0x100, \textcolor{comment}{// Cycles Allocation is stalled due to Resource Related reason}}
\DoxyCodeLine{00296         RESOURCE\_STALLS\_\_MASK\_\_BDW\_RESOURCE\_STALLS\_\_RS = 0x400, \textcolor{comment}{// Stall cycles caused by absence of eligible entries in Reservation Station (RS)}}
\DoxyCodeLine{00297         RESOURCE\_STALLS\_\_MASK\_\_BDW\_RESOURCE\_STALLS\_\_SB = 0x800, \textcolor{comment}{// Cycles Allocator is stalled due to Store Buffer full (not including draining from synch)}}
\DoxyCodeLine{00298         RESOURCE\_STALLS\_\_MASK\_\_BDW\_RESOURCE\_STALLS\_\_ROB = 0x1000, \textcolor{comment}{// ROB full stall cycles}}
\DoxyCodeLine{00299         ROB\_MISC\_EVENTS = 0xcc, \textcolor{comment}{// ROB miscellaneous events}}
\DoxyCodeLine{00300         ROB\_MISC\_EVENTS\_\_MASK\_\_BDW\_ROB\_MISC\_EVENTS\_\_LBR\_INSERTS = 0x2000, \textcolor{comment}{// Count each time an new Last Branch Record (LBR) is inserted}}
\DoxyCodeLine{00301         RS\_EVENTS = 0x5e, \textcolor{comment}{// Reservation Station}}
\DoxyCodeLine{00302         RS\_EVENTS\_\_MASK\_\_BDW\_RS\_EVENTS\_\_EMPTY\_CYCLES = 0x100, \textcolor{comment}{// Cycles the Reservation Station (RS) is empty for this thread}}
\DoxyCodeLine{00303         RS\_EVENTS\_\_MASK\_\_BDW\_RS\_EVENTS\_\_EMPTY\_END = 0x100 | INTEL\_X86\_MOD\_INV |  (1 << INTEL\_X86\_CMASK\_BIT) | INTEL\_X86\_MOD\_EDGE, \textcolor{comment}{// Number of times the reservation station (RS) was empty}}
\DoxyCodeLine{00304         RTM\_RETIRED = 0xc9, \textcolor{comment}{// Restricted Transaction Memory execution (Precise Event)}}
\DoxyCodeLine{00305         RTM\_RETIRED\_\_MASK\_\_BDW\_RTM\_RETIRED\_\_START = 0x100, \textcolor{comment}{// Number of times an RTM execution started}}
\DoxyCodeLine{00306         RTM\_RETIRED\_\_MASK\_\_BDW\_RTM\_RETIRED\_\_COMMIT = 0x200, \textcolor{comment}{// Number of times an RTM execution successfully committed}}
\DoxyCodeLine{00307         RTM\_RETIRED\_\_MASK\_\_BDW\_RTM\_RETIRED\_\_ABORTED = 0x400, \textcolor{comment}{// Number of times an RTM execution aborted due to any reasons (multiple categories may count as one) (Precise Event)}}
\DoxyCodeLine{00308         RTM\_RETIRED\_\_MASK\_\_BDW\_RTM\_RETIRED\_\_ABORTED\_MISC1 = 0x800, \textcolor{comment}{// Number of times an RTM execution aborted due to various memory events}}
\DoxyCodeLine{00309         RTM\_RETIRED\_\_MASK\_\_BDW\_RTM\_RETIRED\_\_ABORTED\_MISC2 = 0x1000, \textcolor{comment}{// Number of times an RTM execution aborted due to uncommon conditions}}
\DoxyCodeLine{00310         RTM\_RETIRED\_\_MASK\_\_BDW\_RTM\_RETIRED\_\_ABORTED\_MISC3 = 0x2000, \textcolor{comment}{// Number of times an RTM execution aborted due to RTM-\/unfriendly instructions}}
\DoxyCodeLine{00311         RTM\_RETIRED\_\_MASK\_\_BDW\_RTM\_RETIRED\_\_ABORTED\_MISC4 = 0x4000, \textcolor{comment}{// Number of times an RTM execution aborted due to incompatible memory type}}
\DoxyCodeLine{00312         RTM\_RETIRED\_\_MASK\_\_BDW\_RTM\_RETIRED\_\_ABORTED\_MISC5 = 0x8000, \textcolor{comment}{// Number of times an RTM execution aborted due to none of the other 4 reasons (e.g.}}
\DoxyCodeLine{00313         TLB\_FLUSH = 0xbd, \textcolor{comment}{// TLB flushes}}
\DoxyCodeLine{00314         TLB\_FLUSH\_\_MASK\_\_BDW\_TLB\_FLUSH\_\_DTLB\_THREAD = 0x100, \textcolor{comment}{// Count number of DTLB flushes of thread-\/specific entries}}
\DoxyCodeLine{00315         TLB\_FLUSH\_\_MASK\_\_BDW\_TLB\_FLUSH\_\_STLB\_ANY = 0x2000, \textcolor{comment}{// Count number of any STLB flushes}}
\DoxyCodeLine{00316         UOPS\_EXECUTED = 0xb1, \textcolor{comment}{// Uops executed}}
\DoxyCodeLine{00317         UOPS\_EXECUTED\_\_MASK\_\_BDW\_UOPS\_EXECUTED\_\_CORE = 0x200, \textcolor{comment}{// Number of uops executed from any thread}}
\DoxyCodeLine{00318         UOPS\_EXECUTED\_\_MASK\_\_BDW\_UOPS\_EXECUTED\_\_THREAD = 0x100, \textcolor{comment}{// Number of uops executed per thread each cycle}}
\DoxyCodeLine{00319         UOPS\_EXECUTED\_\_MASK\_\_BDW\_UOPS\_EXECUTED\_\_STALL\_CYCLES = 0x100 | INTEL\_X86\_MOD\_INV | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of cycles with no uops executed}}
\DoxyCodeLine{00320         UOPS\_EXECUTED\_\_MASK\_\_BDW\_UOPS\_EXECUTED\_\_CYCLES\_GE\_1\_UOP\_EXEC = 0x100 | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles where at least 1 uop was executed per thread}}
\DoxyCodeLine{00321         UOPS\_EXECUTED\_\_MASK\_\_BDW\_UOPS\_EXECUTED\_\_CYCLES\_GE\_2\_UOPS\_EXEC = 0x100 | (2 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles where at least 2 uops were executed per thread}}
\DoxyCodeLine{00322         UOPS\_EXECUTED\_\_MASK\_\_BDW\_UOPS\_EXECUTED\_\_CYCLES\_GE\_3\_UOPS\_EXEC = 0x100 | (3 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles where at least 3 uops were executed per thread}}
\DoxyCodeLine{00323         UOPS\_EXECUTED\_\_MASK\_\_BDW\_UOPS\_EXECUTED\_\_CYCLES\_GE\_4\_UOPS\_EXEC = 0x100 | (4 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles where at least 4 uops were executed per thread}}
\DoxyCodeLine{00324         UOPS\_EXECUTED\_\_MASK\_\_BDW\_UOPS\_EXECUTED\_\_CORE\_CYCLES\_GE\_1 = 0x200 | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles where at least 1 uop was executed from any thread}}
\DoxyCodeLine{00325         UOPS\_EXECUTED\_\_MASK\_\_BDW\_UOPS\_EXECUTED\_\_CORE\_CYCLES\_GE\_2 = 0x200 | (2 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles where at least 2 uops were executed from any thread}}
\DoxyCodeLine{00326         UOPS\_EXECUTED\_\_MASK\_\_BDW\_UOPS\_EXECUTED\_\_CORE\_CYCLES\_GE\_3 = 0x200 | (3 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles where at least 3 uops were executed from any thread}}
\DoxyCodeLine{00327         UOPS\_EXECUTED\_\_MASK\_\_BDW\_UOPS\_EXECUTED\_\_CORE\_CYCLES\_GE\_4 = 0x200 | (4 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles where at least 4 uops were executed from any thread}}
\DoxyCodeLine{00328         UOPS\_EXECUTED\_\_MASK\_\_BDW\_UOPS\_EXECUTED\_\_CORE\_CYCLES\_NONE = 0x200 | INTEL\_X86\_MOD\_INV, \textcolor{comment}{// Cycles where no uop is executed on any thread}}
\DoxyCodeLine{00329         LSD = 0xa8, \textcolor{comment}{// Loop stream detector}}
\DoxyCodeLine{00330         LSD\_\_MASK\_\_BDW\_LSD\_\_UOPS = 0x100, \textcolor{comment}{// Number of uops delivered by the Loop Stream Detector (LSD)}}
\DoxyCodeLine{00331         LSD\_\_MASK\_\_BDW\_LSD\_\_ACTIVE = 0x100 | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with uops delivered by the LSD but which did not come from decoder}}
\DoxyCodeLine{00332         LSD\_\_MASK\_\_BDW\_LSD\_\_CYCLES\_4\_UOPS = 0x100 | (4 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with 4 uops delivered by the LSD but which did not come from decoder}}
\DoxyCodeLine{00333         UOPS\_EXECUTED\_PORT = 0xa1, \textcolor{comment}{// Uops dispatch to specific ports}}
\DoxyCodeLine{00334         UOPS\_EXECUTED\_PORT\_\_MASK\_\_BDW\_UOPS\_EXECUTED\_PORT\_\_PORT\_0 = 0x100, \textcolor{comment}{// Cycles which a Uop is executed on port 0}}
\DoxyCodeLine{00335         UOPS\_EXECUTED\_PORT\_\_MASK\_\_BDW\_UOPS\_EXECUTED\_PORT\_\_PORT\_1 = 0x200, \textcolor{comment}{// Cycles which a Uop is executed on port 1}}
\DoxyCodeLine{00336         UOPS\_EXECUTED\_PORT\_\_MASK\_\_BDW\_UOPS\_EXECUTED\_PORT\_\_PORT\_2 = 0x400, \textcolor{comment}{// Cycles which a Uop is executed on port 2}}
\DoxyCodeLine{00337         UOPS\_EXECUTED\_PORT\_\_MASK\_\_BDW\_UOPS\_EXECUTED\_PORT\_\_PORT\_3 = 0x800, \textcolor{comment}{// Cycles which a Uop is executed on port 3}}
\DoxyCodeLine{00338         UOPS\_EXECUTED\_PORT\_\_MASK\_\_BDW\_UOPS\_EXECUTED\_PORT\_\_PORT\_4 = 0x1000, \textcolor{comment}{// Cycles which a Uop is executed on port 4}}
\DoxyCodeLine{00339         UOPS\_EXECUTED\_PORT\_\_MASK\_\_BDW\_UOPS\_EXECUTED\_PORT\_\_PORT\_5 = 0x2000, \textcolor{comment}{// Cycles which a Uop is executed on port 5}}
\DoxyCodeLine{00340         UOPS\_EXECUTED\_PORT\_\_MASK\_\_BDW\_UOPS\_EXECUTED\_PORT\_\_PORT\_6 = 0x4000, \textcolor{comment}{// Cycles which a Uop is executed on port 6}}
\DoxyCodeLine{00341         UOPS\_EXECUTED\_PORT\_\_MASK\_\_BDW\_UOPS\_EXECUTED\_PORT\_\_PORT\_7 = 0x8000, \textcolor{comment}{// Cycles which a Uop is executed on port 7}}
\DoxyCodeLine{00342         UOPS\_EXECUTED\_PORT\_\_MASK\_\_BDW\_UOPS\_EXECUTED\_PORT\_\_PORT\_0\_CORE = 0x100 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// tbd}}
\DoxyCodeLine{00343         UOPS\_EXECUTED\_PORT\_\_MASK\_\_BDW\_UOPS\_EXECUTED\_PORT\_\_PORT\_1\_CORE = 0x200 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// tbd}}
\DoxyCodeLine{00344         UOPS\_EXECUTED\_PORT\_\_MASK\_\_BDW\_UOPS\_EXECUTED\_PORT\_\_PORT\_2\_CORE = 0x400 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// tbd}}
\DoxyCodeLine{00345         UOPS\_EXECUTED\_PORT\_\_MASK\_\_BDW\_UOPS\_EXECUTED\_PORT\_\_PORT\_3\_CORE = 0x800 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// tbd}}
\DoxyCodeLine{00346         UOPS\_EXECUTED\_PORT\_\_MASK\_\_BDW\_UOPS\_EXECUTED\_PORT\_\_PORT\_4\_CORE = 0x1000 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// tbd}}
\DoxyCodeLine{00347         UOPS\_EXECUTED\_PORT\_\_MASK\_\_BDW\_UOPS\_EXECUTED\_PORT\_\_PORT\_5\_CORE = 0x2000 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// tbd}}
\DoxyCodeLine{00348         UOPS\_EXECUTED\_PORT\_\_MASK\_\_BDW\_UOPS\_EXECUTED\_PORT\_\_PORT\_6\_CORE = 0x4000 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// tbd}}
\DoxyCodeLine{00349         UOPS\_EXECUTED\_PORT\_\_MASK\_\_BDW\_UOPS\_EXECUTED\_PORT\_\_PORT\_7\_CORE = 0x8000 | INTEL\_X86\_MOD\_ANY, \textcolor{comment}{// tbd}}
\DoxyCodeLine{00350         UOPS\_ISSUED = 0xe, \textcolor{comment}{// Uops issued}}
\DoxyCodeLine{00351         UOPS\_ISSUED\_\_MASK\_\_BDW\_UOPS\_ISSUED\_\_ANY = 0x100, \textcolor{comment}{// Number of Uops issued by the Resource Allocation Table (RAT) to the Reservation Station (RS)}}
\DoxyCodeLine{00352         UOPS\_ISSUED\_\_MASK\_\_BDW\_UOPS\_ISSUED\_\_ALL = 0x100, \textcolor{comment}{// Number of Uops issued by the Resource Allocation Table (RAT) to the Reservation Station (RS)}}
\DoxyCodeLine{00353         UOPS\_ISSUED\_\_MASK\_\_BDW\_UOPS\_ISSUED\_\_FLAGS\_MERGE = 0x1000, \textcolor{comment}{// Number of flags-\/merge uops being allocated. Such uops adds delay}}
\DoxyCodeLine{00354         UOPS\_ISSUED\_\_MASK\_\_BDW\_UOPS\_ISSUED\_\_SLOW\_LEA = 0x2000, \textcolor{comment}{// Number of slow LEA or similar uops allocated. Such uop has 3 sources regardless if result of LEA instruction or not}}
\DoxyCodeLine{00355         UOPS\_ISSUED\_\_MASK\_\_BDW\_UOPS\_ISSUED\_\_SINGLE\_MUL = 0x4000, \textcolor{comment}{// Number of Multiply packed/scalar single precision uops allocated}}
\DoxyCodeLine{00356         UOPS\_ISSUED\_\_MASK\_\_BDW\_UOPS\_ISSUED\_\_STALL\_CYCLES = 0x100 | INTEL\_X86\_MOD\_INV | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Counts the number of cycles no uops issued by this thread}}
\DoxyCodeLine{00357         UOPS\_ISSUED\_\_MASK\_\_BDW\_UOPS\_ISSUED\_\_CORE\_STALL\_CYCLES = 0x100 | INTEL\_X86\_MOD\_ANY | INTEL\_X86\_MOD\_INV | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Counts the number of cycles no uops issued on this core}}
\DoxyCodeLine{00358         ARITH = 0x14, \textcolor{comment}{// Arithmetic uop}}
\DoxyCodeLine{00359         ARITH\_\_MASK\_\_BDW\_ARITH\_\_FPU\_DIV\_ACTIVE = 0x0100, \textcolor{comment}{// Cycles when divider is busy execuing divide operations}}
\DoxyCodeLine{00360         UOPS\_RETIRED = 0xc2, \textcolor{comment}{// Uops retired (Precise Event)}}
\DoxyCodeLine{00361         UOPS\_RETIRED\_\_MASK\_\_BDW\_UOPS\_RETIRED\_\_ALL = 0x100, \textcolor{comment}{// All uops that actually retired}}
\DoxyCodeLine{00362         UOPS\_RETIRED\_\_MASK\_\_BDW\_UOPS\_RETIRED\_\_ANY = 0x100, \textcolor{comment}{// All uops that actually retired}}
\DoxyCodeLine{00363         UOPS\_RETIRED\_\_MASK\_\_BDW\_UOPS\_RETIRED\_\_RETIRE\_SLOTS = 0x200, \textcolor{comment}{// number of retirement slots used non PEBS}}
\DoxyCodeLine{00364         UOPS\_RETIRED\_\_MASK\_\_BDW\_UOPS\_RETIRED\_\_STALL\_CYCLES = 0x100 | INTEL\_X86\_MOD\_INV | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles no executable uops retired (Precise Event)}}
\DoxyCodeLine{00365         UOPS\_RETIRED\_\_MASK\_\_BDW\_UOPS\_RETIRED\_\_TOTAL\_CYCLES = 0x100 | INTEL\_X86\_MOD\_INV | (10 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of cycles using always true condition applied to PEBS uops retired event}}
\DoxyCodeLine{00366         UOPS\_RETIRED\_\_MASK\_\_BDW\_UOPS\_RETIRED\_\_CORE\_STALL\_CYCLES = 0x100 | INTEL\_X86\_MOD\_INV | (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles no executable uops retired on core (Precise Event)}}
\DoxyCodeLine{00367         UOPS\_RETIRED\_\_MASK\_\_BDW\_UOPS\_RETIRED\_\_STALL\_OCCURRENCES = 0x100 | INTEL\_X86\_MOD\_INV | INTEL\_X86\_MOD\_EDGE| (1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Number of transitions from stalled to unstalled execution (Precise Event)}}
\DoxyCodeLine{00368         TX\_MEM = 0x54, \textcolor{comment}{// Transactional memory aborts}}
\DoxyCodeLine{00369         TX\_MEM\_\_MASK\_\_BDW\_TX\_MEM\_\_ABORT\_CONFLICT = 0x100, \textcolor{comment}{// Number of times a transactional abort was signaled due to data conflict on a transactionally accessed address}}
\DoxyCodeLine{00370         TX\_MEM\_\_MASK\_\_BDW\_TX\_MEM\_\_ABORT\_CAPACITY = 0x200, \textcolor{comment}{// Number of times a transactional abort was signaled due to data capacity limitation}}
\DoxyCodeLine{00371         TX\_MEM\_\_MASK\_\_BDW\_TX\_MEM\_\_ABORT\_HLE\_STORE\_TO\_ELIDED\_LOCK = 0x400, \textcolor{comment}{// Number of times a HLE transactional execution aborted due to a non xrelease prefixed instruction writing to an elided lock in the elision buffer}}
\DoxyCodeLine{00372         TX\_MEM\_\_MASK\_\_BDW\_TX\_MEM\_\_ABORT\_HLE\_ELISION\_BUFFER\_NOT\_EMPTY = 0x800, \textcolor{comment}{// Number of times a HLE transactional execution aborted due to NoAllocatedElisionBuffer being non-\/zero}}
\DoxyCodeLine{00373         TX\_MEM\_\_MASK\_\_BDW\_TX\_MEM\_\_ABORT\_HLE\_ELISION\_BUFFER\_MISMATCH = 0x1000, \textcolor{comment}{// Number of times a HLE transaction execution aborted due to xrelease lock not satisfying the address and value requirements in the elision buffer}}
\DoxyCodeLine{00374         TX\_MEM\_\_MASK\_\_BDW\_TX\_MEM\_\_ABORT\_HLE\_ELISION\_BUFFER\_UNSUPPORTED\_ALIGNMENT = 0x2000, \textcolor{comment}{// Number of times a HLE transaction execution aborted due to an unsupported read alignment from the elision buffer}}
\DoxyCodeLine{00375         TX\_MEM\_\_MASK\_\_BDW\_TX\_MEM\_\_ABORT\_HLE\_ELISION\_BUFFER\_FULL = 0x4000, \textcolor{comment}{// Number of times a HLE clock could not be elided due to ElisionBufferAvailable being zero}}
\DoxyCodeLine{00376         TX\_EXEC = 0x5d, \textcolor{comment}{// Transactional execution}}
\DoxyCodeLine{00377         TX\_EXEC\_\_MASK\_\_BDW\_TX\_EXEC\_\_MISC1 = 0x100, \textcolor{comment}{// Number of times a class of instructions that may cause a transactional abort was executed. Since this is the count of execution}}
\DoxyCodeLine{00378         TX\_EXEC\_\_MASK\_\_BDW\_TX\_EXEC\_\_MISC2 = 0x200, \textcolor{comment}{// Number of times a class of instructions that may cause a transactional abort was executed inside a transactional region}}
\DoxyCodeLine{00379         TX\_EXEC\_\_MASK\_\_BDW\_TX\_EXEC\_\_MISC3 = 0x400, \textcolor{comment}{// Number of times an instruction execution caused the supported nest count to be exceeded}}
\DoxyCodeLine{00380         TX\_EXEC\_\_MASK\_\_BDW\_TX\_EXEC\_\_MISC4 = 0x800, \textcolor{comment}{// Number of times an instruction a xbegin instruction was executed inside HLE transactional region}}
\DoxyCodeLine{00381         TX\_EXEC\_\_MASK\_\_BDW\_TX\_EXEC\_\_MISC5 = 0x1000, \textcolor{comment}{// Number of times an instruction with HLE xacquire prefix was executed inside a RTM transactional region}}
\DoxyCodeLine{00382         OFFCORE\_REQUESTS\_OUTSTANDING = 0x60, \textcolor{comment}{// Outstanding offcore requests}}
\DoxyCodeLine{00383         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_BDW\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_ALL\_DATA\_RD\_CYCLES = 0x800 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with cacheable data read transactions in the superQ (use with HT off only)}}
\DoxyCodeLine{00384         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_BDW\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_DEMAND\_CODE\_RD\_CYCLES = 0x200 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with demand code reads transactions in the superQ (use with HT off only)}}
\DoxyCodeLine{00385         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_BDW\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_DEMAND\_DATA\_RD\_CYCLES = 0x100 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with demand data read transactions in the superQ (use with HT off only)}}
\DoxyCodeLine{00386         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_BDW\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_ALL\_DATA\_RD = 0x800, \textcolor{comment}{// Cacheable data read transactions in the superQ every cycle (use with HT off only)}}
\DoxyCodeLine{00387         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_BDW\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_DEMAND\_CODE\_RD = 0x200, \textcolor{comment}{// Code read transactions in the superQ every cycle (use with HT off only)}}
\DoxyCodeLine{00388         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_BDW\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_DEMAND\_DATA\_RD = 0x100, \textcolor{comment}{// Demand data read transactions in the superQ every cycle (use with HT off only)}}
\DoxyCodeLine{00389         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_BDW\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_DEMAND\_DATA\_RD\_GE\_6 = 0x100 | (6 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with at lesat 6 offcore outstanding demand data read requests in the uncore queue}}
\DoxyCodeLine{00390         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_BDW\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_DEMAND\_RFO = 0x400, \textcolor{comment}{// Outstanding RFO (store) transactions in the superQ every cycle (use with HT off only)}}
\DoxyCodeLine{00391         OFFCORE\_REQUESTS\_OUTSTANDING\_\_MASK\_\_BDW\_OFFCORE\_REQUESTS\_OUTSTANDING\_\_DEMAND\_RFO\_CYCLES = 0x400 | (0x1 << INTEL\_X86\_CMASK\_BIT), \textcolor{comment}{// Cycles with outstanding RFO (store) transactions in the superQ (use with HT off only)}}
\DoxyCodeLine{00392         ILD\_STALL = 0x87, \textcolor{comment}{// Instruction Length Decoder stalls}}
\DoxyCodeLine{00393         ILD\_STALL\_\_MASK\_\_BDW\_ILD\_STALL\_\_LCP = 0x100, \textcolor{comment}{// Stall caused by changing prefix length of the instruction}}
\DoxyCodeLine{00394         PAGE\_WALKER\_LOADS = 0xbc, \textcolor{comment}{// Page walker loads}}
\DoxyCodeLine{00395         PAGE\_WALKER\_LOADS\_\_MASK\_\_BDW\_PAGE\_WALKER\_LOADS\_\_DTLB\_L1 = 0x1100, \textcolor{comment}{// Number of DTLB page walker loads that hit in the L1D and line fill buffer}}
\DoxyCodeLine{00396         PAGE\_WALKER\_LOADS\_\_MASK\_\_BDW\_PAGE\_WALKER\_LOADS\_\_ITLB\_L1 = 0x2100, \textcolor{comment}{// Number of ITLB page walker loads that hit in the L1I and line fill buffer}}
\DoxyCodeLine{00397         PAGE\_WALKER\_LOADS\_\_MASK\_\_BDW\_PAGE\_WALKER\_LOADS\_\_DTLB\_L2 = 0x1200, \textcolor{comment}{// Number of DTLB page walker loads that hit in the L2}}
\DoxyCodeLine{00398         PAGE\_WALKER\_LOADS\_\_MASK\_\_BDW\_PAGE\_WALKER\_LOADS\_\_ITLB\_L2 = 0x2200, \textcolor{comment}{// Number of ITLB page walker loads that hit in the L2}}
\DoxyCodeLine{00399         PAGE\_WALKER\_LOADS\_\_MASK\_\_BDW\_PAGE\_WALKER\_LOADS\_\_DTLB\_L3 = 0x1400, \textcolor{comment}{// Number of DTLB page walker loads that hit in the L3}}
\DoxyCodeLine{00400         PAGE\_WALKER\_LOADS\_\_MASK\_\_BDW\_PAGE\_WALKER\_LOADS\_\_ITLB\_L3 = 0x2400, \textcolor{comment}{// Number of ITLB page walker loads that hit in the L3}}
\DoxyCodeLine{00401         PAGE\_WALKER\_LOADS\_\_MASK\_\_BDW\_PAGE\_WALKER\_LOADS\_\_DTLB\_MEMORY = 0x1800, \textcolor{comment}{// Number of DTLB page walker loads that hit memory}}
\DoxyCodeLine{00402         DSB2MITE\_SWITCHES = 0xab, \textcolor{comment}{// Number of DSB to MITE switches}}
\DoxyCodeLine{00403         DSB2MITE\_SWITCHES\_\_MASK\_\_BDW\_DSB2MITE\_SWITCHES\_\_PENALTY\_CYCLES = 0x0200, \textcolor{comment}{// Number of DSB to MITE switch true penalty cycles}}
\DoxyCodeLine{00404         EPT = 0x4f, \textcolor{comment}{// Extended page table}}
\DoxyCodeLine{00405         EPT\_\_MASK\_\_BDW\_EPT\_\_WALK\_CYCLES = 0x1000, \textcolor{comment}{// Cycles for an extended page table walk}}
\DoxyCodeLine{00406         FP\_ARITH = 0xc7, \textcolor{comment}{// Floating-\/point instructions retired}}
\DoxyCodeLine{00407         FP\_ARITH\_\_MASK\_\_BDW\_FP\_ARITH\_\_SCALAR\_DOUBLE = 0x0100, \textcolor{comment}{// Number of scalar double precision floating-\/point arithmetic instructions (multiply by 1 to get flops)}}
\DoxyCodeLine{00408         FP\_ARITH\_\_MASK\_\_BDW\_FP\_ARITH\_\_SCALAR\_SINGLE = 0x0200, \textcolor{comment}{// Number of scalar single precision floating-\/point arithmetic instructions (multiply by 1 to get flops)}}
\DoxyCodeLine{00409         FP\_ARITH\_\_MASK\_\_BDW\_FP\_ARITH\_\_SCALAR = 0x0300, \textcolor{comment}{// Number of SSE/AVX computational scalar floating-\/point instructions retired. Applies to SSE* and AVX* scalar}}
\DoxyCodeLine{00410         FP\_ARITH\_\_MASK\_\_BDW\_FP\_ARITH\_\_128B\_PACKED\_DOUBLE = 0x0400, \textcolor{comment}{// Number of scalar 128-\/bit packed double precision floating-\/point arithmetic instructions (multiply by 2 to get flops)}}
\DoxyCodeLine{00411         FP\_ARITH\_\_MASK\_\_BDW\_FP\_ARITH\_\_128B\_PACKED\_SINGLE = 0x0800, \textcolor{comment}{// Number of scalar 128-\/bit packed single precision floating-\/point arithmetic instructions (multiply by 4 to get flops)}}
\DoxyCodeLine{00412         FP\_ARITH\_\_MASK\_\_BDW\_FP\_ARITH\_\_256B\_PACKED\_DOUBLE = 0x1000, \textcolor{comment}{// Number of scalar 256-\/bit packed double precision floating-\/point arithmetic instructions (multiply by 4 to get flops)}}
\DoxyCodeLine{00413         FP\_ARITH\_\_MASK\_\_BDW\_FP\_ARITH\_\_256B\_PACKED\_SINGLE = 0x2000, \textcolor{comment}{// Number of scalar 256-\/bit packed single precision floating-\/point arithmetic instructions (multiply by 8 to get flops)}}
\DoxyCodeLine{00414         FP\_ARITH\_\_MASK\_\_BDW\_FP\_ARITH\_\_PACKED = 0x3c00, \textcolor{comment}{// Number of SSE/AVX computational packed floating-\/point instructions retired. Applies to SSE* and AVX*}}
\DoxyCodeLine{00415         FP\_ARITH\_\_MASK\_\_BDW\_FP\_ARITH\_\_SINGLE = 0x2a00, \textcolor{comment}{// Number of SSE/AVX computational single precision floating-\/point instructions retired. Applies to SSE* and AVX*scalar}}
\DoxyCodeLine{00416         FP\_ARITH\_\_MASK\_\_BDW\_FP\_ARITH\_\_DOUBLE = 0x1500, \textcolor{comment}{// Number of SSE/AVX computational double precision floating-\/point instructions retired. Applies to SSE* and AVX*scalar}}
\DoxyCodeLine{00417         FP\_ARITH\_INST\_RETIRED = 0xc7, \textcolor{comment}{// Floating-\/point instructions retired}}
\DoxyCodeLine{00418         FP\_ARITH\_INST\_RETIRED\_\_MASK\_\_BDW\_FP\_ARITH\_\_SCALAR\_DOUBLE = 0x0100, \textcolor{comment}{// Number of scalar double precision floating-\/point arithmetic instructions (multiply by 1 to get flops)}}
\DoxyCodeLine{00419         FP\_ARITH\_INST\_RETIRED\_\_MASK\_\_BDW\_FP\_ARITH\_\_SCALAR\_SINGLE = 0x0200, \textcolor{comment}{// Number of scalar single precision floating-\/point arithmetic instructions (multiply by 1 to get flops)}}
\DoxyCodeLine{00420         FP\_ARITH\_INST\_RETIRED\_\_MASK\_\_BDW\_FP\_ARITH\_\_SCALAR = 0x0300, \textcolor{comment}{// Number of SSE/AVX computational scalar floating-\/point instructions retired. Applies to SSE* and AVX* scalar}}
\DoxyCodeLine{00421         FP\_ARITH\_INST\_RETIRED\_\_MASK\_\_BDW\_FP\_ARITH\_\_128B\_PACKED\_DOUBLE = 0x0400, \textcolor{comment}{// Number of scalar 128-\/bit packed double precision floating-\/point arithmetic instructions (multiply by 2 to get flops)}}
\DoxyCodeLine{00422         FP\_ARITH\_INST\_RETIRED\_\_MASK\_\_BDW\_FP\_ARITH\_\_128B\_PACKED\_SINGLE = 0x0800, \textcolor{comment}{// Number of scalar 128-\/bit packed single precision floating-\/point arithmetic instructions (multiply by 4 to get flops)}}
\DoxyCodeLine{00423         FP\_ARITH\_INST\_RETIRED\_\_MASK\_\_BDW\_FP\_ARITH\_\_256B\_PACKED\_DOUBLE = 0x1000, \textcolor{comment}{// Number of scalar 256-\/bit packed double precision floating-\/point arithmetic instructions (multiply by 4 to get flops)}}
\DoxyCodeLine{00424         FP\_ARITH\_INST\_RETIRED\_\_MASK\_\_BDW\_FP\_ARITH\_\_256B\_PACKED\_SINGLE = 0x2000, \textcolor{comment}{// Number of scalar 256-\/bit packed single precision floating-\/point arithmetic instructions (multiply by 8 to get flops)}}
\DoxyCodeLine{00425         FP\_ARITH\_INST\_RETIRED\_\_MASK\_\_BDW\_FP\_ARITH\_\_PACKED = 0x3c00, \textcolor{comment}{// Number of SSE/AVX computational packed floating-\/point instructions retired. Applies to SSE* and AVX*}}
\DoxyCodeLine{00426         FP\_ARITH\_INST\_RETIRED\_\_MASK\_\_BDW\_FP\_ARITH\_\_SINGLE = 0x2a00, \textcolor{comment}{// Number of SSE/AVX computational single precision floating-\/point instructions retired. Applies to SSE* and AVX*scalar}}
\DoxyCodeLine{00427         FP\_ARITH\_INST\_RETIRED\_\_MASK\_\_BDW\_FP\_ARITH\_\_DOUBLE = 0x1500, \textcolor{comment}{// Number of SSE/AVX computational double precision floating-\/point instructions retired. Applies to SSE* and AVX*scalar}}
\DoxyCodeLine{00428         OFFCORE\_REQUESTS\_BUFFER = 0xb2, \textcolor{comment}{// Offcore reqest buffer}}
\DoxyCodeLine{00429         OFFCORE\_REQUESTS\_BUFFER\_\_MASK\_\_BDW\_OFFCORE\_REQUESTS\_BUFFER\_\_SQ\_FULL = 0x0100, \textcolor{comment}{// Number of cycles the offcore requests buffer is full}}
\DoxyCodeLine{00430         UOPS\_DISPATCHES\_CANCELLED = 0xa0, \textcolor{comment}{// Micro-\/ops cancelled}}
\DoxyCodeLine{00431         UOPS\_DISPATCHES\_CANCELLED\_\_MASK\_\_BDW\_UOPS\_DISPATCHES\_CANCELLED\_\_SIMD\_PRF = 0x0300, \textcolor{comment}{// Number of uops cancelled after they were dispatched from the scheduler to the execution units when the total number of physical register read ports exceeds the read bandwidth of the register file. This umask applies to instructions: DPPS}}
\DoxyCodeLine{00432         SQ\_MISC = 0xf4, \textcolor{comment}{// SuperQueue miscellaneous}}
\DoxyCodeLine{00433         SQ\_MISC\_\_MASK\_\_BDW\_SQ\_MISC\_\_SPLIT\_LOCK = 0x1000, \textcolor{comment}{// Number of split locks in the super queue (SQ)}}
\DoxyCodeLine{00434         OFFCORE\_RESPONSE\_0 = 0x1b7, \textcolor{comment}{// Offcore response event (must provide at least one request type and either any\_response or any combination of supplier + snoop)}}
\DoxyCodeLine{00435         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_DMND\_DATA\_RD = 1ULL << (0 + 8), \textcolor{comment}{// Request: number of demand and DCU prefetch data reads of full and partial cachelines as well as demand data page table entry cacheline reads. Does not count L2 data read prefetches or instruction fetches}}
\DoxyCodeLine{00436         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_DMND\_RFO = 1ULL << (1 + 8), \textcolor{comment}{// Request: number of demand and DCU prefetch reads for ownership (RFO) requests generated by a write to data cacheline. Does not count L2 RFO prefetches}}
\DoxyCodeLine{00437         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_DMND\_CODE\_RD = 1ULL << (2 + 8), \textcolor{comment}{// Request: number of demand and DCU prefetch instruction cacheline reads. Does not count L2 code read prefetches}}
\DoxyCodeLine{00438         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_DMND\_IFETCH = 1ULL << (2 + 8), \textcolor{comment}{// Request: number of demand and DCU prefetch instruction cacheline reads. Does not count L2 code read prefetches}}
\DoxyCodeLine{00439         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_WB = 1ULL << (3 + 8), \textcolor{comment}{// Request: number of writebacks (modified to exclusive) transactions}}
\DoxyCodeLine{00440         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_PF\_DATA\_RD = 1ULL << (4 + 8), \textcolor{comment}{// Request: number of data cacheline reads generated by L2 prefetchers}}
\DoxyCodeLine{00441         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_PF\_RFO = 1ULL << (5 + 8), \textcolor{comment}{// Request: number of RFO requests generated by L2 prefetchers}}
\DoxyCodeLine{00442         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_PF\_IFETCH = 1ULL << (6 + 8), \textcolor{comment}{// Request: number of code reads generated by L2 prefetchers}}
\DoxyCodeLine{00443         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_PF\_LLC\_DATA\_RD = 1ULL << (7 + 8), \textcolor{comment}{// Request: number of L3 prefetcher requests to L2 for loads}}
\DoxyCodeLine{00444         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_PF\_LLC\_RFO = 1ULL << (8 + 8), \textcolor{comment}{// Request: number of RFO requests generated by L2 prefetcher}}
\DoxyCodeLine{00445         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_PF\_LLC\_IFETCH = 1ULL << (9 + 8), \textcolor{comment}{// Request: number of L2 prefetcher requests to L3 for instruction fetches}}
\DoxyCodeLine{00446         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_BUS\_LOCKS = 1ULL << (10 + 8), \textcolor{comment}{// Request: number bus lock and split lock requests}}
\DoxyCodeLine{00447         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_STRM\_ST = 1ULL << (11 + 8), \textcolor{comment}{// Request: number of streaming store requests}}
\DoxyCodeLine{00448         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_OTHER = 1ULL << (15+8), \textcolor{comment}{// Request: counts one of the following transaction types}}
\DoxyCodeLine{00449         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_ANY\_IFETCH = 0x24100, \textcolor{comment}{// Request: combination of PF\_IFETCH | DMND\_IFETCH | PF\_LLC\_IFETCH}}
\DoxyCodeLine{00450         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_ANY\_REQUEST = 0x8fff00, \textcolor{comment}{// Request: combination of all request umasks}}
\DoxyCodeLine{00451         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_ANY\_DATA = 0x9100, \textcolor{comment}{// Request: combination of DMND\_DATA | PF\_DATA\_RD | PF\_LLC\_DATA\_RD}}
\DoxyCodeLine{00452         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_ANY\_RFO = 0x10300, \textcolor{comment}{// Request: combination of DMND\_RFO | PF\_RFO | PF\_LLC\_RFO}}
\DoxyCodeLine{00453         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_ANY\_RESPONSE = 1ULL << (16+8), \textcolor{comment}{// Response: count any response type}}
\DoxyCodeLine{00454         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_NO\_SUPP = 1ULL << (17+8), \textcolor{comment}{// Supplier: counts number of times supplier information is not available}}
\DoxyCodeLine{00455         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_L3\_HITM = 1ULL << (18+8), \textcolor{comment}{// Supplier: counts L3 hits in M-\/state (initial lookup)}}
\DoxyCodeLine{00456         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_LLC\_HITM = 1ULL << (18+8), \textcolor{comment}{// Supplier: counts L3 hits in M-\/state (initial lookup)}}
\DoxyCodeLine{00457         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_L3\_HITE = 1ULL << (19+8), \textcolor{comment}{// Supplier: counts L3 hits in E-\/state}}
\DoxyCodeLine{00458         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_LLC\_HITE = 1ULL << (19+8), \textcolor{comment}{// Supplier: counts L3 hits in E-\/state}}
\DoxyCodeLine{00459         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_L3\_HITS = 1ULL << (20+8), \textcolor{comment}{// Supplier: counts L3 hits in S-\/state}}
\DoxyCodeLine{00460         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_LLC\_HITS = 1ULL << (20+8), \textcolor{comment}{// Supplier: counts L3 hits in S-\/state}}
\DoxyCodeLine{00461         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_L3\_HITF = 1ULL << (21+8), \textcolor{comment}{// Supplier: counts L3 hits in F-\/state}}
\DoxyCodeLine{00462         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_LLC\_HITF = 1ULL << (20+8), \textcolor{comment}{// Supplier: counts L3 hits in F-\/state}}
\DoxyCodeLine{00463         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_L3\_HITMESF = 0xfULL << (18+8), \textcolor{comment}{// Supplier: counts L3 hits in any state (M}}
\DoxyCodeLine{00464         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_LLC\_HITMESF = 0xfULL << (18+8), \textcolor{comment}{// Supplier: counts L3 hits in any state (M}}
\DoxyCodeLine{00465         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_L3\_HIT = 0xfULL << (18+8), \textcolor{comment}{// Alias for L3\_HITMESF}}
\DoxyCodeLine{00466         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_LLC\_HIT = 0xfULL << (18+8), \textcolor{comment}{// Alias for LLC\_HITMESF}}
\DoxyCodeLine{00467         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_L3\_MISS\_LOCAL = 1ULL << (26+8), \textcolor{comment}{// Supplier: counts L3 misses to local DRAM}}
\DoxyCodeLine{00468         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_LLC\_MISS\_LOCAL = 1ULL << (26+8), \textcolor{comment}{// Supplier: counts L3 misses to local DRAM}}
\DoxyCodeLine{00469         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_LLC\_MISS\_LOCAL\_DRAM = 1ULL << (26+8), \textcolor{comment}{// Supplier: counts L3 misses to local DRAM}}
\DoxyCodeLine{00470         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_L3\_MISS = 1ULL << (26+8), \textcolor{comment}{// Supplier: counts L3 misses to local DRAM}}
\DoxyCodeLine{00471         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_L3\_MISS = 0xfULL << (26+8), \textcolor{comment}{// Supplier: counts L3 misses to local or remote DRAM}}
\DoxyCodeLine{00472         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_L3\_MISS\_REMOTE\_HOP0 = 0x1ULL << (27+8), \textcolor{comment}{// Supplier: counts L3 misses to remote DRAM with 0 hop}}
\DoxyCodeLine{00473         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_L3\_MISS\_REMOTE\_HOP0\_DRAM = 0x1ULL << (27+8), \textcolor{comment}{// Supplier: counts L3 misses to remote DRAM with 0 hop}}
\DoxyCodeLine{00474         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_L3\_MISS\_REMOTE\_HOP1 = 0x1ULL << (28+8), \textcolor{comment}{// Supplier: counts L3 misses to remote DRAM with 1 hop}}
\DoxyCodeLine{00475         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_L3\_MISS\_REMOTE\_HOP1\_DRAM = 0x1ULL << (28+8), \textcolor{comment}{// Supplier: counts L3 misses to remote DRAM with 1 hop}}
\DoxyCodeLine{00476         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_L3\_MISS\_REMOTE\_HOP2P = 0x1ULL << (29+8), \textcolor{comment}{// Supplier: counts L3 misses to remote DRAM with 2P hops}}
\DoxyCodeLine{00477         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_L3\_MISS\_REMOTE\_HOP2P\_DRAM = 0x1ULL << (29+8), \textcolor{comment}{// Supplier: counts L3 misses to remote DRAM with 2P hops}}
\DoxyCodeLine{00478         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_L3\_MISS\_REMOTE = 0x7ULL << (27+8), \textcolor{comment}{// Supplier: counts L3 misses to remote node}}
\DoxyCodeLine{00479         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_L3\_MISS\_REMOTE\_DRAM = 0x7ULL << (27+8), \textcolor{comment}{// Supplier: counts L3 misses to remote node}}
\DoxyCodeLine{00480         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_SPL\_HIT = 0x1ULL << (30+8), \textcolor{comment}{// Supplier: counts L3 supplier hit}}
\DoxyCodeLine{00481         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_SNP\_NONE = 1ULL << (31+8), \textcolor{comment}{// Snoop: counts number of times no snoop-\/related information is available}}
\DoxyCodeLine{00482         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_SNP\_NOT\_NEEDED = 1ULL << (32+8), \textcolor{comment}{// Snoop: counts the number of times no snoop was needed to satisfy the request}}
\DoxyCodeLine{00483         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_SNP\_MISS = 1ULL << (33+8), \textcolor{comment}{// Snoop: counts number of times a snoop was needed and it missed all snooped caches}}
\DoxyCodeLine{00484         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_SNP\_NO\_FWD = 1ULL << (34+8), \textcolor{comment}{// Snoop: counts number of times a snoop was needed and it hit in at leas one snooped cache}}
\DoxyCodeLine{00485         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_SNP\_FWD = 1ULL << (35+8), \textcolor{comment}{// Snoop: counts number of times a snoop was needed and data was forwarded from a remote socket}}
\DoxyCodeLine{00486         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_HITM = 1ULL << (36+8), \textcolor{comment}{// Snoop: counts number of times a snoop was needed and it hitM-\/ed in local or remote cache}}
\DoxyCodeLine{00487         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_SNP\_HITM = 1ULL << (36+8), \textcolor{comment}{// Snoop: counts number of times a snoop was needed and it hitM-\/ed in local or remote cache}}
\DoxyCodeLine{00488         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_NON\_DRAM = 1ULL << (37+8), \textcolor{comment}{// Snoop:  counts number of times target was a non-\/DRAM system address. This includes MMIO transactions}}
\DoxyCodeLine{00489         OFFCORE\_RESPONSE\_0\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_SNP\_ANY = 0x7fULL << (31+8), \textcolor{comment}{// Snoop: any snoop reason}}
\DoxyCodeLine{00490         OFFCORE\_RESPONSE\_1 = 0x1bb, \textcolor{comment}{// Offcore response event (must provide at least one request type and either any\_response or any combination of supplier + snoop)}}
\DoxyCodeLine{00491         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_DMND\_DATA\_RD = 1ULL << (0 + 8), \textcolor{comment}{// Request: number of demand and DCU prefetch data reads of full and partial cachelines as well as demand data page table entry cacheline reads. Does not count L2 data read prefetches or instruction fetches}}
\DoxyCodeLine{00492         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_DMND\_RFO = 1ULL << (1 + 8), \textcolor{comment}{// Request: number of demand and DCU prefetch reads for ownership (RFO) requests generated by a write to data cacheline. Does not count L2 RFO prefetches}}
\DoxyCodeLine{00493         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_DMND\_CODE\_RD = 1ULL << (2 + 8), \textcolor{comment}{// Request: number of demand and DCU prefetch instruction cacheline reads. Does not count L2 code read prefetches}}
\DoxyCodeLine{00494         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_DMND\_IFETCH = 1ULL << (2 + 8), \textcolor{comment}{// Request: number of demand and DCU prefetch instruction cacheline reads. Does not count L2 code read prefetches}}
\DoxyCodeLine{00495         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_WB = 1ULL << (3 + 8), \textcolor{comment}{// Request: number of writebacks (modified to exclusive) transactions}}
\DoxyCodeLine{00496         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_PF\_DATA\_RD = 1ULL << (4 + 8), \textcolor{comment}{// Request: number of data cacheline reads generated by L2 prefetchers}}
\DoxyCodeLine{00497         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_PF\_RFO = 1ULL << (5 + 8), \textcolor{comment}{// Request: number of RFO requests generated by L2 prefetchers}}
\DoxyCodeLine{00498         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_PF\_IFETCH = 1ULL << (6 + 8), \textcolor{comment}{// Request: number of code reads generated by L2 prefetchers}}
\DoxyCodeLine{00499         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_PF\_LLC\_DATA\_RD = 1ULL << (7 + 8), \textcolor{comment}{// Request: number of L3 prefetcher requests to L2 for loads}}
\DoxyCodeLine{00500         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_PF\_LLC\_RFO = 1ULL << (8 + 8), \textcolor{comment}{// Request: number of RFO requests generated by L2 prefetcher}}
\DoxyCodeLine{00501         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_PF\_LLC\_IFETCH = 1ULL << (9 + 8), \textcolor{comment}{// Request: number of L2 prefetcher requests to L3 for instruction fetches}}
\DoxyCodeLine{00502         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_BUS\_LOCKS = 1ULL << (10 + 8), \textcolor{comment}{// Request: number bus lock and split lock requests}}
\DoxyCodeLine{00503         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_STRM\_ST = 1ULL << (11 + 8), \textcolor{comment}{// Request: number of streaming store requests}}
\DoxyCodeLine{00504         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_OTHER = 1ULL << (15+8), \textcolor{comment}{// Request: counts one of the following transaction types}}
\DoxyCodeLine{00505         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_ANY\_IFETCH = 0x24100, \textcolor{comment}{// Request: combination of PF\_IFETCH | DMND\_IFETCH | PF\_LLC\_IFETCH}}
\DoxyCodeLine{00506         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_ANY\_REQUEST = 0x8fff00, \textcolor{comment}{// Request: combination of all request umasks}}
\DoxyCodeLine{00507         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_ANY\_DATA = 0x9100, \textcolor{comment}{// Request: combination of DMND\_DATA | PF\_DATA\_RD | PF\_LLC\_DATA\_RD}}
\DoxyCodeLine{00508         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_ANY\_RFO = 0x10300, \textcolor{comment}{// Request: combination of DMND\_RFO | PF\_RFO | PF\_LLC\_RFO}}
\DoxyCodeLine{00509         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_ANY\_RESPONSE = 1ULL << (16+8), \textcolor{comment}{// Response: count any response type}}
\DoxyCodeLine{00510         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_NO\_SUPP = 1ULL << (17+8), \textcolor{comment}{// Supplier: counts number of times supplier information is not available}}
\DoxyCodeLine{00511         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_L3\_HITM = 1ULL << (18+8), \textcolor{comment}{// Supplier: counts L3 hits in M-\/state (initial lookup)}}
\DoxyCodeLine{00512         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_LLC\_HITM = 1ULL << (18+8), \textcolor{comment}{// Supplier: counts L3 hits in M-\/state (initial lookup)}}
\DoxyCodeLine{00513         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_L3\_HITE = 1ULL << (19+8), \textcolor{comment}{// Supplier: counts L3 hits in E-\/state}}
\DoxyCodeLine{00514         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_LLC\_HITE = 1ULL << (19+8), \textcolor{comment}{// Supplier: counts L3 hits in E-\/state}}
\DoxyCodeLine{00515         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_L3\_HITS = 1ULL << (20+8), \textcolor{comment}{// Supplier: counts L3 hits in S-\/state}}
\DoxyCodeLine{00516         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_LLC\_HITS = 1ULL << (20+8), \textcolor{comment}{// Supplier: counts L3 hits in S-\/state}}
\DoxyCodeLine{00517         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_L3\_HITF = 1ULL << (21+8), \textcolor{comment}{// Supplier: counts L3 hits in F-\/state}}
\DoxyCodeLine{00518         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_LLC\_HITF = 1ULL << (20+8), \textcolor{comment}{// Supplier: counts L3 hits in F-\/state}}
\DoxyCodeLine{00519         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_L3\_HITMESF = 0xfULL << (18+8), \textcolor{comment}{// Supplier: counts L3 hits in any state (M}}
\DoxyCodeLine{00520         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_LLC\_HITMESF = 0xfULL << (18+8), \textcolor{comment}{// Supplier: counts L3 hits in any state (M}}
\DoxyCodeLine{00521         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_L3\_HIT = 0xfULL << (18+8), \textcolor{comment}{// Alias for L3\_HITMESF}}
\DoxyCodeLine{00522         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_LLC\_HIT = 0xfULL << (18+8), \textcolor{comment}{// Alias for LLC\_HITMESF}}
\DoxyCodeLine{00523         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_L3\_MISS\_LOCAL = 1ULL << (26+8), \textcolor{comment}{// Supplier: counts L3 misses to local DRAM}}
\DoxyCodeLine{00524         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_LLC\_MISS\_LOCAL = 1ULL << (26+8), \textcolor{comment}{// Supplier: counts L3 misses to local DRAM}}
\DoxyCodeLine{00525         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_LLC\_MISS\_LOCAL\_DRAM = 1ULL << (26+8), \textcolor{comment}{// Supplier: counts L3 misses to local DRAM}}
\DoxyCodeLine{00526         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_L3\_MISS = 1ULL << (26+8), \textcolor{comment}{// Supplier: counts L3 misses to local DRAM}}
\DoxyCodeLine{00527         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_L3\_MISS = 0xfULL << (26+8), \textcolor{comment}{// Supplier: counts L3 misses to local or remote DRAM}}
\DoxyCodeLine{00528         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_L3\_MISS\_REMOTE\_HOP0 = 0x1ULL << (27+8), \textcolor{comment}{// Supplier: counts L3 misses to remote DRAM with 0 hop}}
\DoxyCodeLine{00529         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_L3\_MISS\_REMOTE\_HOP0\_DRAM = 0x1ULL << (27+8), \textcolor{comment}{// Supplier: counts L3 misses to remote DRAM with 0 hop}}
\DoxyCodeLine{00530         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_L3\_MISS\_REMOTE\_HOP1 = 0x1ULL << (28+8), \textcolor{comment}{// Supplier: counts L3 misses to remote DRAM with 1 hop}}
\DoxyCodeLine{00531         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_L3\_MISS\_REMOTE\_HOP1\_DRAM = 0x1ULL << (28+8), \textcolor{comment}{// Supplier: counts L3 misses to remote DRAM with 1 hop}}
\DoxyCodeLine{00532         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_L3\_MISS\_REMOTE\_HOP2P = 0x1ULL << (29+8), \textcolor{comment}{// Supplier: counts L3 misses to remote DRAM with 2P hops}}
\DoxyCodeLine{00533         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_L3\_MISS\_REMOTE\_HOP2P\_DRAM = 0x1ULL << (29+8), \textcolor{comment}{// Supplier: counts L3 misses to remote DRAM with 2P hops}}
\DoxyCodeLine{00534         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_L3\_MISS\_REMOTE = 0x7ULL << (27+8), \textcolor{comment}{// Supplier: counts L3 misses to remote node}}
\DoxyCodeLine{00535         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_L3\_MISS\_REMOTE\_DRAM = 0x7ULL << (27+8), \textcolor{comment}{// Supplier: counts L3 misses to remote node}}
\DoxyCodeLine{00536         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_SPL\_HIT = 0x1ULL << (30+8), \textcolor{comment}{// Supplier: counts L3 supplier hit}}
\DoxyCodeLine{00537         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_SNP\_NONE = 1ULL << (31+8), \textcolor{comment}{// Snoop: counts number of times no snoop-\/related information is available}}
\DoxyCodeLine{00538         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_SNP\_NOT\_NEEDED = 1ULL << (32+8), \textcolor{comment}{// Snoop: counts the number of times no snoop was needed to satisfy the request}}
\DoxyCodeLine{00539         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_SNP\_MISS = 1ULL << (33+8), \textcolor{comment}{// Snoop: counts number of times a snoop was needed and it missed all snooped caches}}
\DoxyCodeLine{00540         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_SNP\_NO\_FWD = 1ULL << (34+8), \textcolor{comment}{// Snoop: counts number of times a snoop was needed and it hit in at leas one snooped cache}}
\DoxyCodeLine{00541         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_SNP\_FWD = 1ULL << (35+8), \textcolor{comment}{// Snoop: counts number of times a snoop was needed and data was forwarded from a remote socket}}
\DoxyCodeLine{00542         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_HITM = 1ULL << (36+8), \textcolor{comment}{// Snoop: counts number of times a snoop was needed and it hitM-\/ed in local or remote cache}}
\DoxyCodeLine{00543         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_SNP\_HITM = 1ULL << (36+8), \textcolor{comment}{// Snoop: counts number of times a snoop was needed and it hitM-\/ed in local or remote cache}}
\DoxyCodeLine{00544         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_NON\_DRAM = 1ULL << (37+8), \textcolor{comment}{// Snoop:  counts number of times target was a non-\/DRAM system address. This includes MMIO transactions}}
\DoxyCodeLine{00545         OFFCORE\_RESPONSE\_1\_\_MASK\_\_BDW\_OFFCORE\_RESPONSE\_\_SNP\_ANY = 0x7fULL << (31+8), \textcolor{comment}{// Snoop: any snoop reason}}
\DoxyCodeLine{00546         }
\DoxyCodeLine{00547     \};}
\DoxyCodeLine{00548 \};}
\DoxyCodeLine{00549 }
\DoxyCodeLine{00550 \textcolor{keyword}{namespace }bdw = optkit::intel::bdw;}

\end{DoxyCode}
