{"vcs1":{"timestamp_begin":1712908285.426775518, "rt":1.54, "ut":0.41, "st":0.31}}
{"vcselab":{"timestamp_begin":1712908287.155513990, "rt":2.09, "ut":0.59, "st":0.34}}
{"link":{"timestamp_begin":1712908289.403464768, "rt":0.47, "ut":0.19, "st":0.27}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1712908284.531282989}
{"VCS_COMP_START_TIME": 1712908284.531282989}
{"VCS_COMP_END_TIME": 1712908290.050805816}
{"VCS_USER_OPTIONS": "-sverilog -debug library.sv task2.sv"}
{"vcs1": {"peak_mem": 338204}}
{"stitch_vcselab": {"peak_mem": 238992}}
