v {xschem version=3.4.6 file_version=1.2}
G {}
K {}
V {}
S {}
E {}
N -50 -10 -30 -10 {lab=#net1}
N 50 -10 70 -10 {lab=#net2}
N 150 -10 180 -10 {lab=#net3}
N 340 -10 360 -10 {lab=#net4}
N 440 -10 470 -10 {lab=#net5}
N 630 -10 660 -10 {lab=#net6}
N 820 -10 840 -10 {lab=#net7}
N 920 -10 950 -10 {lab=#net8}
C {/home/designer/shared/uni_cass/final_Design_file/Clock_gen_using_transistor_hv/inverter.sym} -80 -30 0 0 {name=x1}
C {/home/designer/shared/uni_cass/final_Design_file/Clock_gen_using_transistor_hv/inverter.sym} 20 -30 0 0 {name=x2}
C {/home/designer/shared/uni_cass/final_Design_file/Clock_gen_using_transistor_hv/inverter.sym} 120 -30 0 0 {name=x3}
C {/home/designer/shared/uni_cass/final_Design_file/Clock_gen_using_transistor_hv/inverter.sym} 230 -30 0 0 {name=x4}
C {lab_pin.sym} -130 -10 0 0 {name=p1 sig_type=std_logic lab=in}
C {lab_pin.sym} 1030 -10 0 1 {name=p2 sig_type=std_logic lab=out}
C {iopin.sym} -160 70 0 0 {name=p3 lab=in}
C {iopin.sym} -160 110 0 0 {name=p4 lab=out}
C {iopin.sym} -160 140 0 0 {name=p5 lab=vdd}
C {iopin.sym} -160 180 0 0 {name=p6 lab=gnd}
C {lab_pin.sym} -90 -30 3 1 {name=p7 sig_type=std_logic lab=vdd}
C {lab_pin.sym} -90 10 1 1 {name=p8 sig_type=std_logic lab=gnd}
C {lab_pin.sym} 10 -30 3 1 {name=p9 sig_type=std_logic lab=vdd}
C {lab_pin.sym} 10 10 1 1 {name=p10 sig_type=std_logic lab=gnd}
C {lab_pin.sym} 110 -30 3 1 {name=p11 sig_type=std_logic lab=vdd}
C {lab_pin.sym} 110 10 1 1 {name=p12 sig_type=std_logic lab=gnd}
C {lab_pin.sym} 220 10 1 1 {name=p13 sig_type=std_logic lab=gnd}
C {lab_pin.sym} 220 -30 3 1 {name=p14 sig_type=std_logic lab=vdd}
C {/home/designer/shared/uni_cass/final_Design_file/Clock_gen_using_transistor_hv/inverter.sym} 310 -30 0 0 {name=x5}
C {/home/designer/shared/uni_cass/final_Design_file/Clock_gen_using_transistor_hv/inverter.sym} 410 -30 0 0 {name=x6}
C {/home/designer/shared/uni_cass/final_Design_file/Clock_gen_using_transistor_hv/inverter.sym} 520 -30 0 0 {name=x7}
C {lab_pin.sym} 300 -30 3 1 {name=p15 sig_type=std_logic lab=vdd}
C {lab_pin.sym} 300 10 1 1 {name=p16 sig_type=std_logic lab=gnd}
C {lab_pin.sym} 400 -30 3 1 {name=p17 sig_type=std_logic lab=vdd}
C {lab_pin.sym} 400 10 1 1 {name=p18 sig_type=std_logic lab=gnd}
C {lab_pin.sym} 510 10 1 1 {name=p19 sig_type=std_logic lab=gnd}
C {lab_pin.sym} 510 -30 3 1 {name=p20 sig_type=std_logic lab=vdd}
C {/home/designer/shared/uni_cass/final_Design_file/Clock_gen_using_transistor_hv/inverter.sym} 600 -30 0 0 {name=x8}
C {/home/designer/shared/uni_cass/final_Design_file/Clock_gen_using_transistor_hv/inverter.sym} 710 -30 0 0 {name=x9}
C {lab_pin.sym} 590 -30 3 1 {name=p21 sig_type=std_logic lab=vdd}
C {lab_pin.sym} 590 10 1 1 {name=p22 sig_type=std_logic lab=gnd}
C {lab_pin.sym} 700 10 1 1 {name=p23 sig_type=std_logic lab=gnd}
C {lab_pin.sym} 700 -30 3 1 {name=p24 sig_type=std_logic lab=vdd}
C {/home/designer/shared/uni_cass/final_Design_file/Clock_gen_using_transistor_hv/inverter.sym} 790 -30 0 0 {name=x10}
C {/home/designer/shared/uni_cass/final_Design_file/Clock_gen_using_transistor_hv/inverter.sym} 890 -30 0 0 {name=x11}
C {/home/designer/shared/uni_cass/final_Design_file/Clock_gen_using_transistor_hv/inverter.sym} 1000 -30 0 0 {name=x12}
C {lab_pin.sym} 780 -30 3 1 {name=p25 sig_type=std_logic lab=vdd}
C {lab_pin.sym} 780 10 1 1 {name=p26 sig_type=std_logic lab=gnd}
C {lab_pin.sym} 880 -30 3 1 {name=p27 sig_type=std_logic lab=vdd}
C {lab_pin.sym} 880 10 1 1 {name=p28 sig_type=std_logic lab=gnd}
C {lab_pin.sym} 990 10 1 1 {name=p29 sig_type=std_logic lab=gnd}
C {lab_pin.sym} 990 -30 3 1 {name=p30 sig_type=std_logic lab=vdd}
