// Seed: 1586546200
module module_0 ();
  assign id_1 = 1;
  always @(posedge 1'b0 or 1'h0) begin : LABEL_0
    id_1 <= 1;
  end
  assign module_2.id_13 = 0;
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1,
    input supply0 id_2,
    input wor id_3
);
  always_comb @(1'b0) id_5 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_6 = id_6;
  timeunit 1ps / 1ps;
endmodule
module module_2 (
    output wand id_0,
    output tri id_1,
    output tri id_2,
    input wand id_3
    , id_23,
    output supply1 id_4,
    output supply0 id_5,
    output wand id_6,
    input wand id_7,
    output supply0 id_8,
    output wor id_9,
    output tri id_10,
    input wor id_11,
    input uwire id_12,
    input uwire id_13,
    input wand id_14,
    input tri0 id_15,
    input wor id_16,
    output supply1 id_17,
    input wand id_18,
    output wire id_19,
    input wire id_20,
    output tri id_21
);
  tri id_24 = 1;
  module_0 modCall_1 ();
  wire id_25;
endmodule
