#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000242106b0d20 .scope module, "testbench" "testbench" 2 18;
 .timescale 0 0;
v00000242106fd9c0_0 .net "PC", 5 0, v00000242106f8f00_0;  1 drivers
v00000242106fc980_0 .var "clk", 0 0;
v00000242106fcc00_0 .net "clkout", 0 0, L_00000242106a1ec0;  1 drivers
v00000242106fcca0_0 .net "cycles_consumed", 31 0, v00000242106fc3e0_0;  1 drivers
v00000242106fcd40_0 .net "regs0", 31 0, L_00000242106a21d0;  1 drivers
v00000242106fcde0_0 .net "regs1", 31 0, L_00000242106a2240;  1 drivers
v00000242106fce80_0 .net "regs2", 31 0, L_00000242106a2320;  1 drivers
v00000242106fd600_0 .net "regs3", 31 0, L_00000242106a2630;  1 drivers
v00000242106fdba0_0 .net "regs4", 31 0, L_00000242106a26a0;  1 drivers
v00000242106fbe40_0 .net "regs5", 31 0, L_000002421066aeb0;  1 drivers
v00000242106fbee0_0 .var "rst", 0 0;
S_00000242106b3530 .scope module, "cpu" "processor" 2 31, 3 4 0, S_00000242106b0d20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 6 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
L_00000242106a2470 .functor NOT 1, v00000242106fbee0_0, C4<0>, C4<0>, C4<0>;
L_00000242106a2940 .functor NOT 1, v00000242106fbee0_0, C4<0>, C4<0>, C4<0>;
L_00000242106a24e0 .functor NOT 1, v00000242106fbee0_0, C4<0>, C4<0>, C4<0>;
L_00000242106a1c90 .functor NOT 1, v00000242106fbee0_0, C4<0>, C4<0>, C4<0>;
L_00000242106a27f0 .functor NOT 1, v00000242106fbee0_0, C4<0>, C4<0>, C4<0>;
L_00000242106a1d00 .functor NOT 1, v00000242106fbee0_0, C4<0>, C4<0>, C4<0>;
L_00000242106a1d70 .functor NOT 1, v00000242106fbee0_0, C4<0>, C4<0>, C4<0>;
L_00000242106a1de0 .functor NOT 1, v00000242106fbee0_0, C4<0>, C4<0>, C4<0>;
L_00000242106a1ec0 .functor OR 1, v00000242106fc980_0, v000002421069a9a0_0, C4<0>, C4<0>;
L_00000242106a2010 .functor NOT 1, v00000242106fbee0_0, C4<0>, C4<0>, C4<0>;
v00000242106f83c0_0 .net "ALUOp", 2 0, v000002421069a4a0_0;  1 drivers
v00000242106f8b40_0 .net "ALUResult", 31 0, v00000242106f6950_0;  1 drivers
v00000242106f8460_0 .net "ALUSrc", 0 0, v000002421069ae00_0;  1 drivers
v00000242106f8e60_0 .net "ALUin2", 31 0, L_000002421079b080;  1 drivers
v00000242106f9680_0 .net "MemReadEn", 0 0, v000002421069aea0_0;  1 drivers
v00000242106f9860_0 .net "MemWriteEn", 0 0, v000002421069bc60_0;  1 drivers
v00000242106f9180_0 .net "MemtoReg", 0 0, v000002421069b120_0;  1 drivers
v00000242106f7d80_0 .net "PC", 5 0, v00000242106f8f00_0;  alias, 1 drivers
v00000242106f8fa0_0 .net "PCPlus1", 5 0, L_000002421079b300;  1 drivers
v00000242106f8500_0 .net "PCsrc", 0 0, v00000242106f61d0_0;  1 drivers
v00000242106f8960_0 .net "RegDst", 0 0, v000002421069b1c0_0;  1 drivers
v00000242106f86e0_0 .net "RegWriteEn", 0 0, v000002421069a540_0;  1 drivers
v00000242106f85a0_0 .net "WriteRegister", 4 0, L_000002421079c520;  1 drivers
v00000242106f9220_0 .net *"_ivl_0", 0 0, L_00000242106a2470;  1 drivers
L_0000024210753070 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000242106f92c0_0 .net/2u *"_ivl_10", 4 0, L_0000024210753070;  1 drivers
v00000242106f7ec0_0 .net *"_ivl_13", 4 0, L_00000242106fc2a0;  1 drivers
v00000242106f9360_0 .net *"_ivl_16", 0 0, L_00000242106a24e0;  1 drivers
L_00000242107530b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000242106f99a0_0 .net/2u *"_ivl_18", 4 0, L_00000242107530b8;  1 drivers
L_0000024210753028 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000242106f9900_0 .net/2u *"_ivl_2", 5 0, L_0000024210753028;  1 drivers
v00000242106f9a40_0 .net *"_ivl_21", 4 0, L_000002421079b4e0;  1 drivers
v00000242106f81e0_0 .net *"_ivl_24", 0 0, L_00000242106a1c90;  1 drivers
L_0000024210753100 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000242106f9400_0 .net/2u *"_ivl_26", 4 0, L_0000024210753100;  1 drivers
v00000242106f7e20_0 .net *"_ivl_29", 4 0, L_000002421079b440;  1 drivers
v00000242106f8be0_0 .net *"_ivl_32", 0 0, L_00000242106a27f0;  1 drivers
L_0000024210753148 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000242106f94a0_0 .net/2u *"_ivl_34", 15 0, L_0000024210753148;  1 drivers
v00000242106f8000_0 .net *"_ivl_37", 15 0, L_000002421079b260;  1 drivers
v00000242106f9540_0 .net *"_ivl_40", 0 0, L_00000242106a1d00;  1 drivers
L_0000024210753190 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000242106f9ae0_0 .net/2u *"_ivl_42", 4 0, L_0000024210753190;  1 drivers
v00000242106f80a0_0 .net *"_ivl_45", 4 0, L_000002421079b620;  1 drivers
v00000242106f9b80_0 .net *"_ivl_46", 4 0, L_000002421079b9e0;  1 drivers
v00000242106f8780_0 .net *"_ivl_5", 5 0, L_00000242106fbf80;  1 drivers
v00000242106f9c20_0 .net *"_ivl_50", 0 0, L_00000242106a1d70;  1 drivers
L_00000242107531d8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000242106f8a00_0 .net/2u *"_ivl_52", 5 0, L_00000242107531d8;  1 drivers
v00000242106f8820_0 .net *"_ivl_55", 5 0, L_000002421079c980;  1 drivers
v00000242106f8aa0_0 .net *"_ivl_58", 0 0, L_00000242106a1de0;  1 drivers
L_0000024210753220 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000242106fc840_0 .net/2u *"_ivl_60", 25 0, L_0000024210753220;  1 drivers
v00000242106fd7e0_0 .net *"_ivl_63", 25 0, L_000002421079c660;  1 drivers
v00000242106fd420_0 .net *"_ivl_64", 25 0, L_000002421079cde0;  1 drivers
v00000242106fda60_0 .net *"_ivl_70", 0 0, L_00000242106a2010;  1 drivers
L_00000242107532f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000242106fd560_0 .net/2u *"_ivl_72", 31 0, L_00000242107532f8;  1 drivers
v00000242106fd1a0_0 .net *"_ivl_8", 0 0, L_00000242106a2940;  1 drivers
v00000242106fd6a0_0 .net "adderResult", 5 0, L_000002421079cf20;  1 drivers
v00000242106fc700_0 .net "address", 0 0, L_000002421079ce80;  1 drivers
v00000242106fc340_0 .net "clk", 0 0, L_00000242106a1ec0;  alias, 1 drivers
v00000242106fc3e0_0 .var "cycles_consumed", 31 0;
v00000242106fc5c0_0 .net "extImm", 31 0, L_000002421079c3e0;  1 drivers
v00000242106fd240_0 .net "funct", 5 0, L_000002421079c2a0;  1 drivers
v00000242106fd100_0 .net "hlt", 0 0, v000002421069a9a0_0;  1 drivers
v00000242106fc0c0_0 .net "imm", 15 0, L_000002421079b940;  1 drivers
v00000242106fca20_0 .net "input_clk", 0 0, v00000242106fc980_0;  1 drivers
v00000242106fcfc0_0 .net "instruction", 31 0, L_000002421079cac0;  1 drivers
v00000242106fcac0_0 .net "memoryReadData", 31 0, v00000242106f8d20_0;  1 drivers
v00000242106fd920_0 .net "nextPC", 5 0, L_000002421079b580;  1 drivers
v00000242106fd740_0 .net "opcode", 5 0, L_00000242106fc020;  1 drivers
v00000242106fd880_0 .net "rd", 4 0, L_00000242106fc660;  1 drivers
v00000242106fc160_0 .net "readData1", 31 0, L_00000242106a20f0;  1 drivers
v00000242106fcb60_0 .net "readData2", 31 0, L_00000242106a25c0;  1 drivers
v00000242106fc7a0_0 .net "regs0", 31 0, L_00000242106a21d0;  alias, 1 drivers
v00000242106fd4c0_0 .net "regs1", 31 0, L_00000242106a2240;  alias, 1 drivers
v00000242106fc480_0 .net "regs2", 31 0, L_00000242106a2320;  alias, 1 drivers
v00000242106fc520_0 .net "regs3", 31 0, L_00000242106a2630;  alias, 1 drivers
v00000242106fcf20_0 .net "regs4", 31 0, L_00000242106a26a0;  alias, 1 drivers
v00000242106fdb00_0 .net "regs5", 31 0, L_000002421066aeb0;  alias, 1 drivers
v00000242106fdc40_0 .net "rs", 4 0, L_000002421079be40;  1 drivers
v00000242106fbda0_0 .net "rst", 0 0, v00000242106fbee0_0;  1 drivers
v00000242106fc8e0_0 .net "rt", 4 0, L_000002421079b120;  1 drivers
v00000242106fd380_0 .net "shamt", 0 0, L_000002421079cd40;  1 drivers
v00000242106fc200_0 .net "wire_instruction", 31 0, L_00000242106a1fa0;  1 drivers
v00000242106fd2e0_0 .net "writeData", 31 0, L_000002421079ba80;  1 drivers
v00000242106fd060_0 .net "zero", 0 0, v00000242106f7c10_0;  1 drivers
L_00000242106fbf80 .part L_000002421079cac0, 26, 6;
L_00000242106fc020 .functor MUXZ 6, L_00000242106fbf80, L_0000024210753028, L_00000242106a2470, C4<>;
L_00000242106fc2a0 .part L_000002421079cac0, 11, 5;
L_00000242106fc660 .functor MUXZ 5, L_00000242106fc2a0, L_0000024210753070, L_00000242106a2940, C4<>;
L_000002421079b4e0 .part L_000002421079cac0, 21, 5;
L_000002421079be40 .functor MUXZ 5, L_000002421079b4e0, L_00000242107530b8, L_00000242106a24e0, C4<>;
L_000002421079b440 .part L_000002421079cac0, 16, 5;
L_000002421079b120 .functor MUXZ 5, L_000002421079b440, L_0000024210753100, L_00000242106a1c90, C4<>;
L_000002421079b260 .part L_000002421079cac0, 0, 16;
L_000002421079b940 .functor MUXZ 16, L_000002421079b260, L_0000024210753148, L_00000242106a27f0, C4<>;
L_000002421079b620 .part L_000002421079cac0, 6, 5;
L_000002421079b9e0 .functor MUXZ 5, L_000002421079b620, L_0000024210753190, L_00000242106a1d00, C4<>;
L_000002421079cd40 .part L_000002421079b9e0, 0, 1;
L_000002421079c980 .part L_000002421079cac0, 0, 6;
L_000002421079c2a0 .functor MUXZ 6, L_000002421079c980, L_00000242107531d8, L_00000242106a1d70, C4<>;
L_000002421079c660 .part L_000002421079cac0, 0, 26;
L_000002421079cde0 .functor MUXZ 26, L_000002421079c660, L_0000024210753220, L_00000242106a1de0, C4<>;
L_000002421079ce80 .part L_000002421079cde0, 0, 1;
L_000002421079cac0 .functor MUXZ 32, L_00000242106a1fa0, L_00000242107532f8, L_00000242106a2010, C4<>;
L_000002421079b760 .part L_000002421079b940, 0, 6;
L_000002421079c480 .part v00000242106f6950_0, 0, 8;
S_00000242106b36c0 .scope module, "ALUMux" "mux2x1" 3 75, 4 1 0, S_00000242106b3530;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000024210698c70 .param/l "size" 0 4 1, +C4<00000000000000000000000000100000>;
L_00000242107ad6c0 .functor NOT 1, v000002421069ae00_0, C4<0>, C4<0>, C4<0>;
v000002421069bb20_0 .net *"_ivl_0", 0 0, L_00000242107ad6c0;  1 drivers
v000002421069a900_0 .net "in1", 31 0, L_00000242106a25c0;  alias, 1 drivers
v000002421069c200_0 .net "in2", 31 0, L_000002421079c3e0;  alias, 1 drivers
v000002421069afe0_0 .net "out", 31 0, L_000002421079b080;  alias, 1 drivers
v000002421069bbc0_0 .net "s", 0 0, v000002421069ae00_0;  alias, 1 drivers
L_000002421079b080 .functor MUXZ 32, L_000002421079c3e0, L_00000242106a25c0, L_00000242107ad6c0, C4<>;
S_000002421067fdd0 .scope module, "CU" "controlUnit" 3 62, 5 1 0, S_00000242106b3530;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 3 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000002421067ff60 .param/l "_RType" 0 6 4, C4<000000>;
P_000002421067ff98 .param/l "_add_" 0 6 5, C4<100000>;
P_000002421067ffd0 .param/l "_addi" 0 6 4, C4<001000>;
P_0000024210680008 .param/l "_and_" 0 6 5, C4<100100>;
P_0000024210680040 .param/l "_beq" 0 6 4, C4<000100>;
P_0000024210680078 .param/l "_lw" 0 6 4, C4<100011>;
P_00000242106800b0 .param/l "_or_" 0 6 5, C4<100101>;
P_00000242106800e8 .param/l "_slt_" 0 6 5, C4<101010>;
P_0000024210680120 .param/l "_sub_" 0 6 5, C4<100010>;
P_0000024210680158 .param/l "_sw" 0 6 4, C4<101011>;
P_0000024210680190 .param/l "hlt_inst" 0 6 5, C4<111111>;
v000002421069a4a0_0 .var "ALUOp", 2 0;
v000002421069ae00_0 .var "ALUSrc", 0 0;
v000002421069aea0_0 .var "MemReadEn", 0 0;
v000002421069bc60_0 .var "MemWriteEn", 0 0;
v000002421069b120_0 .var "MemtoReg", 0 0;
v000002421069b1c0_0 .var "RegDst", 0 0;
v000002421069a540_0 .var "RegWriteEn", 0 0;
v000002421069bd00_0 .net "funct", 5 0, L_000002421079c2a0;  alias, 1 drivers
v000002421069a9a0_0 .var "hlt", 0 0;
v000002421069aa40_0 .net "opcode", 5 0, L_00000242106fc020;  alias, 1 drivers
v000002421069acc0_0 .net "rst", 0 0, v00000242106fbee0_0;  alias, 1 drivers
E_0000024210698d70 .event anyedge, v000002421069acc0_0, v000002421069aa40_0, v000002421069bd00_0;
S_0000024210659cc0 .scope module, "PCAdder" "adder" 3 55, 7 3 0, S_00000242106b3530;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "in1";
    .port_info 1 /INPUT 6 "in2";
    .port_info 2 /OUTPUT 6 "out";
P_00000242106987b0 .param/l "size" 0 7 5, +C4<00000000000000000000000000000110>;
v000002421069ad60_0 .net "in1", 5 0, v00000242106f8f00_0;  alias, 1 drivers
L_0000024210753268 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v000002421069af40_0 .net "in2", 5 0, L_0000024210753268;  1 drivers
v000002421069be40_0 .net "out", 5 0, L_000002421079b300;  alias, 1 drivers
L_000002421079b300 .arith/sum 6, v00000242106f8f00_0, L_0000024210753268;
S_0000024210659e50 .scope module, "PCMux" "mux2x1" 3 52, 4 1 0, S_00000242106b3530;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "in1";
    .port_info 1 /INPUT 6 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 6 "out";
P_00000242106984b0 .param/l "size" 0 4 1, +C4<00000000000000000000000000000110>;
L_00000242106a1e50 .functor NOT 1, v00000242106f61d0_0, C4<0>, C4<0>, C4<0>;
v000002421069b080_0 .net *"_ivl_0", 0 0, L_00000242106a1e50;  1 drivers
v000002421069b260_0 .net "in1", 5 0, L_000002421079b300;  alias, 1 drivers
v000002421069b580_0 .net "in2", 5 0, L_000002421079cf20;  alias, 1 drivers
v000002421069b6c0_0 .net "out", 5 0, L_000002421079b580;  alias, 1 drivers
v000002421069b800_0 .net "s", 0 0, v00000242106f61d0_0;  alias, 1 drivers
L_000002421079b580 .functor MUXZ 6, L_000002421079cf20, L_000002421079b300, L_00000242106a1e50, C4<>;
S_000002421066f4a0 .scope module, "RF" "registerFile" 3 68, 8 3 0, S_00000242106b3530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_00000242106a20f0 .functor BUFZ 32, L_000002421079c8e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000242106a25c0 .functor BUFZ 32, L_000002421079c200, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000242106f5e10_1 .array/port v00000242106f5e10, 1;
L_00000242106a21d0 .functor BUFZ 32, v00000242106f5e10_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000242106f5e10_2 .array/port v00000242106f5e10, 2;
L_00000242106a2240 .functor BUFZ 32, v00000242106f5e10_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000242106f5e10_3 .array/port v00000242106f5e10, 3;
L_00000242106a2320 .functor BUFZ 32, v00000242106f5e10_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000242106f5e10_4 .array/port v00000242106f5e10, 4;
L_00000242106a2630 .functor BUFZ 32, v00000242106f5e10_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000242106f5e10_5 .array/port v00000242106f5e10, 5;
L_00000242106a26a0 .functor BUFZ 32, v00000242106f5e10_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000242106f5e10_6 .array/port v00000242106f5e10, 6;
L_000002421066aeb0 .functor BUFZ 32, v00000242106f5e10_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000002421069b9e0_0 .net *"_ivl_0", 31 0, L_000002421079c8e0;  1 drivers
v00000242106949d0_0 .net *"_ivl_10", 6 0, L_000002421079c160;  1 drivers
L_0000024210753388 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024210694bb0_0 .net *"_ivl_13", 1 0, L_0000024210753388;  1 drivers
v00000242106f7710_0 .net *"_ivl_2", 6 0, L_000002421079c020;  1 drivers
L_0000024210753340 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000242106f7670_0 .net *"_ivl_5", 1 0, L_0000024210753340;  1 drivers
v00000242106f6ef0_0 .net *"_ivl_8", 31 0, L_000002421079c200;  1 drivers
v00000242106f7350_0 .net "clk", 0 0, L_00000242106a1ec0;  alias, 1 drivers
v00000242106f73f0_0 .var/i "i", 31 0;
v00000242106f5f50_0 .net "readData1", 31 0, L_00000242106a20f0;  alias, 1 drivers
v00000242106f7490_0 .net "readData2", 31 0, L_00000242106a25c0;  alias, 1 drivers
v00000242106f7530_0 .net "readRegister1", 4 0, L_000002421079be40;  alias, 1 drivers
v00000242106f6a90_0 .net "readRegister2", 4 0, L_000002421079b120;  alias, 1 drivers
v00000242106f5e10 .array "registers", 31 0, 31 0;
v00000242106f6db0_0 .net "regs0", 31 0, L_00000242106a21d0;  alias, 1 drivers
v00000242106f5ff0_0 .net "regs1", 31 0, L_00000242106a2240;  alias, 1 drivers
v00000242106f72b0_0 .net "regs2", 31 0, L_00000242106a2320;  alias, 1 drivers
v00000242106f7210_0 .net "regs3", 31 0, L_00000242106a2630;  alias, 1 drivers
v00000242106f64f0_0 .net "regs4", 31 0, L_00000242106a26a0;  alias, 1 drivers
v00000242106f6090_0 .net "regs5", 31 0, L_000002421066aeb0;  alias, 1 drivers
v00000242106f6e50_0 .net "rst", 0 0, v00000242106fbee0_0;  alias, 1 drivers
v00000242106f75d0_0 .net "we", 0 0, v000002421069a540_0;  alias, 1 drivers
v00000242106f6270_0 .net "writeData", 31 0, L_000002421079ba80;  alias, 1 drivers
v00000242106f77b0_0 .net "writeRegister", 4 0, L_000002421079c520;  alias, 1 drivers
E_00000242106983b0/0 .event negedge, v000002421069acc0_0;
E_00000242106983b0/1 .event posedge, v00000242106f7350_0;
E_00000242106983b0 .event/or E_00000242106983b0/0, E_00000242106983b0/1;
L_000002421079c8e0 .array/port v00000242106f5e10, L_000002421079c020;
L_000002421079c020 .concat [ 5 2 0 0], L_000002421079be40, L_0000024210753340;
L_000002421079c200 .array/port v00000242106f5e10, L_000002421079c160;
L_000002421079c160 .concat [ 5 2 0 0], L_000002421079b120, L_0000024210753388;
S_000002421066f730 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 35, 8 35 0, S_000002421066f4a0;
 .timescale 0 0;
v000002421069b8a0_0 .var/i "i", 31 0;
S_0000024210657e40 .scope module, "RFMux" "mux2x1" 3 66, 4 1 0, S_00000242106b3530;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000242106987f0 .param/l "size" 0 4 1, +C4<00000000000000000000000000000101>;
L_00000242106a2550 .functor NOT 1, v000002421069b1c0_0, C4<0>, C4<0>, C4<0>;
v00000242106f78f0_0 .net *"_ivl_0", 0 0, L_00000242106a2550;  1 drivers
v00000242106f7850_0 .net "in1", 4 0, L_000002421079b120;  alias, 1 drivers
v00000242106f70d0_0 .net "in2", 4 0, L_00000242106fc660;  alias, 1 drivers
v00000242106f6d10_0 .net "out", 4 0, L_000002421079c520;  alias, 1 drivers
v00000242106f7990_0 .net "s", 0 0, v000002421069b1c0_0;  alias, 1 drivers
L_000002421079c520 .functor MUXZ 5, L_00000242106fc660, L_000002421079b120, L_00000242106a2550, C4<>;
S_0000024210657fd0 .scope module, "SignExtend" "SignExtender" 3 73, 9 4 0, S_00000242106b3530;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
v00000242106f66d0_0 .net *"_ivl_1", 0 0, L_000002421079b6c0;  1 drivers
v00000242106f68b0_0 .net *"_ivl_2", 15 0, L_000002421079b1c0;  1 drivers
v00000242106f63b0_0 .net "in", 15 0, L_000002421079b940;  alias, 1 drivers
v00000242106f7a30_0 .net "out", 31 0, L_000002421079c3e0;  alias, 1 drivers
L_000002421079b6c0 .part L_000002421079b940, 15, 1;
LS_000002421079b1c0_0_0 .concat [ 1 1 1 1], L_000002421079b6c0, L_000002421079b6c0, L_000002421079b6c0, L_000002421079b6c0;
LS_000002421079b1c0_0_4 .concat [ 1 1 1 1], L_000002421079b6c0, L_000002421079b6c0, L_000002421079b6c0, L_000002421079b6c0;
LS_000002421079b1c0_0_8 .concat [ 1 1 1 1], L_000002421079b6c0, L_000002421079b6c0, L_000002421079b6c0, L_000002421079b6c0;
LS_000002421079b1c0_0_12 .concat [ 1 1 1 1], L_000002421079b6c0, L_000002421079b6c0, L_000002421079b6c0, L_000002421079b6c0;
L_000002421079b1c0 .concat [ 4 4 4 4], LS_000002421079b1c0_0_0, LS_000002421079b1c0_0_4, LS_000002421079b1c0_0_8, LS_000002421079b1c0_0_12;
L_000002421079c3e0 .concat [ 16 16 0 0], L_000002421079b940, L_000002421079b1c0;
S_0000024210647310 .scope module, "WBMux" "mux2x1" 3 88, 4 1 0, S_00000242106b3530;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000024210699870 .param/l "size" 0 4 1, +C4<00000000000000000000000000100000>;
L_00000242107ad0a0 .functor NOT 1, v000002421069b120_0, C4<0>, C4<0>, C4<0>;
v00000242106f7ad0_0 .net *"_ivl_0", 0 0, L_00000242107ad0a0;  1 drivers
v00000242106f6c70_0 .net "in1", 31 0, v00000242106f6950_0;  alias, 1 drivers
v00000242106f69f0_0 .net "in2", 31 0, v00000242106f8d20_0;  alias, 1 drivers
v00000242106f6f90_0 .net "out", 31 0, L_000002421079ba80;  alias, 1 drivers
v00000242106f5d70_0 .net "s", 0 0, v000002421069b120_0;  alias, 1 drivers
L_000002421079ba80 .functor MUXZ 32, v00000242106f8d20_0, v00000242106f6950_0, L_00000242107ad0a0, C4<>;
S_00000242106474a0 .scope module, "alu" "ALU" 3 77, 10 1 0, S_00000242106b3530;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 3 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000024210646110 .param/l "_ADD" 0 10 24, C4<000>;
P_0000024210646148 .param/l "_AND" 0 10 24, C4<010>;
P_0000024210646180 .param/l "_OR" 0 10 25, C4<011>;
P_00000242106461b8 .param/l "_SLT" 0 10 25, C4<100>;
P_00000242106461f0 .param/l "_SUB" 0 10 24, C4<001>;
P_0000024210646228 .param/l "data_width" 0 10 3, +C4<00000000000000000000000000100000>;
P_0000024210646260 .param/l "sel_width" 0 10 4, +C4<00000000000000000000000000000011>;
v00000242106f7030_0 .net "opSel", 2 0, v000002421069a4a0_0;  alias, 1 drivers
v00000242106f7170_0 .net "operand1", 31 0, L_00000242106a20f0;  alias, 1 drivers
v00000242106f7b70_0 .net "operand2", 31 0, L_000002421079b080;  alias, 1 drivers
v00000242106f6950_0 .var "result", 31 0;
v00000242106f7c10_0 .var "zero", 0 0;
E_0000024210699af0 .event anyedge, v00000242106f6c70_0;
E_00000242106995b0 .event anyedge, v000002421069a4a0_0, v00000242106f5f50_0, v000002421069afe0_0;
S_00000242106462a0 .scope module, "branchAdder" "adder" 3 80, 7 3 0, S_00000242106b3530;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "in1";
    .port_info 1 /INPUT 6 "in2";
    .port_info 2 /OUTPUT 6 "out";
P_0000024210699eb0 .param/l "size" 0 7 5, +C4<00000000000000000000000000000110>;
v00000242106f5eb0_0 .net "in1", 5 0, v00000242106f8f00_0;  alias, 1 drivers
v00000242106f6590_0 .net "in2", 5 0, L_000002421079b760;  1 drivers
v00000242106f6130_0 .net "out", 5 0, L_000002421079cf20;  alias, 1 drivers
L_000002421079cf20 .arith/sum 6, v00000242106f8f00_0, L_000002421079b760;
S_00000242106626b0 .scope module, "branchcontroller" "BranchController" 3 50, 11 1 0, S_00000242106b3530;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "operand1";
    .port_info 2 /INPUT 32 "operand2";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /OUTPUT 1 "PCsrc";
P_0000024210662840 .param/l "_RType" 0 6 4, C4<000000>;
P_0000024210662878 .param/l "_add_" 0 6 5, C4<100000>;
P_00000242106628b0 .param/l "_addi" 0 6 4, C4<001000>;
P_00000242106628e8 .param/l "_and_" 0 6 5, C4<100100>;
P_0000024210662920 .param/l "_beq" 0 6 4, C4<000100>;
P_0000024210662958 .param/l "_lw" 0 6 4, C4<100011>;
P_0000024210662990 .param/l "_or_" 0 6 5, C4<100101>;
P_00000242106629c8 .param/l "_slt_" 0 6 5, C4<101010>;
P_0000024210662a00 .param/l "_sub_" 0 6 5, C4<100010>;
P_0000024210662a38 .param/l "_sw" 0 6 4, C4<101011>;
P_0000024210662a70 .param/l "hlt_inst" 0 6 5, C4<111111>;
v00000242106f61d0_0 .var "PCsrc", 0 0;
v00000242106f6b30_0 .net "opcode", 5 0, L_00000242106fc020;  alias, 1 drivers
v00000242106f6bd0_0 .net "operand1", 31 0, L_00000242106a20f0;  alias, 1 drivers
v00000242106f6310_0 .net "operand2", 31 0, L_000002421079b080;  alias, 1 drivers
v00000242106f6450_0 .net "rst", 0 0, v00000242106fbee0_0;  alias, 1 drivers
E_0000024210699cb0 .event anyedge, v000002421069acc0_0, v000002421069aa40_0, v00000242106f5f50_0, v000002421069afe0_0;
S_000002421073d630 .scope module, "dataMemory" "DM" 3 83, 12 1 0, S_00000242106b3530;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v00000242106f6630_0 .net "address", 7 0, L_000002421079c480;  1 drivers
v00000242106f6770_0 .net "clock", 0 0, L_00000242106a1ec0;  alias, 1 drivers
v00000242106f6810_0 .net "data", 31 0, L_00000242106a25c0;  alias, 1 drivers
v00000242106f8280 .array "datamem", 0 255, 31 0;
v00000242106f8140_0 .var/i "i", 31 0;
v00000242106f8d20_0 .var "q", 31 0;
v00000242106f9040_0 .net "rden", 0 0, v000002421069aea0_0;  alias, 1 drivers
v00000242106f8c80_0 .net "wren", 0 0, v000002421069bc60_0;  alias, 1 drivers
E_0000024210698fb0 .event negedge, v00000242106f7350_0;
S_0000024210752060 .scope module, "instructionMemory" "IM" 3 58, 13 2 0, S_00000242106b3530;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "address";
    .port_info 1 /OUTPUT 32 "q";
L_00000242106a1fa0 .functor BUFZ 32, L_000002421079bf80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000242106f8640 .array "InstMem", 0 63, 31 0;
v00000242106f95e0_0 .net *"_ivl_0", 31 0, L_000002421079bf80;  1 drivers
v00000242106f97c0_0 .net *"_ivl_2", 7 0, L_000002421079cca0;  1 drivers
L_00000242107532b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000242106f7f60_0 .net *"_ivl_5", 1 0, L_00000242107532b0;  1 drivers
v00000242106f8dc0_0 .net "address", 5 0, v00000242106f8f00_0;  alias, 1 drivers
v00000242106f8320_0 .net "q", 31 0, L_00000242106a1fa0;  alias, 1 drivers
L_000002421079bf80 .array/port v00000242106f8640, L_000002421079cca0;
L_000002421079cca0 .concat [ 6 2 0 0], v00000242106f8f00_0, L_00000242107532b0;
S_00000242107521f0 .scope module, "pc" "programCounter" 3 53, 14 1 0, S_00000242106b3530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 6 "PCin";
    .port_info 3 /OUTPUT 6 "PCout";
P_0000024210699970 .param/l "initialaddr" 0 14 10, +C4<11111111111111111111111111111111>;
v00000242106f88c0_0 .net "PCin", 5 0, L_000002421079b580;  alias, 1 drivers
v00000242106f8f00_0 .var "PCout", 5 0;
v00000242106f90e0_0 .net "clk", 0 0, L_00000242106a1ec0;  alias, 1 drivers
v00000242106f9720_0 .net "rst", 0 0, v00000242106fbee0_0;  alias, 1 drivers
    .scope S_00000242106626b0;
T_0 ;
    %wait E_0000024210699cb0;
    %load/vec4 v00000242106f6450_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000242106f61d0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000242106f6b30_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.4, 4;
    %load/vec4 v00000242106f6bd0_0;
    %load/vec4 v00000242106f6310_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000242106f61d0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000242106f61d0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000242107521f0;
T_1 ;
    %wait E_00000242106983b0;
    %load/vec4 v00000242106f9720_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v00000242106f8f00_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000242106f88c0_0;
    %assign/vec4 v00000242106f8f00_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000024210752060;
T_2 ;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000242106f8640, 0, 4;
    %end;
    .thread T_2;
    .scope S_000002421067fdd0;
T_3 ;
    %wait E_0000024210698d70;
    %load/vec4 v000002421069acc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002421069b1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002421069aea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002421069b120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002421069bc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002421069a540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002421069ae00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002421069a4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002421069a9a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002421069b1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002421069aea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002421069b120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002421069bc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002421069a540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002421069ae00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002421069a4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002421069a9a0_0, 0;
    %load/vec4 v000002421069aa40_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.9;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002421069a9a0_0, 0;
    %jmp T_3.9;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002421069b1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002421069aea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002421069b120_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002421069bc60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002421069a540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002421069ae00_0, 0;
    %load/vec4 v000002421069bd00_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002421069a540_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002421069a4a0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000002421069a4a0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000002421069a4a0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000002421069a4a0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000002421069a4a0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %jmp T_3.9;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002421069b1c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002421069aea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002421069b120_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002421069a4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002421069bc60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002421069a540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002421069ae00_0, 0;
    %jmp T_3.9;
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002421069b1c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002421069aea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002421069a4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002421069bc60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002421069a540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002421069ae00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002421069b120_0, 0;
    %jmp T_3.9;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002421069aea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002421069a4a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002421069bc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002421069a540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002421069ae00_0, 0;
    %jmp T_3.9;
T_3.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002421069aea0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000002421069a4a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002421069bc60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002421069a540_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002421069ae00_0, 0;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000002421066f4a0;
T_4 ;
    %wait E_00000242106983b0;
    %fork t_1, S_000002421066f730;
    %jmp t_0;
    .scope S_000002421066f730;
t_1 ;
    %load/vec4 v00000242106f6e50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002421069b8a0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000002421069b8a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000002421069b8a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000242106f5e10, 0, 4;
    %load/vec4 v000002421069b8a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002421069b8a0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000242106f75d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000242106f6270_0;
    %load/vec4 v00000242106f77b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000242106f5e10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000242106f5e10, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000002421066f4a0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000002421066f4a0;
T_5 ;
    %delay 2002, 0;
    %vpi_call 8 67 "$display", "Reading Register File : " {0 0 0};
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000242106f73f0_0, 0, 32;
T_5.0 ;
    %load/vec4 v00000242106f73f0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_5.1, 5;
    %ix/getv/s 4, v00000242106f73f0_0;
    %load/vec4a v00000242106f5e10, 4;
    %ix/getv/s 4, v00000242106f73f0_0;
    %load/vec4a v00000242106f5e10, 4;
    %vpi_call 8 69 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", v00000242106f73f0_0, S<1,vec4,s32>, S<0,vec4,u32> {2 0 0};
    %load/vec4 v00000242106f73f0_0;
    %subi 1, 0, 32;
    %store/vec4 v00000242106f73f0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_00000242106474a0;
T_6 ;
    %wait E_00000242106995b0;
    %load/vec4 v00000242106f7030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000242106f6950_0, 0, 32;
    %jmp T_6.6;
T_6.0 ;
    %load/vec4 v00000242106f7170_0;
    %load/vec4 v00000242106f7b70_0;
    %add;
    %store/vec4 v00000242106f6950_0, 0, 32;
    %jmp T_6.6;
T_6.1 ;
    %load/vec4 v00000242106f7170_0;
    %load/vec4 v00000242106f7b70_0;
    %sub;
    %store/vec4 v00000242106f6950_0, 0, 32;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v00000242106f7170_0;
    %load/vec4 v00000242106f7b70_0;
    %and;
    %store/vec4 v00000242106f6950_0, 0, 32;
    %jmp T_6.6;
T_6.3 ;
    %load/vec4 v00000242106f7170_0;
    %load/vec4 v00000242106f7b70_0;
    %or;
    %store/vec4 v00000242106f6950_0, 0, 32;
    %jmp T_6.6;
T_6.4 ;
    %load/vec4 v00000242106f7170_0;
    %load/vec4 v00000242106f7b70_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.8, 8;
T_6.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.8, 8;
 ; End of false expr.
    %blend;
T_6.8;
    %store/vec4 v00000242106f6950_0, 0, 32;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000242106474a0;
T_7 ;
    %wait E_0000024210699af0;
    %load/vec4 v00000242106f6950_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v00000242106f7c10_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002421073d630;
T_8 ;
    %wait E_0000024210698fb0;
    %load/vec4 v00000242106f9040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000242106f6630_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000242106f8280, 4;
    %assign/vec4 v00000242106f8d20_0, 0;
T_8.0 ;
    %load/vec4 v00000242106f8c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v00000242106f6810_0;
    %load/vec4 v00000242106f6630_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000242106f8280, 0, 4;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002421073d630;
T_9 ;
    %delay 2002, 0;
    %vpi_call 12 24 "$display", "Reading Data Memory Content : " {0 0 0};
    %pushi/vec4 30, 0, 32;
    %store/vec4 v00000242106f8140_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000242106f8140_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000242106f8140_0;
    %load/vec4a v00000242106f8280, 4;
    %vpi_call 12 26 "$display", "Mem[%d] = %d", &PV<v00000242106f8140_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000242106f8140_0;
    %subi 1, 0, 32;
    %store/vec4 v00000242106f8140_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000242106b3530;
T_10 ;
    %wait E_00000242106983b0;
    %load/vec4 v00000242106fbda0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000242106fc3e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000242106fc3e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000242106fc3e0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000242106b0d20;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000242106fc980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000242106fbee0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000242106b0d20;
T_12 ;
    %delay 1, 0;
    %load/vec4 v00000242106fc980_0;
    %inv;
    %assign/vec4 v00000242106fc980_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000242106b0d20;
T_13 ;
    %vpi_call 2 37 "$dumpfile", "testoutdump.vcd" {0 0 0};
    %vpi_call 2 38 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000242106fbee0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000242106fbee0_0, 0, 1;
    %delay 2002, 0;
    %vpi_call 2 44 "$display", "Number of cycles consumed: %d", v00000242106fcca0_0 {0 0 0};
    %vpi_call 2 45 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "./testbench.v";
    "./processor.v";
    "./mux2x1.v";
    "./controlUnit.v";
    "./opcodes.v";
    "./adder.v";
    "./registerFile.v";
    "./SignExtender.v";
    "./ALU.v";
    "./BranchController.v";
    "./DM.v";
    "./IM.v";
    "./programCounter.v";
