{
  "module_name": "clk-54xx.c",
  "hash_id": "b7ca35a20051a17939bc600e3e840fc3b71424c5d393abac7529d004c92df68d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/ti/clk-54xx.c",
  "human_readable_source": "\n \n\n#include <linux/kernel.h>\n#include <linux/list.h>\n#include <linux/clk.h>\n#include <linux/clkdev.h>\n#include <linux/io.h>\n#include <linux/clk/ti.h>\n#include <dt-bindings/clock/omap5.h>\n\n#include \"clock.h\"\n\n#define OMAP5_DPLL_ABE_DEFFREQ\t\t\t\t98304000\n\n \n#define OMAP5_DPLL_USB_DEFFREQ\t\t\t\t960000000\n\nstatic const struct omap_clkctrl_reg_data omap5_mpu_clkctrl_regs[] __initconst = {\n\t{ OMAP5_MPU_CLKCTRL, NULL, 0, \"dpll_mpu_m2_ck\" },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_reg_data omap5_dsp_clkctrl_regs[] __initconst = {\n\t{ OMAP5_MMU_DSP_CLKCTRL, NULL, CLKF_HW_SUP | CLKF_NO_IDLEST, \"dpll_iva_h11x2_ck\" },\n\t{ 0 },\n};\n\nstatic const char * const omap5_aess_fclk_parents[] __initconst = {\n\t\"abe_clk\",\n\tNULL,\n};\n\nstatic const struct omap_clkctrl_div_data omap5_aess_fclk_data __initconst = {\n\t.max_div = 2,\n};\n\nstatic const struct omap_clkctrl_bit_data omap5_aess_bit_data[] __initconst = {\n\t{ 24, TI_CLK_DIVIDER, omap5_aess_fclk_parents, &omap5_aess_fclk_data },\n\t{ 0 },\n};\n\nstatic const char * const omap5_dmic_gfclk_parents[] __initconst = {\n\t\"abe-clkctrl:0018:26\",\n\t\"pad_clks_ck\",\n\t\"slimbus_clk\",\n\tNULL,\n};\n\nstatic const char * const omap5_dmic_sync_mux_ck_parents[] __initconst = {\n\t\"abe_24m_fclk\",\n\t\"dss_syc_gfclk_div\",\n\t\"func_24m_clk\",\n\tNULL,\n};\n\nstatic const struct omap_clkctrl_bit_data omap5_dmic_bit_data[] __initconst = {\n\t{ 24, TI_CLK_MUX, omap5_dmic_gfclk_parents, NULL },\n\t{ 26, TI_CLK_MUX, omap5_dmic_sync_mux_ck_parents, NULL },\n\t{ 0 },\n};\n\nstatic const char * const omap5_mcbsp1_gfclk_parents[] __initconst = {\n\t\"abe-clkctrl:0028:26\",\n\t\"pad_clks_ck\",\n\t\"slimbus_clk\",\n\tNULL,\n};\n\nstatic const struct omap_clkctrl_bit_data omap5_mcbsp1_bit_data[] __initconst = {\n\t{ 24, TI_CLK_MUX, omap5_mcbsp1_gfclk_parents, NULL },\n\t{ 26, TI_CLK_MUX, omap5_dmic_sync_mux_ck_parents, NULL },\n\t{ 0 },\n};\n\nstatic const char * const omap5_mcbsp2_gfclk_parents[] __initconst = {\n\t\"abe-clkctrl:0030:26\",\n\t\"pad_clks_ck\",\n\t\"slimbus_clk\",\n\tNULL,\n};\n\nstatic const struct omap_clkctrl_bit_data omap5_mcbsp2_bit_data[] __initconst = {\n\t{ 24, TI_CLK_MUX, omap5_mcbsp2_gfclk_parents, NULL },\n\t{ 26, TI_CLK_MUX, omap5_dmic_sync_mux_ck_parents, NULL },\n\t{ 0 },\n};\n\nstatic const char * const omap5_mcbsp3_gfclk_parents[] __initconst = {\n\t\"abe-clkctrl:0038:26\",\n\t\"pad_clks_ck\",\n\t\"slimbus_clk\",\n\tNULL,\n};\n\nstatic const struct omap_clkctrl_bit_data omap5_mcbsp3_bit_data[] __initconst = {\n\t{ 24, TI_CLK_MUX, omap5_mcbsp3_gfclk_parents, NULL },\n\t{ 26, TI_CLK_MUX, omap5_dmic_sync_mux_ck_parents, NULL },\n\t{ 0 },\n};\n\nstatic const char * const omap5_timer5_gfclk_mux_parents[] __initconst = {\n\t\"dss_syc_gfclk_div\",\n\t\"sys_32k_ck\",\n\tNULL,\n};\n\nstatic const struct omap_clkctrl_bit_data omap5_timer5_bit_data[] __initconst = {\n\t{ 24, TI_CLK_MUX, omap5_timer5_gfclk_mux_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_bit_data omap5_timer6_bit_data[] __initconst = {\n\t{ 24, TI_CLK_MUX, omap5_timer5_gfclk_mux_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_bit_data omap5_timer7_bit_data[] __initconst = {\n\t{ 24, TI_CLK_MUX, omap5_timer5_gfclk_mux_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_bit_data omap5_timer8_bit_data[] __initconst = {\n\t{ 24, TI_CLK_MUX, omap5_timer5_gfclk_mux_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_reg_data omap5_abe_clkctrl_regs[] __initconst = {\n\t{ OMAP5_L4_ABE_CLKCTRL, NULL, 0, \"abe_iclk\" },\n\t{ OMAP5_AESS_CLKCTRL, omap5_aess_bit_data, CLKF_SW_SUP, \"abe-clkctrl:0008:24\" },\n\t{ OMAP5_MCPDM_CLKCTRL, NULL, CLKF_SW_SUP, \"pad_clks_ck\" },\n\t{ OMAP5_DMIC_CLKCTRL, omap5_dmic_bit_data, CLKF_SW_SUP, \"abe-clkctrl:0018:24\" },\n\t{ OMAP5_MCBSP1_CLKCTRL, omap5_mcbsp1_bit_data, CLKF_SW_SUP, \"abe-clkctrl:0028:24\" },\n\t{ OMAP5_MCBSP2_CLKCTRL, omap5_mcbsp2_bit_data, CLKF_SW_SUP, \"abe-clkctrl:0030:24\" },\n\t{ OMAP5_MCBSP3_CLKCTRL, omap5_mcbsp3_bit_data, CLKF_SW_SUP, \"abe-clkctrl:0038:24\" },\n\t{ OMAP5_TIMER5_CLKCTRL, omap5_timer5_bit_data, CLKF_SW_SUP, \"abe-clkctrl:0048:24\" },\n\t{ OMAP5_TIMER6_CLKCTRL, omap5_timer6_bit_data, CLKF_SW_SUP, \"abe-clkctrl:0050:24\" },\n\t{ OMAP5_TIMER7_CLKCTRL, omap5_timer7_bit_data, CLKF_SW_SUP, \"abe-clkctrl:0058:24\" },\n\t{ OMAP5_TIMER8_CLKCTRL, omap5_timer8_bit_data, CLKF_SW_SUP, \"abe-clkctrl:0060:24\" },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_reg_data omap5_l3main1_clkctrl_regs[] __initconst = {\n\t{ OMAP5_L3_MAIN_1_CLKCTRL, NULL, 0, \"l3_iclk_div\" },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_reg_data omap5_l3main2_clkctrl_regs[] __initconst = {\n\t{ OMAP5_L3_MAIN_2_CLKCTRL, NULL, 0, \"l3_iclk_div\" },\n\t{ OMAP5_L3_MAIN_2_GPMC_CLKCTRL, NULL, CLKF_HW_SUP, \"l3_iclk_div\" },\n\t{ OMAP5_L3_MAIN_2_OCMC_RAM_CLKCTRL, NULL, CLKF_HW_SUP, \"l3_iclk_div\" },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_reg_data omap5_ipu_clkctrl_regs[] __initconst = {\n\t{ OMAP5_MMU_IPU_CLKCTRL, NULL, CLKF_HW_SUP | CLKF_NO_IDLEST, \"dpll_core_h22x2_ck\" },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_reg_data omap5_dma_clkctrl_regs[] __initconst = {\n\t{ OMAP5_DMA_SYSTEM_CLKCTRL, NULL, 0, \"l3_iclk_div\" },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_reg_data omap5_emif_clkctrl_regs[] __initconst = {\n\t{ OMAP5_DMM_CLKCTRL, NULL, 0, \"l3_iclk_div\" },\n\t{ OMAP5_EMIF1_CLKCTRL, NULL, CLKF_HW_SUP, \"dpll_core_h11x2_ck\" },\n\t{ OMAP5_EMIF2_CLKCTRL, NULL, CLKF_HW_SUP, \"dpll_core_h11x2_ck\" },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_reg_data omap5_l4cfg_clkctrl_regs[] __initconst = {\n\t{ OMAP5_L4_CFG_CLKCTRL, NULL, 0, \"l4_root_clk_div\" },\n\t{ OMAP5_SPINLOCK_CLKCTRL, NULL, 0, \"l4_root_clk_div\" },\n\t{ OMAP5_MAILBOX_CLKCTRL, NULL, 0, \"l4_root_clk_div\" },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_reg_data omap5_l3instr_clkctrl_regs[] __initconst = {\n\t{ OMAP5_L3_MAIN_3_CLKCTRL, NULL, CLKF_HW_SUP, \"l3_iclk_div\" },\n\t{ OMAP5_L3_INSTR_CLKCTRL, NULL, CLKF_HW_SUP, \"l3_iclk_div\" },\n\t{ 0 },\n};\n\nstatic const char * const omap5_timer10_gfclk_mux_parents[] __initconst = {\n\t\"sys_clkin\",\n\t\"sys_32k_ck\",\n\tNULL,\n};\n\nstatic const struct omap_clkctrl_bit_data omap5_timer10_bit_data[] __initconst = {\n\t{ 24, TI_CLK_MUX, omap5_timer10_gfclk_mux_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_bit_data omap5_timer11_bit_data[] __initconst = {\n\t{ 24, TI_CLK_MUX, omap5_timer10_gfclk_mux_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_bit_data omap5_timer2_bit_data[] __initconst = {\n\t{ 24, TI_CLK_MUX, omap5_timer10_gfclk_mux_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_bit_data omap5_timer3_bit_data[] __initconst = {\n\t{ 24, TI_CLK_MUX, omap5_timer10_gfclk_mux_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_bit_data omap5_timer4_bit_data[] __initconst = {\n\t{ 24, TI_CLK_MUX, omap5_timer10_gfclk_mux_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_bit_data omap5_timer9_bit_data[] __initconst = {\n\t{ 24, TI_CLK_MUX, omap5_timer10_gfclk_mux_parents, NULL },\n\t{ 0 },\n};\n\nstatic const char * const omap5_gpio2_dbclk_parents[] __initconst = {\n\t\"sys_32k_ck\",\n\tNULL,\n};\n\nstatic const struct omap_clkctrl_bit_data omap5_gpio2_bit_data[] __initconst = {\n\t{ 8, TI_CLK_GATE, omap5_gpio2_dbclk_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_bit_data omap5_gpio3_bit_data[] __initconst = {\n\t{ 8, TI_CLK_GATE, omap5_gpio2_dbclk_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_bit_data omap5_gpio4_bit_data[] __initconst = {\n\t{ 8, TI_CLK_GATE, omap5_gpio2_dbclk_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_bit_data omap5_gpio5_bit_data[] __initconst = {\n\t{ 8, TI_CLK_GATE, omap5_gpio2_dbclk_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_bit_data omap5_gpio6_bit_data[] __initconst = {\n\t{ 8, TI_CLK_GATE, omap5_gpio2_dbclk_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_bit_data omap5_gpio7_bit_data[] __initconst = {\n\t{ 8, TI_CLK_GATE, omap5_gpio2_dbclk_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_bit_data omap5_gpio8_bit_data[] __initconst = {\n\t{ 8, TI_CLK_GATE, omap5_gpio2_dbclk_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_reg_data omap5_l4per_clkctrl_regs[] __initconst = {\n\t{ OMAP5_TIMER10_CLKCTRL, omap5_timer10_bit_data, CLKF_SW_SUP, \"l4per-clkctrl:0008:24\" },\n\t{ OMAP5_TIMER11_CLKCTRL, omap5_timer11_bit_data, CLKF_SW_SUP, \"l4per-clkctrl:0010:24\" },\n\t{ OMAP5_TIMER2_CLKCTRL, omap5_timer2_bit_data, CLKF_SW_SUP, \"l4per-clkctrl:0018:24\" },\n\t{ OMAP5_TIMER3_CLKCTRL, omap5_timer3_bit_data, CLKF_SW_SUP, \"l4per-clkctrl:0020:24\" },\n\t{ OMAP5_TIMER4_CLKCTRL, omap5_timer4_bit_data, CLKF_SW_SUP, \"l4per-clkctrl:0028:24\" },\n\t{ OMAP5_TIMER9_CLKCTRL, omap5_timer9_bit_data, CLKF_SW_SUP, \"l4per-clkctrl:0030:24\" },\n\t{ OMAP5_GPIO2_CLKCTRL, omap5_gpio2_bit_data, CLKF_HW_SUP, \"l4_root_clk_div\" },\n\t{ OMAP5_GPIO3_CLKCTRL, omap5_gpio3_bit_data, CLKF_HW_SUP, \"l4_root_clk_div\" },\n\t{ OMAP5_GPIO4_CLKCTRL, omap5_gpio4_bit_data, CLKF_HW_SUP, \"l4_root_clk_div\" },\n\t{ OMAP5_GPIO5_CLKCTRL, omap5_gpio5_bit_data, CLKF_HW_SUP, \"l4_root_clk_div\" },\n\t{ OMAP5_GPIO6_CLKCTRL, omap5_gpio6_bit_data, CLKF_HW_SUP, \"l4_root_clk_div\" },\n\t{ OMAP5_I2C1_CLKCTRL, NULL, CLKF_SW_SUP, \"func_96m_fclk\" },\n\t{ OMAP5_I2C2_CLKCTRL, NULL, CLKF_SW_SUP, \"func_96m_fclk\" },\n\t{ OMAP5_I2C3_CLKCTRL, NULL, CLKF_SW_SUP, \"func_96m_fclk\" },\n\t{ OMAP5_I2C4_CLKCTRL, NULL, CLKF_SW_SUP, \"func_96m_fclk\" },\n\t{ OMAP5_L4_PER_CLKCTRL, NULL, 0, \"l4_root_clk_div\" },\n\t{ OMAP5_MCSPI1_CLKCTRL, NULL, CLKF_SW_SUP, \"func_48m_fclk\" },\n\t{ OMAP5_MCSPI2_CLKCTRL, NULL, CLKF_SW_SUP, \"func_48m_fclk\" },\n\t{ OMAP5_MCSPI3_CLKCTRL, NULL, CLKF_SW_SUP, \"func_48m_fclk\" },\n\t{ OMAP5_MCSPI4_CLKCTRL, NULL, CLKF_SW_SUP, \"func_48m_fclk\" },\n\t{ OMAP5_GPIO7_CLKCTRL, omap5_gpio7_bit_data, CLKF_HW_SUP, \"l4_root_clk_div\" },\n\t{ OMAP5_GPIO8_CLKCTRL, omap5_gpio8_bit_data, CLKF_HW_SUP, \"l4_root_clk_div\" },\n\t{ OMAP5_MMC3_CLKCTRL, NULL, CLKF_SW_SUP, \"func_48m_fclk\" },\n\t{ OMAP5_MMC4_CLKCTRL, NULL, CLKF_SW_SUP, \"func_48m_fclk\" },\n\t{ OMAP5_UART1_CLKCTRL, NULL, CLKF_SW_SUP, \"func_48m_fclk\" },\n\t{ OMAP5_UART2_CLKCTRL, NULL, CLKF_SW_SUP, \"func_48m_fclk\" },\n\t{ OMAP5_UART3_CLKCTRL, NULL, CLKF_SW_SUP, \"func_48m_fclk\" },\n\t{ OMAP5_UART4_CLKCTRL, NULL, CLKF_SW_SUP, \"func_48m_fclk\" },\n\t{ OMAP5_MMC5_CLKCTRL, NULL, CLKF_SW_SUP, \"func_96m_fclk\" },\n\t{ OMAP5_I2C5_CLKCTRL, NULL, CLKF_SW_SUP, \"func_96m_fclk\" },\n\t{ OMAP5_UART5_CLKCTRL, NULL, CLKF_SW_SUP, \"func_48m_fclk\" },\n\t{ OMAP5_UART6_CLKCTRL, NULL, CLKF_SW_SUP, \"func_48m_fclk\" },\n\t{ 0 },\n};\n\nstatic const struct\nomap_clkctrl_reg_data omap5_l4_secure_clkctrl_regs[] __initconst = {\n\t{ OMAP5_AES1_CLKCTRL, NULL, CLKF_HW_SUP, \"l3_iclk_div\" },\n\t{ OMAP5_AES2_CLKCTRL, NULL, CLKF_HW_SUP, \"l3_iclk_div\" },\n\t{ OMAP5_DES3DES_CLKCTRL, NULL, CLKF_HW_SUP, \"l4_root_clk_div\" },\n\t{ OMAP5_FPKA_CLKCTRL, NULL, CLKF_SW_SUP, \"l4_root_clk_div\" },\n\t{ OMAP5_RNG_CLKCTRL, NULL, CLKF_HW_SUP | CLKF_SOC_NONSEC, \"l4_root_clk_div\" },\n\t{ OMAP5_SHA2MD5_CLKCTRL, NULL, CLKF_HW_SUP, \"l3_iclk_div\" },\n\t{ OMAP5_DMA_CRYPTO_CLKCTRL, NULL, CLKF_HW_SUP | CLKF_SOC_NONSEC, \"l3_iclk_div\" },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_reg_data omap5_iva_clkctrl_regs[] __initconst = {\n\t{ OMAP5_IVA_CLKCTRL, NULL, CLKF_HW_SUP, \"dpll_iva_h12x2_ck\" },\n\t{ OMAP5_SL2IF_CLKCTRL, NULL, CLKF_HW_SUP, \"dpll_iva_h12x2_ck\" },\n\t{ 0 },\n};\n\nstatic const char * const omap5_dss_dss_clk_parents[] __initconst = {\n\t\"dpll_per_h12x2_ck\",\n\tNULL,\n};\n\nstatic const char * const omap5_dss_48mhz_clk_parents[] __initconst = {\n\t\"func_48m_fclk\",\n\tNULL,\n};\n\nstatic const char * const omap5_dss_sys_clk_parents[] __initconst = {\n\t\"dss_syc_gfclk_div\",\n\tNULL,\n};\n\nstatic const struct omap_clkctrl_bit_data omap5_dss_core_bit_data[] __initconst = {\n\t{ 8, TI_CLK_GATE, omap5_dss_dss_clk_parents, NULL },\n\t{ 9, TI_CLK_GATE, omap5_dss_48mhz_clk_parents, NULL },\n\t{ 10, TI_CLK_GATE, omap5_dss_sys_clk_parents, NULL },\n\t{ 11, TI_CLK_GATE, omap5_gpio2_dbclk_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_reg_data omap5_dss_clkctrl_regs[] __initconst = {\n\t{ OMAP5_DSS_CORE_CLKCTRL, omap5_dss_core_bit_data, CLKF_SW_SUP, \"dss-clkctrl:0000:8\" },\n\t{ 0 },\n};\n\nstatic const char * const omap5_gpu_core_mux_parents[] __initconst = {\n\t\"dpll_core_h14x2_ck\",\n\t\"dpll_per_h14x2_ck\",\n\tNULL,\n};\n\nstatic const char * const omap5_gpu_hyd_mux_parents[] __initconst = {\n\t\"dpll_core_h14x2_ck\",\n\t\"dpll_per_h14x2_ck\",\n\tNULL,\n};\n\nstatic const char * const omap5_gpu_sys_clk_parents[] __initconst = {\n\t\"sys_clkin\",\n\tNULL,\n};\n\nstatic const struct omap_clkctrl_div_data omap5_gpu_sys_clk_data __initconst = {\n\t.max_div = 2,\n};\n\nstatic const struct omap_clkctrl_bit_data omap5_gpu_core_bit_data[] __initconst = {\n\t{ 24, TI_CLK_MUX, omap5_gpu_core_mux_parents, NULL },\n\t{ 25, TI_CLK_MUX, omap5_gpu_hyd_mux_parents, NULL },\n\t{ 26, TI_CLK_DIVIDER, omap5_gpu_sys_clk_parents, &omap5_gpu_sys_clk_data },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_reg_data omap5_gpu_clkctrl_regs[] __initconst = {\n\t{ OMAP5_GPU_CLKCTRL, omap5_gpu_core_bit_data, CLKF_SW_SUP, \"gpu-clkctrl:0000:24\" },\n\t{ 0 },\n};\n\nstatic const char * const omap5_mmc1_fclk_mux_parents[] __initconst = {\n\t\"func_128m_clk\",\n\t\"dpll_per_m2x2_ck\",\n\tNULL,\n};\n\nstatic const char * const omap5_mmc1_fclk_parents[] __initconst = {\n\t\"l3init-clkctrl:0008:24\",\n\tNULL,\n};\n\nstatic const struct omap_clkctrl_div_data omap5_mmc1_fclk_data __initconst = {\n\t.max_div = 2,\n};\n\nstatic const struct omap_clkctrl_bit_data omap5_mmc1_bit_data[] __initconst = {\n\t{ 8, TI_CLK_GATE, omap5_gpio2_dbclk_parents, NULL },\n\t{ 24, TI_CLK_MUX, omap5_mmc1_fclk_mux_parents, NULL },\n\t{ 25, TI_CLK_DIVIDER, omap5_mmc1_fclk_parents, &omap5_mmc1_fclk_data },\n\t{ 0 },\n};\n\nstatic const char * const omap5_mmc2_fclk_parents[] __initconst = {\n\t\"l3init-clkctrl:0010:24\",\n\tNULL,\n};\n\nstatic const struct omap_clkctrl_div_data omap5_mmc2_fclk_data __initconst = {\n\t.max_div = 2,\n};\n\nstatic const struct omap_clkctrl_bit_data omap5_mmc2_bit_data[] __initconst = {\n\t{ 24, TI_CLK_MUX, omap5_mmc1_fclk_mux_parents, NULL },\n\t{ 25, TI_CLK_DIVIDER, omap5_mmc2_fclk_parents, &omap5_mmc2_fclk_data },\n\t{ 0 },\n};\n\nstatic const char * const omap5_usb_host_hs_hsic60m_p3_clk_parents[] __initconst = {\n\t\"l3init_60m_fclk\",\n\tNULL,\n};\n\nstatic const char * const omap5_usb_host_hs_hsic480m_p3_clk_parents[] __initconst = {\n\t\"dpll_usb_m2_ck\",\n\tNULL,\n};\n\nstatic const char * const omap5_usb_host_hs_utmi_p1_clk_parents[] __initconst = {\n\t\"l3init-clkctrl:0038:24\",\n\tNULL,\n};\n\nstatic const char * const omap5_usb_host_hs_utmi_p2_clk_parents[] __initconst = {\n\t\"l3init-clkctrl:0038:25\",\n\tNULL,\n};\n\nstatic const char * const omap5_utmi_p1_gfclk_parents[] __initconst = {\n\t\"l3init_60m_fclk\",\n\t\"xclk60mhsp1_ck\",\n\tNULL,\n};\n\nstatic const char * const omap5_utmi_p2_gfclk_parents[] __initconst = {\n\t\"l3init_60m_fclk\",\n\t\"xclk60mhsp2_ck\",\n\tNULL,\n};\n\nstatic const struct omap_clkctrl_bit_data omap5_usb_host_hs_bit_data[] __initconst = {\n\t{ 6, TI_CLK_GATE, omap5_usb_host_hs_hsic60m_p3_clk_parents, NULL },\n\t{ 7, TI_CLK_GATE, omap5_usb_host_hs_hsic480m_p3_clk_parents, NULL },\n\t{ 8, TI_CLK_GATE, omap5_usb_host_hs_utmi_p1_clk_parents, NULL },\n\t{ 9, TI_CLK_GATE, omap5_usb_host_hs_utmi_p2_clk_parents, NULL },\n\t{ 10, TI_CLK_GATE, omap5_usb_host_hs_hsic60m_p3_clk_parents, NULL },\n\t{ 11, TI_CLK_GATE, omap5_usb_host_hs_hsic60m_p3_clk_parents, NULL },\n\t{ 12, TI_CLK_GATE, omap5_usb_host_hs_hsic60m_p3_clk_parents, NULL },\n\t{ 13, TI_CLK_GATE, omap5_usb_host_hs_hsic480m_p3_clk_parents, NULL },\n\t{ 14, TI_CLK_GATE, omap5_usb_host_hs_hsic480m_p3_clk_parents, NULL },\n\t{ 24, TI_CLK_MUX, omap5_utmi_p1_gfclk_parents, NULL },\n\t{ 25, TI_CLK_MUX, omap5_utmi_p2_gfclk_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_bit_data omap5_usb_tll_hs_bit_data[] __initconst = {\n\t{ 8, TI_CLK_GATE, omap5_usb_host_hs_hsic60m_p3_clk_parents, NULL },\n\t{ 9, TI_CLK_GATE, omap5_usb_host_hs_hsic60m_p3_clk_parents, NULL },\n\t{ 10, TI_CLK_GATE, omap5_usb_host_hs_hsic60m_p3_clk_parents, NULL },\n\t{ 0 },\n};\n\nstatic const char * const omap5_sata_ref_clk_parents[] __initconst = {\n\t\"sys_clkin\",\n\tNULL,\n};\n\nstatic const struct omap_clkctrl_bit_data omap5_sata_bit_data[] __initconst = {\n\t{ 8, TI_CLK_GATE, omap5_sata_ref_clk_parents, NULL },\n\t{ 0 },\n};\n\nstatic const char * const omap5_usb_otg_ss_refclk960m_parents[] __initconst = {\n\t\"dpll_usb_clkdcoldo\",\n\tNULL,\n};\n\nstatic const struct omap_clkctrl_bit_data omap5_usb_otg_ss_bit_data[] __initconst = {\n\t{ 8, TI_CLK_GATE, omap5_usb_otg_ss_refclk960m_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_reg_data omap5_l3init_clkctrl_regs[] __initconst = {\n\t{ OMAP5_MMC1_CLKCTRL, omap5_mmc1_bit_data, CLKF_SW_SUP, \"l3init-clkctrl:0008:25\" },\n\t{ OMAP5_MMC2_CLKCTRL, omap5_mmc2_bit_data, CLKF_SW_SUP, \"l3init-clkctrl:0010:25\" },\n\t{ OMAP5_USB_HOST_HS_CLKCTRL, omap5_usb_host_hs_bit_data, CLKF_SW_SUP, \"l3init_60m_fclk\" },\n\t{ OMAP5_USB_TLL_HS_CLKCTRL, omap5_usb_tll_hs_bit_data, CLKF_HW_SUP, \"l4_root_clk_div\" },\n\t{ OMAP5_SATA_CLKCTRL, omap5_sata_bit_data, CLKF_SW_SUP, \"func_48m_fclk\" },\n\t{ OMAP5_OCP2SCP1_CLKCTRL, NULL, CLKF_HW_SUP, \"l4_root_clk_div\" },\n\t{ OMAP5_OCP2SCP3_CLKCTRL, NULL, CLKF_HW_SUP, \"l4_root_clk_div\" },\n\t{ OMAP5_USB_OTG_SS_CLKCTRL, omap5_usb_otg_ss_bit_data, CLKF_HW_SUP, \"dpll_core_h13x2_ck\" },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_bit_data omap5_gpio1_bit_data[] __initconst = {\n\t{ 8, TI_CLK_GATE, omap5_gpio2_dbclk_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_bit_data omap5_timer1_bit_data[] __initconst = {\n\t{ 24, TI_CLK_MUX, omap5_timer10_gfclk_mux_parents, NULL },\n\t{ 0 },\n};\n\nstatic const struct omap_clkctrl_reg_data omap5_wkupaon_clkctrl_regs[] __initconst = {\n\t{ OMAP5_L4_WKUP_CLKCTRL, NULL, 0, \"wkupaon_iclk_mux\" },\n\t{ OMAP5_WD_TIMER2_CLKCTRL, NULL, CLKF_SW_SUP, \"sys_32k_ck\" },\n\t{ OMAP5_GPIO1_CLKCTRL, omap5_gpio1_bit_data, CLKF_HW_SUP, \"wkupaon_iclk_mux\" },\n\t{ OMAP5_TIMER1_CLKCTRL, omap5_timer1_bit_data, CLKF_SW_SUP, \"wkupaon-clkctrl:0020:24\" },\n\t{ OMAP5_COUNTER_32K_CLKCTRL, NULL, 0, \"wkupaon_iclk_mux\" },\n\t{ OMAP5_KBD_CLKCTRL, NULL, CLKF_SW_SUP, \"sys_32k_ck\" },\n\t{ 0 },\n};\n\nconst struct omap_clkctrl_data omap5_clkctrl_data[] __initconst = {\n\t{ 0x4a004320, omap5_mpu_clkctrl_regs },\n\t{ 0x4a004420, omap5_dsp_clkctrl_regs },\n\t{ 0x4a004520, omap5_abe_clkctrl_regs },\n\t{ 0x4a008720, omap5_l3main1_clkctrl_regs },\n\t{ 0x4a008820, omap5_l3main2_clkctrl_regs },\n\t{ 0x4a008920, omap5_ipu_clkctrl_regs },\n\t{ 0x4a008a20, omap5_dma_clkctrl_regs },\n\t{ 0x4a008b20, omap5_emif_clkctrl_regs },\n\t{ 0x4a008d20, omap5_l4cfg_clkctrl_regs },\n\t{ 0x4a008e20, omap5_l3instr_clkctrl_regs },\n\t{ 0x4a009020, omap5_l4per_clkctrl_regs },\n\t{ 0x4a0091a0, omap5_l4_secure_clkctrl_regs },\n\t{ 0x4a009220, omap5_iva_clkctrl_regs },\n\t{ 0x4a009420, omap5_dss_clkctrl_regs },\n\t{ 0x4a009520, omap5_gpu_clkctrl_regs },\n\t{ 0x4a009620, omap5_l3init_clkctrl_regs },\n\t{ 0x4ae07920, omap5_wkupaon_clkctrl_regs },\n\t{ 0 },\n};\n\nstatic struct ti_dt_clk omap54xx_clks[] = {\n\tDT_CLK(NULL, \"timer_32k_ck\", \"sys_32k_ck\"),\n\tDT_CLK(NULL, \"sys_clkin_ck\", \"sys_clkin\"),\n\tDT_CLK(NULL, \"dmic_gfclk\", \"abe-clkctrl:0018:24\"),\n\tDT_CLK(NULL, \"dmic_sync_mux_ck\", \"abe-clkctrl:0018:26\"),\n\tDT_CLK(NULL, \"dss_32khz_clk\", \"dss-clkctrl:0000:11\"),\n\tDT_CLK(NULL, \"dss_48mhz_clk\", \"dss-clkctrl:0000:9\"),\n\tDT_CLK(NULL, \"dss_dss_clk\", \"dss-clkctrl:0000:8\"),\n\tDT_CLK(NULL, \"dss_sys_clk\", \"dss-clkctrl:0000:10\"),\n\tDT_CLK(NULL, \"gpio1_dbclk\", \"wkupaon-clkctrl:0018:8\"),\n\tDT_CLK(NULL, \"gpio2_dbclk\", \"l4per-clkctrl:0040:8\"),\n\tDT_CLK(NULL, \"gpio3_dbclk\", \"l4per-clkctrl:0048:8\"),\n\tDT_CLK(NULL, \"gpio4_dbclk\", \"l4per-clkctrl:0050:8\"),\n\tDT_CLK(NULL, \"gpio5_dbclk\", \"l4per-clkctrl:0058:8\"),\n\tDT_CLK(NULL, \"gpio6_dbclk\", \"l4per-clkctrl:0060:8\"),\n\tDT_CLK(NULL, \"gpio7_dbclk\", \"l4per-clkctrl:00f0:8\"),\n\tDT_CLK(NULL, \"gpio8_dbclk\", \"l4per-clkctrl:00f8:8\"),\n\tDT_CLK(NULL, \"mcbsp1_gfclk\", \"abe-clkctrl:0028:24\"),\n\tDT_CLK(NULL, \"mcbsp1_sync_mux_ck\", \"abe-clkctrl:0028:26\"),\n\tDT_CLK(\"40122000.mcbsp\", \"prcm_fck\", \"abe-clkctrl:0028:26\"),\n\tDT_CLK(NULL, \"mcbsp2_gfclk\", \"abe-clkctrl:0030:24\"),\n\tDT_CLK(NULL, \"mcbsp2_sync_mux_ck\", \"abe-clkctrl:0030:26\"),\n\tDT_CLK(\"40124000.mcbsp\", \"prcm_fck\", \"abe-clkctrl:0030:26\"),\n\tDT_CLK(NULL, \"mcbsp3_gfclk\", \"abe-clkctrl:0038:24\"),\n\tDT_CLK(NULL, \"mcbsp3_sync_mux_ck\", \"abe-clkctrl:0038:26\"),\n\tDT_CLK(\"40126000.mcbsp\", \"prcm_fck\", \"abe-clkctrl:0038:26\"),\n\tDT_CLK(NULL, \"mmc1_32khz_clk\", \"l3init-clkctrl:0008:8\"),\n\tDT_CLK(NULL, \"mmc1_fclk\", \"l3init-clkctrl:0008:25\"),\n\tDT_CLK(NULL, \"mmc1_fclk_mux\", \"l3init-clkctrl:0008:24\"),\n\tDT_CLK(NULL, \"mmc2_fclk\", \"l3init-clkctrl:0010:25\"),\n\tDT_CLK(NULL, \"mmc2_fclk_mux\", \"l3init-clkctrl:0010:24\"),\n\tDT_CLK(NULL, \"pad_fck\", \"pad_clks_ck\"),\n\tDT_CLK(NULL, \"sata_ref_clk\", \"l3init-clkctrl:0068:8\"),\n\tDT_CLK(NULL, \"timer10_gfclk_mux\", \"l4per-clkctrl:0008:24\"),\n\tDT_CLK(NULL, \"timer11_gfclk_mux\", \"l4per-clkctrl:0010:24\"),\n\tDT_CLK(NULL, \"timer1_gfclk_mux\", \"wkupaon-clkctrl:0020:24\"),\n\tDT_CLK(NULL, \"timer2_gfclk_mux\", \"l4per-clkctrl:0018:24\"),\n\tDT_CLK(NULL, \"timer3_gfclk_mux\", \"l4per-clkctrl:0020:24\"),\n\tDT_CLK(NULL, \"timer4_gfclk_mux\", \"l4per-clkctrl:0028:24\"),\n\tDT_CLK(NULL, \"timer5_gfclk_mux\", \"abe-clkctrl:0048:24\"),\n\tDT_CLK(NULL, \"timer6_gfclk_mux\", \"abe-clkctrl:0050:24\"),\n\tDT_CLK(NULL, \"timer7_gfclk_mux\", \"abe-clkctrl:0058:24\"),\n\tDT_CLK(NULL, \"timer8_gfclk_mux\", \"abe-clkctrl:0060:24\"),\n\tDT_CLK(NULL, \"timer9_gfclk_mux\", \"l4per-clkctrl:0030:24\"),\n\tDT_CLK(NULL, \"usb_host_hs_hsic480m_p1_clk\", \"l3init-clkctrl:0038:13\"),\n\tDT_CLK(NULL, \"usb_host_hs_hsic480m_p2_clk\", \"l3init-clkctrl:0038:14\"),\n\tDT_CLK(NULL, \"usb_host_hs_hsic480m_p3_clk\", \"l3init-clkctrl:0038:7\"),\n\tDT_CLK(NULL, \"usb_host_hs_hsic60m_p1_clk\", \"l3init-clkctrl:0038:11\"),\n\tDT_CLK(NULL, \"usb_host_hs_hsic60m_p2_clk\", \"l3init-clkctrl:0038:12\"),\n\tDT_CLK(NULL, \"usb_host_hs_hsic60m_p3_clk\", \"l3init-clkctrl:0038:6\"),\n\tDT_CLK(NULL, \"usb_host_hs_utmi_p1_clk\", \"l3init-clkctrl:0038:8\"),\n\tDT_CLK(NULL, \"usb_host_hs_utmi_p2_clk\", \"l3init-clkctrl:0038:9\"),\n\tDT_CLK(NULL, \"usb_host_hs_utmi_p3_clk\", \"l3init-clkctrl:0038:10\"),\n\tDT_CLK(NULL, \"usb_otg_ss_refclk960m\", \"l3init-clkctrl:00d0:8\"),\n\tDT_CLK(NULL, \"usb_tll_hs_usb_ch0_clk\", \"l3init-clkctrl:0048:8\"),\n\tDT_CLK(NULL, \"usb_tll_hs_usb_ch1_clk\", \"l3init-clkctrl:0048:9\"),\n\tDT_CLK(NULL, \"usb_tll_hs_usb_ch2_clk\", \"l3init-clkctrl:0048:10\"),\n\tDT_CLK(NULL, \"utmi_p1_gfclk\", \"l3init-clkctrl:0038:24\"),\n\tDT_CLK(NULL, \"utmi_p2_gfclk\", \"l3init-clkctrl:0038:25\"),\n\t{ .node_name = NULL },\n};\n\nint __init omap5xxx_dt_clk_init(void)\n{\n\tint rc;\n\tstruct clk *abe_dpll_ref, *abe_dpll, *abe_dpll_byp, *sys_32k_ck, *usb_dpll;\n\n\tti_dt_clocks_register(omap54xx_clks);\n\n\tomap2_clk_disable_autoidle_all();\n\n\tti_clk_add_aliases();\n\n\tabe_dpll_ref = clk_get_sys(NULL, \"abe_dpll_clk_mux\");\n\tsys_32k_ck = clk_get_sys(NULL, \"sys_32k_ck\");\n\trc = clk_set_parent(abe_dpll_ref, sys_32k_ck);\n\n\t \n\tabe_dpll_byp = clk_get_sys(NULL, \"abe_dpll_bypass_clk_mux\");\n\tif (!rc)\n\t\trc = clk_set_parent(abe_dpll_byp, sys_32k_ck);\n\n\tabe_dpll = clk_get_sys(NULL, \"dpll_abe_ck\");\n\tif (!rc)\n\t\trc = clk_set_rate(abe_dpll, OMAP5_DPLL_ABE_DEFFREQ);\n\tif (rc)\n\t\tpr_err(\"%s: failed to configure ABE DPLL!\\n\", __func__);\n\n\tabe_dpll = clk_get_sys(NULL, \"dpll_abe_m2x2_ck\");\n\tif (!rc)\n\t\trc = clk_set_rate(abe_dpll, OMAP5_DPLL_ABE_DEFFREQ * 2);\n\tif (rc)\n\t\tpr_err(\"%s: failed to configure ABE m2x2 DPLL!\\n\", __func__);\n\n\tusb_dpll = clk_get_sys(NULL, \"dpll_usb_ck\");\n\trc = clk_set_rate(usb_dpll, OMAP5_DPLL_USB_DEFFREQ);\n\tif (rc)\n\t\tpr_err(\"%s: failed to configure USB DPLL!\\n\", __func__);\n\n\tusb_dpll = clk_get_sys(NULL, \"dpll_usb_m2_ck\");\n\trc = clk_set_rate(usb_dpll, OMAP5_DPLL_USB_DEFFREQ/2);\n\tif (rc)\n\t\tpr_err(\"%s: failed to set USB_DPLL M2 OUT\\n\", __func__);\n\n\treturn 0;\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}