<stg><name>k2c_dense</name>


<trans_list>

<trans id="210" from="1" to="2">
<condition id="109">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="1" to="40">
<condition id="108">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="2" to="3">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="3" to="4">
<condition id="114">
<or_exp><and_exp><literal name="tmp_i2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="3" to="12">
<condition id="129">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="4" to="11">
<condition id="196">
<or_exp><and_exp><literal name="exitcond_i3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="4" to="5">
<condition id="203">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="5" to="6">
<condition id="197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="6" to="7">
<condition id="198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="7" to="8">
<condition id="199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="8" to="9">
<condition id="200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="9" to="10">
<condition id="201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="10" to="4">
<condition id="202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="11" to="3">
<condition id="127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="12" to="13">
<condition id="130">
<or_exp><and_exp><literal name="exitcond_i6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="12" to="43">
<condition id="160">
<or_exp><and_exp><literal name="exitcond_i6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="13" to="14">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="14" to="15">
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="15" to="16">
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="16" to="17">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="17" to="18">
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="18" to="19">
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="19" to="20">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="20" to="21">
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="21" to="22">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="22" to="23">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="23" to="24">
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="24" to="25">
<condition id="143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="25" to="26">
<condition id="144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="26" to="27">
<condition id="145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="27" to="28">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="28" to="29">
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="29" to="30">
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="30" to="31">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="31" to="32">
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="32" to="33">
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="33" to="34">
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="34" to="35">
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="35" to="36">
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="36" to="37">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="37" to="38">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="38" to="39">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="39" to="12">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="40" to="41">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="41" to="42">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="42" to="43">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="43" to="44">
<condition id="166">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="44" to="45">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="45" to="46">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="46" to="47">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="47" to="48">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="48" to="49">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="49" to="50">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="50" to="51">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="51" to="52">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="52" to="53">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="53" to="54">
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="54" to="55">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="55" to="56">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="56" to="57">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="57" to="58">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="58" to="59">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="59" to="60">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="60" to="61">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="61" to="62">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="62" to="63">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="63" to="64">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="64" to="65">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="65" to="66">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="66" to="67">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="67" to="68">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="68" to="69">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="69" to="70">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="70" to="43">
<condition id="195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %bias_numel_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %bias_numel_read)

]]></Node>
<StgValue><ssdm name="bias_numel_read_2"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %kernel_numel_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_numel_read)

]]></Node>
<StgValue><ssdm name="kernel_numel_read_2"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %kernel_ndim_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %kernel_ndim_read)

]]></Node>
<StgValue><ssdm name="kernel_ndim_read_2"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %input_numel_read_3 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_numel_read)

]]></Node>
<StgValue><ssdm name="input_numel_read_3"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %input_ndim_read_3 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %input_ndim_read)

]]></Node>
<StgValue><ssdm name="input_ndim_read_3"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %output_numel_read_2 = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %output_numel_read)

]]></Node>
<StgValue><ssdm name="output_numel_read_2"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %tmp = icmp ult i64 %input_ndim_read_3, 3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %tmp, label %_ifconv, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %tmp_3 = add i64 %input_ndim_read_3, -1

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="32" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64">
<![CDATA[
:1  call fastcc void @k2c_dot.2([26000 x float]* %output_array, [26000 x float]* %input_array, i64 %input_ndim_read_3, i64 %input_numel_read_3, [5 x i64]* %input_shape, [26000 x float]* %kernel_array, i64 %kernel_ndim_read_2, i64 %kernel_numel_read_2, [5 x i64]* %kernel_shape, i64 %tmp_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:0  %tmp_62 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %input_ndim_read_3, i32 1, i32 63)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
_ifconv:1  %icmp = icmp ne i63 %tmp_62, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:2  %input_shape_addr = getelementptr [5 x i64]* %input_shape, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_shape_addr"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:3  %outrows = load i64* %input_shape_addr, align 8

]]></Node>
<StgValue><ssdm name="outrows"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:5  %kernel_shape_addr = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="kernel_shape_addr"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:6  %outcols = load i64* %kernel_shape_addr, align 8

]]></Node>
<StgValue><ssdm name="outcols"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="87" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="32" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64">
<![CDATA[
:1  call fastcc void @k2c_dot.2([26000 x float]* %output_array, [26000 x float]* %input_array, i64 %input_ndim_read_3, i64 %input_numel_read_3, [5 x i64]* %input_shape, [26000 x float]* %kernel_array, i64 %kernel_ndim_read_2, i64 %kernel_numel_read_2, [5 x i64]* %kernel_shape, i64 %tmp_3)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:0  %i_i1 = phi i64 [ 0, %3 ], [ %i_25, %6 ]

]]></Node>
<StgValue><ssdm name="i_i1"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %tmp_i2 = icmp ult i64 %i_i1, %output_numel_read_2

]]></Node>
<StgValue><ssdm name="tmp_i2"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_i2, label %.preheader.i.preheader, label %k2c_bias_add.exit.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_i2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="64">
<![CDATA[
.preheader.i.preheader:0  %tmp_63 = trunc i64 %i_i1 to i16

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_i2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i.preheader:1  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="tmp_i2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
k2c_bias_add.exit.preheader:0  br label %k2c_bias_add.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader.i:0  %j_i = phi i64 [ %j, %5 ], [ 0, %.preheader.i.preheader ]

]]></Node>
<StgValue><ssdm name="j_i"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.i:1  %exitcond_i3 = icmp eq i64 %j_i, %bias_numel_read_2

]]></Node>
<StgValue><ssdm name="exitcond_i3"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.i:2  %j = add i64 %j_i, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:3  br i1 %exitcond_i3, label %6, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="64">
<![CDATA[
:0  %tmp_64 = trunc i64 %j_i to i16

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %bias_array_addr = getelementptr [26000 x float]* %bias_array, i64 0, i64 %j_i

]]></Node>
<StgValue><ssdm name="bias_array_addr"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="15">
<![CDATA[
:4  %bias_array_load = load float* %bias_array_addr, align 4

]]></Node>
<StgValue><ssdm name="bias_array_load"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  %tmp_i_27 = add i16 %tmp_64, %tmp_63

]]></Node>
<StgValue><ssdm name="tmp_i_27"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="16">
<![CDATA[
:6  %tmp_i_cast = zext i16 %tmp_i_27 to i64

]]></Node>
<StgValue><ssdm name="tmp_i_cast"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %output_array_addr_1 = getelementptr [26000 x float]* %output_array, i64 0, i64 %tmp_i_cast

]]></Node>
<StgValue><ssdm name="output_array_addr_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="105" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="15">
<![CDATA[
:4  %bias_array_load = load float* %bias_array_addr, align 4

]]></Node>
<StgValue><ssdm name="bias_array_load"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="15">
<![CDATA[
:8  %output_array_load_1 = load float* %output_array_addr_1, align 4

]]></Node>
<StgValue><ssdm name="output_array_load_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="107" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="15">
<![CDATA[
:8  %output_array_load_1 = load float* %output_array_addr_1, align 4

]]></Node>
<StgValue><ssdm name="output_array_load_1"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_4_i4 = fadd float %output_array_load_1, %bias_array_load

]]></Node>
<StgValue><ssdm name="tmp_4_i4"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="109" st_id="7" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_4_i4 = fadd float %output_array_load_1, %bias_array_load

]]></Node>
<StgValue><ssdm name="tmp_4_i4"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="110" st_id="8" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_4_i4 = fadd float %output_array_load_1, %bias_array_load

]]></Node>
<StgValue><ssdm name="tmp_4_i4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="111" st_id="9" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_4_i4 = fadd float %output_array_load_1, %bias_array_load

]]></Node>
<StgValue><ssdm name="tmp_4_i4"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="112" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_17_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_4_i4 = fadd float %output_array_load_1, %bias_array_load

]]></Node>
<StgValue><ssdm name="tmp_4_i4"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
:10  store float %tmp_4_i4, float* %output_array_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:11  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_17_i)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_i3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="118" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %i_25 = add i64 %i_i1, %bias_numel_read_2

]]></Node>
<StgValue><ssdm name="i_25"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="120" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
k2c_bias_add.exit:0  %i_i5 = phi i15 [ %i_52, %7 ], [ 0, %k2c_bias_add.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_i5"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="15">
<![CDATA[
k2c_bias_add.exit:1  %i_i5_cast = zext i15 %i_i5 to i64

]]></Node>
<StgValue><ssdm name="i_i5_cast"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
k2c_bias_add.exit:2  %exitcond_i6 = icmp eq i64 %i_i5_cast, %output_numel_read_2

]]></Node>
<StgValue><ssdm name="exitcond_i6"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
k2c_bias_add.exit:3  %i_52 = add i15 %i_i5, 1

]]></Node>
<StgValue><ssdm name="i_52"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
k2c_bias_add.exit:4  br i1 %exitcond_i6, label %k2c_sigmoid_func.exit.loopexit, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %output_array_addr_2 = getelementptr [26000 x float]* %output_array, i64 0, i64 %i_i5_cast

]]></Node>
<StgValue><ssdm name="output_array_addr_2"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond_i6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="15">
<![CDATA[
:1  %output_array_load_2 = load float* %output_array_addr_2, align 4

]]></Node>
<StgValue><ssdm name="output_array_load_2"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond_i6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
k2c_sigmoid_func.exit.loopexit:0  br label %k2c_sigmoid_func.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="128" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="15">
<![CDATA[
:1  %output_array_load_2 = load float* %output_array_addr_2, align 4

]]></Node>
<StgValue><ssdm name="output_array_load_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="129" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
:2  %tmp_to_int_i9 = bitcast float %output_array_load_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_to_int_i9"/></StgValue>
</operation>

<operation id="130" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_neg_i1 = xor i32 %tmp_to_int_i9, -2147483648

]]></Node>
<StgValue><ssdm name="tmp_neg_i1"/></StgValue>
</operation>

<operation id="131" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
:4  %tmp_i1 = bitcast i32 %tmp_neg_i1 to float

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="8" lat="8">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_4_i1 = call float @llvm.exp.f32(float %tmp_i1)

]]></Node>
<StgValue><ssdm name="tmp_4_i1"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="133" st_id="15" stage="7" lat="8">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_4_i1 = call float @llvm.exp.f32(float %tmp_i1)

]]></Node>
<StgValue><ssdm name="tmp_4_i1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="134" st_id="16" stage="6" lat="8">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_4_i1 = call float @llvm.exp.f32(float %tmp_i1)

]]></Node>
<StgValue><ssdm name="tmp_4_i1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="135" st_id="17" stage="5" lat="8">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_4_i1 = call float @llvm.exp.f32(float %tmp_i1)

]]></Node>
<StgValue><ssdm name="tmp_4_i1"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="136" st_id="18" stage="4" lat="8">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_4_i1 = call float @llvm.exp.f32(float %tmp_i1)

]]></Node>
<StgValue><ssdm name="tmp_4_i1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="137" st_id="19" stage="3" lat="8">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_4_i1 = call float @llvm.exp.f32(float %tmp_i1)

]]></Node>
<StgValue><ssdm name="tmp_4_i1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="138" st_id="20" stage="2" lat="8">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_4_i1 = call float @llvm.exp.f32(float %tmp_i1)

]]></Node>
<StgValue><ssdm name="tmp_4_i1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="139" st_id="21" stage="1" lat="8">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_4_i1 = call float @llvm.exp.f32(float %tmp_i1)

]]></Node>
<StgValue><ssdm name="tmp_4_i1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="140" st_id="22" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_5_i1 = fadd float %tmp_4_i1, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_5_i1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="141" st_id="23" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_5_i1 = fadd float %tmp_4_i1, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_5_i1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="142" st_id="24" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_5_i1 = fadd float %tmp_4_i1, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_5_i1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="143" st_id="25" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_5_i1 = fadd float %tmp_4_i1, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_5_i1"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="144" st_id="26" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_5_i1 = fadd float %tmp_4_i1, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_5_i1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="145" st_id="27" stage="12" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_6_i1 = fdiv float 1.000000e+00, %tmp_5_i1

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="146" st_id="28" stage="11" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_6_i1 = fdiv float 1.000000e+00, %tmp_5_i1

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="147" st_id="29" stage="10" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_6_i1 = fdiv float 1.000000e+00, %tmp_5_i1

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="148" st_id="30" stage="9" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_6_i1 = fdiv float 1.000000e+00, %tmp_5_i1

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="149" st_id="31" stage="8" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_6_i1 = fdiv float 1.000000e+00, %tmp_5_i1

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="150" st_id="32" stage="7" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_6_i1 = fdiv float 1.000000e+00, %tmp_5_i1

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="151" st_id="33" stage="6" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_6_i1 = fdiv float 1.000000e+00, %tmp_5_i1

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="152" st_id="34" stage="5" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_6_i1 = fdiv float 1.000000e+00, %tmp_5_i1

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="153" st_id="35" stage="4" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_6_i1 = fdiv float 1.000000e+00, %tmp_5_i1

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="154" st_id="36" stage="3" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_6_i1 = fdiv float 1.000000e+00, %tmp_5_i1

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="155" st_id="37" stage="2" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_6_i1 = fdiv float 1.000000e+00, %tmp_5_i1

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="156" st_id="38" stage="1" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_6_i1 = fdiv float 1.000000e+00, %tmp_5_i1

]]></Node>
<StgValue><ssdm name="tmp_6_i1"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="157" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
:8  store float %tmp_6_i1, float* %output_array_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="158" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %k2c_bias_add.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="159" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:3  %outrows = load i64* %input_shape_addr, align 8

]]></Node>
<StgValue><ssdm name="outrows"/></StgValue>
</operation>

<operation id="160" st_id="40" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %outrows1 = select i1 %icmp, i64 %outrows, i64 1

]]></Node>
<StgValue><ssdm name="outrows1"/></StgValue>
</operation>

<operation id="161" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:6  %outcols = load i64* %kernel_shape_addr, align 8

]]></Node>
<StgValue><ssdm name="outcols"/></StgValue>
</operation>

<operation id="162" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="3" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:7  %kernel_shape_addr_1 = getelementptr [5 x i64]* %kernel_shape, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="kernel_shape_addr_1"/></StgValue>
</operation>

<operation id="163" st_id="40" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:8  %innerdim = load i64* %kernel_shape_addr_1, align 8

]]></Node>
<StgValue><ssdm name="innerdim"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="164" st_id="41" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:8  %innerdim = load i64* %kernel_shape_addr_1, align 8

]]></Node>
<StgValue><ssdm name="innerdim"/></StgValue>
</operation>

<operation id="165" st_id="41" stage="2" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:9  %outsize = mul i64 %outcols, %outrows1

]]></Node>
<StgValue><ssdm name="outsize"/></StgValue>
</operation>

<operation id="166" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="64" op_6_bw="64" op_7_bw="64">
<![CDATA[
_ifconv:10  call fastcc void @k2c_affine_matmul([26000 x float]* %output_array, [26000 x float]* %input_array, [26000 x float]* %kernel_array, [26000 x float]* %bias_array, i64 %outrows1, i64 %outcols, i64 %innerdim)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="167" st_id="42" stage="1" lat="2">
<core>MulnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:9  %outsize = mul i64 %outcols, %outrows1

]]></Node>
<StgValue><ssdm name="outsize"/></StgValue>
</operation>

<operation id="168" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="64" op_6_bw="64" op_7_bw="64">
<![CDATA[
_ifconv:10  call fastcc void @k2c_affine_matmul([26000 x float]* %output_array, [26000 x float]* %input_array, [26000 x float]* %kernel_array, [26000 x float]* %bias_array, i64 %outrows1, i64 %outcols, i64 %innerdim)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:11  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="170" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
:0  %i_i = phi i15 [ 0, %_ifconv ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="171" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="15">
<![CDATA[
:1  %i_i_cast = zext i15 %i_i to i64

]]></Node>
<StgValue><ssdm name="i_i_cast"/></StgValue>
</operation>

<operation id="172" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %exitcond_i = icmp eq i64 %i_i_cast, %outsize

]]></Node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="173" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:3  %i = add i15 %i_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="174" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond_i, label %k2c_sigmoid_func.exit.loopexit10, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %output_array_addr = getelementptr [26000 x float]* %output_array, i64 0, i64 %i_i_cast

]]></Node>
<StgValue><ssdm name="output_array_addr"/></StgValue>
</operation>

<operation id="176" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="15">
<![CDATA[
:1  %output_array_load = load float* %output_array_addr, align 4

]]></Node>
<StgValue><ssdm name="output_array_load"/></StgValue>
</operation>

<operation id="177" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
k2c_sigmoid_func.exit.loopexit10:0  br label %k2c_sigmoid_func.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0">
<![CDATA[
k2c_sigmoid_func.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="179" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="15">
<![CDATA[
:1  %output_array_load = load float* %output_array_addr, align 4

]]></Node>
<StgValue><ssdm name="output_array_load"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="180" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
:2  %tmp_to_int_i = bitcast float %output_array_load to i32

]]></Node>
<StgValue><ssdm name="tmp_to_int_i"/></StgValue>
</operation>

<operation id="181" st_id="45" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_neg_i = xor i32 %tmp_to_int_i, -2147483648

]]></Node>
<StgValue><ssdm name="tmp_neg_i"/></StgValue>
</operation>

<operation id="182" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
:4  %tmp_i = bitcast i32 %tmp_neg_i to float

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="183" st_id="45" stage="8" lat="8">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_4_i = call float @llvm.exp.f32(float %tmp_i)

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="184" st_id="46" stage="7" lat="8">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_4_i = call float @llvm.exp.f32(float %tmp_i)

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="185" st_id="47" stage="6" lat="8">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_4_i = call float @llvm.exp.f32(float %tmp_i)

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="186" st_id="48" stage="5" lat="8">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_4_i = call float @llvm.exp.f32(float %tmp_i)

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="187" st_id="49" stage="4" lat="8">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_4_i = call float @llvm.exp.f32(float %tmp_i)

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="188" st_id="50" stage="3" lat="8">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_4_i = call float @llvm.exp.f32(float %tmp_i)

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="189" st_id="51" stage="2" lat="8">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_4_i = call float @llvm.exp.f32(float %tmp_i)

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="190" st_id="52" stage="1" lat="8">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_4_i = call float @llvm.exp.f32(float %tmp_i)

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="191" st_id="53" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_5_i = fadd float %tmp_4_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="192" st_id="54" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_5_i = fadd float %tmp_4_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="193" st_id="55" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_5_i = fadd float %tmp_4_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="194" st_id="56" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_5_i = fadd float %tmp_4_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="195" st_id="57" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_5_i = fadd float %tmp_4_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="196" st_id="58" stage="12" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_6_i = fdiv float 1.000000e+00, %tmp_5_i

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="197" st_id="59" stage="11" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_6_i = fdiv float 1.000000e+00, %tmp_5_i

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="198" st_id="60" stage="10" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_6_i = fdiv float 1.000000e+00, %tmp_5_i

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="199" st_id="61" stage="9" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_6_i = fdiv float 1.000000e+00, %tmp_5_i

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="200" st_id="62" stage="8" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_6_i = fdiv float 1.000000e+00, %tmp_5_i

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="201" st_id="63" stage="7" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_6_i = fdiv float 1.000000e+00, %tmp_5_i

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="202" st_id="64" stage="6" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_6_i = fdiv float 1.000000e+00, %tmp_5_i

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="203" st_id="65" stage="5" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_6_i = fdiv float 1.000000e+00, %tmp_5_i

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="204" st_id="66" stage="4" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_6_i = fdiv float 1.000000e+00, %tmp_5_i

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="205" st_id="67" stage="3" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_6_i = fdiv float 1.000000e+00, %tmp_5_i

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="206" st_id="68" stage="2" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_6_i = fdiv float 1.000000e+00, %tmp_5_i

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="207" st_id="69" stage="1" lat="12">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_6_i = fdiv float 1.000000e+00, %tmp_5_i

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="208" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="15">
<![CDATA[
:8  store float %tmp_6_i, float* %output_array_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
