<stg><name>sin_or_cos<double></name>


<trans_list>

<trans id="325" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="30" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="32" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="33" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="33" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="35" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
<literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="2" op_0_bw="32">
<![CDATA[
entry_ifconv:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:1 %out_bits_V_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="out_bits_V_2"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:2 %out_bits_V_2_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="out_bits_V_2_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
entry_ifconv:3 %out_bits_V_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="out_bits_V_2_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:4 %t_in_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %t_in

]]></Node>
<StgValue><ssdm name="t_in_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="64">
<![CDATA[
entry_ifconv:5 %data_V = bitcast i64 %t_in_read

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
entry_ifconv:6 %p_Result_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63

]]></Node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="11" op_0_bw="11" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:7 %din_exp_V = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62

]]></Node>
<StgValue><ssdm name="din_exp_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:8 %din_sig_V = trunc i64 %data_V

]]></Node>
<StgValue><ssdm name="din_sig_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:9 %closepath = icmp_ult  i11 %din_exp_V, i11 1022

]]></Node>
<StgValue><ssdm name="closepath"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="52" op_0_bw="64">
<![CDATA[
entry_ifconv:12 %p_Result_18 = trunc i64 %data_V

]]></Node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:14 %add_ln214 = add i11 %din_exp_V, i11 1101

]]></Node>
<StgValue><ssdm name="add_ln214"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:15 %addr = select i1 %closepath, i11 74, i11 %add_ln214

]]></Node>
<StgValue><ssdm name="addr"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="4" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:16 %tmp = partselect i4 @_ssdm_op_PartSelect.i4.i11.i32.i32, i11 %addr, i32 7, i32 10

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="4">
<![CDATA[
entry_ifconv:17 %zext_ln668 = zext i4 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln668"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:18 %ref_4oPi_table_256_V_addr = getelementptr i256 %ref_4oPi_table_256_V, i64 0, i64 %zext_ln668

]]></Node>
<StgValue><ssdm name="ref_4oPi_table_256_V_addr"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="256" op_0_bw="4">
<![CDATA[
entry_ifconv:19 %table_256_V = load i4 %ref_4oPi_table_256_V_addr

]]></Node>
<StgValue><ssdm name="table_256_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="11">
<![CDATA[
entry_ifconv:20 %trunc_ln628 = trunc i11 %addr

]]></Node>
<StgValue><ssdm name="trunc_ln628"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
entry_ifconv:116 %store_ln430 = store i2 0, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln430"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="56" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="256" op_0_bw="4">
<![CDATA[
entry_ifconv:19 %table_256_V = load i4 %ref_4oPi_table_256_V_addr

]]></Node>
<StgValue><ssdm name="table_256_V"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="256" op_0_bw="7">
<![CDATA[
entry_ifconv:21 %zext_ln930 = zext i7 %trunc_ln628

]]></Node>
<StgValue><ssdm name="zext_ln930"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
entry_ifconv:22 %r_V_18 = shl i256 %table_256_V, i256 %zext_ln930

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="170" op_0_bw="170" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:23 %Med_V = partselect i170 @_ssdm_op_PartSelect.i170.i256.i32.i32, i256 %r_V_18, i32 86, i32 255

]]></Node>
<StgValue><ssdm name="Med_V"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="53" op_0_bw="53" op_1_bw="1" op_2_bw="52">
<![CDATA[
entry_ifconv:13 %p_Result_19 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %p_Result_18

]]></Node>
<StgValue><ssdm name="p_Result_19"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="170" op_0_bw="53">
<![CDATA[
entry_ifconv:24 %zext_ln1494 = zext i53 %p_Result_19

]]></Node>
<StgValue><ssdm name="zext_ln1494"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="170" op_0_bw="170" op_1_bw="170">
<![CDATA[
entry_ifconv:25 %ret_V_5 = mul i170 %Med_V, i170 %zext_ln1494

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="63" st_id="5" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="170" op_0_bw="170" op_1_bw="170">
<![CDATA[
entry_ifconv:25 %ret_V_5 = mul i170 %Med_V, i170 %zext_ln1494

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="64" st_id="6" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="170" op_0_bw="170" op_1_bw="170">
<![CDATA[
entry_ifconv:25 %ret_V_5 = mul i170 %Med_V, i170 %zext_ln1494

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="65" st_id="7" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="170" op_0_bw="170" op_1_bw="170">
<![CDATA[
entry_ifconv:25 %ret_V_5 = mul i170 %Med_V, i170 %zext_ln1494

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="66" st_id="8" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="170" op_0_bw="170" op_1_bw="170">
<![CDATA[
entry_ifconv:25 %ret_V_5 = mul i170 %Med_V, i170 %zext_ln1494

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="124" op_0_bw="124" op_1_bw="170" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:26 %Mx_bits_V = partselect i124 @_ssdm_op_PartSelect.i124.i170.i32.i32, i170 %ret_V_5, i32 43, i32 166

]]></Node>
<StgValue><ssdm name="Mx_bits_V"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="closepath" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="3" op_1_bw="170" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:27 %k_V = partselect i3 @_ssdm_op_PartSelect.i3.i170.i32.i32, i170 %ret_V_5, i32 167, i32 169

]]></Node>
<StgValue><ssdm name="k_V"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="69" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="170" op_2_bw="32">
<![CDATA[
entry_ifconv:28 %tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i170.i32, i170 %ret_V_5, i32 167

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
entry_ifconv:29 %k_V_1 = select i1 %closepath, i3 0, i3 %k_V

]]></Node>
<StgValue><ssdm name="k_V_1"/></StgValue>
</operation>

<operation id="71" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:30 %xor_ln1027 = xor i1 %closepath, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln1027"/></StgValue>
</operation>

<operation id="72" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:31 %p_Result_s = and i1 %tmp_3, i1 %xor_ln1027

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="124" op_0_bw="124" op_1_bw="124">
<![CDATA[
entry_ifconv:32 %Mx_bits_V_1 = sub i124 0, i124 %Mx_bits_V

]]></Node>
<StgValue><ssdm name="Mx_bits_V_1"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="124" op_0_bw="1" op_1_bw="124" op_2_bw="124">
<![CDATA[
entry_ifconv:33 %Mx_bits_V_3 = select i1 %p_Result_s, i124 %Mx_bits_V_1, i124 %Mx_bits_V

]]></Node>
<StgValue><ssdm name="Mx_bits_V_3"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="61" op_0_bw="61" op_1_bw="124" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:34 %tmp_1 = partselect i61 @_ssdm_op_PartSelect.i61.i124.i32.i32, i124 %Mx_bits_V_3, i32 63, i32 123

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="62" op_0_bw="62" op_1_bw="61" op_2_bw="1">
<![CDATA[
entry_ifconv:35 %p_Result_20 = bitconcatenate i62 @_ssdm_op_BitConcatenate.i62.i61.i1, i61 %tmp_1, i1 1

]]></Node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="62" op_0_bw="62" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:36 %p_Result_2 = partselect i62 @llvm.part.select.i62, i62 %p_Result_20, i32 61, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_2"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="63" op_0_bw="63" op_1_bw="1" op_2_bw="62">
<![CDATA[
entry_ifconv:37 %p_Result_21 = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i1.i62, i1 1, i62 %p_Result_2

]]></Node>
<StgValue><ssdm name="p_Result_21"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="63">
<![CDATA[
entry_ifconv:38 %sext_ln1204 = sext i63 %p_Result_21

]]></Node>
<StgValue><ssdm name="sext_ln1204"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
entry_ifconv:39 %tmp_s = cttz i64 @llvm.cttz.i64, i64 %sext_ln1204, i1 1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="81" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="7" op_0_bw="64">
<![CDATA[
entry_ifconv:40 %Mx_zeros = trunc i64 %tmp_s

]]></Node>
<StgValue><ssdm name="Mx_zeros"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="82" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="closepath" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:10 %Ex_V = add i11 %din_exp_V, i11 1027

]]></Node>
<StgValue><ssdm name="Ex_V"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
entry_ifconv:11 %select_ln482 = select i1 %closepath, i11 %Ex_V, i11 0

]]></Node>
<StgValue><ssdm name="select_ln482"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="7">
<![CDATA[
entry_ifconv:41 %zext_ln841 = zext i7 %Mx_zeros

]]></Node>
<StgValue><ssdm name="zext_ln841"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="124" op_0_bw="7">
<![CDATA[
entry_ifconv:42 %zext_ln1454 = zext i7 %Mx_zeros

]]></Node>
<StgValue><ssdm name="zext_ln1454"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="124" op_0_bw="124" op_1_bw="124">
<![CDATA[
entry_ifconv:43 %r = shl i124 %Mx_bits_V_3, i124 %zext_ln1454

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="63" op_0_bw="63" op_1_bw="124" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:44 %Mx_V = partselect i63 @_ssdm_op_PartSelect.i63.i124.i32.i32, i124 %r, i32 61, i32 123

]]></Node>
<StgValue><ssdm name="Mx_V"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
entry_ifconv:45 %Ex_V_3 = sub i11 %select_ln482, i11 %zext_ln841

]]></Node>
<StgValue><ssdm name="Ex_V_3"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="11" op_2_bw="32">
<![CDATA[
entry_ifconv:47 %isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %Ex_V_3, i32 10

]]></Node>
<StgValue><ssdm name="isNeg"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="90" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="11">
<![CDATA[
entry_ifconv:46 %sext_ln1535 = sext i11 %Ex_V_3

]]></Node>
<StgValue><ssdm name="sext_ln1535"/></StgValue>
</operation>

<operation id="91" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
entry_ifconv:48 %sub_ln1512 = sub i12 0, i12 %sext_ln1535

]]></Node>
<StgValue><ssdm name="sub_ln1512"/></StgValue>
</operation>

<operation id="92" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
entry_ifconv:49 %ush = select i1 %isNeg, i12 %sub_ln1512, i12 %sext_ln1535

]]></Node>
<StgValue><ssdm name="ush"/></StgValue>
</operation>

<operation id="93" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="12">
<![CDATA[
entry_ifconv:50 %sext_ln1488 = sext i12 %ush

]]></Node>
<StgValue><ssdm name="sext_ln1488"/></StgValue>
</operation>

<operation id="94" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="63" op_0_bw="32">
<![CDATA[
entry_ifconv:51 %zext_ln1488 = zext i32 %sext_ln1488

]]></Node>
<StgValue><ssdm name="zext_ln1488"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:52 %r_V = lshr i63 %Mx_V, i63 %zext_ln1488

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="isNeg" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
entry_ifconv:53 %r_V_2 = shl i63 %Mx_V, i63 %zext_ln1488

]]></Node>
<StgValue><ssdm name="r_V_2"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="63" op_0_bw="1" op_1_bw="63" op_2_bw="63">
<![CDATA[
entry_ifconv:54 %r_V_19 = select i1 %isNeg, i63 %r_V, i63 %r_V_2

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="7" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:62 %tmp_2 = partselect i7 @_ssdm_op_PartSelect.i7.i63.i32.i32, i63 %r_V_19, i32 56, i32 62

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="56" op_0_bw="63">
<![CDATA[
entry_ifconv:63 %B_V = trunc i63 %r_V_19

]]></Node>
<StgValue><ssdm name="B_V"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="49" op_0_bw="49" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:64 %B_trunc = partselect i49 @_ssdm_op_PartSelect.i49.i63.i32.i32, i63 %r_V_19, i32 7, i32 55

]]></Node>
<StgValue><ssdm name="B_trunc"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="101" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="98" op_0_bw="49">
<![CDATA[
entry_ifconv:65 %zext_ln1271 = zext i49 %B_trunc

]]></Node>
<StgValue><ssdm name="zext_ln1271"/></StgValue>
</operation>

<operation id="102" st_id="12" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="98" op_0_bw="98" op_1_bw="98">
<![CDATA[
entry_ifconv:66 %r_V_4 = mul i98 %zext_ln1271, i98 %zext_ln1271

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="103" st_id="13" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="98" op_0_bw="98" op_1_bw="98">
<![CDATA[
entry_ifconv:66 %r_V_4 = mul i98 %zext_ln1271, i98 %zext_ln1271

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="104" st_id="14" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="98" op_0_bw="98" op_1_bw="98">
<![CDATA[
entry_ifconv:66 %r_V_4 = mul i98 %zext_ln1271, i98 %zext_ln1271

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="105" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="3">
<![CDATA[
entry_ifconv:55 %cos_basis = mux i1 @_ssdm_op_Mux.ap_auto.8i1.i3, i1 0, i1 1, i1 1, i1 0, i1 0, i1 1, i1 1, i1 0, i3 %k_V_1

]]></Node>
<StgValue><ssdm name="cos_basis"/></StgValue>
</operation>

<operation id="106" st_id="15" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="98" op_0_bw="98" op_1_bw="98">
<![CDATA[
entry_ifconv:66 %r_V_4 = mul i98 %zext_ln1271, i98 %zext_ln1271

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="107" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
entry_ifconv:71 %sin_basis = xor i1 %cos_basis, i1 1

]]></Node>
<StgValue><ssdm name="sin_basis"/></StgValue>
</operation>

<operation id="108" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="1" op_2_bw="7">
<![CDATA[
entry_ifconv:72 %p_Result_22 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i1.i7, i1 %sin_basis, i7 %tmp_2

]]></Node>
<StgValue><ssdm name="p_Result_22"/></StgValue>
</operation>

<operation id="109" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="8">
<![CDATA[
entry_ifconv:73 %zext_ln541 = zext i8 %p_Result_22

]]></Node>
<StgValue><ssdm name="zext_ln541"/></StgValue>
</operation>

<operation id="110" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="52" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:78 %fourth_order_double_sin_cos_K1_V_addr = getelementptr i52 %fourth_order_double_sin_cos_K1_V, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="fourth_order_double_sin_cos_K1_V_addr"/></StgValue>
</operation>

<operation id="111" st_id="15" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="52" op_0_bw="8">
<![CDATA[
entry_ifconv:79 %fourth_order_double_sin_cos_K1_V_load = load i8 %fourth_order_double_sin_cos_K1_V_addr

]]></Node>
<StgValue><ssdm name="fourth_order_double_sin_cos_K1_V_load"/></StgValue>
</operation>

<operation id="112" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="44" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:84 %fourth_order_double_sin_cos_K2_V_addr = getelementptr i44 %fourth_order_double_sin_cos_K2_V, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="fourth_order_double_sin_cos_K2_V_addr"/></StgValue>
</operation>

<operation id="113" st_id="15" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="44" op_0_bw="8">
<![CDATA[
entry_ifconv:85 %fourth_order_double_sin_cos_K2_V_load = load i8 %fourth_order_double_sin_cos_K2_V_addr

]]></Node>
<StgValue><ssdm name="fourth_order_double_sin_cos_K2_V_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="114" st_id="16" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="98" op_0_bw="98" op_1_bw="98">
<![CDATA[
entry_ifconv:66 %r_V_4 = mul i98 %zext_ln1271, i98 %zext_ln1271

]]></Node>
<StgValue><ssdm name="r_V_4"/></StgValue>
</operation>

<operation id="115" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="49" op_0_bw="49" op_1_bw="98" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:67 %B_squared_V = partselect i49 @_ssdm_op_PartSelect.i49.i98.i32.i32, i98 %r_V_4, i32 49, i32 97

]]></Node>
<StgValue><ssdm name="B_squared_V"/></StgValue>
</operation>

<operation id="116" st_id="16" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="52" op_0_bw="8">
<![CDATA[
entry_ifconv:79 %fourth_order_double_sin_cos_K1_V_load = load i8 %fourth_order_double_sin_cos_K1_V_addr

]]></Node>
<StgValue><ssdm name="fourth_order_double_sin_cos_K1_V_load"/></StgValue>
</operation>

<operation id="117" st_id="16" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="44" op_0_bw="8">
<![CDATA[
entry_ifconv:85 %fourth_order_double_sin_cos_K2_V_load = load i8 %fourth_order_double_sin_cos_K2_V_addr

]]></Node>
<StgValue><ssdm name="fourth_order_double_sin_cos_K2_V_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="118" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="98" op_0_bw="49">
<![CDATA[
entry_ifconv:68 %zext_ln818 = zext i49 %B_squared_V

]]></Node>
<StgValue><ssdm name="zext_ln818"/></StgValue>
</operation>

<operation id="119" st_id="17" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="98" op_0_bw="98" op_1_bw="98">
<![CDATA[
entry_ifconv:69 %r_V_5 = mul i98 %zext_ln818, i98 %zext_ln1271

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="120" st_id="17" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="98" op_0_bw="98" op_1_bw="98">
<![CDATA[
entry_ifconv:70 %r_V_7 = mul i98 %zext_ln818, i98 %zext_ln818

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="121" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="108" op_0_bw="56">
<![CDATA[
entry_ifconv:77 %zext_ln1271_1 = zext i56 %B_V

]]></Node>
<StgValue><ssdm name="zext_ln1271_1"/></StgValue>
</operation>

<operation id="122" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="108" op_0_bw="52">
<![CDATA[
entry_ifconv:80 %sext_ln1273 = sext i52 %fourth_order_double_sin_cos_K1_V_load

]]></Node>
<StgValue><ssdm name="sext_ln1273"/></StgValue>
</operation>

<operation id="123" st_id="17" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="108" op_0_bw="108" op_1_bw="108">
<![CDATA[
entry_ifconv:81 %r_V_9 = mul i108 %zext_ln1271_1, i108 %sext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="124" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="93" op_0_bw="49">
<![CDATA[
entry_ifconv:83 %zext_ln1271_2 = zext i49 %B_squared_V

]]></Node>
<StgValue><ssdm name="zext_ln1271_2"/></StgValue>
</operation>

<operation id="125" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="93" op_0_bw="44">
<![CDATA[
entry_ifconv:86 %sext_ln1273_1 = sext i44 %fourth_order_double_sin_cos_K2_V_load

]]></Node>
<StgValue><ssdm name="sext_ln1273_1"/></StgValue>
</operation>

<operation id="126" st_id="17" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="93" op_0_bw="93" op_1_bw="93">
<![CDATA[
entry_ifconv:87 %r_V_10 = mul i93 %zext_ln1271_2, i93 %sext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="127" st_id="18" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="98" op_0_bw="98" op_1_bw="98">
<![CDATA[
entry_ifconv:69 %r_V_5 = mul i98 %zext_ln818, i98 %zext_ln1271

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="128" st_id="18" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="98" op_0_bw="98" op_1_bw="98">
<![CDATA[
entry_ifconv:70 %r_V_7 = mul i98 %zext_ln818, i98 %zext_ln818

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="129" st_id="18" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="108" op_0_bw="108" op_1_bw="108">
<![CDATA[
entry_ifconv:81 %r_V_9 = mul i108 %zext_ln1271_1, i108 %sext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="130" st_id="18" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="93" op_0_bw="93" op_1_bw="93">
<![CDATA[
entry_ifconv:87 %r_V_10 = mul i93 %zext_ln1271_2, i93 %sext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="131" st_id="19" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="98" op_0_bw="98" op_1_bw="98">
<![CDATA[
entry_ifconv:69 %r_V_5 = mul i98 %zext_ln818, i98 %zext_ln1271

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="132" st_id="19" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="98" op_0_bw="98" op_1_bw="98">
<![CDATA[
entry_ifconv:70 %r_V_7 = mul i98 %zext_ln818, i98 %zext_ln818

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="133" st_id="19" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="108" op_0_bw="108" op_1_bw="108">
<![CDATA[
entry_ifconv:81 %r_V_9 = mul i108 %zext_ln1271_1, i108 %sext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="134" st_id="19" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="93" op_0_bw="93" op_1_bw="93">
<![CDATA[
entry_ifconv:87 %r_V_10 = mul i93 %zext_ln1271_2, i93 %sext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="135" st_id="20" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="98" op_0_bw="98" op_1_bw="98">
<![CDATA[
entry_ifconv:69 %r_V_5 = mul i98 %zext_ln818, i98 %zext_ln1271

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="136" st_id="20" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="98" op_0_bw="98" op_1_bw="98">
<![CDATA[
entry_ifconv:70 %r_V_7 = mul i98 %zext_ln818, i98 %zext_ln818

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="137" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="59" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:74 %fourth_order_double_sin_cos_K0_V_addr = getelementptr i59 %fourth_order_double_sin_cos_K0_V, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="fourth_order_double_sin_cos_K0_V_addr"/></StgValue>
</operation>

<operation id="138" st_id="20" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="59" op_0_bw="8">
<![CDATA[
entry_ifconv:75 %fourth_order_double_sin_cos_K0_V_load = load i8 %fourth_order_double_sin_cos_K0_V_addr

]]></Node>
<StgValue><ssdm name="fourth_order_double_sin_cos_K0_V_load"/></StgValue>
</operation>

<operation id="139" st_id="20" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="108" op_0_bw="108" op_1_bw="108">
<![CDATA[
entry_ifconv:81 %r_V_9 = mul i108 %zext_ln1271_1, i108 %sext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="140" st_id="20" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="93" op_0_bw="93" op_1_bw="93">
<![CDATA[
entry_ifconv:87 %r_V_10 = mul i93 %zext_ln1271_2, i93 %sext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="141" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="33" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:91 %fourth_order_double_sin_cos_K3_V_addr = getelementptr i33 %fourth_order_double_sin_cos_K3_V, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="fourth_order_double_sin_cos_K3_V_addr"/></StgValue>
</operation>

<operation id="142" st_id="20" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="33" op_0_bw="8">
<![CDATA[
entry_ifconv:92 %fourth_order_double_sin_cos_K3_V_load = load i8 %fourth_order_double_sin_cos_K3_V_addr

]]></Node>
<StgValue><ssdm name="fourth_order_double_sin_cos_K3_V_load"/></StgValue>
</operation>

<operation id="143" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry_ifconv:97 %fourth_order_double_sin_cos_K4_V_addr = getelementptr i25 %fourth_order_double_sin_cos_K4_V, i64 0, i64 %zext_ln541

]]></Node>
<StgValue><ssdm name="fourth_order_double_sin_cos_K4_V_addr"/></StgValue>
</operation>

<operation id="144" st_id="20" stage="2" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="25" op_0_bw="8">
<![CDATA[
entry_ifconv:98 %fourth_order_double_sin_cos_K4_V_load = load i8 %fourth_order_double_sin_cos_K4_V_addr

]]></Node>
<StgValue><ssdm name="fourth_order_double_sin_cos_K4_V_load"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="145" st_id="21" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="98" op_0_bw="98" op_1_bw="98">
<![CDATA[
entry_ifconv:69 %r_V_5 = mul i98 %zext_ln818, i98 %zext_ln1271

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="146" st_id="21" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="98" op_0_bw="98" op_1_bw="98">
<![CDATA[
entry_ifconv:70 %r_V_7 = mul i98 %zext_ln818, i98 %zext_ln818

]]></Node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="147" st_id="21" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="59" op_0_bw="8">
<![CDATA[
entry_ifconv:75 %fourth_order_double_sin_cos_K0_V_load = load i8 %fourth_order_double_sin_cos_K0_V_addr

]]></Node>
<StgValue><ssdm name="fourth_order_double_sin_cos_K0_V_load"/></StgValue>
</operation>

<operation id="148" st_id="21" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="108" op_0_bw="108" op_1_bw="108">
<![CDATA[
entry_ifconv:81 %r_V_9 = mul i108 %zext_ln1271_1, i108 %sext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="149" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="56" op_0_bw="56" op_1_bw="108" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:82 %rhs_1 = partselect i56 @_ssdm_op_PartSelect.i56.i108.i32.i32, i108 %r_V_9, i32 52, i32 107

]]></Node>
<StgValue><ssdm name="rhs_1"/></StgValue>
</operation>

<operation id="150" st_id="21" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="93" op_0_bw="93" op_1_bw="93">
<![CDATA[
entry_ifconv:87 %r_V_10 = mul i93 %zext_ln1271_2, i93 %sext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="151" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="48" op_0_bw="48" op_1_bw="93" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:88 %rhs_2 = partselect i48 @_ssdm_op_PartSelect.i48.i93.i32.i32, i93 %r_V_10, i32 45, i32 92

]]></Node>
<StgValue><ssdm name="rhs_2"/></StgValue>
</operation>

<operation id="152" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="42" op_0_bw="42" op_1_bw="98" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:89 %trunc_ln1 = partselect i42 @_ssdm_op_PartSelect.i42.i98.i32.i32, i98 %r_V_5, i32 56, i32 97

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="153" st_id="21" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="33" op_0_bw="8">
<![CDATA[
entry_ifconv:92 %fourth_order_double_sin_cos_K3_V_load = load i8 %fourth_order_double_sin_cos_K3_V_addr

]]></Node>
<StgValue><ssdm name="fourth_order_double_sin_cos_K3_V_load"/></StgValue>
</operation>

<operation id="154" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="35" op_0_bw="35" op_1_bw="98" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:95 %trunc_ln1270_1 = partselect i35 @_ssdm_op_PartSelect.i35.i98.i32.i32, i98 %r_V_7, i32 63, i32 97

]]></Node>
<StgValue><ssdm name="trunc_ln1270_1"/></StgValue>
</operation>

<operation id="155" st_id="21" stage="1" lat="2">
<core>ROM_1P_LUTRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="25" op_0_bw="8">
<![CDATA[
entry_ifconv:98 %fourth_order_double_sin_cos_K4_V_load = load i8 %fourth_order_double_sin_cos_K4_V_addr

]]></Node>
<StgValue><ssdm name="fourth_order_double_sin_cos_K4_V_load"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="156" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="63" op_0_bw="63" op_1_bw="59" op_2_bw="4">
<![CDATA[
entry_ifconv:76 %t1_V = bitconcatenate i63 @_ssdm_op_BitConcatenate.i63.i59.i4, i59 %fourth_order_double_sin_cos_K0_V_load, i4 0

]]></Node>
<StgValue><ssdm name="t1_V"/></StgValue>
</operation>

<operation id="157" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="75" op_0_bw="42">
<![CDATA[
entry_ifconv:90 %zext_ln1270 = zext i42 %trunc_ln1

]]></Node>
<StgValue><ssdm name="zext_ln1270"/></StgValue>
</operation>

<operation id="158" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="75" op_0_bw="33">
<![CDATA[
entry_ifconv:93 %zext_ln1273 = zext i33 %fourth_order_double_sin_cos_K3_V_load

]]></Node>
<StgValue><ssdm name="zext_ln1273"/></StgValue>
</operation>

<operation id="159" st_id="22" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="75" op_0_bw="75" op_1_bw="75">
<![CDATA[
entry_ifconv:94 %r_V_11 = mul i75 %zext_ln1270, i75 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="160" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="60" op_0_bw="35">
<![CDATA[
entry_ifconv:96 %zext_ln1270_1 = zext i35 %trunc_ln1270_1

]]></Node>
<StgValue><ssdm name="zext_ln1270_1"/></StgValue>
</operation>

<operation id="161" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="60" op_0_bw="25">
<![CDATA[
entry_ifconv:99 %zext_ln1273_1 = zext i25 %fourth_order_double_sin_cos_K4_V_load

]]></Node>
<StgValue><ssdm name="zext_ln1273_1"/></StgValue>
</operation>

<operation id="162" st_id="22" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry_ifconv:100 %r_V_12 = mul i60 %zext_ln1270_1, i60 %zext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="163" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="63">
<![CDATA[
entry_ifconv:102 %sext_ln813 = sext i63 %t1_V

]]></Node>
<StgValue><ssdm name="sext_ln813"/></StgValue>
</operation>

<operation id="164" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="64" op_0_bw="56">
<![CDATA[
entry_ifconv:103 %sext_ln813_1 = sext i56 %rhs_1

]]></Node>
<StgValue><ssdm name="sext_ln813_1"/></StgValue>
</operation>

<operation id="165" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:104 %ret_V_6 = add i64 %sext_ln813, i64 %sext_ln813_1

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="166" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="48">
<![CDATA[
entry_ifconv:105 %sext_ln1347 = sext i48 %rhs_2

]]></Node>
<StgValue><ssdm name="sext_ln1347"/></StgValue>
</operation>

<operation id="167" st_id="22" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:106 %ret_V_7 = add i64 %ret_V_6, i64 %sext_ln1347

]]></Node>
<StgValue><ssdm name="ret_V_7"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="168" st_id="23" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="75" op_0_bw="75" op_1_bw="75">
<![CDATA[
entry_ifconv:94 %r_V_11 = mul i75 %zext_ln1270, i75 %zext_ln1273

]]></Node>
<StgValue><ssdm name="r_V_11"/></StgValue>
</operation>

<operation id="169" st_id="23" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="60" op_0_bw="60" op_1_bw="60">
<![CDATA[
entry_ifconv:100 %r_V_12 = mul i60 %zext_ln1270_1, i60 %zext_ln1273_1

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="170" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="29" op_0_bw="29" op_1_bw="60" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:101 %rhs_4 = partselect i29 @_ssdm_op_PartSelect.i29.i60.i32.i32, i60 %r_V_12, i32 31, i32 59

]]></Node>
<StgValue><ssdm name="rhs_4"/></StgValue>
</operation>

<operation id="171" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="37" op_0_bw="37" op_1_bw="75" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:107 %trunc_ln2 = partselect i37 @_ssdm_op_PartSelect.i37.i75.i32.i32, i75 %r_V_11, i32 38, i32 74

]]></Node>
<StgValue><ssdm name="trunc_ln2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="172" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="63" op_0_bw="1" op_1_bw="63" op_2_bw="63">
<![CDATA[
entry_ifconv:56 %Mx_V_2 = select i1 %cos_basis, i63 9223372036854775807, i63 %Mx_V

]]></Node>
<StgValue><ssdm name="Mx_V_2"/></StgValue>
</operation>

<operation id="173" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="37">
<![CDATA[
entry_ifconv:108 %zext_ln1347 = zext i37 %trunc_ln2

]]></Node>
<StgValue><ssdm name="zext_ln1347"/></StgValue>
</operation>

<operation id="174" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:109 %ret_V_8 = add i64 %ret_V_7, i64 %zext_ln1347

]]></Node>
<StgValue><ssdm name="ret_V_8"/></StgValue>
</operation>

<operation id="175" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="29">
<![CDATA[
entry_ifconv:110 %zext_ln1347_1 = zext i29 %rhs_4

]]></Node>
<StgValue><ssdm name="zext_ln1347_1"/></StgValue>
</operation>

<operation id="176" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry_ifconv:111 %ret_V = add i64 %ret_V_8, i64 %zext_ln1347_1

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="177" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="126" op_0_bw="63">
<![CDATA[
entry_ifconv:112 %zext_ln1270_2 = zext i63 %Mx_V_2

]]></Node>
<StgValue><ssdm name="zext_ln1270_2"/></StgValue>
</operation>

<operation id="178" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="126" op_0_bw="64">
<![CDATA[
entry_ifconv:113 %sext_ln1273_2 = sext i64 %ret_V

]]></Node>
<StgValue><ssdm name="sext_ln1273_2"/></StgValue>
</operation>

<operation id="179" st_id="25" stage="5" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="126" op_0_bw="126" op_1_bw="126">
<![CDATA[
entry_ifconv:114 %r_V_14 = mul i126 %sext_ln1273_2, i126 %zext_ln1270_2

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="180" st_id="26" stage="4" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="126" op_0_bw="126" op_1_bw="126">
<![CDATA[
entry_ifconv:114 %r_V_14 = mul i126 %sext_ln1273_2, i126 %zext_ln1270_2

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="181" st_id="27" stage="3" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="126" op_0_bw="126" op_1_bw="126">
<![CDATA[
entry_ifconv:114 %r_V_14 = mul i126 %sext_ln1273_2, i126 %zext_ln1270_2

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="182" st_id="28" stage="2" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="126" op_0_bw="126" op_1_bw="126">
<![CDATA[
entry_ifconv:114 %r_V_14 = mul i126 %sext_ln1273_2, i126 %zext_ln1270_2

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="183" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="59" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:57 %specmemcore_ln16 = specmemcore void @_ssdm_op_SpecMemCore, i59 %fourth_order_double_sin_cos_K0_V, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln16"/></StgValue>
</operation>

<operation id="184" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="52" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:58 %specmemcore_ln17 = specmemcore void @_ssdm_op_SpecMemCore, i52 %fourth_order_double_sin_cos_K1_V, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln17"/></StgValue>
</operation>

<operation id="185" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="44" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:59 %specmemcore_ln18 = specmemcore void @_ssdm_op_SpecMemCore, i44 %fourth_order_double_sin_cos_K2_V, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln18"/></StgValue>
</operation>

<operation id="186" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:60 %specmemcore_ln19 = specmemcore void @_ssdm_op_SpecMemCore, i33 %fourth_order_double_sin_cos_K3_V, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln19"/></StgValue>
</operation>

<operation id="187" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry_ifconv:61 %specmemcore_ln20 = specmemcore void @_ssdm_op_SpecMemCore, i25 %fourth_order_double_sin_cos_K4_V, i64 666, i64 34, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln20"/></StgValue>
</operation>

<operation id="188" st_id="29" stage="1" lat="5">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="126" op_0_bw="126" op_1_bw="126">
<![CDATA[
entry_ifconv:114 %r_V_14 = mul i126 %sext_ln1273_2, i126 %zext_ln1270_2

]]></Node>
<StgValue><ssdm name="r_V_14"/></StgValue>
</operation>

<operation id="189" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="63" op_0_bw="63" op_1_bw="126" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry_ifconv:115 %result_V = partselect i63 @_ssdm_op_PartSelect.i63.i126.i32.i32, i126 %r_V_14, i32 63, i32 125

]]></Node>
<StgValue><ssdm name="result_V"/></StgValue>
</operation>

<operation id="190" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
entry_ifconv:117 %br_ln430 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln430"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="191" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc.i:0 %i_2 = load i2 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="192" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.i:1 %icmp_ln430 = icmp_eq  i2 %i_2, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln430"/></StgValue>
</operation>

<operation id="193" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="194" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc.i:3 %i_5 = add i2 %i_2, i2 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="195" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:4 %br_ln430 = br i1 %icmp_ln430, void %for.inc.i.split, void %for.end.i

]]></Node>
<StgValue><ssdm name="br_ln430"/></StgValue>
</operation>

<operation id="196" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="6" op_1_bw="2" op_2_bw="4">
<![CDATA[
for.inc.i.split:0 %shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i2.i4, i2 %i_2, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="197" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i.split:1 %sub_ln433 = sub i6 47, i6 %shl_ln

]]></Node>
<StgValue><ssdm name="sub_ln433"/></StgValue>
</operation>

<operation id="198" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i.split:2 %sub_ln594 = sub i6 62, i6 %shl_ln

]]></Node>
<StgValue><ssdm name="sub_ln594"/></StgValue>
</operation>

<operation id="199" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="3" op_0_bw="32">
<![CDATA[
for.end.i:0 %i_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="200" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32">
<![CDATA[
for.end.i:1 %c_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="c_3"/></StgValue>
</operation>

<operation id="201" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="32">
<![CDATA[
for.end.i:2 %c_3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="c_3_1"/></StgValue>
</operation>

<operation id="202" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32">
<![CDATA[
for.end.i:3 %c_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="c_3_2"/></StgValue>
</operation>

<operation id="203" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="32">
<![CDATA[
for.end.i:4 %c_3_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="c_3_3"/></StgValue>
</operation>

<operation id="204" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.end.i:5 %Ex_V_4 = select i1 %cos_basis, i11 0, i11 %Ex_V_3

]]></Node>
<StgValue><ssdm name="Ex_V_4"/></StgValue>
</operation>

<operation id="205" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="15" op_0_bw="15" op_1_bw="126" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end.i:6 %tmp_5 = partselect i15 @_ssdm_op_PartSelect.i15.i126.i32.i32, i126 %r_V_14, i32 63, i32 77

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="206" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="15" op_2_bw="17">
<![CDATA[
for.end.i:7 %p_Result_24 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i15.i17, i15 %tmp_5, i17 65536

]]></Node>
<StgValue><ssdm name="p_Result_24"/></StgValue>
</operation>

<operation id="207" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.end.i:8 %store_ln443 = store i3 0, i3 %i_1

]]></Node>
<StgValue><ssdm name="store_ln443"/></StgValue>
</operation>

<operation id="208" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln430" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
for.end.i:9 %br_ln443 = br void %for.inc43.i

]]></Node>
<StgValue><ssdm name="br_ln443"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="209" st_id="31" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i.split:3 %icmp_ln594 = icmp_ugt  i6 %sub_ln433, i6 %sub_ln594

]]></Node>
<StgValue><ssdm name="icmp_ln594"/></StgValue>
</operation>

<operation id="210" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="63" op_0_bw="63" op_1_bw="126" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.i.split:4 %tmp_6 = partselect i63 @_ssdm_op_PartSelect.i63.i126.i32.i32, i126 %r_V_14, i32 125, i32 63

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="211" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i.split:5 %sub_ln594_1 = sub i6 %sub_ln433, i6 %sub_ln594

]]></Node>
<StgValue><ssdm name="sub_ln594_1"/></StgValue>
</operation>

<operation id="212" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i.split:6 %sub_ln594_2 = sub i6 62, i6 %sub_ln433

]]></Node>
<StgValue><ssdm name="sub_ln594_2"/></StgValue>
</operation>

<operation id="213" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i.split:7 %sub_ln594_3 = sub i6 %sub_ln594, i6 %sub_ln433

]]></Node>
<StgValue><ssdm name="sub_ln594_3"/></StgValue>
</operation>

<operation id="214" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc.i.split:8 %select_ln594 = select i1 %icmp_ln594, i6 %sub_ln594_1, i6 %sub_ln594_3

]]></Node>
<StgValue><ssdm name="select_ln594"/></StgValue>
</operation>

<operation id="215" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="63" op_0_bw="1" op_1_bw="63" op_2_bw="63">
<![CDATA[
for.inc.i.split:9 %select_ln594_1 = select i1 %icmp_ln594, i63 %tmp_6, i63 %result_V

]]></Node>
<StgValue><ssdm name="select_ln594_1"/></StgValue>
</operation>

<operation id="216" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc.i.split:10 %select_ln594_2 = select i1 %icmp_ln594, i6 %sub_ln594_2, i6 %sub_ln433

]]></Node>
<StgValue><ssdm name="select_ln594_2"/></StgValue>
</operation>

<operation id="217" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc.i.split:11 %sub_ln594_4 = sub i6 62, i6 %select_ln594

]]></Node>
<StgValue><ssdm name="sub_ln594_4"/></StgValue>
</operation>

<operation id="218" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="63" op_0_bw="6">
<![CDATA[
for.inc.i.split:12 %zext_ln594 = zext i6 %select_ln594_2

]]></Node>
<StgValue><ssdm name="zext_ln594"/></StgValue>
</operation>

<operation id="219" st_id="31" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.i.split:14 %lshr_ln594 = lshr i63 %select_ln594_1, i63 %zext_ln594

]]></Node>
<StgValue><ssdm name="lshr_ln594"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="220" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="63" op_0_bw="6">
<![CDATA[
for.inc.i.split:13 %zext_ln594_1 = zext i6 %sub_ln594_4

]]></Node>
<StgValue><ssdm name="zext_ln594_1"/></StgValue>
</operation>

<operation id="221" st_id="32" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.i.split:15 %lshr_ln594_1 = lshr i63 9223372036854775807, i63 %zext_ln594_1

]]></Node>
<StgValue><ssdm name="lshr_ln594_1"/></StgValue>
</operation>

<operation id="222" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.inc.i.split:16 %p_Result_23 = and i63 %lshr_ln594, i63 %lshr_ln594_1

]]></Node>
<StgValue><ssdm name="p_Result_23"/></StgValue>
</operation>

<operation id="223" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="63">
<![CDATA[
for.inc.i.split:17 %trunc_ln368 = trunc i63 %p_Result_23

]]></Node>
<StgValue><ssdm name="trunc_ln368"/></StgValue>
</operation>

<operation id="224" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="16">
<![CDATA[
for.inc.i.split:18 %out_bits_V_0 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i16, i16 %trunc_ln368, i16 32768

]]></Node>
<StgValue><ssdm name="out_bits_V_0"/></StgValue>
</operation>

<operation id="225" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
for.inc.i.split:19 %switch_ln804 = switch i2 %i_2, void %branch2, i2 0, void %for.inc.i.split.for.inc.i.split15_crit_edge, i2 1, void %branch1

]]></Node>
<StgValue><ssdm name="switch_ln804"/></StgValue>
</operation>

<operation id="226" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch1:0 %store_ln804 = store i32 %out_bits_V_0, i32 %out_bits_V_2_1

]]></Node>
<StgValue><ssdm name="store_ln804"/></StgValue>
</operation>

<operation id="227" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln804 = br void %for.inc.i.split15

]]></Node>
<StgValue><ssdm name="br_ln804"/></StgValue>
</operation>

<operation id="228" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.i.split.for.inc.i.split15_crit_edge:0 %store_ln804 = store i32 %out_bits_V_0, i32 %out_bits_V_2

]]></Node>
<StgValue><ssdm name="store_ln804"/></StgValue>
</operation>

<operation id="229" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split.for.inc.i.split15_crit_edge:1 %br_ln804 = br void %for.inc.i.split15

]]></Node>
<StgValue><ssdm name="br_ln804"/></StgValue>
</operation>

<operation id="230" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="!0"/>
<literal name="i_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch2:0 %store_ln804 = store i32 %out_bits_V_0, i32 %out_bits_V_2_2

]]></Node>
<StgValue><ssdm name="store_ln804"/></StgValue>
</operation>

<operation id="231" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="i_2" val="!0"/>
<literal name="i_2" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln804 = br void %for.inc.i.split15

]]></Node>
<StgValue><ssdm name="br_ln804"/></StgValue>
</operation>

<operation id="232" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.split15:0 %store_ln430 = store i2 %i_5, i2 %i

]]></Node>
<StgValue><ssdm name="store_ln430"/></StgValue>
</operation>

<operation id="233" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.split15:1 %br_ln430 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln430"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="234" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc43.i:0 %i_4 = load i3 %i_1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="235" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc43.i:1 %icmp_ln443 = icmp_eq  i3 %i_4, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln443"/></StgValue>
</operation>

<operation id="236" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc43.i:2 %empty_67 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="237" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc43.i:3 %add_ln443 = add i3 %i_4, i3 1

]]></Node>
<StgValue><ssdm name="add_ln443"/></StgValue>
</operation>

<operation id="238" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc43.i:4 %br_ln443 = br i1 %icmp_ln443, void %for.inc43.i.split, void %for.end45.i

]]></Node>
<StgValue><ssdm name="br_ln443"/></StgValue>
</operation>

<operation id="239" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32">
<![CDATA[
for.inc43.i.split:0 %out_bits_V_2_load = load i32 %out_bits_V_2

]]></Node>
<StgValue><ssdm name="out_bits_V_2_load"/></StgValue>
</operation>

<operation id="240" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32">
<![CDATA[
for.inc43.i.split:1 %out_bits_V_2_1_load = load i32 %out_bits_V_2_1

]]></Node>
<StgValue><ssdm name="out_bits_V_2_1_load"/></StgValue>
</operation>

<operation id="241" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32">
<![CDATA[
for.inc43.i.split:2 %out_bits_V_2_2_load = load i32 %out_bits_V_2_2

]]></Node>
<StgValue><ssdm name="out_bits_V_2_2_load"/></StgValue>
</operation>

<operation id="242" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="2" op_0_bw="3">
<![CDATA[
for.inc43.i.split:3 %trunc_ln553 = trunc i3 %i_4

]]></Node>
<StgValue><ssdm name="trunc_ln553"/></StgValue>
</operation>

<operation id="243" st_id="33" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc43.i.split:4 %p_Val2_10 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %out_bits_V_2_load, i32 %out_bits_V_2_1_load, i32 %out_bits_V_2_2_load, i32 %p_Result_24, i2 %trunc_ln553

]]></Node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="244" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc43.i.split:5 %p_Result_25 = partselect i32 @llvm.part.select.i32, i32 %p_Val2_10, i32 31, i32 0

]]></Node>
<StgValue><ssdm name="p_Result_25"/></StgValue>
</operation>

<operation id="245" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
for.inc43.i.split:6 %c_0 = cttz i32 @llvm.cttz.i32, i32 %p_Result_25, i1 1

]]></Node>
<StgValue><ssdm name="c_0"/></StgValue>
</operation>

<operation id="246" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc43.i.split:7 %switch_ln444 = switch i2 %trunc_ln553, void %branch7, i2 0, void %for.inc43.i.split.for.inc43.i.split25_crit_edge, i2 1, void %branch5, i2 2, void %branch6

]]></Node>
<StgValue><ssdm name="switch_ln444"/></StgValue>
</operation>

<operation id="247" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
<literal name="trunc_ln553" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch6:0 %store_ln444 = store i32 %c_0, i32 %c_3_3

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="248" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
<literal name="trunc_ln553" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln444 = br void %for.inc43.i.split25

]]></Node>
<StgValue><ssdm name="br_ln444"/></StgValue>
</operation>

<operation id="249" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
<literal name="trunc_ln553" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch5:0 %store_ln444 = store i32 %c_0, i32 %c_3_2

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="250" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
<literal name="trunc_ln553" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln444 = br void %for.inc43.i.split25

]]></Node>
<StgValue><ssdm name="br_ln444"/></StgValue>
</operation>

<operation id="251" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
<literal name="trunc_ln553" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc43.i.split.for.inc43.i.split25_crit_edge:0 %store_ln444 = store i32 %c_0, i32 %c_3_1

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="252" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
<literal name="trunc_ln553" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
for.inc43.i.split.for.inc43.i.split25_crit_edge:1 %br_ln444 = br void %for.inc43.i.split25

]]></Node>
<StgValue><ssdm name="br_ln444"/></StgValue>
</operation>

<operation id="253" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
<literal name="trunc_ln553" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
branch7:0 %store_ln444 = store i32 %c_0, i32 %c_3

]]></Node>
<StgValue><ssdm name="store_ln444"/></StgValue>
</operation>

<operation id="254" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
<literal name="trunc_ln553" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln444 = br void %for.inc43.i.split25

]]></Node>
<StgValue><ssdm name="br_ln444"/></StgValue>
</operation>

<operation id="255" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc43.i.split25:0 %store_ln443 = store i3 %add_ln443, i3 %i_1

]]></Node>
<StgValue><ssdm name="store_ln443"/></StgValue>
</operation>

<operation id="256" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
for.inc43.i.split25:1 %br_ln443 = br void %for.inc43.i

]]></Node>
<StgValue><ssdm name="br_ln443"/></StgValue>
</operation>

<operation id="257" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="3" op_0_bw="32">
<![CDATA[
for.end45.i:0 %i_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="258" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="63" op_0_bw="32">
<![CDATA[
for.end45.i:1 %in_shift_V = alloca i32 1

]]></Node>
<StgValue><ssdm name="in_shift_V"/></StgValue>
</operation>

<operation id="259" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32">
<![CDATA[
for.end45.i:2 %shift = alloca i32 1

]]></Node>
<StgValue><ssdm name="shift"/></StgValue>
</operation>

<operation id="260" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="11">
<![CDATA[
for.end45.i:3 %sext_ln186 = sext i11 %Ex_V_4

]]></Node>
<StgValue><ssdm name="sext_ln186"/></StgValue>
</operation>

<operation id="261" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end45.i:4 %store_ln450 = store i32 0, i32 %shift

]]></Node>
<StgValue><ssdm name="store_ln450"/></StgValue>
</operation>

<operation id="262" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.end45.i:5 %store_ln450 = store i63 %result_V, i63 %in_shift_V

]]></Node>
<StgValue><ssdm name="store_ln450"/></StgValue>
</operation>

<operation id="263" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.end45.i:6 %store_ln450 = store i3 0, i3 %i_3

]]></Node>
<StgValue><ssdm name="store_ln450"/></StgValue>
</operation>

<operation id="264" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln443" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
for.end45.i:7 %br_ln450 = br void %for.body50.i

]]></Node>
<StgValue><ssdm name="br_ln450"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="265" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.body50.i:0 %i_6 = load i3 %i_3

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="266" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="63" op_0_bw="63" op_1_bw="0">
<![CDATA[
for.body50.i:1 %in_shift_V_2 = load i63 %in_shift_V

]]></Node>
<StgValue><ssdm name="in_shift_V_2"/></StgValue>
</operation>

<operation id="267" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body50.i:2 %shift_2 = load i32 %shift

]]></Node>
<StgValue><ssdm name="shift_2"/></StgValue>
</operation>

<operation id="268" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body50.i:3 %icmp_ln450 = icmp_eq  i3 %i_6, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln450"/></StgValue>
</operation>

<operation id="269" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body50.i:4 %empty_68 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 4, i64 2

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="270" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.body50.i:5 %add_ln450 = add i3 %i_6, i3 1

]]></Node>
<StgValue><ssdm name="add_ln450"/></StgValue>
</operation>

<operation id="271" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body50.i:6 %br_ln450 = br i1 %icmp_ln450, void %for.body50.i.split, void %for.end62.i_ifconv

]]></Node>
<StgValue><ssdm name="br_ln450"/></StgValue>
</operation>

<operation id="272" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32">
<![CDATA[
for.body50.i.split:0 %c_3_load = load i32 %c_3

]]></Node>
<StgValue><ssdm name="c_3_load"/></StgValue>
</operation>

<operation id="273" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32">
<![CDATA[
for.body50.i.split:1 %c_3_1_load = load i32 %c_3_1

]]></Node>
<StgValue><ssdm name="c_3_1_load"/></StgValue>
</operation>

<operation id="274" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32">
<![CDATA[
for.body50.i.split:2 %c_3_2_load = load i32 %c_3_2

]]></Node>
<StgValue><ssdm name="c_3_2_load"/></StgValue>
</operation>

<operation id="275" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32">
<![CDATA[
for.body50.i.split:3 %c_3_3_load = load i32 %c_3_3

]]></Node>
<StgValue><ssdm name="c_3_3_load"/></StgValue>
</operation>

<operation id="276" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="2" op_0_bw="3">
<![CDATA[
for.body50.i.split:4 %trunc_ln451 = trunc i3 %i_6

]]></Node>
<StgValue><ssdm name="trunc_ln451"/></StgValue>
</operation>

<operation id="277" st_id="34" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.body50.i.split:5 %sh_assign_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %c_3_1_load, i32 %c_3_2_load, i32 %c_3_3_load, i32 %c_3_load, i2 %trunc_ln451

]]></Node>
<StgValue><ssdm name="sh_assign_2"/></StgValue>
</operation>

<operation id="278" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body50.i.split:7 %isNeg_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sh_assign_2, i32 31

]]></Node>
<StgValue><ssdm name="isNeg_1"/></StgValue>
</operation>

<operation id="279" st_id="34" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body50.i.split:8 %sub_ln1512_1 = sub i32 0, i32 %sh_assign_2

]]></Node>
<StgValue><ssdm name="sub_ln1512_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="280" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body50.i.split:6 %shift_3 = add i32 %sh_assign_2, i32 %shift_2

]]></Node>
<StgValue><ssdm name="shift_3"/></StgValue>
</operation>

<operation id="281" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body50.i.split:9 %ush_1 = select i1 %isNeg_1, i32 %sub_ln1512_1, i32 %sh_assign_2

]]></Node>
<StgValue><ssdm name="ush_1"/></StgValue>
</operation>

<operation id="282" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="63" op_0_bw="32">
<![CDATA[
for.body50.i.split:10 %zext_ln1488_1 = zext i32 %ush_1

]]></Node>
<StgValue><ssdm name="zext_ln1488_1"/></StgValue>
</operation>

<operation id="283" st_id="35" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
<literal name="isNeg_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.body50.i.split:11 %r_V_15 = ashr i63 %in_shift_V_2, i63 %zext_ln1488_1

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="284" st_id="35" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
<literal name="isNeg_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.body50.i.split:12 %r_V_16 = shl i63 %in_shift_V_2, i63 %zext_ln1488_1

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="285" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="63" op_0_bw="1" op_1_bw="63" op_2_bw="63">
<![CDATA[
for.body50.i.split:13 %r_V_20 = select i1 %isNeg_1, i63 %r_V_15, i63 %r_V_16

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>

<operation id="286" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body50.i.split:14 %icmp_ln453 = icmp_eq  i32 %sh_assign_2, i32 16

]]></Node>
<StgValue><ssdm name="icmp_ln453"/></StgValue>
</operation>

<operation id="287" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body50.i.split:15 %br_ln453 = br i1 %icmp_ln453, void %for.end62.i_ifconv, void %for.inc60.i

]]></Node>
<StgValue><ssdm name="br_ln453"/></StgValue>
</operation>

<operation id="288" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
<literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc60.i:0 %store_ln450 = store i32 %shift_3, i32 %shift

]]></Node>
<StgValue><ssdm name="store_ln450"/></StgValue>
</operation>

<operation id="289" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
<literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="63" op_1_bw="63" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc60.i:1 %store_ln450 = store i63 %r_V_20, i63 %in_shift_V

]]></Node>
<StgValue><ssdm name="store_ln450"/></StgValue>
</operation>

<operation id="290" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
<literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc60.i:2 %store_ln450 = store i3 %add_ln450, i3 %i_3

]]></Node>
<StgValue><ssdm name="store_ln450"/></StgValue>
</operation>

<operation id="291" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln450" val="0"/>
<literal name="icmp_ln453" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0">
<![CDATA[
for.inc60.i:3 %br_ln450 = br void %for.body50.i

]]></Node>
<StgValue><ssdm name="br_ln450"/></StgValue>
</operation>

<operation id="292" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="63" op_1_bw="63">
<![CDATA[
for.end62.i_ifconv:6 %icmp_ln1653 = icmp_eq  i63 %result_V, i63 0

]]></Node>
<StgValue><ssdm name="icmp_ln1653"/></StgValue>
</operation>

<operation id="293" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="4" op_0_bw="4" op_1_bw="1" op_2_bw="3">
<![CDATA[
for.end62.i_ifconv:10 %p_Result_26 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %p_Result_17, i3 %k_V_1

]]></Node>
<StgValue><ssdm name="p_Result_26"/></StgValue>
</operation>

<operation id="294" st_id="35" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
<literal name="cos_basis" val="1"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
<literal name="cos_basis" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
for.end62.i_ifconv:11 %tmp_8 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 0, i1 0, i1 0, i1 1, i1 1, i1 1, i1 1, i1 0, i1 0, i1 1, i1 1, i1 1, i1 1, i1 0, i1 0, i1 0, i4 %p_Result_26

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="295" st_id="35" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
<literal name="cos_basis" val="0"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
<literal name="cos_basis" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1" op_15_bw="1" op_16_bw="1" op_17_bw="4">
<![CDATA[
for.end62.i_ifconv:12 %tmp_9 = mux i1 @_ssdm_op_Mux.ap_auto.16i1.i4, i1 0, i1 0, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 1, i1 0, i1 1, i1 0, i1 0, i4 %p_Result_26

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="296" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end62.i_ifconv:13 %results_sign_V = select i1 %cos_basis, i1 %tmp_8, i1 %tmp_9

]]></Node>
<StgValue><ssdm name="results_sign_V"/></StgValue>
</operation>

<operation id="297" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.end62.i_ifconv:14 %icmp_ln1019 = icmp_eq  i11 %din_exp_V, i11 0

]]></Node>
<StgValue><ssdm name="icmp_ln1019"/></StgValue>
</operation>

<operation id="298" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="1" op_0_bw="52" op_1_bw="52">
<![CDATA[
for.end62.i_ifconv:15 %icmp_ln1019_1 = icmp_eq  i52 %din_sig_V, i52 0

]]></Node>
<StgValue><ssdm name="icmp_ln1019_1"/></StgValue>
</operation>

<operation id="299" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end62.i_ifconv:16 %and_ln300 = and i1 %icmp_ln1019, i1 %icmp_ln1019_1

]]></Node>
<StgValue><ssdm name="and_ln300"/></StgValue>
</operation>

<operation id="300" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.end62.i_ifconv:17 %icmp_ln1019_2 = icmp_eq  i11 %din_exp_V, i11 2047

]]></Node>
<StgValue><ssdm name="icmp_ln1019_2"/></StgValue>
</operation>

<operation id="301" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end62.i_ifconv:18 %xor_ln311 = xor i1 %icmp_ln1019_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln311"/></StgValue>
</operation>

<operation id="302" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end62.i_ifconv:19 %results_sign_V_1 = and i1 %results_sign_V, i1 %xor_ln311

]]></Node>
<StgValue><ssdm name="results_sign_V_1"/></StgValue>
</operation>

<operation id="303" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.end62.i_ifconv:20 %results_sign_V_2 = select i1 %and_ln300, i1 %p_Result_17, i1 %results_sign_V_1

]]></Node>
<StgValue><ssdm name="results_sign_V_2"/></StgValue>
</operation>

<operation id="304" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end62.i_ifconv:21 %and_ln300_1 = and i1 %icmp_ln1019, i1 %icmp_ln1019_1

]]></Node>
<StgValue><ssdm name="and_ln300_1"/></StgValue>
</operation>

<operation id="305" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end62.i_ifconv:22 %xor_ln300 = xor i1 %and_ln300_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln300"/></StgValue>
</operation>

<operation id="306" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln453" val="0"/>
</and_exp><and_exp><literal name="icmp_ln450" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end62.i_ifconv:24 %or_ln300 = or i1 %and_ln300, i1 %icmp_ln1019_2

]]></Node>
<StgValue><ssdm name="or_ln300"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="307" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.end62.i_ifconv:0 %add_i285_lcssa = phi i32 %shift_2, void %for.body50.i, i32 %shift_3, void %for.body50.i.split

]]></Node>
<StgValue><ssdm name="add_i285_lcssa"/></StgValue>
</operation>

<operation id="308" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="63" op_0_bw="63" op_1_bw="0" op_2_bw="63" op_3_bw="0">
<![CDATA[
for.end62.i_ifconv:1 %p_Result_30_in_in = phi i63 %in_shift_V_2, void %for.body50.i, i63 %r_V_20, void %for.body50.i.split

]]></Node>
<StgValue><ssdm name="p_Result_30_in_in"/></StgValue>
</operation>

<operation id="309" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.end62.i_ifconv:2 %add_ln461 = add i12 %sext_ln186, i12 1023

]]></Node>
<StgValue><ssdm name="add_ln461"/></StgValue>
</operation>

<operation id="310" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="12">
<![CDATA[
for.end62.i_ifconv:3 %sext_ln461 = sext i12 %add_ln461

]]></Node>
<StgValue><ssdm name="sext_ln461"/></StgValue>
</operation>

<operation id="311" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.end62.i_ifconv:4 %newexp = sub i32 %sext_ln461, i32 %add_i285_lcssa

]]></Node>
<StgValue><ssdm name="newexp"/></StgValue>
</operation>

<operation id="312" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end62.i_ifconv:5 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %newexp, i32 31

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="313" st_id="36" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.end62.i_ifconv:7 %or_ln462 = or i1 %tmp_10, i1 %icmp_ln1653

]]></Node>
<StgValue><ssdm name="or_ln462"/></StgValue>
</operation>

<operation id="314" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="52" op_0_bw="52" op_1_bw="63" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.end62.i_ifconv:8 %phitmp8 = partselect i52 @_ssdm_op_PartSelect.i52.i63.i32.i32, i63 %p_Result_30_in_in, i32 10, i32 61

]]></Node>
<StgValue><ssdm name="phitmp8"/></StgValue>
</operation>

<operation id="315" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="11" op_0_bw="32">
<![CDATA[
for.end62.i_ifconv:9 %empty_69 = trunc i32 %newexp

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="316" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.end62.i_ifconv:23 %select_ln300_2 = select i1 %xor_ln300, i11 2047, i11 0

]]></Node>
<StgValue><ssdm name="select_ln300_2"/></StgValue>
</operation>

<operation id="317" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.end62.i_ifconv:25 %select_ln300_1 = select i1 %or_ln462, i11 0, i11 %empty_69

]]></Node>
<StgValue><ssdm name="select_ln300_1"/></StgValue>
</operation>

<operation id="318" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
for.end62.i_ifconv:26 %results_exp_V = select i1 %or_ln300, i11 %select_ln300_2, i11 %select_ln300_1

]]></Node>
<StgValue><ssdm name="results_exp_V"/></StgValue>
</operation>

<operation id="319" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
for.end62.i_ifconv:27 %select_ln300_5 = select i1 %xor_ln300, i52 4503599627370495, i52 0

]]></Node>
<StgValue><ssdm name="select_ln300_5"/></StgValue>
</operation>

<operation id="320" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
for.end62.i_ifconv:28 %select_ln300_3 = select i1 %or_ln462, i52 0, i52 %phitmp8

]]></Node>
<StgValue><ssdm name="select_ln300_3"/></StgValue>
</operation>

<operation id="321" st_id="36" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="52" op_0_bw="1" op_1_bw="52" op_2_bw="52">
<![CDATA[
for.end62.i_ifconv:29 %results_sig_V = select i1 %or_ln300, i52 %select_ln300_5, i52 %select_ln300_3

]]></Node>
<StgValue><ssdm name="results_sig_V"/></StgValue>
</operation>

<operation id="322" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="11" op_3_bw="52">
<![CDATA[
for.end62.i_ifconv:30 %p_Result_27 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52, i1 %results_sign_V_2, i11 %results_exp_V, i52 %results_sig_V

]]></Node>
<StgValue><ssdm name="p_Result_27"/></StgValue>
</operation>

<operation id="323" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64">
<![CDATA[
for.end62.i_ifconv:31 %bitcast_ln526 = bitcast i64 %p_Result_27

]]></Node>
<StgValue><ssdm name="bitcast_ln526"/></StgValue>
</operation>

<operation id="324" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="64">
<![CDATA[
for.end62.i_ifconv:32 %ret_ln316 = ret i64 %bitcast_ln526

]]></Node>
<StgValue><ssdm name="ret_ln316"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
