-1801
-above
-active
-add
-add_delay
-add_dummy_nets
-align_to_shape_end
-all
-all_inputs
-all_outputs
-all_vias
-all_violators
-analysis_style
-analysis_type
-anchor
-append
-application
-area
-as_user_default
-async
-asynchronous
-attribute
-attributes
-auto_map_names
-autofix
-balance_points
-below
-borderwidth
-boundary
-buffer_constants
-bus_name_notations
-cap
-capacitance
-capture_procedure
-cell
-cell_check
-cell_delay
-cell_power
-check
-check_slack_consistency
-class
-classes
-clock
-clock_derate
-clock_domains
-clock_fall
-clock_gating_hold
-clock_gating_init_cycles
-clock_gating_setup
-clock_mixing
-clock_network
-clock_path
-clock_pins
-clock_tree
-clocks
-combinational
-command_group
-compress
-compressed
-consider_for_balancing
-context
-control_point
-control_signal
-coordinate
-corners
-coupling_capacitance_factor
-coupling_factor
-create_extract_setup_domain
-create_twf_setup_domain
-cross
-crosstalk_delta
-cycle_color
-data
-data_path
-data_pins
-default_value
-define
-define_args
-delay
-delay_offset
-delay_type
-derate
-design
-design_list
-early
-echo
-edge_triggered
-enable_fast_analysis
-enable_propagation
-enabled_arcs_only
-endpoint
-endpoints_only
-equal_ports_nets
-exact
-exclude
-exclude_untested
-f
-fall
-fall_from
-fall_to
-feature
-file
-filler_cell_names
-filter
-flat
-flatten_multi_dimension_busses
-folder
-format
-from
-full
-gate_clock
-ground_capacitance_factor
-group
-height
-hier_separator
-hierarchical
-hierarchical_separators
-hierarchy
-high
-high_resolution
-hold
-hold_margin
-icc2
-ignore_arrival
-image
-include
-include_clock_gating_network
-incr
-increasing
-incremental
-incremental_mapping
-index
-info
-inline
-input
-input_pins
-input_port_nets
-input_transition_fall
-input_transition_rise
-instance
-integer
-internal
-is_fixed
-keep_capacitive_coupling
-late
-layers
-leaf
-level
-levels
-lib
-lib_cell
-library
-list_not_annotated
-log_file
-logical
-low
-map_effort
-master_clock
-max
-max_capacitance
-max_core
-max_cores
-max_delay
-max_fanout
-max_nets
-max_paths
-max_routing_layer
-max_tluplus
-max_transition
-methods
-mim_group
-min
-min_delay
-min_routing_layer
-min_tluplus
-minimum_bitwidth
-mode
-mw_reference_library
-name
-names
-native_1801
-net
-net_power
-net_types
-netlist
-netlist_assign
-nets
-new_cell_names
-new_net_names
-no_autoungroup
-no_bound
-no_create_boundary
-no_design_rule
-no_placement_blockage
-no_plan_group
-no_propagate
-no_route_guide
-no_sharing
-no_voltage_area
-nocomplain
-non_default
-nonewline
-nosplit
-not
-num_processes
-nworst
-object_list
-objects
-of
-of_object
-of_objects
-off
-only_cells
-only_used
-output
-output_port_nets
-overwrite
-path
-path_type
-pattern
-pattern_priority
-pba
-pba_mode
-period
-physical
-physical_context
-physical_design_path
-physical_lib_path
-physical_mode
-physical_tech_lib_path
-physically_exclusive
-pin
-pin_load
-pin_to_pin_nets
-polygon
-port
-positive_edge_logic
-power_domains
-preferred_direction_only
-preserve_design_name
-pt
-q
-quiet
-real
-recovery
-regexp
-region
-relief
-removal
-resistance_factor
-retime
-rise
-rise_frbsub
-rise_to
-route
-route_nondefault_nets_first
-row
-rules
-scan
-scan_compression
-sdf
-separate_all_groups
-setup
-setup_margin
-shielding_mode
-show
-side
-significant_digits
-skew
-slack_domain
-slack_lesser_than
-slack_range
-source
-spec
-specific_variables
-spef
-start
-status_details
-stop
-stop_propagation
-submit_command
-summary
-synthesis_optimization
-target_latency
-tech
-tech2itf_map
-technology
-tee
-terminate_command
-test_mode
-thr
-threshold_voltage_group
-through
-timing
-timing_high_effort_script
-timing_type
-to
-track
-tran
-transition_time
-twf_setup
-type
-unique
-usage
-value
-variable_name
-variable_type
-verbose
-verify
-verify_effort
-version
-view
-voltage
-waveform
-width
-with_ground
-within
-witness_limit
-write_map
Internal_scan
Reset
ScanClock
ScanCompression_mode
ScanDataIn
ScanDataOut
ScanEnable
_slk_derate_ceff_for_insertion
_slk_hfi_setup_margin_threshold
_slk_ignore_preset_clear_trans
_slk_keep_rc_for_small_change
_slk_rc_reduction
_slk_recover_big_net_offset
alib_library_analysis_path
allow_newer_db_files
auto_insert_evel_shifters_on_clocks
auto_insert_level_shifters_on_clocks
buffer_list_for_trans_cap_noise_fanout
bus_naming_style
cell_mapping_size_rule_for_hold
cell_mapping_size_rule_for_setup_transition
cell_mapping_vt_rule_for_hold
cell_mapping_vt_rule_for_setup_transition
change_names_dont_change_bus_members
clock_uncertainty
clocks
collection_result_display_limit
compile_clock_gating_through_hierarchy
compile_log_format
compile_timing_high_effort
compile_top_all_paths
def_physical_cells_to_be_ignored
default_threshold_voltage_group
defin_ignore_row_power_violation
delay_calc_waveform_analysis_mode
delay_cell_list_for_hold
dirname
dont_eco_design
dummy_load_cell_list
eco_alternative_area_ratio_threshold
eco_design
eco_enable_more_scenarios_than_hosts
eco_instance_name_prefix
eco_tcl_use_high_level_insertion_cmd
eco_tcl_use_module_based_high_level_insertion_cmd
enable_ao_synthesis
enable_no_fill1_spacing_rule
enable_page_mode
enable_presynthesis_floorplanning
enable_recovery_removal_arcs
endpoint_clock_latency
endpoint_clock_open_edge_value
existing_dft
full_name
fuzzy_matching_enabled
hdlin_preserve_sequential
hier
high_fanout_net_threshold
intel
is_clock_pin
is_data_pin
is_generated
is_hierarchical
leakage_power_corner
leakage_vt_cell_naming_rule
link_allow_design_mismatch
link_create_black_boxes
link_force_case
link_library
link_path
link_path_per_instance
min_layer_mode_soft_cost
min_required_def_version
multi_core_enable_analysis
mv_insert_level_shifters_on_ideal_nets
mv_no_main_power_violations
parasitics_log_file
pba_aocvm_only_mode
pba_exhaustive_endpoint_path_limit
pin_direction
power_analysis_mode
power_default_static_probability
power_default_toggle_rate
power_enable_analysis
power_enable_multi_rail_analysis
power_preserve_rtl_hier_names
rc_driver_model_mode
rc_receiver_model_mode
read_parasitics_load_locations
ref_name
report_default_significant_digits
search_path
sh_command_log_file
sh_continue_on_error
sh_enable_stdout_redirect
sh_message_limit
sh_new_variable_message
sh_output_log_file
sh_source_uses_search_path
si_enable_analysis
si_enable_multi_input_switching_analysis
si_enable_multi_input_switching_timing_window_filter
si_xtalk_exit_on_max_iteration_count
slack
slk_auto_sizing_rule
slk_cap_unit
slk_ceff_derate_factor
slk_cell_mapping_rule_regexp
slk_dc_all_path
slk_delay_insertion_buff_list
slk_delay_threshold
slk_extract_setup_level
slk_fix_hold_by_twf_cost
slk_fix_hold_high_effort_flow
slk_fix_hold_level
slk_fix_setup_minimize_worst_slack
slk_fix_watch_clock_as_data
slk_ignore_path_derate
slk_rce_long_wire_unit_r_derate
slk_report_divider
slk_report_time_unit
slk_setup_margin_tolerance_for_drv
slk_setup_margin_tolerance_for_drv_sub
slk_setup_target_slk
slk_time_unit
slk_transition_threshold
slk_twf_cost_v2
startpoint_clock_latency
startpoint_clock_open_edge_value
svr_keep_unconnected_nets
symbol_library
synopsys_program_name
synthetic_library
target_library
threshold_voltage_group
timing_aocvm_analysis_mode
timing_aocvm_enable_analysis
timing_crpr_threshold_ps
timing_disable_clock_gating_checks
timing_enable_cross_voltage_domain_analysis
timing_enable_multiple_clocks_per_reg
timing_enable_non_sequential_checks
timing_enable_prset_clear_arcs
timing_ocvm_enable_distance_analysis
timing_remove_clock_reconvergence_pessimism
timing_report_always_use_valid_start_end_points
timing_report_unconstrained_paths
timing_save_pin_arrival_and_slack
timing_use_enhanced_capacitance_modeling
uniquify_keep_original_design
uniquify_naming_style
upf_create_implicit_supply_sets
upf_power_switches_always_on
verification_set_undriven_signals
verilog
verilogout_higher_designs_first
verilogout_no_tri
verilogout_show_unconnected_pins
verilogout_single_bit
vhdlout_dont_write_types
vhdlout_follow_vector_direction
vhdlout_package_naming_style
vhdlout_single_bit
write_name_nets_same_as_ports
write_sdc_output_lumped_net_capacitance
write_sdc_output_net_resistance
