"('infinity', 'considered', 'datapath generator', 'designware datapath', 'datapath', 'hardware', 'selectively', 'become')","[['considered', 'become', 'datapath generator'], ['considered', 'become', 'infinity', 'hardware', 'selectively'], ['datapath generator', 'become', 'infinity', 'hardware', 'selectively']]"
"('timing', 'additional', 'provides')","[['timing', 'additional', 'provides']]"
"('xml',)",[['xml']]
"('positive',)",[['positive']]
"('biased', 'optimized')","[['biased', 'optimized']]"
"('hdl usage through',)",[['hdl usage through']]
"('use',)",[['use']]
"('information', 'version')","[['information', 'version']]"
"('double', 'multiplier')","[['double', 'multiplier']]"
"('23',)",[['23']]
"('windows', 'acrobat distiller')","[['windows', 'acrobat distiller']]"
"('ieee single,', 'ieee')","[['ieee single,', 'ieee']]"
"('source code', '31', 'verilog simulation')","[['source code', '31', 'verilog simulation']]"
"('generic',)",[['generic']]
"('component',)",[['component']]
"('integer',)",[['integer']]
"('begin',)",[['begin']]
"('translate_on', 'pragma')","[['translate_on', 'pragma']]"
"('rounding', 'including', 'mode')","[['rounding', 'including', 'mode']]"
"('using',)",[['using']]
"('entity',)",[['entity']]
"('inst_b',)",[['inst_b']]
"('available',)",[['available']]
"('configuration',)",[['configuration']]
"('product',)",[['product']]
"('comment', 'preceding', 'line', 'uncomment')","[['preceding', 'line', 'comment', 'uncomment']]"
"('std_logic_arith', 'std_logic_arith package,')","[['std_logic_arith', 'std_logic_arith package,']]"
"('format', 'produce', 'multiplies', 'parameterizable')","[['produce', 'parameterizable', 'format', 'multiplies']]"
"('pin', 'pin name', 'feature', 'length', 'license feature', 'verilog', 'model', 'numbers')","[['pin', 'model', 'pin name'], ['pin', 'model', 'numbers', 'feature'], ['pin', 'model', 'numbers', 'length'], ['pin', 'model', 'numbers', 'license feature'], ['pin', 'model', 'numbers', 'verilog'], ['pin name', 'model', 'numbers', 'feature'], ['pin name', 'model', 'numbers', 'length'], ['pin name', 'model', 'numbers', 'license feature'], ['pin name', 'model', 'numbers', 'verilog'], ['feature', 'numbers', 'length'], ['feature', 'numbers', 'license feature'], ['feature', 'numbers', 'verilog'], ['length', 'numbers', 'license feature'], ['length', 'numbers', 'verilog'], ['license feature', 'numbers', 'verilog']]"
"('building', 'block ip documentation overview', 'block', 'block ip documentation', 'ip documentation overview')","[['building', 'block', 'block ip documentation overview'], ['building', 'block', 'block ip documentation'], ['building', 'block', 'ip documentation overview'], ['block ip documentation overview', 'block', 'block ip documentation'], ['block ip documentation overview', 'block', 'ip documentation overview'], ['block ip documentation', 'block', 'ip documentation overview']]"
"('instantiation', 'vhdl', 'hdl usage through component', 'component instantiation', 'usage', 'hdl', 'hdl usage')","[['vhdl', 'hdl', 'instantiation', 'usage']]"
"('designware building', 'ip documentation', 'block ip')","[['ip documentation', 'designware building', 'block ip']]"
"('features',)",[['features']]
"('download', 'directory')","[['download', 'directory']]"
"('models', 'compatibility')","[['models', 'compatibility']]"
"('sum', 'precision', 'custom')","[['sum', 'precision', 'custom']]"
"('//', 'instance', '// instance')","[['//', 'instance', '// instance']]"
"('better', 'zeros')","[['better', 'zeros']]"
"('required', 'license', 'simulation')","[['required', 'license', 'simulation']]"
"('direction', 'name', 'implementation', 'two', 'single', 'values', 'either')","[['implementation', 'direction', 'name', 'values', 'single', 'two'], ['implementation', 'direction', 'name', 'values', 'either'], ['two', 'single', 'values', 'either']]"
"('vhdl simulation',)",[['vhdl simulation']]
"('z_inst',)",[['z_inst']]
"('rnd',)",[['rnd']]
"('ip', 'ip directory', 'star', 'download information:')","[['ip', 'star', 'ip directory'], ['ip', 'star', 'download information:'], ['ip directory', 'star', 'download information:']]"
"('port', 'port map')","[['port', 'port map']]"
"('endmodule',)",[['endmodule']]
"('types', 'numeric', 'package')","[['types', 'numeric', 'package']]"
"('0.',)",[['0.']]
"('vhdl simulation model', 'exp_width')","[['vhdl simulation model', 'exp_width']]"
"('u1',)",[['u1']]
"('design', 'design unit name', 'unit', 'design unit')","[['design', 'unit', 'design unit name', 'design unit']]"
"('7.1', 'framemaker')","[['7.1', 'framemaker']]"
"('datasheet',)",[['datasheet']]
"('multiplication', 'employed', 'generator')","[['employed', 'multiplication', 'generator']]"
"('status', 'word', 'exponent', 'multiplicand', 'synthesis model', 'delay', 'flags', 'synthesis')","[['exponent', 'word', 'delay', 'synthesis', 'multiplicand', 'synthesis model'], ['exponent', 'word', 'delay', 'status', 'flags'], ['synthesis model', 'multiplicand', 'synthesis', 'delay', 'status', 'flags']]"
"('related',)",[['related']]
"('function', 'rtl', 'model source')","[['function', 'rtl', 'model source']]"
"('benefits',)",[['benefits']]
"('inst_exp_width',)",[['inst_exp_width']]
"('library',)",[['library']]
"('implementations',)",[['implementations']]
"('ieee_compliance',)",[['ieee_compliance']]
"('distiller', 'acrobat', '7.0.5')","[['distiller', 'acrobat', '7.0.5']]"
"('architecture',)",[['architecture']]
"('support.', 'mc', 'effective', 'area', 'turned', 'module', 'compatible', 'output', 'expressions', 'otherwise', 'integrated', 'compiler')","[['mc', 'support.', 'compiler', 'module', 'integrated', 'area'], ['mc', 'support.', 'compiler', 'module', 'integrated', 'turned'], ['mc', 'support.', 'compiler', 'module', 'integrated', 'effective', 'otherwise'], ['area', 'integrated', 'turned'], ['area', 'integrated', 'effective', 'otherwise'], ['turned', 'integrated', 'effective', 'otherwise']]"
"('end',)",[['end']]
"('width', 'parameter ieee_compliance', 'designware', 'parameter')","[['width', 'parameter', 'designware', 'parameter ieee_compliance']]"
"('map',)",[['map']]
"('topics',)",[['topics']]
"('status_inst',)",[['status_inst']]
"('inst_rnd', 'sig_width')","[['inst_rnd', 'sig_width']]"
"('verilog simulation model', 'simulation model', 'word length')","[['verilog simulation model', 'word length', 'simulation model']]"
"('inst_sig_width',)",[['inst_sig_width']]
"('provided', 'standard')","[['provided', 'standard']]"
"('inst_a',)",[['inst_a']]
"('translate_off',)",[['translate_off']]
"('overview', 'documentation')","[['overview', 'documentation']]"
"('dw_fp_mult',)",[['dw_fp_mult']]
"('field', 'fraction', 'input')","[['field', 'input', 'fraction']]"
"('253', 'code', 'bits', 'description', 'source')","[['code', '253', 'bits', 'description', 'source']]"
"('754',)",[['754']]
"('dw_fp_mult_inst',)",[['dw_fp_mult_inst']]
"('following',)",[['following']]
"('x b',)",[['x b']]
"('inst',)",[['inst']]
